{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 23 09:43:59 2015 " "Info: Processing started: Tue Jun 23 09:43:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~UPDATEUSER " "Info: Assuming node \"altera_internal_jtag~UPDATEUSER\" is an undefined clock" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~UPDATEUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~CLKDRUSER " "Info: Assuming node \"altera_internal_jtag~CLKDRUSER\" is an undefined clock" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~CLKDRUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk0 register hb1:inst5\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl\|stall_reg register hb1:inst5\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_source_fir_81:source\|data_int\[19\] 202.845 ns " "Info: Slack time is 202.845 ns for clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" between source register \"hb1:inst5\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl\|stall_reg\" and destination register \"hb1:inst5\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_source_fir_81:source\|data_int\[19\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "182.22 MHz 5.488 ns " "Info: Fmax is 182.22 MHz (period= 5.488 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "208.102 ns + Largest register register " "Info: + Largest register to register requirement is 208.102 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "208.333 ns + " "Info: + Setup relationship between source and destination is 208.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 204.833 ns " "Info: + Latch edge is 204.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:inst1\|altpll:altpll_component\|_clk0 208.333 ns -3.500 ns  50 " "Info: Clock period of Destination clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" is 208.333 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.500 ns " "Info: - Launch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:inst1\|altpll:altpll_component\|_clk0 208.333 ns -3.500 ns  50 " "Info: Clock period of Source clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" is 208.333 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.018 ns + Largest " "Info: + Largest clock skew is -0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk0 destination 3.617 ns + Shortest register " "Info: + Shortest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" to destination register is 3.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns pll1:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 3451 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 3451; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.710 ns) 3.617 ns hb1:inst5\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_source_fir_81:source\|data_int\[19\] 3 REG LCFF_X55_Y26_N7 1 " "Info: 3: + IC(1.409 ns) + CELL(0.710 ns) = 3.617 ns; Loc. = LCFF_X55_Y26_N7; Fanout = 1; REG Node = 'hb1:inst5\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_source_fir_81:source\|data_int\[19\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|data_int[19] } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_source_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_source_fir_81.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.63 % ) " "Info: Total cell delay = 0.710 ns ( 19.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.907 ns ( 80.37 % ) " "Info: Total interconnect delay = 2.907 ns ( 80.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.617 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|data_int[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.617 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|data_int[19] {} } { 0.000ns 1.498ns 1.409ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk0 source 3.635 ns - Longest register " "Info: - Longest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" to source register is 3.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns pll1:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 3451 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 3451; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.710 ns) 3.635 ns hb1:inst5\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl\|stall_reg 3 REG LCFF_X56_Y38_N21 498 " "Info: 3: + IC(1.427 ns) + CELL(0.710 ns) = 3.635 ns; Loc. = LCFF_X56_Y38_N21; Fanout = 498; REG Node = 'hb1:inst5\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl\|stall_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_controller_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_controller_fir_81.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.53 % ) " "Info: Total cell delay = 0.710 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.925 ns ( 80.47 % ) " "Info: Total interconnect delay = 2.925 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.635 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.635 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg {} } { 0.000ns 1.498ns 1.427ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.617 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|data_int[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.617 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|data_int[19] {} } { 0.000ns 1.498ns 1.409ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.635 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.635 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg {} } { 0.000ns 1.498ns 1.427ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } { { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_controller_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_controller_fir_81.vhd" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns - " "Info: - Micro setup delay of destination is 0.104 ns" {  } { { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_source_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_source_fir_81.vhd" 115 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.617 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|data_int[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.617 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|data_int[19] {} } { 0.000ns 1.498ns 1.409ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.635 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.635 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg {} } { 0.000ns 1.498ns 1.427ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.257 ns - Longest register register " "Info: - Longest register to register delay is 5.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hb1:inst5\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl\|stall_reg 1 REG LCFF_X56_Y38_N21 498 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y38_N21; Fanout = 498; REG Node = 'hb1:inst5\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl\|stall_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_controller_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_controller_fir_81.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.177 ns) 1.959 ns hb1:inst5\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_source_fir_81:source\|stall_controller_comb~11 2 COMB LCCOMB_X60_Y39_N6 17 " "Info: 2: + IC(1.782 ns) + CELL(0.177 ns) = 1.959 ns; Loc. = LCCOMB_X60_Y39_N6; Fanout = 17; COMB Node = 'hb1:inst5\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_source_fir_81:source\|stall_controller_comb~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|stall_controller_comb~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.440 ns) + CELL(0.858 ns) 5.257 ns hb1:inst5\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_source_fir_81:source\|data_int\[19\] 3 REG LCFF_X55_Y26_N7 1 " "Info: 3: + IC(2.440 ns) + CELL(0.858 ns) = 5.257 ns; Loc. = LCFF_X55_Y26_N7; Fanout = 1; REG Node = 'hb1:inst5\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_source_fir_81:source\|data_int\[19\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.298 ns" { hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|stall_controller_comb~11 hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|data_int[19] } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_source_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_source_fir_81.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.035 ns ( 19.69 % ) " "Info: Total cell delay = 1.035 ns ( 19.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.222 ns ( 80.31 % ) " "Info: Total interconnect delay = 4.222 ns ( 80.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.257 ns" { hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|stall_controller_comb~11 hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|data_int[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.257 ns" { hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg {} hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|stall_controller_comb~11 {} hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|data_int[19] {} } { 0.000ns 1.782ns 2.440ns } { 0.000ns 0.177ns 0.858ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.617 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|data_int[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.617 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|data_int[19] {} } { 0.000ns 1.498ns 1.409ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.635 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.635 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg {} } { 0.000ns 1.498ns 1.427ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.257 ns" { hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|stall_controller_comb~11 hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|data_int[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.257 ns" { hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_controller_fir_81:intf_ctrl|stall_reg {} hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|stall_controller_comb~11 {} hb1:inst5|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|data_int[19] {} } { 0.000ns 1.782ns 2.440ns } { 0.000ns 0.177ns 0.858ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk1 register decimation_2:inst6\|data_out\[15\] register hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|at_sink_data_int\[15\] 205.315 ns " "Info: Slack time is 205.315 ns for clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" between source register \"decimation_2:inst6\|data_out\[15\]\" and destination register \"hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|at_sink_data_int\[15\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "208.166 ns + Largest register register " "Info: + Largest register to register requirement is 208.166 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "208.333 ns + " "Info: + Setup relationship between source and destination is 208.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 413.166 ns " "Info: + Latch edge is 413.166 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:inst1\|altpll:altpll_component\|_clk1 416.666 ns -3.500 ns  50 " "Info: Clock period of Destination clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" is 416.666 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 204.833 ns " "Info: - Launch edge is 204.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:inst1\|altpll:altpll_component\|_clk0 208.333 ns -3.500 ns  50 " "Info: Clock period of Source clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" is 208.333 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.046 ns + Largest " "Info: + Largest clock skew is 0.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk1 destination 3.673 ns + Shortest register " "Info: + Shortest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" to destination register is 3.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G4 1973 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 1973; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.710 ns) 3.673 ns hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|at_sink_data_int\[15\] 3 REG LCFF_X40_Y38_N27 1 " "Info: 3: + IC(1.465 ns) + CELL(0.710 ns) = 3.673 ns; Loc. = LCFF_X40_Y38_N27; Fanout = 1; REG Node = 'hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|at_sink_data_int\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15] } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_sink_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_sink_fir_81.vhd" 486 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.33 % ) " "Info: Total cell delay = 0.710 ns ( 19.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.963 ns ( 80.67 % ) " "Info: Total interconnect delay = 2.963 ns ( 80.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.673 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.673 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15] {} } { 0.000ns 1.498ns 1.465ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk0 source 3.627 ns - Longest register " "Info: - Longest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" to source register is 3.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns pll1:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 3451 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 3451; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.710 ns) 3.627 ns decimation_2:inst6\|data_out\[15\] 3 REG LCFF_X53_Y24_N3 4 " "Info: 3: + IC(1.419 ns) + CELL(0.710 ns) = 3.627 ns; Loc. = LCFF_X53_Y24_N3; Fanout = 4; REG Node = 'decimation_2:inst6\|data_out\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { pll1:inst1|altpll:altpll_component|_clk0~clkctrl decimation_2:inst6|data_out[15] } "NODE_NAME" } } { "decimation_2.v" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/decimation_2.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.58 % ) " "Info: Total cell delay = 0.710 ns ( 19.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.917 ns ( 80.42 % ) " "Info: Total interconnect delay = 2.917 ns ( 80.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl decimation_2:inst6|data_out[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.627 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} decimation_2:inst6|data_out[15] {} } { 0.000ns 1.498ns 1.419ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.673 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.673 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15] {} } { 0.000ns 1.498ns 1.465ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl decimation_2:inst6|data_out[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.627 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} decimation_2:inst6|data_out[15] {} } { 0.000ns 1.498ns 1.419ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } { { "decimation_2.v" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/decimation_2.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns - " "Info: - Micro setup delay of destination is 0.104 ns" {  } { { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_sink_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_sink_fir_81.vhd" 486 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.673 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.673 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15] {} } { 0.000ns 1.498ns 1.465ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl decimation_2:inst6|data_out[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.627 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} decimation_2:inst6|data_out[15] {} } { 0.000ns 1.498ns 1.419ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.851 ns - Longest register register " "Info: - Longest register to register delay is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decimation_2:inst6\|data_out\[15\] 1 REG LCFF_X53_Y24_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y24_N3; Fanout = 4; REG Node = 'decimation_2:inst6\|data_out\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { decimation_2:inst6|data_out[15] } "NODE_NAME" } } { "decimation_2.v" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/decimation_2.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.613 ns) + CELL(0.060 ns) 2.673 ns hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|at_sink_data_int\[15\]~feeder 2 COMB LCCOMB_X40_Y38_N26 1 " "Info: 2: + IC(2.613 ns) + CELL(0.060 ns) = 2.673 ns; Loc. = LCCOMB_X40_Y38_N26; Fanout = 1; COMB Node = 'hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|at_sink_data_int\[15\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { decimation_2:inst6|data_out[15] hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15]~feeder } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_sink_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_sink_fir_81.vhd" 486 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.851 ns hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|at_sink_data_int\[15\] 3 REG LCFF_X40_Y38_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 2.851 ns; Loc. = LCFF_X40_Y38_N27; Fanout = 1; REG Node = 'hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|at_sink_data_int\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15]~feeder hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15] } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_sink_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_sink_fir_81.vhd" 486 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 8.35 % ) " "Info: Total cell delay = 0.238 ns ( 8.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.613 ns ( 91.65 % ) " "Info: Total interconnect delay = 2.613 ns ( 91.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { decimation_2:inst6|data_out[15] hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15]~feeder hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { decimation_2:inst6|data_out[15] {} hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15]~feeder {} hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15] {} } { 0.000ns 2.613ns 0.000ns } { 0.000ns 0.060ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.673 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.673 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15] {} } { 0.000ns 1.498ns 1.465ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl decimation_2:inst6|data_out[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.627 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} decimation_2:inst6|data_out[15] {} } { 0.000ns 1.498ns 1.419ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { decimation_2:inst6|data_out[15] hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15]~feeder hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { decimation_2:inst6|data_out[15] {} hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15]~feeder {} hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[15] {} } { 0.000ns 2.613ns 0.000ns } { 0.000ns 0.060ns 0.178ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk2 register decimation_2:inst10\|data_out\[0\] register FIR:inst12\|FIR_ast:FIR_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|at_sink_data_int\[0\] 413.892 ns " "Info: Slack time is 413.892 ns for clock \"pll1:inst1\|altpll:altpll_component\|_clk2\" between source register \"decimation_2:inst10\|data_out\[0\]\" and destination register \"FIR:inst12\|FIR_ast:FIR_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|at_sink_data_int\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "416.468 ns + Largest register register " "Info: + Largest register to register requirement is 416.468 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "416.666 ns + " "Info: + Setup relationship between source and destination is 416.666 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 829.832 ns " "Info: + Latch edge is 829.832 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:inst1\|altpll:altpll_component\|_clk2 833.333 ns -3.500 ns  50 " "Info: Clock period of Destination clock \"pll1:inst1\|altpll:altpll_component\|_clk2\" is 833.333 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 413.166 ns " "Info: - Launch edge is 413.166 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:inst1\|altpll:altpll_component\|_clk1 416.666 ns -3.500 ns  50 " "Info: Clock period of Source clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" is 416.666 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.015 ns + Largest " "Info: + Largest clock skew is 0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk2 destination 3.653 ns + Shortest register " "Info: + Shortest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk2\" to destination register is 3.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns pll1:inst1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G7 5777 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G7; Fanout = 5777; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { pll1:inst1|altpll:altpll_component|_clk2 pll1:inst1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.710 ns) 3.653 ns FIR:inst12\|FIR_ast:FIR_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|at_sink_data_int\[0\] 3 REG LCFF_X36_Y25_N23 1 " "Info: 3: + IC(1.445 ns) + CELL(0.710 ns) = 3.653 ns; Loc. = LCFF_X36_Y25_N23; Fanout = 1; REG Node = 'FIR:inst12\|FIR_ast:FIR_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|at_sink_data_int\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.155 ns" { pll1:inst1|altpll:altpll_component|_clk2~clkctrl FIR:inst12|FIR_ast:FIR_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[0] } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_sink_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_sink_fir_81.vhd" 486 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.44 % ) " "Info: Total cell delay = 0.710 ns ( 19.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.943 ns ( 80.56 % ) " "Info: Total interconnect delay = 2.943 ns ( 80.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.653 ns" { pll1:inst1|altpll:altpll_component|_clk2 pll1:inst1|altpll:altpll_component|_clk2~clkctrl FIR:inst12|FIR_ast:FIR_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.653 ns" { pll1:inst1|altpll:altpll_component|_clk2 {} pll1:inst1|altpll:altpll_component|_clk2~clkctrl {} FIR:inst12|FIR_ast:FIR_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[0] {} } { 0.000ns 1.498ns 1.445ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk1 source 3.638 ns - Longest register " "Info: - Longest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" to source register is 3.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G4 1973 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 1973; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.710 ns) 3.638 ns decimation_2:inst10\|data_out\[0\] 3 REG LCFF_X61_Y31_N3 4 " "Info: 3: + IC(1.430 ns) + CELL(0.710 ns) = 3.638 ns; Loc. = LCFF_X61_Y31_N3; Fanout = 4; REG Node = 'decimation_2:inst10\|data_out\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { pll1:inst1|altpll:altpll_component|_clk1~clkctrl decimation_2:inst10|data_out[0] } "NODE_NAME" } } { "decimation_2.v" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/decimation_2.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.52 % ) " "Info: Total cell delay = 0.710 ns ( 19.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.928 ns ( 80.48 % ) " "Info: Total interconnect delay = 2.928 ns ( 80.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.638 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl decimation_2:inst10|data_out[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.638 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} decimation_2:inst10|data_out[0] {} } { 0.000ns 1.498ns 1.430ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.653 ns" { pll1:inst1|altpll:altpll_component|_clk2 pll1:inst1|altpll:altpll_component|_clk2~clkctrl FIR:inst12|FIR_ast:FIR_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.653 ns" { pll1:inst1|altpll:altpll_component|_clk2 {} pll1:inst1|altpll:altpll_component|_clk2~clkctrl {} FIR:inst12|FIR_ast:FIR_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[0] {} } { 0.000ns 1.498ns 1.445ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.638 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl decimation_2:inst10|data_out[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.638 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} decimation_2:inst10|data_out[0] {} } { 0.000ns 1.498ns 1.430ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } { { "decimation_2.v" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/decimation_2.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns - " "Info: - Micro setup delay of destination is 0.104 ns" {  } { { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_sink_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_sink_fir_81.vhd" 486 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.653 ns" { pll1:inst1|altpll:altpll_component|_clk2 pll1:inst1|altpll:altpll_component|_clk2~clkctrl FIR:inst12|FIR_ast:FIR_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.653 ns" { pll1:inst1|altpll:altpll_component|_clk2 {} pll1:inst1|altpll:altpll_component|_clk2~clkctrl {} FIR:inst12|FIR_ast:FIR_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[0] {} } { 0.000ns 1.498ns 1.445ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.638 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl decimation_2:inst10|data_out[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.638 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} decimation_2:inst10|data_out[0] {} } { 0.000ns 1.498ns 1.430ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.576 ns - Longest register register " "Info: - Longest register to register delay is 2.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decimation_2:inst10\|data_out\[0\] 1 REG LCFF_X61_Y31_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y31_N3; Fanout = 4; REG Node = 'decimation_2:inst10\|data_out\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { decimation_2:inst10|data_out[0] } "NODE_NAME" } } { "decimation_2.v" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/decimation_2.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.221 ns) + CELL(0.355 ns) 2.576 ns FIR:inst12\|FIR_ast:FIR_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|at_sink_data_int\[0\] 2 REG LCFF_X36_Y25_N23 1 " "Info: 2: + IC(2.221 ns) + CELL(0.355 ns) = 2.576 ns; Loc. = LCFF_X36_Y25_N23; Fanout = 1; REG Node = 'FIR:inst12\|FIR_ast:FIR_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|at_sink_data_int\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { decimation_2:inst10|data_out[0] FIR:inst12|FIR_ast:FIR_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[0] } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_sink_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_sink_fir_81.vhd" 486 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 13.78 % ) " "Info: Total cell delay = 0.355 ns ( 13.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.221 ns ( 86.22 % ) " "Info: Total interconnect delay = 2.221 ns ( 86.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { decimation_2:inst10|data_out[0] FIR:inst12|FIR_ast:FIR_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { decimation_2:inst10|data_out[0] {} FIR:inst12|FIR_ast:FIR_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[0] {} } { 0.000ns 2.221ns } { 0.000ns 0.355ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.653 ns" { pll1:inst1|altpll:altpll_component|_clk2 pll1:inst1|altpll:altpll_component|_clk2~clkctrl FIR:inst12|FIR_ast:FIR_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.653 ns" { pll1:inst1|altpll:altpll_component|_clk2 {} pll1:inst1|altpll:altpll_component|_clk2~clkctrl {} FIR:inst12|FIR_ast:FIR_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[0] {} } { 0.000ns 1.498ns 1.445ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.638 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl decimation_2:inst10|data_out[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.638 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} decimation_2:inst10|data_out[0] {} } { 0.000ns 1.498ns 1.430ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { decimation_2:inst10|data_out[0] FIR:inst12|FIR_ast:FIR_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { decimation_2:inst10|data_out[0] {} FIR:inst12|FIR_ast:FIR_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|at_sink_data_int[0] {} } { 0.000ns 2.221ns } { 0.000ns 0.355ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pll1:inst1\|altpll:altpll_component\|_clk3 " "Info: No valid register-to-register data paths exist for clock \"pll1:inst1\|altpll:altpll_component\|_clk3\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_25M " "Info: No valid register-to-register data paths exist for clock \"clk_25M\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "altera_internal_jtag~UPDATEUSER register register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 711.24 MHz Internal " "Info: Clock \"altera_internal_jtag~UPDATEUSER\" Internal fmax is restricted to 711.24 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "703 ps 703 ps 1.406 ns " "Info: fmax restricted to Clock High delay (703 ps) plus Clock Low delay (703 ps) : restricted to 1.406 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.122 ns + Longest register register " "Info: + Longest register to register delay is 1.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 1 REG LCFF_X57_Y50_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y50_N17; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.858 ns) 1.122 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 2 REG LCFF_X57_Y50_N9 2 " "Info: 2: + IC(0.264 ns) + CELL(0.858 ns) = 1.122 ns; Loc. = LCFF_X57_Y50_N9; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.858 ns ( 76.47 % ) " "Info: Total cell delay = 0.858 ns ( 76.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.264 ns ( 23.53 % ) " "Info: Total interconnect delay = 0.264 ns ( 23.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.122 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.264ns } { 0.000ns 0.858ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER destination 3.223 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to destination register is 3.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X0_Y34_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.000 ns) 1.061 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G1 5 " "Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.710 ns) 3.223 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 3 REG LCFF_X57_Y50_N9 2 " "Info: 3: + IC(1.452 ns) + CELL(0.710 ns) = 3.223 ns; Loc. = LCFF_X57_Y50_N9; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 22.03 % ) " "Info: Total cell delay = 0.710 ns ( 22.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.513 ns ( 77.97 % ) " "Info: Total interconnect delay = 2.513 ns ( 77.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 1.061ns 1.452ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER source 3.223 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to source register is 3.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X0_Y34_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.000 ns) 1.061 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G1 5 " "Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.710 ns) 3.223 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 3 REG LCFF_X57_Y50_N17 5 " "Info: 3: + IC(1.452 ns) + CELL(0.710 ns) = 3.223 ns; Loc. = LCFF_X57_Y50_N17; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 22.03 % ) " "Info: Total cell delay = 0.710 ns ( 22.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.513 ns ( 77.97 % ) " "Info: Total interconnect delay = 2.513 ns ( 77.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 1.061ns 1.452ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 1.061ns 1.452ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 1.061ns 1.452ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 307 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 307 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.122 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.264ns } { 0.000ns 0.858ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 1.061ns 1.452ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 1.061ns 1.452ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } {  } {  } "" } } { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 307 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:status_data_shift_out\|dffs\[0\] register sld_hub:sld_hub_inst\|tdo 82.52 MHz 12.118 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 82.52 MHz between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:status_data_shift_out\|dffs\[0\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 12.118 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.841 ns + Longest register register " "Info: + Longest register to register delay is 5.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:status_data_shift_out\|dffs\[0\] 1 REG LCFF_X71_Y25_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X71_Y25_N1; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:status_data_shift_out\|dffs\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.427 ns) + CELL(0.262 ns) 3.689 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~337 2 COMB LCCOMB_X52_Y42_N16 1 " "Info: 2: + IC(3.427 ns) + CELL(0.262 ns) = 3.689 ns; Loc. = LCCOMB_X52_Y42_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~337'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.689 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~337 } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.421 ns) 4.419 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~339 3 COMB LCCOMB_X52_Y42_N2 1 " "Info: 3: + IC(0.309 ns) + CELL(0.421 ns) = 4.419 ns; Loc. = LCCOMB_X52_Y42_N2; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~339'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~337 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~339 } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.262 ns) 4.969 ns sld_hub:sld_hub_inst\|tdo~623 4 COMB LCCOMB_X52_Y42_N28 1 " "Info: 4: + IC(0.288 ns) + CELL(0.262 ns) = 4.969 ns; Loc. = LCCOMB_X52_Y42_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~623'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~339 sld_hub:sld_hub_inst|tdo~623 } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.410 ns) 5.663 ns sld_hub:sld_hub_inst\|tdo~624 5 COMB LCCOMB_X52_Y42_N20 1 " "Info: 5: + IC(0.284 ns) + CELL(0.410 ns) = 5.663 ns; Loc. = LCCOMB_X52_Y42_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~624'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { sld_hub:sld_hub_inst|tdo~623 sld_hub:sld_hub_inst|tdo~624 } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 5.841 ns sld_hub:sld_hub_inst\|tdo 6 REG LCFF_X52_Y42_N21 2 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 5.841 ns; Loc. = LCFF_X52_Y42_N21; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { sld_hub:sld_hub_inst|tdo~624 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.533 ns ( 26.25 % ) " "Info: Total cell delay = 1.533 ns ( 26.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.308 ns ( 73.75 % ) " "Info: Total interconnect delay = 4.308 ns ( 73.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~337 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~339 sld_hub:sld_hub_inst|tdo~623 sld_hub:sld_hub_inst|tdo~624 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~337 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~339 {} sld_hub:sld_hub_inst|tdo~623 {} sld_hub:sld_hub_inst|tdo~624 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.427ns 0.309ns 0.288ns 0.284ns 0.000ns } { 0.000ns 0.262ns 0.421ns 0.262ns 0.410ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 3.191 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 3.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.000 ns) 1.051 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 735 " "Info: 2: + IC(1.051 ns) + CELL(0.000 ns) = 1.051 ns; Loc. = CLKCTRL_G2; Fanout = 735; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.710 ns) 3.191 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X52_Y42_N21 2 " "Info: 3: + IC(1.430 ns) + CELL(0.710 ns) = 3.191 ns; Loc. = LCFF_X52_Y42_N21; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 22.25 % ) " "Info: Total cell delay = 0.710 ns ( 22.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.481 ns ( 77.75 % ) " "Info: Total interconnect delay = 2.481 ns ( 77.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.051ns 1.430ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 3.196 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 3.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.000 ns) 1.051 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 735 " "Info: 2: + IC(1.051 ns) + CELL(0.000 ns) = 1.051 ns; Loc. = CLKCTRL_G2; Fanout = 735; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.710 ns) 3.196 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:status_data_shift_out\|dffs\[0\] 3 REG LCFF_X71_Y25_N1 1 " "Info: 3: + IC(1.435 ns) + CELL(0.710 ns) = 3.196 ns; Loc. = LCFF_X71_Y25_N1; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:status_data_shift_out\|dffs\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 22.22 % ) " "Info: Total cell delay = 0.710 ns ( 22.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.486 ns ( 77.78 % ) " "Info: Total interconnect delay = 2.486 ns ( 77.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.196 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] {} } { 0.000ns 1.051ns 1.435ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.051ns 1.430ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.196 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] {} } { 0.000ns 1.051ns 1.435ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "../../../../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "../../../../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~337 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~339 sld_hub:sld_hub_inst|tdo~623 sld_hub:sld_hub_inst|tdo~624 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~337 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~339 {} sld_hub:sld_hub_inst|tdo~623 {} sld_hub:sld_hub_inst|tdo~624 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.427ns 0.309ns 0.288ns 0.284ns 0.000ns } { 0.000ns 0.262ns 0.421ns 0.262ns 0.410ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.051ns 1.430ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.196 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] {} } { 0.000ns 1.051ns 1.435ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~CLKDRUSER register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[1\] register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 433.28 MHz 2.308 ns Internal " "Info: Clock \"altera_internal_jtag~CLKDRUSER\" has Internal fmax of 433.28 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[1\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]\" (period= 2.308 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.095 ns + Longest register register " "Info: + Longest register to register delay is 2.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[1\] 1 REG LCFF_X40_Y53_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y53_N1; Fanout = 10; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 985 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.627 ns) 1.066 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~81 2 COMB LCCOMB_X39_Y53_N18 2 " "Info: 2: + IC(0.439 ns) + CELL(0.627 ns) = 1.066 ns; Loc. = LCCOMB_X39_Y53_N18; Fanout = 2; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~81 } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 991 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.107 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~85 3 COMB LCCOMB_X39_Y53_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.041 ns) = 1.107 ns; Loc. = LCCOMB_X39_Y53_N20; Fanout = 2; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~81 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~85 } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 991 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.148 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~89 4 COMB LCCOMB_X39_Y53_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.041 ns) = 1.148 ns; Loc. = LCCOMB_X39_Y53_N22; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~85 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~89 } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 991 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 1.292 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~92 5 COMB LCCOMB_X39_Y53_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.144 ns) = 1.292 ns; Loc. = LCCOMB_X39_Y53_N24; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~92'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.144 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~89 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~92 } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 991 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.060 ns) 1.917 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180~171 6 COMB LCCOMB_X40_Y53_N2 1 " "Info: 6: + IC(0.565 ns) + CELL(0.060 ns) = 1.917 ns; Loc. = LCCOMB_X40_Y53_N2; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180~171'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~92 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~171 } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 971 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.095 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 7 REG LCFF_X40_Y53_N3 9 " "Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 2.095 ns; Loc. = LCFF_X40_Y53_N3; Fanout = 9; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~171 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 985 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.091 ns ( 52.08 % ) " "Info: Total cell delay = 1.091 ns ( 52.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 47.92 % ) " "Info: Total interconnect delay = 1.004 ns ( 47.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~81 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~85 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~89 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~92 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~171 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.095 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~81 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~85 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~89 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~92 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~171 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 0.439ns 0.000ns 0.000ns 0.000ns 0.565ns 0.000ns } { 0.000ns 0.627ns 0.041ns 0.041ns 0.144ns 0.060ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 3.244 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 3.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.000 ns) 1.048 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(1.048 ns) + CELL(0.000 ns) = 1.048 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.710 ns) 3.244 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 3 REG LCFF_X40_Y53_N3 9 " "Info: 3: + IC(1.486 ns) + CELL(0.710 ns) = 3.244 ns; Loc. = LCFF_X40_Y53_N3; Fanout = 9; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 985 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 21.89 % ) " "Info: Total cell delay = 0.710 ns ( 21.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.534 ns ( 78.11 % ) " "Info: Total interconnect delay = 2.534 ns ( 78.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 1.048ns 1.486ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER source 3.244 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to source register is 3.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.000 ns) 1.048 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(1.048 ns) + CELL(0.000 ns) = 1.048 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.710 ns) 3.244 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[1\] 3 REG LCFF_X40_Y53_N1 10 " "Info: 3: + IC(1.486 ns) + CELL(0.710 ns) = 3.244 ns; Loc. = LCFF_X40_Y53_N1; Fanout = 10; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 985 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 21.89 % ) " "Info: Total cell delay = 0.710 ns ( 21.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.534 ns ( 78.11 % ) " "Info: Total interconnect delay = 2.534 ns ( 78.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] {} } { 0.000ns 1.048ns 1.486ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 1.048ns 1.486ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] {} } { 0.000ns 1.048ns 1.486ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 985 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "../../../../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 985 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~81 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~85 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~89 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~92 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~171 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.095 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~81 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~85 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~89 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~92 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~171 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 0.439ns 0.000ns 0.000ns 0.000ns 0.565ns 0.000ns } { 0.000ns 0.627ns 0.041ns 0.041ns 0.144ns 0.060ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 1.048ns 1.486ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1] {} } { 0.000ns 1.048ns 1.486ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk0 memory hb1:inst4\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_eah1:auto_generated\|a_dpfifo_7l81:dpfifo\|altsyncram_cpf1:FIFOram\|q_b\[6\] register hb1:inst4\|hb1_ast:hb1_ast_inst\|hb1_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[6\] 388 ps " "Info: Minimum slack time is 388 ps for clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" between source memory \"hb1:inst4\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_eah1:auto_generated\|a_dpfifo_7l81:dpfifo\|altsyncram_cpf1:FIFOram\|q_b\[6\]\" and destination register \"hb1:inst4\|hb1_ast:hb1_ast_inst\|hb1_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.636 ns + Shortest memory register " "Info: + Shortest memory to register delay is 0.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.074 ns) 0.074 ns hb1:inst4\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_eah1:auto_generated\|a_dpfifo_7l81:dpfifo\|altsyncram_cpf1:FIFOram\|q_b\[6\] 1 MEM M512_X41_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.074 ns) = 0.074 ns; Loc. = M512_X41_Y14; Fanout = 1; MEM Node = 'hb1:inst4\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_eah1:auto_generated\|a_dpfifo_7l81:dpfifo\|altsyncram_cpf1:FIFOram\|q_b\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] } "NODE_NAME" } } { "db/altsyncram_cpf1.tdf" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/db/altsyncram_cpf1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.060 ns) 0.458 ns hb1:inst4\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|neinyesfmd~6 2 COMB LCCOMB_X42_Y14_N24 1 " "Info: 2: + IC(0.324 ns) + CELL(0.060 ns) = 0.458 ns; Loc. = LCCOMB_X42_Y14_N24; Fanout = 1; COMB Node = 'hb1:inst4\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|neinyesfmd~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|neinyesfmd~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 0.636 ns hb1:inst4\|hb1_ast:hb1_ast_inst\|hb1_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[6\] 3 REG LCFF_X42_Y14_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 0.636 ns; Loc. = LCFF_X42_Y14_N25; Fanout = 3; REG Node = 'hb1:inst4\|hb1_ast:hb1_ast_inst\|hb1_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|neinyesfmd~6 hb1:inst4|hb1_ast:hb1_ast_inst|hb1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6] } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/tdl_da_lc.v" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.312 ns ( 49.06 % ) " "Info: Total cell delay = 0.312 ns ( 49.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.324 ns ( 50.94 % ) " "Info: Total interconnect delay = 0.324 ns ( 50.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|neinyesfmd~6 hb1:inst4|hb1_ast:hb1_ast_inst|hb1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.636 ns" { hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] {} hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|neinyesfmd~6 {} hb1:inst4|hb1_ast:hb1_ast_inst|hb1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6] {} } { 0.000ns 0.324ns 0.000ns } { 0.074ns 0.060ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.248 ns - Smallest memory register " "Info: - Smallest memory to register requirement is 0.248 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -3.500 ns " "Info: + Latch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:inst1\|altpll:altpll_component\|_clk0 208.333 ns -3.500 ns  50 " "Info: Clock period of Destination clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" is 208.333 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.500 ns " "Info: - Launch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:inst1\|altpll:altpll_component\|_clk0 208.333 ns -3.500 ns  50 " "Info: Clock period of Source clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" is 208.333 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.237 ns + Smallest " "Info: + Smallest clock skew is 0.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk0 destination 3.689 ns + Longest register " "Info: + Longest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" to destination register is 3.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns pll1:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 3451 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 3451; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.481 ns) + CELL(0.710 ns) 3.689 ns hb1:inst4\|hb1_ast:hb1_ast_inst\|hb1_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[6\] 3 REG LCFF_X42_Y14_N25 3 " "Info: 3: + IC(1.481 ns) + CELL(0.710 ns) = 3.689 ns; Loc. = LCFF_X42_Y14_N25; Fanout = 3; REG Node = 'hb1:inst4\|hb1_ast:hb1_ast_inst\|hb1_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.191 ns" { pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst4|hb1_ast:hb1_ast_inst|hb1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6] } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/tdl_da_lc.v" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.25 % ) " "Info: Total cell delay = 0.710 ns ( 19.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.979 ns ( 80.75 % ) " "Info: Total interconnect delay = 2.979 ns ( 80.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.689 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst4|hb1_ast:hb1_ast_inst|hb1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.689 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst4|hb1_ast:hb1_ast_inst|hb1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6] {} } { 0.000ns 1.498ns 1.481ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk0 source 3.452 ns - Shortest memory " "Info: - Shortest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" to source memory is 3.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns pll1:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 3451 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 3451; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.474 ns) 3.452 ns hb1:inst4\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_eah1:auto_generated\|a_dpfifo_7l81:dpfifo\|altsyncram_cpf1:FIFOram\|q_b\[6\] 3 MEM M512_X41_Y14 1 " "Info: 3: + IC(1.480 ns) + CELL(0.474 ns) = 3.452 ns; Loc. = M512_X41_Y14; Fanout = 1; MEM Node = 'hb1:inst4\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_eah1:auto_generated\|a_dpfifo_7l81:dpfifo\|altsyncram_cpf1:FIFOram\|q_b\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] } "NODE_NAME" } } { "db/altsyncram_cpf1.tdf" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/db/altsyncram_cpf1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 13.73 % ) " "Info: Total cell delay = 0.474 ns ( 13.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.978 ns ( 86.27 % ) " "Info: Total interconnect delay = 2.978 ns ( 86.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] {} } { 0.000ns 1.498ns 1.480ns } { 0.000ns 0.000ns 0.474ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.689 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst4|hb1_ast:hb1_ast_inst|hb1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.689 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst4|hb1_ast:hb1_ast_inst|hb1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6] {} } { 0.000ns 1.498ns 1.481ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] {} } { 0.000ns 1.498ns 1.480ns } { 0.000ns 0.000ns 0.474ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.161 ns - " "Info: - Micro clock to output delay of source is 0.161 ns" {  } { { "db/altsyncram_cpf1.tdf" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/db/altsyncram_cpf1.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.172 ns + " "Info: + Micro hold delay of destination is 0.172 ns" {  } { { "../../../../../altera/81/ip/altera/fir_compiler/lib/tdl_da_lc.v" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.689 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst4|hb1_ast:hb1_ast_inst|hb1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.689 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst4|hb1_ast:hb1_ast_inst|hb1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6] {} } { 0.000ns 1.498ns 1.481ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] {} } { 0.000ns 1.498ns 1.480ns } { 0.000ns 0.000ns 0.474ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|neinyesfmd~6 hb1:inst4|hb1_ast:hb1_ast_inst|hb1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.636 ns" { hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] {} hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|neinyesfmd~6 {} hb1:inst4|hb1_ast:hb1_ast_inst|hb1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6] {} } { 0.000ns 0.324ns 0.000ns } { 0.074ns 0.060ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.689 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst4|hb1_ast:hb1_ast_inst|hb1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.689 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst4|hb1_ast:hb1_ast_inst|hb1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6] {} } { 0.000ns 1.498ns 1.481ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_eah1:auto_generated|a_dpfifo_7l81:dpfifo|altsyncram_cpf1:FIFOram|q_b[6] {} } { 0.000ns 1.498ns 1.480ns } { 0.000ns 0.000ns 0.474ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk1 memory hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_gah1:auto_generated\|a_dpfifo_9l81:dpfifo\|altsyncram_gpf1:FIFOram\|q_b\[3\] register hb2:inst8\|hb2_ast:hb2_ast_inst\|hb2_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[3\] 387 ps " "Info: Minimum slack time is 387 ps for clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" between source memory \"hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_gah1:auto_generated\|a_dpfifo_9l81:dpfifo\|altsyncram_gpf1:FIFOram\|q_b\[3\]\" and destination register \"hb2:inst8\|hb2_ast:hb2_ast_inst\|hb2_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.635 ns + Shortest memory register " "Info: + Shortest memory to register delay is 0.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.074 ns) 0.074 ns hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_gah1:auto_generated\|a_dpfifo_9l81:dpfifo\|altsyncram_gpf1:FIFOram\|q_b\[3\] 1 MEM M512_X41_Y38 1 " "Info: 1: + IC(0.000 ns) + CELL(0.074 ns) = 0.074 ns; Loc. = M512_X41_Y38; Fanout = 1; MEM Node = 'hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_gah1:auto_generated\|a_dpfifo_9l81:dpfifo\|altsyncram_gpf1:FIFOram\|q_b\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] } "NODE_NAME" } } { "db/altsyncram_gpf1.tdf" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/db/altsyncram_gpf1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.060 ns) 0.457 ns hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|neinyesfmd~3 2 COMB LCCOMB_X42_Y38_N14 1 " "Info: 2: + IC(0.323 ns) + CELL(0.060 ns) = 0.457 ns; Loc. = LCCOMB_X42_Y38_N14; Fanout = 1; COMB Node = 'hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|neinyesfmd~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.383 ns" { hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|neinyesfmd~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 0.635 ns hb2:inst8\|hb2_ast:hb2_ast_inst\|hb2_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[3\] 3 REG LCFF_X42_Y38_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 0.635 ns; Loc. = LCFF_X42_Y38_N15; Fanout = 3; REG Node = 'hb2:inst8\|hb2_ast:hb2_ast_inst\|hb2_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|neinyesfmd~3 hb2:inst8|hb2_ast:hb2_ast_inst|hb2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3] } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/tdl_da_lc.v" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.312 ns ( 49.13 % ) " "Info: Total cell delay = 0.312 ns ( 49.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.323 ns ( 50.87 % ) " "Info: Total interconnect delay = 0.323 ns ( 50.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|neinyesfmd~3 hb2:inst8|hb2_ast:hb2_ast_inst|hb2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.635 ns" { hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] {} hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|neinyesfmd~3 {} hb2:inst8|hb2_ast:hb2_ast_inst|hb2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3] {} } { 0.000ns 0.323ns 0.000ns } { 0.074ns 0.060ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.248 ns - Smallest memory register " "Info: - Smallest memory to register requirement is 0.248 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -3.500 ns " "Info: + Latch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:inst1\|altpll:altpll_component\|_clk1 416.666 ns -3.500 ns  50 " "Info: Clock period of Destination clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" is 416.666 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.500 ns " "Info: - Launch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:inst1\|altpll:altpll_component\|_clk1 416.666 ns -3.500 ns  50 " "Info: Clock period of Source clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" is 416.666 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.237 ns + Smallest " "Info: + Smallest clock skew is 0.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk1 destination 3.676 ns + Longest register " "Info: + Longest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" to destination register is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G4 1973 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 1973; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.710 ns) 3.676 ns hb2:inst8\|hb2_ast:hb2_ast_inst\|hb2_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[3\] 3 REG LCFF_X42_Y38_N15 3 " "Info: 3: + IC(1.468 ns) + CELL(0.710 ns) = 3.676 ns; Loc. = LCFF_X42_Y38_N15; Fanout = 3; REG Node = 'hb2:inst8\|hb2_ast:hb2_ast_inst\|hb2_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|hb2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3] } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/tdl_da_lc.v" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.31 % ) " "Info: Total cell delay = 0.710 ns ( 19.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.966 ns ( 80.69 % ) " "Info: Total interconnect delay = 2.966 ns ( 80.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|hb2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} hb2:inst8|hb2_ast:hb2_ast_inst|hb2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3] {} } { 0.000ns 1.498ns 1.468ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk1 source 3.439 ns - Shortest memory " "Info: - Shortest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" to source memory is 3.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G4 1973 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 1973; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.474 ns) 3.439 ns hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_gah1:auto_generated\|a_dpfifo_9l81:dpfifo\|altsyncram_gpf1:FIFOram\|q_b\[3\] 3 MEM M512_X41_Y38 1 " "Info: 3: + IC(1.467 ns) + CELL(0.474 ns) = 3.439 ns; Loc. = M512_X41_Y38; Fanout = 1; MEM Node = 'hb2:inst8\|hb2_ast:hb2_ast_inst\|auk_dspip_avalon_streaming_sink_fir_81:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_gah1:auto_generated\|a_dpfifo_9l81:dpfifo\|altsyncram_gpf1:FIFOram\|q_b\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] } "NODE_NAME" } } { "db/altsyncram_gpf1.tdf" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/db/altsyncram_gpf1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 13.78 % ) " "Info: Total cell delay = 0.474 ns ( 13.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.965 ns ( 86.22 % ) " "Info: Total interconnect delay = 2.965 ns ( 86.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.439 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.439 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] {} } { 0.000ns 1.498ns 1.467ns } { 0.000ns 0.000ns 0.474ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|hb2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} hb2:inst8|hb2_ast:hb2_ast_inst|hb2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3] {} } { 0.000ns 1.498ns 1.468ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.439 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.439 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] {} } { 0.000ns 1.498ns 1.467ns } { 0.000ns 0.000ns 0.474ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.161 ns - " "Info: - Micro clock to output delay of source is 0.161 ns" {  } { { "db/altsyncram_gpf1.tdf" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/db/altsyncram_gpf1.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.172 ns + " "Info: + Micro hold delay of destination is 0.172 ns" {  } { { "../../../../../altera/81/ip/altera/fir_compiler/lib/tdl_da_lc.v" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|hb2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} hb2:inst8|hb2_ast:hb2_ast_inst|hb2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3] {} } { 0.000ns 1.498ns 1.468ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.439 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.439 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] {} } { 0.000ns 1.498ns 1.467ns } { 0.000ns 0.000ns 0.474ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|neinyesfmd~3 hb2:inst8|hb2_ast:hb2_ast_inst|hb2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.635 ns" { hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] {} hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|neinyesfmd~3 {} hb2:inst8|hb2_ast:hb2_ast_inst|hb2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3] {} } { 0.000ns 0.323ns 0.000ns } { 0.074ns 0.060ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|hb2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} hb2:inst8|hb2_ast:hb2_ast_inst|hb2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3] {} } { 0.000ns 1.498ns 1.468ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.439 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.439 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} hb2:inst8|hb2_ast:hb2_ast_inst|auk_dspip_avalon_streaming_sink_fir_81:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_9l81:dpfifo|altsyncram_gpf1:FIFOram|q_b[3] {} } { 0.000ns 1.498ns 1.467ns } { 0.000ns 0.000ns 0.474ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk2 register decimation_3:inst15\|cnt\[1\] register decimation_3:inst15\|cnt\[1\] 393 ps " "Info: Minimum slack time is 393 ps for clock \"pll1:inst1\|altpll:altpll_component\|_clk2\" between source register \"decimation_3:inst15\|cnt\[1\]\" and destination register \"decimation_3:inst15\|cnt\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.456 ns + Shortest register register " "Info: + Shortest register to register delay is 0.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decimation_3:inst15\|cnt\[1\] 1 REG LCFF_X84_Y19_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X84_Y19_N19; Fanout = 3; REG Node = 'decimation_3:inst15\|cnt\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { decimation_3:inst15|cnt[1] } "NODE_NAME" } } { "decimation_3.v" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/decimation_3.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.278 ns) 0.278 ns decimation_3:inst14\|cnt~44 2 COMB LCCOMB_X84_Y19_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.278 ns) = 0.278 ns; Loc. = LCCOMB_X84_Y19_N18; Fanout = 1; COMB Node = 'decimation_3:inst14\|cnt~44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { decimation_3:inst15|cnt[1] decimation_3:inst14|cnt~44 } "NODE_NAME" } } { "decimation_3.v" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/decimation_3.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 0.456 ns decimation_3:inst15\|cnt\[1\] 3 REG LCFF_X84_Y19_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 0.456 ns; Loc. = LCFF_X84_Y19_N19; Fanout = 3; REG Node = 'decimation_3:inst15\|cnt\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { decimation_3:inst14|cnt~44 decimation_3:inst15|cnt[1] } "NODE_NAME" } } { "decimation_3.v" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/decimation_3.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.456 ns ( 100.00 % ) " "Info: Total cell delay = 0.456 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { decimation_3:inst15|cnt[1] decimation_3:inst14|cnt~44 decimation_3:inst15|cnt[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.456 ns" { decimation_3:inst15|cnt[1] {} decimation_3:inst14|cnt~44 {} decimation_3:inst15|cnt[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.278ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.063 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.063 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -3.500 ns " "Info: + Latch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:inst1\|altpll:altpll_component\|_clk2 833.333 ns -3.500 ns  50 " "Info: Clock period of Destination clock \"pll1:inst1\|altpll:altpll_component\|_clk2\" is 833.333 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.500 ns " "Info: - Launch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:inst1\|altpll:altpll_component\|_clk2 833.333 ns -3.500 ns  50 " "Info: Clock period of Source clock \"pll1:inst1\|altpll:altpll_component\|_clk2\" is 833.333 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk2 destination 3.650 ns + Longest register " "Info: + Longest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk2\" to destination register is 3.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns pll1:inst1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G7 5777 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G7; Fanout = 5777; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { pll1:inst1|altpll:altpll_component|_clk2 pll1:inst1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.710 ns) 3.650 ns decimation_3:inst15\|cnt\[1\] 3 REG LCFF_X84_Y19_N19 3 " "Info: 3: + IC(1.442 ns) + CELL(0.710 ns) = 3.650 ns; Loc. = LCFF_X84_Y19_N19; Fanout = 3; REG Node = 'decimation_3:inst15\|cnt\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.152 ns" { pll1:inst1|altpll:altpll_component|_clk2~clkctrl decimation_3:inst15|cnt[1] } "NODE_NAME" } } { "decimation_3.v" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/decimation_3.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.45 % ) " "Info: Total cell delay = 0.710 ns ( 19.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.940 ns ( 80.55 % ) " "Info: Total interconnect delay = 2.940 ns ( 80.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.650 ns" { pll1:inst1|altpll:altpll_component|_clk2 pll1:inst1|altpll:altpll_component|_clk2~clkctrl decimation_3:inst15|cnt[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.650 ns" { pll1:inst1|altpll:altpll_component|_clk2 {} pll1:inst1|altpll:altpll_component|_clk2~clkctrl {} decimation_3:inst15|cnt[1] {} } { 0.000ns 1.498ns 1.442ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk2 source 3.650 ns - Shortest register " "Info: - Shortest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk2\" to source register is 3.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns pll1:inst1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G7 5777 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G7; Fanout = 5777; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { pll1:inst1|altpll:altpll_component|_clk2 pll1:inst1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.710 ns) 3.650 ns decimation_3:inst15\|cnt\[1\] 3 REG LCFF_X84_Y19_N19 3 " "Info: 3: + IC(1.442 ns) + CELL(0.710 ns) = 3.650 ns; Loc. = LCFF_X84_Y19_N19; Fanout = 3; REG Node = 'decimation_3:inst15\|cnt\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.152 ns" { pll1:inst1|altpll:altpll_component|_clk2~clkctrl decimation_3:inst15|cnt[1] } "NODE_NAME" } } { "decimation_3.v" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/decimation_3.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.45 % ) " "Info: Total cell delay = 0.710 ns ( 19.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.940 ns ( 80.55 % ) " "Info: Total interconnect delay = 2.940 ns ( 80.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.650 ns" { pll1:inst1|altpll:altpll_component|_clk2 pll1:inst1|altpll:altpll_component|_clk2~clkctrl decimation_3:inst15|cnt[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.650 ns" { pll1:inst1|altpll:altpll_component|_clk2 {} pll1:inst1|altpll:altpll_component|_clk2~clkctrl {} decimation_3:inst15|cnt[1] {} } { 0.000ns 1.498ns 1.442ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.650 ns" { pll1:inst1|altpll:altpll_component|_clk2 pll1:inst1|altpll:altpll_component|_clk2~clkctrl decimation_3:inst15|cnt[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.650 ns" { pll1:inst1|altpll:altpll_component|_clk2 {} pll1:inst1|altpll:altpll_component|_clk2~clkctrl {} decimation_3:inst15|cnt[1] {} } { 0.000ns 1.498ns 1.442ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } { { "decimation_3.v" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/decimation_3.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.172 ns + " "Info: + Micro hold delay of destination is 0.172 ns" {  } { { "decimation_3.v" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/decimation_3.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.650 ns" { pll1:inst1|altpll:altpll_component|_clk2 pll1:inst1|altpll:altpll_component|_clk2~clkctrl decimation_3:inst15|cnt[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.650 ns" { pll1:inst1|altpll:altpll_component|_clk2 {} pll1:inst1|altpll:altpll_component|_clk2~clkctrl {} decimation_3:inst15|cnt[1] {} } { 0.000ns 1.498ns 1.442ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { decimation_3:inst15|cnt[1] decimation_3:inst14|cnt~44 decimation_3:inst15|cnt[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.456 ns" { decimation_3:inst15|cnt[1] {} decimation_3:inst14|cnt~44 {} decimation_3:inst15|cnt[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.278ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.650 ns" { pll1:inst1|altpll:altpll_component|_clk2 pll1:inst1|altpll:altpll_component|_clk2~clkctrl decimation_3:inst15|cnt[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.650 ns" { pll1:inst1|altpll:altpll_component|_clk2 {} pll1:inst1|altpll:altpll_component|_clk2~clkctrl {} decimation_3:inst15|cnt[1] {} } { 0.000ns 1.498ns 1.442ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "mul_12_14:inst2\|lpm_mult:lpm_mult_component\|mult_cms:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT1 ADC1_D\[1\] clk_25M 7.923 ns register " "Info: tsu for register \"mul_12_14:inst2\|lpm_mult:lpm_mult_component\|mult_cms:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT1\" (data pin = \"ADC1_D\[1\]\", clock pin = \"clk_25M\") is 7.923 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.192 ns + Longest pin register " "Info: + Longest pin to register delay is 8.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns ADC1_D\[1\] 1 PIN PIN_P6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_P6; Fanout = 2; PIN Node = 'ADC1_D\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC1_D[1] } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/test.bdf" { { 0 656 824 16 "ADC1_D\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.555 ns) + CELL(0.724 ns) 8.192 ns mul_12_14:inst2\|lpm_mult:lpm_mult_component\|mult_cms:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT1 2 REG DSPMULT_X50_Y34_N0 25 " "Info: 2: + IC(6.555 ns) + CELL(0.724 ns) = 8.192 ns; Loc. = DSPMULT_X50_Y34_N0; Fanout = 25; REG Node = 'mul_12_14:inst2\|lpm_mult:lpm_mult_component\|mult_cms:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.279 ns" { ADC1_D[1] mul_12_14:inst2|lpm_mult:lpm_mult_component|mult_cms:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT1 } "NODE_NAME" } } { "db/mult_cms.tdf" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/db/mult_cms.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.637 ns ( 19.98 % ) " "Info: Total cell delay = 1.637 ns ( 19.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.555 ns ( 80.02 % ) " "Info: Total interconnect delay = 6.555 ns ( 80.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.192 ns" { ADC1_D[1] mul_12_14:inst2|lpm_mult:lpm_mult_component|mult_cms:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.192 ns" { ADC1_D[1] {} ADC1_D[1]~combout {} mul_12_14:inst2|lpm_mult:lpm_mult_component|mult_cms:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT1 {} } { 0.000ns 0.000ns 6.555ns } { 0.000ns 0.913ns 0.724ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.057 ns + " "Info: + Micro setup delay of destination is 0.057 ns" {  } { { "db/mult_cms.tdf" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/db/mult_cms.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_PLL_OFFSET" "clk_25M pll1:inst1\|altpll:altpll_component\|_clk0 -3.500 ns - " "Info: - Offset between input clock \"clk_25M\" and output clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" is -3.500 ns" {  } { { "test.bdf" "" { Schematic "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/test.bdf" { { 192 -480 -312 208 "clk_25M" "" } } } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk0 destination 3.826 ns - Shortest register " "Info: - Shortest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" to destination register is 3.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns pll1:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 3451 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 3451; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.896 ns) 3.826 ns mul_12_14:inst2\|lpm_mult:lpm_mult_component\|mult_cms:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT1 3 REG DSPMULT_X50_Y34_N0 25 " "Info: 3: + IC(1.432 ns) + CELL(0.896 ns) = 3.826 ns; Loc. = DSPMULT_X50_Y34_N0; Fanout = 25; REG Node = 'mul_12_14:inst2\|lpm_mult:lpm_mult_component\|mult_cms:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { pll1:inst1|altpll:altpll_component|_clk0~clkctrl mul_12_14:inst2|lpm_mult:lpm_mult_component|mult_cms:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT1 } "NODE_NAME" } } { "db/mult_cms.tdf" "" { Text "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/db/mult_cms.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.896 ns ( 23.42 % ) " "Info: Total cell delay = 0.896 ns ( 23.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.930 ns ( 76.58 % ) " "Info: Total interconnect delay = 2.930 ns ( 76.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.826 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl mul_12_14:inst2|lpm_mult:lpm_mult_component|mult_cms:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.826 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} mul_12_14:inst2|lpm_mult:lpm_mult_component|mult_cms:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT1 {} } { 0.000ns 1.498ns 1.432ns } { 0.000ns 0.000ns 0.896ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.192 ns" { ADC1_D[1] mul_12_14:inst2|lpm_mult:lpm_mult_component|mult_cms:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.192 ns" { ADC1_D[1] {} ADC1_D[1]~combout {} mul_12_14:inst2|lpm_mult:lpm_mult_component|mult_cms:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT1 {} } { 0.000ns 0.000ns 6.555ns } { 0.000ns 0.913ns 0.724ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.826 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl mul_12_14:inst2|lpm_mult:lpm_mult_component|mult_cms:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.826 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} mul_12_14:inst2|lpm_mult:lpm_mult_component|mult_cms:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT1 {} } { 0.000ns 1.498ns 1.432ns } { 0.000ns 0.000ns 0.896ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_25M hb1_out\[8\] hb1:inst4\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_source_fir_81:source\|at_source_data\[8\] 7.066 ns register " "Info: tco from clock \"clk_25M\" to destination pin \"hb1_out\[8\]\" through register \"hb1:inst4\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_source_fir_81:source\|at_source_data\[8\]\" is 7.066 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_25M pll1:inst1\|altpll:altpll_component\|_clk0 -3.500 ns + " "Info: + Offset between input clock \"clk_25M\" and output clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" is -3.500 ns" {  } { { "test.bdf" "" { Schematic "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/test.bdf" { { 192 -480 -312 208 "clk_25M" "" } } } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk0 source 3.639 ns + Longest register " "Info: + Longest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk0\" to source register is 3.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns pll1:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 3451 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 3451; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.710 ns) 3.639 ns hb1:inst4\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_source_fir_81:source\|at_source_data\[8\] 3 REG LCFF_X51_Y20_N29 3 " "Info: 3: + IC(1.431 ns) + CELL(0.710 ns) = 3.639 ns; Loc. = LCFF_X51_Y20_N29; Fanout = 3; REG Node = 'hb1:inst4\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_source_fir_81:source\|at_source_data\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|at_source_data[8] } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_source_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_source_fir_81.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.51 % ) " "Info: Total cell delay = 0.710 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.929 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.929 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.639 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|at_source_data[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.639 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|at_source_data[8] {} } { 0.000ns 1.498ns 1.431ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_source_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_source_fir_81.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.818 ns + Longest register pin " "Info: + Longest register to pin delay is 6.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hb1:inst4\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_source_fir_81:source\|at_source_data\[8\] 1 REG LCFF_X51_Y20_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y20_N29; Fanout = 3; REG Node = 'hb1:inst4\|hb1_ast:hb1_ast_inst\|auk_dspip_avalon_streaming_source_fir_81:source\|at_source_data\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|at_source_data[8] } "NODE_NAME" } } { "../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_source_fir_81.vhd" "" { Text "C:/altera/81/ip/altera/fir_compiler/lib/auk_dspip_avalon_streaming_source_fir_81.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.383 ns) + CELL(2.435 ns) 6.818 ns hb1_out\[8\] 2 PIN PIN_W26 0 " "Info: 2: + IC(4.383 ns) + CELL(2.435 ns) = 6.818 ns; Loc. = PIN_W26; Fanout = 0; PIN Node = 'hb1_out\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|at_source_data[8] hb1_out[8] } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/test.bdf" { { -176 1520 1696 -160 "hb1_out\[29..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.435 ns ( 35.71 % ) " "Info: Total cell delay = 2.435 ns ( 35.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.383 ns ( 64.29 % ) " "Info: Total interconnect delay = 4.383 ns ( 64.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|at_source_data[8] hb1_out[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.818 ns" { hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|at_source_data[8] {} hb1_out[8] {} } { 0.000ns 4.383ns } { 0.000ns 2.435ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.639 ns" { pll1:inst1|altpll:altpll_component|_clk0 pll1:inst1|altpll:altpll_component|_clk0~clkctrl hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|at_source_data[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.639 ns" { pll1:inst1|altpll:altpll_component|_clk0 {} pll1:inst1|altpll:altpll_component|_clk0~clkctrl {} hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|at_source_data[8] {} } { 0.000ns 1.498ns 1.431ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|at_source_data[8] hb1_out[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.818 ns" { hb1:inst4|hb1_ast:hb1_ast_inst|auk_dspip_avalon_streaming_source_fir_81:source|at_source_data[8] {} hb1_out[8] {} } { 0.000ns 4.383ns } { 0.000ns 2.435ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.267 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.267 ns) 2.267 ns altera_reserved_tdo 2 PIN PIN_C3 0 " "Info: 2: + IC(0.000 ns) + CELL(2.267 ns) = 2.267 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.267 ns ( 100.00 % ) " "Info: Total cell delay = 2.267 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.267ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 0.695 ns register " "Info: th for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 0.695 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 3.191 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 3.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.000 ns) 1.051 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 735 " "Info: 2: + IC(1.051 ns) + CELL(0.000 ns) = 1.051 ns; Loc. = CLKCTRL_G2; Fanout = 735; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.710 ns) 3.191 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out 3 REG LCFF_X52_Y42_N11 2 " "Info: 3: + IC(1.430 ns) + CELL(0.710 ns) = 3.191 ns; Loc. = LCFF_X52_Y42_N11; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_signaltap.vhd" 833 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 22.25 % ) " "Info: Total cell delay = 0.710 ns ( 22.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.481 ns ( 77.75 % ) " "Info: Total interconnect delay = 2.481 ns ( 77.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out {} } { 0.000ns 1.051ns 1.430ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.172 ns + " "Info: + Micro hold delay of destination is 0.172 ns" {  } { { "../../../../../altera/81/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_signaltap.vhd" 833 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.668 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X0_Y34_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 13; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.430 ns) + CELL(0.060 ns) 2.490 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out~7 2 COMB LCCOMB_X52_Y42_N10 1 " "Info: 2: + IC(2.430 ns) + CELL(0.060 ns) = 2.490 ns; Loc. = LCCOMB_X52_Y42_N10; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out~7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out~7 } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_signaltap.vhd" 833 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.668 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out 3 REG LCFF_X52_Y42_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 2.668 ns; Loc. = LCFF_X52_Y42_N11; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out~7 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out } "NODE_NAME" } } { "../../../../../altera/81/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_signaltap.vhd" 833 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 8.92 % ) " "Info: Total cell delay = 0.238 ns ( 8.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.430 ns ( 91.08 % ) " "Info: Total interconnect delay = 2.430 ns ( 91.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out~7 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { altera_internal_jtag~TDIUTAP {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out~7 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out {} } { 0.000ns 2.430ns 0.000ns } { 0.000ns 0.060ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out {} } { 0.000ns 1.051ns 1.430ns } { 0.000ns 0.000ns 0.710ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out~7 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { altera_internal_jtag~TDIUTAP {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out~7 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out {} } { 0.000ns 2.430ns 0.000ns } { 0.000ns 0.060ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 23 09:44:07 2015 " "Info: Processing ended: Tue Jun 23 09:44:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
