{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "ON_32",
					"strict" : false
				},
				{
					"name" : "FSMC_D[0]",
					"strict" : false
				},
				{
					"name" : "FSMC_D[1]",
					"strict" : false
				},
				{
					"name" : "FSMC_D[2]",
					"strict" : false
				},
				{
					"name" : "FSMC_D[3]",
					"strict" : false
				},
				{
					"name" : "FSMC_D[4]",
					"strict" : false
				},
				{
					"name" : "FSMC_D[5]",
					"strict" : false
				},
				{
					"name" : "FSMC_D[6]",
					"strict" : false
				},
				{
					"name" : "FSMC_D[7]",
					"strict" : false
				},
				{
					"name" : "FSMC_D[8]",
					"strict" : false
				},
				{
					"name" : "FSMC_D[9]",
					"strict" : false
				},
				{
					"name" : "FSMC_D[10]",
					"strict" : false
				},
				{
					"name" : "FSMC_D[11]",
					"strict" : false
				},
				{
					"name" : "PER",
					"strict" : false
				},
				{
					"name" : "FPGA_OE",
					"strict" : false
				},
				{
					"name" : "adc_data[0]",
					"strict" : false
				},
				{
					"name" : "adc_data[1]",
					"strict" : false
				},
				{
					"name" : "adc_data[2]",
					"strict" : false
				},
				{
					"name" : "adc_data[3]",
					"strict" : false
				},
				{
					"name" : "adc_data[4]",
					"strict" : false
				},
				{
					"name" : "adc_data[5]",
					"strict" : false
				},
				{
					"name" : "adc_data[6]",
					"strict" : false
				},
				{
					"name" : "adc_data[7]",
					"strict" : false
				},
				{
					"name" : "adc_data[8]",
					"strict" : false
				},
				{
					"name" : "adc_data[9]",
					"strict" : false
				},
				{
					"name" : "adc_data[10]",
					"strict" : false
				},
				{
					"name" : "adc_data[11]",
					"strict" : false
				},
				{
					"name" : "START_FPGA",
					"strict" : false
				}
			]
		}
	]
}