Found 1 solution(s) in hls4ml_projects/keras_layernorm_log//myproject_prj.
Reports for solution "solution1":

C SIMULATION RESULT:
INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
-1.44878 0.744615 -0.877581 1.18824 0.393506 1.83396 -1.195 -0.397101 -0.189458 -0.0523976 -1.08803 1.72111 0.475868 -0.502505 -0.606447 0.975737 -0.0578753 -0.525102 1.16108 -1.55384 
Quantized predictions
-1.45973 0.750297 -0.884271 1.19696 0.396803 1.85856 -1.21063 -0.402707 -0.192212 -0.0529146 -1.095 1.73223 0.478569 -0.505942 -0.609824 0.980728 -0.0584507 -0.527295 1.16606 -1.56096 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************

SYNTHESIS REPORT:
================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Nov 20 09:22:36 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.212 us |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       19|       19| 4.036 us | 4.036 us |   10|   10| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                            |                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s  |        5|        5| 1.062 us | 1.062 us |    1|    1| function |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        4|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        1|     17|      678|     7252|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      452|     -|
|Register             |        -|      -|      307|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|     17|      985|     7708|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s  |        1|  17|  678|  7252|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                       |                                                                 |        1|  17|  678|  7252|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |   0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   4|           2|           3|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                        Name                                        | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                           |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter0                                                             |   9|          2|    1|          2|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432_p_read   |  15|          3|   16|         48|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432_p_read1  |  15|          3|   16|         48|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432_p_read2  |  15|          3|   16|         48|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432_p_read3  |  15|          3|   16|         48|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432_p_read4  |  15|          3|   16|         48|
    |layer2_out_address0                                                                 |  50|         11|    5|         55|
    |layer2_out_address1                                                                 |  50|         11|    5|         55|
    |layer2_out_d0                                                                       |  50|         11|   64|        704|
    |layer2_out_d1                                                                       |  50|         11|   64|        704|
    |layer2_out_we0                                                                      |   9|          2|    5|         10|
    |layer2_out_we1                                                                      |   9|          2|    5|         10|
    |layer_normalization_input_address0                                                  |  50|         11|    5|         55|
    |layer_normalization_input_address1                                                  |  50|         11|    5|         55|
    +------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                               | 452|         98|  240|       1901|
    +------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0_reg                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                  |   1|   0|    1|          0|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432_ap_start_reg  |   1|   0|    1|          0|
    |reg_463                                                                                  |  16|   0|   16|          0|
    |reg_469                                                                                  |  16|   0|   16|          0|
    |reg_475                                                                                  |  16|   0|   16|          0|
    |reg_481                                                                                  |  16|   0|   16|          0|
    |reg_487                                                                                  |  16|   0|   16|          0|
    |reg_492                                                                                  |  16|   0|   16|          0|
    |reg_497                                                                                  |  33|   0|   33|          0|
    |reg_501                                                                                  |  33|   0|   33|          0|
    |reg_505                                                                                  |  33|   0|   33|          0|
    |reg_509                                                                                  |  33|   0|   33|          0|
    |reg_513                                                                                  |  33|   0|   33|          0|
    |reg_517                                                                                  |  33|   0|   33|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    | 307|   0|  307|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_done                             | out |    1| ap_ctrl_hs |         myproject         | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |         myproject         | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |         myproject         | return value |
|layer_normalization_input_address0  | out |    5|  ap_memory | layer_normalization_input |     array    |
|layer_normalization_input_ce0       | out |    1|  ap_memory | layer_normalization_input |     array    |
|layer_normalization_input_q0        |  in |   16|  ap_memory | layer_normalization_input |     array    |
|layer_normalization_input_address1  | out |    5|  ap_memory | layer_normalization_input |     array    |
|layer_normalization_input_ce1       | out |    1|  ap_memory | layer_normalization_input |     array    |
|layer_normalization_input_q1        |  in |   16|  ap_memory | layer_normalization_input |     array    |
|layer2_out_address0                 | out |    5|  ap_memory |         layer2_out        |     array    |
|layer2_out_ce0                      | out |    1|  ap_memory |         layer2_out        |     array    |
|layer2_out_we0                      | out |    8|  ap_memory |         layer2_out        |     array    |
|layer2_out_d0                       | out |   64|  ap_memory |         layer2_out        |     array    |
|layer2_out_address1                 | out |    5|  ap_memory |         layer2_out        |     array    |
|layer2_out_ce1                      | out |    1|  ap_memory |         layer2_out        |     array    |
|layer2_out_we1                      | out |    8|  ap_memory |         layer2_out        |     array    |
|layer2_out_d1                       | out |   64|  ap_memory |         layer2_out        |     array    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+

CO-SIMULATION RESULT:
Report time       : Wed Nov 20 09:22:55 AM EST 2024.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

