/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "sprd,ums512";
	cpuinfo_hardware = "Unisoc ums512";
	interrupt-parent = <0x1>;
	model = "Unisoc UMS512 SoC";
	sprd,sc-id = "ums512 1000 1000";

	__symbols__ {
		BIG_CORE_PD = "/idle-states/big_core_pd";
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		CPU3 = "/cpus/cpu@300";
		CPU4 = "/cpus/cpu@400";
		CPU5 = "/cpus/cpu@500";
		CPU6 = "/cpus/cpu@600";
		CPU7 = "/cpus/cpu@700";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CPU_COST_1 = "/energy-costs/core-cost1";
		LIT_CORE_PD = "/idle-states/lit_core_pd";
		ace_dev = "/soc/aon/cpudvfs-dev@322a8000/scu-cluster/ace-dev";
		adc_bcal = "/soc/aon/spi@32100000/pmic@0/efuse@300/calib@0";
		adc_scal = "/soc/aon/spi@32100000/pmic@0/efuse@300/calib@1";
		adi_bus = "/soc/aon/spi@32100000";
		agcp_dma = "/soc/agcp/dma-controller@33580000";
		ank0_thmzone = "/thermal-zones/ank0-thmzone";
		ank1_thmzone = "/thermal-zones/ank1-thmzone";
		ank2_thmzone = "/thermal-zones/ank2-thmzone";
		ank3_thmzone = "/thermal-zones/ank3-thmzone";
		ank4_thmzone = "/thermal-zones/ank4-thmzone";
		ank5_thmzone = "/thermal-zones/ank5-thmzone";
		anlg_phy_g0_regs = "/soc/syscon@32390000";
		anlg_phy_g10_regs = "/soc/syscon@323f0000";
		anlg_phy_g1_regs = "/soc/syscon@323a0000";
		anlg_phy_g2_regs = "/soc/syscon@323b0000";
		anlg_phy_g3_regs = "/soc/syscon@323c0000";
		anlg_phy_g4_regs = "/soc/syscon@323d0000";
		anlg_phy_gc_regs = "/soc/syscon@323e0000";
		aon_apb_regs = "/soc/syscon@327d0000";
		aon_clk = "/soc/clock-controller@32080000";
		aon_i2c0 = "/soc/aon/i2c@32060000";
		aon_mailbox = "/soc/aon/mailbox@320a0000";
		aonapb_gate = "/soc/aonapb-gate";
		ap_ahb_regs = "/soc/syscon@20100000";
		ap_apb_regs = "/soc/syscon@71000000";
		ap_clk = "/soc/clock-controller@20200000";
		ap_dma = "/soc/ap-ahb/dma-controller@20000000";
		ap_gpio = "/soc/aon/gpio@32070000";
		ap_iis0_3 = "/soc/aon/pinctrl@32450000/ap-iis0-3";
		ap_intc0_regs = "/soc/syscon@32310000";
		ap_intc1_regs = "/soc/syscon@32320000";
		ap_intc2_regs = "/soc/syscon@32330000";
		ap_intc3_regs = "/soc/syscon@32340000";
		ap_intc4_regs = "/soc/syscon@32350000";
		ap_intc5_regs = "/soc/syscon@32360000";
		ap_qos0 = "/qos/ap/qos0@0";
		ap_qos1 = "/qos/ap/qos@1";
		ap_qos_threshold = "/qos/ap/qos@2";
		ap_sys = "/soc/aon/topdvfsctrl@322a0000/dcdc-modem/ap-sys";
		ap_thm0 = "/soc/aon/thermal@32200000";
		ap_thm1 = "/soc/aon/thermal@32210000";
		ap_thm2 = "/soc/aon/thermal@32220000";
		apahb_gate = "/soc/apahb-gate";
		apapb_gate = "/soc/apapb-gate";
		apcpu_cpu0 = "/soc/aon/cpudvfs-dev@322a8000/apcpu-cpu0";
		apcpu_cpu1 = "/soc/aon/cpudvfs-dev@322a8000/apcpu-cpu1";
		apcpu_sec_clk = "/soc/apcpu-sec-clk";
		apsys_dvfs = "/soc/ap-apb/apsys-dvfs@71700000";
		aud_pabst_vcal = "/soc/aon/spi@32100000/pmic@0/efuse@300/calib@20";
		audcp_ahb_regs = "/soc/syscon@335e0000";
		audcp_apb_regs = "/soc/syscon@3350d000";
		audcp_sys = "/soc/aon/topdvfsctrl@322a0000/dcdc-mm/audcp-sys";
		audcpahb_gate = "/soc/audcpahb-gate";
		audcpapb_gate = "/soc/audcpapb-gate";
		audio_reserved = "/reserved-memory/audio-mem@87500000";
		audiodsp_reserved = "/reserved-memory/audiodsp-mem@89000000";
		autotest = "/autotest";
		avdd12 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_AVDD12";
		avdd18 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_AVDD18";
		big_core0_dev = "/soc/aon/cpudvfs-dev@322a8000/big-core-cluster/big-core0-dev";
		big_core1_dev = "/soc/aon/cpudvfs-dev@322a8000/big-core-cluster/big-core1-dev";
		big_core_cluster = "/soc/aon/cpudvfs-dev@322a8000/big-core-cluster";
		cache_efuse = "/efuse@15c00";
		chosen = "/chosen";
		clk_13m = "/clk-13m";
		clk_1m = "/clk-1m";
		clk_250k = "/clk-250k";
		clk_4m3 = "/clk-4m3";
		clk_6m5 = "/clk-6m5";
		cluster0_cooling = "/cooling-devices/cluster0-cooling";
		cluster0_sensor = "/soc/aon/cluster0-sensor@15";
		cluster0_thmzone = "/thermal-zones/cluster0-thmzone";
		cluster1_cooling = "/cooling-devices/cluster1-cooling";
		cluster1_sensor = "/soc/aon/cluster1-sensor@16";
		cluster1_thmzone = "/thermal-zones/cluster1-thmzone";
		corinth_etf_big_in = "/soc/etf@3e003000/port@1/endpoint";
		corinth_etf_big_out = "/soc/etf@3e003000/port@0/endpoint";
		corinth_etf_lit_in = "/soc/etf@3e002000/port@1/endpoint";
		corinth_etf_lit_out = "/soc/etf@3e002000/port@0/endpoint";
		cp_reserved = "/reserved-memory/cp-mem@89600000";
		cpp = "/soc/mm/cpp@62800000";
		cpp_dvfs = "/cpp-dvfs";
		cpp_qos = "/qos/mm/qos@2";
		cpudvfs_dev = "/soc/aon/cpudvfs-dev@322a8000";
		cpufreq_atb = "/cpufreq-atb";
		cpufreq_clus0 = "/cpufreq-clus0";
		cpufreq_clus1 = "/cpufreq-clus1";
		cpufreq_gic = "/cpufreq-gic";
		cpufreq_periph = "/cpufreq-periph";
		cpufreq_scu = "/cpufreq-scu";
		cputop_thmzone = "/thermal-zones/cputop-thmzone";
		csi0 = "/soc/mm/csi00@62300000";
		csi1 = "/soc/mm/csi01@62400000";
		csi2 = "/soc/mm/csi02@62500000";
		dcam = "/soc/mm/dcam@62900000";
		dcam_axi_dvfs = "/dcam-axi-dvfs";
		dcam_if_dvfs = "/dcam-if-dvfs";
		dcam_qos = "/qos/mm/qos@0";
		dcdc_cpu0 = "/soc/aon/topdvfsctrl@322a0000/dcdc-cpu0";
		dcdc_cpu1 = "/soc/aon/topdvfsctrl@322a0000/dcdc-cpu1";
		dcdc_mm = "/soc/aon/topdvfsctrl@322a0000/dcdc-mm";
		dcdc_modem = "/soc/aon/topdvfsctrl@322a0000/dcdc-modem";
		ddr_dfs = "/scene-frequency";
		ddrbist_reserved = "/reserved-memory/ddrbist-mem@80000000";
		debug_reserved = "/reserved-memory/debug-mem@100000000";
		djtag = "/soc/aon/djtag@324e0000";
		dmc_controller = "/soc/pub/dmc-controller@31050000";
		dmc_mpu = "/soc/pub/dmc-mpu@31030000";
		dphy = "/soc/ap-ahb/dphy";
		dphy_204m8 = "/dphy-204m8";
		dphy_273m = "/dphy-273m";
		dphy_in = "/soc/ap-ahb/dphy/port@1/endpoint";
		dphy_out = "/soc/ap-ahb/dphy/port@0/endpoint";
		dpll0 = "/soc/dpll0";
		dpu = "/soc/ap-ahb/dpu@20300000";
		dpu_dvfs = "/dpu-dvfs";
		dpu_out = "/soc/ap-ahb/dpu@20300000/port/endpoint";
		dpu_port = "/soc/ap-ahb/dpu@20300000/port";
		dpu_qos = "/qos/qos@1";
		dsi = "/soc/ap-ahb/dsi@20400000";
		dsi_in = "/soc/ap-ahb/dsi@20400000/ports/port@1/endpoint";
		dsi_out = "/soc/ap-ahb/dsi@20400000/ports/port@0/endpoint";
		dvfs_bin_cpu0 = "/efuse@15c00/dvfs-bin@17";
		dvfs_bin_cpu1 = "/efuse@15c00/dvfs-bin@1b";
		dvfs_bin_dsu = "/efuse@15c00/dvfs-bin@13";
		dvfs_dcdc_cpu0_supply = "/soc/aon/topdvfsctrl@322a0000/dvfs-dcdc-cpu0-supply";
		dvfs_dcdc_cpu1_supply = "/soc/aon/topdvfsctrl@322a0000/dvfs-dcdc-cpu1-supply";
		eic_async = "/soc/aon/gpio@320000a0";
		eic_debounce = "/soc/aon/gpio@32000000";
		eic_latch = "/soc/aon/gpio@32000080";
		eic_sync = "/soc/aon/gpio@320000c0";
		etb_in = "/soc/etb@3c003000/port/endpoint";
		etm0_out = "/soc/etm@3f040000/port/endpoint";
		etm1_out = "/soc/etm@3f140000/port/endpoint";
		etm2_out = "/soc/etm@3f240000/port/endpoint";
		etm3_out = "/soc/etm@3f340000/port/endpoint";
		etm4_out = "/soc/etm@3f440000/port/endpoint";
		etm5_out = "/soc/etm@3f540000/port/endpoint";
		etm6_out = "/soc/etm@3f640000/port/endpoint";
		etm7_out = "/soc/etm@3f740000/port/endpoint";
		ext_26m = "/ext-26m";
		ext_32k = "/ext-32k";
		extcon_gpio = "/extcon-gpio";
		fd = "/soc/mm/fd@62a00000";
		fd_dvfs = "/fd-dvfs";
		fd_qos = "/qos/mm/qos@3";
		fgu_calib = "/soc/aon/spi@32100000/pmic@0/efuse@300/calib@3";
		funnel_core_in_port0 = "/soc/funnel@3e005000/ports/port@1/endpoint";
		funnel_core_in_port1 = "/soc/funnel@3e005000/ports/port@2/endpoint";
		funnel_core_in_port2 = "/soc/funnel@3e005000/ports/port@3/endpoint";
		funnel_core_in_port3 = "/soc/funnel@3e001000/ports/port@1/endpoint";
		funnel_core_in_port4 = "/soc/funnel@3e001000/ports/port@2/endpoint";
		funnel_core_in_port5 = "/soc/funnel@3e001000/ports/port@3/endpoint";
		funnel_core_in_port6 = "/soc/funnel@3e005000/ports/port@4/endpoint";
		funnel_core_in_port7 = "/soc/funnel@3e001000/ports/port@4/endpoint";
		funnel_corinth_big_out_port = "/soc/funnel@3e005000/ports/port@0/endpoint";
		funnel_corinth_from_big_in_port = "/soc/funnel@3e004000/ports/port@2/endpoint";
		funnel_corinth_from_lit_in_port = "/soc/funnel@3e004000/ports/port@1/endpoint";
		funnel_corinth_lit_out_port = "/soc/funnel@3e001000/ports/port@0/endpoint";
		funnel_corinth_out_port = "/soc/funnel@3e004000/ports/port@0/endpoint";
		funnel_soc_in_port = "/soc/funnel@3c002000/ports/port@1/endpoint";
		funnel_soc_out_port = "/soc/funnel@3c002000/ports/port@0/endpoint";
		gic = "/interrupt-controller@12000000";
		gic_cluster = "/soc/aon/cpudvfs-dev@322a8000/gic-cluster";
		gic_dev = "/soc/aon/cpudvfs-dev@322a8000/gic-cluster/gic-dev";
		gpu = "/soc/mm/gpu@60000000";
		gpu_apb_regs = "/soc/syscon@60100000";
		gpu_bin = "/efuse@15c00/gpu-bin@1b";
		gpu_clk = "/soc/gpu-clk";
		gpu_cooling0 = "/gpu-cooling-devices/gpu-cooling0";
		gpu_dvfs_apb_regs = "/soc/syscon@60110000";
		gpu_qos = "/qos/qos@0";
		gpu_sys = "/soc/aon/topdvfsctrl@322a0000/dcdc-mm/gpu-sys";
		gpu_thmzone = "/thermal-zones/gpu-thmzone";
		gpuank2_thmzone = "/thermal-zones/gpuank2-thmzone";
		gsp = "/sprd-gsp";
		gsp_core0 = "/soc/ap-ahb/gsp@20300000";
		headset_adc_fir = "/soc/aon/spi@32100000/pmic@0/efuse@300/calib@14";
		headset_adc_sec = "/soc/aon/spi@32100000/pmic@0/efuse@300/calib@16";
		hsphy = "/soc/aon/hsphy@323b0000";
		hwlock = "/soc/aon/hwspinlock@327f0000";
		i2c0 = "/soc/ap-apb/i2c@70300000";
		i2c1 = "/soc/ap-apb/i2c@70400000";
		i2c2 = "/soc/ap-apb/i2c@70500000";
		i2c3 = "/soc/ap-apb/i2c@70600000";
		i2c4 = "/soc/ap-apb/i2c@70700000";
		i2s0 = "/soc/ap-apb/i2s@70c00000";
		iommu_cpp = "/soc/mm/iommu@62800200";
		iommu_dcam = "/soc/mm/iommu@6290f000";
		iommu_dispc = "/soc/ap-ahb/iommu@20300800";
		iommu_fd = "/soc/mm/iommu@62a00110";
		iommu_isp = "/soc/mm/iommu@620ff000";
		iommu_jpg = "/soc/mm/iommu@62700300";
		iommu_vdsp_idma = "/soc/ap-ahb/iommu@20800000";
		iommu_vdsp_mstd = "/soc/ap-ahb/iommu@20700000";
		iommu_vdsp_msti = "/soc/ap-ahb/iommu@20600000";
		iommu_vdsp_vdma = "/soc/ap-ahb/iommu@20a00000";
		iommu_vsp = "/soc/ap-ahb/iommu@20500000";
		ion = "/ion";
		ipi = "/interrupt-controller";
		iq_reserved = "/reserved-memory/iq-mem@90000000";
		isp = "/soc/mm/isp@62000000";
		isp_dvfs = "/isp-dvfs";
		isp_qos = "/qos/mm/qos@1";
		jpg = "/soc/mm/jpg-codec@62700000";
		jpg_dvfs = "/jpg-dvfs";
		jpg_qos = "/qos/mm/qos@4";
		lit_core0_dev = "/soc/aon/cpudvfs-dev@322a8000/lit-core-cluster/lit-core0-dev";
		lit_core1_dev = "/soc/aon/cpudvfs-dev@322a8000/lit-core-cluster/lit-core1-dev";
		lit_core2_dev = "/soc/aon/cpudvfs-dev@322a8000/lit-core-cluster/lit-core2-dev";
		lit_core3_dev = "/soc/aon/cpudvfs-dev@322a8000/lit-core-cluster/lit-core3-dev";
		lit_core4_dev = "/soc/aon/cpudvfs-dev@322a8000/lit-core-cluster/lit-core4-dev";
		lit_core5_dev = "/soc/aon/cpudvfs-dev@322a8000/lit-core-cluster/lit-core5-dev";
		lit_core_cluster = "/soc/aon/cpudvfs-dev@322a8000/lit-core-cluster";
		memory = "/memory";
		mipi_csi_phy0 = "/soc/mm/mipi-csi-phy0";
		mipi_csi_phy1 = "/soc/mm/mipi-csi-phy1";
		mipi_csi_phy1_m = "/soc/mm/mipi-csi-phy1-m";
		mipi_csi_phy1_s = "/soc/mm/mipi-csi-phy1-s";
		mipi_csi_phy2 = "/soc/mm/mipi-csi-phy2";
		mm_ahb_regs = "/soc/syscon@62200000";
		mm_clk = "/soc/clock-controller@62100000";
		mm_domain = "/soc/mm/mm_domain";
		mm_gate = "/soc/clock-controller@62200000";
		mm_qos_threshold = "/qos/mm/qos@5";
		mm_sys = "/soc/aon/topdvfsctrl@322a0000/dcdc-mm/mm-sys";
		mmsys_dvfs = "/mmsys-dvfs";
		modem_dbg_log = "/soc/aon/modem-dbg-log@324f0000";
		mpll1 = "/soc/mpll1";
		mpll_0 = "/soc/aon/cpudvfs-dev@322a8000/mpll-ananke";
		mpll_1 = "/soc/aon/cpudvfs-dev@322a8000/mpll-prometheus";
		mpll_2 = "/soc/aon/cpudvfs-dev@322a8000/mpll-scu";
		mtx_dvfs = "/mtx-dvfs";
		neg_cp_efuse = "/soc/aon/spi@32100000/pmic@0/efuse@300/calib@22";
		osc_tsensor = "/soc/aon/spi@32100000/pmic@0/tsensor@1b34/osc-tsensor@0";
		osctsen_thmzone = "/thermal-zones/osctsen-thmzone";
		outtsen_thmzone = "/thermal-zones/outtsen-thmzone";
		panel = "/soc/ap-ahb/dsi@20400000/panel";
		panel_in = "/soc/ap-ahb/dsi@20400000/panel/port@1/endpoint";
		pddelta_calib = "/soc/aon/spi@32100000/pmic@0/efuse@300/calib@2";
		pdrc_calib = "/soc/aon/spi@32100000/pmic@0/efuse@300/calib@6";
		pdref_calib = "/soc/aon/spi@32100000/pmic@0/efuse@300/calib@1e";
		periph_cluster = "/soc/aon/cpudvfs-dev@322a8000/periph-cluster";
		periph_dev = "/soc/aon/cpudvfs-dev@322a8000/periph-cluster/periph-dev";
		pin_controller = "/soc/aon/pinctrl@32450000";
		pll0 = "/soc/pll0";
		pll1 = "/soc/pll1";
		pll2 = "/soc/pll2";
		pmic_adc = "/soc/aon/spi@32100000/pmic@0/adc@504";
		pmic_eic = "/soc/aon/spi@32100000/pmic@0/gpio@280";
		pmic_fchg = "/soc/aon/spi@32100000/pmic@0/fchg@400";
		pmic_fgu = "/soc/aon/spi@32100000/pmic@0/fgu@c00";
		pmic_pd = "/soc/aon/spi@32100000/pmic@0/pd@e00";
		pmic_tsensor = "/soc/aon/spi@32100000/pmic@0/tsensor@1b34";
		pmic_typec = "/soc/aon/spi@32100000/pmic@0/typec@380";
		pmic_wdt = "/soc/aon/spi@32100000/pmic@0/watchdog@40";
		pmu_apb_regs = "/soc/syscon@327e0000";
		pmu_gate = "/soc/pmu-gate";
		power = "/power-debug";
		prometheus6_tzone0 = "/thermal-zones/prometheus6-tzone0";
		prometheus6_tzone1 = "/thermal-zones/prometheus6-tzone1";
		prometheus7_thmzone = "/thermal-zones/prometheus7-thmzone";
		pstore_reserved = "/reserved-memory/ramoops@fff80000";
		ptm_trace = "/soc/pub/ptm@31060000";
		pub_apb_regs = "/soc/syscon@31050000";
		pubcp_sys = "/soc/aon/topdvfsctrl@322a0000/dcdc-modem/pubcp-sys";
		pwms = "/soc/aon/pwm@32260000";
		rco_100m = "/rco-100m";
		rco_25m = "/rco-25m";
		rco_2m = "/rco-2m";
		rco_4m = "/rco-4m";
		reserved_memory = "/reserved-memory";
		sc2730_pmic = "/soc/aon/spi@32100000/pmic@0";
		scproc_pubcp = "/scproc-pubcp/scproc@4400";
		scproc_pubpm = "/scproc-pubcp/scproc@800000";
		scu_cluster = "/soc/aon/cpudvfs-dev@322a8000/scu-cluster";
		scu_dev = "/soc/aon/cpudvfs-dev@322a8000/scu-cluster/scu-dev";
		sdio0 = "/soc/ap-apb/sdio@71100000";
		sdio1 = "/soc/ap-apb/sdio@71200000";
		sdio2 = "/soc/ap-apb/sdio@71300000";
		sdio3 = "/soc/ap-apb/sdio@71400000";
		sensorhub_reserved = "/reserved-memory/sensorhub-mem@88000000";
		seth_ch18 = "/seth@3";
		seth_ch19 = "/seth@4";
		seth_ch20 = "/seth@5";
		seth_ch24 = "/seth@6";
		seth_ch25 = "/seth@7";
		seth_ch26 = "/seth@8";
		seth_ch27 = "/seth@9";
		seth_ch28 = "/seth@10";
		seth_ch29 = "/seth@11";
		seth_ch30 = "/seth@12";
		seth_ch31 = "/seth@13";
		seth_ch7 = "/seth@0";
		seth_ch8 = "/seth@1";
		seth_ch9 = "/seth@2";
		sipc0 = "/sprd-sipc/sipc@87800000";
		sipc1 = "/sprd-sipc/sipc@d000";
		smem_reserved = "/reserved-memory/sipc-mem@87800000";
		sml_reserved = "/reserved-memory/sml-mem@94000000";
		soc = "/soc";
		soc_crit = "/thermal-zones/soc-thmzone/trips/soc_crit";
		soc_sensor = "/soc/aon/soc-sensor@17";
		soc_target = "/thermal-zones/soc-thmzone/trips/trip-point@1";
		soc_thmzone = "/thermal-zones/soc-thmzone";
		soc_threshold = "/thermal-zones/soc-thmzone/trips/trip-point@0";
		sound_sprd_ap_alliis = "/sound@1";
		sound_vbc_v4_sprd_codec = "/sound@0";
		spi0 = "/soc/ap-apb/spi@70800000";
		spi1 = "/soc/ap-apb/spi@70900000";
		spi2 = "/soc/ap-apb/spi@70a00000";
		spi3 = "/soc/ap-apb/spi@70b00000";
		sprd_audio_codec_ana = "/soc/aon/spi@32100000/pmic@0/audio-codec@1000";
		sprd_audio_codec_dig = "/soc/agcp/audio-codec@33750000";
		sprd_compr = "/sprd-compr-audio";
		sprd_fe_dai = "/sprd-fe-dai";
		sprd_headset = "/sprd-headset";
		sprd_pcm = "/sprd-pcm-audio";
		sprd_pcm_iis = "/sprd-pcm-iis";
		sprd_route_pcm = "/sprd-routing-pcm";
		thm0_ratio = "/efuse@15c00/thm0-ratio@38";
		thm0_sen0 = "/efuse@15c00/thm0-sen0@39";
		thm0_sen1 = "/efuse@15c00/thm0-sen1@41";
		thm0_sen2 = "/efuse@15c00/thm0-sen2@40";
		thm0_sen3 = "/efuse@15c00/thm0-sen3@43";
		thm0_sen4 = "/efuse@15c00/thm0-sen4@42";
		thm0_sign = "/efuse@15c00/thm0-sign@38";
		thm1_ratio = "/efuse@15c00/thm1-ratio@3c";
		thm1_sen0 = "/efuse@15c00/thm1-sen0@3d";
		thm1_sen1 = "/efuse@15c00/thm1-sen1@2f";
		thm1_sen2 = "/efuse@15c00/thm1-sen2@2e";
		thm1_sen3 = "/efuse@15c00/thm1-sen3@29";
		thm1_sen4 = "/efuse@15c00/thm1-sen4@28";
		thm1_sen5 = "/efuse@15c00/thm1-sen4@2b";
		thm1_sign = "/efuse@15c00/thm1-sign@3c";
		thm2_ratio = "/efuse@15c00/thm2-ratio@3e";
		thm2_sen0 = "/efuse@15c00/thm2-sen0@3f";
		thm2_sign = "/efuse@15c00/thm2-sign@3e";
		thm_zone = "/thermal-zones";
		topdvfs_controller = "/soc/aon/topdvfsctrl@322a0000";
		tos_reserved = "/reserved-memory/tos-mem@94040000";
		tout_tsensor = "/soc/aon/spi@32100000/pmic@0/tsensor@1b34/tout-tsensor@1";
		typec_cc1_cal = "/soc/aon/spi@32100000/pmic@0/efuse@300/calib@d1";
		typec_cc2_cal = "/soc/aon/spi@32100000/pmic@0/efuse@300/calib@d2";
		uart0 = "/soc/ap-apb/serial@70000000";
		uart1 = "/soc/ap-apb/serial@70100000";
		uid_end = "/efuse@15c00/uid-end@58";
		uid_start = "/efuse@15c00/uid-start@5c";
		usb = "/soc/aon/usb@5fff0000";
		v2m_0 = "/interrupt-controller@12000000/v2m@0";
		vbc_iis0_3 = "/soc/aon/pinctrl@32450000/vbc-iis0-3";
		vbc_iis1_3 = "/soc/aon/pinctrl@32450000/vbc-iis1-3";
		vbc_iis2_3 = "/soc/aon/pinctrl@32450000/vbc-iis2-3";
		vbc_iis3_0 = "/soc/aon/pinctrl@32450000/vbc-iis3-0";
		vbc_iis3_3 = "/soc/aon/pinctrl@32450000/vbc-iis3-3";
		vbc_iis_to_aon_usb = "/soc/aon/pinctrl@32450000/vbc-iis-to-aon-usb";
		vbc_iis_to_pad = "/soc/aon/pinctrl@32450000/vbc-iis-to-pad";
		vbc_iism0_0 = "/soc/aon/pinctrl@32450000/vbc-iism0-0";
		vbc_iism0_1 = "/soc/aon/pinctrl@32450000/vbc-iism0-1";
		vbc_iism0_3 = "/soc/aon/pinctrl@32450000/vbc-iism0-3";
		vbc_v4 = "/soc/agcp/vbc@33480000";
		vdd18_dcxo = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDD18_DCXO";
		vdd28 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDD28";
		vddcama0 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDCAMA0";
		vddcama1 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDCAMA1";
		vddcamd0 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDCAMD0";
		vddcamd1 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDCAMD1";
		vddcamio = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDCAMIO";
		vddcammot = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDCAMMOT";
		vddcore = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/DCDC_CORE";
		vddcpu = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/DCDC_CPU";
		vddemmccore = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDEMMCCORE";
		vddgen0 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/DCDC_GEN0";
		vddgen1 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/DCDC_GEN1";
		vddgpu = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/DCDC_GPU";
		vddkpled = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDKPLED";
		vddldo0 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDLDO0";
		vddldo1 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDLDO1";
		vddldo2 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDLDO2";
		vddmem = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/DCDC_MEM";
		vddmemq = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/DCDC_MEMQ";
		vddmodem = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/DCDC_MODEM";
		vddrf18 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDRF18";
		vddrf1v25 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDRF1V25";
		vddsdcore = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDSDCORE";
		vddsdio = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDSDIO";
		vddsim2 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDSIM2";
		vddsram = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/DCDC_SRAM";
		vddusb33 = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDUSB33";
		vddwcn = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDWCN";
		vddwifipa = "/soc/aon/spi@32100000/pmic@0/power-controller@1800/LDO_VDDWIFIPA";
		vdsp_dvfs = "/vdsp-dvfs";
		vdsp_qos = "/qos/vdsp/qos@0";
		vsp = "/soc/ap-ahb/video-codec@20500000";
		vsp_dvfs = "/vsp-dvfs";
		vsp_qos = "/qos/qos@2";
		wtlcp_sys = "/soc/aon/topdvfsctrl@322a0000/dcdc-modem/wtlcp-sys";
	};

	aliases {
		cooling-device0 = "/cooling-devices/cluster0-cooling";
		cooling-device1 = "/cooling-devices/cluster1-cooling";
		gpu-cooling0 = "/gpu-cooling-devices/gpu-cooling0";
		i2c0 = "/soc/ap-apb/i2c@70300000";
		i2c1 = "/soc/ap-apb/i2c@70400000";
		i2c2 = "/soc/ap-apb/i2c@70500000";
		i2c3 = "/soc/ap-apb/i2c@70600000";
		i2c4 = "/soc/ap-apb/i2c@70700000";
		i2c5 = "/soc/aon/i2c@32060000";
		serial0 = "/soc/ap-apb/serial@70000000";
		serial1 = "/soc/ap-apb/serial@70100000";
		seth0 = "/seth@0";
		seth1 = "/seth@1";
		seth10 = "/seth@10";
		seth11 = "/seth@11";
		seth12 = "/seth@12";
		seth13 = "/seth@13";
		seth2 = "/seth@2";
		seth3 = "/seth@3";
		seth4 = "/seth@4";
		seth5 = "/seth@5";
		seth6 = "/seth@6";
		seth7 = "/seth@7";
		seth8 = "/seth@8";
		seth9 = "/seth@9";
		spi0 = "/soc/ap-apb/spi@70800000";
		spi1 = "/soc/ap-apb/spi@70900000";
		spi2 = "/soc/ap-apb/spi@70a00000";
		spi3 = "/soc/ap-apb/spi@70b00000";
		thm-sensor15 = "/soc/aon/cluster0-sensor@15";
		thm-sensor16 = "/soc/aon/cluster1-sensor@16";
		thm-sensor17 = "/soc/aon/soc-sensor@17";
	};

	apipe-cmd-in {
		compatible = "sprd,apipe";
	};

	apipe-cmd-out {
		compatible = "sprd,apipe";
	};

	apipe-pcm {
		compatible = "sprd,apipe";
	};

	audio-dsp-dump@0 {
		compatible = "sprd,audio_dsp_log";
		sprd-channel = [04];
		sprd-dst = [01];
		sprd-rxblocknum = <0x8>;
		sprd-rxblocksize = <0x2000>;
		sprd-usemem-type = <0x5>;
	};

	audio-dsp-dump@1 {
		compatible = "sprd,audio_dsp_pcm";
		sprd-channel = [03];
		sprd-dst = [01];
		sprd-rxblocknum = <0x8>;
		sprd-rxblocksize = <0x2000>;
		sprd-usemem-type = <0x5>;
	};

	audio-dsp-dump@2 {
		compatible = "sprd,audio_dsp_mem";
		sprd,dspdumpmem = <0x33000000 0x10000 0xa400 0x1000 0x89300000 0x5f000>;
		sprd-channel = [05];
		sprd-dst = [01];
		sprd-usemem-bytes = <0x80000>;
		sprd-usemem-type = <0x9>;
	};

	audio-mem-mgr {
		compatible = "sprd,audio-mem-sharkl5", "sprd,audio-mem-sharkl5pro";
		ddr32-ap-dsp-map-offset = <0x0>;
		memory-region = <0xbf 0xc0>;
		sprd,audcp-aon-iram = <0xa400 0x1000>;
		sprd,cmdaddr = <0x87780000 0x400>;
		sprd,ddr32-dma = <0x87500000 0x200000>;
		sprd,ddr32-dspmemdump = <0x87700000 0x80000>;
		sprd,iram-ap-base = <0x33800000>;
		sprd,iram-dsp-base = <0x1800000>;
		sprd,normal-captue-data = <0x33806000 0x1e00>;
		sprd,normal-captue-linklilst-node1 = <0x33805e00 0x200>;
		sprd,normal-captue-linklilst-node2 = <0x33807e00 0x200>;
		sprd,offload-addr = <0x33800000 0x5c00>;
		sprd,shmaddr-aud-str = <0x87780e10 0x400>;
		sprd,shmaddr-dsp-smartpa = <0x87782a10 0x1000>;
		sprd,shmaddr-dsp-vbc = <0x87781210 0x1400>;
		sprd,shmaddr-nxp = <0x87782610 0x400>;
		sprd,shmaddr-reg-dump = <0x87783a10 0x400>;
		sprd,smsg-addr = <0x87780400 0xa10>;
	};

	audio-sipc {
		compatible = "sprd,audio_sipc";
		sprd,mailbox-core = <0x5>;
	};

	audio_pipe_bthal {
		compatible = "sprd,audio_pipe_bthal";
		sprd,channel = <0xb>;
		sprd,maxuserwritebufsize = <0x0>;
		sprd,writesync = <0x0>;
	};

	audio_pipe_effect {
		compatible = "sprd,audio_pipe_effect";
		sprd,channel = <0x8>;
		sprd,maxuserwritebufsize = <0x400>;
		sprd,writesync = <0x1>;
	};

	audio_pipe_voice {
		compatible = "sprd,audio_pipe_voice";
		sprd,channel = <0x2>;
		sprd,maxuserwritebufsize = <0x0>;
		sprd,writesync = <0x0>;
	};

	audio_pipe_voiceproc {
		compatible = "sprd,audio_pipe_recordproc";
		sprd,channel = <0x9>;
		sprd,maxuserwritebufsize = <0x400>;
		sprd,writesync = <0x1>;
	};

	audiocp_boot {
		compatible = "sprd,sharkl5-audcp-boot", "sprd,sharkl5pro-audcp-boot";
		syscon-names = "sysshutdown", "coreshutdown", "deepsleep", "corereset", "sysreset", "reset_sel", "sysstatus", "corestatus", "sleepstatus", "bootprotect", "bootvector", "bootaddress_sel";
		syscons = <0x2 0x60 0x2000000 0x2 0x5c 0x1000000 0x2 0xcc 0x80000 0x2 0xb0 0x400 0x2 0xb0 0x200 0x2 0x7a4 0xff 0x2 0xb8 0xff000000 0x2 0x10c 0xff 0x2 0xd4 0xf000 0xb 0x78 0xffff 0xb 0x140 0xffffffff 0xb 0x144 0x1>;
	};

	audiocp_dvfs {
		compatible = "sprd,sharkl5-audcp-dvfs", "sprd,sharkl5pro-audcp-dvfs";
		sprd,channel = <0xa>;
	};

	autotest {
		compatible = "sprd,autotest";
		phandle = <0x19b>;
		sprd,pinctrl = <0xf0>;
	};

	chosen {
		bootargs = "earlycon=sprd_serial,0x70100000,115200n8 console=ttyS1,115200n8 loglevel=1 init=/init root=/dev/ram0 rw printk.devkmsg=on androidboot.boot_devices=soc/soc:ap-apb/71400000.sdio swiotlb=1 androidboot.init_fatal_panic=true";
		phandle = <0x170>;
		stdout-path = "/soc/ap-apb/serial@70100000";
	};

	clk-13m {
		#clock-cells = <0x0>;
		clock-div = <0x2>;
		clock-mult = <0x1>;
		clock-output-names = "clk-13m";
		clocks = <0x1e>;
		compatible = "fixed-factor-clock";
		phandle = <0x14a>;
	};

	clk-1m {
		#clock-cells = <0x0>;
		clock-div = <0x1a>;
		clock-mult = <0x1>;
		clock-output-names = "clk-1m";
		clocks = <0x1e>;
		compatible = "fixed-factor-clock";
		phandle = <0x14d>;
	};

	clk-250k {
		#clock-cells = <0x0>;
		clock-div = <0x68>;
		clock-mult = <0x1>;
		clock-output-names = "clk-250k";
		clocks = <0x1e>;
		compatible = "fixed-factor-clock";
		phandle = <0x14e>;
	};

	clk-4m3 {
		#clock-cells = <0x0>;
		clock-div = <0x6>;
		clock-mult = <0x1>;
		clock-output-names = "clk-4m3";
		clocks = <0x1e>;
		compatible = "fixed-factor-clock";
		phandle = <0x14c>;
	};

	clk-6m5 {
		#clock-cells = <0x0>;
		clock-div = <0x4>;
		clock-mult = <0x1>;
		clock-output-names = "clk-6m5";
		clocks = <0x1e>;
		compatible = "fixed-factor-clock";
		phandle = <0x14b>;
	};

	cooling-devices {

		cluster0-cooling {
			#cooling-cells = <0x2>;
			compatible = "sprd,cluster-cooling";
			phandle = <0xe7>;
			sprd,cii-max-tp-core = <0x15f90>;
			sprd,cii-per-core-tp = <0x19a28 0x186a0 0x17318 0x15f90>;
			sprd,cluster-base = <0xf38>;
			sprd,cluster-temp-scale = <0x16 0xfffff8e2 0x1d638 0xfff97a5e>;
			sprd,cluster-voltage-scale = <0x313 0xfffff9a9 0x4cf 0xfffffed9>;
			sprd,core-base = <0xf6e>;
			sprd,core-temp-scale = <0x12 0xfffffb00 0x1780e 0xfffe136c>;
			sprd,core-voltage-scale = <0x1e0 0xfffffc4b 0x2e2 0xffffff56>;
			sprd,dynamic-cluster = <0xf6 0x3e8 0x3e8>;
			sprd,dynamic-core = <0x39f 0x3e8 0x3e8>;
			sprd,efuse-block15 = <0xf>;
			sprd,efuse-block7 = <0x7>;
			sprd,efuse-switch = <0x0>;
			sprd,hotplug-period = <0xa>;
			sprd,leak-cluster = <0x2 0x55 0x9dc>;
			sprd,leak-core = <0x2 0x55 0x74d>;
			sprd,min-cpufreq = <0x96000>;
			sprd,min-cpunum = <0x1>;
			sprd,sensor-names = "ank0-thmzone", "ank1-thmzone", "ank2-thmzone", "ank3-thmzone", "ank4-thmzone", "ank5-thmzone";
		};

		cluster1-cooling {
			#cooling-cells = <0x2>;
			compatible = "sprd,cluster-cooling";
			phandle = <0xe8>;
			sprd,cii-max-tp-core = <0x124f8>;
			sprd,cii-per-core-tp = <0x14c08 0x13880 0x124f8 0x11170>;
			sprd,cluster-base = <0xf38>;
			sprd,cluster-temp-scale = <0x16 0xfffff8e2 0x1d638 0xfff97a5e>;
			sprd,cluster-voltage-scale = <0x313 0xfffff9a9 0x4cf 0xfffffed9>;
			sprd,core-base = <0x2d20>;
			sprd,core-temp-scale = <0x12 0xfffffb1b 0x16c58 0xfffd800d>;
			sprd,core-voltage-scale = <0x16c 0xfffffd3c 0x23b 0xffffff80>;
			sprd,dynamic-cluster = <0xf6 0x3e8 0x3e8>;
			sprd,dynamic-core = <0x11cc 0x3e8 0x3e8>;
			sprd,efuse-block15 = <0xf>;
			sprd,efuse-block7 = <0x7>;
			sprd,efuse-switch = <0x0>;
			sprd,hotplug-period = <0xa>;
			sprd,leak-cluster = <0x8 0x55 0x810>;
			sprd,leak-core = <0x8 0x55 0x7c0>;
			sprd,min-cpufreq = <0x12c000>;
			sprd,min-cpunum = <0x0>;
			sprd,sensor-names = "prometheus6-tzone0", "prometheus7-thmzone";
		};
	};

	cpp-dvfs {
		compatible = "sprd,hwdvfs-cpp";
		operating-points = <0x12c00 0xaae60 0x1f400 0xaae60 0x3e800 0xaae60 0x5dc00 0xb71b0>;
		phandle = <0x194>;
		status = "okay";
	};

	cpufreq-atb {
		cpufreq-cluster-id = <0x5>;
		nvmem-cell-names = "dvfs_bin";
		nvmem-cells = <0xd5>;
		operating-points = <0xbb800 0xf4240 0x7d000 0xc3500 0x5dc00 0xc3500 0x3e800 0xb71b0 0x25800 0xb71b0>;
		operating-points-T610 = <0xbb800 0xf7f49 0x7d000 0xc7209 0x5dc00 0xc7209 0x3e800 0xb7de5 0x25800 0xb7de5>;
		operating-points-T610-1 = <0xbb800 0xf4240 0x7d000 0xc4135 0x5dc00 0xc4135 0x3e800 0xb71b0 0x25800 0xb71b0>;
		operating-points-T610-1-65 = <0xbb800 0xf4240 0x7d000 0xc65d4 0x5dc00 0xc65d4 0x3e800 0xb71b0 0x25800 0xb71b0>;
		operating-points-T610-2 = <0xbb800 0xf4240 0x7d000 0xcdfe6 0x5dc00 0xcdfe6 0x3e800 0xb8a1a 0x25800 0xb8a1a>;
		operating-points-T610-2-65 = <0xbb800 0xf4240 0x7d000 0xd10ba 0x5dc00 0xd10ba 0x3e800 0xb71b0 0x25800 0xb71b0>;
		operating-points-T610-3 = <0xbb800 0xf4240 0x7d000 0xd7e97 0x5dc00 0xd7e97 0x3e800 0xb71b0 0x25800 0xb71b0>;
		operating-points-T610-3-65 = <0xbb800 0xf97b3 0x7d000 0xc4135 0x5dc00 0xc4135 0x3e800 0xb71b0 0x25800 0xb71b0>;
		operating-points-T610-4 = <0xbb800 0xf7f49 0x7d000 0xc7209 0x5dc00 0xc7209 0x3e800 0xb7de5 0x25800 0xb7de5>;
		operating-points-T610-4-65 = <0xbb800 0xfc887 0x7d000 0xc8a73 0x5dc00 0xc8a73 0x3e800 0xb8a1a 0x25800 0xb8a1a>;
		operating-points-T618 = <0xbb800 0x100590 0x7d000 0xd59f8 0x5dc00 0xd59f8 0x3e800 0xb8a1a 0x25800 0xb8a1a>;
		operating-points-T618-1 = <0xbb800 0xf4240 0x7d000 0xc96a8 0x5dc00 0xc96a8 0x3e800 0xb71b0 0x25800 0xb71b0>;
		operating-points-T618-1-65 = <0xbb800 0xf97b3 0x7d000 0xcbb47 0x5dc00 0xcbb47 0x3e800 0xb71b0 0x25800 0xb71b0>;
		operating-points-T618-2 = <0xbb800 0x100590 0x7d000 0xd59f8 0x5dc00 0xd59f8 0x3e800 0xb8a1a 0x25800 0xb8a1a>;
		operating-points-T618-2-65 = <0xbb800 0xf66df 0x7d000 0xd7e97 0x5dc00 0xd7e97 0x3e800 0xb71b0 0x25800 0xb71b0>;
		operating-points-T700 = <0xbb800 0xf4240 0x7d000 0xcdfe6 0x5dc00 0xcdfe6 0x3e800 0xb71b0 0x25800 0xb71b0>;
		operating-points-T700-1 = <0xbb800 0xf4240 0x7d000 0xc4135 0x5dc00 0xc4135 0x3e800 0xb71b0 0x25800 0xb71b0>;
		operating-points-T700-1-65 = <0xbb800 0xf4240 0x7d000 0xc65d4 0x5dc00 0xc65d4 0x3e800 0xb71b0 0x25800 0xb71b0>;
		operating-points-T700-2 = <0xbb800 0xf4240 0x7d000 0xcdfe6 0x5dc00 0xcdfe6 0x3e800 0xb71b0 0x25800 0xb71b0>;
		operating-points-T700-2-65 = <0xbb800 0xf4240 0x7d000 0xd10ba 0x5dc00 0xd10ba 0x3e800 0xb71b0 0x25800 0xb71b0>;
		phandle = <0x159>;
		sprd,cpufreq-temp-threshold = <0x41>;
		sprd,multi-version;
	};

	cpufreq-clus0 {
		clock-latency = <0xc350>;
		cpufreq-cluster-id = <0x0>;
		cpufreq-sub-clusters = <0xd0 0xd1 0xd2>;
		nvmem-cell-names = "dvfs_bin";
		nvmem-cells = <0xd3>;
		operating-points = <0x1bc560 0xf4240 0x1a2f20 0xf4240 0x177000 0xdbba0 0x169d10 0xdbba0 0x12c000 0xc3500 0x1174c0 0xc3500 0xeadd0 0xc3500 0xbb800 0xc3500 0x96000 0xb71b0>;
		operating-points-T610 = <0x1bc560 0x100590 0x1a2f20 0xf7f49 0x177000 0xe8b25 0x169d10 0xe41e7 0x12c000 0xcec1b 0x1174c0 0xc7209 0xeadd0 0xb7de5 0xbb800 0xb7de5 0x96000 0xb7de5>;
		operating-points-T610-1 = <0x1bc560 0xe1113 0x1a2f20 0xd7e97 0x177000 0xc8a73 0x169d10 0xc4135 0x12c000 0xb71b0 0x1174c0 0xb71b0 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x96000 0xb71b0>;
		operating-points-T610-1-65 = <0x1bc560 0xe5a51 0x1a2f20 0xdc7d5 0x177000 0xcbb47 0x169d10 0xc65d4 0x12c000 0xb71b0 0x1174c0 0xb71b0 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x96000 0xb71b0>;
		operating-points-T610-2 = <0x1bc560 0xeafc4 0x1a2f20 0xe1d48 0x177000 0xd2924 0x169d10 0xcdfe6 0x12c000 0xb8a1a 0x1174c0 0xb8a1a 0xeadd0 0xb8a1a 0xbb800 0xb8a1a 0x96000 0xb8a1a>;
		operating-points-T610-2-65 = <0x1bc560 0xef902 0x1a2f20 0xe6686 0x177000 0xd59f8 0x169d10 0xd10ba 0x12c000 0xb964f 0x1174c0 0xb71b0 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x96000 0xb71b0>;
		operating-points-T610-3 = <0x1bc560 0xf4240 0x1a2f20 0xebbf9 0x177000 0xdc7d5 0x169d10 0xd7e97 0x12c000 0xc28cb 0x1174c0 0xbaeb9 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x96000 0xb71b0>;
		operating-points-T610-3-65 = <0x1bc560 0xf97b3 0x1a2f20 0xf0537 0x177000 0xdf8a9 0x169d10 0xdaf6b 0x12c000 0xc4135 0x1174c0 0xbc723 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x96000 0xb71b0>;
		operating-points-T610-4 = <0x1bc560 0x100590 0x1a2f20 0xf7f49 0x177000 0xe8b25 0x169d10 0xe41e7 0x12c000 0xcec1b 0x1174c0 0xc7209 0xeadd0 0xb7de5 0xbb800 0xb7de5 0x96000 0xb7de5>;
		operating-points-T610-4-65 = <0x1a2f20 0xfc887 0x177000 0xebbf9 0x169d10 0xe72bb 0x12c000 0xd0485 0x1174c0 0xc8a73 0xeadd0 0xb8a1a 0xbb800 0xb8a1a 0x96000 0xb8a1a>;
		operating-points-T618 = <0x1e8c50 0x100590 0x1bc560 0xf1da1 0x1a2f20 0xe8b25 0x177000 0xd9701 0x169d10 0xd59f8 0x12c000 0xc042c 0x1174c0 0xb8a1a 0xeadd0 0xb8a1a 0xbb800 0xb8a1a 0x96000 0xb8a1a>;
		operating-points-T618-1 = <0x1e8c50 0xf4240 0x1bc560 0xe5a51 0x1a2f20 0xdc7d5 0x177000 0xcd3b1 0x169d10 0xc96a8 0x12c000 0xb71b0 0x1174c0 0xb71b0 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x96000 0xb71b0>;
		operating-points-T618-1-65 = <0x1e8c50 0xf97b3 0x1bc560 0xea38f 0x1a2f20 0xe1113 0x177000 0xd0485 0x169d10 0xcbb47 0x12c000 0xb71b0 0x1174c0 0xb71b0 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x96000 0xb71b0>;
		operating-points-T618-2 = <0x1e8c50 0x100590 0x1bc560 0xf1da1 0x1a2f20 0xe8b25 0x177000 0xd9701 0x169d10 0xd59f8 0x12c000 0xc042c 0x1174c0 0xb8a1a 0xeadd0 0xb8a1a 0xbb800 0xb8a1a 0x96000 0xb8a1a>;
		operating-points-T618-2-65 = <0x1bc560 0xf66df 0x1a2f20 0xed463 0x177000 0xdd40a 0x169d10 0xd7e97 0x12c000 0xc1c96 0x1174c0 0xba284 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x96000 0xb71b0>;
		operating-points-T700 = <0x1bc560 0xeafc4 0x1a2f20 0xe1d48 0x177000 0xd2924 0x169d10 0xcdfe6 0x12c000 0xb8a1a 0x1174c0 0xb71b0 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x96000 0xb71b0>;
		operating-points-T700-1 = <0x1bc560 0xe1113 0x1a2f20 0xd7e97 0x177000 0xc8a73 0x169d10 0xc4135 0x12c000 0xb71b0 0x1174c0 0xb71b0 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x96000 0xb71b0>;
		operating-points-T700-1-65 = <0x1bc560 0xe5a51 0x1a2f20 0xdc7d5 0x177000 0xcbb47 0x169d10 0xc65d4 0x12c000 0xb71b0 0x1174c0 0xb71b0 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x96000 0xb71b0>;
		operating-points-T700-2 = <0x1bc560 0xeafc4 0x1a2f20 0xe1d48 0x177000 0xd2924 0x169d10 0xcdfe6 0x12c000 0xb8a1a 0x1174c0 0xb71b0 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x96000 0xb71b0>;
		operating-points-T700-2-65 = <0x1bc560 0xef902 0x1a2f20 0xe6686 0x177000 0xd59f8 0x169d10 0xd10ba 0x12c000 0xb964f 0x1174c0 0xb71b0 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x96000 0xb71b0>;
		phandle = <0xc3>;
		sprd,cpufreq-temp-threshold = <0x41>;
		sprd,multi-version;
		voltage-tolerance = <0x190d>;
	};

	cpufreq-clus1 {
		clock-latency = <0xc350>;
		cpufreq-cluster-id = <0x1>;
		cpufreq-sub-clusters = <0xd0 0xd1 0xd2>;
		nvmem-cell-names = "dvfs_bin";
		nvmem-cells = <0xd4>;
		operating-points = <0x1e8c50 0xf4240 0x1c9080 0xf4240 0x1a94b0 0xf4240 0x177000 0xdbba0 0x169d10 0xc3500 0x12c000 0xb71b0>;
		operating-points-T610 = <0x1bc560 0x100590 0x1a94b0 0xf9060 0x177000 0xe57e0 0x169d10 0xe09c0 0x12c000 0xc8320>;
		operating-points-T610-1 = <0x1bc560 0xe09c0 0x1a94b0 0xd9490 0x177000 0xc5c10 0x169d10 0xc0df0 0x12c000 0xb71b0>;
		operating-points-T610-1-65 = <0x1bc560 0xe57e0 0x1a94b0 0xde2b0 0x177000 0xc8320 0x169d10 0xc3500 0x12c000 0xb71b0>;
		operating-points-T610-2 = <0x1bc560 0xea600 0x1a94b0 0xe30d0 0x177000 0xcf850 0x169d10 0xcaa30 0x12c000 0xb71b0>;
		operating-points-T610-2-65 = <0x1bc560 0xef420 0x1a94b0 0xe7ef0 0x177000 0xd1f60 0x169d10 0xcd140 0x12c000 0xb71b0>;
		operating-points-T610-3 = <0x1bc560 0xf4240 0x1a94b0 0xecd10 0x177000 0xd9490 0x169d10 0xd4670 0x12c000 0xbbfd0>;
		operating-points-T610-3-65 = <0x1bc560 0xf9060 0x1a94b0 0xf1b30 0x177000 0xdbba0 0x169d10 0xd6d80 0x12c000 0xbbfd0>;
		operating-points-T610-4 = <0x1bc560 0x100590 0x1a94b0 0xf9060 0x177000 0xe57e0 0x169d10 0xe09c0 0x12c000 0xc8320>;
		operating-points-T610-4-65 = <0x1a94b0 0xfde80 0x177000 0xea600 0x169d10 0xe30d0 0x12c000 0xcaa30>;
		operating-points-T618 = <0x1e8c50 0x100590 0x1c9080 0xf4240 0x1a94b0 0xe7ef0 0x177000 0xd4670 0x169d10 0xcf850 0x12c000 0xb71b0>;
		operating-points-T618-1 = <0x1e8c50 0xf4240 0x1c9080 0xe7ef0 0x1a94b0 0xdbba0 0x177000 0xc8320 0x169d10 0xc3500 0x12c000 0xb71b0>;
		operating-points-T618-1-65 = <0x1e8c50 0xf9060 0x1c9080 0xecd10 0x1a94b0 0xde2b0 0x177000 0xc8320 0x169d10 0xc3500 0x12c000 0xb71b0>;
		operating-points-T618-2 = <0x1e8c50 0x100590 0x1c9080 0xf4240 0x1a94b0 0xe7ef0 0x177000 0xd4670 0x169d10 0xcf850 0x12c000 0xb71b0>;
		operating-points-T618-2-65 = <0x1c9080 0xf9060 0x1a94b0 0xea600 0x177000 0xd6d80 0x169d10 0xcf850 0x12c000 0xb71b0>;
		operating-points-T700 = <0x1bc560 0xea600 0x1a94b0 0xe30d0 0x177000 0xcf850 0x169d10 0xcaa30 0x12c000 0xb71b0>;
		operating-points-T700-1 = <0x1bc560 0xe09c0 0x1a94b0 0xd9490 0x177000 0xc5c10 0x169d10 0xc0df0 0x12c000 0xb71b0>;
		operating-points-T700-1-65 = <0x1bc560 0xe57e0 0x1a94b0 0xde2b0 0x177000 0xc8320 0x169d10 0xc3500 0x12c000 0xb71b0>;
		operating-points-T700-2 = <0x1bc560 0xea600 0x1a94b0 0xe30d0 0x177000 0xcf850 0x169d10 0xcaa30 0x12c000 0xb71b0>;
		operating-points-T700-2-65 = <0x1bc560 0xef420 0x1a94b0 0xe7ef0 0x177000 0xd1f60 0x169d10 0xcd140 0x12c000 0xb71b0>;
		phandle = <0xc9>;
		sprd,cpufreq-temp-threshold = <0x41>;
		sprd,multi-version;
		voltage-tolerance = <0x190d>;
	};

	cpufreq-gic {
		clock-latency = <0xc350>;
		cpufreq-cluster-id = <0x4>;
		nvmem-cell-names = "dvfs_bin";
		nvmem-cells = <0xd5>;
		operating-points = <0x7d000 0xc3500 0x5dc00 0xc3500 0x3e800 0xc3500 0x2ee00 0xc3500 0x25800 0xb71b0>;
		operating-points-T610 = <0x7d000 0xc7209 0x5dc00 0xc7209 0x3e800 0xc7209 0x2ee00 0xc7209 0x25800 0xb7de5>;
		operating-points-T610-1 = <0x7d000 0xc4135 0x5dc00 0xc4135 0x3e800 0xc4135 0x2ee00 0xc4135 0x25800 0xb71b0>;
		operating-points-T610-1-65 = <0x7d000 0xc65d4 0x5dc00 0xc65d4 0x3e800 0xc65d4 0x2ee00 0xc65d4 0x25800 0xb71b0>;
		operating-points-T610-2 = <0x7d000 0xcdfe6 0x5dc00 0xcdfe6 0x3e800 0xcdfe6 0x2ee00 0xcdfe6 0x25800 0xb8a1a>;
		operating-points-T610-2-65 = <0x7d000 0xd10ba 0x5dc00 0xd10ba 0x3e800 0xd10ba 0x2ee00 0xd10ba 0x25800 0xb71b0>;
		operating-points-T610-3 = <0x7d000 0xd7e97 0x5dc00 0xd7e97 0x3e800 0xd7e97 0x2ee00 0xd7e97 0x25800 0xb71b0>;
		operating-points-T610-3-65 = <0x7d000 0xc4135 0x5dc00 0xc4135 0x3e800 0xc4135 0x2ee00 0xc4135 0x25800 0xb71b0>;
		operating-points-T610-4 = <0x7d000 0xc7209 0x5dc00 0xc7209 0x3e800 0xc7209 0x2ee00 0xc7209 0x25800 0xb7de5>;
		operating-points-T610-4-65 = <0x7d000 0xc8a73 0x5dc00 0xc8a73 0x3e800 0xc8a73 0x2ee00 0xc8a73 0x25800 0xb8a1a>;
		operating-points-T618 = <0x7d000 0xd59f8 0x5dc00 0xd59f8 0x3e800 0xd59f8 0x2ee00 0xd59f8 0x25800 0xb8a1a>;
		operating-points-T618-1 = <0x7d000 0xc96a8 0x5dc00 0xc96a8 0x3e800 0xc96a8 0x2ee00 0xc96a8 0x25800 0xb71b0>;
		operating-points-T618-1-65 = <0x7d000 0xcbb47 0x5dc00 0xcbb47 0x3e800 0xcbb47 0x2ee00 0xcbb47 0x25800 0xb71b0>;
		operating-points-T618-2 = <0x7d000 0xd59f8 0x5dc00 0xd59f8 0x3e800 0xd59f8 0x2ee00 0xd59f8 0x25800 0xb8a1a>;
		operating-points-T618-2-65 = <0x7d000 0xd7e97 0x5dc00 0xd7e97 0x3e800 0xd7e97 0x2ee00 0xd7e97 0x25800 0xb71b0>;
		operating-points-T700 = <0x7d000 0xcdfe6 0x5dc00 0xcdfe6 0x3e800 0xcdfe6 0x2ee00 0xcdfe6 0x25800 0xb71b0>;
		operating-points-T700-1 = <0x7d000 0xc4135 0x5dc00 0xc4135 0x3e800 0xc4135 0x2ee00 0xc4135 0x25800 0xb71b0>;
		operating-points-T700-1-65 = <0x7d000 0xc65d4 0x5dc00 0xc65d4 0x3e800 0xc65d4 0x2ee00 0xc65d4 0x25800 0xb71b0>;
		operating-points-T700-2 = <0x7d000 0xcdfe6 0x5dc00 0xcdfe6 0x3e800 0xcdfe6 0x2ee00 0xcdfe6 0x25800 0xb71b0>;
		operating-points-T700-2-65 = <0x7d000 0xd10ba 0x5dc00 0xd10ba 0x3e800 0xd10ba 0x2ee00 0xd10ba 0x25800 0xb71b0>;
		phandle = <0xd2>;
		sprd,cpufreq-temp-threshold = <0x41>;
		sprd,multi-version;
		voltage-tolerance = <0x0>;
	};

	cpufreq-periph {
		clock-latency = <0xc350>;
		cpufreq-cluster-id = <0x3>;
		nvmem-cell-names = "dvfs_bin";
		nvmem-cells = <0xd5>;
		operating-points = <0xbb800 0xf4240 0x7d000 0xc3500 0x5dc00 0xc3500 0x3e800 0xc3500 0x25800 0xb71b0>;
		operating-points-T610 = <0xbb800 0xf7f49 0x7d000 0xc7209 0x5dc00 0xc7209 0x3e800 0xc7209 0x25800 0xb7de5>;
		operating-points-T610-1 = <0xbb800 0xf4240 0x7d000 0xc4135 0x5dc00 0xc4135 0x3e800 0xc4135 0x25800 0xb71b0>;
		operating-points-T610-1-65 = <0xbb800 0xf4240 0x7d000 0xc65d4 0x5dc00 0xc65d4 0x3e800 0xc65d4 0x25800 0xb71b0>;
		operating-points-T610-2 = <0xbb800 0xf4240 0x7d000 0xcdfe6 0x5dc00 0xcdfe6 0x3e800 0xcdfe6 0x25800 0xb8a1a>;
		operating-points-T610-2-65 = <0xbb800 0xf4240 0x7d000 0xd10ba 0x5dc00 0xd10ba 0x3e800 0xd10ba 0x25800 0xb71b0>;
		operating-points-T610-3 = <0xbb800 0xf4240 0x7d000 0xd7e97 0x5dc00 0xd7e97 0x3e800 0xd7e97 0x25800 0xb71b0>;
		operating-points-T610-3-65 = <0xbb800 0xf97b3 0x7d000 0xc4135 0x5dc00 0xc4135 0x3e800 0xc4135 0x25800 0xb71b0>;
		operating-points-T610-4 = <0xbb800 0xf7f49 0x7d000 0xc7209 0x5dc00 0xc7209 0x3e800 0xc7209 0x25800 0xb7de5>;
		operating-points-T610-4-65 = <0xbb800 0xfc887 0x7d000 0xc8a73 0x5dc00 0xc8a73 0x3e800 0xc8a73 0x25800 0xb8a1a>;
		operating-points-T618 = <0xbb800 0x100590 0x7d000 0xd59f8 0x5dc00 0xd59f8 0x3e800 0xd59f8 0x25800 0xb8a1a>;
		operating-points-T618-1 = <0xbb800 0xf4240 0x7d000 0xc96a8 0x5dc00 0xc96a8 0x3e800 0xc96a8 0x25800 0xb71b0>;
		operating-points-T618-1-65 = <0xbb800 0xf97b3 0x7d000 0xcbb47 0x5dc00 0xcbb47 0x3e800 0xcbb47 0x25800 0xb71b0>;
		operating-points-T618-2 = <0xbb800 0x100590 0x7d000 0xd59f8 0x5dc00 0xd59f8 0x3e800 0xd59f8 0x25800 0xb8a1a>;
		operating-points-T618-2-65 = <0xbb800 0xf66df 0x7d000 0xd7e97 0x5dc00 0xd7e97 0x3e800 0xd7e97 0x25800 0xb8d08>;
		operating-points-T700 = <0xbb800 0x186a0 0x7d000 0xcdfe6 0x5dc00 0xcdfe6 0x3e800 0xcdfe6 0x25800 0xb71b0>;
		operating-points-T700-1 = <0xbb800 0xf4240 0x7d000 0xc4135 0x5dc00 0xc4135 0x3e800 0xc4135 0x25800 0xb71b0>;
		operating-points-T700-1-65 = <0xbb800 0xf4240 0x7d000 0xc65d4 0x5dc00 0xc65d4 0x3e800 0xc65d4 0x25800 0xb71b0>;
		operating-points-T700-2 = <0xbb800 0xf4240 0x7d000 0xcdfe6 0x5dc00 0xcdfe6 0x3e800 0xcdfe6 0x25800 0xb71b0>;
		operating-points-T700-2-65 = <0xbb800 0xf4240 0x7d000 0xd10ba 0x5dc00 0xd10ba 0x3e800 0xd10ba 0x25800 0xb71b0>;
		phandle = <0xd1>;
		sprd,cpufreq-temp-threshold = <0x41>;
		sprd,multi-version;
		voltage-tolerance = <0x0>;
	};

	cpufreq-scu {
		clock-latency = <0xc350>;
		cpufreq-cluster-id = <0x2>;
		nvmem-cell-names = "dvfs_bin";
		nvmem-cells = <0xd5>;
		operating-points = <0x156c60 0xf4240 0x143bb0 0xf4240 0x12a570 0xdbba0 0x110f30 0xdbba0 0xf78f0 0xc3500 0xeadd0 0xc3500 0xbb800 0xc3500 0x9eb10 0xc3500 0x854d0 0xb71b0>;
		operating-points-T610 = <0x143bb0 0x100590 0x12a570 0xf7f49 0x110f30 0xe8b25 0xf78f0 0xe41e7 0xeadd0 0xcec1b 0xbb800 0xc7209 0x9eb10 0xb7de5 0x854d0 0xb7de5>;
		operating-points-T610-1 = <0x143bb0 0xe1113 0x12a570 0xd7e97 0x110f30 0xc8a73 0xf78f0 0xc4135 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x9eb10 0xb71b0 0x854d0 0xb71b0>;
		operating-points-T610-1-65 = <0x143bb0 0xe5a51 0x12a570 0xdc7d5 0x110f30 0xcbb47 0xf78f0 0xc65d4 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x9eb10 0xb71b0 0x854d0 0xb71b0>;
		operating-points-T610-2 = <0x143bb0 0xeafc4 0x12a570 0xe1d48 0x110f30 0xd2924 0xf78f0 0xcdfe6 0xeadd0 0xb8a1a 0xbb800 0xb8a1a 0x9eb10 0xb8a1a 0x854d0 0xb8a1a>;
		operating-points-T610-2-65 = <0x143bb0 0xef902 0x12a570 0xe6686 0x110f30 0xd59f8 0xf78f0 0xd10ba 0xeadd0 0xb964f 0xbb800 0xb71b0 0x9eb10 0xb71b0 0x854d0 0xb71b0>;
		operating-points-T610-3 = <0x143bb0 0xf4240 0x12a570 0xebbf9 0x110f30 0xdc7d5 0xf78f0 0xd7e97 0xeadd0 0xc28cb 0xbb800 0xbaeb9 0x9eb10 0xb71b0 0x854d0 0xb71b0>;
		operating-points-T610-3-65 = <0x143bb0 0xf97b3 0x12a570 0xf0537 0x110f30 0xdf8a9 0xf78f0 0xdaf6b 0xeadd0 0xc4135 0xbb800 0xbc723 0x9eb10 0xb71b0 0x854d0 0xb71b0>;
		operating-points-T610-4 = <0x143bb0 0x100590 0x12a570 0xf7f49 0x110f30 0xe8b25 0xf78f0 0xe41e7 0xeadd0 0xcec1b 0xbb800 0xc7209 0x9eb10 0xb7de5 0x854d0 0xb7de5>;
		operating-points-T610-4-65 = <0x12a570 0xfc887 0x110f30 0xebbf9 0xf78f0 0xe72bb 0xeadd0 0xd0485 0xbb800 0xc8a73 0x9eb10 0xb8a1a 0x854d0 0xb8a1a>;
		operating-points-T618 = <0x156c60 0x100590 0x143bb0 0xf1da1 0x12a570 0xe8b25 0x110f30 0xd9701 0xf78f0 0xd59f8 0xeadd0 0xc042c 0xbb800 0xb8a1a 0x9eb10 0xb8a1a 0x854d0 0xb8a1a>;
		operating-points-T618-1 = <0x156c60 0xf4240 0x143bb0 0xe5a51 0x12a570 0xdc7d5 0x110f30 0xcd3b1 0xf78f0 0xc96a8 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x9eb10 0xb71b0 0x854d0 0xb71b0>;
		operating-points-T618-1-65 = <0x156c60 0xf97b3 0x143bb0 0xea38f 0x12a570 0xe1113 0x110f30 0xd0485 0xf78f0 0xcbb47 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x9eb10 0xb71b0 0x854d0 0xb71b0>;
		operating-points-T618-2 = <0x156c60 0x100590 0x143bb0 0xf1da1 0x12a570 0xe8b25 0x110f30 0xd9701 0xf78f0 0xd59f8 0xeadd0 0xc042c 0xbb800 0xb8a1a 0x9eb10 0xb8a1a 0x854d0 0xb8a1a>;
		operating-points-T618-2-65 = <0x143bb0 0xf66df 0x12a570 0xed463 0x110f30 0xdd40a 0xf78f0 0xd7e97 0xeadd0 0xc1c96 0xbb800 0xba284 0x9eb10 0xb71b0 0x854d0 0xb71b0>;
		operating-points-T700 = <0x143bb0 0xeafc4 0x12a570 0xe1d48 0x110f30 0xd2924 0xf78f0 0xcdfe6 0xeadd0 0xb8a1a 0xbb800 0xb71b0 0x9eb10 0xb71b0 0x854d0 0xb71b0>;
		operating-points-T700-1 = <0x143bb0 0xe1113 0x12a570 0xd7e97 0x110f30 0xc8a73 0xf78f0 0xc4135 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x9eb10 0xb71b0 0x854d0 0xb71b0>;
		operating-points-T700-1-65 = <0x143bb0 0xe5a51 0x12a570 0xdc7d5 0x110f30 0xcbb47 0xf78f0 0xc65d4 0xeadd0 0xb71b0 0xbb800 0xb71b0 0x9eb10 0xb71b0 0x854d0 0xb71b0>;
		operating-points-T700-2 = <0x143bb0 0xeafc4 0x12a570 0xe1d48 0x110f30 0xd2924 0xf78f0 0xcdfe6 0xeadd0 0xb8a1a 0xbb800 0xb71b0 0x9eb10 0xb71b0 0x854d0 0xb71b0>;
		operating-points-T700-2-65 = <0x143bb0 0xef902 0x12a570 0xe6686 0x110f30 0xd59f8 0xf78f0 0xd10ba 0xeadd0 0xb964f 0xbb800 0xb71b0 0x9eb10 0xb71b0 0x854d0 0xb71b0>;
		phandle = <0xd0>;
		sprd,cpufreq-temp-threshold = <0x41>;
		sprd,multi-version;
		voltage-tolerance = <0x0>;
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xae>;
				};

				core1 {
					cpu = <0xb0>;
				};

				core2 {
					cpu = <0xb2>;
				};

				core3 {
					cpu = <0xb4>;
				};

				core4 {
					cpu = <0xb6>;
				};

				core5 {
					cpu = <0xb8>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0xba>;
				};

				core1 {
					cpu = <0xbc>;
				};
			};
		};

		cpu@0 {
			capacity-dmips-mhz = <0x220>;
			compatible = "arm,cortex-a55", "arm,armv8";
			cpu-idle-states = <0xc2>;
			cpufreq-data-v1 = <0xc3>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xae>;
			reg = <0x0 0x0>;
			sched-energy-costs = <0xc4 0xc5>;
			sugov_slack_timer;
		};

		cpu@100 {
			capacity-dmips-mhz = <0x220>;
			compatible = "arm,cortex-a55", "arm,armv8";
			cpu-idle-states = <0xc2>;
			cpufreq-data-v1 = <0xc3>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xb0>;
			reg = <0x0 0x100>;
			sched-energy-costs = <0xc4 0xc5>;
		};

		cpu@200 {
			capacity-dmips-mhz = <0x220>;
			compatible = "arm,cortex-a55", "arm,armv8";
			cpu-idle-states = <0xc2>;
			cpufreq-data-v1 = <0xc3>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xb2>;
			reg = <0x0 0x200>;
			sched-energy-costs = <0xc4 0xc5>;
		};

		cpu@300 {
			capacity-dmips-mhz = <0x220>;
			compatible = "arm,cortex-a55", "arm,armv8";
			cpu-idle-states = <0xc2>;
			cpufreq-data-v1 = <0xc3>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xb4>;
			reg = <0x0 0x300>;
			sched-energy-costs = <0xc4 0xc5>;
		};

		cpu@400 {
			capacity-dmips-mhz = <0x220>;
			compatible = "arm,cortex-a55", "arm,armv8";
			cpu-idle-states = <0xc2>;
			cpufreq-data-v1 = <0xc3>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xb6>;
			reg = <0x0 0x400>;
			sched-energy-costs = <0xc4 0xc5>;
		};

		cpu@500 {
			capacity-dmips-mhz = <0x220>;
			compatible = "arm,cortex-a55", "arm,armv8";
			cpu-idle-states = <0xc2>;
			cpufreq-data-v1 = <0xc3>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xb8>;
			reg = <0x0 0x500>;
			sched-energy-costs = <0xc4 0xc5>;
		};

		cpu@600 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,cortex-a75", "arm,armv8";
			cpu-idle-states = <0xc6>;
			cpufreq-data-v1 = <0xc9>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xba>;
			reg = <0x0 0x600>;
			sched-energy-costs = <0xc7 0xc8>;
		};

		cpu@700 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,cortex-a75", "arm,armv8";
			cpu-idle-states = <0xc6>;
			cpufreq-data-v1 = <0xc9>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xbc>;
			reg = <0x0 0x700>;
			sched-energy-costs = <0xc7 0xc8>;
		};
	};

	dcam-axi-dvfs {
		compatible = "sprd,hwdvfs-dcam-axi";
		operating-points = <0x3e800 0xaae60 0x4b000 0xaae60 0x5dc00 0xb71b0 0x72420 0xb71b0>;
		phandle = <0x199>;
		status = "okay";
	};

	dcam-if-dvfs {
		compatible = "sprd,hwdvfs-dcam-if";
		operating-points = <0x2ee00 0xaae60 0x3e800 0xaae60 0x4b000 0xaae60 0x5dc00 0xb71b0 0x72420 0xb71b0>;
		phandle = <0x198>;
		status = "okay";
	};

	display-subsystem {
		compatible = "sprd,display-subsystem";
		gsp = <0xe3>;
		ports = <0xe2>;
	};

	dphy-204m8 {
		#clock-cells = <0x0>;
		clock-frequency = <0xc350000>;
		clock-output-names = "dphy-204m8";
		compatible = "fixed-clock";
		phandle = <0x28>;
	};

	dphy-273m {
		#clock-cells = <0x0>;
		clock-frequency = <0x1045a640>;
		clock-output-names = "dphy-273m";
		compatible = "fixed-clock";
		phandle = <0x29>;
	};

	dpu-dvfs {
		compatible = "sprd,hwdvfs-dpu-sharkl5pro";
		operating-points = <0x25800 0xaae60 0x2ee00 0xaae60 0x3e800 0xaae60 0x4b000 0xaae60 0x5dc00 0xb71b0>;
		phandle = <0x171>;
		sprd,freq-upd-delay-en = <0x0>;
		sprd,freq-upd-hdsk-en = <0x1>;
		sprd,hw-dfs-en = <0x0>;
		sprd,idle-index-def = <0x1>;
		sprd,work-index-def = <0x4>;
	};

	dvfs_pubcp {
		compatible = "sprd,sharkl5Pro-pubcp-dvfs";
		sprd,core_id = <0x0>;
		sprd,record_num = <0xa>;
	};

	dvfs_wtlcp {
		compatible = "sprd,sharkl5Pro-wtlcp-dvfs";
		sprd,core_id = <0x1>;
		sprd,record_num = <0x6>;
	};

	efuse@15c00 {
		compatible = "sprd,sharkl5-cache-efuse", "sprd,sharkl5pro-cache-efuse";
		phandle = <0x152>;
		reg = <0x0 0x15c00 0x0 0x3ff>;

		dvfs-bin@13 {
			bits = <0x0 0x3>;
			phandle = <0xd5>;
			reg = <0x13 0x4>;
		};

		dvfs-bin@17 {
			bits = <0x0 0x3>;
			phandle = <0xd3>;
			reg = <0x17 0x4>;
		};

		dvfs-bin@1b {
			bits = <0x0 0x3>;
			phandle = <0xd4>;
			reg = <0x1b 0x4>;
		};

		gpu-bin@1b {
			bits = <0x3 0x3>;
			phandle = <0x19>;
			reg = <0x1b 0x4>;
		};

		thm0-ratio@38 {
			bits = <0x1 0x7>;
			phandle = <0x58>;
			reg = <0x38 0x4>;
		};

		thm0-sen0@39 {
			bits = <0x0 0x8>;
			phandle = <0x59>;
			reg = <0x39 0x4>;
		};

		thm0-sen1@41 {
			bits = <0x0 0x8>;
			phandle = <0x5a>;
			reg = <0x41 0x4>;
		};

		thm0-sen2@40 {
			bits = <0x0 0x8>;
			phandle = <0x5b>;
			reg = <0x40 0x4>;
		};

		thm0-sen3@43 {
			bits = <0x0 0x8>;
			phandle = <0x5c>;
			reg = <0x43 0x4>;
		};

		thm0-sen4@42 {
			bits = <0x0 0x8>;
			phandle = <0x5d>;
			reg = <0x42 0x4>;
		};

		thm0-sign@38 {
			bits = <0x0 0x1>;
			phandle = <0x57>;
			reg = <0x38 0x4>;
		};

		thm1-ratio@3c {
			bits = <0x1 0x7>;
			phandle = <0x5f>;
			reg = <0x3c 0x4>;
		};

		thm1-sen0@3d {
			bits = <0x0 0x8>;
			phandle = <0x60>;
			reg = <0x3d 0x4>;
		};

		thm1-sen1@2f {
			bits = <0x0 0x8>;
			phandle = <0x61>;
			reg = <0x2f 0x4>;
		};

		thm1-sen2@2e {
			bits = <0x0 0x8>;
			phandle = <0x62>;
			reg = <0x2e 0x4>;
		};

		thm1-sen3@29 {
			bits = <0x0 0x8>;
			phandle = <0x63>;
			reg = <0x29 0x4>;
		};

		thm1-sen4@28 {
			bits = <0x0 0x8>;
			phandle = <0x64>;
			reg = <0x28 0x4>;
		};

		thm1-sen4@2b {
			bits = <0x0 0x8>;
			phandle = <0x65>;
			reg = <0x2b 0x4>;
		};

		thm1-sign@3c {
			bits = <0x0 0x1>;
			phandle = <0x5e>;
			reg = <0x3c 0x4>;
		};

		thm2-ratio@3e {
			bits = <0x1 0x7>;
			phandle = <0x67>;
			reg = <0x3e 0x4>;
		};

		thm2-sen0@3f {
			bits = <0x0 0x8>;
			phandle = <0x68>;
			reg = <0x3f 0x4>;
		};

		thm2-sign@3e {
			bits = <0x0 0x1>;
			phandle = <0x66>;
			reg = <0x3e 0x4>;
		};

		uid-end@58 {
			phandle = <0x154>;
			reg = <0x58 0x4>;
		};

		uid-start@5c {
			phandle = <0x153>;
			reg = <0x5c 0x4>;
		};
	};

	energy-costs {

		cluster-cost0 {
			busy-cost-data = <0xa4 0x1 0xce 0x2 0x101 0x3 0x133 0x4 0x149 0x5 0x18d 0x6 0x19c 0x7 0x1cc 0x8 0x1e8 0x9>;
			busy-cost-data-T610 = <0xb7 0x1 0xe5 0x2 0x11f 0x3 0x156 0x4 0x16f 0x5 0x1bb 0x6 0x1cb 0x7 0x201 0x8 0x220 0x9>;
			busy-cost-data-T618 = <0xa7 0x1 0xd1 0x2 0x105 0x3 0x137 0x4 0x14e 0x5 0x193 0x6 0x1a1 0x7 0x1d2 0x8 0x1ef 0x9 0x220 0xa>;
			busy-cost-data-T700 = <0xb7 0x1 0xe5 0x2 0x11f 0x3 0x156 0x4 0x16f 0x5 0x1bb 0x6 0x1cb 0x7 0x201 0x8 0x220 0x9>;
			idle-cost-data = <0x0 0x0 0x0>;
			idle-cost-data-T610 = <0x0 0x0 0x0>;
			idle-cost-data-T618 = <0x0 0x0 0x0>;
			idle-cost-data-T700 = <0x0 0x0 0x0>;
			phandle = <0xc5>;
		};

		cluster-cost1 {
			busy-cost-data = <0x26d 0xd 0x2ec 0x11 0x308 0x15 0x370 0x19 0x3b1 0x1e 0x400 0x23>;
			busy-cost-data-T610 = <0x2b3 0xa 0x342 0x16 0x360 0x20 0x3d4 0x2c 0x400 0x2e>;
			busy-cost-data-T618 = <0x275 0xa 0x2f6 0x16 0x312 0x20 0x37b 0x28 0x3a3 0x2c 0x400 0x2e>;
			busy-cost-data-T700 = <0x2b3 0xa 0x342 0x16 0x360 0x20 0x3d4 0x2c 0x400 0x2e>;
			idle-cost-data = <0x17 0x17 0x17>;
			idle-cost-data-T610 = <0x5 0x5 0x5>;
			idle-cost-data-T618 = <0x5 0x5 0x5>;
			idle-cost-data-T700 = <0x5 0x5 0x5>;
			phandle = <0xc8>;
		};

		core-cost0 {
			busy-cost-data = <0xa4 0x1e 0xce 0x2a 0x101 0x38 0x133 0x46 0x149 0x55 0x18d 0x73 0x19c 0x86 0x1cc 0xa6 0x1e8 0xc2>;
			busy-cost-data-T610 = <0xb7 0x22 0xe5 0x36 0x11f 0x43 0x156 0x4e 0x16f 0x54 0x1bb 0x7f 0x1cb 0x84 0x201 0xb6 0x220 0xc1>;
			busy-cost-data-T618 = <0xa7 0x22 0xd1 0x36 0x105 0x43 0x137 0x4e 0x14e 0x54 0x193 0x7f 0x1a1 0x84 0x1d2 0xb6 0x1ef 0xc1 0x220 0xe0>;
			busy-cost-data-T700 = <0xb7 0x1f 0xe5 0x33 0x11f 0x3f 0x156 0x4b 0x16f 0x54 0x1bb 0x7f 0x1cb 0x84 0x201 0xb6 0x220 0xc1>;
			idle-cost-data = <0x6 0x6 0x0>;
			idle-cost-data-T610 = <0x5 0x5 0x0>;
			idle-cost-data-T618 = <0x6 0x6 0x0>;
			idle-cost-data-T700 = <0x5 0x5 0x0>;
			phandle = <0xc4>;
		};

		core-cost1 {
			busy-cost-data = <0x26d 0x14b 0x2ec 0x1c6 0x308 0x21c 0x370 0x2ab 0x3b1 0x334 0x400 0x3d8>;
			busy-cost-data-T610 = <0x2b3 0x168 0x342 0x1eb 0x360 0x284 0x3d4 0x386 0x400 0x3af>;
			busy-cost-data-T618 = <0x275 0x168 0x2f6 0x1eb 0x312 0x284 0x37b 0x386 0x3a3 0x3af 0x400 0x40c>;
			busy-cost-data-T700 = <0x2b3 0x168 0x342 0x1eb 0x360 0x284 0x3d4 0x386 0x400 0x3af>;
			idle-cost-data = <0x25 0x25 0x0>;
			idle-cost-data-T610 = <0x15 0x15 0x0>;
			idle-cost-data-T618 = <0x15 0x15 0x0>;
			idle-cost-data-T700 = <0x15 0x15 0x0>;
			phandle = <0xc7>;
		};
	};

	ext-26m {
		#clock-cells = <0x0>;
		clock-frequency = <0x18cba80>;
		clock-output-names = "ext-26m";
		compatible = "fixed-clock";
		phandle = <0x1e>;
	};

	ext-32k {
		#clock-cells = <0x0>;
		clock-frequency = <0x8000>;
		clock-output-names = "ext-32k";
		compatible = "fixed-clock";
		phandle = <0x92>;
	};

	extcon-gpio {
		compatible = "linux,extcon-usb-gpio";
		phandle = <0x8f>;
		vbus-gpio = <0x4d 0x0 0x0>;
	};

	fd-dvfs {
		compatible = "sprd,hwdvfs-fd";
		operating-points = <0x12c00 0xaae60 0x2ee00 0xaae60 0x4b000 0xaae60 0x5dc00 0xb71b0>;
		phandle = <0x196>;
		status = "okay";
	};

	firmware {

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,socko,odmko,boot,dtbo,pm_sys,l_agdsp,l_cdsp";
			};
		};
	};

	gnss_common_ctl {
		compatible = "sprd,gnss_common_ctl";
		sprd,name = "gnss_common_ctl";
	};

	gpu-cooling-devices {

		gpu-cooling0 {
			#cooling-cells = <0x2>;
			compatible = "sprd,mali-power-model";
			phandle = <0xe9>;
			sprd,cluster-base = <0x3c6>;
			sprd,core-base = <0x247f>;
			sprd,dynamic-cluster = <0x17b0 0x300 0x384>;
			sprd,dynamic-core = <0x1bee 0x352 0x320>;
			sprd,efuse-block15 = <0xf>;
			sprd,efuse-block7 = <0x7>;
			sprd,hotplug-period = <0x0>;
			sprd,leak-cluster = <0x2 0x55 0x9dc>;
			sprd,leak-core = <0x2 0x55 0x74d>;
			sprd,temp-scale = <0x19 0xfffff764 0x2015f 0xfff4b1f8>;
			sprd,voltage-scale = <0x321 0xfffff950 0x537 0xfffffebc>;
		};
	};

	idle-states {
		entry-method = "arm,psci";

		big_core_pd {
			arm,psci-suspend-param = <0x10000>;
			compatible = "arm,idle-state";
			entry-latency-us = <0xfa0>;
			exit-latency-us = <0xfa0>;
			local-timer-stop;
			min-residency-us = <0x2710>;
			phandle = <0xc6>;
		};

		lit_core_pd {
			arm,psci-suspend-param = <0x10000>;
			compatible = "arm,idle-state";
			entry-latency-us = <0x3e8>;
			exit-latency-us = <0x1f4>;
			local-timer-stop;
			min-residency-us = <0x9c4>;
			phandle = <0xc2>;
		};
	};

	interrupt-controller {
		#interrupt-cells = <0x1>;
		compatible = "android,CustomIPI";
		interrupt-controller;
		phandle = <0xf1>;
	};

	interrupt-controller@12000000 {
		#address-cells = <0x2>;
		#interrupt-cells = <0x3>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupts = <0x1 0x9 0x4>;
		phandle = <0x1>;
		ranges;
		redistributor-stride = <0x0 0x20000>;
		reg = <0x0 0x12000000 0x0 0x20000 0x0 0x12040000 0x0 0x100000>;

		v2m@0 {
			compatible = "arm,gic-v2m-frame";
			msi-controller;
			phandle = <0x15a>;
			reg = <0x0 0x0 0x0 0x1000>;
		};
	};

	ion {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		compatible = "sprd,ion";
		phandle = <0x174>;
	};

	isp-dvfs {
		compatible = "sprd,hwdvfs-isp";
		operating-points = <0x3e800 0xaae60 0x4b000 0xaae60 0x5dc00 0xb71b0 0x72420 0xb71b0 0x7d000 0xb71b0>;
		phandle = <0x193>;
		status = "okay";
	};

	jpg-dvfs {
		compatible = "sprd,hwdvfs-jpg";
		operating-points = <0x12c00 0xaae60 0x1f400 0xaae60 0x3e800 0xaae60 0x5dc00 0xb71b0>;
		phandle = <0x195>;
		status = "okay";
	};

	memory {
		device_type = "memory";
		phandle = <0x16f>;
		reg = <0x0 0x80000000 0x0 0x80000000>;
	};

	mmsys-dvfs {
		compatible = "sprd,hwdvfs-mmsys";
		phandle = <0x19a>;
		sprd,topdvfs_controller = <0x75>;
		status = "okay";
	};

	mtx-dvfs {
		compatible = "sprd,hwdvfs-mtx";
		operating-points = <0x12c00 0xaae60 0x1f400 0xaae60 0x3e800 0xaae60 0x4b000 0xaae60 0x5dc00 0xb71b0 0x72420 0xb71b0 0x7d000 0xc3500>;
		phandle = <0x197>;
		status = "okay";
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0x77 0x4>;
	};

	power-debug {
		compatible = "sprd,power-debug-sharkl5pro";
		phandle = <0x158>;
		sprd,enable = <0x1>;
		sprd,scan-interval = <0x1e>;
		sprd,sys-aon-apb = <0xb>;
		sprd,sys-ap-ahb = <0x25>;
		sprd,sys-ap-apb = <0x1f>;
		sprd,sys-ap-intc = <0xca 0xcb 0xcc 0xcd 0xce 0xcf>;
		sprd,sys-pmu-apb = <0x2>;
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	qos {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		ranges;

		ap {

			qos0@0 {
				arqos-ce = [05];
				arqos-dma = [05];
				awqos-ce = [05];
				awqos-dma = [05];
				phandle = <0x155>;
				reg = <0x0>;
			};

			qos@1 {
				arqos-emmc = [05];
				arqos-sdio0 = [05];
				arqos-sdio1 = [05];
				arqos-sdio2 = [05];
				awqos-emmc = [05];
				awqos-sdio0 = [05];
				awqos-sdio1 = [05];
				awqos-sdio2 = [05];
				phandle = <0x156>;
				reg = <0x1>;
			};

			qos@2 {
				arqos-threshold-main = [05];
				arqos-threshold-merge = [06];
				awqos-threshold-main = [05];
				awqos-threshold-merge = [06];
				phandle = <0x157>;
				reg = <0x2>;
			};
		};

		mm {

			qos@0 {
				arqos = [0a];
				awqos-high = [0d];
				awqos-low = [0c];
				phandle = <0x13>;
				reg = <0x0>;
			};

			qos@1 {
				arqos-high = [07];
				arqos-low = [06];
				awqos-high = [07];
				awqos-low = [06];
				phandle = <0xa>;
				reg = <0x1>;
			};

			qos@2 {
				awrqos = [01];
				phandle = <0x10>;
				reg = <0x2>;
			};

			qos@3 {
				arqos = [01];
				awqos = [01];
				phandle = <0x15>;
				reg = <0x3>;
			};

			qos@4 {
				arqos-high = [07];
				arqos-low = [01];
				awqos = [01];
				phandle = <0xe>;
				reg = <0x4>;
			};

			qos@5 {
				arqos-threshold = [06];
				awqos-threshold = [06];
				phandle = <0x8>;
				reg = <0x5>;
			};
		};

		qos@0 {
			arqos = [06];
			arqos-threshold = [0f];
			awqos = [06];
			awqos-threshold = [0f];
			phandle = <0x1a>;
			reg = <0x0>;
		};

		qos@1 {
			arqos-high = [0d];
			arqos-low = [0c];
			arqos-threshold = [0c];
			awqos-high = [0a];
			awqos-low = [0a];
			awqos-threshold = [0f];
			phandle = <0x27>;
			reg = <0x1>;
		};

		qos@2 {
			arqos-high = [07];
			arqos-low = [01];
			awqos = [01];
			phandle = <0x32>;
			reg = <0x2>;
		};

		vdsp {

			qos@0 {
				arqos-threshold = [0f];
				arqos-vdma = [01];
				arqos-vdsp-idma = [01];
				arqos-vdsp-mstd = [06];
				arqos-vdsp-msti = [06];
				awqos-threshold = [0f];
				awqos-vdma = [01];
				awqos-vdsp-idma = [01];
				awqos-vdsp-mstd = [06];
				phandle = <0x37>;
				reg = <0x0>;
			};
		};
	};

	rco-100m {
		#clock-cells = <0x0>;
		clock-frequency = <0x5f5e100>;
		clock-output-names = "rco-100m";
		compatible = "fixed-clock";
		phandle = <0xc1>;
	};

	rco-25m {
		#clock-cells = <0x0>;
		clock-div = <0x4>;
		clock-mult = <0x1>;
		clock-output-names = "rco-25m";
		clocks = <0xc1>;
		compatible = "fixed-factor-clock";
		phandle = <0x14f>;
	};

	rco-2m {
		#clock-cells = <0x0>;
		clock-div = <0x32>;
		clock-mult = <0x1>;
		clock-output-names = "rco-2m";
		clocks = <0xc1>;
		compatible = "fixed-factor-clock";
		phandle = <0x151>;
	};

	rco-4m {
		#clock-cells = <0x0>;
		clock-div = <0x19>;
		clock-mult = <0x1>;
		clock-output-names = "rco-4m";
		clocks = <0xc1>;
		compatible = "fixed-factor-clock";
		phandle = <0x150>;
	};

	rebootescrow@0 {
		compatible = "pmem-region";
		reg = <0x0 0x81ff0000 0x0 0x10000>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x176>;
		ranges;

		audio-mem@87500000 {
			phandle = <0xbf>;
			reg = <0x0 0x87500000 0x0 0x300000>;
		};

		audiodsp-mem@89000000 {
			phandle = <0xc0>;
			reg = <0x0 0x89000000 0x0 0x600000>;
		};

		cp-mem@89600000 {
			phandle = <0x17a>;
			reg = <0x0 0x89600000 0x0 0x4900000>;
		};

		ddrbist-mem@80000000 {
			phandle = <0x177>;
			reg = <0x0 0x80000000 0x0 0x1000>;
		};

		debug-mem@100000000 {
			phandle = <0x17e>;
			reg = <0x1 0x0 0x0 0x1000>;
		};

		iq-mem@90000000 {
			compatible = "sprd,iq-mem";
			phandle = <0xe4>;
			reg = <0x0 0x90000000 0x0 0x4000000>;
		};

		ramoops@fff80000 {
			compatible = "ramoops";
			console-size = <0x8000>;
			phandle = <0x17d>;
			pmsg-size = <0x8000>;
			record-size = <0x8000>;
			reg = <0x0 0xfff80000 0x0 0x40000>;
		};

		rebootescrow@0x81ff0000 {
			no-map;
			reg = <0x0 0x81ff0000 0x0 0x10000>;
		};

		sensorhub-mem@88000000 {
			phandle = <0x179>;
			reg = <0x0 0x88000000 0x0 0x1000000>;
		};

		sipc-mem@87800000 {
			phandle = <0x178>;
			reg = <0x0 0x87800000 0x0 0x800000>;
		};

		sml-mem@94000000 {
			phandle = <0x17b>;
			reg = <0x0 0x94000000 0x0 0x40000>;
		};

		tos-mem@94040000 {
			phandle = <0x17c>;
			reg = <0x0 0x94040000 0x0 0x5fc0000>;
		};
	};

	scene-frequency {
		backdoor = <0x74a>;
		compatible = "sprd,dfs";
		freq-num = <0x8>;
		phandle = <0x175>;
	};

	scproc-pubcp {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "sprd,scproc_pubcp";
		ranges;

		scproc@4400 {
			phandle = <0x15c>;
			reg = <0x0 0x4400 0x0 0x1000>;
			sprd,decoup = "cproc-use-decoup";
			sprd,name = "cptl";
			syscon-names = "shutdown", "deepsleep", "corereset", "sysreset", "getstatus";
			syscons = <0x2 0x58 0x2000000 0x2 0xcc 0x40000 0xb 0x174 0x400 0x2 0xb0 0x2 0xb 0xff 0x0>;
		};

		scproc@800000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			phandle = <0x15b>;
			ranges = <0x88040000 0x0 0x88040000 0x200000 0x49000 0x0 0x849000 0x5000>;
			reg = <0x0 0x800000 0x0 0x4e000 0x0 0x800000 0x0 0x4e000>;
			sprd,name = "pmic";
			syscon-names = "shutdown", "deepsleep", "corereset", "sysreset", "getstatus", "dspreset";
			syscons = <0xb 0xff 0x0 0x2 0xff 0x100000 0xb 0x8c 0x1 0xb 0xff 0x0 0xb 0xff 0x0 0x2 0xb0 0xc000>;

			cali_lib@49000 {
				cproc,name = "cali_lib";
				reg = <0x49000 0x5000>;
			};

			pm-sys@88040000 {
				cproc,name = "pm_sys";
				reg = <0x88040000 0x200000>;
			};
		};
	};

	seth@0 {
		compatible = "sprd,seth";
		phandle = <0x15f>;
		sprd,blknum = <0x100>;
		sprd,channel = <0x7>;
		sprd,dst = <0x5>;
	};

	seth@1 {
		compatible = "sprd,seth";
		phandle = <0x160>;
		sprd,blknum = <0x100>;
		sprd,channel = <0x8>;
		sprd,dst = <0x5>;
	};

	seth@10 {
		compatible = "sprd,seth";
		phandle = <0x169>;
		sprd,blknum = <0x100>;
		sprd,channel = <0x1c>;
		sprd,dst = <0x5>;
	};

	seth@11 {
		compatible = "sprd,seth";
		phandle = <0x16a>;
		sprd,blknum = <0x100>;
		sprd,channel = <0x1d>;
		sprd,dst = <0x5>;
	};

	seth@12 {
		compatible = "sprd,seth";
		phandle = <0x16b>;
		sprd,blknum = <0x100>;
		sprd,channel = <0x1e>;
		sprd,dst = <0x5>;
	};

	seth@13 {
		compatible = "sprd,seth";
		phandle = <0x16c>;
		sprd,blknum = <0x100>;
		sprd,channel = <0x1f>;
		sprd,dst = <0x5>;
	};

	seth@2 {
		compatible = "sprd,seth";
		phandle = <0x161>;
		sprd,blknum = <0x100>;
		sprd,channel = <0x9>;
		sprd,dst = <0x5>;
	};

	seth@3 {
		compatible = "sprd,seth";
		phandle = <0x162>;
		sprd,blknum = <0x100>;
		sprd,channel = <0x12>;
		sprd,dst = <0x5>;
	};

	seth@4 {
		compatible = "sprd,seth";
		phandle = <0x163>;
		sprd,blknum = <0x100>;
		sprd,channel = <0x13>;
		sprd,dst = <0x5>;
	};

	seth@5 {
		compatible = "sprd,seth";
		phandle = <0x164>;
		sprd,blknum = <0x100>;
		sprd,channel = <0x14>;
		sprd,dst = <0x5>;
	};

	seth@6 {
		compatible = "sprd,seth";
		phandle = <0x165>;
		sprd,blknum = <0x100>;
		sprd,channel = <0x18>;
		sprd,dst = <0x5>;
	};

	seth@7 {
		compatible = "sprd,seth";
		phandle = <0x166>;
		sprd,blknum = <0x100>;
		sprd,channel = <0x19>;
		sprd,dst = <0x5>;
	};

	seth@8 {
		compatible = "sprd,seth";
		phandle = <0x167>;
		sprd,blknum = <0x100>;
		sprd,channel = <0x1a>;
		sprd,dst = <0x5>;
	};

	seth@9 {
		compatible = "sprd,seth";
		phandle = <0x168>;
		sprd,blknum = <0x100>;
		sprd,channel = <0x1b>;
		sprd,dst = <0x5>;
	};

	soc {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "simple-bus";
		phandle = <0xf2>;
		ranges;

		agcp {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "simple-bus";
			ranges;

			agdsp-access {
				compatible = "sprd,agdsp-access";
				hwlocks = <0x45 0xb>;
				sprd,auto_agcp_access = <0x0>;
				sprd,channel = <0x82>;
				sprd,ddr-addr-offset = <0x0>;
				sprd,dst = <0x5>;
				sprd,mailbox-core = <0x5>;
				sprd,sipc-name = "sipc0";
				sprd,syscon-agcp-ahb = <0xb>;
				sprd,syscon-pmu-apb = <0x2>;
				syscon-names = "audcp_pmu_sleep_ctrl", "audcp_pmu_slp_status", "audcp_pmu_pwr_status4", "audcp_pmu_pwr_status3", "ap_access_ena";
				syscons = <0x2 0xcc 0x20 0x2 0xd4 0xf000 0x2 0xb8 0xff000000 0x2 0x10c 0xff 0xb 0x14c 0x20>;
			};

			audio-codec@33750000 {
				compatible = "sprd,audio-codec-dig-agcp";
				phandle = <0x56>;
				reg = <0x0 0x33750000 0x0 0x1000>;
				sprd,syscon-agcp-ahb = <0x38>;
			};

			dma-controller@33580000 {
				#dma-cells = <0x1>;
				#dma-channels = <0x20>;
				clock-names = "enable", "ashb_eb";
				clocks = <0x44 0x5 0x44 0xc>;
				compatible = "sprd,sharkl5-dma", "sprd,sharkl5pro-dma";
				interrupts = <0x0 0xb4 0x4>;
				phandle = <0xbe>;
				reg = <0x0 0x33580000 0x0 0x4000>;
			};

			mcdt@33490000 {
				compatible = "sprd,sharkl5-mcdt", "sprd,sharkl5pro-mcdt";
				interrupts = <0x0 0xb6 0x4>;
				reg = <0x0 0x33490000 0x0 0x170>;
				sprd,ap-addr-offset = <0x32000000>;
				sprd,syscon-agcp-ahb = <0x38>;
			};

			vbc@33480000 {
				#sound-dai-cells = <0x1>;
				compatible = "sprd,sharkl5-vbc", "sprd,sharkl5pro-vbc";
				phandle = <0xdd>;
				pinctrl-0 = <0x39>;
				pinctrl-1 = <0x3a>;
				pinctrl-10 = <0x43>;
				pinctrl-2 = <0x3b>;
				pinctrl-3 = <0x3c>;
				pinctrl-4 = <0x3d>;
				pinctrl-5 = <0x3e>;
				pinctrl-6 = <0x3f>;
				pinctrl-7 = <0x40>;
				pinctrl-8 = <0x41>;
				pinctrl-9 = <0x42>;
				pinctrl-names = "vbc_iis3_0", "vbc_iism0_0", "vbc_iis_to_pad", "vbc_iis_to_aon_usb", "vbc_iism0_1", "vbc_iism0_3", "vbc_iis0_3", "vbc_iis1_3", "vbc_iis2_3", "vbc_iis3_3", "ap_iis0_3";
				reg = <0x0 0x33480000 0x0 0x1000>;
				sprd,syscon-agcp-ahb = <0x38>;
				sprd,vbc-phy-offset = <0x32000000>;
			};
		};

		aon {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "simple-bus";
			ranges;

			cluster0-sensor@15 {
				#thermal-sensor-cells = <0x1>;
				compatible = "sprd,cluster0-thermal";
				cutoff = <0x0>;
				k-d = <0x0>;
				k-i = <0x1>;
				k-po = <0x80>;
				k-pu = <0x100>;
				phandle = <0xed>;
				sensor-names = "ank0-thmzone", "ank1-thmzone", "ank2-thmzone", "ank3-thmzone", "ank4-thmzone", "ank5-thmzone";
			};

			cluster1-sensor@16 {
				#thermal-sensor-cells = <0x1>;
				compatible = "sprd,cluster1-thermal";
				cutoff = <0x0>;
				k-d = <0x0>;
				k-i = <0x1>;
				k-po = <0x80>;
				k-pu = <0x100>;
				phandle = <0xee>;
				sensor-names = "prometheus6-tzone0", "prometheus6-tzone1", "prometheus7-thmzone";
			};

			cpudvfs-dev@322a8000 {
				apcpu-dvfs-dcdc-cells = <0x79 0x7a>;
				compatible = "sprd,sharkl5pro-cpudvfs";
				cpudvfs-clusters = <0x7b 0x7c 0x7d 0x7e 0x7f>;
				module-enable-cfg = <0x4 0x7>;
				mpll-cells = <0x76 0x77 0x78>;
				phandle = <0x13f>;
				reg = <0x0 0x322a8000 0x0 0x1000>;
				sprd,syscon-enable = <0xb>;
				topdvfs-controller = <0x75>;

				apcpu-cpu0 {
					phandle = <0x79>;
					subsys-dcdc-vol-sw = <0x20 0x4 0x7 0x6>;
					subsys-dvfs-state = <0x44 0x0 0x7>;
				};

				apcpu-cpu1 {
					phandle = <0x7a>;
					subsys-dcdc-vol-sw = <0x24 0x4 0x7 0x5>;
					subsys-dvfs-state = <0x4c 0x0 0x7>;
				};

				big-core-cluster {
					big-core-dvfs-tbl = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x3 0x4 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x3 0x8 0x4 0x5 0x3 0x3 0x0 0x3 0x9 0x5 0x5 0x4>;
					big-core-dvfs-tbl-T610 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x2 0x3 0x0 0x4 0x8 0x4 0x5 0x2>;
					big-core-dvfs-tbl-T610-1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x2 0x3 0x0 0x4 0x8 0x4 0x5 0x2>;
					big-core-dvfs-tbl-T610-1-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x2 0x3 0x0 0x4 0x8 0x4 0x5 0x2>;
					big-core-dvfs-tbl-T610-2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x2 0x3 0x0 0x4 0x8 0x4 0x5 0x2>;
					big-core-dvfs-tbl-T610-2-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x2 0x3 0x0 0x4 0x8 0x4 0x5 0x2>;
					big-core-dvfs-tbl-T610-3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x2 0x3 0x0 0x4 0x8 0x4 0x5 0x2>;
					big-core-dvfs-tbl-T610-3-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x2 0x3 0x0 0x4 0x8 0x4 0x5 0x2>;
					big-core-dvfs-tbl-T610-4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x2 0x3 0x0 0x4 0x8 0x4 0x5 0x2>;
					big-core-dvfs-tbl-T610-4-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x3 0x7 0x4 0x5 0x1>;
					big-core-dvfs-tbl-T618 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x3 0x3 0x0 0x5 0x9 0x5 0x5 0x4>;
					big-core-dvfs-tbl-T618-1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x3 0x3 0x0 0x5 0x9 0x5 0x5 0x4>;
					big-core-dvfs-tbl-T618-1-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x3 0x3 0x0 0x5 0x9 0x5 0x5 0x4>;
					big-core-dvfs-tbl-T618-2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x3 0x3 0x0 0x5 0x9 0x5 0x5 0x4>;
					big-core-dvfs-tbl-T618-2-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x3 0x3 0x0 0x4 0x8 0x4 0x5 0x3>;
					big-core-dvfs-tbl-T700 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x2 0x3 0x0 0x4 0x8 0x4 0x5 0x2>;
					big-core-dvfs-tbl-T700-1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x2 0x3 0x0 0x4 0x8 0x4 0x5 0x2>;
					big-core-dvfs-tbl-T700-1-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x2 0x3 0x0 0x4 0x8 0x4 0x5 0x2>;
					big-core-dvfs-tbl-T700-2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x2 0x3 0x0 0x4 0x8 0x4 0x5 0x2>;
					big-core-dvfs-tbl-T700-2-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x3 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x0 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x1 0x3 0x0 0x4 0x8 0x4 0x5 0x2 0x3 0x0 0x4 0x8 0x4 0x5 0x2>;
					cluster-devices = <0x86 0x87>;
					cluster-name = "big-core-cluster";
					column-entry-mask = <0x3 0x7 0x7 0xf 0x7 0x7 0x7>;
					column-entry-start-bit = <0x0 0x2 0xf 0x5 0x9 0x15 0xc>;
					column-num = <0x7>;
					dcdc-name = "DCDC_CPU1";
					idle-index-cfg = <0x228 0xf>;
					map-tbl-regs = <0xa0 0xa4 0xa8 0xac 0xb0 0xb4 0xb8>;
					phandle = <0x7c>;
					row-num = <0x7>;
					tuning-result-judge = <0x0>;
					work-index-cfg = <0x224 0xf>;

					big-core0-dev {
						device-name = "cpu6";
						dfs-idle-disable = <0x1c 0xa 0x1>;
						div-get = <0x40 0xc 0x7>;
						phandle = <0x86>;
						sel-get = <0x40 0xa 0x3>;
						vol-get = <0x34 0x6 0x7>;
					};

					big-core1-dev {
						device-name = "cpu7";
						dfs-idle-disable = <0x1c 0xb 0x1>;
						div-get = <0x40 0x11 0x7>;
						phandle = <0x87>;
						sel-get = <0x40 0xf 0x3>;
						vol-get = <0x34 0x9 0x7>;
					};
				};

				gic-cluster {
					cluster-devices = <0x8b>;
					cluster-name = "gic-cluster";
					column-entry-mask = <0x3 0x7 0x7>;
					column-entry-start-bit = <0x0 0x2 0x5>;
					column-num = <0x3>;
					dcdc-name = "DCDC_CPU0";
					gic-dvfs-tbl = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x1>;
					gic-dvfs-tbl-T610 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x1>;
					gic-dvfs-tbl-T610-1 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x1>;
					gic-dvfs-tbl-T610-1-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x1>;
					gic-dvfs-tbl-T610-2 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x1>;
					gic-dvfs-tbl-T610-2-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x2 0x3 0x1 0x2 0x2 0x0 0x2 0x3 0x0 0x2>;
					gic-dvfs-tbl-T610-3 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x3 0x3 0x1 0x3 0x2 0x0 0x3 0x3 0x0 0x3>;
					gic-dvfs-tbl-T610-3-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x2 0x3 0x1 0x2 0x2 0x0 0x2 0x3 0x0 0x2>;
					gic-dvfs-tbl-T610-4 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x1>;
					gic-dvfs-tbl-T610-4-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x1>;
					gic-dvfs-tbl-T618 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x2 0x3 0x1 0x2 0x2 0x0 0x2 0x3 0x0 0x2>;
					gic-dvfs-tbl-T618-1 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x1>;
					gic-dvfs-tbl-T618-1-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x1>;
					gic-dvfs-tbl-T618-2 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x2 0x3 0x1 0x2 0x2 0x0 0x2 0x3 0x0 0x2>;
					gic-dvfs-tbl-T618-2-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x3 0x3 0x1 0x3 0x2 0x0 0x3 0x3 0x0 0x3>;
					gic-dvfs-tbl-T700 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x2 0x3 0x1 0x2 0x2 0x0 0x2 0x3 0x0 0x2>;
					gic-dvfs-tbl-T700-1 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x1>;
					gic-dvfs-tbl-T700-1-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x1>;
					gic-dvfs-tbl-T700-2 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x2 0x3 0x1 0x2 0x2 0x0 0x2 0x3 0x0 0x2>;
					gic-dvfs-tbl-T700-2-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x2 0x3 0x1 0x2 0x2 0x0 0x2 0x3 0x0 0x2>;
					idle-index-cfg = <0x2e4 0x7>;
					map-tbl-regs = <0x280 0x284 0x288 0x28c 0x290 0x294>;
					phandle = <0x7f>;
					row-num = <0x6>;
					tuning-func-cfg = <0x18 0x2>;
					work-index-cfg = <0x2e0 0x7>;

					gic-dev {
						device-name = "gic";
						dfs-idle-disable = <0x1c 0x7 0x1>;
						div-get = <0x3c 0xe 0x7>;
						phandle = <0x8b>;
						sel-get = <0x3c 0xc 0x3>;
						vol-get = <0x30 0x15 0x7>;
					};
				};

				lit-core-cluster {
					cluster-devices = <0x80 0x81 0x82 0x83 0x84 0x85>;
					cluster-name = "lit-core-cluster";
					column-entry-mask = <0x3 0x7 0x7 0xf 0x7 0x7 0x7>;
					column-entry-start-bit = <0x0 0x2 0xf 0x5 0x9 0x12 0xc>;
					column-num = <0x7>;
					dcdc-name = "DCDC_CPU0";
					idle-index-cfg = <0x218 0xf>;
					lit-core-dvfs-tbl = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x1 0x2 0x2 0x2 0x0 0x3 0x0 0x1 0x3 0x2 0x3 0x0 0x3 0x0 0x1 0x4 0x3 0x4 0x1 0x1 0x0 0x1 0x5 0x4 0x4 0x0 0x3 0x0 0x2 0x6 0x4 0x4 0x2 0x2 0x0 0x2 0x7 0x4 0x4 0x0 0x3 0x0 0x3 0x8 0x4 0x5 0x3 0x3 0x0 0x3 0x9 0x5 0x5 0x4 0x3 0x0 0x3 0x9 0x5 0x5 0x4>;
					lit-core-dvfs-tbl-T610 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x1 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x1 0x3 0x1 0x1 0x1 0x1 0x0 0x2 0x4 0x1 0x1 0x0 0x3 0x0 0x3 0x5 0x4 0x4 0x2 0x2 0x0 0x4 0x6 0x4 0x4 0x0 0x3 0x0 0x5 0x7 0x4 0x5 0x3 0x3 0x0 0x6 0x8 0x4 0x5 0x4 0x3 0x0 0x6 0x8 0x4 0x5 0x4>;
					lit-core-dvfs-tbl-T610-1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x1 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x3 0x1 0x1 0x1 0x1 0x0 0x0 0x4 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x2 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x3 0x3 0x0 0x4 0x8 0x4 0x5 0x4 0x3 0x0 0x4 0x8 0x4 0x5 0x4>;
					lit-core-dvfs-tbl-T610-1-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x1 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x3 0x1 0x1 0x1 0x1 0x0 0x0 0x4 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x2 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x3 0x3 0x0 0x4 0x8 0x4 0x5 0x4 0x3 0x0 0x4 0x8 0x4 0x5 0x4>;
					lit-core-dvfs-tbl-T610-2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x1 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x3 0x1 0x1 0x1 0x1 0x0 0x0 0x4 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x2 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x3 0x3 0x0 0x4 0x8 0x4 0x5 0x4 0x3 0x0 0x4 0x8 0x4 0x5 0x4>;
					lit-core-dvfs-tbl-T610-2-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x1 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x3 0x1 0x1 0x1 0x1 0x0 0x1 0x4 0x1 0x1 0x0 0x3 0x0 0x2 0x5 0x4 0x4 0x2 0x2 0x0 0x3 0x6 0x4 0x4 0x0 0x3 0x0 0x4 0x7 0x4 0x5 0x3 0x3 0x0 0x5 0x8 0x4 0x5 0x4 0x3 0x0 0x5 0x8 0x4 0x5 0x4>;
					lit-core-dvfs-tbl-T610-3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x1 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x1 0x3 0x1 0x1 0x1 0x1 0x0 0x2 0x4 0x1 0x1 0x0 0x3 0x0 0x3 0x5 0x4 0x4 0x2 0x2 0x0 0x4 0x6 0x4 0x4 0x0 0x3 0x0 0x5 0x7 0x4 0x5 0x3 0x3 0x0 0x6 0x8 0x4 0x5 0x4 0x3 0x0 0x6 0x8 0x4 0x5 0x4>;
					lit-core-dvfs-tbl-T610-3-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x1 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x1 0x3 0x1 0x1 0x1 0x1 0x0 0x2 0x4 0x1 0x1 0x0 0x3 0x0 0x3 0x5 0x4 0x4 0x2 0x2 0x0 0x4 0x6 0x4 0x4 0x0 0x3 0x0 0x5 0x7 0x4 0x5 0x3 0x3 0x0 0x6 0x8 0x4 0x5 0x4 0x3 0x0 0x6 0x8 0x4 0x5 0x4>;
					lit-core-dvfs-tbl-T610-4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x1 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x1 0x3 0x1 0x1 0x1 0x1 0x0 0x2 0x4 0x1 0x1 0x0 0x3 0x0 0x3 0x5 0x4 0x4 0x2 0x2 0x0 0x4 0x6 0x4 0x4 0x0 0x3 0x0 0x5 0x7 0x4 0x5 0x3 0x3 0x0 0x6 0x8 0x4 0x5 0x4 0x3 0x0 0x6 0x8 0x4 0x5 0x4>;
					lit-core-dvfs-tbl-T610-4-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x1 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x1 0x3 0x1 0x1 0x1 0x1 0x0 0x2 0x4 0x1 0x1 0x0 0x3 0x0 0x3 0x5 0x4 0x4 0x2 0x2 0x0 0x4 0x6 0x4 0x4 0x0 0x3 0x0 0x5 0x7 0x4 0x5 0x3 0x3 0x0 0x5 0x7 0x4 0x5 0x3 0x3 0x0 0x5 0x7 0x4 0x5 0x3>;
					lit-core-dvfs-tbl-T618 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x3 0x1 0x1 0x1 0x1 0x0 0x1 0x4 0x1 0x1 0x0 0x3 0x0 0x2 0x5 0x4 0x4 0x2 0x2 0x0 0x3 0x6 0x4 0x4 0x0 0x3 0x0 0x4 0x7 0x4 0x5 0x3 0x3 0x0 0x5 0x8 0x4 0x5 0x4 0x3 0x0 0x6 0x9 0x5 0x5 0x5>;
					lit-core-dvfs-tbl-T618-1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x3 0x1 0x1 0x1 0x1 0x0 0x0 0x4 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x2 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x3 0x3 0x0 0x4 0x8 0x4 0x5 0x4 0x3 0x0 0x5 0x9 0x5 0x5 0x5>;
					lit-core-dvfs-tbl-T618-1-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x3 0x1 0x1 0x1 0x1 0x0 0x0 0x4 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x2 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x3 0x3 0x0 0x4 0x8 0x4 0x5 0x4 0x3 0x0 0x5 0x9 0x5 0x5 0x5>;
					lit-core-dvfs-tbl-T618-2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x3 0x1 0x1 0x1 0x1 0x0 0x1 0x4 0x1 0x1 0x0 0x3 0x0 0x2 0x5 0x4 0x4 0x2 0x2 0x0 0x3 0x6 0x4 0x4 0x0 0x3 0x0 0x4 0x7 0x4 0x5 0x3 0x3 0x0 0x5 0x8 0x4 0x5 0x4 0x3 0x0 0x6 0x9 0x5 0x5 0x5>;
					lit-core-dvfs-tbl-T618-2-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x1 0x3 0x1 0x1 0x1 0x1 0x0 0x2 0x4 0x1 0x1 0x0 0x3 0x0 0x3 0x5 0x4 0x4 0x2 0x2 0x0 0x4 0x6 0x4 0x4 0x0 0x3 0x0 0x5 0x7 0x4 0x5 0x3 0x3 0x0 0x6 0x8 0x4 0x5 0x4 0x3 0x0 0x6 0x8 0x4 0x5 0x4>;
					lit-core-dvfs-tbl-T700 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x1 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x3 0x1 0x1 0x1 0x1 0x0 0x1 0x4 0x1 0x1 0x0 0x3 0x0 0x2 0x5 0x4 0x4 0x2 0x2 0x0 0x3 0x6 0x4 0x4 0x0 0x3 0x0 0x4 0x7 0x4 0x5 0x3 0x3 0x0 0x5 0x8 0x4 0x5 0x4 0x3 0x0 0x5 0x8 0x4 0x5 0x4>;
					lit-core-dvfs-tbl-T700-1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x1 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x3 0x1 0x1 0x1 0x1 0x0 0x0 0x4 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x2 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x3 0x3 0x0 0x4 0x8 0x4 0x5 0x4 0x3 0x0 0x4 0x8 0x4 0x5 0x4>;
					lit-core-dvfs-tbl-T700-1-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x1 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x3 0x1 0x1 0x1 0x1 0x0 0x0 0x4 0x1 0x1 0x0 0x3 0x0 0x1 0x5 0x4 0x4 0x2 0x2 0x0 0x2 0x6 0x4 0x4 0x0 0x3 0x0 0x3 0x7 0x4 0x5 0x3 0x3 0x0 0x4 0x8 0x4 0x5 0x4 0x3 0x0 0x4 0x8 0x4 0x5 0x4>;
					lit-core-dvfs-tbl-T700-2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x1 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x3 0x1 0x1 0x1 0x1 0x0 0x1 0x4 0x1 0x1 0x0 0x3 0x0 0x2 0x5 0x4 0x4 0x2 0x2 0x0 0x3 0x6 0x4 0x4 0x0 0x3 0x0 0x4 0x7 0x4 0x5 0x3 0x3 0x0 0x5 0x8 0x4 0x5 0x4 0x3 0x0 0x5 0x8 0x4 0x5 0x4>;
					lit-core-dvfs-tbl-T700-2-65 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x2 0x1 0x0 0x1 0x1 0x1 0x0 0x3 0x0 0x0 0x2 0x1 0x1 0x0 0x3 0x0 0x0 0x3 0x1 0x1 0x1 0x1 0x0 0x1 0x4 0x1 0x1 0x0 0x3 0x0 0x2 0x5 0x4 0x4 0x2 0x2 0x0 0x3 0x6 0x4 0x4 0x0 0x3 0x0 0x4 0x7 0x4 0x5 0x3 0x3 0x0 0x5 0x8 0x4 0x5 0x4 0x3 0x0 0x5 0x8 0x4 0x5 0x4>;
					map-tbl-regs = <0x60 0x64 0x68 0x6c 0x70 0x74 0x78 0x7c 0x80 0x84 0x88>;
					phandle = <0x7b>;
					row-num = <0xb>;
					tuning-result-judge = <0x0>;
					work-index-cfg = <0x214 0xf>;

					lit-core0-dev {
						device-name = "cpu0";
						dfs-idle-disable = <0x1c 0x0 0x1>;
						div-get = <0x38 0x2 0x7>;
						phandle = <0x80>;
						sel-get = <0x38 0x0 0x3>;
						vol-get = <0x30 0x0 0x7>;
					};

					lit-core1-dev {
						device-name = "cpu1";
						dfs-idle-disable = <0x1c 0x1 0x1>;
						div-get = <0x38 0x7 0x7>;
						phandle = <0x81>;
						sel-get = <0x38 0x5 0x3>;
						vol-get = <0x30 0x3 0x7>;
					};

					lit-core2-dev {
						device-name = "cpu2";
						dfs-idle-disable = <0x1c 0x2 0x1>;
						div-get = <0x38 0xc 0x7>;
						phandle = <0x82>;
						sel-get = <0x38 0xa 0x3>;
						vol-get = <0x30 0x6 0x7>;
					};

					lit-core3-dev {
						device-name = "cpu3";
						dfs-idle-disable = <0x1c 0x3 0x1>;
						div-get = <0x38 0x11 0x7>;
						phandle = <0x83>;
						sel-get = <0x38 0xf 0x3>;
						vol-get = <0x30 0x9 0x7>;
					};

					lit-core4-dev {
						device-name = "cpu4";
						dfs-idle-disable = <0x1c 0x8 0x1>;
						div-get = <0x40 0x2 0x7>;
						phandle = <0x84>;
						sel-get = <0x40 0x0 0x3>;
						vol-get = <0x34 0x0 0x7>;
					};

					lit-core5-dev {
						device-name = "cpu5";
						dfs-idle-disable = <0x1c 0x9 0x1>;
						div-get = <0x40 0x7 0x7>;
						phandle = <0x85>;
						sel-get = <0x40 0x5 0x3>;
						vol-get = <0x34 0x3 0x7>;
					};
				};

				mpll-ananke {
					mpll-rst = <0x98 0x4 0x6 0x7>;
					pd-cfg = <0x244 0x0>;
					phandle = <0x76>;
					relock-cfg = <0x244 0x1>;
					sprd,syscon-ang = <0x8c>;
				};

				mpll-prometheus {
					mpll-rst = <0x44 0x4 0x6 0x7>;
					pd-cfg = <0x258 0x0>;
					phandle = <0x77>;
					relock-cfg = <0x258 0x1>;
					sprd,syscon-ang = <0x8d>;
				};

				mpll-scu {
					mpll-rst = <0xdc 0x3 0x5 0x6>;
					pd-cfg = <0x26c 0x0>;
					phandle = <0x78>;
					relock-cfg = <0x26c 0x1>;
					sprd,syscon-ang = <0x8c>;
				};

				periph-cluster {
					cluster-devices = <0x8a>;
					cluster-name = "periph-cluster";
					column-entry-mask = <0x3 0x7 0x7>;
					column-entry-start-bit = <0x0 0x2 0x5>;
					column-num = <0x3>;
					dcdc-name = "DCDC_CPU0";
					idle-index-cfg = <0x240 0x7>;
					map-tbl-regs = <0x1f4 0x1f8 0x1fc 0x200 0x204 0x208>;
					periph-dvfs-tbl = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x3>;
					periph-dvfs-tbl-T610 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x5>;
					periph-dvfs-tbl-T610-1 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x5>;
					periph-dvfs-tbl-T610-1-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x5>;
					periph-dvfs-tbl-T610-2 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x5>;
					periph-dvfs-tbl-T610-2-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x2 0x3 0x1 0x2 0x2 0x0 0x2 0x3 0x0 0x5>;
					periph-dvfs-tbl-T610-3 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x3 0x3 0x1 0x3 0x2 0x0 0x3 0x3 0x0 0x5>;
					periph-dvfs-tbl-T610-3-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x2 0x3 0x1 0x2 0x2 0x0 0x2 0x3 0x0 0x5>;
					periph-dvfs-tbl-T610-4 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x5>;
					periph-dvfs-tbl-T610-4-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x5>;
					periph-dvfs-tbl-T618 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x2 0x3 0x1 0x2 0x2 0x0 0x2 0x3 0x0 0x6>;
					periph-dvfs-tbl-T618-1 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x5>;
					periph-dvfs-tbl-T618-1-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x5>;
					periph-dvfs-tbl-T618-2 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x2 0x3 0x1 0x2 0x2 0x0 0x2 0x3 0x0 0x6>;
					periph-dvfs-tbl-T618-2-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x3 0x3 0x1 0x3 0x2 0x0 0x3 0x3 0x0 0x6>;
					periph-dvfs-tbl-T700 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x2 0x3 0x1 0x2 0x2 0x0 0x2 0x3 0x0 0x5>;
					periph-dvfs-tbl-T700-1 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x5>;
					periph-dvfs-tbl-T700-1-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x1 0x3 0x1 0x1 0x2 0x0 0x1 0x3 0x0 0x5>;
					periph-dvfs-tbl-T700-2 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x2 0x3 0x1 0x2 0x2 0x0 0x2 0x3 0x0 0x5>;
					periph-dvfs-tbl-T700-2-65 = <0x0 0x0 0x0 0x1 0x0 0x0 0x2 0x1 0x2 0x3 0x1 0x2 0x2 0x0 0x2 0x3 0x0 0x5>;
					phandle = <0x7e>;
					row-num = <0x6>;
					tuning-func-cfg = <0x18 0x0>;
					work-index-cfg = <0x23c 0x7>;

					periph-dev {
						device-name = "periph";
						dfs-idle-disable = <0x1c 0x6 0x1>;
						div-get = <0x3c 0x2 0x7>;
						phandle = <0x8a>;
						sel-get = <0x3c 0x0 0x3>;
						vol-get = <0x30 0x12 0x7>;
					};
				};

				scu-cluster {
					cluster-devices = <0x88 0x89>;
					cluster-name = "scu-cluster";
					column-entry-mask = <0x3 0x7 0x7 0x7 0x7>;
					column-entry-start-bit = <0x0 0x2 0xb 0x5 0x8>;
					column-num = <0x5>;
					dcdc-name = "DCDC_CPU0";
					idle-index-cfg = <0x230 0xf>;
					map-tbl-regs = <0x180 0x184 0x188 0x18c 0x190 0x194 0x198 0x19c 0x1a0 0x1a4>;
					phandle = <0x7d>;
					row-num = <0xa>;
					scu-dvfs-tbl = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x1 0x1 0x1 0x1 0x0 0x1 0x1 0x0 0x3 0x0 0x1 0x1 0x2 0x3 0x0 0x1 0x1 0x3 0x3 0x0 0x2 0x1 0x4 0x3 0x0 0x3 0x1 0x5 0x3 0x0 0x3 0x1 0x6 0x3 0x0 0x3 0x1 0x7>;
					scu-dvfs-tbl-T610 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x1 0x1 0x0 0x3 0x0 0x2 0x1 0x2 0x3 0x0 0x3 0x1 0x3 0x3 0x0 0x4 0x1 0x4 0x3 0x0 0x5 0x1 0x5 0x3 0x0 0x6 0x1 0x6 0x3 0x0 0x6 0x1 0x6>;
					scu-dvfs-tbl-T610-1 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x2 0x3 0x0 0x1 0x1 0x3 0x3 0x0 0x2 0x1 0x4 0x3 0x0 0x3 0x1 0x5 0x3 0x0 0x4 0x1 0x6 0x3 0x0 0x4 0x1 0x6>;
					scu-dvfs-tbl-T610-1-65 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x2 0x3 0x0 0x1 0x1 0x3 0x3 0x0 0x2 0x1 0x4 0x3 0x0 0x3 0x1 0x5 0x3 0x0 0x4 0x1 0x6 0x3 0x0 0x4 0x1 0x6>;
					scu-dvfs-tbl-T610-2 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x2 0x3 0x0 0x1 0x1 0x3 0x3 0x0 0x2 0x1 0x4 0x3 0x0 0x3 0x1 0x5 0x3 0x0 0x4 0x1 0x6 0x3 0x0 0x4 0x1 0x6>;
					scu-dvfs-tbl-T610-2-65 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x3 0x0 0x1 0x1 0x2 0x3 0x0 0x2 0x1 0x3 0x3 0x0 0x3 0x1 0x4 0x3 0x0 0x4 0x1 0x5 0x3 0x0 0x5 0x1 0x6 0x3 0x0 0x5 0x1 0x6>;
					scu-dvfs-tbl-T610-3 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x1 0x1 0x0 0x3 0x0 0x2 0x1 0x2 0x3 0x0 0x3 0x1 0x3 0x3 0x0 0x4 0x1 0x4 0x3 0x0 0x5 0x1 0x5 0x3 0x0 0x6 0x1 0x6 0x3 0x0 0x6 0x1 0x6>;
					scu-dvfs-tbl-T610-3-65 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x1 0x1 0x0 0x3 0x0 0x2 0x1 0x2 0x3 0x0 0x3 0x1 0x3 0x3 0x0 0x4 0x1 0x4 0x3 0x0 0x5 0x1 0x5 0x3 0x0 0x6 0x1 0x6 0x3 0x0 0x6 0x1 0x6>;
					scu-dvfs-tbl-T610-4 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x1 0x1 0x0 0x3 0x0 0x2 0x1 0x2 0x3 0x0 0x3 0x1 0x3 0x3 0x0 0x4 0x1 0x4 0x3 0x0 0x5 0x1 0x5 0x3 0x0 0x6 0x1 0x6 0x3 0x0 0x6 0x1 0x6>;
					scu-dvfs-tbl-T610-4-65 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x1 0x1 0x0 0x3 0x0 0x2 0x1 0x2 0x3 0x0 0x3 0x1 0x3 0x3 0x0 0x4 0x1 0x4 0x3 0x0 0x5 0x1 0x5 0x3 0x0 0x5 0x1 0x5 0x3 0x0 0x5 0x1 0x5>;
					scu-dvfs-tbl-T618 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x3 0x0 0x1 0x1 0x2 0x3 0x0 0x2 0x1 0x3 0x3 0x0 0x3 0x1 0x4 0x3 0x0 0x4 0x1 0x5 0x3 0x0 0x5 0x1 0x6 0x3 0x0 0x6 0x1 0x7>;
					scu-dvfs-tbl-T618-1 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x2 0x3 0x0 0x1 0x1 0x3 0x3 0x0 0x2 0x1 0x4 0x3 0x0 0x3 0x1 0x5 0x3 0x0 0x4 0x1 0x6 0x3 0x0 0x5 0x1 0x7>;
					scu-dvfs-tbl-T618-1-65 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x2 0x3 0x0 0x1 0x1 0x3 0x3 0x0 0x2 0x1 0x4 0x3 0x0 0x3 0x1 0x5 0x3 0x0 0x4 0x1 0x6 0x3 0x0 0x5 0x1 0x7>;
					scu-dvfs-tbl-T618-2 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x3 0x0 0x1 0x1 0x2 0x3 0x0 0x2 0x1 0x3 0x3 0x0 0x3 0x1 0x4 0x3 0x0 0x4 0x1 0x5 0x3 0x0 0x5 0x1 0x6 0x3 0x0 0x6 0x1 0x7>;
					scu-dvfs-tbl-T618-2-65 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x1 0x1 0x0 0x3 0x0 0x2 0x1 0x2 0x3 0x0 0x3 0x1 0x3 0x3 0x0 0x4 0x1 0x4 0x3 0x0 0x5 0x1 0x5 0x3 0x0 0x6 0x1 0x6 0x3 0x0 0x6 0x1 0x6>;
					scu-dvfs-tbl-T700 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x3 0x0 0x1 0x1 0x2 0x3 0x0 0x2 0x1 0x3 0x3 0x0 0x3 0x1 0x4 0x3 0x0 0x4 0x1 0x5 0x3 0x0 0x5 0x1 0x6 0x3 0x0 0x5 0x1 0x6>;
					scu-dvfs-tbl-T700-1 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x2 0x3 0x0 0x0 0x1 0x3 0x3 0x0 0x1 0x1 0x4 0x3 0x0 0x2 0x1 0x5 0x3 0x0 0x3 0x1 0x6 0x3 0x0 0x4 0x1 0x6>;
					scu-dvfs-tbl-T700-1-65 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x2 0x3 0x0 0x0 0x1 0x3 0x3 0x0 0x1 0x1 0x4 0x3 0x0 0x2 0x1 0x5 0x3 0x0 0x3 0x1 0x6 0x3 0x0 0x4 0x1 0x6>;
					scu-dvfs-tbl-T700-2 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x2 0x3 0x0 0x1 0x1 0x3 0x3 0x0 0x2 0x1 0x4 0x3 0x0 0x3 0x1 0x5 0x3 0x0 0x4 0x1 0x6 0x3 0x0 0x5 0x1 0x6>;
					scu-dvfs-tbl-T700-2-65 = <0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x3 0x0 0x0 0x1 0x2 0x3 0x0 0x1 0x1 0x3 0x3 0x0 0x2 0x1 0x4 0x3 0x0 0x3 0x1 0x5 0x3 0x0 0x4 0x1 0x6 0x3 0x0 0x5 0x1 0x6>;
					tuning-func-cfg = <0x18 0x1>;
					work-index-cfg = <0x22c 0xf>;

					ace-dev {
						device-name = "ace";
						div-get = <0x38 0x19 0x7>;
						phandle = <0x89>;
						sel-get = <0x38 0x14 0x3>;
						vol-get = <0x30 0xc 0x7>;
					};

					scu-dev {
						device-name = "scu";
						dfs-idle-disable = <0x1c 0x4 0x1>;
						div-get = <0x38 0x16 0x7>;
						phandle = <0x88>;
						sel-get = <0x38 0x14 0x3>;
						vol-get = <0x30 0xc 0x7>;
					};
				};
			};

			djtag@324e0000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "enable", "tck";
				clocks = <0x4 0x2 0x4 0x1>;
				compatible = "sprd,djtag";
				hwlock-names = "djtag";
				hwlocks = <0x45 0xa>;
				phandle = <0x140>;
				reg = <0x0 0x324e0000 0x0 0x1000>;
				syscon-names = "soft_rst";
				syscons = <0xb 0x130 0x400>;

				aon-busmonitor@8 {
					compatible = "sprd,sharkl5pro-busmonitor";
					interrupts = <0x0 0x51 0x4>;
					reg = <0x8>;
					sprd,bm-config = <0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1>;
					sprd,bm-dap = <0x0 0x1 0x2 0x3 0x4 0x5>;
					sprd,bm-id = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
					sprd,bm-name = "AP", "WTLCP", "AUDCP", "PUBCP", "USBOTG", "CM4";
					sprd,bm-num = <0x6>;
					sprd,bm-ranges = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
					sprd,bm-type = <0x1 0x1 0x1 0x1 0x1 0x1>;
				};
			};

			gpio@32000000 {
				#gpio-cells = <0x2>;
				#interrupt-cells = <0x2>;
				compatible = "sprd,sharkl5pro-eic-debounce", "sprd,sharkl5-eic-debounce";
				gpio-controller;
				interrupt-controller;
				interrupts = <0x0 0x48 0x4>;
				phandle = <0x117>;
				reg = <0x0 0x32020000 0x0 0x80 0x0 0x32030000 0x0 0x80 0x0 0x32230000 0x0 0x80 0x0 0x32270000 0x0 0x80>;
			};

			gpio@32000080 {
				#gpio-cells = <0x2>;
				#interrupt-cells = <0x2>;
				compatible = "sprd,sharkl5pro-eic-latch", "sprd,sharkl5-eic-latch";
				gpio-controller;
				interrupt-controller;
				interrupts = <0x0 0x48 0x4>;
				phandle = <0x118>;
				reg = <0x0 0x32020080 0x0 0x20 0x0 0x32030080 0x0 0x20 0x0 0x32230080 0x0 0x20 0x0 0x32270080 0x0 0x20>;
			};

			gpio@320000a0 {
				#gpio-cells = <0x2>;
				#interrupt-cells = <0x2>;
				compatible = "sprd,sharkl5pro-eic-async", "sprd,sharkl5-eic-async";
				gpio-controller;
				interrupt-controller;
				interrupts = <0x0 0x48 0x4>;
				phandle = <0x119>;
				reg = <0x0 0x320200a0 0x0 0x20 0x0 0x320300a0 0x0 0x20 0x0 0x322300a0 0x0 0x20 0x0 0x322700a0 0x0 0x20>;
			};

			gpio@320000c0 {
				#gpio-cells = <0x2>;
				#interrupt-cells = <0x2>;
				compatible = "sprd,sharkl5pro-eic-sync", "sprd,sharkl5-eic-sync";
				gpio-controller;
				interrupt-controller;
				interrupts = <0x0 0x48 0x4>;
				phandle = <0x11a>;
				reg = <0x0 0x320200c0 0x0 0x20 0x0 0x320300c0 0x0 0x20 0x0 0x322300c0 0x0 0x20 0x0 0x322700c0 0x0 0x20>;
			};

			gpio@32070000 {
				#gpio-cells = <0x2>;
				#interrupt-cells = <0x2>;
				compatible = "sprd,sharkl5Pro-gpio", "sprd,sharkl5-gpio";
				gpio-controller;
				interrupt-controller;
				interrupts = <0x0 0x3d 0x4>;
				phandle = <0x91>;
				reg = <0x0 0x32070000 0x0 0x10000>;
			};

			hsphy@323b0000 {
				#phy-cells = <0x0>;
				compatible = "sprd,sharkl5-phy", "sprd,sharkl5pro-phy";
				extcon = <0x8f>;
				io-channel-names = "dp", "dm";
				io-channels = <0x4f 0x1e 0x4f 0x1f>;
				phandle = <0x93>;
				sprd,syscon-anag2 = <0x8d>;
				sprd,syscon-enable = <0xb>;
				sprd,vdd-voltage = <0x325aa0>;
				vdd-supply = <0x8e>;
			};

			hwspinlock@327f0000 {
				#hwlock-cells = <0x1>;
				clock-names = "enable";
				clocks = <0x4 0x19>;
				compatible = "sprd,hwspinlock-r3p0", "sprd,sharkl5pro-hwspinlock";
				phandle = <0x45>;
				reg = <0x0 0x327f0000 0x0 0x10000>;
			};

			i2c@32060000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-frequency = <0x61a80>;
				clock-names = "source", "enable", "i2c", "clk_hw_i2c";
				clocks = <0x1e 0x4 0x24 0x46 0x11>;
				compatible = "sprd,sharkl5pro-hw-i2c";
				interrupts = <0x0 0x44 0x4>;
				phandle = <0x11b>;
				reg = <0x0 0x32060000 0x0 0x1000>;
				sprd,hw-channels = <0x5 0x6002 0x7 0x6000>;
				status = "disabled";
			};

			mailbox@320a0000 {
				compatible = "sprd,mailbox";
				interrupts = <0x0 0x52 0x4 0x0 0x53 0x4 0x0 0x54 0x4>;
				phandle = <0x11c>;
				reg = <0x0 0x320a0000 0x0 0x8000 0x0 0x320a8000 0x0 0x8000>;
				sprd,core-cnt = <0x7>;
				sprd,sensor = <0x6>;
				sprd,version = <0x3>;
				syscon-names = "clk";
				syscons = <0xb 0x4 0x4>;
			};

			modem-dbg-log@324f0000 {
				clock-names = "serdes_eb", "mm_eb", "ana_eb", "dphy_cfg_eb", "dphy_ref_eb", "dsi_csi_test_eb", "cphy_cfg_eb";
				clocks = <0x4 0x38 0x4 0x7 0x4 0x1b 0x4 0xe 0x4 0xf 0x4 0x4b 0x4 0x61>;
				compatible = "sprd,dbg-log-sharkl5", "sprd,dbg-log-sharkl5pro";
				mipi-switch-en-gpios = <0x91 0x37 0x0>;
				mipi-switch-mode-gpios = <0x91 0x8 0x0>;
				phandle = <0x141>;
				reg = <0x0 0x324f0000 0x0 0x4000>;
				sprd,ch-index = <0xf 0x1 0x0 0x2 0x3 0x4>;
				sprd,ch-name = "TRAINING", "WTL", "MADR", "TPIU", "DBUS", "WCN";
				sprd,dcfix;
				sprd,mm;
				sprd,syscon-dsi-apb = <0xc>;
				sprd,syscon-mm-ahb = <0x3>;
				status = "okay";
				vddio-supply = <0x90>;
			};

			pinctrl@32450000 {
				compatible = "sprd,sharkl5Pro-pinctrl";
				phandle = <0xf0>;
				reg = <0x0 0x32450000 0x0 0x10000>;

				ap-iis0-3 {
					phandle = <0x43>;
					pins = "SHARKL5PRO_IIS_INF3_SYS_SEL";
					sprd,control = <0x0>;
				};

				vbc-iis-to-aon-usb {
					phandle = <0x3c>;
					pins = "SHARKL5PRO_VBC_IIS_INF_SYS_SEL";
					sprd,control = <0x1>;
				};

				vbc-iis-to-pad {
					phandle = <0x3b>;
					pins = "SHARKL5PRO_VBC_IIS_INF_SYS_SEL";
					sprd,control = <0x0>;
				};

				vbc-iis0-3 {
					phandle = <0x3f>;
					pins = "SHARKL5PRO_IIS_INF3_SYS_SEL";
					sprd,control = <0xb>;
				};

				vbc-iis1-3 {
					phandle = <0x40>;
					pins = "SHARKL5PRO_IIS_INF3_SYS_SEL";
					sprd,control = <0xc>;
				};

				vbc-iis2-3 {
					phandle = <0x41>;
					pins = "SHARKL5PRO_IIS_INF3_SYS_SEL";
					sprd,control = <0xd>;
				};

				vbc-iis3-0 {
					phandle = <0x39>;
					pins = "SHARKL5PRO_IIS_INF0_SYS_SEL";
					sprd,control = <0xe>;
				};

				vbc-iis3-3 {
					phandle = <0x42>;
					pins = "SHARKL5PRO_IIS_INF3_SYS_SEL";
					sprd,control = <0xe>;
				};

				vbc-iism0-0 {
					phandle = <0x3a>;
					pins = "SHARKL5PRO_IIS_INF0_SYS_SEL";
					sprd,control = <0xf>;
				};

				vbc-iism0-1 {
					phandle = <0x3d>;
					pins = "SHARKL5PRO_IIS_INF1_SYS_SEL";
					sprd,control = <0xf>;
				};

				vbc-iism0-3 {
					phandle = <0x3e>;
					pins = "SHARKL5PRO_IIS_INF3_SYS_SEL";
					sprd,control = <0xf>;
				};
			};

			pwm@32260000 {
				#pwm-cells = <0x2>;
				clock-names = "clk_parent", "clk_pwm0", "clk_pwm0_eb", "clk_pwm1", "clk_pwm1_eb", "clk_pwm2", "clk_pwm2_eb", "clk_pwm3", "clk_pwm3_eb";
				clocks = <0x1e 0x46 0x6 0x4 0x32 0x46 0x7 0x4 0x33 0x46 0x8 0x4 0x34 0x46 0x9 0x4 0x35>;
				compatible = "sprd,sharkl5pro-pwm", "sprd,sharkl5-pwm";
				phandle = <0x13e>;
				reg = <0x0 0x32260000 0x0 0x10000>;
				status = "okay";
			};

			soc-sensor@17 {
				#thermal-sensor-cells = <0x1>;
				compatible = "sprd,soc-thermal";
				cutoff = <0x0>;
				k-d = <0x0>;
				k-i = <0x1>;
				k-po = <0x0>;
				k-pu = <0x0>;
				phandle = <0xe5>;
				sensor-names = "cluster0-thmzone", "cluster1-thmzone";
			};

			spi@32100000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "sprd,sharkl5-adi", "sprd,sharkl5pro-adi";
				phandle = <0x11d>;
				reg = <0x0 0x32100000 0x0 0x100000>;

				pmic@0 {
					#address-cells = <0x1>;
					#interrupt-cells = <0x2>;
					#size-cells = <0x0>;
					compatible = "sprd,sc2730";
					interrupt-controller;
					interrupts = <0x0 0xad 0x4>;
					phandle = <0x47>;
					reg = <0x0>;
					spi-max-frequency = <0x18cba80>;

					adc@504 {
						#io-channel-cells = <0x1>;
						compatible = "sprd,sc27xx-adc", "sprd,sc2730-adc";
						hwlocks = <0x45 0x4>;
						interrupt-parent = <0x47>;
						interrupts = <0x0 0x4>;
						nvmem-cell-names = "big_scale_calib", "small_scale_calib";
						nvmem-cells = <0x4b 0x4c>;
						phandle = <0x4f>;
						reg = <0x504>;
					};

					audio-codec@1000 {
						#sound-dai-cells = <0x1>;
						compatible = "sprd,sc2730-audio-codec", "sprd,sc27xx-audio-codec";
						digital-codec = <0x56>;
						fixed-sample-rate = <0xbb80 0xbb80 0xbb80>;
						hp-use-inter-pa = <0x1>;
						nvmem-cell-names = "aud_pabst_vcal_efuse", "neg_cp_efuse", "fgu_4p2_efuse";
						nvmem-cells = <0x54 0x55 0x4e>;
						phandle = <0xde>;
						reg = <0x1000>;
						sprd,syscon-pmu-apb = <0x2>;
						status = "okay";
					};

					efuse@300 {
						#address-cells = <0x1>;
						#size-cells = <0x1>;
						compatible = "sprd,sc27xx-efuse", "sprd,sc2730-efuse";
						hwlocks = <0x45 0xc>;
						reg = <0x300>;

						calib@0 {
							phandle = <0x4b>;
							reg = <0x24 0x2>;
						};

						calib@1 {
							phandle = <0x4c>;
							reg = <0x26 0x2>;
						};

						calib@14 {
							phandle = <0x4a>;
							reg = <0x28 0x2>;
						};

						calib@16 {
							phandle = <0xd7>;
							reg = <0x2c 0x2>;
						};

						calib@1e {
							phandle = <0x53>;
							reg = <0x1e 0x2>;
						};

						calib@2 {
							phandle = <0x52>;
							reg = <0x2 0x2>;
						};

						calib@20 {
							phandle = <0x54>;
							reg = <0x20 0x2>;
						};

						calib@22 {
							phandle = <0x55>;
							reg = <0x22 0x2>;
						};

						calib@3 {
							phandle = <0x4e>;
							reg = <0x6 0x2>;
						};

						calib@6 {
							phandle = <0x51>;
							reg = <0x6 0x2>;
						};

						calib@d1 {
							phandle = <0x48>;
							reg = <0x1a 0x2>;
						};

						calib@d2 {
							phandle = <0x49>;
							reg = <0x1a 0x2>;
						};
					};

					fchg@400 {
						compatible = "sprd,sc27xx-fast-chg", "sprd,sc2730-fast-charger";
						interrupt-parent = <0x47>;
						interrupts = <0x5 0x4>;
						nvmem-cell-names = "fchg_cur_calib";
						nvmem-cells = <0x4a>;
						phandle = <0x11f>;
						reg = <0x400>;
						status = "disabled";
					};

					fgu@c00 {
						bat-detect-gpio = <0x4d 0x3 0x0>;
						compatible = "sprd,sc27xx-fgu", "sprd,sc2730-fgu";
						interrupt-parent = <0x47>;
						interrupts = <0x3 0x4>;
						io-channel-names = "bat-temp", "charge-vol";
						io-channels = <0x4f 0x0 0x4f 0xe>;
						nvmem-cell-names = "fgu_calib";
						nvmem-cells = <0x4e>;
						phandle = <0x120>;
						reg = <0xc00>;
					};

					gpio@280 {
						#gpio-cells = <0x2>;
						#interrupt-cells = <0x2>;
						compatible = "sprd,sc27xx-eic", "sprd,sc2730-eic";
						gpio-controller;
						interrupt-controller;
						interrupt-parent = <0x47>;
						interrupts = <0x4 0x4>;
						phandle = <0x4d>;
						reg = <0x280>;
					};

					hw_reset@1bc0 {
						compatible = "sprd,sc27xx-7sreset", "sprd,sc2730-7sreset";
						reg = <0x1bf8 0x1bc0>;
					};

					led-controller@180 {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						compatible = "sprd,sc27xx-bltc", "sprd,sc2730-bltc";
						reg = <0x180>;

						led@0 {
							label = "red";
							reg = <0x0>;
						};

						led@1 {
							label = "green";
							reg = <0x1>;
						};

						led@2 {
							label = "blue";
							reg = <0x2>;
						};
					};

					pd@e00 {
						compatible = "sprd,sc27xx-pd", "sprd,sc2730-pd";
						extcon = <0x50>;
						interrupt-parent = <0x47>;
						interrupts = <0x9 0x4>;
						nvmem-cell-names = "pdrc_calib", "pddelta_calib", "pdref_calib";
						nvmem-cells = <0x51 0x52 0x53>;
						phandle = <0x121>;
						reg = <0xe00 0x380>;
						status = "disabled";
					};

					power-controller@1800 {
						compatible = "sprd,sc27xx-regulator", "sprd,sc2730-regulator";

						DCDC_CORE {
							phandle = <0x123>;
							regulator-always-on;
							regulator-max-microvolt = <0x185dcb>;
							regulator-min-microvolt = <0x30d40>;
							regulator-name = "vddcore";
							regulator-ramp-delay = <0x61a8>;
						};

						DCDC_CPU {
							phandle = <0x122>;
							regulator-always-on;
							regulator-max-microvolt = <0x185dcb>;
							regulator-min-microvolt = <0x30d40>;
							regulator-name = "vddcpu";
							regulator-ramp-delay = <0x61a8>;
						};

						DCDC_GEN0 {
							phandle = <0x127>;
							regulator-always-on;
							regulator-max-microvolt = <0x24c881>;
							regulator-min-microvolt = <0x129da0>;
							regulator-name = "vddgen0";
							regulator-ramp-delay = <0x61a8>;
						};

						DCDC_GEN1 {
							phandle = <0x128>;
							regulator-always-on;
							regulator-max-microvolt = <0x1914e6>;
							regulator-min-microvolt = <0xcf850>;
							regulator-name = "vddgen1";
							regulator-ramp-delay = <0x61a8>;
						};

						DCDC_GPU {
							phandle = <0x16>;
							regulator-always-on;
							regulator-max-microvolt = <0x185dcb>;
							regulator-min-microvolt = <0x30d40>;
							regulator-name = "vddgpu";
							regulator-ramp-delay = <0x61a8>;
						};

						DCDC_MEM {
							phandle = <0x125>;
							regulator-always-on;
							regulator-max-microvolt = <0x185196>;
							regulator-min-microvolt = <0x61a80>;
							regulator-name = "vddmem";
							regulator-ramp-delay = <0x61a8>;
						};

						DCDC_MEMQ {
							phandle = <0x126>;
							regulator-always-on;
							regulator-max-microvolt = <0x185dcb>;
							regulator-min-microvolt = <0x61a80>;
							regulator-name = "vddmemq";
							regulator-ramp-delay = <0x61a8>;
						};

						DCDC_MODEM {
							phandle = <0x124>;
							regulator-always-on;
							regulator-max-microvolt = <0x185dcb>;
							regulator-min-microvolt = <0x30d40>;
							regulator-name = "vddmodem";
							regulator-ramp-delay = <0x61a8>;
						};

						DCDC_SRAM {
							phandle = <0x129>;
							regulator-always-on;
							regulator-max-microvolt = <0x185dcb>;
							regulator-min-microvolt = <0x30d40>;
							regulator-name = "vddsram";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_AVDD12 {
							phandle = <0x130>;
							regulator-always-on;
							regulator-max-microvolt = <0x14d408>;
							regulator-min-microvolt = <0xdbba0>;
							regulator-name = "avdd12";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_AVDD18 {
							phandle = <0x12a>;
							regulator-always-on;
							regulator-max-microvolt = <0x1b8ac8>;
							regulator-min-microvolt = <0x11edd8>;
							regulator-name = "avdd18";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDD18_DCXO {
							phandle = <0x137>;
							regulator-always-on;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vdd18_dcxo";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDD28 {
							phandle = <0x135>;
							regulator-always-on;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vdd28";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDCAMA0 {
							phandle = <0x131>;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vddcama0";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDCAMA1 {
							phandle = <0x132>;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vddcama1";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDCAMD0 {
							phandle = <0x12e>;
							regulator-max-microvolt = <0x14d408>;
							regulator-min-microvolt = <0xdbba0>;
							regulator-name = "vddcamd0";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDCAMD1 {
							phandle = <0x12d>;
							regulator-max-microvolt = <0x14d408>;
							regulator-min-microvolt = <0xdbba0>;
							regulator-name = "vddcamd1";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDCAMIO {
							phandle = <0x90>;
							regulator-max-microvolt = <0x1bec70>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vddcamio";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDCAMMOT {
							phandle = <0x133>;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vddcammot";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDEMMCCORE {
							phandle = <0x21>;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vddemmccore";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDKPLED {
							phandle = <0x13b>;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vddkpled";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDLDO0 {
							phandle = <0x138>;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vddldo0";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDLDO1 {
							phandle = <0x139>;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vddldo1";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDLDO2 {
							phandle = <0x13a>;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vddldo2";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDRF18 {
							phandle = <0x12b>;
							regulator-always-on;
							regulator-max-microvolt = <0x1b8ac8>;
							regulator-min-microvolt = <0x11edd8>;
							regulator-name = "vddrf18";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDRF1V25 {
							phandle = <0x12f>;
							regulator-always-on;
							regulator-max-microvolt = <0x14d408>;
							regulator-min-microvolt = <0xdbba0>;
							regulator-name = "vddrf1v25";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDSDCORE {
							phandle = <0x22>;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vddsdcore";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDSDIO {
							phandle = <0x23>;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vddsdio";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDSIM2 {
							phandle = <0x134>;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vddsim2";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDUSB33 {
							phandle = <0x8e>;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vddusb33";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDWCN {
							phandle = <0x12c>;
							regulator-max-microvolt = <0x1c2708>;
							regulator-min-microvolt = <0xdbba0>;
							regulator-name = "vddwcn";
							regulator-ramp-delay = <0x61a8>;
						};

						LDO_VDDWIFIPA {
							phandle = <0x136>;
							regulator-max-microvolt = <0x393870>;
							regulator-min-microvolt = <0x124f80>;
							regulator-name = "vddwifipa";
							regulator-ramp-delay = <0x61a8>;
						};
					};

					poweroff@1820 {
						compatible = "sprd,sc27xx-poweroff", "sprd,sc2730-poweroff";
						reg = <0x1820>;
					};

					rtc@200 {
						compatible = "sprd,sc27xx-rtc", "sprd,sc2730-rtc";
						interrupt-parent = <0x47>;
						interrupts = <0x1 0x4>;
						reg = <0x200>;
					};

					syscon@1800 {
						compatible = "sprd,sc27xx-syscon";
						reg = <0x1800 0x1ba0 0x1b98>;
					};

					tsensor@1b34 {
						#thermal-sensor-cells = <0x1>;
						compatible = "sprd,sc27xx-tsensor", "sprd,sc2730-tsensor";
						phandle = <0xef>;
						reg = <0x1b34>;

						osc-tsensor@0 {
							phandle = <0x13c>;
							reg = <0x0>;
						};

						tout-tsensor@1 {
							phandle = <0x13d>;
							reg = <0x1>;
						};
					};

					typec@380 {
						compatible = "sprd,sc27xx-typec", "sprd,sc2730-typec";
						interrupt-parent = <0x47>;
						interrupts = <0x8 0x4>;
						mode = <0x2>;
						nvmem-cell-names = "typec_cc1_cal", "typec_cc2_cal";
						nvmem-cells = <0x48 0x49>;
						phandle = <0x50>;
						reg = <0x380>;
						status = "okay";
					};

					vibrator@1b90 {
						compatible = "sprd,sc27xx-vibrator", "sprd,sc2730-vibrator";
						reg = <0x1b90>;
					};

					watchdog@40 {
						compatible = "sprd,sc2730-wdt", "sprd,sc27xx-wdt";
						phandle = <0x11e>;
						reg = <0x40>;
					};
				};
			};

			thermal@32200000 {
				#thermal-sensor-cells = <0x1>;
				clock-names = "enable";
				clocks = <0x4 0x20>;
				compatible = "sprd,sharkl5-thermal", "sprd,sharkl5pro-thermal";
				nvmem-cell-names = "thm_sign_cal", "thm_ratio_cal";
				nvmem-cells = <0x57 0x58>;
				phandle = <0xea>;
				reg = <0x0 0x32200000 0x0 0x10000>;

				ank0-sensor@3 {
					nvmem-cell-names = "sen_delta_cal";
					nvmem-cells = <0x5c>;
					reg = <0x3>;
				};

				ank1-sensor@4 {
					nvmem-cell-names = "sen_delta_cal";
					nvmem-cells = <0x5d>;
					reg = <0x4>;
				};

				prometheus6-sensor0@0 {
					nvmem-cell-names = "sen_delta_cal";
					nvmem-cells = <0x59>;
					reg = <0x0>;
				};

				prometheus6-sensor1@1 {
					nvmem-cell-names = "sen_delta_cal";
					nvmem-cells = <0x5a>;
					reg = <0x1>;
				};

				prometheus7-sensor@2 {
					nvmem-cell-names = "sen_delta_cal";
					nvmem-cells = <0x5b>;
					reg = <0x2>;
				};
			};

			thermal@32210000 {
				#thermal-sensor-cells = <0x1>;
				clock-names = "enable";
				clocks = <0x4 0x21>;
				compatible = "sprd,sharkl5-thermal", "sprd,sharkl5pro-thermal";
				nvmem-cell-names = "thm_sign_cal", "thm_ratio_cal";
				nvmem-cells = <0x5e 0x5f>;
				phandle = <0xeb>;
				reg = <0x0 0x32210000 0x0 0x10000>;

				ank2-sensor@1 {
					nvmem-cell-names = "sen_delta_cal";
					nvmem-cells = <0x61>;
					reg = <0x1>;
				};

				ank3-sensor@2 {
					nvmem-cell-names = "sen_delta_cal";
					nvmem-cells = <0x62>;
					reg = <0x2>;
				};

				ank4-sensor@3 {
					nvmem-cell-names = "sen_delta_cal";
					nvmem-cells = <0x63>;
					reg = <0x3>;
				};

				ank5-sensor@4 {
					nvmem-cell-names = "sen_delta_cal";
					nvmem-cells = <0x64>;
					reg = <0x4>;
				};

				cputop-sensor@5 {
					nvmem-cell-names = "sen_delta_cal";
					nvmem-cells = <0x65>;
					reg = <0x5>;
				};

				gpu-sensor@0 {
					nvmem-cell-names = "sen_delta_cal";
					nvmem-cells = <0x60>;
					reg = <0x0>;
				};
			};

			thermal@32220000 {
				#thermal-sensor-cells = <0x1>;
				clock-names = "enable";
				clocks = <0x4 0x22>;
				compatible = "sprd,sharkl5-thermal", "sprd,sharkl5pro-thermal";
				nvmem-cell-names = "thm_sign_cal", "thm_ratio_cal";
				nvmem-cells = <0x66 0x67>;
				phandle = <0xec>;
				reg = <0x0 0x32220000 0x0 0x10000>;

				gpuaank2-sensor@0 {
					nvmem-cell-names = "sen_delta_cal";
					nvmem-cells = <0x68>;
					reg = <0x0>;
				};
			};

			timer@32040000 {
				compatible = "sprd,sysfrt-timer";
				reg = <0x0 0x32040000 0x0 0x10>;
			};

			timer@32050000 {
				clocks = <0x92>;
				compatible = "sprd,sharkl5Pro-timer";
				interrupts = <0x0 0x47 0x4>;
				reg = <0x0 0x32050000 0x0 0x20>;
			};

			timer@32050020 {
				clocks = <0x92>;
				compatible = "sprd,sharkl5Pro-suspend-timer";
				reg = <0x0 0x32050020 0x0 0x20>;
			};

			timer@322e0000 {
				compatible = "sprd,syst-timer";
				reg = <0x0 0x322e0000 0x0 0x10>;
			};

			topdvfsctrl@322a0000 {
				compatible = "sprd,sharkl5pro-topdvfs", "syscon";
				cpu-dcdc-cells = <0x69 0x6a>;
				device-dcdc-cells = <0x6b 0x6c>;
				module-enable-cfg = <0x4 0x7>;
				phandle = <0x75>;
				reg = <0x0 0x322a0000 0x0 0x8000>;
				sprd,syscon-enable = <0xb>;

				dcdc-cpu0 {
					dcdc-dvfs-enable = <0x68 0x14 0x1>;
					dcdc-idle-voltage = <0x16c 0x3 0x7 0x6>;
					dcdc-judge-vol-sw = <0x68 0x1 0x7 0x0>;
					dcdc-subsys-tune-enable = <0x150 0x6 0x1>;
					dcdc-supply-mode-cfg = <0x6d>;
					phandle = <0x69>;
					syscon-names = "dvfs-blk-dcdc-sd";
					syscons = <0x2 0x4fc 0x1>;
				};

				dcdc-cpu1 {
					dcdc-dvfs-enable = <0x94 0x0 0x1>;
					dcdc-idle-voltage = <0x16c 0x0 0x7 0x5>;
					dcdc-judge-vol-sw = <0x138 0xf 0x7 0x0>;
					dcdc-subsys-tune-enable = <0x150 0x7 0x1>;
					dcdc-supply-mode-cfg = <0x6e>;
					phandle = <0x6a>;
					syscon-names = "dvfs-blk-dcdc-sd";
					syscons = <0x2 0x4fc 0x2>;
				};

				dcdc-mm {
					dcdc-dvfs-enable = <0x18 0x14 0x1>;
					dcdc-judge-vol-sw = <0x18 0x1 0x7 0x0>;
					dcdc-subsys-cells = <0x6f 0x70 0x71>;
					phandle = <0x6b>;

					audcp-sys {
						dcdc-subsys-tune-enable = <0x150 0x5 0x1>;
						phandle = <0x6f>;
					};

					gpu-sys {
						dcdc-subsys-tune-enable = <0x150 0x1 0x1>;
						phandle = <0x70>;
					};

					mm-sys {
						dcdc-subsys-tune-enable = <0x150 0x2 0x1>;
						phandle = <0x71>;
					};
				};

				dcdc-modem {
					dcdc-dvfs-enable = <0x3c 0x14 0x1>;
					dcdc-judge-vol-sw = <0x3c 0x1 0x7 0x0>;
					dcdc-subsys-cells = <0x72 0x73 0x74>;
					phandle = <0x6c>;

					ap-sys {
						dcdc-subsys-tune-enable = <0x150 0x0 0x1>;
						phandle = <0x74>;
					};

					pubcp-sys {
						dcdc-subsys-tune-enable = <0x150 0x4 0x0>;
						phandle = <0x72>;
					};

					wtlcp-sys {
						dcdc-subsys-tune-enable = <0x150 0x3 0x0>;
						phandle = <0x73>;
					};
				};

				dvfs-dcdc-cpu0-supply {
					.compatible = "sharkl5pro-dcdc_cpu0";
					phandle = <0x6d>;
				};

				dvfs-dcdc-cpu1-supply {
					.compatible = "sharkl5pro-dcdc_cpu1";
					phandle = <0x6e>;
				};
			};

			usb@5fff0000 {
				clock-names = "core_clk";
				clocks = <0x4 0x17>;
				compatible = "sprd,sharkl5-musb", "sprd,sharkl5pro-musb";
				dr-mode = "peripheral";
				interrupt-names = "mc";
				interrupts = <0x0 0x45 0x4>;
				multipoint = "true";
				phandle = <0x142>;
				phy-names = "usb";
				reg = <0x0 0x5fff0000 0x0 0x2000>;
				usb-phy = <0x93>;
				wakeup-source;
			};

			watchdog@322f0000 {
				clock-names = "enable", "rtc_enable";
				clocks = <0x4 0x37 0x4 0x41>;
				compatible = "sprd,wdt-r2p0-fiq";
				interrupts = <0x0 0x4f 0x4>;
				reg = <0x0 0x322f0000 0x0 0x10000>;
				timeout-sec = <0xc>;
			};
		};

		aonapb-gate {
			#clock-cells = <0x1>;
			clocks = <0x1e>;
			compatible = "sprd,sharkl5pro-aon-gate";
			phandle = <0x4>;
			sprd,syscon = <0xb>;
		};

		ap-ahb {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "simple-bus";
			ranges;

			dma-controller@20000000 {
				#dma-cells = <0x1>;
				#dma-channels = <0x1c>;
				clock-names = "enable";
				clocks = <0x24 0x4>;
				compatible = "sprd,sharkl5-dma", "sprd,sharkl5pro-dma";
				interrupts = <0x0 0x18 0x4>;
				phandle = <0xdf>;
				reg = <0x0 0x20000000 0x0 0x4000>;
			};

			dphy {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "sprd,dsi-phy";
				phandle = <0x115>;
				reg = <0x0 0x20400000 0x0 0x1000>;
				sprd,ip = "sprd,megacores-sharkl5";
				sprd,mipi-drive-capability = <0x7>;
				sprd,soc = "sharkl5Pro";
				status = "okay";
				syscon-names = "enable", "power";
				syscons = <0x25 0x40 0x3 0x2 0x35c 0x8>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x2e>;
						remote-endpoint = <0x2f>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x2c>;
						remote-endpoint = <0x30>;
					};
				};
			};

			dpu@20300000 {
				clock-names = "clk_src_96m", "clk_src_128m", "clk_src_153m6", "clk_src_192m", "clk_src_204m8", "clk_src_256m", "clk_src_273m", "clk_src_307m2", "clk_src_384m", "clk_dpu_core", "clk_dpu_dpi", "clk_ap_ahb_disp_eb", "dsi_div6clk_gate";
				clocks = <0x7 0x4 0x7 0xa 0x7 0xf 0x7 0x3 0x28 0x7 0x9 0x29 0x7 0xc 0x7 0x2 0x1d 0x17 0x1d 0x18 0x24 0x1 0x2a 0x0>;
				compatible = "sprd,display-processor";
				dma-coherent;
				interrupts = <0x0 0x1b 0x4>;
				iommus = <0x26>;
				phandle = <0x112>;
				reg = <0x0 0x20300000 0x0 0x1000>;
				sprd,ip = "dpu-r4p0";
				sprd,qos = <0x27>;
				sprd,soc = "sharkl5Pro";
				status = "okay";
				syscon-names = "reset", "qos";
				syscons = <0x25 0x4 0x2 0x25 0xbc 0xff>;

				port {
					phandle = <0xe2>;

					endpoint {
						phandle = <0x2d>;
						remote-endpoint = <0x2b>;
					};
				};
			};

			dsi@20400000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "clk_ap_ahb_dsi_eb";
				clocks = <0x24 0x0>;
				compatible = "sprd,dsi-host";
				interrupts = <0x0 0x1e 0x4 0x0 0x1f 0x4>;
				phandle = <0x113>;
				reg = <0x0 0x20400000 0x0 0x1000>;
				sprd,ip = "sprd,dsi-ctrl", "r3p1";
				sprd,soc = "sharkl5Pro";
				status = "okay";
				syscon-names = "reset";
				syscons = <0x25 0x4 0x1>;

				panel {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "sprd,generic-mipi-panel";
					phandle = <0x114>;
					reg = <0x0>;

					port@1 {
						reg = <0x1>;

						endpoint {
							phandle = <0x2f>;
							remote-endpoint = <0x2e>;
						};
					};
				};

				ports {
					#address-cells = <0x1>;
					#size-cells = <0x0>;

					port@0 {
						reg = <0x0>;

						endpoint {
							phandle = <0x30>;
							remote-endpoint = <0x2c>;
						};
					};

					port@1 {
						reg = <0x1>;

						endpoint {
							phandle = <0x2b>;
							remote-endpoint = <0x2d>;
						};
					};
				};
			};

			gsp@20300000 {
				clock-names = "clk_dpu_core_src", "clk_dpu_core", "clk_ap_ahb_disp_eb";
				clocks = <0x7 0x2 0x1d 0x17 0x24 0x1>;
				compatible = "sprd,gsp-core";
				core-id = <0x0>;
				interrupts = <0x0 0x1a 0x4>;
				iommus = <0x26>;
				kcfg-num = <0x10>;
				phandle = <0xd6>;
				reg = <0x0 0x20300000 0x0 0x2000>;
			};

			iommu@20300800 {
				#iommu-cells = <0x0>;
				compatible = "sprd,iommuvau-dispc";
				phandle = <0x26>;
				reg = <0x0 0x20300800 0x0 0x80>;
				reg_name = "mmu_reg";
				sprd,iova-base = <0x30000000>;
				sprd,iova-size = <0x10000000>;
				status = "okay";
			};

			iommu@20500000 {
				#iommu-cells = <0x0>;
				compatible = "sprd,iommuvau-vsp";
				phandle = <0x31>;
				reg = <0x0 0x20500000 0x0 0x80>;
				reg_name = "mmu_reg";
				sprd,iova-base = <0x20000000>;
				sprd,iova-size = <0x10000000>;
				status = "okay";
			};

			iommu@20600000 {
				#iommu-cells = <0x0>;
				compatible = "sprd,iommuvau-epp";
				phandle = <0x33>;
				reg = <0x0 0x20600000 0x0 0x400>;
				reg_name = "mmu_reg";
				sprd,iova-base = <0x80000000>;
				sprd,iova-size = <0x20000000>;
				status = "okay";
			};

			iommu@20700000 {
				#iommu-cells = <0x0>;
				compatible = "sprd,iommuvau-edp";
				phandle = <0x34>;
				reg = <0x0 0x20700000 0x0 0x400>;
				reg_name = "mmu_reg";
				sprd,iova-base = <0x80000000>;
				sprd,iova-size = <0x20000000>;
				status = "okay";
			};

			iommu@20800000 {
				#iommu-cells = <0x0>;
				compatible = "sprd,iommuvau-idma";
				phandle = <0x35>;
				reg = <0x0 0x20800000 0x0 0x400>;
				reg_name = "mmu_reg";
				sprd,iova-base = <0x80000000>;
				sprd,iova-size = <0x20000000>;
				status = "okay";
			};

			iommu@20a00000 {
				#iommu-cells = <0x0>;
				compatible = "sprd,iommuvau-vdma";
				phandle = <0x36>;
				reg = <0x0 0x20a00000 0x0 0x400>;
				reg_name = "mmu_reg";
				sprd,iova-base = <0x80000000>;
				sprd,iova-size = <0x20000000>;
				status = "okay";
			};

			vdsp {
				clock-names = "vdsp_clk_set", "vdsp_clk_512";
				clocks = <0x1d 0x1c 0x7 0x8>;
				compatible = "sprd,sharkl5pro-vdsp";
				device-irq = <0x0 0x4 0x1>;
				device-irq-host-offset = <0x0>;
				device-irq-mode = <0x1>;
				firmware-name = "vdsp_firmware.bin";
				host-irq = <0x8 0x0>;
				host-irq-mode = <0x1>;
				interrupts = <0x0 0xa9 0x4>;
				iommus = <0x33 0x34 0x35 0x36>;
				queue-priority = <0x7 0x8 0x9>;
				ranges = <0x0 0xbc000000 0x0 0xbc000000 0x0 0x1000000 0x0 0x80000000 0x0 0x80000000 0x0 0x80000>;
				reg = <0x0 0x20100000 0x0 0x10000 0x0 0x20900000 0x0 0x10000 0x0 0x327e0000 0x0 0x10000 0x0 0x71700000 0x0 0x10000>;
				status = "okay";
				vdsp-qos = <0x37>;
			};

			vdsp_sipc {
				compatible = "sprd,vdsp_sipc";
				sprd,client = <0x0>;
				sprd,dst = <0x1>;
				sprd,high-offset = <0x1 0x1>;
				sprd,name = "sipc-vdsp";
				sprd,smem-info = <0x0 0x0 0x0>;
				sprd,smem-type = <0x0>;
				sprd,type = "ipi";
				status = "okay";
			};

			vdsp_spipe {
				compatible = "sprd,vdsp_spipe";
				status = "okay";

				vdspspipe@0 {
					sprd,channel = <0x3>;
					sprd,dst = <0x1>;
					sprd,name = "vdspspipe_log";
					sprd,ringnr = <0x1>;
					sprd,size-rxbuf = <0xb00>;
					sprd,size-txbuf = <0x180>;
					status = "okay";
				};
			};

			video-codec@20500000 {
				clock-names = "clk_ahb_gate_vsp_eb", "clk_src_256m", "clk_src_307m2", "clk_src_384m", "clk_vsp";
				clocks = <0x24 0x2 0x7 0x9 0x7 0xc 0x7 0x2 0x1d 0x16>;
				compatible = "sprd,sharkl5pro-vsp";
				interrupts = <0x0 0x22 0x4>;
				iommus = <0x31>;
				phandle = <0x116>;
				reg = <0x0 0x20500000 0x0 0xc000>;
				sprd,qos = <0x32>;
				status = "okay";
				syscon-names = "reset", "pmu_vsp_force_shutdown", "pmu_vsp_auto_shutdown", "pmu_pwr_status", "vsp_domain_eb";
				syscons = <0x25 0x4 0x2800 0x2 0x18 0x2000000 0x2 0x18 0x1000000 0x2 0xbc 0xff00 0xb 0x4 0x20>;
			};
		};

		ap-apb {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "simple-bus";
			ranges;

			apsys-dvfs@71700000 {
				compatible = "sprd,hwdvfs-apsys-sharkl5pro";
				phandle = <0x111>;
				reg = <0x0 0x71700000 0x0 0x15c>;
				sprd,ap-dvfs-down-window = <0x80>;
				sprd,ap-dvfs-up-window = <0x40>;
			};

			i2c@70300000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-frequency = <0x61a80>;
				clock-names = "enable", "i2c", "source";
				clocks = <0x1c 0x9 0x1d 0x5 0x1e>;
				compatible = "sprd,sharkl5pro-i2c";
				interrupts = <0x0 0xb 0x4>;
				phandle = <0x104>;
				reg = <0x0 0x70300000 0x0 0x100>;
				status = "disabled";
			};

			i2c@70400000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-frequency = <0x61a80>;
				clock-names = "enable", "i2c", "source";
				clocks = <0x1c 0xa 0x1d 0x6 0x1e>;
				compatible = "sprd,sharkl5pro-i2c";
				interrupts = <0x0 0xc 0x4>;
				phandle = <0x105>;
				reg = <0x0 0x70400000 0x0 0x100>;
				status = "disabled";
			};

			i2c@70500000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-frequency = <0x61a80>;
				clock-names = "enable", "i2c", "source";
				clocks = <0x1c 0xb 0x1d 0x7 0x1e>;
				compatible = "sprd,sharkl5pro-i2c";
				interrupts = <0x0 0xd 0x4>;
				phandle = <0x106>;
				reg = <0x0 0x70500000 0x0 0x100>;
				status = "disabled";
			};

			i2c@70600000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-frequency = <0x61a80>;
				clock-names = "enable", "i2c", "source";
				clocks = <0x1c 0xc 0x1d 0x8 0x1e>;
				compatible = "sprd,sharkl5pro-i2c";
				interrupts = <0x0 0xe 0x4>;
				phandle = <0x107>;
				reg = <0x0 0x70600000 0x0 0x100>;
				status = "disabled";
			};

			i2c@70700000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-frequency = <0x61a80>;
				clock-names = "enable", "i2c", "source";
				clocks = <0x1c 0xd 0x1d 0x9 0x1e>;
				compatible = "sprd,sharkl5pro-i2c";
				interrupts = <0x0 0xf 0x4>;
				phandle = <0x108>;
				reg = <0x0 0x70700000 0x0 0x100>;
				status = "disabled";
			};

			i2s@70c00000 {
				#sound-dai-cells = <0x0>;
				clock-names = "clk_iis0", "clk_twpll_128m", "clk_twpll_153m6";
				clocks = <0x1d 0xe 0x7 0xa 0x7 0xf>;
				compatible = "sprd,i2s";
				phandle = <0xe1>;
				reg = <0x0 0x70c00000 0x0 0x1000>;
				sprd,bus_type = <0x1>;
				sprd,byte_per_chan = <0x1>;
				sprd,clk_inv = <0x0>;
				sprd,config_type = "pcm";
				sprd,dai_name = "i2s_bt_sco0";
				sprd,fs = <0x1f40>;
				sprd,hw_port = <0x0>;
				sprd,low_for_left = <0x1>;
				sprd,lrck = <0x0>;
				sprd,lsb = <0x0>;
				sprd,pcm_cycle = <0x1>;
				sprd,pcm_short_frame = <0x1>;
				sprd,pcm_slot = <0x1>;
				sprd,rtx_mode = <0x3>;
				sprd,rx_watermark = <0x14>;
				sprd,slave_mode = <0x0>;
				sprd,slave_timeout = <0xf11>;
				sprd,syscon-ap-apb = <0x1f>;
				sprd,tx_watermark = <0xc>;
				status = "okay";
			};

			sdio@71100000 {
				bus-width = <0x4>;
				clock-names = "sdio_clk", "sdio_clk_source", "sdio_ahb_enable", "sdio_hp_det_clk";
				clocks = <0x1d 0x13 0x20 0x0 0x1c 0x16 0x1c 0x1a>;
				compatible = "sprd,sdhc-r11p1";
				interrupts = <0x0 0x13 0x4>;
				no-mmc;
				no-sdio;
				phandle = <0x10e>;
				reg = <0x0 0x71100000 0x0 0x1000>;
				sd-uhs-sdr104;
				sd-uhs-sdr50;
				sprd,name = "sdio_sd";
				sprd,sdhs-dly = <0x7f 0x36 0xaf 0xaf>;
				sprd,sdio-adma;
				sprd,sdr104-dly = <0x7f 0x6f 0x64 0x64>;
				sprd,sdr50-dly = <0x6e 0x7f 0x51 0x51>;
				status = "okay";
				syscon-names = "sd_detect_pol", "sd_hotplug_protect_en", "sd_hotplug_debounce_en", "sd_hotplug_debounce_cn";
				syscons = <0xb 0x444 0x4 0xb 0x444 0x8 0xb 0x444 0x80 0xb 0x444 0xff0000>;
				vmmc-supply = <0x22>;
				voltage-ranges = <0xbb8 0xbb8>;
				vqmmc-supply = <0x23>;
			};

			sdio@71200000 {
				bus-width = <0x4>;
				clock-names = "sdio_clk", "sdio_clk_source", "sdio_ahb_enable";
				clocks = <0x1d 0x14 0x7 0x17 0x1c 0x17>;
				compatible = "sprd,sdhc-r11p1";
				interrupts = <0x0 0x14 0x4>;
				no-mmc;
				no-sd;
				phandle = <0x10f>;
				reg = <0x0 0x71200000 0x0 0x1000>;
				sd-uhs-sdr104;
				sd-uhs-sdr50;
				sprd,name = "sdio_wifi";
				sprd,sdio-adma;
				sprd,sdr104-dly = <0x7f 0x76 0x69 0x69>;
				sprd,sdr50-dly = <0x7f 0xf7 0xf5 0xf5>;
				status = "okay";
			};

			sdio@71300000 {
				compatible = "sprd,sdhc-r11p1";
				interrupts = <0x0 0x15 0x4>;
				phandle = <0x110>;
				reg = <0x0 0x71300000 0x0 0x1000>;
				status = "disabled";
			};

			sdio@71400000 {
				bus-width = <0x8>;
				cap-mmc-hw-reset;
				clock-names = "sdio_clk", "sdio_clk_source", "sdio_ahb_enable";
				clocks = <0x1d 0x15 0x20 0x0 0x1c 0x19>;
				compatible = "sprd,sdhc-r11p1";
				interrupts = <0x0 0xa 0x4>;
				mmc-ddr-1_8v;
				mmc-hs200-1_8v;
				mmc-hs400-1_8v;
				mmc-hs400-enhanced-strobe;
				no-sd;
				no-sdio;
				non-removable;
				phandle = <0x10d>;
				reg = <0x0 0x71400000 0x0 0x1000>;
				sprd,ddr52-dly = <0x3e 0x37 0x24 0x24>;
				sprd,hs200-dly = <0x7f 0xde 0xd4 0xd4>;
				sprd,hs400-dly = <0x3f 0xdf 0x2f 0x2f>;
				sprd,hs400es-dly = <0x40 0x7f 0x2d 0x2d>;
				sprd,mmchs-dly = <0x60 0x30 0x30 0x30>;
				sprd,name = "sdio_emmc";
				sprd,sdio-adma;
				status = "okay";
				vmmc-supply = <0x21>;
				voltage-ranges = <0xbb8 0xbb8>;
			};

			serial@70000000 {
				clock-names = "enable", "uart", "source";
				clocks = <0x1c 0xe 0x1d 0x2 0x1e>;
				compatible = "sprd,ums518-uart", "sprd,sc9836-uart";
				interrupts = <0x0 0x2 0x4>;
				phandle = <0x102>;
				reg = <0x0 0x70000000 0x0 0x100>;
				status = "okay";
			};

			serial@70100000 {
				clock-names = "enable", "uart", "source";
				clocks = <0x1c 0xf 0x1d 0x3 0x1e>;
				compatible = "sprd,ums518-uart", "sprd,sc9836-uart";
				interrupts = <0x0 0x3 0x4>;
				phandle = <0x103>;
				reg = <0x0 0x70100000 0x0 0x100>;
				status = "okay";
			};

			spi@70800000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "enable", "spi", "source";
				clocks = <0x1c 0x5 0x1d 0xa 0x7 0x3>;
				compatible = "sprd,sc9860-spi", "sprd,sharkl5pro-spi";
				interrupts = <0x0 0x5 0x4>;
				phandle = <0x109>;
				reg = <0x0 0x70800000 0x0 0x1000>;
				status = "okay";
			};

			spi@70900000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "enable", "spi", "source";
				clocks = <0x1c 0x6 0x1d 0xb 0x7 0x3>;
				compatible = "sprd,sc9860-spi", "sprd,sharkl5pro-spi";
				interrupts = <0x0 0x6 0x4>;
				phandle = <0x10a>;
				reg = <0x0 0x70900000 0x0 0x1000>;
				status = "disabled";
			};

			spi@70a00000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "enable", "spi", "source";
				clocks = <0x1c 0x7 0x1d 0xc 0x7 0x3>;
				compatible = "sprd,sc9860-spi", "sprd,sharkl5pro-spi";
				interrupts = <0x0 0x7 0x4>;
				phandle = <0x10b>;
				reg = <0x0 0x70a00000 0x0 0x1000>;
				status = "disabled";
			};

			spi@70b00000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "enable", "spi", "source";
				clocks = <0x1c 0x8 0x1d 0xd 0x7 0x3>;
				compatible = "sprd,sc9860-spi", "sprd,sharkl5pro-spi";
				interrupts = <0x0 0x8 0x4>;
				phandle = <0x10c>;
				reg = <0x0 0x70b00000 0x0 0x1000>;
				status = "disabled";
			};
		};

		apahb-gate {
			#clock-cells = <0x1>;
			clocks = <0x1e>;
			compatible = "sprd,sharkl5pro-apahb-gate";
			phandle = <0x24>;
			sprd,syscon = <0x25>;
		};

		apapb-gate {
			#clock-cells = <0x1>;
			clocks = <0x1e>;
			compatible = "sprd,sharkl5pro-apapb-gate";
			phandle = <0x1c>;
			sprd,syscon = <0x1f>;
		};

		apcpu-sec-clk {
			#clock-cells = <0x1>;
			compatible = "sprd,sharkl5pro-apcpu-clk-sec";
			phandle = <0x149>;
			sprd,sec-clk;
		};

		audcpahb-gate {
			#clock-cells = <0x1>;
			clocks = <0x1e>;
			compatible = "sprd,sharkl5pro-audcpahb-gate";
			phandle = <0x44>;
			sprd,syscon = <0x38>;
		};

		audcpapb-gate {
			#clock-cells = <0x1>;
			clocks = <0x1e>;
			compatible = "sprd,sharkl5pro-audcpapb-gate";
			phandle = <0x148>;
			sprd,syscon = <0x99>;
		};

		clock-controller@20200000 {
			#clock-cells = <0x1>;
			clocks = <0x1c 0x4>;
			compatible = "sprd,sharkl5pro-ap-clk";
			phandle = <0x1d>;
			reg = <0x0 0x20200000 0x0 0x1000>;
		};

		clock-controller@32080000 {
			#clock-cells = <0x1>;
			clocks = <0x1e>;
			compatible = "sprd,sharkl5pro-aonapb-clk";
			phandle = <0x46>;
			reg = <0x0 0x32080000 0x0 0x1000>;
		};

		clock-controller@62100000 {
			#clock-cells = <0x1>;
			clocks = <0x4 0x7>;
			compatible = "sprd,sharkl5pro-mm-clk";
			phandle = <0x6>;
			reg = <0x0 0x62100000 0x0 0x1000>;
		};

		clock-controller@62200000 {
			#clock-cells = <0x1>;
			clocks = <0x4 0x7>;
			compatible = "sprd,sharkl5pro-mm-gate-clk";
			phandle = <0x5>;
			sprd,syscon = <0x3>;
			syscon-names = "enable", "power";
			syscons = <0xb 0x0 0x200 0x2 0x24 0x2000000>;
		};

		dpll0 {
			#clock-cells = <0x1>;
			clocks = <0x96 0x1>;
			compatible = "sprd,sharkl5pro-g0-pll";
			phandle = <0x146>;
			sprd,syscon = <0x95>;
		};

		etb@3c003000 {
			clock-names = "apb_pclk";
			clocks = <0x1e>;
			compatible = "arm,coresight-tmc", "arm,primecell";
			reg = <0x0 0x3c003000 0x0 0x1000>;

			port {

				endpoint {
					phandle = <0x9a>;
					remote-endpoint = <0x9c>;
					slave-mode;
				};
			};
		};

		etf@3e002000 {
			clock-names = "apb_pclk";
			clocks = <0x1e>;
			compatible = "arm,coresight-tmc", "arm,primecell";
			reg = <0x0 0x3e002000 0x0 0x1000>;

			port@0 {

				endpoint {
					phandle = <0xa7>;
					remote-endpoint = <0xa2>;
				};
			};

			port@1 {

				endpoint {
					phandle = <0x9d>;
					remote-endpoint = <0xa3>;
					slave-mode;
				};
			};
		};

		etf@3e003000 {
			clock-names = "apb_pclk";
			clocks = <0x1e>;
			compatible = "arm,coresight-tmc", "arm,primecell";
			reg = <0x0 0x3e003000 0x0 0x1000>;

			port@0 {

				endpoint {
					phandle = <0xa8>;
					remote-endpoint = <0xa4>;
				};
			};

			port@1 {

				endpoint {
					phandle = <0xa9>;
					remote-endpoint = <0xa5>;
					slave-mode;
				};
			};
		};

		etm@3f040000 {
			clock-names = "apb_pclk", "clk_cs", "cs_src";
			clocks = <0x1e 0x46 0x22 0x7 0x8>;
			compatible = "arm,coresight-etm4x", "arm,primecell";
			cpu = <0xae>;
			reg = <0x0 0x3f040000 0x0 0x1000>;

			port {

				endpoint {
					phandle = <0xaa>;
					remote-endpoint = <0xaf>;
				};
			};
		};

		etm@3f140000 {
			clock-names = "apb_pclk", "clk_cs", "cs_src";
			clocks = <0x1e 0x46 0x22 0x7 0x8>;
			compatible = "arm,coresight-etm4x", "arm,primecell";
			cpu = <0xb0>;
			reg = <0x0 0x3f140000 0x0 0x1000>;

			port {

				endpoint {
					phandle = <0xab>;
					remote-endpoint = <0xb1>;
				};
			};
		};

		etm@3f240000 {
			clock-names = "apb_pclk", "clk_cs", "cs_src";
			clocks = <0x1e 0x46 0x22 0x7 0x8>;
			compatible = "arm,coresight-etm4x", "arm,primecell";
			cpu = <0xb2>;
			reg = <0x0 0x3f240000 0x0 0x1000>;

			port {

				endpoint {
					phandle = <0xac>;
					remote-endpoint = <0xb3>;
				};
			};
		};

		etm@3f340000 {
			clock-names = "apb_pclk", "clk_cs", "cs_src";
			clocks = <0x1e 0x46 0x22 0x7 0x8>;
			compatible = "arm,coresight-etm4x", "arm,primecell";
			cpu = <0xb4>;
			reg = <0x0 0x3f340000 0x0 0x1000>;

			port {

				endpoint {
					phandle = <0x9e>;
					remote-endpoint = <0xb5>;
				};
			};
		};

		etm@3f440000 {
			clock-names = "apb_pclk", "clk_cs", "cs_src";
			clocks = <0x1e 0x46 0x22 0x7 0x8>;
			compatible = "arm,coresight-etm4x", "arm,primecell";
			cpu = <0xb6>;
			reg = <0x0 0x3f440000 0x0 0x1000>;

			port {

				endpoint {
					phandle = <0x9f>;
					remote-endpoint = <0xb7>;
				};
			};
		};

		etm@3f540000 {
			clock-names = "apb_pclk", "clk_cs", "cs_src";
			clocks = <0x1e 0x46 0x22 0x7 0x8>;
			compatible = "arm,coresight-etm4x", "arm,primecell";
			cpu = <0xb8>;
			reg = <0x0 0x3f540000 0x0 0x1000>;

			port {

				endpoint {
					phandle = <0xa0>;
					remote-endpoint = <0xb9>;
				};
			};
		};

		etm@3f640000 {
			clock-names = "apb_pclk", "clk_cs", "cs_src";
			clocks = <0x1e 0x46 0x22 0x7 0x8>;
			compatible = "arm,coresight-etm4x", "arm,primecell";
			cpu = <0xba>;
			reg = <0x0 0x3f640000 0x0 0x1000>;

			port {

				endpoint {
					phandle = <0xad>;
					remote-endpoint = <0xbb>;
				};
			};
		};

		etm@3f740000 {
			clock-names = "apb_pclk", "clk_cs", "cs_src";
			clocks = <0x1e 0x46 0x22 0x7 0x8>;
			compatible = "arm,coresight-etm4x", "arm,primecell";
			cpu = <0xbc>;
			reg = <0x0 0x3f740000 0x0 0x1000>;

			port {

				endpoint {
					phandle = <0xa1>;
					remote-endpoint = <0xbd>;
				};
			};
		};

		funnel@3c002000 {
			clock-names = "apb_pclk";
			clocks = <0x1e>;
			compatible = "arm,coresight-funnel", "arm,primecell";
			reg = <0x0 0x3c002000 0x0 0x1000>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x9c>;
						remote-endpoint = <0x9a>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xa6>;
						remote-endpoint = <0x9b>;
						slave-mode;
					};
				};
			};
		};

		funnel@3e001000 {
			clock-names = "apb_pclk";
			clocks = <0x1e>;
			compatible = "arm,coresight-funnel", "arm,primecell";
			reg = <0x0 0x3e001000 0x0 0x1000>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xa3>;
						remote-endpoint = <0x9d>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xb5>;
						remote-endpoint = <0x9e>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0xb7>;
						remote-endpoint = <0x9f>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0xb9>;
						remote-endpoint = <0xa0>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						phandle = <0xbd>;
						remote-endpoint = <0xa1>;
						slave-mode;
					};
				};
			};
		};

		funnel@3e004000 {
			clock-names = "apb_pclk";
			clocks = <0x1e>;
			compatible = "arm,coresight-funnel", "arm,primecell";
			reg = <0x0 0x3e004000 0x0 0x1000>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x9b>;
						remote-endpoint = <0xa6>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xa2>;
						remote-endpoint = <0xa7>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0xa4>;
						remote-endpoint = <0xa8>;
						slave-mode;
					};
				};
			};
		};

		funnel@3e005000 {
			clock-names = "apb_pclk";
			clocks = <0x1e>;
			compatible = "arm,coresight-funnel", "arm,primecell";
			reg = <0x0 0x3e005000 0x0 0x1000>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xa5>;
						remote-endpoint = <0xa9>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xaf>;
						remote-endpoint = <0xaa>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0xb1>;
						remote-endpoint = <0xab>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0xb3>;
						remote-endpoint = <0xac>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						phandle = <0xbb>;
						remote-endpoint = <0xad>;
						slave-mode;
					};
				};
			};
		};

		gpu-clk {
			#clock-cells = <0x1>;
			clocks = <0x46 0x26>;
			compatible = "sprd,sharkl5pro-gpu-clk";
			phandle = <0x1b>;
			sprd,syscon = <0x17>;
			syscon-names = "enable", "power";
			syscons = <0xb 0x0 0x800 0x2 0x30 0x2000000>;
		};

		mm {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "simple-bus";
			ranges;

			cpp@62800000 {
				clock-names = "cpp_eb", "cpp_axi_eb", "cpp_clk", "cpp_clk_parent";
				clocks = <0x5 0x0 0x5 0x3 0x6 0x5 0x7 0x2>;
				compatible = "sprd,cpp";
				cpp_qos = <0x10>;
				interrupts = <0x0 0x29 0x4>;
				iommus = <0xf>;
				phandle = <0xfe>;
				reg = <0x0 0x62800000 0x0 0x1000>;
				sprd,cam-ahb-syscon = <0x3>;
				status = "okay";
			};

			csi00@62300000 {
				clock-names = "clk_mipi_csi_gate_eb", "clk_csi_eb", "mipi_csi_src_eb";
				clocks = <0x5 0x10 0x5 0x6 0x6 0xb>;
				compatible = "sprd,csi-controller";
				interrupts = <0x0 0x2d 0x4 0x0 0x2e 0x4 0x0 0x2f 0x4 0x0 0x30 0x4>;
				phandle = <0xfa>;
				reg = <0x0 0x62300000 0x0 0x1000>;
				sprd,anlg_phy_g10_controller = <0xc>;
				sprd,aon-apb-syscon = <0xb>;
				sprd,cam-ahb-syscon = <0x3>;
				sprd,csi-id = <0x0>;
				sprd,dcam-id = <0x0>;
				sprd,ip-version = <0x200>;
				status = "okay";
			};

			csi01@62400000 {
				clock-names = "clk_mipi_csi_gate_eb", "clk_csi_eb", "mipi_csi_src_eb";
				clocks = <0x5 0xf 0x5 0x5 0x6 0xc>;
				compatible = "sprd,csi-controller";
				interrupts = <0x0 0x31 0x4 0x0 0x32 0x4 0x0 0x33 0x4 0x0 0x34 0x4>;
				phandle = <0xfb>;
				reg = <0x0 0x62400000 0x0 0x1000>;
				sprd,anlg_phy_g10_controller = <0xc>;
				sprd,aon-apb-syscon = <0xb>;
				sprd,cam-ahb-syscon = <0x3>;
				sprd,csi-id = <0x1>;
				sprd,dcam-id = <0x1>;
				sprd,ip-version = <0x200>;
				status = "okay";
			};

			csi02@62500000 {
				clock-names = "clk_mipi_csi_gate_eb", "clk_csi_eb", "mipi_csi_src_eb";
				clocks = <0x5 0xe 0x5 0x4 0x6 0xd>;
				compatible = "sprd,csi-controller";
				interrupts = <0x0 0x35 0x4 0x0 0x36 0x4 0x0 0x37 0x4 0x0 0x38 0x4>;
				phandle = <0xfc>;
				reg = <0x0 0x62500000 0x0 0x1000>;
				sprd,anlg_phy_g10_controller = <0xc>;
				sprd,aon-apb-syscon = <0xb>;
				sprd,cam-ahb-syscon = <0x3>;
				sprd,csi-id = <0x2>;
				sprd,dcam-id = <0x2>;
				sprd,ip-version = <0x200>;
				status = "okay";
			};

			dcam@62900000 {
				clock-names = "dcam_eb", "dcam_clk", "dcam_clk_192m", "dcam_clk_256m", "dcam_clk_307m2", "dcam_clk_384m", "dcam_clk_468m", "dcam_clk_parent", "dcam_axi_eb", "dcam_axi_clk", "dcam_axi_clk_256m", "dcam_axi_clk_307m2", "dcam_axi_clk_384m", "dcam_axi_clk_468m", "dcam_axi_clk_parent";
				clocks = <0x5 0x2 0x6 0x8 0x7 0x3 0x7 0x9 0x7 0xc 0x7 0x2 0x7 0x1b 0x7 0x1b 0x5 0x11 0x6 0x9 0x7 0x9 0x7 0xc 0x7 0x2 0x7 0x1b 0x7 0x1b>;
				compatible = "sprd,sharkl5pro-cam";
				dcam_qos = <0x13>;
				interrupt-names = "dcam0", "dcam1", "dcam2";
				interrupts = <0x0 0x39 0x4 0x0 0x3a 0x4 0x0 0x3b 0x4>;
				iommus = <0x12>;
				phandle = <0xff>;
				reg = <0x0 0x62900000 0x0 0x1000 0x0 0x62901000 0x0 0x1000 0x0 0x62902000 0x0 0x1000 0x0 0x62903000 0x0 0x1000>;
				reg-names = "dcam0_reg", "dcam1_reg", "dcam2_reg", "axi_ctrl_reg";
				sprd,cam-ahb-syscon = <0x3>;
				sprd,dcam-count = <0x3>;
				sprd,dcam-superzoom = <0x2>;
				sprd,isp = <0x11>;
				sprd,project-id = <0x3>;
				status = "okay";
				syscon-names = "dcam_all_reset", "dcam0_reset", "dcam1_reset", "dcam2_reset";
				syscons = <0x3 0x4 0x800000 0x3 0x4 0x20 0x3 0x4 0x10 0x3 0x4 0x8>;
			};

			fd@62a00000 {
				clock-names = "fd_eb", "fd_axi_eb", "fd_clk", "fd_clk_parent";
				clocks = <0x5 0xa 0x5 0x3 0x6 0x7 0x7 0x2>;
				compatible = "sprd,fd";
				fd_qos = <0x15>;
				interrupts = <0x0 0x28 0x4>;
				interrupts_name = "fdraw";
				iommus = <0x14>;
				phandle = <0x100>;
				reg = <0x0 0x62a00000 0x0 0x100000>;
				status = "okay";
				syscon-names = "fd_eb", "fd_rst", "fd_save_rst", "fd_lpc", "fd_dvfs_eb";
				syscons = <0x3 0x0 0x400 0x3 0x4 0x4000000 0x3 0x4 0x8000000 0x3 0x40 0x10000 0x3 0x0 0x200>;
			};

			gpu@60000000 {
				clocks = <0x4 0x8 0x1b 0x0 0x1b 0x2 0x1b 0x4 0x7 0x2 0x7 0x8 0x7 0x16 0x7 0x1 0x7 0x1d>;
				compatible = "sprd,mali-gondul";
				gpu-supply = <0x16>;
				interrupt-names = "JOB", "MMU", "GPU";
				interrupts = <0x0 0x3c 0x4 0x0 0x3c 0x4 0x0 0x3c 0x4>;
				nvmem-cell-names = "gpu_bin";
				nvmem-cells = <0x19>;
				operating-points = <0x5dc00 0xaae60 0x7d000 0xb71b0 0x96000 0xb71b0 0xbb800 0xc3500 0xcf850 0xc3500>;
				phandle = <0x101>;
				reg = <0x0 0x60000000 0x0 0x100000>;
				sprd,dvfs-default = <0x0>;
				sprd,dvfs-lists = <0x5dc00 0xaae60 0x4 0x1 0x7d000 0xb71b0 0x5 0x1 0x96000 0xb71b0 0x6 0x1 0xbb800 0xc3500 0x7 0x1 0xcf850 0xc3500 0x8 0x1>;
				sprd,dvfs-range-max = <0x4>;
				sprd,dvfs-range-min = <0x0>;
				sprd,dvfs-scene-extreme = <0x3>;
				sprd,dvfs-scene-high = <0x2>;
				sprd,dvfs-scene-low = <0x0>;
				sprd,dvfs-scene-medium = <0x1>;
				sprd,qos = <0x1a>;
				syscon-names = "top_force_shutdown", "mem_repaired_flag", "gpu_qos_sel", "gpu_qos", "dvfs_index_cfg", "sw_dvfs_ctrl", "freq_upd_cfg", "core_index0_map", "core_index1_map", "core_index2_map", "core_index3_map", "core_index4_map", "core_index5_map", "core_index6_map", "core_index7_map";
				syscons = <0x2 0x30 0x2000000 0xb 0x83c 0xffffffff 0x17 0x10 0x10000 0x17 0x10 0xffff 0x18 0x8c 0x7 0x18 0x20 0x171 0x18 0xa4 0x3 0x18 0x48 0x1c000 0x18 0x4c 0x1c000 0x18 0x50 0x1c000 0x18 0x54 0x1c000 0x18 0x58 0x1c000 0x18 0x5c 0x1c000 0x18 0x60 0x1c000 0x18 0x64 0x1c000>;
				system-coherency = <0x1f>;
			};

			iommu@620ff000 {
				#iommu-cells = <0x0>;
				compatible = "sprd,iommuvau-isp";
				phandle = <0x9>;
				reg = <0x0 0x620ff000 0x0 0x80>;
				reg_name = "mmu_reg";
				sprd,iova-base = <0x40000000>;
				sprd,iova-size = <0x20000000>;
				status = "okay";
			};

			iommu@62700300 {
				#iommu-cells = <0x0>;
				compatible = "sprd,iommuvau-jpg";
				phandle = <0xd>;
				reg = <0x0 0x62700300 0x0 0x80>;
				reg_name = "mmu_reg";
				sprd,iova-base = <0x60000000>;
				sprd,iova-size = <0x10000000>;
				status = "okay";
			};

			iommu@62800200 {
				#iommu-cells = <0x0>;
				compatible = "sprd,iommuvau-cpp";
				phandle = <0xf>;
				reg = <0x0 0x62800200 0x0 0x80>;
				reg_name = "mmu_reg";
				sprd,iova-base = <0x40000000>;
				sprd,iova-size = <0x20000000>;
				status = "okay";
			};

			iommu@6290f000 {
				#iommu-cells = <0x0>;
				compatible = "sprd,iommuvau-dcam";
				phandle = <0x12>;
				reg = <0x0 0x6290f000 0x0 0x80>;
				reg_name = "mmu_reg";
				sprd,iova-base = <0x40000000>;
				sprd,iova-size = <0x40000000>;
				status = "okay";
			};

			iommu@62a00110 {
				#iommu-cells = <0x0>;
				compatible = "sprd,iommuvau-fd";
				phandle = <0x14>;
				reg = <0x0 0x62a00110 0x0 0x80>;
				reg_name = "mmu_reg";
				sprd,iova-base = <0x10000000>;
				sprd,iova-size = <0x10000000>;
				status = "okay";
			};

			isp@62000000 {
				clock-names = "isp_eb", "isp_axi_eb", "isp_clk", "isp_clk_256m", "isp_clk_307m2", "isp_clk_384m", "isp_clk_468m", "isp_clk_512m", "isp_clk_parent";
				clocks = <0x5 0x3 0x5 0x8 0x6 0xa 0x7 0x9 0x7 0xc 0x7 0x2 0x7 0x1b 0x7 0x8 0x7 0x8>;
				compatible = "sprd,isp";
				interrupts = <0x0 0x2b 0x4 0x0 0x2c 0x4>;
				interrupts_name = "ispch0", "ispch1";
				iommus = <0x9>;
				isp_qos = <0xa>;
				phandle = <0x11>;
				reg = <0x0 0x62000000 0x0 0x100000>;
				sprd,cam-ahb-syscon = <0x3>;
				sprd,isp-count = <0x1>;
				status = "okay";
				syscon-names = "reset", "isp_ahb_reset", "isp_vau_reset", "isp_enable";
				syscons = <0x3 0x4 0x400 0x3 0x4 0x1000 0x3 0x4 0x800 0x3 0x0 0x8>;
			};

			jpg-codec@62700000 {
				clock-names = "jpg_domain_eb", "jpg_dev_eb", "jpg_ckg_eb", "jpg_clk", "clk_src_76m8", "clk_src_128m", "clk_src_256m", "clk_src_384m";
				clocks = <0x4 0x7 0x5 0x1 0x5 0x7 0x6 0x6 0x7 0x10 0x7 0xa 0x7 0x9 0x7 0x2>;
				compatible = "sprd,sharkl5pro-jpg";
				interrupts = <0x0 0x2a 0x4>;
				iommus = <0xd>;
				phandle = <0xfd>;
				reg = <0x0 0x62700000 0x0 0xc000>;
				sprd,qos = <0xe>;
				status = "okay";
				syscon-names = "reset", "aon_apb_eb";
				syscons = <0x3 0x4 0x2 0xb 0x0 0x200>;
			};

			mipi-csi-phy0 {
				compatible = "sprd,mipi-csi-phy";
				phandle = <0xf5>;
				sprd,phyid = <0x0>;
				sprd,phyname = "4lane";
				status = "disabled";
			};

			mipi-csi-phy1 {
				compatible = "sprd,mipi-csi-phy";
				phandle = <0xf6>;
				sprd,phyid = <0x1>;
				sprd,phyname = "2p2";
				status = "disabled";
			};

			mipi-csi-phy1-m {
				compatible = "sprd,mipi-csi-phy";
				phandle = <0xf7>;
				sprd,phyid = <0x3>;
				sprd,phyname = "2p2_m";
				status = "disabled";
			};

			mipi-csi-phy1-s {
				compatible = "sprd,mipi-csi-phy";
				phandle = <0xf8>;
				sprd,phyid = <0x4>;
				sprd,phyname = "2p2_s";
				status = "disabled";
			};

			mipi-csi-phy2 {
				compatible = "sprd,mipi-csi-phy";
				phandle = <0xf9>;
				sprd,phyid = <0x2>;
				sprd,phyname = "2lane";
				status = "disabled";
			};

			mm_domain {
				clock-names = "clk_mm_eb", "clk_mm_ahb_eb", "clk_mm_ahb", "clk_mm_ahb_parent", "clk_mm_mtx", "clk_mm_mtx_parent", "clk_isppll";
				clocks = <0x4 0x7 0x5 0x7 0x6 0x0 0x7 0xf 0x6 0x1 0x7 0x8 0x7 0x1b>;
				compatible = "sprd,mm-domain";
				mm_qos_threshold = <0x8>;
				phandle = <0xf4>;
				syscon-names = "force_shutdown", "shutdown_en", "power_state", "qos_ar", "qos_aw";
				syscons = <0x2 0x24 0x2000000 0x2 0x24 0x1000000 0x2 0x10c 0xff0000 0x3 0xc 0xf0 0x3 0xc 0xf>;
			};
		};

		mpll1 {
			#clock-cells = <0x1>;
			clocks = <0x96 0x0>;
			compatible = "sprd,sharkl5pro-g2-pll";
			phandle = <0x147>;
			sprd,syscon = <0x8d>;
		};

		pll0 {
			#clock-cells = <0x1>;
			clocks = <0x1e>;
			compatible = "sprd,sharkl5pro-g1-pll";
			phandle = <0x2a>;
			sprd,syscon = <0x97>;
		};

		pll1 {
			#clock-cells = <0x1>;
			clocks = <0x96 0x0>;
			compatible = "sprd,sharkl5pro-g3-pll";
			phandle = <0x20>;
			sprd,syscon = <0x8c>;
		};

		pll2 {
			#clock-cells = <0x1>;
			clocks = <0x96 0x0>;
			compatible = "sprd,sharkl5pro-gc-pll";
			phandle = <0x7>;
			sprd,syscon = <0x98>;
		};

		pmu-gate {
			#clock-cells = <0x1>;
			clocks = <0x1e>;
			compatible = "sprd,sharkl5pro-pmu-gate";
			phandle = <0x96>;
			sprd,syscon = <0x2>;
		};

		pub {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "simple-bus";
			ranges;

			dmc-controller@31050000 {
				compatible = "sprd,sharkl5pro-dmc";
				phandle = <0x144>;
				reg = <0x0 0x31050000 0x0 0x7000 0x0 0x3000 0x0 0x1000>;
			};

			dmc-mpu@31030000 {
				compatible = "sprd,sharkl5pro-dmc-mpu";
				interrupts = <0x0 0x6f 0x4>;
				phandle = <0x143>;
				reg = <0x0 0x31030000 0x0 0x10000>;
				sprd,channel-names = "CPU", "GPU", "DPU/DCAM", "ISP", "AP/VSP/AON", "WTLCP", "PUBCP/AUDCP", "SHARED0", "SHARED1", "SHARED2", "SHARED3", "SHARED4", "SHARED5", "SHARED6", "SHARED7", "SHARED8";
				sprd,channel-num = <0x7>;
				sprd,chn-config = <0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1>;
				sprd,ddr-offset = <0x80000000>;
				sprd,id-config = <0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff>;
				sprd,mpu-num = <0x10>;
				sprd,panic;
				sprd,port-map = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
				sprd,ranges = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x87400000 0x0 0x94000000 0x0 0x87400000 0x0 0x94000000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
				status = "okay";
				syscon-names = "irq_clr", "irq_en";
				syscons = <0x94 0x32f0 0x200 0x94 0x32f0 0x100>;
			};

			ptm@31060000 {
				clock-names = "clk_cs", "cs_src";
				clocks = <0x46 0x22 0x7 0xf>;
				compatible = "sprd,sharkl5pro-ptm";
				interrupts = <0x0 0x6d 0x4>;
				phandle = <0x145>;
				reg = <0x0 0x31060000 0x0 0x10000 0x0 0x3c002000 0x0 0x1000 0x0 0x3c003000 0x0 0x1000 0x0 0x3c006000 0x0 0x1000>;
				sprd,chn-name = "CPU", "GPU", "DPU/DCAM", "ISP", "AP/VSP/AON", "WTLCP", "PUBCP/AUDCP";
				sprd,ddr-chn = <0x7>;
				sprd,funnel-port = <0x3>;
			};
		};

		syscon@20100000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0x25>;
			reg = <0x0 0x20100000 0x0 0x10000>;
		};

		syscon@31050000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0x94>;
			reg = <0x0 0x31050000 0x0 0x10000>;
		};

		syscon@32310000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0xca>;
			reg = <0x0 0x32310000 0x0 0x10000>;
		};

		syscon@32320000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0xcb>;
			reg = <0x0 0x32320000 0x0 0x10000>;
		};

		syscon@32330000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0xcc>;
			reg = <0x0 0x32330000 0x0 0x10000>;
		};

		syscon@32340000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0xcd>;
			reg = <0x0 0x32340000 0x0 0x10000>;
		};

		syscon@32350000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0xce>;
			reg = <0x0 0x32350000 0x0 0x10000>;
		};

		syscon@32360000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0xcf>;
			reg = <0x0 0x32360000 0x0 0x10000>;
		};

		syscon@32390000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0x95>;
			reg = <0x0 0x32390000 0x0 0x10000>;
		};

		syscon@323a0000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0x97>;
			reg = <0x0 0x323a0000 0x0 0x10000>;
		};

		syscon@323b0000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0x8d>;
			reg = <0x0 0x323b0000 0x0 0x10000>;
		};

		syscon@323c0000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0x8c>;
			reg = <0x0 0x323c0000 0x0 0x10000>;
		};

		syscon@323d0000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0xf3>;
			reg = <0x0 0x323d0000 0x0 0x10000>;
		};

		syscon@323e0000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0x98>;
			reg = <0x0 0x323e0000 0x0 0x10000>;
		};

		syscon@323f0000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0xc>;
			reg = <0x0 0x323f0000 0x0 0x10000>;
		};

		syscon@327d0000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0xb>;
			reg = <0x0 0x327d0000 0x0 0x10000>;
		};

		syscon@327e0000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0x2>;
			reg = <0x0 0x327e0000 0x0 0x10000>;
		};

		syscon@3350d000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0x99>;
			reg = <0x0 0x3350d000 0x0 0x1000>;
		};

		syscon@335e0000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0x38>;
			reg = <0x0 0x335e0000 0x0 0x1000>;
		};

		syscon@60100000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0x17>;
			reg = <0x0 0x60100000 0x0 0x10000>;
		};

		syscon@60110000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0x18>;
			reg = <0x0 0x60110000 0x0 0x10000>;
		};

		syscon@62200000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0x3>;
			reg = <0x0 0x62200000 0x0 0x100000>;
		};

		syscon@71000000 {
			#syscon-cells = <0x2>;
			compatible = "syscon";
			phandle = <0x1f>;
			reg = <0x0 0x71000000 0x0 0x10000>;
		};
	};

	sound@0 {
		compatible = "sprd,vbc-v4-codec-sc2730";
		phandle = <0x16d>;
		sprd,spk-ext-pa-adp-pin = <0x91 0xa2 0x0>;
		sprd,spk-ext-pa-gpio = <0x91 0x61 0x0 0x91 0x83 0x0>;
		sprd,spk-ext-pa-info = <0x0 0x0 0x3 0x0 0x1 0x0 0x3 0x0>;
		sprd,syscon-agcp-ahb = <0x38>;
		sprd-audio-card,headset = <0xd8>;
		sprd-audio-card,name = "sprdphone-sc2730";
		sprd-audio-card,routing = "HPMIC Pin", "HP Mic Jack", "MIC Pin", "Mic Jack", "MIC2 Pin", "Aux Mic Jack", "HeadPhone Jack", "HP Pin", "Ext Spk", "HP Pin", "Ext Spk1", "HP Pin", "Ext Spk", "SPK Pin", "Ext Spk1", "SPK Pin", "Ext Ear", "EAR Pin", "Ext Ear", "SPK Pin", "Ext Ear", "HP Pin";
		status = "okay";

		sprd-audio-card,dai-link@0 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x0>;
			link-name = "FE_NORMAL_AP01";
			stream-name = "FE_ST_NORMAL_AP01";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0x0>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@1 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x0>;
			link-name = "FE_NORMAL_AP23";
			stream-name = "FE_ST_NORMAL_AP23";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0x1>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@10 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "FE_LOOP";
			stream-name = "FE_ST_LOOP";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0xa>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@11 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			dynamic = <0x1>;
			ignore-pmdown-time = <0x0>;
			ignore-suspend = <0x0>;
			link-name = "FE_A2DP_OFFLOAD";
			stream-name = "FE_ST_A2DP_OFFLOAD";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0xb>;
			};

			plat {
				sound-dai = <0xdb>;
			};
		};

		sprd-audio-card,dai-link@12 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			dynamic = <0x1>;
			ignore-pmdown-time = <0x0>;
			ignore-suspend = <0x0>;
			link-name = "FE_A2DP_PCM";
			stream-name = "FE_ST_A2DP_PCM";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0xc>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@13 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "FE_CAPTURE_FM_DSP";
			stream-name = "FE_ST_CAPTURE_FM_DSP";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0xd>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@14 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "FE_CAPTURE_BTSCO_DSP";
			stream-name = "FE_ST_CAPTURE_BTSCO_DSP";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0xe>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@15 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "FE_FM_DSP";
			stream-name = "FE_ST_FM_DSP";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0xf>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@16 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "FE_DUMP";
			stream-name = "FE_ST_DUMP";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0x10>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@17 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "FE_BTCAP_AP";
			stream-name = "FE_ST_BTCAP_AP";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0x11>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@18 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x0>;
			link-name = "BE_NORMAL_AP01_CODEC";
			no-pcm = <0x1>;
			stream-name = "BE_ST_NORMAL_AP01_CODEC";

			codec {
				sound-dai = <0xde 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x0>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@19 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x0>;
			link-name = "BE_NORMAL_AP23_CODEC";
			no-pcm = <0x1>;
			stream-name = "BE_ST_NORMAL_AP23_CODEC";

			codec {
				sound-dai = <0xde 0x1>;
			};

			cpu {
				sound-dai = <0xdd 0x1>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@2 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "FE_CAPTURE_DSP";
			stream-name = "FE_ST_CAPTURE_DSP";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0x2>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@20 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			ignore-suspend = <0x0>;
			link-name = "BE_CAPTURE_DSP_CODEC";
			no-pcm = <0x1>;
			stream-name = "BE_ST_CAPTURE_DSP_CODEC";

			codec {
				sound-dai = <0xde 0x2>;
			};

			cpu {
				sound-dai = <0xdd 0x2>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@21 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_FAST_CODEC";
			no-pcm = <0x1>;
			stream-name = "BE_ST_FAST_CODEC";

			codec {
				sound-dai = <0xde 0x3>;
			};

			cpu {
				sound-dai = <0xdd 0x3>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@22 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			ignore-pmdown-time = <0x0>;
			ignore-suspend = <0x0>;
			link-name = "BE_OFFLOAD_CODEC";
			no-pcm = <0x1>;
			stream-name = "BE_ST_OFFLOAD_CODEC";

			codec {
				sound-dai = <0xde 0x4>;
			};

			cpu {
				sound-dai = <0xdd 0x4>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@23 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_VOICE_CODEC";
			no-pcm = <0x1>;
			stream-name = "BE_ST_VOICE_CODEC";

			codec {
				sound-dai = <0xde 0x5>;
			};

			cpu {
				sound-dai = <0xdd 0x5>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@24 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_VOIP_CODEC";
			no-pcm = <0x1>;
			stream-name = "BE_ST_VOIP_CODEC";

			codec {
				sound-dai = <0xde 0x6>;
			};

			cpu {
				sound-dai = <0xdd 0x6>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@25 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_FM_CODEC";
			no-pcm = <0x1>;
			stream-name = "BE_ST_FM_CODEC";

			codec {
				sound-dai = <0xde 0x7>;
			};

			cpu {
				sound-dai = <0xdd 0x7>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@26 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_LOOP_CODEC";
			no-pcm = <0x1>;
			stream-name = "BE_ST_LOOP_CODEC";

			codec {
				sound-dai = <0xde 0x8>;
			};

			cpu {
				sound-dai = <0xdd 0x8>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@27 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_FM_DSP_CODEC";
			no-pcm = <0x1>;
			stream-name = "BE_ST_FM_DSP_CODEC";

			codec {
				sound-dai = <0xde 0x9>;
			};

			cpu {
				sound-dai = <0xdd 0x9>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@28 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x0>;
			link-name = "BE_NORMAL_AP01_USB";
			no-pcm = <0x1>;
			stream-name = "BE_ST_NORMAL_AP01_USB";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0xa>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@29 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x0>;
			link-name = "BE_NORMAL_AP23_USB";
			no-pcm = <0x1>;
			stream-name = "BE_ST_NORMAL_AP23_USB";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0xb>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@3 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "FE_FAST";
			stream-name = "FE_ST_FAST";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0x3>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@30 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			ignore-suspend = <0x0>;
			link-name = "BE_CAPTURE_DSP_USB";
			no-pcm = <0x1>;
			stream-name = "BE_ST_CAPTURE_DSP_USB";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0xc>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@31 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_FAST_USB";
			no-pcm = <0x1>;
			stream-name = "BE_ST_FAST_USB";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0xd>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@32 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			ignore-pmdown-time = <0x0>;
			ignore-suspend = <0x0>;
			link-name = "BE_OFFLOAD_USB";
			no-pcm = <0x1>;
			stream-name = "BE_ST_OFFLOAD_USB";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0xe>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@33 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_VOICE_USB";
			no-pcm = <0x1>;
			stream-name = "BE_ST_VOICE_USB";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0xf>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@34 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_VOIP_USB";
			no-pcm = <0x1>;
			stream-name = "BE_ST_VOIP_USB";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x10>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@35 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_FM_USB";
			no-pcm = <0x1>;
			stream-name = "BE_ST_FM_USB";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x11>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@36 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_LOOP_USB";
			no-pcm = <0x1>;
			stream-name = "BE_ST_LOOP_USB";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x12>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@37 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_FM_DSP_USB";
			no-pcm = <0x1>;
			stream-name = "BE_ST_FM_DSP_USB";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x13>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@38 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			ignore-pmdown-time = <0x0>;
			ignore-suspend = <0x0>;
			link-name = "BE_OFFLOAD_A2DP";
			no-pcm = <0x1>;
			stream-name = "BE_ST_OFFLOAD_A2DP";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x14>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@39 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			ignore-pmdown-time = <0x0>;
			ignore-suspend = <0x0>;
			link-name = "BE_PCM_A2DP";
			no-pcm = <0x1>;
			stream-name = "BE_ST_PCM_A2DP";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x15>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@4 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			dynamic = <0x1>;
			ignore-pmdown-time = <0x0>;
			ignore-suspend = <0x0>;
			link-name = "FE_OFFLOAD";
			stream-name = "FE_ST_OFFLOAD";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x1>;
			};

			cpu {
				sound-dai = <0xda 0x4>;
			};

			plat {
				sound-dai = <0xdb>;
			};
		};

		sprd-audio-card,dai-link@40 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_VOICE_BT";
			no-pcm = <0x1>;
			stream-name = "BE_ST_VOICE_BT";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x16>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@41 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_VOIP_BT";
			no-pcm = <0x1>;
			stream-name = "BE_ST_VOIP_BT";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x17>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@42 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_LOOP_BT";
			no-pcm = <0x1>;
			stream-name = "BE_ST_LOOP_BT";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x18>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@43 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_BT_C";
			no-pcm = <0x1>;
			stream-name = "BE_ST_BT_C";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x19>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@44 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_VOICE_C";
			no-pcm = <0x1>;
			stream-name = "BE_ST_VOICE_C";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x1a>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@45 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_FM_C";
			no-pcm = <0x1>;
			stream-name = "BE_ST_FM_C";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x1b>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@46 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			ignore-suspend = <0x0>;
			link-name = "BE_CAPTURE_FM_DSP";
			no-pcm = <0x1>;
			stream-name = "BE_ST_CAPTURE_FM_DSP";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x1c>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@47 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			ignore-suspend = <0x0>;
			link-name = "BE_CAPTURE_BTSCO_DSP";
			no-pcm = <0x1>;
			stream-name = "BE_ST_CAPTURE_BTSCO_DSP";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x1d>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@48 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_DUMP";
			no-pcm = <0x1>;
			stream-name = "BE_DUMP";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x1e>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@49 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x0>;
			link-name = "FE_TEST_CODEC";
			stream-name = "FE_ST_TEST_CODEC";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0x13>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@5 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "FE_VOICE";
			stream-name = "FE_ST_VOICE";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0x5>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@50 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_TEST_CODEC";
			no-pcm = <0x1>;
			stream-name = "BE_TEST_CODEC";

			codec {
				sound-dai = <0xde 0xe>;
			};

			cpu {
				sound-dai = <0xdd 0x1f>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@51 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_FAST_BTSCO";
			no-pcm = <0x1>;
			stream-name = "BE_ST_FAST_BTSCO";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x20>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@52 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_NORMAL_AP01_BTSCO";
			no-pcm = <0x1>;
			stream-name = "BE_ST_NORMAL_AP01_BTSCO";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x21>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@6 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dpcm-playback = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "FE_VOIP";
			stream-name = "FE_ST_VOIP";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0x6>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@68 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "FE_VOICE_PCM_P";
			stream-name = "FE_ST_VOICE_PCM_P";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0x12>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@69 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "BE_VOICE_PCM_P";
			no-pcm = <0x1>;
			stream-name = "BE_ST_VOICE_PCM_P";

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xdd 0x2d>;
			};

			plat {
				sound-dai = <0xdc>;
			};
		};

		sprd-audio-card,dai-link@7 {
			be-id = <0x0>;
			dpcm-playback = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "FE_FM";
			stream-name = "FE_ST_FM";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0x7>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@8 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "FE_FM_C";
			stream-name = "FE_ST_FM_C";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0x8>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};

		sprd-audio-card,dai-link@9 {
			be-id = <0x0>;
			dpcm-capture = <0x1>;
			dynamic = <0x1>;
			ignore-suspend = <0x1>;
			link-name = "FE_VOICE_C";
			stream-name = "FE_ST_VOICE_C";
			trigger = <0x1 0x1>;

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xda 0x9>;
			};

			plat {
				sound-dai = <0xd9>;
			};
		};
	};

	sound@1 {
		compatible = "sprd,i2s-null-codec";
		phandle = <0x16e>;
		sprd-audio-card,name = "all-i2s";
		status = "okay";

		sprd-audio-card,dai-link@0 {

			codec {
				sound-dai = <0x0 0x0>;
			};

			cpu {
				sound-dai = <0xe1>;
			};

			plat {
				sound-dai = <0xe0>;
			};
		};
	};

	sprd-compr-audio {
		#sound-dai-cells = <0x0>;
		compatible = "sprd,sharkl5-compress-platform", "sprd,sharkl5pro-compress-platform";
		dma-names = "compr_dma_stage0", "compr_dma_stage1";
		dmas = <0xbe 0x11 0xbe 0x12>;
		phandle = <0xdb>;
	};

	sprd-fe-dai {
		#sound-dai-cells = <0x1>;
		compatible = "sprd,fe-dai";
		phandle = <0xda>;
	};

	sprd-fm {
		compatible = "sprd,marlin3-fm";
		sprd,name = "sprd-fm";
	};

	sprd-gsp {
		compatible = "sprd,gsp-r8p0-sharkl5pro";
		core-cnt = <0x1>;
		cores = <0xd6>;
		io-cnt = <0x7>;
		phandle = <0xe3>;
	};

	sprd-headset {
		compatible = "sprd,headset";
		gpio-names = "aud_int_all";
		gpios = <0x4d 0x6 0x0>;
		io-channel-names = "headmic_in_little";
		io-channels = <0x4f 0x14>;
		nvmem-cell-names = "hp_adc_fir_calib", "hp_adc_sec_calib";
		nvmem-cells = <0x4a 0xd7>;
		phandle = <0xd8>;
		sprd,3pole-adc-threshold = <0x70>;
		sprd,adc-gnd = <0x148>;
		sprd,adc-gnd-2 = <0x5dc>;
		sprd,coefficient = <0xd7f28>;
		sprd,debounce-interval = <0xa>;
		sprd,half-adc-gnd = <0x64>;
		sprd,half-adc-gnd-2 = <0x3e8>;
		sprd,irq-threshold-button = <0x4>;
		sprd,jack-type = <0x0>;
		status = "okay";

		sprd,headset-button@0 {
			adc-max = <0x1e0>;
			adc-min = <0x0>;
			code = <0xe2>;
		};

		sprd,headset-button@1 {
			adc-max = <0x3de>;
			adc-min = <0x1e1>;
			code = <0x73>;
		};

		sprd,headset-button@2 {
			adc-max = <0x9c4>;
			adc-min = <0x3df>;
			code = <0x72>;
		};
	};

	sprd-iq {
		compatible = "sprd,iq";
		sprd,mapping-offs = <0x0>;
		sprd,region = <0xe4>;
	};

	sprd-map-user {
		compatible = "sprd,map-user";
	};

	sprd-mtty {
		compatible = "sprd,mtty";
		sprd,name = "ttyBT";
	};

	sprd-pcm-audio {
		#sound-dai-cells = <0x0>;
		compatible = "sprd,sharkl5-pcm-platform", "sprd,sharkl5pro-pcm-platform";
		dma-names = "normal_p_l", "normal_p_r", "normal_c_l", "normal_c_r", "normal23_p_l", "normal23_p_r", "normal23_c_l", "normal23_c_r", "dspcap_c", "a2dppcm_p", "voice_c", "fast_p", "loop_c", "loop_p", "voip_c", "voip_p", "dspfmcap_c", "dspbtscocap_c", "recognise_c", "voice_pcm_p";
		dmas = <0xbe 0x1 0xbe 0x2 0xbe 0x3 0xbe 0x4 0xbe 0x5 0xbe 0x6 0xbe 0x7 0xbe 0x8 0xbe 0x9 0xbe 0xa 0xbe 0xb 0xbe 0xc 0xbe 0xd 0xbe 0xe 0xbe 0xf 0xbe 0x10 0xbe 0x9 0xbe 0x9 0xbe 0xb 0xbe 0xe>;
		phandle = <0xd9>;
	};

	sprd-pcm-iis {
		#sound-dai-cells = <0x0>;
		compatible = "sprd,sharkl5-pcm-platform";
		dma-names = "iis0_tx", "iis0_rx";
		dmas = <0xdf 0x5 0xdf 0x6>;
		phandle = <0xe0>;
		sprd,dma-2stage-level-1-int-source = <0x1>;
		sprd,dma-2stage-usecase = <0x2>;
		sprd,node-count-2stage-level-1 = <0x1>;
		sprd,syscon-pmu-apb = <0x2>;
	};

	sprd-routing-pcm {
		#sound-dai-cells = <0x0>;
		compatible = "sprd,pcm-routing";
		phandle = <0xdc>;
	};

	sprd-sensorhub {
		compatible = "sprd,sharkl5Pro-sensorhub";
	};

	sprd-sipc {
		compatible = "sprd,sipc";

		sipc@87800000 {
			phandle = <0x15d>;
			sprd,dst = <0x5 0x2>;
			sprd,name = "sipc-lte";
			sprd,smem-info = <0x87800000 0x87800000 0x800000>;
		};

		sipc@d000 {
			phandle = <0x15e>;
			sprd,dst = <0x6 0x1 0x6>;
			sprd,name = "sipc-pmsys";
			sprd,smem-info = <0xdc00 0x2000bc00 0x2000 0x88000000 0x18000000 0x40000>;
		};
	};

	sprd-sipx {
		compatible = "sprd,sipx";
		sprd,dl-ack-pool = <0x40>;
		sprd,dl-pool = <0x800>;
		sprd,dst = <0x5>;
		sprd,name = "sipx_lte";
		sprd,ul-ack-pool = <0x400>;
		sprd,ul-pool = <0x800>;
	};

	sprd-spipe {
		compatible = "sprd,spipe";

		spipe@0 {
			sprd,channel = <0x4>;
			sprd,dst = <0x6>;
			sprd,name = "spipe_pm";
			sprd,ringnr = <0x2>;
			sprd,size-rxbuf = <0xb00>;
			sprd,size-txbuf = <0x180>;
		};

		spipe@1 {
			sprd,channel = <0x5>;
			sprd,dst = <0x6>;
			sprd,name = "slog_pm";
			sprd,ringnr = <0x1>;
			sprd,size-rxbuf = <0x5c0>;
			sprd,size-txbuf = <0x20>;
		};

		spipe@2 {
			sprd,channel = <0x6>;
			sprd,dst = <0x6>;
			sprd,name = "sctl_pm";
			sprd,ringnr = <0x1>;
			sprd,size-rxbuf = <0x40>;
			sprd,size-txbuf = <0x20>;
		};

		spipe@3 {
			sprd,channel = <0x4>;
			sprd,dst = <0x5>;
			sprd,name = "spipe_lte";
			sprd,ringnr = <0xf>;
			sprd,size-rxbuf = <0x1000>;
			sprd,size-txbuf = <0x1000>;
		};

		spipe@4 {
			sprd,channel = <0x15>;
			sprd,dst = <0x5>;
			sprd,name = "sdiag_lte";
			sprd,ringnr = <0x1>;
			sprd,size-rxbuf = <0x20000>;
			sprd,size-txbuf = <0x8000>;
		};

		spipe@5 {
			sprd,channel = <0x6>;
			sprd,dst = <0x5>;
			sprd,name = "stty_lte";
			sprd,ringnr = <0x20>;
			sprd,size-rxbuf = <0x800>;
			sprd,size-txbuf = <0x800>;
		};

		spipe@6 {
			sprd,channel = <0x7>;
			sprd,dst = <0x6>;
			sprd,name = "data0_gnss";
			sprd,ringnr = <0x1>;
			sprd,size-rxbuf = <0x20000>;
			sprd,size-txbuf = <0x18000>;
			sprd,smem = <0x1>;
		};
	};

	sprd-spool {
		compatible = "sprd,spool";
		sprd,channel = <0x5>;
		sprd,dst = <0x5>;
		sprd,name = "slog_lte";
		sprd,rx-blknum = <0x4>;
		sprd,rx-blksize = <0x10000>;
		sprd,tx-blknum = <0x0>;
		sprd,tx-blksize = <0x0>;
	};

	thermal-zones {
		phandle = <0x17f>;

		ank0-thmzone {
			phandle = <0x186>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0xea 0x3>;
		};

		ank1-thmzone {
			phandle = <0x187>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0xea 0x4>;
		};

		ank2-thmzone {
			phandle = <0x189>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0xeb 0x1>;
		};

		ank3-thmzone {
			phandle = <0x18a>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0xeb 0x2>;
		};

		ank4-thmzone {
			phandle = <0x18b>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0xeb 0x3>;
		};

		ank5-thmzone {
			phandle = <0x18c>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0xeb 0x4>;
		};

		cluster0-thmzone {
			phandle = <0x18f>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			sustainable-power = <0x7d0>;
			thermal-sensors = <0xed 0xf>;
		};

		cluster1-thmzone {
			phandle = <0x190>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			sustainable-power = <0x7d0>;
			thermal-sensors = <0xee 0x10>;
		};

		cputop-thmzone {
			phandle = <0x18d>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0xeb 0x5>;
		};

		gpu-thmzone {
			phandle = <0x188>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0xeb 0x0>;
		};

		gpuank2-thmzone {
			phandle = <0x18e>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0xec 0x0>;
		};

		osctsen-thmzone {
			phandle = <0x191>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0xef 0x0>;
		};

		outtsen-thmzone {
			phandle = <0x192>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0xef 0x1>;
		};

		prometheus6-tzone0 {
			phandle = <0x183>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0xea 0x0>;
		};

		prometheus6-tzone1 {
			phandle = <0x184>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0xea 0x1>;
		};

		prometheus7-thmzone {
			phandle = <0x185>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0xea 0x2>;
		};

		soc-thmzone {
			phandle = <0x180>;
			polling-delay = <0x3e8>;
			polling-delay-passive = <0x64>;
			sustainable-power = <0xbb8>;
			thermal-sensors = <0xe5 0x11>;

			cooling-maps {

				map0 {
					contribution = <0x400>;
					cooling-device = <0xe7 0xffffffff 0xffffffff>;
					trip = <0xe6>;
				};

				map1 {
					contribution = <0x19a>;
					cooling-device = <0xe8 0xffffffff 0xffffffff>;
					trip = <0xe6>;
				};

				map2 {
					contribution = <0x400>;
					cooling-device = <0xe9 0xffffffff 0xffffffff>;
					trip = <0xe6>;
				};
			};

			trips {

				soc_crit {
					hysteresis = <0x7d0>;
					phandle = <0x182>;
					temperature = <0x1adb0>;
					type = "critical";
				};

				trip-point@0 {
					hysteresis = <0x3e8>;
					phandle = <0x181>;
					temperature = <0x11170>;
					type = "passive";
				};

				trip-point@1 {
					hysteresis = <0x3e8>;
					phandle = <0xe6>;
					temperature = <0x14c08>;
					type = "passive";
				};
			};
		};
	};

	timer {
		arm,no-tick-in-suspend;
		compatible = "arm,armv8-timer";
		interrupts = <0x1 0xd 0x4 0x1 0xe 0x4 0x1 0xb 0x4 0x1 0xa 0x4>;
	};

	trusty {
		compatible = "android,trusty-smc-v1";

		irq {
			compatible = "android,trusty-irq-v1";
			interrupt-ranges = <0x0 0xf 0x0 0x10 0x1f 0x1 0x20 0xdf 0x2>;
			interrupt-templates = <0xf1 0x0 0x1 0x1 0x1 0x0 0x1 0x1 0x0 0x0>;
		};

		log {
			compatible = "android,trusty-log-v1";
		};

		virtio {
			compatible = "android,trusty-virtio-v1";
		};
	};

	vdsp-dvfs {
		clock-names = "vdsp_twpll", "vdsp_lpll", "vdsp_isppll";
		clocks = <0x7 0x0 0x7 0x15 0x7 0x1a>;
		compatible = "sprd,hwdvfs-vdsp-sharkl5pro";
		operating-points = <0x3e800 0xaae60 0x5dc00 0xaae60 0x7d000 0xaae60 0x96000 0xb71b0 0xbb800 0xb71b0 0xe4840 0xc3500>;
		phandle = <0x173>;
		sprd,freq-upd-delay-en = <0x0>;
		sprd,freq-upd-hdsk-en = <0x1>;
		sprd,hw-dfs-en = <0x0>;
		sprd,idle-index-def = <0x1>;
		sprd,work-index-def = <0x2>;
	};

	vsp-dvfs {
		compatible = "sprd,hwdvfs-vsp-sharkl5pro";
		operating-points = <0x3e800 0xaae60 0x4b000 0xaae60 0x5dc00 0xb71b0>;
		phandle = <0x172>;
		sprd,dvfs-enable-flag = <0x1>;
		sprd,dvfs-idle-freq = <0xf424000>;
		sprd,dvfs-work-freq = <0x16e36000>;
		sprd,freq-upd-delay-en = <0x0>;
		sprd,freq-upd-hdsk-en = <0x1>;
	};
};
