SIM = questa

TOPLEVEL_LANG ?= verilog
VERILOG_SOURCES = ../hdl/*.sv

MODULE = test
TOPLEVEL = counter

include $(shell cocotb-config --makefiles)/Makefile.sim