module tb2
(
);
  reg [5:0]a;
  reg [5:0]b;
  reg [3:0] ALUOp;
  reg CarryIn;
  wire CarryOut;
  wire [5:0]Result;
  top alu6
  (
    .a(a),
    .b(b),
    .ALUOp(ALUOp),
    .CarryIn(CarryIn),
    .CarryOut(CarryOut),
    .Result(Result)
  );
  initial
    begin
      a = 6'b101100;
      b = 6'b010011;
      ALUOp = 4'h6;
      CarryIn = 1;
      #50 ALUOp = 4'h2;
      CarryIn = 0;
      #50 ALUOp = 4'h1;
    end
endmodule