// Seed: 793664574
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2
);
  always @(posedge (id_2)) id_1 = 1;
  type_4(
      1'd0, 1'b0, 1, 1, {id_1, 1 == 1'b0}
  );
  logic id_3 = 1 - 1;
endmodule
