<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="minkowski_net_14_layer_pipeline" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="input_voxel_stream" src_type="stream&lt;VoxelData, 0&gt;&amp;" src_isptr="1" src_bitwidth="1152" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="input_voxel_stream" hw_bitwidth="1085" hw_size_or_depth="0" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="final_output_full_cubic" src_type="ap_uint&lt;32&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="5242880">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem_output" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="256" max_widen_bitwidth="512" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="layer_weights" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="396361728">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_weights_0" hw_bitwidth="32" hw_size_or_depth="28311552" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_weights_1" hw_bitwidth="32" hw_size_or_depth="28311552" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_weights_2" hw_bitwidth="32" hw_size_or_depth="28311552" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_weights_3" hw_bitwidth="32" hw_size_or_depth="28311552" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_weights_4" hw_bitwidth="32" hw_size_or_depth="28311552" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_weights_5" hw_bitwidth="32" hw_size_or_depth="28311552" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_weights_6" hw_bitwidth="32" hw_size_or_depth="28311552" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_weights_7" hw_bitwidth="32" hw_size_or_depth="28311552" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_weights_8" hw_bitwidth="32" hw_size_or_depth="28311552" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_weights_9" hw_bitwidth="32" hw_size_or_depth="28311552" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_weights_10" hw_bitwidth="32" hw_size_or_depth="28311552" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_weights_11" hw_bitwidth="32" hw_size_or_depth="28311552" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_weights_12" hw_bitwidth="32" hw_size_or_depth="28311552" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_weights_13" hw_bitwidth="32" hw_size_or_depth="28311552" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="layer_biases" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="14336">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_biases_0" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_biases_1" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_biases_2" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_biases_3" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_biases_4" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_biases_5" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_biases_6" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_biases_7" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_biases_8" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_biases_9" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_biases_10" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_biases_11" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_biases_12" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="layer_biases_13" hw_bitwidth="32" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="rw" src_name="pruned_feature_dram_read" src_type="ap_uint&lt;32&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="262144">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem_read" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28"/>
        </hw>
      </arg>
      <arg id="5" access_type="rw" src_name="pruned_feature_dram_write" src_type="ap_uint&lt;32&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="262144">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem_write" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="256" max_widen_bitwidth="512" channel_id="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40"/>
        </hw>
      </arg>
      <arg id="6" access_type="rw" src_name="L3_bitmap" src_type="ap_uint&lt;512&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="L3_bitmap" hw_bitwidth="512" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
      </arg>
      <arg id="7" access_type="rw" src_name="L2_bitmap" src_type="ap_uint&lt;512&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="L2_bitmap" hw_bitwidth="512" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
      </arg>
      <arg id="8" access_type="rw" src_name="L1_bitmap" src_type="ap_uint&lt;512&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="L1_bitmap" hw_bitwidth="512" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
      </arg>
      <arg id="9" access_type="rw" src_name="L0_bitmap" src_type="ap_uint&lt;512&gt;*" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="L0_bitmap" hw_bitwidth="512" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
      </arg>
      <arg id="10" access_type="rw" src_name="bitmap_info" src_type="PrunedBitmapInfo&amp;" src_isptr="1" src_bitwidth="160" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="160" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52"/>
        </hw>
      </arg>
      <arg id="11" access_type="w" src_name="total_processed_voxels" src_type="ap_uint&lt;32&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
