--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml mips.twx mips.ncd -o mips.twr
mips.pcf -ucf pines.ucf

Design file:              mips.ncd
Physical constraint file: mips.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    7.251(R)|   -1.802(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
inst<0>     |    9.631(R)|clk_BUFGP         |   0.000|
inst<1>     |    9.435(R)|clk_BUFGP         |   0.000|
inst<2>     |    8.845(R)|clk_BUFGP         |   0.000|
inst<3>     |    9.168(R)|clk_BUFGP         |   0.000|
inst<4>     |    8.109(R)|clk_BUFGP         |   0.000|
inst<5>     |    9.439(R)|clk_BUFGP         |   0.000|
inst<6>     |    8.315(R)|clk_BUFGP         |   0.000|
inst<7>     |    8.262(R)|clk_BUFGP         |   0.000|
inst<8>     |    8.628(R)|clk_BUFGP         |   0.000|
inst<9>     |    8.450(R)|clk_BUFGP         |   0.000|
inst<10>    |    7.979(R)|clk_BUFGP         |   0.000|
inst<11>    |    8.881(R)|clk_BUFGP         |   0.000|
inst<12>    |    8.646(R)|clk_BUFGP         |   0.000|
inst<13>    |    8.018(R)|clk_BUFGP         |   0.000|
inst<14>    |    8.471(R)|clk_BUFGP         |   0.000|
inst<15>    |    8.572(R)|clk_BUFGP         |   0.000|
inst<16>    |    8.781(R)|clk_BUFGP         |   0.000|
inst<17>    |    8.726(R)|clk_BUFGP         |   0.000|
inst<18>    |    9.101(R)|clk_BUFGP         |   0.000|
inst<19>    |    8.629(R)|clk_BUFGP         |   0.000|
inst<20>    |    8.204(R)|clk_BUFGP         |   0.000|
inst<21>    |    8.088(R)|clk_BUFGP         |   0.000|
inst<22>    |    8.264(R)|clk_BUFGP         |   0.000|
inst<23>    |    7.890(R)|clk_BUFGP         |   0.000|
inst<24>    |    8.351(R)|clk_BUFGP         |   0.000|
inst<25>    |    7.912(R)|clk_BUFGP         |   0.000|
inst<26>    |    8.050(R)|clk_BUFGP         |   0.000|
inst<27>    |    8.911(R)|clk_BUFGP         |   0.000|
inst<28>    |    8.023(R)|clk_BUFGP         |   0.000|
inst<29>    |    8.624(R)|clk_BUFGP         |   0.000|
inst<30>    |    8.253(R)|clk_BUFGP         |   0.000|
inst<31>    |    8.601(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.751|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 15 14:15:41 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



