/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [4:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = !(in_data[32] ? in_data[4] : celloutsig_0_6z);
  assign celloutsig_1_2z = ~in_data[138];
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_1z[0]) & in_data[103]);
  assign celloutsig_1_16z = ~((celloutsig_1_7z | celloutsig_1_13z) & (celloutsig_1_4z | celloutsig_1_9z[0]));
  assign celloutsig_1_18z = ~((celloutsig_1_10z | celloutsig_1_13z) & (celloutsig_1_4z | celloutsig_1_13z));
  assign celloutsig_0_4z = ~((celloutsig_0_2z | celloutsig_0_3z) & (in_data[6] | in_data[31]));
  assign celloutsig_1_5z = ~((celloutsig_1_1z[2] | celloutsig_1_4z) & (celloutsig_1_3z[0] | in_data[149]));
  assign celloutsig_1_11z = in_data[158] | celloutsig_1_6z;
  assign celloutsig_0_13z = celloutsig_0_7z | celloutsig_0_3z;
  assign celloutsig_0_0z = in_data[20] ^ in_data[60];
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= in_data[24:20];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 5'h00;
    else _01_ <= in_data[91:87];
  reg [10:0] _14_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 11'h000;
    else _14_ <= { _00_[4:1], celloutsig_0_2z, celloutsig_0_14z, _00_ };
  assign out_data[42:32] = _14_;
  assign celloutsig_0_17z = { in_data[46:44], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_12z } / { 1'h1, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_1_14z = { in_data[117:109], celloutsig_1_11z, celloutsig_1_7z } == { celloutsig_1_1z[4:0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_6z } == { celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_12z = { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_3z } === { in_data[130:124], celloutsig_1_7z };
  assign celloutsig_0_2z = { in_data[90:88], celloutsig_0_1z } === { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[86:80], celloutsig_0_1z } >= { in_data[65:60], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_11z = _00_[4:1] >= { _00_[2:0], celloutsig_0_8z };
  assign celloutsig_0_12z = _00_[2:0] >= { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_1z, _01_, celloutsig_0_8z } >= { _01_[0], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_1_17z = { celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_2z } > in_data[150:138];
  assign celloutsig_0_8z = _00_ < { _00_[4:2], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_9z = in_data[141:139] % { 1'h1, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_17z } % { 1'h1, in_data[112:104], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[119:117], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[1:0], celloutsig_1_2z };
  assign celloutsig_1_10z = { in_data[113:109], celloutsig_1_3z } !== { celloutsig_1_1z[6], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_9z !== { celloutsig_1_1z[3], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_7z = _00_[2:1] !== { in_data[42], celloutsig_0_3z };
  assign celloutsig_0_19z = { out_data[38:34], _00_, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_14z } !== { celloutsig_0_17z[2], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_1_1z = { in_data[132:129], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >>> in_data[109:103];
  assign celloutsig_0_6z = ~((celloutsig_0_4z & celloutsig_0_2z) | celloutsig_0_3z);
  assign celloutsig_0_1z = ~((in_data[93] & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_15z = ~((celloutsig_0_6z & celloutsig_0_14z) | celloutsig_0_4z);
  assign celloutsig_1_0z = ~((in_data[172] & in_data[176]) | in_data[160]);
  assign celloutsig_1_6z = ~((celloutsig_1_3z[2] & celloutsig_1_4z) | celloutsig_1_0z);
  assign celloutsig_1_7z = ~((in_data[147] & celloutsig_1_3z[2]) | celloutsig_1_4z);
  assign { out_data[128], out_data[107:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z };
endmodule
