--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml doomsday.twx doomsday.ncd -o doomsday.twr doomsday.pcf
-ucf doomsday.ucf

Design file:              doomsday.ncd
Physical constraint file: doomsday.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
alarmcount  |    1.515(R)|      SLOW  |   -0.974(R)|      SLOW  |clk_BUFGP         |   0.000|
alarmset    |    5.780(R)|      SLOW  |   -1.351(R)|      FAST  |clk_BUFGP         |   0.000|
countdown   |    3.075(R)|      SLOW  |   -0.656(R)|      SLOW  |clk_BUFGP         |   0.000|
countup     |    2.715(R)|      SLOW  |   -0.651(R)|      SLOW  |clk_BUFGP         |   0.000|
increase    |    0.818(R)|      FAST  |   -0.214(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    9.188(R)|      SLOW  |   -0.437(R)|      SLOW  |clk_BUFGP         |   0.000|
timercount  |    0.949(R)|      FAST  |   -0.368(R)|      SLOW  |clk_BUFGP         |   0.000|
timerset    |    6.485(R)|      SLOW  |   -0.456(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |         6.776(R)|      SLOW  |         3.438(R)|      FAST  |clk_BUFGP         |   0.000|
AN<1>       |         6.812(R)|      SLOW  |         3.459(R)|      FAST  |clk_BUFGP         |   0.000|
AN<2>       |         6.572(R)|      SLOW  |         3.331(R)|      FAST  |clk_BUFGP         |   0.000|
AN<3>       |         6.823(R)|      SLOW  |         3.476(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |         7.931(R)|      SLOW  |         4.206(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |         7.901(R)|      SLOW  |         4.155(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |         7.719(R)|      SLOW  |         4.052(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |         7.717(R)|      SLOW  |         4.083(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |         7.919(R)|      SLOW  |         4.196(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |         7.729(R)|      SLOW  |         4.083(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |         7.711(R)|      SLOW  |         4.075(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.590|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 10 12:48:04 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 225 MB



