$date
	Mon Aug 13 00:40:11 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module freq_div3_tb $end
$var wire 1 ! clk_out $end
$var reg 1 " clk_in $end
$var reg 1 # reset $end
$scope module div3 $end
$var wire 1 " clk_in $end
$var wire 1 # reset $end
$var reg 1 $ clk1_out $end
$var reg 1 % clk2_out $end
$var reg 1 ! clk_out $end
$var reg 2 & neg_count [1:0] $end
$var reg 1 ' next_clk1_out $end
$var reg 1 ( next_clk2_out $end
$var reg 2 ) next_neg_count [1:0] $end
$var reg 2 * next_pos_count [1:0] $end
$var reg 2 + pos_count [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b1 *
b1 )
1(
1'
b0 &
0%
x$
1#
0"
x!
$end
#5
0$
1"
#10
1!
0(
b10 )
1%
b1 &
0"
0#
#15
0'
b10 *
1$
b1 +
1"
#20
b0 )
0%
b10 &
0"
#25
0!
b0 *
0$
b10 +
1"
#30
1(
b1 )
b0 &
0"
#35
1'
b1 *
b0 +
1"
#40
1!
0(
b10 )
1%
b1 &
0"
#45
0'
b10 *
1$
b1 +
1"
#50
b0 )
0%
b10 &
0"
#55
0!
b0 *
0$
b10 +
1"
#60
1(
b1 )
b0 &
0"
1#
#65
1'
b1 *
b0 +
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
1!
0(
b10 )
1%
b1 &
0"
0#
#125
0'
b10 *
1$
b1 +
1"
#130
b0 )
0%
b10 &
0"
#135
0!
b0 *
0$
b10 +
1"
#140
1(
b1 )
b0 &
0"
#145
1'
b1 *
b0 +
1"
#150
1!
0(
b10 )
1%
b1 &
0"
#155
0'
b10 *
1$
b1 +
1"
#160
b0 )
0%
b10 &
0"
#165
0!
b0 *
0$
b10 +
1"
#170
1(
b1 )
b0 &
0"
#175
1'
b1 *
b0 +
1"
#180
1!
0(
b10 )
1%
b1 &
0"
#185
0'
b10 *
1$
b1 +
1"
#190
b0 )
0%
b10 &
0"
#195
0!
b0 *
0$
b10 +
1"
#200
1(
b1 )
b0 &
0"
#205
1'
b1 *
b0 +
1"
#210
1!
0(
b10 )
1%
b1 &
0"
#215
0'
b10 *
1$
b1 +
1"
#220
b0 )
0%
b10 &
0"
#225
0!
b0 *
0$
b10 +
1"
#230
1(
b1 )
b0 &
0"
#235
1'
b1 *
b0 +
1"
#240
1!
0(
b10 )
1%
b1 &
0"
