module T_FF(
input wire T, CLK,
output reg Q, 
output wire Qn
);
assign Qn = ~Q;
always @(posedge CLK) begin	
	if (T)
		Q <= ~Q;
end
endmodule

