title: An efficient reduction algorithm for computation of interconnect delay variability
  for statistical timing analysis in clock tree planning
authors:
- S Bondada
- S Raha
- S Mahapatra
publisher: Sadhana 35, 407-418, 2010
date: No year found
link: ''
plugin: orcid.py
file: orcid.yaml
