\chapter{APIs Documentation}
\hypertarget{md_README}{}\label{md_README}\index{APIs Documentation@{APIs Documentation}}
\label{md_README_autotoc_md0}%
\Hypertarget{md_README_autotoc_md0}%
 \hypertarget{md_README_autotoc_md1}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+enable}{EF\_UART\_enable}}\label{md_README_autotoc_md1}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_ac8fb76879468f536845efd63dd013023}{EF\_UART\_enable}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


enables using uart by setting "{}en"{} bit in the control register to 1

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md2}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+disable}{EF\_UART\_disable}}\label{md_README_autotoc_md2}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a906f9de6fa1f7d7a3e251f9c8ecf3ba1}{EF\_UART\_disable}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


disables using uart by clearing "{}en"{} bit in the control register

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md3}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+enable\+Rx}{EF\_UART\_enableRx}}\label{md_README_autotoc_md3}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a27d08acb4a16fe736ec85a6809a8f4cf}{EF\_UART\_enableRx}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


enables using uart RX by setting uart "{}rxen"{} bit in the control register to 1

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md4}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+disable\+Rx}{EF\_UART\_disableRx}}\label{md_README_autotoc_md4}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a8bbcb77cabef3983cca1118db94f33da}{EF\_UART\_disableRx}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


disables using uart RX by clearing uart "{}rxen"{} bit in the control register

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md5}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+enable\+Tx}{EF\_UART\_enableTx}}\label{md_README_autotoc_md5}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a9e39d1b67dee9dc4eddecab799f2a73e}{EF\_UART\_enableTx}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


enables using uart TX by setting uart "{}txen"{} bit in the control register to 1

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md6}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+disable\+Tx}{EF\_UART\_disableTx}}\label{md_README_autotoc_md6}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a5fdfa5d0ceaf25c86265f08508d0ac82}{EF\_UART\_disableTx}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


disables using uart TX by clearing uart "{}txen"{} bit in the control register

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md7}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+enable\+Loop\+Back}{EF\_UART\_enableLoopBack}}\label{md_README_autotoc_md7}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a5b6c1522111c36f052d01ef8477d8708}{EF\_UART\_enableLoopBack}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


enables loopback (connecting TX to RX signal) by setting "{}lpen"{} bit in the control register to 1

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md8}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+disable\+Loop\+Back}{EF\_UART\_disableLoopBack}}\label{md_README_autotoc_md8}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a14b502b1b4f32f74147fa27ef594ec5f}{EF\_UART\_disableLoopBack}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


disables loopback (connecting TX to RX signal) by clearing "{}lpen"{} bit in the control register

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md9}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+enable\+Glitch\+Filter}{EF\_UART\_enableGlitchFilter}}\label{md_README_autotoc_md9}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a41e9f0fc22054ed60435b56e07cc2b08}{EF\_UART\_enableGlitchFilter}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


enables glitch filter (filter out noise or glitches on the received signal) by setting "{}gfen"{} bit in the control register to 1

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md10}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+disable\+Glitch\+Filter}{EF\_UART\_disableGlitchFilter}}\label{md_README_autotoc_md10}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a0b951370140c22de50546112916dbf0f}{EF\_UART\_disableGlitchFilter}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


disables glitch filter (filter out noise or glitches on the received signal) by clearing "{}gfen"{} bit in the control register

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md11}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+set\+CTRL}{EF\_UART\_setCTRL}}\label{md_README_autotoc_md11}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a93420e961b8b16ec1d4e19565a89338f}{EF\_UART\_setCTRL}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keywordtype}{int}\ value}
\DoxyCodeLine{)}

\end{DoxyCode}


{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{value}} The value of the control register
\end{DoxyItemize}

sets the control register to a certain value where


\begin{DoxyItemize}
\item bit 0\+: UART enable
\item bit 1\+: UART Transmitter enable
\item bit 2\+: UART Receiver enable
\item bit 3\+: Loopback (connect RX and TX pins together) enable
\item bit 4\+: UART Glitch Filer on RX enable
\end{DoxyItemize}\hypertarget{md_README_autotoc_md12}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+get\+CTRL}{EF\_UART\_getCTRL}}\label{md_README_autotoc_md12}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{int}\ \mbox{\hyperlink{EF__UART_8c_ae932a6f49dc8556119957adf2d230714}{EF\_UART\_getCTRL}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


returns the value of the control register

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}

{\bfseries{Return}}\+: control register value\hypertarget{md_README_autotoc_md13}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+set\+Prescaler}{EF\_UART\_setPrescaler}}\label{md_README_autotoc_md13}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a417529a40a07f0af36ba658f3a31fff5}{EF\_UART\_setPrescaler}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keywordtype}{int}\ prescaler}
\DoxyCodeLine{)}

\end{DoxyCode}


sets the prescaler to a certain value where Baud\+\_\+rate = Bus\+\_\+\+Clock\+\_\+\+Freq/((Prescaler+1)\texorpdfstring{$\ast$}{*}16)

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{prescaler}} The value of the required prescaler
\end{DoxyItemize}\hypertarget{md_README_autotoc_md14}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+get\+Prescaler}{EF\_UART\_getPrescaler}}\label{md_README_autotoc_md14}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{int}\ \mbox{\hyperlink{EF__UART_8c_a2d7077f683a7553f9c178ecfd058d1bd}{EF\_UART\_getPrescaler}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


returns the value of the prescaler

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}

{\bfseries{Return}}\+: prescaler register value\hypertarget{md_README_autotoc_md15}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+set\+Data\+Size}{EF\_UART\_setDataSize}}\label{md_README_autotoc_md15}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a29ad6f2b0288e0a90421b7755b4ea6d7}{EF\_UART\_setDataSize}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keywordtype}{int}\ value}
\DoxyCodeLine{)}

\end{DoxyCode}


sets the Data Size (Data word length\+: 5-\/9 bits ) by setting the "{}wlen"{} field in configuration register

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{value}} The value of the required data word length
\end{DoxyItemize}\hypertarget{md_README_autotoc_md16}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+set\+Two\+Stop\+Bits\+Select}{EF\_UART\_setTwoStopBitsSelect}}\label{md_README_autotoc_md16}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_ad9196d00146f379a9e90b260b4545209}{EF\_UART\_setTwoStopBitsSelect}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keywordtype}{bool}\ is\_two\_bits}
\DoxyCodeLine{)}

\end{DoxyCode}


sets the "{}stp2"{} bit in configuration register (whether the stop bits are two or one)

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{is\+\_\+two\+\_\+bits}} bool value, if "{}true"{}, the stop bits are two and if "{}false"{}, the stop bit is one
\end{DoxyItemize}\hypertarget{md_README_autotoc_md17}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+set\+Parity\+Type}{EF\_UART\_setParityType}}\label{md_README_autotoc_md17}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a61f34f093714af424473fa57fb04cfc5}{EF\_UART\_setParityType}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keyword}{enum}\ \mbox{\hyperlink{EF__UART_8h_aab5cbb4a185bfe65a14e19beeaba4f10}{parity\_type}}\ parity}
\DoxyCodeLine{)}

\end{DoxyCode}


sets the "{}parity"{} field in configuration register (could be none, odd, even, sticky 0 or sticky 1)

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{parity}} enum parity\+\_\+type could be "{}\+NONE"{} , "{}\+ODD"{} , "{}\+EVEN"{} , "{}\+STICKY\+\_\+0"{} , or "{}\+STICKY\+\_\+1"{}
\end{DoxyItemize}\hypertarget{md_README_autotoc_md18}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+set\+Timeout\+Bits}{EF\_UART\_setTimeoutBits}}\label{md_README_autotoc_md18}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_ab56dac54958dce9684d6ad1cd26d1018}{EF\_UART\_setTimeoutBits}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keywordtype}{int}\ value}
\DoxyCodeLine{)}

\end{DoxyCode}


sets the "{}timeout"{} field in configuration register which is receiver timeout measured in number of bits at which the timeout flag will be raised

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{value}} timeout bits value
\end{DoxyItemize}\hypertarget{md_README_autotoc_md19}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+set\+Config}{EF\_UART\_setConfig}}\label{md_README_autotoc_md19}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a3af6fd4d87a613dcc940fd59c0a6e9fa}{EF\_UART\_setConfig}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keywordtype}{int}\ config}
\DoxyCodeLine{)}

\end{DoxyCode}


{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{config}} The value of the configuration register
\end{DoxyItemize}

sets the configuration register to a certain value where


\begin{DoxyItemize}
\item bit 0-\/3\+: Data word length\+: 5-\/9 bits
\item bit 4\+: Two Stop Bits Select
\item bit 5-\/7\+: Parity Type\+: 000\+: None, 001\+: odd, 010\+: even, 100\+: Sticky 0, 101\+: Sticky 1
\item bit 8-\/13\+: Receiver Timeout measured in number of bits
\end{DoxyItemize}\hypertarget{md_README_autotoc_md20}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+get\+Config}{EF\_UART\_getConfig}}\label{md_README_autotoc_md20}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{int}\ \mbox{\hyperlink{EF__UART_8c_aae10f814cfbacb6ee771ddcc5b349744}{EF\_UART\_getConfig}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


returns the value of the configuration register

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}

{\bfseries{Return}}\+: configuration register value\hypertarget{md_README_autotoc_md21}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+set\+Rx\+FIFOThreshold}{EF\_UART\_setRxFIFOThreshold}}\label{md_README_autotoc_md21}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_ab453e751dd18f6e0893998ab546e0eb0}{EF\_UART\_setRxFIFOThreshold}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keywordtype}{int}\ threshold}
\DoxyCodeLine{)}

\end{DoxyCode}


sets the RX FIFO threshold to a certain value at which "{}\+RXA"{} interrupt will be raised

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{threshold}} The value of the required threshold
\end{DoxyItemize}\hypertarget{md_README_autotoc_md22}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+get\+Rx\+FIFOThreshold}{EF\_UART\_getRxFIFOThreshold}}\label{md_README_autotoc_md22}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{int}\ \mbox{\hyperlink{EF__UART_8c_a829e9820f1d010624994aa7590851721}{EF\_UART\_getRxFIFOThreshold}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


returns the current value of the RX FIFO threshold

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}

{\bfseries{Return}}\+: RX FIFO threshold register\hypertarget{md_README_autotoc_md23}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+set\+Tx\+FIFOThreshold}{EF\_UART\_setTxFIFOThreshold}}\label{md_README_autotoc_md23}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_aeb511962317eb5bcb55d2739f13e80ad}{EF\_UART\_setTxFIFOThreshold}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keywordtype}{int}\ threshold}
\DoxyCodeLine{)}

\end{DoxyCode}


sets the TX FIFO threshold to a certain value at which "{}\+TXB"{} interrupt will be raised

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{threshold}} The value of the required threshold
\end{DoxyItemize}\hypertarget{md_README_autotoc_md24}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+get\+Tx\+FIFOThreshold}{EF\_UART\_getTxFIFOThreshold}}\label{md_README_autotoc_md24}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{int}\ \mbox{\hyperlink{EF__UART_8c_a6e89a406b1b3cff125032eff26043d3d}{EF\_UART\_getTxFIFOThreshold}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


returns the current value of the TX FIFO threshold

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}

{\bfseries{Return}}\+: TX FIFO threshold register\hypertarget{md_README_autotoc_md25}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+set\+FIFOControl}{EF\_UART\_setFIFOControl}}\label{md_README_autotoc_md25}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_ade8fde5e588c22e9bdf3b68f26469098}{EF\_UART\_setFIFOControl}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keywordtype}{int}\ value}
\DoxyCodeLine{)}

\end{DoxyCode}


{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{config}} The value of the FIFO control register
\end{DoxyItemize}

sets the FIFO control register to a certain value where


\begin{DoxyItemize}
\item bit 0-\/3\+: Transmit FIFO Level Threshold
\item bit 8-\/11\+: Receive FIFO Level Threshold
\end{DoxyItemize}\hypertarget{md_README_autotoc_md26}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+get\+FIFOControl}{EF\_UART\_getFIFOControl}}\label{md_README_autotoc_md26}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{int}\ \mbox{\hyperlink{EF__UART_8c_a044758d0138aeb24c6a87fda9c7de6c6}{EF\_UART\_getFIFOControl}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


returns the value of the FIFO control register

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}

{\bfseries{Return}}\+: FIFO control register value\hypertarget{md_README_autotoc_md27}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+get\+Tx\+Count}{EF\_UART\_getTxCount}}\label{md_README_autotoc_md27}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{int}\ \mbox{\hyperlink{EF__UART_8c_ab67855784d50b5c547378f5d5702c273}{EF\_UART\_getTxCount}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


returns the current level of the TX FIFO (the number of bytes in the FIFO)

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}

{\bfseries{Return}}\+: TX FIFO level register\hypertarget{md_README_autotoc_md28}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+get\+Rx\+Count}{EF\_UART\_getRxCount}}\label{md_README_autotoc_md28}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{int}\ \mbox{\hyperlink{EF__UART_8c_ad473ded49b92582489495c207b425a01}{EF\_UART\_getRxCount}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


returns the current level of the RX FIFO (the number of bytes in the FIFO)

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}

{\bfseries{Return}}\+: RX FIFO level register\hypertarget{md_README_autotoc_md29}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+get\+FIFOStatus}{EF\_UART\_getFIFOStatus}}\label{md_README_autotoc_md29}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{int}\ \mbox{\hyperlink{EF__UART_8c_a24c0a12c701bbab2594a68148ccaf187}{EF\_UART\_getFIFOStatus}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}

{\bfseries{Return}}\+: FIFO status register value

returns the value of the FIFO status register where


\begin{DoxyItemize}
\item bit 0-\/3\+: Receive FIFO Level
\item bit 8-\/11\+: Transmit FIFO Level
\end{DoxyItemize}\hypertarget{md_README_autotoc_md30}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+set\+Match\+Data}{EF\_UART\_setMatchData}}\label{md_README_autotoc_md30}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a65715703fe82c3f9fb235cf6b0f62e7b}{EF\_UART\_setMatchData}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keywordtype}{int}\ matchData}
\DoxyCodeLine{)}

\end{DoxyCode}


sets the match\+Data to a certain value at which "{}\+MATCH"{} interrupt will be raised

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{match\+Data}} The value of the required match data
\end{DoxyItemize}\hypertarget{md_README_autotoc_md31}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+get\+Match\+Data}{EF\_UART\_getMatchData}}\label{md_README_autotoc_md31}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{int}\ \mbox{\hyperlink{EF__UART_8c_a471ea6bce689a667b0415208815a9005}{EF\_UART\_getMatchData}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


returns the value of the match data register

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}

{\bfseries{Return}}\+: match data register value\hypertarget{md_README_autotoc_md32}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+get\+RIS}{EF\_UART\_getRIS}}\label{md_README_autotoc_md32}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{int}\ \mbox{\hyperlink{EF__UART_8c_afb034e9ca5c75e87df32e77410dfffea}{EF\_UART\_getRIS}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}

{\bfseries{Return}}\+: RIS register value

returns the value of the Raw Interrupt Status Register


\begin{DoxyItemize}
\item bit 0 TXE \+: Transmit FIFO is Empty.
\item bit 1 RXF \+: Receive FIFO is Full.
\item bit 2 TXB \+: Transmit FIFO level is Below Threshold.
\item bit 3 RXA \+: Receive FIFO level is Above Threshold.
\item bit 4 BRK \+: Line Break; 13 consecutive 0\textquotesingle{}s have been detected on the line.
\item bit 5 MATCH \+: the receive data matches the MATCH register.
\item bit 6 FE \+: Framing Error, the receiver does not see a "{}stop"{} bit at the expected "{}stop"{} bit time.
\item bit 7 PRE \+: Parity Error; the receiver calculated parity does not match the received one.
\item bit 8 OR \+: Overrun; data has been received but the RX FIFO is full.
\item bit 9 RTO \+: Receiver Timeout; no data has been received for the time of a specified number of bits.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md33}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+get\+MIS}{EF\_UART\_getMIS}}\label{md_README_autotoc_md33}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{int}\ \mbox{\hyperlink{EF__UART_8c_a6ffee64b80995aff387251125ebeca80}{EF\_UART\_getMIS}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}

{\bfseries{Return}}\+: MIS register value

returns the value of the Masked Interrupt Status Register


\begin{DoxyItemize}
\item bit 0 TXE \+: Transmit FIFO is Empty.
\item bit 1 RXF \+: Receive FIFO is Full.
\item bit 2 TXB \+: Transmit FIFO level is Below Threshold.
\item bit 3 RXA \+: Receive FIFO level is Above Threshold.
\item bit 4 BRK \+: Line Break; 13 consecutive 0\textquotesingle{}s have been detected on the line.
\item bit 5 MATCH \+: the receive data matches the MATCH register.
\item bit 6 FE \+: Framing Error, the receiver does not see a "{}stop"{} bit at the expected "{}stop"{} bit time.
\item bit 7 PRE \+: Parity Error; the receiver calculated parity does not match the received one.
\item bit 8 OR \+: Overrun; data has been received but the RX FIFO is full.
\item bit 9 RTO \+: Receiver Timeout; no data has been received for the time of a specified number of bits.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md34}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+set\+IM}{EF\_UART\_setIM}}\label{md_README_autotoc_md34}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_af9fd462da652712e3d4c1a356af2b276}{EF\_UART\_setIM}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keywordtype}{int}\ mask}
\DoxyCodeLine{)}

\end{DoxyCode}


{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{mask}} The required mask value
\end{DoxyItemize}

sets the value of the Interrupts Masking Register; which enable and disables interrupts


\begin{DoxyItemize}
\item bit 0 TXE \+: Transmit FIFO is Empty.
\item bit 1 RXF \+: Receive FIFO is Full.
\item bit 2 TXB \+: Transmit FIFO level is Below Threshold.
\item bit 3 RXA \+: Receive FIFO level is Above Threshold.
\item bit 4 BRK \+: Line Break; 13 consecutive 0\textquotesingle{}s have been detected on the line.
\item bit 5 MATCH \+: the receive data matches the MATCH register.
\item bit 6 FE \+: Framing Error, the receiver does not see a "{}stop"{} bit at the expected "{}stop"{} bit time.
\item bit 7 PRE \+: Parity Error; the receiver calculated parity does not match the received one.
\item bit 8 OR \+: Overrun; data has been received but the RX FIFO is full.
\item bit 9 RTO \+: Receiver Timeout; no data has been received for the time of a specified number of bits.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md35}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+get\+IM}{EF\_UART\_getIM}}\label{md_README_autotoc_md35}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{int}\ \mbox{\hyperlink{EF__UART_8c_a19e91976fc7aa7bc0d7aea10f9092c82}{EF\_UART\_getIM}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}

{\bfseries{Return}}\+: IM register value

returns the value of the Interrupts Masking Register; which enable and disables interrupts


\begin{DoxyItemize}
\item bit 0 TXE \+: Transmit FIFO is Empty.
\item bit 1 RXF \+: Receive FIFO is Full.
\item bit 2 TXB \+: Transmit FIFO level is Below Threshold.
\item bit 3 RXA \+: Receive FIFO level is Above Threshold.
\item bit 4 BRK \+: Line Break; 13 consecutive 0\textquotesingle{}s have been detected on the line.
\item bit 5 MATCH \+: the receive data matches the MATCH register.
\item bit 6 FE \+: Framing Error, the receiver does not see a "{}stop"{} bit at the expected "{}stop"{} bit time.
\item bit 7 PRE \+: Parity Error; the receiver calculated parity does not match the received one.
\item bit 8 OR \+: Overrun; data has been received but the RX FIFO is full.
\item bit 9 RTO \+: Receiver Timeout; no data has been received for the time of a specified number of bits.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md36}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+set\+ICR}{EF\_UART\_setICR}}\label{md_README_autotoc_md36}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a71cf6e226bdc78fa9e36f40b4039fe8e}{EF\_UART\_setICR}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keywordtype}{int}\ mask}
\DoxyCodeLine{)}

\end{DoxyCode}


{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{mask}} The required mask value
\end{DoxyItemize}

sets the value of the Interrupts Clear Register; write 1 to clear the flag


\begin{DoxyItemize}
\item bit 0 TXE \+: Transmit FIFO is Empty.
\item bit 1 RXF \+: Receive FIFO is Full.
\item bit 2 TXB \+: Transmit FIFO level is Below Threshold.
\item bit 3 RXA \+: Receive FIFO level is Above Threshold.
\item bit 4 BRK \+: Line Break; 13 consecutive 0\textquotesingle{}s have been detected on the line.
\item bit 5 MATCH \+: the receive data matches the MATCH register.
\item bit 6 FE \+: Framing Error, the receiver does not see a "{}stop"{} bit at the expected "{}stop"{} bit time.
\item bit 7 PRE \+: Parity Error; the receiver calculated parity does not match the received one.
\item bit 8 OR \+: Overrun; data has been received but the RX FIFO is full.
\item bit 9 RTO \+: Receiver Timeout; no data has been received for the time of a specified number of bits.
\end{DoxyItemize}\hypertarget{md_README_autotoc_md37}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+write\+Char}{EF\_UART\_writeChar}}\label{md_README_autotoc_md37}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a9219a3cffee150f100b55272eaae74da}{EF\_UART\_writeChar}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keywordtype}{char}\ data}
\DoxyCodeLine{)}

\end{DoxyCode}


transmit a single character through uart

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{data}} The character or byte required to send
\end{DoxyItemize}\hypertarget{md_README_autotoc_md38}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+write\+Char\+Arr}{EF\_UART\_writeCharArr}}\label{md_README_autotoc_md38}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ \mbox{\hyperlink{EF__UART_8c_a45b53dbb72f6493a763d6176eb56ef2a}{EF\_UART\_writeCharArr}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base,}
\DoxyCodeLine{\ \ \ \ \textcolor{keyword}{const}\ \textcolor{keywordtype}{char}\ *\ char\_arr}
\DoxyCodeLine{)}

\end{DoxyCode}


transmit an array of characters through uart

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\item {\bfseries{char\+\_\+arr}} An array of characters to send
\end{DoxyItemize}\hypertarget{md_README_autotoc_md39}{}\doxysubsection{\texorpdfstring{EF\+\_\+\+UART\+\_\+read\+Char}{EF\_UART\_readChar}}\label{md_README_autotoc_md39}

\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{int}\ \mbox{\hyperlink{EF__UART_8c_a727b43ac98a06b2e2a0c31c305e3e2f9}{EF\_UART\_readChar}}(}
\DoxyCodeLine{\ \ \ \ uint32\_t\ uart\_base}
\DoxyCodeLine{)}

\end{DoxyCode}


receive a single character through uart

{\bfseries{Parameters}}\+:


\begin{DoxyItemize}
\item {\bfseries{uart\+\_\+base}} The base memory address of UART registers.
\end{DoxyItemize}

{\bfseries{Return}}\+: the byte received

\DoxyHorRuler{0}
 