{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697436503415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697436503416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 00:08:23 2023 " "Processing started: Mon Oct 16 00:08:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697436503416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697436503416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Buscaminas -c Buscaminas --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Buscaminas -c Buscaminas --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697436503416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697436503813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697436503813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bomb_count bomb_Count add_random.sv(4) " "Verilog HDL Declaration information at add_random.sv(4): object \"bomb_count\" differs only in case from object \"bomb_Count\" in the same scope" {  } { { "add_random.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697436511587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_random " "Found entity 1: add_random" {  } { { "add_random.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_random_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_random_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_random_tb " "Found entity 1: add_random_tb" {  } { { "add_random_tb.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_decimal.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_decimal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_decimal " "Found entity 1: bin_to_decimal" {  } { { "bin_to_decimal.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/bin_to_decimal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_FSM " "Found entity 1: Lab4_FSM" {  } { { "Lab4_FSM.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/Lab4_FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file matriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matriz " "Found entity 1: matriz" {  } { { "matriz.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file matriz_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_tb " "Found entity 1: matriz_tb" {  } { { "matriz_tb.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_fsm_tb.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4_fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_FSM_tb " "Found entity 1: Lab4_FSM_tb" {  } { { "Lab4_FSM_tb.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/Lab4_FSM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511599 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "Lab4_FSM_tb.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/Lab4_FSM_tb.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moversematriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file moversematriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MoverseMatriz " "Found entity 1: MoverseMatriz" {  } { { "MoverseMatriz.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/MoverseMatriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorcontadores.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorcontadores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorContadores " "Found entity 1: divisorContadores" {  } { { "divisorContadores.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/divisorContadores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/controladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511607 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contadorXY.sv(6) " "Verilog HDL information at contadorXY.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "contadorXY.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/contadorXY.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1697436511608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorXY " "Found entity 1: contadorXY" {  } { { "contadorXY.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/contadorXY.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511609 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "movement_controller.sv(13) " "Verilog HDL information at movement_controller.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "movement_controller.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/movement_controller.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1697436511610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file movement_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 movement_controller " "Found entity 1: movement_controller" {  } { { "movement_controller.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/movement_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_state " "Found entity 1: win_state" {  } { { "win_state.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/win_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_over_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_state " "Found entity 1: game_over_state" {  } { { "game_over_state.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/game_over_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minesweeper.sv 1 1 " "Found 1 design units, including 1 entities, in source file minesweeper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minesweeper " "Found entity 1: minesweeper" {  } { { "minesweeper.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/minesweeper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511615 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "select_casillas.sv(14) " "Verilog HDL information at select_casillas.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "select_casillas.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_casillas.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1697436511617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_casillas.sv 1 1 " "Found 1 design units, including 1 entities, in source file select_casillas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_casillas " "Found entity 1: select_casillas" {  } { { "select_casillas.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_casillas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511617 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "select_flag.sv(14) " "Verilog HDL information at select_flag.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1697436511619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_flag.sv 1 1 " "Found 1 design units, including 1 entities, in source file select_flag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_flag " "Found entity 1: select_flag" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697436511620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697436511620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "select_flag " "Elaborating entity \"select_flag\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1697436511648 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset select_flag.sv(15) " "Verilog HDL Always Construct warning at select_flag.sv(15): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1697436511648 "|select_flag"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x select_flag.sv(20) " "Verilog HDL Always Construct warning at select_flag.sv(20): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1697436511649 "|select_flag"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y select_flag.sv(21) " "Verilog HDL Always Construct warning at select_flag.sv(21): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1697436511649 "|select_flag"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "casilla_x select_flag.sv(14) " "Verilog HDL Always Construct warning at select_flag.sv(14): inferring latch(es) for variable \"casilla_x\", which holds its previous value in one or more paths through the always construct" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1697436511649 "|select_flag"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "casilla_y select_flag.sv(14) " "Verilog HDL Always Construct warning at select_flag.sv(14): inferring latch(es) for variable \"casilla_y\", which holds its previous value in one or more paths through the always construct" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1697436511649 "|select_flag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "casilla_y\[0\] select_flag.sv(19) " "Inferred latch for \"casilla_y\[0\]\" at select_flag.sv(19)" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697436511649 "|select_flag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "casilla_y\[1\] select_flag.sv(19) " "Inferred latch for \"casilla_y\[1\]\" at select_flag.sv(19)" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697436511649 "|select_flag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "casilla_y\[2\] select_flag.sv(19) " "Inferred latch for \"casilla_y\[2\]\" at select_flag.sv(19)" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697436511650 "|select_flag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "casilla_y\[3\] select_flag.sv(19) " "Inferred latch for \"casilla_y\[3\]\" at select_flag.sv(19)" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697436511650 "|select_flag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "casilla_x\[0\] select_flag.sv(19) " "Inferred latch for \"casilla_x\[0\]\" at select_flag.sv(19)" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697436511650 "|select_flag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "casilla_x\[1\] select_flag.sv(19) " "Inferred latch for \"casilla_x\[1\]\" at select_flag.sv(19)" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697436511650 "|select_flag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "casilla_x\[2\] select_flag.sv(19) " "Inferred latch for \"casilla_x\[2\]\" at select_flag.sv(19)" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697436511650 "|select_flag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "casilla_x\[3\] select_flag.sv(19) " "Inferred latch for \"casilla_x\[3\]\" at select_flag.sv(19)" {  } { { "select_flag.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697436511650 "|select_flag"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/output_files/Buscaminas.map.smsg " "Generated suppressed messages file C:/Users/maxga/OneDrive/Documentos/TDD_Labs/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/output_files/Buscaminas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1697436511706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697436511711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 00:08:31 2023 " "Processing ended: Mon Oct 16 00:08:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697436511711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697436511711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697436511711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697436511711 ""}
