
CONDOR_Caracterizacion_ADC_MAX11665_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081b8  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  08008488  08008488  00009488  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008854  08008854  00009854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800885c  0800885c  0000985c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008860  08008860  00009860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  08008864  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002a4  240001d8  08008a3c  0000a1d8  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  2400047c  08008a3c  0000a47c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00011550  00000000  00000000  0000a206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002223  00000000  00000000  0001b756  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000ce0  00000000  00000000  0001d980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000009dc  00000000  00000000  0001e660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00033246  00000000  00000000  0001f03c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00010f5b  00000000  00000000  00052282  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00146f4b  00000000  00000000  000631dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001aa128  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000043d0  00000000  00000000  001aa16c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 000000c0  00000000  00000000  001ae53c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001d8 	.word	0x240001d8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08008470 	.word	0x08008470

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001dc 	.word	0x240001dc
 800030c:	08008470 	.word	0x08008470

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006f0:	f000 fa64 	bl	8000bbc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f4:	f000 fd58 	bl	80011a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f8:	f000 f85c 	bl	80007b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fc:	f000 f96c 	bl	80009d8 <MX_GPIO_Init>
  MX_SPI3_Init();
 8000700:	f000 f8c8 	bl	8000894 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 8000704:	f000 f91c 	bl	8000940 <MX_USART3_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
#if CONDOR_DEBUG_MODE
	printf("Starting main loop.\n");
 8000708:	4820      	ldr	r0, [pc, #128]	@ (800078c <main+0xa0>)
 800070a:	f005 ffb1 	bl	8006670 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (new_adc_data) {
 800070e:	4b20      	ldr	r3, [pc, #128]	@ (8000790 <main+0xa4>)
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	2b00      	cmp	r3, #0
 8000714:	d0fb      	beq.n	800070e <main+0x22>
		  // - For .ioc file: SPI mode = Receive only master use 3 bits shift.
		  // - For .ioc file: SPI mode = Full master duplex use 2 bits shift.
		  // - In any of the previous cases use CPHA / CPOL = 0 (set in .ioc file).
		  // The change in SPI mode unexpectedly changes SCK polarity
		  // (verified with logic analyzer).
		  adc_cnt = 0;
 8000716:	4b1f      	ldr	r3, [pc, #124]	@ (8000794 <main+0xa8>)
 8000718:	2200      	movs	r2, #0
 800071a:	801a      	strh	r2, [r3, #0]
		  adc_cnt = spi_rx_buf[0] >> 3;
 800071c:	4b1e      	ldr	r3, [pc, #120]	@ (8000798 <main+0xac>)
 800071e:	881b      	ldrh	r3, [r3, #0]
 8000720:	08db      	lsrs	r3, r3, #3
 8000722:	b29a      	uxth	r2, r3
 8000724:	4b1b      	ldr	r3, [pc, #108]	@ (8000794 <main+0xa8>)
 8000726:	801a      	strh	r2, [r3, #0]
#if CONDOR_DEBUG_MODE
//		  printf("Adc cnt: %u\n", adc_cnt);
#endif
		  adc_voltage = 0.0;
 8000728:	491c      	ldr	r1, [pc, #112]	@ (800079c <main+0xb0>)
 800072a:	f04f 0200 	mov.w	r2, #0
 800072e:	f04f 0300 	mov.w	r3, #0
 8000732:	e9c1 2300 	strd	r2, r3, [r1]
		  adc_voltage = (adc_cnt / CONDOR_ADC_COUNT_MAX) * CONDOR_ADC_VOLT_REF;
 8000736:	4b17      	ldr	r3, [pc, #92]	@ (8000794 <main+0xa8>)
 8000738:	881b      	ldrh	r3, [r3, #0]
 800073a:	ee07 3a90 	vmov	s15, r3
 800073e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000742:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80007a0 <main+0xb4>
 8000746:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800074a:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80007a4 <main+0xb8>
 800074e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000752:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000756:	4b11      	ldr	r3, [pc, #68]	@ (800079c <main+0xb0>)
 8000758:	ed83 7b00 	vstr	d7, [r3]
		  spi_rx_buf[0] = 0;
 800075c:	4b0e      	ldr	r3, [pc, #56]	@ (8000798 <main+0xac>)
 800075e:	2200      	movs	r2, #0
 8000760:	801a      	strh	r2, [r3, #0]

#if CONDOR_DEBUG_MODE
		  if (event_count / 100 == 1) {
 8000762:	4b11      	ldr	r3, [pc, #68]	@ (80007a8 <main+0xbc>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4a11      	ldr	r2, [pc, #68]	@ (80007ac <main+0xc0>)
 8000768:	fba2 2303 	umull	r2, r3, r2, r3
 800076c:	095b      	lsrs	r3, r3, #5
 800076e:	2b01      	cmp	r3, #1
 8000770:	d108      	bne.n	8000784 <main+0x98>
			  printf("%.3f\n", adc_voltage);
 8000772:	4b0a      	ldr	r3, [pc, #40]	@ (800079c <main+0xb0>)
 8000774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000778:	480d      	ldr	r0, [pc, #52]	@ (80007b0 <main+0xc4>)
 800077a:	f005 ff11 	bl	80065a0 <iprintf>
			  event_count = 0;
 800077e:	4b0a      	ldr	r3, [pc, #40]	@ (80007a8 <main+0xbc>)
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
		  }
#endif
		  new_adc_data = 0;
 8000784:	4b02      	ldr	r3, [pc, #8]	@ (8000790 <main+0xa4>)
 8000786:	2200      	movs	r2, #0
 8000788:	701a      	strb	r2, [r3, #0]
	  if (new_adc_data) {
 800078a:	e7c0      	b.n	800070e <main+0x22>
 800078c:	08008488 	.word	0x08008488
 8000790:	24000322 	.word	0x24000322
 8000794:	24000324 	.word	0x24000324
 8000798:	24000320 	.word	0x24000320
 800079c:	24000318 	.word	0x24000318
 80007a0:	457ff000 	.word	0x457ff000
 80007a4:	40533333 	.word	0x40533333
 80007a8:	24000310 	.word	0x24000310
 80007ac:	51eb851f 	.word	0x51eb851f
 80007b0:	0800849c 	.word	0x0800849c

080007b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b09c      	sub	sp, #112	@ 0x70
 80007b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007be:	224c      	movs	r2, #76	@ 0x4c
 80007c0:	2100      	movs	r1, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f006 f834 	bl	8006830 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c8:	1d3b      	adds	r3, r7, #4
 80007ca:	2220      	movs	r2, #32
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f006 f82e 	bl	8006830 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80007d4:	2002      	movs	r0, #2
 80007d6:	f001 f8dd 	bl	8001994 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80007da:	2300      	movs	r3, #0
 80007dc:	603b      	str	r3, [r7, #0]
 80007de:	4b2c      	ldr	r3, [pc, #176]	@ (8000890 <SystemClock_Config+0xdc>)
 80007e0:	699b      	ldr	r3, [r3, #24]
 80007e2:	4a2b      	ldr	r2, [pc, #172]	@ (8000890 <SystemClock_Config+0xdc>)
 80007e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007e8:	6193      	str	r3, [r2, #24]
 80007ea:	4b29      	ldr	r3, [pc, #164]	@ (8000890 <SystemClock_Config+0xdc>)
 80007ec:	699b      	ldr	r3, [r3, #24]
 80007ee:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007f2:	603b      	str	r3, [r7, #0]
 80007f4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007f6:	bf00      	nop
 80007f8:	4b25      	ldr	r3, [pc, #148]	@ (8000890 <SystemClock_Config+0xdc>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000800:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000804:	d1f8      	bne.n	80007f8 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000806:	2302      	movs	r3, #2
 8000808:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800080a:	2301      	movs	r3, #1
 800080c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800080e:	2340      	movs	r3, #64	@ 0x40
 8000810:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000812:	2302      	movs	r3, #2
 8000814:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000816:	2300      	movs	r3, #0
 8000818:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800081a:	2304      	movs	r3, #4
 800081c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 800081e:	2322      	movs	r3, #34	@ 0x22
 8000820:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000822:	2301      	movs	r3, #1
 8000824:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 34;
 8000826:	2322      	movs	r3, #34	@ 0x22
 8000828:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800082a:	2302      	movs	r3, #2
 800082c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800082e:	230c      	movs	r3, #12
 8000830:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000832:	2300      	movs	r3, #0
 8000834:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 8000836:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800083a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800083c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000840:	4618      	mov	r0, r3
 8000842:	f001 f8e1 	bl	8001a08 <HAL_RCC_OscConfig>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800084c:	f000 f9e2 	bl	8000c14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000850:	233f      	movs	r3, #63	@ 0x3f
 8000852:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000854:	2303      	movs	r3, #3
 8000856:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800085c:	2308      	movs	r3, #8
 800085e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000860:	2340      	movs	r3, #64	@ 0x40
 8000862:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000864:	2340      	movs	r3, #64	@ 0x40
 8000866:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000868:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800086c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800086e:	2340      	movs	r3, #64	@ 0x40
 8000870:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000872:	1d3b      	adds	r3, r7, #4
 8000874:	2103      	movs	r1, #3
 8000876:	4618      	mov	r0, r3
 8000878:	f001 fca0 	bl	80021bc <HAL_RCC_ClockConfig>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000882:	f000 f9c7 	bl	8000c14 <Error_Handler>
  }
}
 8000886:	bf00      	nop
 8000888:	3770      	adds	r7, #112	@ 0x70
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	58024800 	.word	0x58024800

08000894 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000898:	4b27      	ldr	r3, [pc, #156]	@ (8000938 <MX_SPI3_Init+0xa4>)
 800089a:	4a28      	ldr	r2, [pc, #160]	@ (800093c <MX_SPI3_Init+0xa8>)
 800089c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800089e:	4b26      	ldr	r3, [pc, #152]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008a0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80008a4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80008a6:	4b24      	ldr	r3, [pc, #144]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008a8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80008ac:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 80008ae:	4b22      	ldr	r3, [pc, #136]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008b0:	220f      	movs	r2, #15
 80008b2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008b4:	4b20      	ldr	r3, [pc, #128]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008bc:	2200      	movs	r2, #0
 80008be:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80008c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008c2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80008c6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80008d4:	4b18      	ldr	r3, [pc, #96]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008da:	4b17      	ldr	r3, [pc, #92]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008dc:	2200      	movs	r2, #0
 80008de:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80008e0:	4b15      	ldr	r3, [pc, #84]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008e6:	4b14      	ldr	r3, [pc, #80]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008e8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008ec:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80008ee:	4b12      	ldr	r3, [pc, #72]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80008f4:	4b10      	ldr	r3, [pc, #64]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80008fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000938 <MX_SPI3_Init+0xa4>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000900:	4b0d      	ldr	r3, [pc, #52]	@ (8000938 <MX_SPI3_Init+0xa4>)
 8000902:	2200      	movs	r2, #0
 8000904:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000906:	4b0c      	ldr	r3, [pc, #48]	@ (8000938 <MX_SPI3_Init+0xa4>)
 8000908:	2200      	movs	r2, #0
 800090a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800090c:	4b0a      	ldr	r3, [pc, #40]	@ (8000938 <MX_SPI3_Init+0xa4>)
 800090e:	2200      	movs	r2, #0
 8000910:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000912:	4b09      	ldr	r3, [pc, #36]	@ (8000938 <MX_SPI3_Init+0xa4>)
 8000914:	2200      	movs	r2, #0
 8000916:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000918:	4b07      	ldr	r3, [pc, #28]	@ (8000938 <MX_SPI3_Init+0xa4>)
 800091a:	2200      	movs	r2, #0
 800091c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800091e:	4b06      	ldr	r3, [pc, #24]	@ (8000938 <MX_SPI3_Init+0xa4>)
 8000920:	2200      	movs	r2, #0
 8000922:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000924:	4804      	ldr	r0, [pc, #16]	@ (8000938 <MX_SPI3_Init+0xa4>)
 8000926:	f003 fd97 	bl	8004458 <HAL_SPI_Init>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8000930:	f000 f970 	bl	8000c14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000934:	bf00      	nop
 8000936:	bd80      	pop	{r7, pc}
 8000938:	240001f4 	.word	0x240001f4
 800093c:	40003c00 	.word	0x40003c00

08000940 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000944:	4b22      	ldr	r3, [pc, #136]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 8000946:	4a23      	ldr	r2, [pc, #140]	@ (80009d4 <MX_USART3_UART_Init+0x94>)
 8000948:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800094a:	4b21      	ldr	r3, [pc, #132]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 800094c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000950:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000952:	4b1f      	ldr	r3, [pc, #124]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 8000954:	2200      	movs	r2, #0
 8000956:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000958:	4b1d      	ldr	r3, [pc, #116]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 800095a:	2200      	movs	r2, #0
 800095c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800095e:	4b1c      	ldr	r3, [pc, #112]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 8000960:	2200      	movs	r2, #0
 8000962:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000964:	4b1a      	ldr	r3, [pc, #104]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 8000966:	220c      	movs	r2, #12
 8000968:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800096a:	4b19      	ldr	r3, [pc, #100]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 800096c:	2200      	movs	r2, #0
 800096e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000970:	4b17      	ldr	r3, [pc, #92]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 8000972:	2200      	movs	r2, #0
 8000974:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000976:	4b16      	ldr	r3, [pc, #88]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 8000978:	2200      	movs	r2, #0
 800097a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800097c:	4b14      	ldr	r3, [pc, #80]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 800097e:	2200      	movs	r2, #0
 8000980:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000982:	4b13      	ldr	r3, [pc, #76]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 8000984:	2200      	movs	r2, #0
 8000986:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000988:	4811      	ldr	r0, [pc, #68]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 800098a:	f003 fea4 	bl	80046d6 <HAL_UART_Init>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000994:	f000 f93e 	bl	8000c14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000998:	2100      	movs	r1, #0
 800099a:	480d      	ldr	r0, [pc, #52]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 800099c:	f005 f83f 	bl	8005a1e <HAL_UARTEx_SetTxFifoThreshold>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80009a6:	f000 f935 	bl	8000c14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009aa:	2100      	movs	r1, #0
 80009ac:	4808      	ldr	r0, [pc, #32]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 80009ae:	f005 f874 	bl	8005a9a <HAL_UARTEx_SetRxFifoThreshold>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80009b8:	f000 f92c 	bl	8000c14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80009bc:	4804      	ldr	r0, [pc, #16]	@ (80009d0 <MX_USART3_UART_Init+0x90>)
 80009be:	f004 fff5 	bl	80059ac <HAL_UARTEx_DisableFifoMode>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80009c8:	f000 f924 	bl	8000c14 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009cc:	bf00      	nop
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	2400027c 	.word	0x2400027c
 80009d4:	40004800 	.word	0x40004800

080009d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b08a      	sub	sp, #40	@ 0x28
 80009dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009de:	f107 0314 	add.w	r3, r7, #20
 80009e2:	2200      	movs	r2, #0
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	605a      	str	r2, [r3, #4]
 80009e8:	609a      	str	r2, [r3, #8]
 80009ea:	60da      	str	r2, [r3, #12]
 80009ec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ee:	4b5a      	ldr	r3, [pc, #360]	@ (8000b58 <MX_GPIO_Init+0x180>)
 80009f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009f4:	4a58      	ldr	r2, [pc, #352]	@ (8000b58 <MX_GPIO_Init+0x180>)
 80009f6:	f043 0304 	orr.w	r3, r3, #4
 80009fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009fe:	4b56      	ldr	r3, [pc, #344]	@ (8000b58 <MX_GPIO_Init+0x180>)
 8000a00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a04:	f003 0304 	and.w	r3, r3, #4
 8000a08:	613b      	str	r3, [r7, #16]
 8000a0a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a0c:	4b52      	ldr	r3, [pc, #328]	@ (8000b58 <MX_GPIO_Init+0x180>)
 8000a0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a12:	4a51      	ldr	r2, [pc, #324]	@ (8000b58 <MX_GPIO_Init+0x180>)
 8000a14:	f043 0302 	orr.w	r3, r3, #2
 8000a18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a1c:	4b4e      	ldr	r3, [pc, #312]	@ (8000b58 <MX_GPIO_Init+0x180>)
 8000a1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a22:	f003 0302 	and.w	r3, r3, #2
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a2a:	4b4b      	ldr	r3, [pc, #300]	@ (8000b58 <MX_GPIO_Init+0x180>)
 8000a2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a30:	4a49      	ldr	r2, [pc, #292]	@ (8000b58 <MX_GPIO_Init+0x180>)
 8000a32:	f043 0308 	orr.w	r3, r3, #8
 8000a36:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a3a:	4b47      	ldr	r3, [pc, #284]	@ (8000b58 <MX_GPIO_Init+0x180>)
 8000a3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a40:	f003 0308 	and.w	r3, r3, #8
 8000a44:	60bb      	str	r3, [r7, #8]
 8000a46:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a48:	4b43      	ldr	r3, [pc, #268]	@ (8000b58 <MX_GPIO_Init+0x180>)
 8000a4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a4e:	4a42      	ldr	r2, [pc, #264]	@ (8000b58 <MX_GPIO_Init+0x180>)
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a58:	4b3f      	ldr	r3, [pc, #252]	@ (8000b58 <MX_GPIO_Init+0x180>)
 8000a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a5e:	f003 0301 	and.w	r3, r3, #1
 8000a62:	607b      	str	r3, [r7, #4]
 8000a64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a66:	4b3c      	ldr	r3, [pc, #240]	@ (8000b58 <MX_GPIO_Init+0x180>)
 8000a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a6c:	4a3a      	ldr	r2, [pc, #232]	@ (8000b58 <MX_GPIO_Init+0x180>)
 8000a6e:	f043 0310 	orr.w	r3, r3, #16
 8000a72:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a76:	4b38      	ldr	r3, [pc, #224]	@ (8000b58 <MX_GPIO_Init+0x180>)
 8000a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a7c:	f003 0310 	and.w	r3, r3, #16
 8000a80:	603b      	str	r3, [r7, #0]
 8000a82:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000a84:	2200      	movs	r2, #0
 8000a86:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000a8a:	4834      	ldr	r0, [pc, #208]	@ (8000b5c <MX_GPIO_Init+0x184>)
 8000a8c:	f000 ff4e 	bl	800192c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000a90:	2201      	movs	r2, #1
 8000a92:	2102      	movs	r1, #2
 8000a94:	4831      	ldr	r0, [pc, #196]	@ (8000b5c <MX_GPIO_Init+0x184>)
 8000a96:	f000 ff49 	bl	800192c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2102      	movs	r1, #2
 8000a9e:	4830      	ldr	r0, [pc, #192]	@ (8000b60 <MX_GPIO_Init+0x188>)
 8000aa0:	f000 ff44 	bl	800192c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000aa4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000aa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000aaa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ab4:	f107 0314 	add.w	r3, r7, #20
 8000ab8:	4619      	mov	r1, r3
 8000aba:	482a      	ldr	r0, [pc, #168]	@ (8000b64 <MX_GPIO_Init+0x18c>)
 8000abc:	f000 fd8e 	bl	80015dc <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 8000ac0:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000ac4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	2300      	movs	r3, #0
 8000acc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ad2:	f107 0314 	add.w	r3, r7, #20
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4820      	ldr	r0, [pc, #128]	@ (8000b5c <MX_GPIO_Init+0x184>)
 8000ada:	f000 fd7f 	bl	80015dc <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aea:	2303      	movs	r3, #3
 8000aec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8000aee:	f107 0314 	add.w	r3, r7, #20
 8000af2:	4619      	mov	r1, r3
 8000af4:	4819      	ldr	r0, [pc, #100]	@ (8000b5c <MX_GPIO_Init+0x184>)
 8000af6:	f000 fd71 	bl	80015dc <HAL_GPIO_Init>

  /*Configure GPIO pin : Disc_Pin */
  GPIO_InitStruct.Pin = Disc_Pin;
 8000afa:	2320      	movs	r3, #32
 8000afc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000afe:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Disc_GPIO_Port, &GPIO_InitStruct);
 8000b08:	f107 0314 	add.w	r3, r7, #20
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4813      	ldr	r0, [pc, #76]	@ (8000b5c <MX_GPIO_Init+0x184>)
 8000b10:	f000 fd64 	bl	80015dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = LED_YELLOW_Pin;
 8000b14:	2302      	movs	r3, #2
 8000b16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b20:	2300      	movs	r3, #0
 8000b22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_YELLOW_GPIO_Port, &GPIO_InitStruct);
 8000b24:	f107 0314 	add.w	r3, r7, #20
 8000b28:	4619      	mov	r1, r3
 8000b2a:	480d      	ldr	r0, [pc, #52]	@ (8000b60 <MX_GPIO_Init+0x188>)
 8000b2c:	f000 fd56 	bl	80015dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(Disc_EXTI_IRQn, 0, 0);
 8000b30:	2200      	movs	r2, #0
 8000b32:	2100      	movs	r1, #0
 8000b34:	2017      	movs	r0, #23
 8000b36:	f000 fca4 	bl	8001482 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(Disc_EXTI_IRQn);
 8000b3a:	2017      	movs	r0, #23
 8000b3c:	f000 fcbb 	bl	80014b6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(B1_EXTI_IRQn, 0, 0);
 8000b40:	2200      	movs	r2, #0
 8000b42:	2100      	movs	r1, #0
 8000b44:	2028      	movs	r0, #40	@ 0x28
 8000b46:	f000 fc9c 	bl	8001482 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(B1_EXTI_IRQn);
 8000b4a:	2028      	movs	r0, #40	@ 0x28
 8000b4c:	f000 fcb3 	bl	80014b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b50:	bf00      	nop
 8000b52:	3728      	adds	r7, #40	@ 0x28
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	58024400 	.word	0x58024400
 8000b5c:	58020400 	.word	0x58020400
 8000b60:	58021000 	.word	0x58021000
 8000b64:	58020800 	.word	0x58020800

08000b68 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	80fb      	strh	r3, [r7, #6]
	// NOTE: Use the user button connected to PC13 for testing.
//	if ((GPIO_Pin == CONDOR_DISC_PIN) || (GPIO_Pin == CONDOR_DISC_TEST_PIN)) {
	if ((GPIO_Pin == CONDOR_DISC_PIN)) {
 8000b72:	88fb      	ldrh	r3, [r7, #6]
 8000b74:	2b20      	cmp	r3, #32
 8000b76:	d10a      	bne.n	8000b8e <HAL_GPIO_EXTI_Callback+0x26>


		// TEST: Ignore the rest while testing interrupt propagation delay.
		HAL_GPIO_WritePin(CONDOR_SPI_CS_PORT, CONDOR_SPI_CS_PIN, GPIO_PIN_RESET);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2102      	movs	r1, #2
 8000b7c:	4805      	ldr	r0, [pc, #20]	@ (8000b94 <HAL_GPIO_EXTI_Callback+0x2c>)
 8000b7e:	f000 fed5 	bl	800192c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(CONDOR_SPI_CS_PORT, CONDOR_SPI_CS_PIN, GPIO_PIN_SET);
 8000b82:	2201      	movs	r2, #1
 8000b84:	2102      	movs	r1, #2
 8000b86:	4803      	ldr	r0, [pc, #12]	@ (8000b94 <HAL_GPIO_EXTI_Callback+0x2c>)
 8000b88:	f000 fed0 	bl	800192c <HAL_GPIO_WritePin>
		return;
 8000b8c:	bf00      	nop

		HAL_GPIO_WritePin(CONDOR_SPI_CS_PORT, CONDOR_SPI_CS_PIN, GPIO_PIN_SET);

		new_adc_data = 1;
	}
}
 8000b8e:	3708      	adds	r7, #8
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	58020400 	.word	0x58020400

08000b98 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  *   None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&UART_PORT_HANDLE_DEBUG, (uint8_t *)&ch, 1, 0xFFFF);
 8000ba0:	1d39      	adds	r1, r7, #4
 8000ba2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	4803      	ldr	r0, [pc, #12]	@ (8000bb8 <__io_putchar+0x20>)
 8000baa:	f003 fde4 	bl	8004776 <HAL_UART_Transmit>

	return ch;
 8000bae:	687b      	ldr	r3, [r7, #4]
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	3708      	adds	r7, #8
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	2400027c 	.word	0x2400027c

08000bbc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000bc2:	463b      	mov	r3, r7
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000bce:	f000 fc8d 	bl	80014ec <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000bde:	231f      	movs	r3, #31
 8000be0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000be2:	2387      	movs	r3, #135	@ 0x87
 8000be4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000bea:	2300      	movs	r3, #0
 8000bec:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000bfe:	463b      	mov	r3, r7
 8000c00:	4618      	mov	r0, r3
 8000c02:	f000 fcab 	bl	800155c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000c06:	2004      	movs	r0, #4
 8000c08:	f000 fc88 	bl	800151c <HAL_MPU_Enable>

}
 8000c0c:	bf00      	nop
 8000c0e:	3710      	adds	r7, #16
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c18:	b672      	cpsid	i
}
 8000c1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <Error_Handler+0x8>

08000c20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c26:	4b0a      	ldr	r3, [pc, #40]	@ (8000c50 <HAL_MspInit+0x30>)
 8000c28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c2c:	4a08      	ldr	r2, [pc, #32]	@ (8000c50 <HAL_MspInit+0x30>)
 8000c2e:	f043 0302 	orr.w	r3, r3, #2
 8000c32:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c36:	4b06      	ldr	r3, [pc, #24]	@ (8000c50 <HAL_MspInit+0x30>)
 8000c38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c3c:	f003 0302 	and.w	r3, r3, #2
 8000c40:	607b      	str	r3, [r7, #4]
 8000c42:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c44:	bf00      	nop
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr
 8000c50:	58024400 	.word	0x58024400

08000c54 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b0b8      	sub	sp, #224	@ 0xe0
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c6c:	f107 0310 	add.w	r3, r7, #16
 8000c70:	22b8      	movs	r2, #184	@ 0xb8
 8000c72:	2100      	movs	r1, #0
 8000c74:	4618      	mov	r0, r3
 8000c76:	f005 fddb 	bl	8006830 <memset>
  if(hspi->Instance==SPI3)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a26      	ldr	r2, [pc, #152]	@ (8000d18 <HAL_SPI_MspInit+0xc4>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d145      	bne.n	8000d10 <HAL_SPI_MspInit+0xbc>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8000c84:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c88:	f04f 0300 	mov.w	r3, #0
 8000c8c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c94:	f107 0310 	add.w	r3, r7, #16
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f001 fe1b 	bl	80028d4 <HAL_RCCEx_PeriphCLKConfig>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8000ca4:	f7ff ffb6 	bl	8000c14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ca8:	4b1c      	ldr	r3, [pc, #112]	@ (8000d1c <HAL_SPI_MspInit+0xc8>)
 8000caa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000cae:	4a1b      	ldr	r2, [pc, #108]	@ (8000d1c <HAL_SPI_MspInit+0xc8>)
 8000cb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000cb4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000cb8:	4b18      	ldr	r3, [pc, #96]	@ (8000d1c <HAL_SPI_MspInit+0xc8>)
 8000cba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000cbe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cc6:	4b15      	ldr	r3, [pc, #84]	@ (8000d1c <HAL_SPI_MspInit+0xc8>)
 8000cc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ccc:	4a13      	ldr	r2, [pc, #76]	@ (8000d1c <HAL_SPI_MspInit+0xc8>)
 8000cce:	f043 0304 	orr.w	r3, r3, #4
 8000cd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cd6:	4b11      	ldr	r3, [pc, #68]	@ (8000d1c <HAL_SPI_MspInit+0xc8>)
 8000cd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cdc:	f003 0304 	and.w	r3, r3, #4
 8000ce0:	60bb      	str	r3, [r7, #8]
 8000ce2:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000ce4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000ce8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cec:	2302      	movs	r3, #2
 8000cee:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000cfe:	2306      	movs	r3, #6
 8000d00:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d04:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4805      	ldr	r0, [pc, #20]	@ (8000d20 <HAL_SPI_MspInit+0xcc>)
 8000d0c:	f000 fc66 	bl	80015dc <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000d10:	bf00      	nop
 8000d12:	37e0      	adds	r7, #224	@ 0xe0
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	40003c00 	.word	0x40003c00
 8000d1c:	58024400 	.word	0x58024400
 8000d20:	58020800 	.word	0x58020800

08000d24 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b0b8      	sub	sp, #224	@ 0xe0
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
 8000d34:	605a      	str	r2, [r3, #4]
 8000d36:	609a      	str	r2, [r3, #8]
 8000d38:	60da      	str	r2, [r3, #12]
 8000d3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d3c:	f107 0310 	add.w	r3, r7, #16
 8000d40:	22b8      	movs	r2, #184	@ 0xb8
 8000d42:	2100      	movs	r1, #0
 8000d44:	4618      	mov	r0, r3
 8000d46:	f005 fd73 	bl	8006830 <memset>
  if(huart->Instance==USART3)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4a27      	ldr	r2, [pc, #156]	@ (8000dec <HAL_UART_MspInit+0xc8>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d146      	bne.n	8000de2 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000d54:	f04f 0202 	mov.w	r2, #2
 8000d58:	f04f 0300 	mov.w	r3, #0
 8000d5c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000d60:	2300      	movs	r3, #0
 8000d62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d66:	f107 0310 	add.w	r3, r7, #16
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f001 fdb2 	bl	80028d4 <HAL_RCCEx_PeriphCLKConfig>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000d76:	f7ff ff4d 	bl	8000c14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000df0 <HAL_UART_MspInit+0xcc>)
 8000d7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d80:	4a1b      	ldr	r2, [pc, #108]	@ (8000df0 <HAL_UART_MspInit+0xcc>)
 8000d82:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d86:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000d8a:	4b19      	ldr	r3, [pc, #100]	@ (8000df0 <HAL_UART_MspInit+0xcc>)
 8000d8c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d98:	4b15      	ldr	r3, [pc, #84]	@ (8000df0 <HAL_UART_MspInit+0xcc>)
 8000d9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d9e:	4a14      	ldr	r2, [pc, #80]	@ (8000df0 <HAL_UART_MspInit+0xcc>)
 8000da0:	f043 0308 	orr.w	r3, r3, #8
 8000da4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000da8:	4b11      	ldr	r3, [pc, #68]	@ (8000df0 <HAL_UART_MspInit+0xcc>)
 8000daa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dae:	f003 0308 	and.w	r3, r3, #8
 8000db2:	60bb      	str	r3, [r7, #8]
 8000db4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 8000db6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000dba:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000dd0:	2307      	movs	r3, #7
 8000dd2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dd6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000dda:	4619      	mov	r1, r3
 8000ddc:	4805      	ldr	r0, [pc, #20]	@ (8000df4 <HAL_UART_MspInit+0xd0>)
 8000dde:	f000 fbfd 	bl	80015dc <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000de2:	bf00      	nop
 8000de4:	37e0      	adds	r7, #224	@ 0xe0
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40004800 	.word	0x40004800
 8000df0:	58024400 	.word	0x58024400
 8000df4:	58020c00 	.word	0x58020c00

08000df8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dfc:	bf00      	nop
 8000dfe:	e7fd      	b.n	8000dfc <NMI_Handler+0x4>

08000e00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e04:	bf00      	nop
 8000e06:	e7fd      	b.n	8000e04 <HardFault_Handler+0x4>

08000e08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e0c:	bf00      	nop
 8000e0e:	e7fd      	b.n	8000e0c <MemManage_Handler+0x4>

08000e10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e14:	bf00      	nop
 8000e16:	e7fd      	b.n	8000e14 <BusFault_Handler+0x4>

08000e18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <UsageFault_Handler+0x4>

08000e20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr

08000e2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e2e:	b480      	push	{r7}
 8000e30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e32:	bf00      	nop
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr

08000e4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e4e:	f000 fa1d 	bl	800128c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Disc_Pin);
 8000e5a:	2020      	movs	r0, #32
 8000e5c:	f000 fd7f 	bl	800195e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000e60:	bf00      	nop
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000e68:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000e6c:	f000 fd77 	bl	800195e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e70:	bf00      	nop
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  return 1;
 8000e78:	2301      	movs	r3, #1
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr

08000e84 <_kill>:

int _kill(int pid, int sig)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e8e:	f005 fd21 	bl	80068d4 <__errno>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2216      	movs	r2, #22
 8000e96:	601a      	str	r2, [r3, #0]
  return -1;
 8000e98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <_exit>:

void _exit (int status)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000eac:	f04f 31ff 	mov.w	r1, #4294967295
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f7ff ffe7 	bl	8000e84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000eb6:	bf00      	nop
 8000eb8:	e7fd      	b.n	8000eb6 <_exit+0x12>

08000eba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	b086      	sub	sp, #24
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	60f8      	str	r0, [r7, #12]
 8000ec2:	60b9      	str	r1, [r7, #8]
 8000ec4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	617b      	str	r3, [r7, #20]
 8000eca:	e00a      	b.n	8000ee2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ecc:	f3af 8000 	nop.w
 8000ed0:	4601      	mov	r1, r0
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	1c5a      	adds	r2, r3, #1
 8000ed6:	60ba      	str	r2, [r7, #8]
 8000ed8:	b2ca      	uxtb	r2, r1
 8000eda:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	617b      	str	r3, [r7, #20]
 8000ee2:	697a      	ldr	r2, [r7, #20]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	dbf0      	blt.n	8000ecc <_read+0x12>
  }

  return len;
 8000eea:	687b      	ldr	r3, [r7, #4]
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3718      	adds	r7, #24
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	60b9      	str	r1, [r7, #8]
 8000efe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f00:	2300      	movs	r3, #0
 8000f02:	617b      	str	r3, [r7, #20]
 8000f04:	e009      	b.n	8000f1a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f06:	68bb      	ldr	r3, [r7, #8]
 8000f08:	1c5a      	adds	r2, r3, #1
 8000f0a:	60ba      	str	r2, [r7, #8]
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff fe42 	bl	8000b98 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	3301      	adds	r3, #1
 8000f18:	617b      	str	r3, [r7, #20]
 8000f1a:	697a      	ldr	r2, [r7, #20]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	dbf1      	blt.n	8000f06 <_write+0x12>
  }
  return len;
 8000f22:	687b      	ldr	r3, [r7, #4]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3718      	adds	r7, #24
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <_close>:

int _close(int file)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr

08000f44 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f54:	605a      	str	r2, [r3, #4]
  return 0;
 8000f56:	2300      	movs	r3, #0
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	370c      	adds	r7, #12
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr

08000f64 <_isatty>:

int _isatty(int file)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f6c:	2301      	movs	r3, #1
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b085      	sub	sp, #20
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	60f8      	str	r0, [r7, #12]
 8000f82:	60b9      	str	r1, [r7, #8]
 8000f84:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f9c:	4a14      	ldr	r2, [pc, #80]	@ (8000ff0 <_sbrk+0x5c>)
 8000f9e:	4b15      	ldr	r3, [pc, #84]	@ (8000ff4 <_sbrk+0x60>)
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fa8:	4b13      	ldr	r3, [pc, #76]	@ (8000ff8 <_sbrk+0x64>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d102      	bne.n	8000fb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fb0:	4b11      	ldr	r3, [pc, #68]	@ (8000ff8 <_sbrk+0x64>)
 8000fb2:	4a12      	ldr	r2, [pc, #72]	@ (8000ffc <_sbrk+0x68>)
 8000fb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fb6:	4b10      	ldr	r3, [pc, #64]	@ (8000ff8 <_sbrk+0x64>)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d207      	bcs.n	8000fd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fc4:	f005 fc86 	bl	80068d4 <__errno>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	220c      	movs	r2, #12
 8000fcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fce:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd2:	e009      	b.n	8000fe8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fd4:	4b08      	ldr	r3, [pc, #32]	@ (8000ff8 <_sbrk+0x64>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fda:	4b07      	ldr	r3, [pc, #28]	@ (8000ff8 <_sbrk+0x64>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	4a05      	ldr	r2, [pc, #20]	@ (8000ff8 <_sbrk+0x64>)
 8000fe4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3718      	adds	r7, #24
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	24050000 	.word	0x24050000
 8000ff4:	00000400 	.word	0x00000400
 8000ff8:	24000328 	.word	0x24000328
 8000ffc:	24000480 	.word	0x24000480

08001000 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001004:	4b3e      	ldr	r3, [pc, #248]	@ (8001100 <SystemInit+0x100>)
 8001006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800100a:	4a3d      	ldr	r2, [pc, #244]	@ (8001100 <SystemInit+0x100>)
 800100c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001010:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001014:	4b3b      	ldr	r3, [pc, #236]	@ (8001104 <SystemInit+0x104>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f003 030f 	and.w	r3, r3, #15
 800101c:	2b06      	cmp	r3, #6
 800101e:	d807      	bhi.n	8001030 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001020:	4b38      	ldr	r3, [pc, #224]	@ (8001104 <SystemInit+0x104>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f023 030f 	bic.w	r3, r3, #15
 8001028:	4a36      	ldr	r2, [pc, #216]	@ (8001104 <SystemInit+0x104>)
 800102a:	f043 0307 	orr.w	r3, r3, #7
 800102e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001030:	4b35      	ldr	r3, [pc, #212]	@ (8001108 <SystemInit+0x108>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a34      	ldr	r2, [pc, #208]	@ (8001108 <SystemInit+0x108>)
 8001036:	f043 0301 	orr.w	r3, r3, #1
 800103a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800103c:	4b32      	ldr	r3, [pc, #200]	@ (8001108 <SystemInit+0x108>)
 800103e:	2200      	movs	r2, #0
 8001040:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001042:	4b31      	ldr	r3, [pc, #196]	@ (8001108 <SystemInit+0x108>)
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	4930      	ldr	r1, [pc, #192]	@ (8001108 <SystemInit+0x108>)
 8001048:	4b30      	ldr	r3, [pc, #192]	@ (800110c <SystemInit+0x10c>)
 800104a:	4013      	ands	r3, r2
 800104c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800104e:	4b2d      	ldr	r3, [pc, #180]	@ (8001104 <SystemInit+0x104>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f003 0308 	and.w	r3, r3, #8
 8001056:	2b00      	cmp	r3, #0
 8001058:	d007      	beq.n	800106a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800105a:	4b2a      	ldr	r3, [pc, #168]	@ (8001104 <SystemInit+0x104>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f023 030f 	bic.w	r3, r3, #15
 8001062:	4a28      	ldr	r2, [pc, #160]	@ (8001104 <SystemInit+0x104>)
 8001064:	f043 0307 	orr.w	r3, r3, #7
 8001068:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800106a:	4b27      	ldr	r3, [pc, #156]	@ (8001108 <SystemInit+0x108>)
 800106c:	2200      	movs	r2, #0
 800106e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001070:	4b25      	ldr	r3, [pc, #148]	@ (8001108 <SystemInit+0x108>)
 8001072:	2200      	movs	r2, #0
 8001074:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001076:	4b24      	ldr	r3, [pc, #144]	@ (8001108 <SystemInit+0x108>)
 8001078:	2200      	movs	r2, #0
 800107a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800107c:	4b22      	ldr	r3, [pc, #136]	@ (8001108 <SystemInit+0x108>)
 800107e:	4a24      	ldr	r2, [pc, #144]	@ (8001110 <SystemInit+0x110>)
 8001080:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001082:	4b21      	ldr	r3, [pc, #132]	@ (8001108 <SystemInit+0x108>)
 8001084:	4a23      	ldr	r2, [pc, #140]	@ (8001114 <SystemInit+0x114>)
 8001086:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001088:	4b1f      	ldr	r3, [pc, #124]	@ (8001108 <SystemInit+0x108>)
 800108a:	4a23      	ldr	r2, [pc, #140]	@ (8001118 <SystemInit+0x118>)
 800108c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800108e:	4b1e      	ldr	r3, [pc, #120]	@ (8001108 <SystemInit+0x108>)
 8001090:	2200      	movs	r2, #0
 8001092:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001094:	4b1c      	ldr	r3, [pc, #112]	@ (8001108 <SystemInit+0x108>)
 8001096:	4a20      	ldr	r2, [pc, #128]	@ (8001118 <SystemInit+0x118>)
 8001098:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800109a:	4b1b      	ldr	r3, [pc, #108]	@ (8001108 <SystemInit+0x108>)
 800109c:	2200      	movs	r2, #0
 800109e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80010a0:	4b19      	ldr	r3, [pc, #100]	@ (8001108 <SystemInit+0x108>)
 80010a2:	4a1d      	ldr	r2, [pc, #116]	@ (8001118 <SystemInit+0x118>)
 80010a4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80010a6:	4b18      	ldr	r3, [pc, #96]	@ (8001108 <SystemInit+0x108>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80010ac:	4b16      	ldr	r3, [pc, #88]	@ (8001108 <SystemInit+0x108>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a15      	ldr	r2, [pc, #84]	@ (8001108 <SystemInit+0x108>)
 80010b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010b6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80010b8:	4b13      	ldr	r3, [pc, #76]	@ (8001108 <SystemInit+0x108>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80010be:	4b12      	ldr	r3, [pc, #72]	@ (8001108 <SystemInit+0x108>)
 80010c0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80010c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d113      	bne.n	80010f4 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80010cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001108 <SystemInit+0x108>)
 80010ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80010d2:	4a0d      	ldr	r2, [pc, #52]	@ (8001108 <SystemInit+0x108>)
 80010d4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80010dc:	4b0f      	ldr	r3, [pc, #60]	@ (800111c <SystemInit+0x11c>)
 80010de:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80010e2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80010e4:	4b08      	ldr	r3, [pc, #32]	@ (8001108 <SystemInit+0x108>)
 80010e6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80010ea:	4a07      	ldr	r2, [pc, #28]	@ (8001108 <SystemInit+0x108>)
 80010ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80010f0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	e000ed00 	.word	0xe000ed00
 8001104:	52002000 	.word	0x52002000
 8001108:	58024400 	.word	0x58024400
 800110c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001110:	02020200 	.word	0x02020200
 8001114:	01ff0000 	.word	0x01ff0000
 8001118:	01010280 	.word	0x01010280
 800111c:	52004000 	.word	0x52004000

08001120 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001124:	4b09      	ldr	r3, [pc, #36]	@ (800114c <ExitRun0Mode+0x2c>)
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	4a08      	ldr	r2, [pc, #32]	@ (800114c <ExitRun0Mode+0x2c>)
 800112a:	f043 0302 	orr.w	r3, r3, #2
 800112e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001130:	bf00      	nop
 8001132:	4b06      	ldr	r3, [pc, #24]	@ (800114c <ExitRun0Mode+0x2c>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800113a:	2b00      	cmp	r3, #0
 800113c:	d0f9      	beq.n	8001132 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800113e:	bf00      	nop
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	58024800 	.word	0x58024800

08001150 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001150:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800118c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001154:	f7ff ffe4 	bl	8001120 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001158:	f7ff ff52 	bl	8001000 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800115c:	480c      	ldr	r0, [pc, #48]	@ (8001190 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800115e:	490d      	ldr	r1, [pc, #52]	@ (8001194 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001160:	4a0d      	ldr	r2, [pc, #52]	@ (8001198 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001162:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001164:	e002      	b.n	800116c <LoopCopyDataInit>

08001166 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001166:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001168:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800116a:	3304      	adds	r3, #4

0800116c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800116c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800116e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001170:	d3f9      	bcc.n	8001166 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001172:	4a0a      	ldr	r2, [pc, #40]	@ (800119c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001174:	4c0a      	ldr	r4, [pc, #40]	@ (80011a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001176:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001178:	e001      	b.n	800117e <LoopFillZerobss>

0800117a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800117a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800117c:	3204      	adds	r2, #4

0800117e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800117e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001180:	d3fb      	bcc.n	800117a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001182:	f005 fbad 	bl	80068e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001186:	f7ff fab1 	bl	80006ec <main>
  bx  lr
 800118a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800118c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001190:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001194:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8001198:	08008864 	.word	0x08008864
  ldr r2, =_sbss
 800119c:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 80011a0:	2400047c 	.word	0x2400047c

080011a4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011a4:	e7fe      	b.n	80011a4 <ADC3_IRQHandler>
	...

080011a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011ae:	2003      	movs	r0, #3
 80011b0:	f000 f95c 	bl	800146c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80011b4:	f001 f9b8 	bl	8002528 <HAL_RCC_GetSysClockFreq>
 80011b8:	4602      	mov	r2, r0
 80011ba:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <HAL_Init+0x68>)
 80011bc:	699b      	ldr	r3, [r3, #24]
 80011be:	0a1b      	lsrs	r3, r3, #8
 80011c0:	f003 030f 	and.w	r3, r3, #15
 80011c4:	4913      	ldr	r1, [pc, #76]	@ (8001214 <HAL_Init+0x6c>)
 80011c6:	5ccb      	ldrb	r3, [r1, r3]
 80011c8:	f003 031f 	and.w	r3, r3, #31
 80011cc:	fa22 f303 	lsr.w	r3, r2, r3
 80011d0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80011d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001210 <HAL_Init+0x68>)
 80011d4:	699b      	ldr	r3, [r3, #24]
 80011d6:	f003 030f 	and.w	r3, r3, #15
 80011da:	4a0e      	ldr	r2, [pc, #56]	@ (8001214 <HAL_Init+0x6c>)
 80011dc:	5cd3      	ldrb	r3, [r2, r3]
 80011de:	f003 031f 	and.w	r3, r3, #31
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	fa22 f303 	lsr.w	r3, r2, r3
 80011e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001218 <HAL_Init+0x70>)
 80011ea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80011ec:	4a0b      	ldr	r2, [pc, #44]	@ (800121c <HAL_Init+0x74>)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011f2:	2000      	movs	r0, #0
 80011f4:	f000 f814 	bl	8001220 <HAL_InitTick>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	e002      	b.n	8001208 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001202:	f7ff fd0d 	bl	8000c20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001206:	2300      	movs	r3, #0
}
 8001208:	4618      	mov	r0, r3
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	58024400 	.word	0x58024400
 8001214:	080084a4 	.word	0x080084a4
 8001218:	24000004 	.word	0x24000004
 800121c:	24000000 	.word	0x24000000

08001220 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001228:	4b15      	ldr	r3, [pc, #84]	@ (8001280 <HAL_InitTick+0x60>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d101      	bne.n	8001234 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001230:	2301      	movs	r3, #1
 8001232:	e021      	b.n	8001278 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001234:	4b13      	ldr	r3, [pc, #76]	@ (8001284 <HAL_InitTick+0x64>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	4b11      	ldr	r3, [pc, #68]	@ (8001280 <HAL_InitTick+0x60>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	4619      	mov	r1, r3
 800123e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001242:	fbb3 f3f1 	udiv	r3, r3, r1
 8001246:	fbb2 f3f3 	udiv	r3, r2, r3
 800124a:	4618      	mov	r0, r3
 800124c:	f000 f941 	bl	80014d2 <HAL_SYSTICK_Config>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e00e      	b.n	8001278 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2b0f      	cmp	r3, #15
 800125e:	d80a      	bhi.n	8001276 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001260:	2200      	movs	r2, #0
 8001262:	6879      	ldr	r1, [r7, #4]
 8001264:	f04f 30ff 	mov.w	r0, #4294967295
 8001268:	f000 f90b 	bl	8001482 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800126c:	4a06      	ldr	r2, [pc, #24]	@ (8001288 <HAL_InitTick+0x68>)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001272:	2300      	movs	r3, #0
 8001274:	e000      	b.n	8001278 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
}
 8001278:	4618      	mov	r0, r3
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	2400000c 	.word	0x2400000c
 8001284:	24000000 	.word	0x24000000
 8001288:	24000008 	.word	0x24000008

0800128c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001290:	4b06      	ldr	r3, [pc, #24]	@ (80012ac <HAL_IncTick+0x20>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	461a      	mov	r2, r3
 8001296:	4b06      	ldr	r3, [pc, #24]	@ (80012b0 <HAL_IncTick+0x24>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4413      	add	r3, r2
 800129c:	4a04      	ldr	r2, [pc, #16]	@ (80012b0 <HAL_IncTick+0x24>)
 800129e:	6013      	str	r3, [r2, #0]
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	2400000c 	.word	0x2400000c
 80012b0:	2400032c 	.word	0x2400032c

080012b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  return uwTick;
 80012b8:	4b03      	ldr	r3, [pc, #12]	@ (80012c8 <HAL_GetTick+0x14>)
 80012ba:	681b      	ldr	r3, [r3, #0]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	2400032c 	.word	0x2400032c

080012cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	f003 0307 	and.w	r3, r3, #7
 80012da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012dc:	4b0b      	ldr	r3, [pc, #44]	@ (800130c <__NVIC_SetPriorityGrouping+0x40>)
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012e2:	68ba      	ldr	r2, [r7, #8]
 80012e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012e8:	4013      	ands	r3, r2
 80012ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80012f4:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <__NVIC_SetPriorityGrouping+0x44>)
 80012f6:	4313      	orrs	r3, r2
 80012f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012fa:	4a04      	ldr	r2, [pc, #16]	@ (800130c <__NVIC_SetPriorityGrouping+0x40>)
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	60d3      	str	r3, [r2, #12]
}
 8001300:	bf00      	nop
 8001302:	3714      	adds	r7, #20
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	e000ed00 	.word	0xe000ed00
 8001310:	05fa0000 	.word	0x05fa0000

08001314 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001318:	4b04      	ldr	r3, [pc, #16]	@ (800132c <__NVIC_GetPriorityGrouping+0x18>)
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	0a1b      	lsrs	r3, r3, #8
 800131e:	f003 0307 	and.w	r3, r3, #7
}
 8001322:	4618      	mov	r0, r3
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800133a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800133e:	2b00      	cmp	r3, #0
 8001340:	db0b      	blt.n	800135a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001342:	88fb      	ldrh	r3, [r7, #6]
 8001344:	f003 021f 	and.w	r2, r3, #31
 8001348:	4907      	ldr	r1, [pc, #28]	@ (8001368 <__NVIC_EnableIRQ+0x38>)
 800134a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800134e:	095b      	lsrs	r3, r3, #5
 8001350:	2001      	movs	r0, #1
 8001352:	fa00 f202 	lsl.w	r2, r0, r2
 8001356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800135a:	bf00      	nop
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	e000e100 	.word	0xe000e100

0800136c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	6039      	str	r1, [r7, #0]
 8001376:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001378:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800137c:	2b00      	cmp	r3, #0
 800137e:	db0a      	blt.n	8001396 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	b2da      	uxtb	r2, r3
 8001384:	490c      	ldr	r1, [pc, #48]	@ (80013b8 <__NVIC_SetPriority+0x4c>)
 8001386:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800138a:	0112      	lsls	r2, r2, #4
 800138c:	b2d2      	uxtb	r2, r2
 800138e:	440b      	add	r3, r1
 8001390:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001394:	e00a      	b.n	80013ac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	b2da      	uxtb	r2, r3
 800139a:	4908      	ldr	r1, [pc, #32]	@ (80013bc <__NVIC_SetPriority+0x50>)
 800139c:	88fb      	ldrh	r3, [r7, #6]
 800139e:	f003 030f 	and.w	r3, r3, #15
 80013a2:	3b04      	subs	r3, #4
 80013a4:	0112      	lsls	r2, r2, #4
 80013a6:	b2d2      	uxtb	r2, r2
 80013a8:	440b      	add	r3, r1
 80013aa:	761a      	strb	r2, [r3, #24]
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr
 80013b8:	e000e100 	.word	0xe000e100
 80013bc:	e000ed00 	.word	0xe000ed00

080013c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b089      	sub	sp, #36	@ 0x24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	f1c3 0307 	rsb	r3, r3, #7
 80013da:	2b04      	cmp	r3, #4
 80013dc:	bf28      	it	cs
 80013de:	2304      	movcs	r3, #4
 80013e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	3304      	adds	r3, #4
 80013e6:	2b06      	cmp	r3, #6
 80013e8:	d902      	bls.n	80013f0 <NVIC_EncodePriority+0x30>
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	3b03      	subs	r3, #3
 80013ee:	e000      	b.n	80013f2 <NVIC_EncodePriority+0x32>
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f4:	f04f 32ff 	mov.w	r2, #4294967295
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	43da      	mvns	r2, r3
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	401a      	ands	r2, r3
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001408:	f04f 31ff 	mov.w	r1, #4294967295
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	fa01 f303 	lsl.w	r3, r1, r3
 8001412:	43d9      	mvns	r1, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001418:	4313      	orrs	r3, r2
         );
}
 800141a:	4618      	mov	r0, r3
 800141c:	3724      	adds	r7, #36	@ 0x24
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
	...

08001428 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	3b01      	subs	r3, #1
 8001434:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001438:	d301      	bcc.n	800143e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800143a:	2301      	movs	r3, #1
 800143c:	e00f      	b.n	800145e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800143e:	4a0a      	ldr	r2, [pc, #40]	@ (8001468 <SysTick_Config+0x40>)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	3b01      	subs	r3, #1
 8001444:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001446:	210f      	movs	r1, #15
 8001448:	f04f 30ff 	mov.w	r0, #4294967295
 800144c:	f7ff ff8e 	bl	800136c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001450:	4b05      	ldr	r3, [pc, #20]	@ (8001468 <SysTick_Config+0x40>)
 8001452:	2200      	movs	r2, #0
 8001454:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001456:	4b04      	ldr	r3, [pc, #16]	@ (8001468 <SysTick_Config+0x40>)
 8001458:	2207      	movs	r2, #7
 800145a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	e000e010 	.word	0xe000e010

0800146c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f7ff ff29 	bl	80012cc <__NVIC_SetPriorityGrouping>
}
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b086      	sub	sp, #24
 8001486:	af00      	add	r7, sp, #0
 8001488:	4603      	mov	r3, r0
 800148a:	60b9      	str	r1, [r7, #8]
 800148c:	607a      	str	r2, [r7, #4]
 800148e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001490:	f7ff ff40 	bl	8001314 <__NVIC_GetPriorityGrouping>
 8001494:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	68b9      	ldr	r1, [r7, #8]
 800149a:	6978      	ldr	r0, [r7, #20]
 800149c:	f7ff ff90 	bl	80013c0 <NVIC_EncodePriority>
 80014a0:	4602      	mov	r2, r0
 80014a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014a6:	4611      	mov	r1, r2
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff ff5f 	bl	800136c <__NVIC_SetPriority>
}
 80014ae:	bf00      	nop
 80014b0:	3718      	adds	r7, #24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b082      	sub	sp, #8
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	4603      	mov	r3, r0
 80014be:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff ff33 	bl	8001330 <__NVIC_EnableIRQ>
}
 80014ca:	bf00      	nop
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b082      	sub	sp, #8
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f7ff ffa4 	bl	8001428 <SysTick_Config>
 80014e0:	4603      	mov	r3, r0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
	...

080014ec <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80014f0:	f3bf 8f5f 	dmb	sy
}
 80014f4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80014f6:	4b07      	ldr	r3, [pc, #28]	@ (8001514 <HAL_MPU_Disable+0x28>)
 80014f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014fa:	4a06      	ldr	r2, [pc, #24]	@ (8001514 <HAL_MPU_Disable+0x28>)
 80014fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001500:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001502:	4b05      	ldr	r3, [pc, #20]	@ (8001518 <HAL_MPU_Disable+0x2c>)
 8001504:	2200      	movs	r2, #0
 8001506:	605a      	str	r2, [r3, #4]
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	e000ed00 	.word	0xe000ed00
 8001518:	e000ed90 	.word	0xe000ed90

0800151c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001524:	4a0b      	ldr	r2, [pc, #44]	@ (8001554 <HAL_MPU_Enable+0x38>)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800152e:	4b0a      	ldr	r3, [pc, #40]	@ (8001558 <HAL_MPU_Enable+0x3c>)
 8001530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001532:	4a09      	ldr	r2, [pc, #36]	@ (8001558 <HAL_MPU_Enable+0x3c>)
 8001534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001538:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800153a:	f3bf 8f4f 	dsb	sy
}
 800153e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001540:	f3bf 8f6f 	isb	sy
}
 8001544:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001546:	bf00      	nop
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	e000ed90 	.word	0xe000ed90
 8001558:	e000ed00 	.word	0xe000ed00

0800155c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	785a      	ldrb	r2, [r3, #1]
 8001568:	4b1b      	ldr	r3, [pc, #108]	@ (80015d8 <HAL_MPU_ConfigRegion+0x7c>)
 800156a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800156c:	4b1a      	ldr	r3, [pc, #104]	@ (80015d8 <HAL_MPU_ConfigRegion+0x7c>)
 800156e:	691b      	ldr	r3, [r3, #16]
 8001570:	4a19      	ldr	r2, [pc, #100]	@ (80015d8 <HAL_MPU_ConfigRegion+0x7c>)
 8001572:	f023 0301 	bic.w	r3, r3, #1
 8001576:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001578:	4a17      	ldr	r2, [pc, #92]	@ (80015d8 <HAL_MPU_ConfigRegion+0x7c>)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	7b1b      	ldrb	r3, [r3, #12]
 8001584:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	7adb      	ldrb	r3, [r3, #11]
 800158a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800158c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	7a9b      	ldrb	r3, [r3, #10]
 8001592:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001594:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	7b5b      	ldrb	r3, [r3, #13]
 800159a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800159c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	7b9b      	ldrb	r3, [r3, #14]
 80015a2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80015a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	7bdb      	ldrb	r3, [r3, #15]
 80015aa:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80015ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	7a5b      	ldrb	r3, [r3, #9]
 80015b2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80015b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	7a1b      	ldrb	r3, [r3, #8]
 80015ba:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80015bc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	7812      	ldrb	r2, [r2, #0]
 80015c2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80015c4:	4a04      	ldr	r2, [pc, #16]	@ (80015d8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80015c6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80015c8:	6113      	str	r3, [r2, #16]
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	e000ed90 	.word	0xe000ed90

080015dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80015dc:	b480      	push	{r7}
 80015de:	b089      	sub	sp, #36	@ 0x24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80015e6:	2300      	movs	r3, #0
 80015e8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80015ea:	4b86      	ldr	r3, [pc, #536]	@ (8001804 <HAL_GPIO_Init+0x228>)
 80015ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80015ee:	e18c      	b.n	800190a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	2101      	movs	r1, #1
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	fa01 f303 	lsl.w	r3, r1, r3
 80015fc:	4013      	ands	r3, r2
 80015fe:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	2b00      	cmp	r3, #0
 8001604:	f000 817e 	beq.w	8001904 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f003 0303 	and.w	r3, r3, #3
 8001610:	2b01      	cmp	r3, #1
 8001612:	d005      	beq.n	8001620 <HAL_GPIO_Init+0x44>
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f003 0303 	and.w	r3, r3, #3
 800161c:	2b02      	cmp	r3, #2
 800161e:	d130      	bne.n	8001682 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	2203      	movs	r2, #3
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	43db      	mvns	r3, r3
 8001632:	69ba      	ldr	r2, [r7, #24]
 8001634:	4013      	ands	r3, r2
 8001636:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	68da      	ldr	r2, [r3, #12]
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	4313      	orrs	r3, r2
 8001648:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	69ba      	ldr	r2, [r7, #24]
 800164e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001656:	2201      	movs	r2, #1
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	fa02 f303 	lsl.w	r3, r2, r3
 800165e:	43db      	mvns	r3, r3
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	4013      	ands	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	091b      	lsrs	r3, r3, #4
 800166c:	f003 0201 	and.w	r2, r3, #1
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	4313      	orrs	r3, r2
 800167a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	69ba      	ldr	r2, [r7, #24]
 8001680:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f003 0303 	and.w	r3, r3, #3
 800168a:	2b03      	cmp	r3, #3
 800168c:	d017      	beq.n	80016be <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	2203      	movs	r2, #3
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	43db      	mvns	r3, r3
 80016a0:	69ba      	ldr	r2, [r7, #24]
 80016a2:	4013      	ands	r3, r2
 80016a4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	689a      	ldr	r2, [r3, #8]
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	fa02 f303 	lsl.w	r3, r2, r3
 80016b2:	69ba      	ldr	r2, [r7, #24]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f003 0303 	and.w	r3, r3, #3
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d123      	bne.n	8001712 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	08da      	lsrs	r2, r3, #3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	3208      	adds	r2, #8
 80016d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	f003 0307 	and.w	r3, r3, #7
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	220f      	movs	r2, #15
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	43db      	mvns	r3, r3
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	4013      	ands	r3, r2
 80016ec:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	691a      	ldr	r2, [r3, #16]
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	f003 0307 	and.w	r3, r3, #7
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	fa02 f303 	lsl.w	r3, r2, r3
 80016fe:	69ba      	ldr	r2, [r7, #24]
 8001700:	4313      	orrs	r3, r2
 8001702:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	08da      	lsrs	r2, r3, #3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	3208      	adds	r2, #8
 800170c:	69b9      	ldr	r1, [r7, #24]
 800170e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	005b      	lsls	r3, r3, #1
 800171c:	2203      	movs	r2, #3
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	43db      	mvns	r3, r3
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	4013      	ands	r3, r2
 8001728:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	f003 0203 	and.w	r2, r3, #3
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	fa02 f303 	lsl.w	r3, r2, r3
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4313      	orrs	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800174e:	2b00      	cmp	r3, #0
 8001750:	f000 80d8 	beq.w	8001904 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001754:	4b2c      	ldr	r3, [pc, #176]	@ (8001808 <HAL_GPIO_Init+0x22c>)
 8001756:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800175a:	4a2b      	ldr	r2, [pc, #172]	@ (8001808 <HAL_GPIO_Init+0x22c>)
 800175c:	f043 0302 	orr.w	r3, r3, #2
 8001760:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001764:	4b28      	ldr	r3, [pc, #160]	@ (8001808 <HAL_GPIO_Init+0x22c>)
 8001766:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800176a:	f003 0302 	and.w	r3, r3, #2
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001772:	4a26      	ldr	r2, [pc, #152]	@ (800180c <HAL_GPIO_Init+0x230>)
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	089b      	lsrs	r3, r3, #2
 8001778:	3302      	adds	r3, #2
 800177a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800177e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	f003 0303 	and.w	r3, r3, #3
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	220f      	movs	r2, #15
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	43db      	mvns	r3, r3
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	4013      	ands	r3, r2
 8001794:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a1d      	ldr	r2, [pc, #116]	@ (8001810 <HAL_GPIO_Init+0x234>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d04a      	beq.n	8001834 <HAL_GPIO_Init+0x258>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a1c      	ldr	r2, [pc, #112]	@ (8001814 <HAL_GPIO_Init+0x238>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d02b      	beq.n	80017fe <HAL_GPIO_Init+0x222>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a1b      	ldr	r2, [pc, #108]	@ (8001818 <HAL_GPIO_Init+0x23c>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d025      	beq.n	80017fa <HAL_GPIO_Init+0x21e>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a1a      	ldr	r2, [pc, #104]	@ (800181c <HAL_GPIO_Init+0x240>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d01f      	beq.n	80017f6 <HAL_GPIO_Init+0x21a>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a19      	ldr	r2, [pc, #100]	@ (8001820 <HAL_GPIO_Init+0x244>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d019      	beq.n	80017f2 <HAL_GPIO_Init+0x216>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a18      	ldr	r2, [pc, #96]	@ (8001824 <HAL_GPIO_Init+0x248>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d013      	beq.n	80017ee <HAL_GPIO_Init+0x212>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a17      	ldr	r2, [pc, #92]	@ (8001828 <HAL_GPIO_Init+0x24c>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d00d      	beq.n	80017ea <HAL_GPIO_Init+0x20e>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a16      	ldr	r2, [pc, #88]	@ (800182c <HAL_GPIO_Init+0x250>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d007      	beq.n	80017e6 <HAL_GPIO_Init+0x20a>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a15      	ldr	r2, [pc, #84]	@ (8001830 <HAL_GPIO_Init+0x254>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d101      	bne.n	80017e2 <HAL_GPIO_Init+0x206>
 80017de:	2309      	movs	r3, #9
 80017e0:	e029      	b.n	8001836 <HAL_GPIO_Init+0x25a>
 80017e2:	230a      	movs	r3, #10
 80017e4:	e027      	b.n	8001836 <HAL_GPIO_Init+0x25a>
 80017e6:	2307      	movs	r3, #7
 80017e8:	e025      	b.n	8001836 <HAL_GPIO_Init+0x25a>
 80017ea:	2306      	movs	r3, #6
 80017ec:	e023      	b.n	8001836 <HAL_GPIO_Init+0x25a>
 80017ee:	2305      	movs	r3, #5
 80017f0:	e021      	b.n	8001836 <HAL_GPIO_Init+0x25a>
 80017f2:	2304      	movs	r3, #4
 80017f4:	e01f      	b.n	8001836 <HAL_GPIO_Init+0x25a>
 80017f6:	2303      	movs	r3, #3
 80017f8:	e01d      	b.n	8001836 <HAL_GPIO_Init+0x25a>
 80017fa:	2302      	movs	r3, #2
 80017fc:	e01b      	b.n	8001836 <HAL_GPIO_Init+0x25a>
 80017fe:	2301      	movs	r3, #1
 8001800:	e019      	b.n	8001836 <HAL_GPIO_Init+0x25a>
 8001802:	bf00      	nop
 8001804:	58000080 	.word	0x58000080
 8001808:	58024400 	.word	0x58024400
 800180c:	58000400 	.word	0x58000400
 8001810:	58020000 	.word	0x58020000
 8001814:	58020400 	.word	0x58020400
 8001818:	58020800 	.word	0x58020800
 800181c:	58020c00 	.word	0x58020c00
 8001820:	58021000 	.word	0x58021000
 8001824:	58021400 	.word	0x58021400
 8001828:	58021800 	.word	0x58021800
 800182c:	58021c00 	.word	0x58021c00
 8001830:	58022400 	.word	0x58022400
 8001834:	2300      	movs	r3, #0
 8001836:	69fa      	ldr	r2, [r7, #28]
 8001838:	f002 0203 	and.w	r2, r2, #3
 800183c:	0092      	lsls	r2, r2, #2
 800183e:	4093      	lsls	r3, r2
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	4313      	orrs	r3, r2
 8001844:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001846:	4938      	ldr	r1, [pc, #224]	@ (8001928 <HAL_GPIO_Init+0x34c>)
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	089b      	lsrs	r3, r3, #2
 800184c:	3302      	adds	r3, #2
 800184e:	69ba      	ldr	r2, [r7, #24]
 8001850:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001854:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	43db      	mvns	r3, r3
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	4013      	ands	r3, r2
 8001864:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d003      	beq.n	800187a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001872:	69ba      	ldr	r2, [r7, #24]
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	4313      	orrs	r3, r2
 8001878:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800187a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001882:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	43db      	mvns	r3, r3
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	4013      	ands	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d003      	beq.n	80018a8 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80018a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	43db      	mvns	r3, r3
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	4013      	ands	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d003      	beq.n	80018d4 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	69ba      	ldr	r2, [r7, #24]
 80018d8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	43db      	mvns	r3, r3
 80018e4:	69ba      	ldr	r2, [r7, #24]
 80018e6:	4013      	ands	r3, r2
 80018e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d003      	beq.n	80018fe <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80018f6:	69ba      	ldr	r2, [r7, #24]
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	3301      	adds	r3, #1
 8001908:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	fa22 f303 	lsr.w	r3, r2, r3
 8001914:	2b00      	cmp	r3, #0
 8001916:	f47f ae6b 	bne.w	80015f0 <HAL_GPIO_Init+0x14>
  }
}
 800191a:	bf00      	nop
 800191c:	bf00      	nop
 800191e:	3724      	adds	r7, #36	@ 0x24
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	58000400 	.word	0x58000400

0800192c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	460b      	mov	r3, r1
 8001936:	807b      	strh	r3, [r7, #2]
 8001938:	4613      	mov	r3, r2
 800193a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800193c:	787b      	ldrb	r3, [r7, #1]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d003      	beq.n	800194a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001942:	887a      	ldrh	r2, [r7, #2]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001948:	e003      	b.n	8001952 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800194a:	887b      	ldrh	r3, [r7, #2]
 800194c:	041a      	lsls	r2, r3, #16
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	619a      	str	r2, [r3, #24]
}
 8001952:	bf00      	nop
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr

0800195e <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b082      	sub	sp, #8
 8001962:	af00      	add	r7, sp, #0
 8001964:	4603      	mov	r3, r0
 8001966:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8001968:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800196c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001970:	88fb      	ldrh	r3, [r7, #6]
 8001972:	4013      	ands	r3, r2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d008      	beq.n	800198a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001978:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800197c:	88fb      	ldrh	r3, [r7, #6]
 800197e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001982:	88fb      	ldrh	r3, [r7, #6]
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff f8ef 	bl	8000b68 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
	...

08001994 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800199c:	4b19      	ldr	r3, [pc, #100]	@ (8001a04 <HAL_PWREx_ConfigSupply+0x70>)
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	f003 0304 	and.w	r3, r3, #4
 80019a4:	2b04      	cmp	r3, #4
 80019a6:	d00a      	beq.n	80019be <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80019a8:	4b16      	ldr	r3, [pc, #88]	@ (8001a04 <HAL_PWREx_ConfigSupply+0x70>)
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	f003 0307 	and.w	r3, r3, #7
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d001      	beq.n	80019ba <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e01f      	b.n	80019fa <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80019ba:	2300      	movs	r3, #0
 80019bc:	e01d      	b.n	80019fa <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80019be:	4b11      	ldr	r3, [pc, #68]	@ (8001a04 <HAL_PWREx_ConfigSupply+0x70>)
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	f023 0207 	bic.w	r2, r3, #7
 80019c6:	490f      	ldr	r1, [pc, #60]	@ (8001a04 <HAL_PWREx_ConfigSupply+0x70>)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80019ce:	f7ff fc71 	bl	80012b4 <HAL_GetTick>
 80019d2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80019d4:	e009      	b.n	80019ea <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80019d6:	f7ff fc6d 	bl	80012b4 <HAL_GetTick>
 80019da:	4602      	mov	r2, r0
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80019e4:	d901      	bls.n	80019ea <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e007      	b.n	80019fa <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80019ea:	4b06      	ldr	r3, [pc, #24]	@ (8001a04 <HAL_PWREx_ConfigSupply+0x70>)
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019f6:	d1ee      	bne.n	80019d6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	58024800 	.word	0x58024800

08001a08 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08c      	sub	sp, #48	@ 0x30
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d101      	bne.n	8001a1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e3c8      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	f000 8087 	beq.w	8001b36 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a28:	4b88      	ldr	r3, [pc, #544]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001a2a:	691b      	ldr	r3, [r3, #16]
 8001a2c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001a32:	4b86      	ldr	r3, [pc, #536]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a3a:	2b10      	cmp	r3, #16
 8001a3c:	d007      	beq.n	8001a4e <HAL_RCC_OscConfig+0x46>
 8001a3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a40:	2b18      	cmp	r3, #24
 8001a42:	d110      	bne.n	8001a66 <HAL_RCC_OscConfig+0x5e>
 8001a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a46:	f003 0303 	and.w	r3, r3, #3
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d10b      	bne.n	8001a66 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a4e:	4b7f      	ldr	r3, [pc, #508]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d06c      	beq.n	8001b34 <HAL_RCC_OscConfig+0x12c>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d168      	bne.n	8001b34 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e3a2      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a6e:	d106      	bne.n	8001a7e <HAL_RCC_OscConfig+0x76>
 8001a70:	4b76      	ldr	r3, [pc, #472]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a75      	ldr	r2, [pc, #468]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001a76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a7a:	6013      	str	r3, [r2, #0]
 8001a7c:	e02e      	b.n	8001adc <HAL_RCC_OscConfig+0xd4>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10c      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x98>
 8001a86:	4b71      	ldr	r3, [pc, #452]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a70      	ldr	r2, [pc, #448]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001a8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a90:	6013      	str	r3, [r2, #0]
 8001a92:	4b6e      	ldr	r3, [pc, #440]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a6d      	ldr	r2, [pc, #436]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001a98:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a9c:	6013      	str	r3, [r2, #0]
 8001a9e:	e01d      	b.n	8001adc <HAL_RCC_OscConfig+0xd4>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001aa8:	d10c      	bne.n	8001ac4 <HAL_RCC_OscConfig+0xbc>
 8001aaa:	4b68      	ldr	r3, [pc, #416]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a67      	ldr	r2, [pc, #412]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001ab0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ab4:	6013      	str	r3, [r2, #0]
 8001ab6:	4b65      	ldr	r3, [pc, #404]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a64      	ldr	r2, [pc, #400]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001abc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ac0:	6013      	str	r3, [r2, #0]
 8001ac2:	e00b      	b.n	8001adc <HAL_RCC_OscConfig+0xd4>
 8001ac4:	4b61      	ldr	r3, [pc, #388]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a60      	ldr	r2, [pc, #384]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001aca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ace:	6013      	str	r3, [r2, #0]
 8001ad0:	4b5e      	ldr	r3, [pc, #376]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a5d      	ldr	r2, [pc, #372]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001ad6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ada:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d013      	beq.n	8001b0c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ae4:	f7ff fbe6 	bl	80012b4 <HAL_GetTick>
 8001ae8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001aea:	e008      	b.n	8001afe <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aec:	f7ff fbe2 	bl	80012b4 <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	2b64      	cmp	r3, #100	@ 0x64
 8001af8:	d901      	bls.n	8001afe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001afa:	2303      	movs	r3, #3
 8001afc:	e356      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001afe:	4b53      	ldr	r3, [pc, #332]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d0f0      	beq.n	8001aec <HAL_RCC_OscConfig+0xe4>
 8001b0a:	e014      	b.n	8001b36 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b0c:	f7ff fbd2 	bl	80012b4 <HAL_GetTick>
 8001b10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001b12:	e008      	b.n	8001b26 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b14:	f7ff fbce 	bl	80012b4 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	2b64      	cmp	r3, #100	@ 0x64
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e342      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001b26:	4b49      	ldr	r3, [pc, #292]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d1f0      	bne.n	8001b14 <HAL_RCC_OscConfig+0x10c>
 8001b32:	e000      	b.n	8001b36 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	f000 808c 	beq.w	8001c5c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b44:	4b41      	ldr	r3, [pc, #260]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001b46:	691b      	ldr	r3, [r3, #16]
 8001b48:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b4c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b4e:	4b3f      	ldr	r3, [pc, #252]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b52:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001b54:	6a3b      	ldr	r3, [r7, #32]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d007      	beq.n	8001b6a <HAL_RCC_OscConfig+0x162>
 8001b5a:	6a3b      	ldr	r3, [r7, #32]
 8001b5c:	2b18      	cmp	r3, #24
 8001b5e:	d137      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x1c8>
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	f003 0303 	and.w	r3, r3, #3
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d132      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b6a:	4b38      	ldr	r3, [pc, #224]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0304 	and.w	r3, r3, #4
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d005      	beq.n	8001b82 <HAL_RCC_OscConfig+0x17a>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d101      	bne.n	8001b82 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e314      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001b82:	4b32      	ldr	r3, [pc, #200]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f023 0219 	bic.w	r2, r3, #25
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	68db      	ldr	r3, [r3, #12]
 8001b8e:	492f      	ldr	r1, [pc, #188]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001b90:	4313      	orrs	r3, r2
 8001b92:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b94:	f7ff fb8e 	bl	80012b4 <HAL_GetTick>
 8001b98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b9a:	e008      	b.n	8001bae <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b9c:	f7ff fb8a 	bl	80012b4 <HAL_GetTick>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e2fe      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001bae:	4b27      	ldr	r3, [pc, #156]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0304 	and.w	r3, r3, #4
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d0f0      	beq.n	8001b9c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bba:	4b24      	ldr	r3, [pc, #144]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	691b      	ldr	r3, [r3, #16]
 8001bc6:	061b      	lsls	r3, r3, #24
 8001bc8:	4920      	ldr	r1, [pc, #128]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bce:	e045      	b.n	8001c5c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d026      	beq.n	8001c26 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f023 0219 	bic.w	r2, r3, #25
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	4919      	ldr	r1, [pc, #100]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001be6:	4313      	orrs	r3, r2
 8001be8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bea:	f7ff fb63 	bl	80012b4 <HAL_GetTick>
 8001bee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001bf0:	e008      	b.n	8001c04 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bf2:	f7ff fb5f 	bl	80012b4 <HAL_GetTick>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d901      	bls.n	8001c04 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001c00:	2303      	movs	r3, #3
 8001c02:	e2d3      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c04:	4b11      	ldr	r3, [pc, #68]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0304 	and.w	r3, r3, #4
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d0f0      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c10:	4b0e      	ldr	r3, [pc, #56]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	691b      	ldr	r3, [r3, #16]
 8001c1c:	061b      	lsls	r3, r3, #24
 8001c1e:	490b      	ldr	r1, [pc, #44]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001c20:	4313      	orrs	r3, r2
 8001c22:	604b      	str	r3, [r1, #4]
 8001c24:	e01a      	b.n	8001c5c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c26:	4b09      	ldr	r3, [pc, #36]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a08      	ldr	r2, [pc, #32]	@ (8001c4c <HAL_RCC_OscConfig+0x244>)
 8001c2c:	f023 0301 	bic.w	r3, r3, #1
 8001c30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c32:	f7ff fb3f 	bl	80012b4 <HAL_GetTick>
 8001c36:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001c38:	e00a      	b.n	8001c50 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c3a:	f7ff fb3b 	bl	80012b4 <HAL_GetTick>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d903      	bls.n	8001c50 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e2af      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
 8001c4c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001c50:	4b96      	ldr	r3, [pc, #600]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d1ee      	bne.n	8001c3a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 0310 	and.w	r3, r3, #16
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d06a      	beq.n	8001d3e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c68:	4b90      	ldr	r3, [pc, #576]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001c6a:	691b      	ldr	r3, [r3, #16]
 8001c6c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001c70:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001c72:	4b8e      	ldr	r3, [pc, #568]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c76:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	2b08      	cmp	r3, #8
 8001c7c:	d007      	beq.n	8001c8e <HAL_RCC_OscConfig+0x286>
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	2b18      	cmp	r3, #24
 8001c82:	d11b      	bne.n	8001cbc <HAL_RCC_OscConfig+0x2b4>
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	f003 0303 	and.w	r3, r3, #3
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d116      	bne.n	8001cbc <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001c8e:	4b87      	ldr	r3, [pc, #540]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d005      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x29e>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	2b80      	cmp	r3, #128	@ 0x80
 8001ca0:	d001      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e282      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001ca6:	4b81      	ldr	r3, [pc, #516]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a1b      	ldr	r3, [r3, #32]
 8001cb2:	061b      	lsls	r3, r3, #24
 8001cb4:	497d      	ldr	r1, [pc, #500]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001cba:	e040      	b.n	8001d3e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	69db      	ldr	r3, [r3, #28]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d023      	beq.n	8001d0c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001cc4:	4b79      	ldr	r3, [pc, #484]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a78      	ldr	r2, [pc, #480]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001cca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd0:	f7ff faf0 	bl	80012b4 <HAL_GetTick>
 8001cd4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001cd6:	e008      	b.n	8001cea <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001cd8:	f7ff faec 	bl	80012b4 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d901      	bls.n	8001cea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e260      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001cea:	4b70      	ldr	r3, [pc, #448]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d0f0      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001cf6:	4b6d      	ldr	r3, [pc, #436]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a1b      	ldr	r3, [r3, #32]
 8001d02:	061b      	lsls	r3, r3, #24
 8001d04:	4969      	ldr	r1, [pc, #420]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001d06:	4313      	orrs	r3, r2
 8001d08:	60cb      	str	r3, [r1, #12]
 8001d0a:	e018      	b.n	8001d3e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001d0c:	4b67      	ldr	r3, [pc, #412]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a66      	ldr	r2, [pc, #408]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001d12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d18:	f7ff facc 	bl	80012b4 <HAL_GetTick>
 8001d1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001d20:	f7ff fac8 	bl	80012b4 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e23c      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001d32:	4b5e      	ldr	r3, [pc, #376]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d1f0      	bne.n	8001d20 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0308 	and.w	r3, r3, #8
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d036      	beq.n	8001db8 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	695b      	ldr	r3, [r3, #20]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d019      	beq.n	8001d86 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d52:	4b56      	ldr	r3, [pc, #344]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001d54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d56:	4a55      	ldr	r2, [pc, #340]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001d58:	f043 0301 	orr.w	r3, r3, #1
 8001d5c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d5e:	f7ff faa9 	bl	80012b4 <HAL_GetTick>
 8001d62:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d64:	e008      	b.n	8001d78 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d66:	f7ff faa5 	bl	80012b4 <HAL_GetTick>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d901      	bls.n	8001d78 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e219      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d78:	4b4c      	ldr	r3, [pc, #304]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001d7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d7c:	f003 0302 	and.w	r3, r3, #2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d0f0      	beq.n	8001d66 <HAL_RCC_OscConfig+0x35e>
 8001d84:	e018      	b.n	8001db8 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d86:	4b49      	ldr	r3, [pc, #292]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001d88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d8a:	4a48      	ldr	r2, [pc, #288]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001d8c:	f023 0301 	bic.w	r3, r3, #1
 8001d90:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d92:	f7ff fa8f 	bl	80012b4 <HAL_GetTick>
 8001d96:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001d98:	e008      	b.n	8001dac <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d9a:	f7ff fa8b 	bl	80012b4 <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e1ff      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001dac:	4b3f      	ldr	r3, [pc, #252]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001dae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001db0:	f003 0302 	and.w	r3, r3, #2
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d1f0      	bne.n	8001d9a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0320 	and.w	r3, r3, #32
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d036      	beq.n	8001e32 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d019      	beq.n	8001e00 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001dcc:	4b37      	ldr	r3, [pc, #220]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a36      	ldr	r2, [pc, #216]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001dd2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001dd6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001dd8:	f7ff fa6c 	bl	80012b4 <HAL_GetTick>
 8001ddc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001dde:	e008      	b.n	8001df2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001de0:	f7ff fa68 	bl	80012b4 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e1dc      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001df2:	4b2e      	ldr	r3, [pc, #184]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d0f0      	beq.n	8001de0 <HAL_RCC_OscConfig+0x3d8>
 8001dfe:	e018      	b.n	8001e32 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001e00:	4b2a      	ldr	r3, [pc, #168]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a29      	ldr	r2, [pc, #164]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001e06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001e0a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001e0c:	f7ff fa52 	bl	80012b4 <HAL_GetTick>
 8001e10:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001e12:	e008      	b.n	8001e26 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e14:	f7ff fa4e 	bl	80012b4 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d901      	bls.n	8001e26 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8001e22:	2303      	movs	r3, #3
 8001e24:	e1c2      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001e26:	4b21      	ldr	r3, [pc, #132]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d1f0      	bne.n	8001e14 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0304 	and.w	r3, r3, #4
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	f000 8086 	beq.w	8001f4c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001e40:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb0 <HAL_RCC_OscConfig+0x4a8>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a1a      	ldr	r2, [pc, #104]	@ (8001eb0 <HAL_RCC_OscConfig+0x4a8>)
 8001e46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e4a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001e4c:	f7ff fa32 	bl	80012b4 <HAL_GetTick>
 8001e50:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e52:	e008      	b.n	8001e66 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e54:	f7ff fa2e 	bl	80012b4 <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	2b64      	cmp	r3, #100	@ 0x64
 8001e60:	d901      	bls.n	8001e66 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
 8001e64:	e1a2      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e66:	4b12      	ldr	r3, [pc, #72]	@ (8001eb0 <HAL_RCC_OscConfig+0x4a8>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d0f0      	beq.n	8001e54 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d106      	bne.n	8001e88 <HAL_RCC_OscConfig+0x480>
 8001e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e7e:	4a0b      	ldr	r2, [pc, #44]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e86:	e032      	b.n	8001eee <HAL_RCC_OscConfig+0x4e6>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d111      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x4ac>
 8001e90:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001e92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e94:	4a05      	ldr	r2, [pc, #20]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001e96:	f023 0301 	bic.w	r3, r3, #1
 8001e9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e9c:	4b03      	ldr	r3, [pc, #12]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001e9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ea0:	4a02      	ldr	r2, [pc, #8]	@ (8001eac <HAL_RCC_OscConfig+0x4a4>)
 8001ea2:	f023 0304 	bic.w	r3, r3, #4
 8001ea6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ea8:	e021      	b.n	8001eee <HAL_RCC_OscConfig+0x4e6>
 8001eaa:	bf00      	nop
 8001eac:	58024400 	.word	0x58024400
 8001eb0:	58024800 	.word	0x58024800
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	2b05      	cmp	r3, #5
 8001eba:	d10c      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x4ce>
 8001ebc:	4b83      	ldr	r3, [pc, #524]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001ebe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ec0:	4a82      	ldr	r2, [pc, #520]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001ec2:	f043 0304 	orr.w	r3, r3, #4
 8001ec6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ec8:	4b80      	ldr	r3, [pc, #512]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001eca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ecc:	4a7f      	ldr	r2, [pc, #508]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001ece:	f043 0301 	orr.w	r3, r3, #1
 8001ed2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ed4:	e00b      	b.n	8001eee <HAL_RCC_OscConfig+0x4e6>
 8001ed6:	4b7d      	ldr	r3, [pc, #500]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001ed8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eda:	4a7c      	ldr	r2, [pc, #496]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001edc:	f023 0301 	bic.w	r3, r3, #1
 8001ee0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ee2:	4b7a      	ldr	r3, [pc, #488]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001ee4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ee6:	4a79      	ldr	r2, [pc, #484]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001ee8:	f023 0304 	bic.w	r3, r3, #4
 8001eec:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d015      	beq.n	8001f22 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ef6:	f7ff f9dd 	bl	80012b4 <HAL_GetTick>
 8001efa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001efc:	e00a      	b.n	8001f14 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001efe:	f7ff f9d9 	bl	80012b4 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e14b      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f14:	4b6d      	ldr	r3, [pc, #436]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001f16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f18:	f003 0302 	and.w	r3, r3, #2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d0ee      	beq.n	8001efe <HAL_RCC_OscConfig+0x4f6>
 8001f20:	e014      	b.n	8001f4c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f22:	f7ff f9c7 	bl	80012b4 <HAL_GetTick>
 8001f26:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f28:	e00a      	b.n	8001f40 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f2a:	f7ff f9c3 	bl	80012b4 <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e135      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f40:	4b62      	ldr	r3, [pc, #392]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001f42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d1ee      	bne.n	8001f2a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	f000 812a 	beq.w	80021aa <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001f56:	4b5d      	ldr	r3, [pc, #372]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f5e:	2b18      	cmp	r3, #24
 8001f60:	f000 80ba 	beq.w	80020d8 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f68:	2b02      	cmp	r3, #2
 8001f6a:	f040 8095 	bne.w	8002098 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f6e:	4b57      	ldr	r3, [pc, #348]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a56      	ldr	r2, [pc, #344]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001f74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f7a:	f7ff f99b 	bl	80012b4 <HAL_GetTick>
 8001f7e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f80:	e008      	b.n	8001f94 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f82:	f7ff f997 	bl	80012b4 <HAL_GetTick>
 8001f86:	4602      	mov	r2, r0
 8001f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d901      	bls.n	8001f94 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8001f90:	2303      	movs	r3, #3
 8001f92:	e10b      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f94:	4b4d      	ldr	r3, [pc, #308]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d1f0      	bne.n	8001f82 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fa0:	4b4a      	ldr	r3, [pc, #296]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001fa2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001fa4:	4b4a      	ldr	r3, [pc, #296]	@ (80020d0 <HAL_RCC_OscConfig+0x6c8>)
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001fb0:	0112      	lsls	r2, r2, #4
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	4945      	ldr	r1, [pc, #276]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	628b      	str	r3, [r1, #40]	@ 0x28
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fbe:	3b01      	subs	r3, #1
 8001fc0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fc8:	3b01      	subs	r3, #1
 8001fca:	025b      	lsls	r3, r3, #9
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	431a      	orrs	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	041b      	lsls	r3, r3, #16
 8001fd8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	061b      	lsls	r3, r3, #24
 8001fe6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001fea:	4938      	ldr	r1, [pc, #224]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001fec:	4313      	orrs	r3, r2
 8001fee:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001ff0:	4b36      	ldr	r3, [pc, #216]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ff4:	4a35      	ldr	r2, [pc, #212]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001ff6:	f023 0301 	bic.w	r3, r3, #1
 8001ffa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001ffc:	4b33      	ldr	r3, [pc, #204]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8001ffe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002000:	4b34      	ldr	r3, [pc, #208]	@ (80020d4 <HAL_RCC_OscConfig+0x6cc>)
 8002002:	4013      	ands	r3, r2
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002008:	00d2      	lsls	r2, r2, #3
 800200a:	4930      	ldr	r1, [pc, #192]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 800200c:	4313      	orrs	r3, r2
 800200e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002010:	4b2e      	ldr	r3, [pc, #184]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8002012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002014:	f023 020c 	bic.w	r2, r3, #12
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201c:	492b      	ldr	r1, [pc, #172]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 800201e:	4313      	orrs	r3, r2
 8002020:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002022:	4b2a      	ldr	r3, [pc, #168]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8002024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002026:	f023 0202 	bic.w	r2, r3, #2
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800202e:	4927      	ldr	r1, [pc, #156]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8002030:	4313      	orrs	r3, r2
 8002032:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002034:	4b25      	ldr	r3, [pc, #148]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8002036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002038:	4a24      	ldr	r2, [pc, #144]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 800203a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800203e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002040:	4b22      	ldr	r3, [pc, #136]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8002042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002044:	4a21      	ldr	r2, [pc, #132]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8002046:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800204a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800204c:	4b1f      	ldr	r3, [pc, #124]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 800204e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002050:	4a1e      	ldr	r2, [pc, #120]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8002052:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002056:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002058:	4b1c      	ldr	r3, [pc, #112]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 800205a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800205c:	4a1b      	ldr	r2, [pc, #108]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 800205e:	f043 0301 	orr.w	r3, r3, #1
 8002062:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002064:	4b19      	ldr	r3, [pc, #100]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a18      	ldr	r2, [pc, #96]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 800206a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800206e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002070:	f7ff f920 	bl	80012b4 <HAL_GetTick>
 8002074:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002076:	e008      	b.n	800208a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002078:	f7ff f91c 	bl	80012b4 <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d901      	bls.n	800208a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e090      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800208a:	4b10      	ldr	r3, [pc, #64]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d0f0      	beq.n	8002078 <HAL_RCC_OscConfig+0x670>
 8002096:	e088      	b.n	80021aa <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002098:	4b0c      	ldr	r3, [pc, #48]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a0b      	ldr	r2, [pc, #44]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 800209e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a4:	f7ff f906 	bl	80012b4 <HAL_GetTick>
 80020a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80020aa:	e008      	b.n	80020be <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ac:	f7ff f902 	bl	80012b4 <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d901      	bls.n	80020be <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e076      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80020be:	4b03      	ldr	r3, [pc, #12]	@ (80020cc <HAL_RCC_OscConfig+0x6c4>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d1f0      	bne.n	80020ac <HAL_RCC_OscConfig+0x6a4>
 80020ca:	e06e      	b.n	80021aa <HAL_RCC_OscConfig+0x7a2>
 80020cc:	58024400 	.word	0x58024400
 80020d0:	fffffc0c 	.word	0xfffffc0c
 80020d4:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80020d8:	4b36      	ldr	r3, [pc, #216]	@ (80021b4 <HAL_RCC_OscConfig+0x7ac>)
 80020da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020dc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80020de:	4b35      	ldr	r3, [pc, #212]	@ (80021b4 <HAL_RCC_OscConfig+0x7ac>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d031      	beq.n	8002150 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	f003 0203 	and.w	r2, r3, #3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d12a      	bne.n	8002150 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	091b      	lsrs	r3, r3, #4
 80020fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002106:	429a      	cmp	r2, r3
 8002108:	d122      	bne.n	8002150 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002114:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002116:	429a      	cmp	r2, r3
 8002118:	d11a      	bne.n	8002150 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	0a5b      	lsrs	r3, r3, #9
 800211e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002126:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002128:	429a      	cmp	r2, r3
 800212a:	d111      	bne.n	8002150 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	0c1b      	lsrs	r3, r3, #16
 8002130:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002138:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800213a:	429a      	cmp	r2, r3
 800213c:	d108      	bne.n	8002150 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	0e1b      	lsrs	r3, r3, #24
 8002142:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800214a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800214c:	429a      	cmp	r2, r3
 800214e:	d001      	beq.n	8002154 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e02b      	b.n	80021ac <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002154:	4b17      	ldr	r3, [pc, #92]	@ (80021b4 <HAL_RCC_OscConfig+0x7ac>)
 8002156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002158:	08db      	lsrs	r3, r3, #3
 800215a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800215e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	429a      	cmp	r2, r3
 8002168:	d01f      	beq.n	80021aa <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800216a:	4b12      	ldr	r3, [pc, #72]	@ (80021b4 <HAL_RCC_OscConfig+0x7ac>)
 800216c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800216e:	4a11      	ldr	r2, [pc, #68]	@ (80021b4 <HAL_RCC_OscConfig+0x7ac>)
 8002170:	f023 0301 	bic.w	r3, r3, #1
 8002174:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002176:	f7ff f89d 	bl	80012b4 <HAL_GetTick>
 800217a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800217c:	bf00      	nop
 800217e:	f7ff f899 	bl	80012b4 <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002186:	4293      	cmp	r3, r2
 8002188:	d0f9      	beq.n	800217e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800218a:	4b0a      	ldr	r3, [pc, #40]	@ (80021b4 <HAL_RCC_OscConfig+0x7ac>)
 800218c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800218e:	4b0a      	ldr	r3, [pc, #40]	@ (80021b8 <HAL_RCC_OscConfig+0x7b0>)
 8002190:	4013      	ands	r3, r2
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002196:	00d2      	lsls	r2, r2, #3
 8002198:	4906      	ldr	r1, [pc, #24]	@ (80021b4 <HAL_RCC_OscConfig+0x7ac>)
 800219a:	4313      	orrs	r3, r2
 800219c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800219e:	4b05      	ldr	r3, [pc, #20]	@ (80021b4 <HAL_RCC_OscConfig+0x7ac>)
 80021a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a2:	4a04      	ldr	r2, [pc, #16]	@ (80021b4 <HAL_RCC_OscConfig+0x7ac>)
 80021a4:	f043 0301 	orr.w	r3, r3, #1
 80021a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80021aa:	2300      	movs	r3, #0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3730      	adds	r7, #48	@ 0x30
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	58024400 	.word	0x58024400
 80021b8:	ffff0007 	.word	0xffff0007

080021bc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d101      	bne.n	80021d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e19c      	b.n	800250a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021d0:	4b8a      	ldr	r3, [pc, #552]	@ (80023fc <HAL_RCC_ClockConfig+0x240>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 030f 	and.w	r3, r3, #15
 80021d8:	683a      	ldr	r2, [r7, #0]
 80021da:	429a      	cmp	r2, r3
 80021dc:	d910      	bls.n	8002200 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021de:	4b87      	ldr	r3, [pc, #540]	@ (80023fc <HAL_RCC_ClockConfig+0x240>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f023 020f 	bic.w	r2, r3, #15
 80021e6:	4985      	ldr	r1, [pc, #532]	@ (80023fc <HAL_RCC_ClockConfig+0x240>)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ee:	4b83      	ldr	r3, [pc, #524]	@ (80023fc <HAL_RCC_ClockConfig+0x240>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 030f 	and.w	r3, r3, #15
 80021f6:	683a      	ldr	r2, [r7, #0]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d001      	beq.n	8002200 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e184      	b.n	800250a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0304 	and.w	r3, r3, #4
 8002208:	2b00      	cmp	r3, #0
 800220a:	d010      	beq.n	800222e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	691a      	ldr	r2, [r3, #16]
 8002210:	4b7b      	ldr	r3, [pc, #492]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002218:	429a      	cmp	r2, r3
 800221a:	d908      	bls.n	800222e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800221c:	4b78      	ldr	r3, [pc, #480]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	4975      	ldr	r1, [pc, #468]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 800222a:	4313      	orrs	r3, r2
 800222c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0308 	and.w	r3, r3, #8
 8002236:	2b00      	cmp	r3, #0
 8002238:	d010      	beq.n	800225c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	695a      	ldr	r2, [r3, #20]
 800223e:	4b70      	ldr	r3, [pc, #448]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002246:	429a      	cmp	r2, r3
 8002248:	d908      	bls.n	800225c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800224a:	4b6d      	ldr	r3, [pc, #436]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 800224c:	69db      	ldr	r3, [r3, #28]
 800224e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	695b      	ldr	r3, [r3, #20]
 8002256:	496a      	ldr	r1, [pc, #424]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 8002258:	4313      	orrs	r3, r2
 800225a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 0310 	and.w	r3, r3, #16
 8002264:	2b00      	cmp	r3, #0
 8002266:	d010      	beq.n	800228a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	699a      	ldr	r2, [r3, #24]
 800226c:	4b64      	ldr	r3, [pc, #400]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 800226e:	69db      	ldr	r3, [r3, #28]
 8002270:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002274:	429a      	cmp	r2, r3
 8002276:	d908      	bls.n	800228a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002278:	4b61      	ldr	r3, [pc, #388]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 800227a:	69db      	ldr	r3, [r3, #28]
 800227c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	495e      	ldr	r1, [pc, #376]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 8002286:	4313      	orrs	r3, r2
 8002288:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0320 	and.w	r3, r3, #32
 8002292:	2b00      	cmp	r3, #0
 8002294:	d010      	beq.n	80022b8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	69da      	ldr	r2, [r3, #28]
 800229a:	4b59      	ldr	r3, [pc, #356]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 800229c:	6a1b      	ldr	r3, [r3, #32]
 800229e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d908      	bls.n	80022b8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80022a6:	4b56      	ldr	r3, [pc, #344]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 80022a8:	6a1b      	ldr	r3, [r3, #32]
 80022aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	69db      	ldr	r3, [r3, #28]
 80022b2:	4953      	ldr	r1, [pc, #332]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 0302 	and.w	r3, r3, #2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d010      	beq.n	80022e6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	68da      	ldr	r2, [r3, #12]
 80022c8:	4b4d      	ldr	r3, [pc, #308]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	f003 030f 	and.w	r3, r3, #15
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d908      	bls.n	80022e6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022d4:	4b4a      	ldr	r3, [pc, #296]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	f023 020f 	bic.w	r2, r3, #15
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	4947      	ldr	r1, [pc, #284]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d055      	beq.n	800239e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80022f2:	4b43      	ldr	r3, [pc, #268]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	4940      	ldr	r1, [pc, #256]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 8002300:	4313      	orrs	r3, r2
 8002302:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	2b02      	cmp	r3, #2
 800230a:	d107      	bne.n	800231c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800230c:	4b3c      	ldr	r3, [pc, #240]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d121      	bne.n	800235c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e0f6      	b.n	800250a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	2b03      	cmp	r3, #3
 8002322:	d107      	bne.n	8002334 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002324:	4b36      	ldr	r3, [pc, #216]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d115      	bne.n	800235c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e0ea      	b.n	800250a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	2b01      	cmp	r3, #1
 800233a:	d107      	bne.n	800234c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800233c:	4b30      	ldr	r3, [pc, #192]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002344:	2b00      	cmp	r3, #0
 8002346:	d109      	bne.n	800235c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e0de      	b.n	800250a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800234c:	4b2c      	ldr	r3, [pc, #176]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0304 	and.w	r3, r3, #4
 8002354:	2b00      	cmp	r3, #0
 8002356:	d101      	bne.n	800235c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e0d6      	b.n	800250a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800235c:	4b28      	ldr	r3, [pc, #160]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 800235e:	691b      	ldr	r3, [r3, #16]
 8002360:	f023 0207 	bic.w	r2, r3, #7
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	4925      	ldr	r1, [pc, #148]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 800236a:	4313      	orrs	r3, r2
 800236c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800236e:	f7fe ffa1 	bl	80012b4 <HAL_GetTick>
 8002372:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002374:	e00a      	b.n	800238c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002376:	f7fe ff9d 	bl	80012b4 <HAL_GetTick>
 800237a:	4602      	mov	r2, r0
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002384:	4293      	cmp	r3, r2
 8002386:	d901      	bls.n	800238c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	e0be      	b.n	800250a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800238c:	4b1c      	ldr	r3, [pc, #112]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 800238e:	691b      	ldr	r3, [r3, #16]
 8002390:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	00db      	lsls	r3, r3, #3
 800239a:	429a      	cmp	r2, r3
 800239c:	d1eb      	bne.n	8002376 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d010      	beq.n	80023cc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	68da      	ldr	r2, [r3, #12]
 80023ae:	4b14      	ldr	r3, [pc, #80]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 80023b0:	699b      	ldr	r3, [r3, #24]
 80023b2:	f003 030f 	and.w	r3, r3, #15
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d208      	bcs.n	80023cc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023ba:	4b11      	ldr	r3, [pc, #68]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	f023 020f 	bic.w	r2, r3, #15
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	490e      	ldr	r1, [pc, #56]	@ (8002400 <HAL_RCC_ClockConfig+0x244>)
 80023c8:	4313      	orrs	r3, r2
 80023ca:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023cc:	4b0b      	ldr	r3, [pc, #44]	@ (80023fc <HAL_RCC_ClockConfig+0x240>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 030f 	and.w	r3, r3, #15
 80023d4:	683a      	ldr	r2, [r7, #0]
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d214      	bcs.n	8002404 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023da:	4b08      	ldr	r3, [pc, #32]	@ (80023fc <HAL_RCC_ClockConfig+0x240>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f023 020f 	bic.w	r2, r3, #15
 80023e2:	4906      	ldr	r1, [pc, #24]	@ (80023fc <HAL_RCC_ClockConfig+0x240>)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ea:	4b04      	ldr	r3, [pc, #16]	@ (80023fc <HAL_RCC_ClockConfig+0x240>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 030f 	and.w	r3, r3, #15
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d005      	beq.n	8002404 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e086      	b.n	800250a <HAL_RCC_ClockConfig+0x34e>
 80023fc:	52002000 	.word	0x52002000
 8002400:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0304 	and.w	r3, r3, #4
 800240c:	2b00      	cmp	r3, #0
 800240e:	d010      	beq.n	8002432 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691a      	ldr	r2, [r3, #16]
 8002414:	4b3f      	ldr	r3, [pc, #252]	@ (8002514 <HAL_RCC_ClockConfig+0x358>)
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800241c:	429a      	cmp	r2, r3
 800241e:	d208      	bcs.n	8002432 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002420:	4b3c      	ldr	r3, [pc, #240]	@ (8002514 <HAL_RCC_ClockConfig+0x358>)
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	691b      	ldr	r3, [r3, #16]
 800242c:	4939      	ldr	r1, [pc, #228]	@ (8002514 <HAL_RCC_ClockConfig+0x358>)
 800242e:	4313      	orrs	r3, r2
 8002430:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0308 	and.w	r3, r3, #8
 800243a:	2b00      	cmp	r3, #0
 800243c:	d010      	beq.n	8002460 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	695a      	ldr	r2, [r3, #20]
 8002442:	4b34      	ldr	r3, [pc, #208]	@ (8002514 <HAL_RCC_ClockConfig+0x358>)
 8002444:	69db      	ldr	r3, [r3, #28]
 8002446:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800244a:	429a      	cmp	r2, r3
 800244c:	d208      	bcs.n	8002460 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800244e:	4b31      	ldr	r3, [pc, #196]	@ (8002514 <HAL_RCC_ClockConfig+0x358>)
 8002450:	69db      	ldr	r3, [r3, #28]
 8002452:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	492e      	ldr	r1, [pc, #184]	@ (8002514 <HAL_RCC_ClockConfig+0x358>)
 800245c:	4313      	orrs	r3, r2
 800245e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0310 	and.w	r3, r3, #16
 8002468:	2b00      	cmp	r3, #0
 800246a:	d010      	beq.n	800248e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	699a      	ldr	r2, [r3, #24]
 8002470:	4b28      	ldr	r3, [pc, #160]	@ (8002514 <HAL_RCC_ClockConfig+0x358>)
 8002472:	69db      	ldr	r3, [r3, #28]
 8002474:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002478:	429a      	cmp	r2, r3
 800247a:	d208      	bcs.n	800248e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800247c:	4b25      	ldr	r3, [pc, #148]	@ (8002514 <HAL_RCC_ClockConfig+0x358>)
 800247e:	69db      	ldr	r3, [r3, #28]
 8002480:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	4922      	ldr	r1, [pc, #136]	@ (8002514 <HAL_RCC_ClockConfig+0x358>)
 800248a:	4313      	orrs	r3, r2
 800248c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0320 	and.w	r3, r3, #32
 8002496:	2b00      	cmp	r3, #0
 8002498:	d010      	beq.n	80024bc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	69da      	ldr	r2, [r3, #28]
 800249e:	4b1d      	ldr	r3, [pc, #116]	@ (8002514 <HAL_RCC_ClockConfig+0x358>)
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d208      	bcs.n	80024bc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80024aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002514 <HAL_RCC_ClockConfig+0x358>)
 80024ac:	6a1b      	ldr	r3, [r3, #32]
 80024ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	4917      	ldr	r1, [pc, #92]	@ (8002514 <HAL_RCC_ClockConfig+0x358>)
 80024b8:	4313      	orrs	r3, r2
 80024ba:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80024bc:	f000 f834 	bl	8002528 <HAL_RCC_GetSysClockFreq>
 80024c0:	4602      	mov	r2, r0
 80024c2:	4b14      	ldr	r3, [pc, #80]	@ (8002514 <HAL_RCC_ClockConfig+0x358>)
 80024c4:	699b      	ldr	r3, [r3, #24]
 80024c6:	0a1b      	lsrs	r3, r3, #8
 80024c8:	f003 030f 	and.w	r3, r3, #15
 80024cc:	4912      	ldr	r1, [pc, #72]	@ (8002518 <HAL_RCC_ClockConfig+0x35c>)
 80024ce:	5ccb      	ldrb	r3, [r1, r3]
 80024d0:	f003 031f 	and.w	r3, r3, #31
 80024d4:	fa22 f303 	lsr.w	r3, r2, r3
 80024d8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024da:	4b0e      	ldr	r3, [pc, #56]	@ (8002514 <HAL_RCC_ClockConfig+0x358>)
 80024dc:	699b      	ldr	r3, [r3, #24]
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	4a0d      	ldr	r2, [pc, #52]	@ (8002518 <HAL_RCC_ClockConfig+0x35c>)
 80024e4:	5cd3      	ldrb	r3, [r2, r3]
 80024e6:	f003 031f 	and.w	r3, r3, #31
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	fa22 f303 	lsr.w	r3, r2, r3
 80024f0:	4a0a      	ldr	r2, [pc, #40]	@ (800251c <HAL_RCC_ClockConfig+0x360>)
 80024f2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80024f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002520 <HAL_RCC_ClockConfig+0x364>)
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80024fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002524 <HAL_RCC_ClockConfig+0x368>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4618      	mov	r0, r3
 8002500:	f7fe fe8e 	bl	8001220 <HAL_InitTick>
 8002504:	4603      	mov	r3, r0
 8002506:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002508:	7bfb      	ldrb	r3, [r7, #15]
}
 800250a:	4618      	mov	r0, r3
 800250c:	3718      	adds	r7, #24
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	58024400 	.word	0x58024400
 8002518:	080084a4 	.word	0x080084a4
 800251c:	24000004 	.word	0x24000004
 8002520:	24000000 	.word	0x24000000
 8002524:	24000008 	.word	0x24000008

08002528 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002528:	b480      	push	{r7}
 800252a:	b089      	sub	sp, #36	@ 0x24
 800252c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800252e:	4bb3      	ldr	r3, [pc, #716]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002530:	691b      	ldr	r3, [r3, #16]
 8002532:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002536:	2b18      	cmp	r3, #24
 8002538:	f200 8155 	bhi.w	80027e6 <HAL_RCC_GetSysClockFreq+0x2be>
 800253c:	a201      	add	r2, pc, #4	@ (adr r2, 8002544 <HAL_RCC_GetSysClockFreq+0x1c>)
 800253e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002542:	bf00      	nop
 8002544:	080025a9 	.word	0x080025a9
 8002548:	080027e7 	.word	0x080027e7
 800254c:	080027e7 	.word	0x080027e7
 8002550:	080027e7 	.word	0x080027e7
 8002554:	080027e7 	.word	0x080027e7
 8002558:	080027e7 	.word	0x080027e7
 800255c:	080027e7 	.word	0x080027e7
 8002560:	080027e7 	.word	0x080027e7
 8002564:	080025cf 	.word	0x080025cf
 8002568:	080027e7 	.word	0x080027e7
 800256c:	080027e7 	.word	0x080027e7
 8002570:	080027e7 	.word	0x080027e7
 8002574:	080027e7 	.word	0x080027e7
 8002578:	080027e7 	.word	0x080027e7
 800257c:	080027e7 	.word	0x080027e7
 8002580:	080027e7 	.word	0x080027e7
 8002584:	080025d5 	.word	0x080025d5
 8002588:	080027e7 	.word	0x080027e7
 800258c:	080027e7 	.word	0x080027e7
 8002590:	080027e7 	.word	0x080027e7
 8002594:	080027e7 	.word	0x080027e7
 8002598:	080027e7 	.word	0x080027e7
 800259c:	080027e7 	.word	0x080027e7
 80025a0:	080027e7 	.word	0x080027e7
 80025a4:	080025db 	.word	0x080025db
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80025a8:	4b94      	ldr	r3, [pc, #592]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0320 	and.w	r3, r3, #32
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d009      	beq.n	80025c8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80025b4:	4b91      	ldr	r3, [pc, #580]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	08db      	lsrs	r3, r3, #3
 80025ba:	f003 0303 	and.w	r3, r3, #3
 80025be:	4a90      	ldr	r2, [pc, #576]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80025c0:	fa22 f303 	lsr.w	r3, r2, r3
 80025c4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80025c6:	e111      	b.n	80027ec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80025c8:	4b8d      	ldr	r3, [pc, #564]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80025ca:	61bb      	str	r3, [r7, #24]
      break;
 80025cc:	e10e      	b.n	80027ec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80025ce:	4b8d      	ldr	r3, [pc, #564]	@ (8002804 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80025d0:	61bb      	str	r3, [r7, #24]
      break;
 80025d2:	e10b      	b.n	80027ec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80025d4:	4b8c      	ldr	r3, [pc, #560]	@ (8002808 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80025d6:	61bb      	str	r3, [r7, #24]
      break;
 80025d8:	e108      	b.n	80027ec <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80025da:	4b88      	ldr	r3, [pc, #544]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025de:	f003 0303 	and.w	r3, r3, #3
 80025e2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80025e4:	4b85      	ldr	r3, [pc, #532]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e8:	091b      	lsrs	r3, r3, #4
 80025ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025ee:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80025f0:	4b82      	ldr	r3, [pc, #520]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80025fa:	4b80      	ldr	r3, [pc, #512]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025fe:	08db      	lsrs	r3, r3, #3
 8002600:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002604:	68fa      	ldr	r2, [r7, #12]
 8002606:	fb02 f303 	mul.w	r3, r2, r3
 800260a:	ee07 3a90 	vmov	s15, r3
 800260e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002612:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	2b00      	cmp	r3, #0
 800261a:	f000 80e1 	beq.w	80027e0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	2b02      	cmp	r3, #2
 8002622:	f000 8083 	beq.w	800272c <HAL_RCC_GetSysClockFreq+0x204>
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	2b02      	cmp	r3, #2
 800262a:	f200 80a1 	bhi.w	8002770 <HAL_RCC_GetSysClockFreq+0x248>
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d003      	beq.n	800263c <HAL_RCC_GetSysClockFreq+0x114>
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d056      	beq.n	80026e8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800263a:	e099      	b.n	8002770 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800263c:	4b6f      	ldr	r3, [pc, #444]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0320 	and.w	r3, r3, #32
 8002644:	2b00      	cmp	r3, #0
 8002646:	d02d      	beq.n	80026a4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002648:	4b6c      	ldr	r3, [pc, #432]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	08db      	lsrs	r3, r3, #3
 800264e:	f003 0303 	and.w	r3, r3, #3
 8002652:	4a6b      	ldr	r2, [pc, #428]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002654:	fa22 f303 	lsr.w	r3, r2, r3
 8002658:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	ee07 3a90 	vmov	s15, r3
 8002660:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	ee07 3a90 	vmov	s15, r3
 800266a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800266e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002672:	4b62      	ldr	r3, [pc, #392]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002676:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800267a:	ee07 3a90 	vmov	s15, r3
 800267e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002682:	ed97 6a02 	vldr	s12, [r7, #8]
 8002686:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800280c <HAL_RCC_GetSysClockFreq+0x2e4>
 800268a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800268e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002692:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002696:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800269a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800269e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80026a2:	e087      	b.n	80027b4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	ee07 3a90 	vmov	s15, r3
 80026aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026ae:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002810 <HAL_RCC_GetSysClockFreq+0x2e8>
 80026b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026b6:	4b51      	ldr	r3, [pc, #324]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026be:	ee07 3a90 	vmov	s15, r3
 80026c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80026ca:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800280c <HAL_RCC_GetSysClockFreq+0x2e4>
 80026ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80026e6:	e065      	b.n	80027b4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	ee07 3a90 	vmov	s15, r3
 80026ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026f2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002814 <HAL_RCC_GetSysClockFreq+0x2ec>
 80026f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026fa:	4b40      	ldr	r3, [pc, #256]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002702:	ee07 3a90 	vmov	s15, r3
 8002706:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800270a:	ed97 6a02 	vldr	s12, [r7, #8]
 800270e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800280c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002712:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002716:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800271a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800271e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002722:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002726:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800272a:	e043      	b.n	80027b4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	ee07 3a90 	vmov	s15, r3
 8002732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002736:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002818 <HAL_RCC_GetSysClockFreq+0x2f0>
 800273a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800273e:	4b2f      	ldr	r3, [pc, #188]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002746:	ee07 3a90 	vmov	s15, r3
 800274a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800274e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002752:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800280c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800275a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800275e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002762:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800276a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800276e:	e021      	b.n	80027b4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	ee07 3a90 	vmov	s15, r3
 8002776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800277a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002814 <HAL_RCC_GetSysClockFreq+0x2ec>
 800277e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002782:	4b1e      	ldr	r3, [pc, #120]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800278a:	ee07 3a90 	vmov	s15, r3
 800278e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002792:	ed97 6a02 	vldr	s12, [r7, #8]
 8002796:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800280c <HAL_RCC_GetSysClockFreq+0x2e4>
 800279a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800279e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80027a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80027a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80027aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80027b2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80027b4:	4b11      	ldr	r3, [pc, #68]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b8:	0a5b      	lsrs	r3, r3, #9
 80027ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80027be:	3301      	adds	r3, #1
 80027c0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	ee07 3a90 	vmov	s15, r3
 80027c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027cc:	edd7 6a07 	vldr	s13, [r7, #28]
 80027d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027d8:	ee17 3a90 	vmov	r3, s15
 80027dc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80027de:	e005      	b.n	80027ec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80027e0:	2300      	movs	r3, #0
 80027e2:	61bb      	str	r3, [r7, #24]
      break;
 80027e4:	e002      	b.n	80027ec <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80027e6:	4b07      	ldr	r3, [pc, #28]	@ (8002804 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80027e8:	61bb      	str	r3, [r7, #24]
      break;
 80027ea:	bf00      	nop
  }

  return sysclockfreq;
 80027ec:	69bb      	ldr	r3, [r7, #24]
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3724      	adds	r7, #36	@ 0x24
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	58024400 	.word	0x58024400
 8002800:	03d09000 	.word	0x03d09000
 8002804:	003d0900 	.word	0x003d0900
 8002808:	007a1200 	.word	0x007a1200
 800280c:	46000000 	.word	0x46000000
 8002810:	4c742400 	.word	0x4c742400
 8002814:	4a742400 	.word	0x4a742400
 8002818:	4af42400 	.word	0x4af42400

0800281c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002822:	f7ff fe81 	bl	8002528 <HAL_RCC_GetSysClockFreq>
 8002826:	4602      	mov	r2, r0
 8002828:	4b10      	ldr	r3, [pc, #64]	@ (800286c <HAL_RCC_GetHCLKFreq+0x50>)
 800282a:	699b      	ldr	r3, [r3, #24]
 800282c:	0a1b      	lsrs	r3, r3, #8
 800282e:	f003 030f 	and.w	r3, r3, #15
 8002832:	490f      	ldr	r1, [pc, #60]	@ (8002870 <HAL_RCC_GetHCLKFreq+0x54>)
 8002834:	5ccb      	ldrb	r3, [r1, r3]
 8002836:	f003 031f 	and.w	r3, r3, #31
 800283a:	fa22 f303 	lsr.w	r3, r2, r3
 800283e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002840:	4b0a      	ldr	r3, [pc, #40]	@ (800286c <HAL_RCC_GetHCLKFreq+0x50>)
 8002842:	699b      	ldr	r3, [r3, #24]
 8002844:	f003 030f 	and.w	r3, r3, #15
 8002848:	4a09      	ldr	r2, [pc, #36]	@ (8002870 <HAL_RCC_GetHCLKFreq+0x54>)
 800284a:	5cd3      	ldrb	r3, [r2, r3]
 800284c:	f003 031f 	and.w	r3, r3, #31
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	fa22 f303 	lsr.w	r3, r2, r3
 8002856:	4a07      	ldr	r2, [pc, #28]	@ (8002874 <HAL_RCC_GetHCLKFreq+0x58>)
 8002858:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800285a:	4a07      	ldr	r2, [pc, #28]	@ (8002878 <HAL_RCC_GetHCLKFreq+0x5c>)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002860:	4b04      	ldr	r3, [pc, #16]	@ (8002874 <HAL_RCC_GetHCLKFreq+0x58>)
 8002862:	681b      	ldr	r3, [r3, #0]
}
 8002864:	4618      	mov	r0, r3
 8002866:	3708      	adds	r7, #8
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	58024400 	.word	0x58024400
 8002870:	080084a4 	.word	0x080084a4
 8002874:	24000004 	.word	0x24000004
 8002878:	24000000 	.word	0x24000000

0800287c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002880:	f7ff ffcc 	bl	800281c <HAL_RCC_GetHCLKFreq>
 8002884:	4602      	mov	r2, r0
 8002886:	4b06      	ldr	r3, [pc, #24]	@ (80028a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002888:	69db      	ldr	r3, [r3, #28]
 800288a:	091b      	lsrs	r3, r3, #4
 800288c:	f003 0307 	and.w	r3, r3, #7
 8002890:	4904      	ldr	r1, [pc, #16]	@ (80028a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002892:	5ccb      	ldrb	r3, [r1, r3]
 8002894:	f003 031f 	and.w	r3, r3, #31
 8002898:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800289c:	4618      	mov	r0, r3
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	58024400 	.word	0x58024400
 80028a4:	080084a4 	.word	0x080084a4

080028a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80028ac:	f7ff ffb6 	bl	800281c <HAL_RCC_GetHCLKFreq>
 80028b0:	4602      	mov	r2, r0
 80028b2:	4b06      	ldr	r3, [pc, #24]	@ (80028cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	0a1b      	lsrs	r3, r3, #8
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	4904      	ldr	r1, [pc, #16]	@ (80028d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80028be:	5ccb      	ldrb	r3, [r1, r3]
 80028c0:	f003 031f 	and.w	r3, r3, #31
 80028c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	58024400 	.word	0x58024400
 80028d0:	080084a4 	.word	0x080084a4

080028d4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028d8:	b0c6      	sub	sp, #280	@ 0x118
 80028da:	af00      	add	r7, sp, #0
 80028dc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80028e0:	2300      	movs	r3, #0
 80028e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80028e6:	2300      	movs	r3, #0
 80028e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80028ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80028f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80028f8:	2500      	movs	r5, #0
 80028fa:	ea54 0305 	orrs.w	r3, r4, r5
 80028fe:	d049      	beq.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002900:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002904:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002906:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800290a:	d02f      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800290c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002910:	d828      	bhi.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002912:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002916:	d01a      	beq.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002918:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800291c:	d822      	bhi.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800291e:	2b00      	cmp	r3, #0
 8002920:	d003      	beq.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002922:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002926:	d007      	beq.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002928:	e01c      	b.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800292a:	4bab      	ldr	r3, [pc, #684]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800292c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800292e:	4aaa      	ldr	r2, [pc, #680]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002930:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002934:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002936:	e01a      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002938:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800293c:	3308      	adds	r3, #8
 800293e:	2102      	movs	r1, #2
 8002940:	4618      	mov	r0, r3
 8002942:	f001 fc25 	bl	8004190 <RCCEx_PLL2_Config>
 8002946:	4603      	mov	r3, r0
 8002948:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800294c:	e00f      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800294e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002952:	3328      	adds	r3, #40	@ 0x28
 8002954:	2102      	movs	r1, #2
 8002956:	4618      	mov	r0, r3
 8002958:	f001 fccc 	bl	80042f4 <RCCEx_PLL3_Config>
 800295c:	4603      	mov	r3, r0
 800295e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002962:	e004      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800296a:	e000      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800296c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800296e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002972:	2b00      	cmp	r3, #0
 8002974:	d10a      	bne.n	800298c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002976:	4b98      	ldr	r3, [pc, #608]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002978:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800297a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800297e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002982:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002984:	4a94      	ldr	r2, [pc, #592]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002986:	430b      	orrs	r3, r1
 8002988:	6513      	str	r3, [r2, #80]	@ 0x50
 800298a:	e003      	b.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800298c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002990:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002994:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800299c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80029a0:	f04f 0900 	mov.w	r9, #0
 80029a4:	ea58 0309 	orrs.w	r3, r8, r9
 80029a8:	d047      	beq.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80029aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80029ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029b0:	2b04      	cmp	r3, #4
 80029b2:	d82a      	bhi.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x136>
 80029b4:	a201      	add	r2, pc, #4	@ (adr r2, 80029bc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80029b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ba:	bf00      	nop
 80029bc:	080029d1 	.word	0x080029d1
 80029c0:	080029df 	.word	0x080029df
 80029c4:	080029f5 	.word	0x080029f5
 80029c8:	08002a13 	.word	0x08002a13
 80029cc:	08002a13 	.word	0x08002a13
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029d0:	4b81      	ldr	r3, [pc, #516]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80029d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d4:	4a80      	ldr	r2, [pc, #512]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80029d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80029dc:	e01a      	b.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80029de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80029e2:	3308      	adds	r3, #8
 80029e4:	2100      	movs	r1, #0
 80029e6:	4618      	mov	r0, r3
 80029e8:	f001 fbd2 	bl	8004190 <RCCEx_PLL2_Config>
 80029ec:	4603      	mov	r3, r0
 80029ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80029f2:	e00f      	b.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80029f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80029f8:	3328      	adds	r3, #40	@ 0x28
 80029fa:	2100      	movs	r1, #0
 80029fc:	4618      	mov	r0, r3
 80029fe:	f001 fc79 	bl	80042f4 <RCCEx_PLL3_Config>
 8002a02:	4603      	mov	r3, r0
 8002a04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002a08:	e004      	b.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002a10:	e000      	b.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002a12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d10a      	bne.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a1c:	4b6e      	ldr	r3, [pc, #440]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a20:	f023 0107 	bic.w	r1, r3, #7
 8002a24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a2a:	4a6b      	ldr	r2, [pc, #428]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a2c:	430b      	orrs	r3, r1
 8002a2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002a30:	e003      	b.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002a36:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002a3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a42:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8002a46:	f04f 0b00 	mov.w	fp, #0
 8002a4a:	ea5a 030b 	orrs.w	r3, sl, fp
 8002a4e:	d05b      	beq.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002a50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002a54:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002a58:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002a5c:	d03b      	beq.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8002a5e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002a62:	d834      	bhi.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002a64:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a68:	d037      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x206>
 8002a6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a6e:	d82e      	bhi.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002a70:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002a74:	d033      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002a76:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002a7a:	d828      	bhi.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002a7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a80:	d01a      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8002a82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a86:	d822      	bhi.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d003      	beq.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8002a8c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a90:	d007      	beq.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8002a92:	e01c      	b.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a94:	4b50      	ldr	r3, [pc, #320]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a98:	4a4f      	ldr	r2, [pc, #316]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002aa0:	e01e      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002aa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002aa6:	3308      	adds	r3, #8
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f001 fb70 	bl	8004190 <RCCEx_PLL2_Config>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002ab6:	e013      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002abc:	3328      	adds	r3, #40	@ 0x28
 8002abe:	2100      	movs	r1, #0
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f001 fc17 	bl	80042f4 <RCCEx_PLL3_Config>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002acc:	e008      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002ad4:	e004      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002ad6:	bf00      	nop
 8002ad8:	e002      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002ada:	bf00      	nop
 8002adc:	e000      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002ade:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ae0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d10b      	bne.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002ae8:	4b3b      	ldr	r3, [pc, #236]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aec:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002af0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002af4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002af8:	4a37      	ldr	r2, [pc, #220]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002afa:	430b      	orrs	r3, r1
 8002afc:	6593      	str	r3, [r2, #88]	@ 0x58
 8002afe:	e003      	b.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b00:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002b04:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002b08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b10:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002b14:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002b18:	2300      	movs	r3, #0
 8002b1a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002b1e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002b22:	460b      	mov	r3, r1
 8002b24:	4313      	orrs	r3, r2
 8002b26:	d05d      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002b28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b2c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002b30:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002b34:	d03b      	beq.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002b36:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002b3a:	d834      	bhi.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002b3c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b40:	d037      	beq.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002b42:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b46:	d82e      	bhi.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002b48:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002b4c:	d033      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8002b4e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002b52:	d828      	bhi.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002b54:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b58:	d01a      	beq.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8002b5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b5e:	d822      	bhi.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d003      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8002b64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b68:	d007      	beq.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8002b6a:	e01c      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b6c:	4b1a      	ldr	r3, [pc, #104]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b70:	4a19      	ldr	r2, [pc, #100]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b78:	e01e      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002b7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b7e:	3308      	adds	r3, #8
 8002b80:	2100      	movs	r1, #0
 8002b82:	4618      	mov	r0, r3
 8002b84:	f001 fb04 	bl	8004190 <RCCEx_PLL2_Config>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002b8e:	e013      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002b90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b94:	3328      	adds	r3, #40	@ 0x28
 8002b96:	2100      	movs	r1, #0
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f001 fbab 	bl	80042f4 <RCCEx_PLL3_Config>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002ba4:	e008      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002bac:	e004      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002bae:	bf00      	nop
 8002bb0:	e002      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002bb2:	bf00      	nop
 8002bb4:	e000      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002bb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002bb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10d      	bne.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002bc0:	4b05      	ldr	r3, [pc, #20]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002bc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bc4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002bc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bcc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002bd0:	4a01      	ldr	r2, [pc, #4]	@ (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002bd2:	430b      	orrs	r3, r1
 8002bd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bd6:	e005      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002bd8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bdc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002be0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002be4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bec:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002bf0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002bfa:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002bfe:	460b      	mov	r3, r1
 8002c00:	4313      	orrs	r3, r2
 8002c02:	d03a      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8002c04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c0a:	2b30      	cmp	r3, #48	@ 0x30
 8002c0c:	d01f      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8002c0e:	2b30      	cmp	r3, #48	@ 0x30
 8002c10:	d819      	bhi.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002c12:	2b20      	cmp	r3, #32
 8002c14:	d00c      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002c16:	2b20      	cmp	r3, #32
 8002c18:	d815      	bhi.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d019      	beq.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002c1e:	2b10      	cmp	r3, #16
 8002c20:	d111      	bne.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c22:	4baa      	ldr	r3, [pc, #680]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c26:	4aa9      	ldr	r2, [pc, #676]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002c2e:	e011      	b.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002c30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c34:	3308      	adds	r3, #8
 8002c36:	2102      	movs	r1, #2
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f001 faa9 	bl	8004190 <RCCEx_PLL2_Config>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002c44:	e006      	b.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002c4c:	e002      	b.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8002c4e:	bf00      	nop
 8002c50:	e000      	b.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8002c52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d10a      	bne.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002c5c:	4b9b      	ldr	r3, [pc, #620]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c60:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002c64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c6a:	4a98      	ldr	r2, [pc, #608]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c6c:	430b      	orrs	r3, r1
 8002c6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c70:	e003      	b.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002c76:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002c7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c82:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002c86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002c90:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002c94:	460b      	mov	r3, r1
 8002c96:	4313      	orrs	r3, r2
 8002c98:	d051      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002c9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ca0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ca4:	d035      	beq.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8002ca6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002caa:	d82e      	bhi.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002cac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002cb0:	d031      	beq.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8002cb2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002cb6:	d828      	bhi.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002cb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cbc:	d01a      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8002cbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cc2:	d822      	bhi.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d003      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8002cc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ccc:	d007      	beq.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8002cce:	e01c      	b.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cd0:	4b7e      	ldr	r3, [pc, #504]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd4:	4a7d      	ldr	r2, [pc, #500]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002cd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002cdc:	e01c      	b.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002cde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ce2:	3308      	adds	r3, #8
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f001 fa52 	bl	8004190 <RCCEx_PLL2_Config>
 8002cec:	4603      	mov	r3, r0
 8002cee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002cf2:	e011      	b.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002cf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002cf8:	3328      	adds	r3, #40	@ 0x28
 8002cfa:	2100      	movs	r1, #0
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f001 faf9 	bl	80042f4 <RCCEx_PLL3_Config>
 8002d02:	4603      	mov	r3, r0
 8002d04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002d08:	e006      	b.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002d10:	e002      	b.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8002d12:	bf00      	nop
 8002d14:	e000      	b.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8002d16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d10a      	bne.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002d20:	4b6a      	ldr	r3, [pc, #424]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002d22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d24:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d2e:	4a67      	ldr	r2, [pc, #412]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002d30:	430b      	orrs	r3, r1
 8002d32:	6513      	str	r3, [r2, #80]	@ 0x50
 8002d34:	e003      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002d3a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002d3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d46:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002d4a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002d4e:	2300      	movs	r3, #0
 8002d50:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002d54:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002d58:	460b      	mov	r3, r1
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	d053      	beq.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002d5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d68:	d033      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8002d6a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d6e:	d82c      	bhi.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002d70:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002d74:	d02f      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8002d76:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002d7a:	d826      	bhi.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002d7c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002d80:	d02b      	beq.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x506>
 8002d82:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002d86:	d820      	bhi.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002d88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002d8c:	d012      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8002d8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002d92:	d81a      	bhi.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d022      	beq.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8002d98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d9c:	d115      	bne.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002d9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002da2:	3308      	adds	r3, #8
 8002da4:	2101      	movs	r1, #1
 8002da6:	4618      	mov	r0, r3
 8002da8:	f001 f9f2 	bl	8004190 <RCCEx_PLL2_Config>
 8002dac:	4603      	mov	r3, r0
 8002dae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002db2:	e015      	b.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002db4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002db8:	3328      	adds	r3, #40	@ 0x28
 8002dba:	2101      	movs	r1, #1
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f001 fa99 	bl	80042f4 <RCCEx_PLL3_Config>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002dc8:	e00a      	b.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002dd0:	e006      	b.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8002dd2:	bf00      	nop
 8002dd4:	e004      	b.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8002dd6:	bf00      	nop
 8002dd8:	e002      	b.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8002dda:	bf00      	nop
 8002ddc:	e000      	b.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8002dde:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002de0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d10a      	bne.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002de8:	4b38      	ldr	r3, [pc, #224]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002dea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dec:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002df0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002df6:	4a35      	ldr	r2, [pc, #212]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002df8:	430b      	orrs	r3, r1
 8002dfa:	6513      	str	r3, [r2, #80]	@ 0x50
 8002dfc:	e003      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dfe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e02:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002e06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e0e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002e12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002e16:	2300      	movs	r3, #0
 8002e18:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002e1c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002e20:	460b      	mov	r3, r1
 8002e22:	4313      	orrs	r3, r2
 8002e24:	d058      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002e26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e2a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002e2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e32:	d033      	beq.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8002e34:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e38:	d82c      	bhi.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e3e:	d02f      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8002e40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e44:	d826      	bhi.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002e46:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002e4a:	d02b      	beq.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8002e4c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002e50:	d820      	bhi.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002e52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e56:	d012      	beq.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8002e58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e5c:	d81a      	bhi.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d022      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002e62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e66:	d115      	bne.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002e68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e6c:	3308      	adds	r3, #8
 8002e6e:	2101      	movs	r1, #1
 8002e70:	4618      	mov	r0, r3
 8002e72:	f001 f98d 	bl	8004190 <RCCEx_PLL2_Config>
 8002e76:	4603      	mov	r3, r0
 8002e78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002e7c:	e015      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002e7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e82:	3328      	adds	r3, #40	@ 0x28
 8002e84:	2101      	movs	r1, #1
 8002e86:	4618      	mov	r0, r3
 8002e88:	f001 fa34 	bl	80042f4 <RCCEx_PLL3_Config>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002e92:	e00a      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002e9a:	e006      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002e9c:	bf00      	nop
 8002e9e:	e004      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002ea0:	bf00      	nop
 8002ea2:	e002      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002ea4:	bf00      	nop
 8002ea6:	e000      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002ea8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002eaa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d10e      	bne.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002eb2:	4b06      	ldr	r3, [pc, #24]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002eba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ebe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002ec2:	4a02      	ldr	r2, [pc, #8]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002ec4:	430b      	orrs	r3, r1
 8002ec6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ec8:	e006      	b.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8002eca:	bf00      	nop
 8002ecc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ed0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002ed4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002ed8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002ee4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002ee8:	2300      	movs	r3, #0
 8002eea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002eee:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002ef2:	460b      	mov	r3, r1
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	d037      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002ef8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002efc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002efe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f02:	d00e      	beq.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8002f04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f08:	d816      	bhi.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d018      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8002f0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f12:	d111      	bne.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f14:	4bc4      	ldr	r3, [pc, #784]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f18:	4ac3      	ldr	r2, [pc, #780]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002f20:	e00f      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002f22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f26:	3308      	adds	r3, #8
 8002f28:	2101      	movs	r1, #1
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f001 f930 	bl	8004190 <RCCEx_PLL2_Config>
 8002f30:	4603      	mov	r3, r0
 8002f32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002f36:	e004      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002f3e:	e000      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8002f40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f42:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d10a      	bne.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002f4a:	4bb7      	ldr	r3, [pc, #732]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f4e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8002f52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f58:	4ab3      	ldr	r2, [pc, #716]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f5a:	430b      	orrs	r3, r1
 8002f5c:	6513      	str	r3, [r2, #80]	@ 0x50
 8002f5e:	e003      	b.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002f68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f70:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002f74:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002f78:	2300      	movs	r3, #0
 8002f7a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002f7e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002f82:	460b      	mov	r3, r1
 8002f84:	4313      	orrs	r3, r2
 8002f86:	d039      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002f88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f8e:	2b03      	cmp	r3, #3
 8002f90:	d81c      	bhi.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8002f92:	a201      	add	r2, pc, #4	@ (adr r2, 8002f98 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8002f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f98:	08002fd5 	.word	0x08002fd5
 8002f9c:	08002fa9 	.word	0x08002fa9
 8002fa0:	08002fb7 	.word	0x08002fb7
 8002fa4:	08002fd5 	.word	0x08002fd5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fa8:	4b9f      	ldr	r3, [pc, #636]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fac:	4a9e      	ldr	r2, [pc, #632]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fb2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002fb4:	e00f      	b.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002fb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fba:	3308      	adds	r3, #8
 8002fbc:	2102      	movs	r1, #2
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f001 f8e6 	bl	8004190 <RCCEx_PLL2_Config>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002fca:	e004      	b.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002fd2:	e000      	b.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8002fd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fd6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d10a      	bne.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002fde:	4b92      	ldr	r3, [pc, #584]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fe2:	f023 0103 	bic.w	r1, r3, #3
 8002fe6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fec:	4a8e      	ldr	r2, [pc, #568]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fee:	430b      	orrs	r3, r1
 8002ff0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ff2:	e003      	b.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ff4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002ff8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ffc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003004:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003008:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800300c:	2300      	movs	r3, #0
 800300e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003012:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003016:	460b      	mov	r3, r1
 8003018:	4313      	orrs	r3, r2
 800301a:	f000 8099 	beq.w	8003150 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800301e:	4b83      	ldr	r3, [pc, #524]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a82      	ldr	r2, [pc, #520]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003024:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003028:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800302a:	f7fe f943 	bl	80012b4 <HAL_GetTick>
 800302e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003032:	e00b      	b.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003034:	f7fe f93e 	bl	80012b4 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	2b64      	cmp	r3, #100	@ 0x64
 8003042:	d903      	bls.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800304a:	e005      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800304c:	4b77      	ldr	r3, [pc, #476]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003054:	2b00      	cmp	r3, #0
 8003056:	d0ed      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8003058:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800305c:	2b00      	cmp	r3, #0
 800305e:	d173      	bne.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003060:	4b71      	ldr	r3, [pc, #452]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003062:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003064:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003068:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800306c:	4053      	eors	r3, r2
 800306e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003072:	2b00      	cmp	r3, #0
 8003074:	d015      	beq.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003076:	4b6c      	ldr	r3, [pc, #432]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800307a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800307e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003082:	4b69      	ldr	r3, [pc, #420]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003086:	4a68      	ldr	r2, [pc, #416]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003088:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800308c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800308e:	4b66      	ldr	r3, [pc, #408]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003092:	4a65      	ldr	r2, [pc, #404]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003094:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003098:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800309a:	4a63      	ldr	r2, [pc, #396]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800309c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80030a0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80030a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030a6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80030aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030ae:	d118      	bne.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030b0:	f7fe f900 	bl	80012b4 <HAL_GetTick>
 80030b4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80030b8:	e00d      	b.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ba:	f7fe f8fb 	bl	80012b4 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80030c4:	1ad2      	subs	r2, r2, r3
 80030c6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d903      	bls.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80030d4:	e005      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80030d6:	4b54      	ldr	r3, [pc, #336]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80030d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d0eb      	beq.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80030e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d129      	bne.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030ee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80030f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80030fa:	d10e      	bne.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x846>
 80030fc:	4b4a      	ldr	r3, [pc, #296]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80030fe:	691b      	ldr	r3, [r3, #16]
 8003100:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003104:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003108:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800310c:	091a      	lsrs	r2, r3, #4
 800310e:	4b48      	ldr	r3, [pc, #288]	@ (8003230 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003110:	4013      	ands	r3, r2
 8003112:	4a45      	ldr	r2, [pc, #276]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003114:	430b      	orrs	r3, r1
 8003116:	6113      	str	r3, [r2, #16]
 8003118:	e005      	b.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800311a:	4b43      	ldr	r3, [pc, #268]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	4a42      	ldr	r2, [pc, #264]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003120:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003124:	6113      	str	r3, [r2, #16]
 8003126:	4b40      	ldr	r3, [pc, #256]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003128:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800312a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800312e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003132:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003136:	4a3c      	ldr	r2, [pc, #240]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003138:	430b      	orrs	r3, r1
 800313a:	6713      	str	r3, [r2, #112]	@ 0x70
 800313c:	e008      	b.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800313e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003142:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8003146:	e003      	b.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003148:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800314c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003150:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003158:	f002 0301 	and.w	r3, r2, #1
 800315c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003160:	2300      	movs	r3, #0
 8003162:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003166:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800316a:	460b      	mov	r3, r1
 800316c:	4313      	orrs	r3, r2
 800316e:	f000 808f 	beq.w	8003290 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003172:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003176:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003178:	2b28      	cmp	r3, #40	@ 0x28
 800317a:	d871      	bhi.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800317c:	a201      	add	r2, pc, #4	@ (adr r2, 8003184 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800317e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003182:	bf00      	nop
 8003184:	08003269 	.word	0x08003269
 8003188:	08003261 	.word	0x08003261
 800318c:	08003261 	.word	0x08003261
 8003190:	08003261 	.word	0x08003261
 8003194:	08003261 	.word	0x08003261
 8003198:	08003261 	.word	0x08003261
 800319c:	08003261 	.word	0x08003261
 80031a0:	08003261 	.word	0x08003261
 80031a4:	08003235 	.word	0x08003235
 80031a8:	08003261 	.word	0x08003261
 80031ac:	08003261 	.word	0x08003261
 80031b0:	08003261 	.word	0x08003261
 80031b4:	08003261 	.word	0x08003261
 80031b8:	08003261 	.word	0x08003261
 80031bc:	08003261 	.word	0x08003261
 80031c0:	08003261 	.word	0x08003261
 80031c4:	0800324b 	.word	0x0800324b
 80031c8:	08003261 	.word	0x08003261
 80031cc:	08003261 	.word	0x08003261
 80031d0:	08003261 	.word	0x08003261
 80031d4:	08003261 	.word	0x08003261
 80031d8:	08003261 	.word	0x08003261
 80031dc:	08003261 	.word	0x08003261
 80031e0:	08003261 	.word	0x08003261
 80031e4:	08003269 	.word	0x08003269
 80031e8:	08003261 	.word	0x08003261
 80031ec:	08003261 	.word	0x08003261
 80031f0:	08003261 	.word	0x08003261
 80031f4:	08003261 	.word	0x08003261
 80031f8:	08003261 	.word	0x08003261
 80031fc:	08003261 	.word	0x08003261
 8003200:	08003261 	.word	0x08003261
 8003204:	08003269 	.word	0x08003269
 8003208:	08003261 	.word	0x08003261
 800320c:	08003261 	.word	0x08003261
 8003210:	08003261 	.word	0x08003261
 8003214:	08003261 	.word	0x08003261
 8003218:	08003261 	.word	0x08003261
 800321c:	08003261 	.word	0x08003261
 8003220:	08003261 	.word	0x08003261
 8003224:	08003269 	.word	0x08003269
 8003228:	58024400 	.word	0x58024400
 800322c:	58024800 	.word	0x58024800
 8003230:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003234:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003238:	3308      	adds	r3, #8
 800323a:	2101      	movs	r1, #1
 800323c:	4618      	mov	r0, r3
 800323e:	f000 ffa7 	bl	8004190 <RCCEx_PLL2_Config>
 8003242:	4603      	mov	r3, r0
 8003244:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003248:	e00f      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800324a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800324e:	3328      	adds	r3, #40	@ 0x28
 8003250:	2101      	movs	r1, #1
 8003252:	4618      	mov	r0, r3
 8003254:	f001 f84e 	bl	80042f4 <RCCEx_PLL3_Config>
 8003258:	4603      	mov	r3, r0
 800325a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800325e:	e004      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003266:	e000      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8003268:	bf00      	nop
    }

    if (ret == HAL_OK)
 800326a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10a      	bne.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003272:	4bbf      	ldr	r3, [pc, #764]	@ (8003570 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003276:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800327a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800327e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003280:	4abb      	ldr	r2, [pc, #748]	@ (8003570 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003282:	430b      	orrs	r3, r1
 8003284:	6553      	str	r3, [r2, #84]	@ 0x54
 8003286:	e003      	b.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003288:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800328c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003298:	f002 0302 	and.w	r3, r2, #2
 800329c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80032a0:	2300      	movs	r3, #0
 80032a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80032a6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80032aa:	460b      	mov	r3, r1
 80032ac:	4313      	orrs	r3, r2
 80032ae:	d041      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80032b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032b6:	2b05      	cmp	r3, #5
 80032b8:	d824      	bhi.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80032ba:	a201      	add	r2, pc, #4	@ (adr r2, 80032c0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80032bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c0:	0800330d 	.word	0x0800330d
 80032c4:	080032d9 	.word	0x080032d9
 80032c8:	080032ef 	.word	0x080032ef
 80032cc:	0800330d 	.word	0x0800330d
 80032d0:	0800330d 	.word	0x0800330d
 80032d4:	0800330d 	.word	0x0800330d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80032d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032dc:	3308      	adds	r3, #8
 80032de:	2101      	movs	r1, #1
 80032e0:	4618      	mov	r0, r3
 80032e2:	f000 ff55 	bl	8004190 <RCCEx_PLL2_Config>
 80032e6:	4603      	mov	r3, r0
 80032e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80032ec:	e00f      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80032ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032f2:	3328      	adds	r3, #40	@ 0x28
 80032f4:	2101      	movs	r1, #1
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 fffc 	bl	80042f4 <RCCEx_PLL3_Config>
 80032fc:	4603      	mov	r3, r0
 80032fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003302:	e004      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800330a:	e000      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800330c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800330e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003312:	2b00      	cmp	r3, #0
 8003314:	d10a      	bne.n	800332c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003316:	4b96      	ldr	r3, [pc, #600]	@ (8003570 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800331a:	f023 0107 	bic.w	r1, r3, #7
 800331e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003322:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003324:	4a92      	ldr	r2, [pc, #584]	@ (8003570 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003326:	430b      	orrs	r3, r1
 8003328:	6553      	str	r3, [r2, #84]	@ 0x54
 800332a:	e003      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800332c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003330:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003334:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800333c:	f002 0304 	and.w	r3, r2, #4
 8003340:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003344:	2300      	movs	r3, #0
 8003346:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800334a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800334e:	460b      	mov	r3, r1
 8003350:	4313      	orrs	r3, r2
 8003352:	d044      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003354:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003358:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800335c:	2b05      	cmp	r3, #5
 800335e:	d825      	bhi.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8003360:	a201      	add	r2, pc, #4	@ (adr r2, 8003368 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8003362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003366:	bf00      	nop
 8003368:	080033b5 	.word	0x080033b5
 800336c:	08003381 	.word	0x08003381
 8003370:	08003397 	.word	0x08003397
 8003374:	080033b5 	.word	0x080033b5
 8003378:	080033b5 	.word	0x080033b5
 800337c:	080033b5 	.word	0x080033b5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003380:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003384:	3308      	adds	r3, #8
 8003386:	2101      	movs	r1, #1
 8003388:	4618      	mov	r0, r3
 800338a:	f000 ff01 	bl	8004190 <RCCEx_PLL2_Config>
 800338e:	4603      	mov	r3, r0
 8003390:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003394:	e00f      	b.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003396:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800339a:	3328      	adds	r3, #40	@ 0x28
 800339c:	2101      	movs	r1, #1
 800339e:	4618      	mov	r0, r3
 80033a0:	f000 ffa8 	bl	80042f4 <RCCEx_PLL3_Config>
 80033a4:	4603      	mov	r3, r0
 80033a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80033aa:	e004      	b.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80033b2:	e000      	b.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80033b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10b      	bne.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033be:	4b6c      	ldr	r3, [pc, #432]	@ (8003570 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80033c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c2:	f023 0107 	bic.w	r1, r3, #7
 80033c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ce:	4a68      	ldr	r2, [pc, #416]	@ (8003570 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80033d0:	430b      	orrs	r3, r1
 80033d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80033d4:	e003      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80033da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80033de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e6:	f002 0320 	and.w	r3, r2, #32
 80033ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80033ee:	2300      	movs	r3, #0
 80033f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80033f4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80033f8:	460b      	mov	r3, r1
 80033fa:	4313      	orrs	r3, r2
 80033fc:	d055      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80033fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003402:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003406:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800340a:	d033      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800340c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003410:	d82c      	bhi.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003412:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003416:	d02f      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8003418:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800341c:	d826      	bhi.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800341e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003422:	d02b      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003424:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003428:	d820      	bhi.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800342a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800342e:	d012      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8003430:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003434:	d81a      	bhi.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003436:	2b00      	cmp	r3, #0
 8003438:	d022      	beq.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800343a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800343e:	d115      	bne.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003440:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003444:	3308      	adds	r3, #8
 8003446:	2100      	movs	r1, #0
 8003448:	4618      	mov	r0, r3
 800344a:	f000 fea1 	bl	8004190 <RCCEx_PLL2_Config>
 800344e:	4603      	mov	r3, r0
 8003450:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003454:	e015      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003456:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800345a:	3328      	adds	r3, #40	@ 0x28
 800345c:	2102      	movs	r1, #2
 800345e:	4618      	mov	r0, r3
 8003460:	f000 ff48 	bl	80042f4 <RCCEx_PLL3_Config>
 8003464:	4603      	mov	r3, r0
 8003466:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800346a:	e00a      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003472:	e006      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003474:	bf00      	nop
 8003476:	e004      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003478:	bf00      	nop
 800347a:	e002      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800347c:	bf00      	nop
 800347e:	e000      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003480:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003482:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003486:	2b00      	cmp	r3, #0
 8003488:	d10b      	bne.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800348a:	4b39      	ldr	r3, [pc, #228]	@ (8003570 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800348c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800348e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003492:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003496:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800349a:	4a35      	ldr	r2, [pc, #212]	@ (8003570 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800349c:	430b      	orrs	r3, r1
 800349e:	6553      	str	r3, [r2, #84]	@ 0x54
 80034a0:	e003      	b.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80034a6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80034aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80034b6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80034ba:	2300      	movs	r3, #0
 80034bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80034c0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80034c4:	460b      	mov	r3, r1
 80034c6:	4313      	orrs	r3, r2
 80034c8:	d058      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80034ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80034d2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80034d6:	d033      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80034d8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80034dc:	d82c      	bhi.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80034de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034e2:	d02f      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80034e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034e8:	d826      	bhi.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80034ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80034ee:	d02b      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80034f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80034f4:	d820      	bhi.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80034f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034fa:	d012      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80034fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003500:	d81a      	bhi.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003502:	2b00      	cmp	r3, #0
 8003504:	d022      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8003506:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800350a:	d115      	bne.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800350c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003510:	3308      	adds	r3, #8
 8003512:	2100      	movs	r1, #0
 8003514:	4618      	mov	r0, r3
 8003516:	f000 fe3b 	bl	8004190 <RCCEx_PLL2_Config>
 800351a:	4603      	mov	r3, r0
 800351c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003520:	e015      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003522:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003526:	3328      	adds	r3, #40	@ 0x28
 8003528:	2102      	movs	r1, #2
 800352a:	4618      	mov	r0, r3
 800352c:	f000 fee2 	bl	80042f4 <RCCEx_PLL3_Config>
 8003530:	4603      	mov	r3, r0
 8003532:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003536:	e00a      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800353e:	e006      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003540:	bf00      	nop
 8003542:	e004      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003544:	bf00      	nop
 8003546:	e002      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003548:	bf00      	nop
 800354a:	e000      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800354c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800354e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003552:	2b00      	cmp	r3, #0
 8003554:	d10e      	bne.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003556:	4b06      	ldr	r3, [pc, #24]	@ (8003570 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800355a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800355e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003562:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003566:	4a02      	ldr	r2, [pc, #8]	@ (8003570 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003568:	430b      	orrs	r3, r1
 800356a:	6593      	str	r3, [r2, #88]	@ 0x58
 800356c:	e006      	b.n	800357c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800356e:	bf00      	nop
 8003570:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003574:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003578:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800357c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003584:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003588:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800358c:	2300      	movs	r3, #0
 800358e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003592:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003596:	460b      	mov	r3, r1
 8003598:	4313      	orrs	r3, r2
 800359a:	d055      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800359c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035a4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80035a8:	d033      	beq.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80035aa:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80035ae:	d82c      	bhi.n	800360a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80035b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035b4:	d02f      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80035b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035ba:	d826      	bhi.n	800360a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80035bc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80035c0:	d02b      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80035c2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80035c6:	d820      	bhi.n	800360a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80035c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035cc:	d012      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80035ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035d2:	d81a      	bhi.n	800360a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d022      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80035d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035dc:	d115      	bne.n	800360a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035e2:	3308      	adds	r3, #8
 80035e4:	2100      	movs	r1, #0
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 fdd2 	bl	8004190 <RCCEx_PLL2_Config>
 80035ec:	4603      	mov	r3, r0
 80035ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80035f2:	e015      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80035f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035f8:	3328      	adds	r3, #40	@ 0x28
 80035fa:	2102      	movs	r1, #2
 80035fc:	4618      	mov	r0, r3
 80035fe:	f000 fe79 	bl	80042f4 <RCCEx_PLL3_Config>
 8003602:	4603      	mov	r3, r0
 8003604:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003608:	e00a      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003610:	e006      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003612:	bf00      	nop
 8003614:	e004      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003616:	bf00      	nop
 8003618:	e002      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800361a:	bf00      	nop
 800361c:	e000      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800361e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003620:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003624:	2b00      	cmp	r3, #0
 8003626:	d10b      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003628:	4ba0      	ldr	r3, [pc, #640]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800362a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800362c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003630:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003634:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003638:	4a9c      	ldr	r2, [pc, #624]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800363a:	430b      	orrs	r3, r1
 800363c:	6593      	str	r3, [r2, #88]	@ 0x58
 800363e:	e003      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003640:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003644:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8003648:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800364c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003650:	f002 0308 	and.w	r3, r2, #8
 8003654:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003658:	2300      	movs	r3, #0
 800365a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800365e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003662:	460b      	mov	r3, r1
 8003664:	4313      	orrs	r3, r2
 8003666:	d01e      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8003668:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800366c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003670:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003674:	d10c      	bne.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003676:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800367a:	3328      	adds	r3, #40	@ 0x28
 800367c:	2102      	movs	r1, #2
 800367e:	4618      	mov	r0, r3
 8003680:	f000 fe38 	bl	80042f4 <RCCEx_PLL3_Config>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d002      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8003690:	4b86      	ldr	r3, [pc, #536]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003694:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003698:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800369c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036a0:	4a82      	ldr	r2, [pc, #520]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80036a2:	430b      	orrs	r3, r1
 80036a4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80036a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ae:	f002 0310 	and.w	r3, r2, #16
 80036b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036b6:	2300      	movs	r3, #0
 80036b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80036bc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80036c0:	460b      	mov	r3, r1
 80036c2:	4313      	orrs	r3, r2
 80036c4:	d01e      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80036c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036d2:	d10c      	bne.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80036d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036d8:	3328      	adds	r3, #40	@ 0x28
 80036da:	2102      	movs	r1, #2
 80036dc:	4618      	mov	r0, r3
 80036de:	f000 fe09 	bl	80042f4 <RCCEx_PLL3_Config>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d002      	beq.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80036ee:	4b6f      	ldr	r3, [pc, #444]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80036f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036f2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80036f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036fe:	4a6b      	ldr	r2, [pc, #428]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003700:	430b      	orrs	r3, r1
 8003702:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003704:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800370c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003710:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003712:	2300      	movs	r3, #0
 8003714:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003716:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800371a:	460b      	mov	r3, r1
 800371c:	4313      	orrs	r3, r2
 800371e:	d03e      	beq.n	800379e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003720:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003724:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003728:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800372c:	d022      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800372e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003732:	d81b      	bhi.n	800376c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8003734:	2b00      	cmp	r3, #0
 8003736:	d003      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8003738:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800373c:	d00b      	beq.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800373e:	e015      	b.n	800376c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003740:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003744:	3308      	adds	r3, #8
 8003746:	2100      	movs	r1, #0
 8003748:	4618      	mov	r0, r3
 800374a:	f000 fd21 	bl	8004190 <RCCEx_PLL2_Config>
 800374e:	4603      	mov	r3, r0
 8003750:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003754:	e00f      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003756:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800375a:	3328      	adds	r3, #40	@ 0x28
 800375c:	2102      	movs	r1, #2
 800375e:	4618      	mov	r0, r3
 8003760:	f000 fdc8 	bl	80042f4 <RCCEx_PLL3_Config>
 8003764:	4603      	mov	r3, r0
 8003766:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800376a:	e004      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003772:	e000      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8003774:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003776:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800377a:	2b00      	cmp	r3, #0
 800377c:	d10b      	bne.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800377e:	4b4b      	ldr	r3, [pc, #300]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003782:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003786:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800378a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800378e:	4a47      	ldr	r2, [pc, #284]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003790:	430b      	orrs	r3, r1
 8003792:	6593      	str	r3, [r2, #88]	@ 0x58
 8003794:	e003      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003796:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800379a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800379e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80037aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80037ac:	2300      	movs	r3, #0
 80037ae:	677b      	str	r3, [r7, #116]	@ 0x74
 80037b0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80037b4:	460b      	mov	r3, r1
 80037b6:	4313      	orrs	r3, r2
 80037b8:	d03b      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80037ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037c6:	d01f      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80037c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037cc:	d818      	bhi.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80037ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037d2:	d003      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80037d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037d8:	d007      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80037da:	e011      	b.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037dc:	4b33      	ldr	r3, [pc, #204]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80037de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e0:	4a32      	ldr	r2, [pc, #200]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80037e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80037e8:	e00f      	b.n	800380a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80037ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037ee:	3328      	adds	r3, #40	@ 0x28
 80037f0:	2101      	movs	r1, #1
 80037f2:	4618      	mov	r0, r3
 80037f4:	f000 fd7e 	bl	80042f4 <RCCEx_PLL3_Config>
 80037f8:	4603      	mov	r3, r0
 80037fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80037fe:	e004      	b.n	800380a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003806:	e000      	b.n	800380a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8003808:	bf00      	nop
    }

    if (ret == HAL_OK)
 800380a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800380e:	2b00      	cmp	r3, #0
 8003810:	d10b      	bne.n	800382a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003812:	4b26      	ldr	r3, [pc, #152]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003816:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800381a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800381e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003822:	4a22      	ldr	r2, [pc, #136]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003824:	430b      	orrs	r3, r1
 8003826:	6553      	str	r3, [r2, #84]	@ 0x54
 8003828:	e003      	b.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800382a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800382e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003832:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800383a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800383e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003840:	2300      	movs	r3, #0
 8003842:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003844:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003848:	460b      	mov	r3, r1
 800384a:	4313      	orrs	r3, r2
 800384c:	d034      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800384e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003852:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003854:	2b00      	cmp	r3, #0
 8003856:	d003      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8003858:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800385c:	d007      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800385e:	e011      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003860:	4b12      	ldr	r3, [pc, #72]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003864:	4a11      	ldr	r2, [pc, #68]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003866:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800386a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800386c:	e00e      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800386e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003872:	3308      	adds	r3, #8
 8003874:	2102      	movs	r1, #2
 8003876:	4618      	mov	r0, r3
 8003878:	f000 fc8a 	bl	8004190 <RCCEx_PLL2_Config>
 800387c:	4603      	mov	r3, r0
 800387e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003882:	e003      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800388a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800388c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003890:	2b00      	cmp	r3, #0
 8003892:	d10d      	bne.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003894:	4b05      	ldr	r3, [pc, #20]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003896:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003898:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800389c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038a2:	4a02      	ldr	r2, [pc, #8]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80038a4:	430b      	orrs	r3, r1
 80038a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038a8:	e006      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80038aa:	bf00      	nop
 80038ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80038b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80038b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80038c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80038c6:	2300      	movs	r3, #0
 80038c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80038ca:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80038ce:	460b      	mov	r3, r1
 80038d0:	4313      	orrs	r3, r2
 80038d2:	d00c      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80038d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038d8:	3328      	adds	r3, #40	@ 0x28
 80038da:	2102      	movs	r1, #2
 80038dc:	4618      	mov	r0, r3
 80038de:	f000 fd09 	bl	80042f4 <RCCEx_PLL3_Config>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d002      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80038ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80038fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80038fc:	2300      	movs	r3, #0
 80038fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003900:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003904:	460b      	mov	r3, r1
 8003906:	4313      	orrs	r3, r2
 8003908:	d036      	beq.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800390a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800390e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003910:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003914:	d018      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8003916:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800391a:	d811      	bhi.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800391c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003920:	d014      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8003922:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003926:	d80b      	bhi.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003928:	2b00      	cmp	r3, #0
 800392a:	d011      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800392c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003930:	d106      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003932:	4bb7      	ldr	r3, [pc, #732]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003936:	4ab6      	ldr	r2, [pc, #728]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003938:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800393c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800393e:	e008      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003946:	e004      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003948:	bf00      	nop
 800394a:	e002      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800394c:	bf00      	nop
 800394e:	e000      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003950:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003952:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003956:	2b00      	cmp	r3, #0
 8003958:	d10a      	bne.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800395a:	4bad      	ldr	r3, [pc, #692]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800395c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800395e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003962:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003966:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003968:	4aa9      	ldr	r2, [pc, #676]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800396a:	430b      	orrs	r3, r1
 800396c:	6553      	str	r3, [r2, #84]	@ 0x54
 800396e:	e003      	b.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003970:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003974:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003978:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800397c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003980:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003984:	653b      	str	r3, [r7, #80]	@ 0x50
 8003986:	2300      	movs	r3, #0
 8003988:	657b      	str	r3, [r7, #84]	@ 0x54
 800398a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800398e:	460b      	mov	r3, r1
 8003990:	4313      	orrs	r3, r2
 8003992:	d009      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003994:	4b9e      	ldr	r3, [pc, #632]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003996:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003998:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800399c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039a2:	4a9b      	ldr	r2, [pc, #620]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80039a4:	430b      	orrs	r3, r1
 80039a6:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80039a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80039b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039b6:	2300      	movs	r3, #0
 80039b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039ba:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80039be:	460b      	mov	r3, r1
 80039c0:	4313      	orrs	r3, r2
 80039c2:	d009      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80039c4:	4b92      	ldr	r3, [pc, #584]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80039c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039c8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80039cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039d2:	4a8f      	ldr	r2, [pc, #572]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80039d4:	430b      	orrs	r3, r1
 80039d6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80039d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80039e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80039e6:	2300      	movs	r3, #0
 80039e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80039ea:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80039ee:	460b      	mov	r3, r1
 80039f0:	4313      	orrs	r3, r2
 80039f2:	d00e      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80039f4:	4b86      	ldr	r3, [pc, #536]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80039f6:	691b      	ldr	r3, [r3, #16]
 80039f8:	4a85      	ldr	r2, [pc, #532]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80039fa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80039fe:	6113      	str	r3, [r2, #16]
 8003a00:	4b83      	ldr	r3, [pc, #524]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a02:	6919      	ldr	r1, [r3, #16]
 8003a04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a08:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003a0c:	4a80      	ldr	r2, [pc, #512]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a0e:	430b      	orrs	r3, r1
 8003a10:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003a12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a1a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a20:	2300      	movs	r3, #0
 8003a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a24:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003a28:	460b      	mov	r3, r1
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	d009      	beq.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003a2e:	4b78      	ldr	r3, [pc, #480]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a32:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003a36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a3c:	4a74      	ldr	r2, [pc, #464]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a3e:	430b      	orrs	r3, r1
 8003a40:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003a42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a4a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003a4e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a50:	2300      	movs	r3, #0
 8003a52:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a54:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003a58:	460b      	mov	r3, r1
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	d00a      	beq.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003a5e:	4b6c      	ldr	r3, [pc, #432]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a62:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003a66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a6e:	4a68      	ldr	r2, [pc, #416]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a70:	430b      	orrs	r3, r1
 8003a72:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003a74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a86:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	d011      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a94:	3308      	adds	r3, #8
 8003a96:	2100      	movs	r1, #0
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f000 fb79 	bl	8004190 <RCCEx_PLL2_Config>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003aa4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d003      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ab0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003ab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003abc:	2100      	movs	r1, #0
 8003abe:	6239      	str	r1, [r7, #32]
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ac6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003aca:	460b      	mov	r3, r1
 8003acc:	4313      	orrs	r3, r2
 8003ace:	d011      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ad0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ad4:	3308      	adds	r3, #8
 8003ad6:	2101      	movs	r1, #1
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f000 fb59 	bl	8004190 <RCCEx_PLL2_Config>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003ae4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d003      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003af0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003afc:	2100      	movs	r1, #0
 8003afe:	61b9      	str	r1, [r7, #24]
 8003b00:	f003 0304 	and.w	r3, r3, #4
 8003b04:	61fb      	str	r3, [r7, #28]
 8003b06:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	d011      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b14:	3308      	adds	r3, #8
 8003b16:	2102      	movs	r1, #2
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f000 fb39 	bl	8004190 <RCCEx_PLL2_Config>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003b24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d003      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003b34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	6139      	str	r1, [r7, #16]
 8003b40:	f003 0308 	and.w	r3, r3, #8
 8003b44:	617b      	str	r3, [r7, #20]
 8003b46:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	d011      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003b50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b54:	3328      	adds	r3, #40	@ 0x28
 8003b56:	2100      	movs	r1, #0
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f000 fbcb 	bl	80042f4 <RCCEx_PLL3_Config>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8003b64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d003      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b70:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003b74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	60b9      	str	r1, [r7, #8]
 8003b80:	f003 0310 	and.w	r3, r3, #16
 8003b84:	60fb      	str	r3, [r7, #12]
 8003b86:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	d011      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b94:	3328      	adds	r3, #40	@ 0x28
 8003b96:	2101      	movs	r1, #1
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f000 fbab 	bl	80042f4 <RCCEx_PLL3_Config>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003ba4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d003      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003bb0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003bb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bbc:	2100      	movs	r1, #0
 8003bbe:	6039      	str	r1, [r7, #0]
 8003bc0:	f003 0320 	and.w	r3, r3, #32
 8003bc4:	607b      	str	r3, [r7, #4]
 8003bc6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003bca:	460b      	mov	r3, r1
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	d011      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003bd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bd4:	3328      	adds	r3, #40	@ 0x28
 8003bd6:	2102      	movs	r1, #2
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f000 fb8b 	bl	80042f4 <RCCEx_PLL3_Config>
 8003bde:	4603      	mov	r3, r0
 8003be0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003be4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d003      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003bf0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8003bf4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d101      	bne.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	e000      	b.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c0e:	bf00      	nop
 8003c10:	58024400 	.word	0x58024400

08003c14 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003c18:	f7fe fe00 	bl	800281c <HAL_RCC_GetHCLKFreq>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	4b06      	ldr	r3, [pc, #24]	@ (8003c38 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	091b      	lsrs	r3, r3, #4
 8003c24:	f003 0307 	and.w	r3, r3, #7
 8003c28:	4904      	ldr	r1, [pc, #16]	@ (8003c3c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003c2a:	5ccb      	ldrb	r3, [r1, r3]
 8003c2c:	f003 031f 	and.w	r3, r3, #31
 8003c30:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	58024400 	.word	0x58024400
 8003c3c:	080084a4 	.word	0x080084a4

08003c40 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b089      	sub	sp, #36	@ 0x24
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003c48:	4ba1      	ldr	r3, [pc, #644]	@ (8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c4c:	f003 0303 	and.w	r3, r3, #3
 8003c50:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003c52:	4b9f      	ldr	r3, [pc, #636]	@ (8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c56:	0b1b      	lsrs	r3, r3, #12
 8003c58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c5c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003c5e:	4b9c      	ldr	r3, [pc, #624]	@ (8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c62:	091b      	lsrs	r3, r3, #4
 8003c64:	f003 0301 	and.w	r3, r3, #1
 8003c68:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003c6a:	4b99      	ldr	r3, [pc, #612]	@ (8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c6e:	08db      	lsrs	r3, r3, #3
 8003c70:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003c74:	693a      	ldr	r2, [r7, #16]
 8003c76:	fb02 f303 	mul.w	r3, r2, r3
 8003c7a:	ee07 3a90 	vmov	s15, r3
 8003c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c82:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	f000 8111 	beq.w	8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	f000 8083 	beq.w	8003d9c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	f200 80a1 	bhi.w	8003de0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d003      	beq.n	8003cac <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d056      	beq.n	8003d58 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003caa:	e099      	b.n	8003de0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003cac:	4b88      	ldr	r3, [pc, #544]	@ (8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0320 	and.w	r3, r3, #32
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d02d      	beq.n	8003d14 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003cb8:	4b85      	ldr	r3, [pc, #532]	@ (8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	08db      	lsrs	r3, r3, #3
 8003cbe:	f003 0303 	and.w	r3, r3, #3
 8003cc2:	4a84      	ldr	r2, [pc, #528]	@ (8003ed4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003cc4:	fa22 f303 	lsr.w	r3, r2, r3
 8003cc8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	ee07 3a90 	vmov	s15, r3
 8003cd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	ee07 3a90 	vmov	s15, r3
 8003cda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ce2:	4b7b      	ldr	r3, [pc, #492]	@ (8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cea:	ee07 3a90 	vmov	s15, r3
 8003cee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cf2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003cf6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003cfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d0e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003d12:	e087      	b.n	8003e24 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	ee07 3a90 	vmov	s15, r3
 8003d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d1e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003edc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003d22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d26:	4b6a      	ldr	r3, [pc, #424]	@ (8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d2e:	ee07 3a90 	vmov	s15, r3
 8003d32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d36:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d3a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003d3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d56:	e065      	b.n	8003e24 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	ee07 3a90 	vmov	s15, r3
 8003d5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d62:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003ee0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003d66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d6a:	4b59      	ldr	r3, [pc, #356]	@ (8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d72:	ee07 3a90 	vmov	s15, r3
 8003d76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d7e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003d82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d9a:	e043      	b.n	8003e24 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	ee07 3a90 	vmov	s15, r3
 8003da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003da6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003daa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dae:	4b48      	ldr	r3, [pc, #288]	@ (8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003db0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003db2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003db6:	ee07 3a90 	vmov	s15, r3
 8003dba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8003dc2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003dc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003dca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003dce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003dd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003dde:	e021      	b.n	8003e24 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	ee07 3a90 	vmov	s15, r3
 8003de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dea:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003ee0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003dee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003df2:	4b37      	ldr	r3, [pc, #220]	@ (8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dfa:	ee07 3a90 	vmov	s15, r3
 8003dfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e02:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e06:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003e0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003e22:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003e24:	4b2a      	ldr	r3, [pc, #168]	@ (8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e28:	0a5b      	lsrs	r3, r3, #9
 8003e2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e2e:	ee07 3a90 	vmov	s15, r3
 8003e32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003e3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e3e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e4a:	ee17 2a90 	vmov	r2, s15
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003e52:	4b1f      	ldr	r3, [pc, #124]	@ (8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e56:	0c1b      	lsrs	r3, r3, #16
 8003e58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e5c:	ee07 3a90 	vmov	s15, r3
 8003e60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e64:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003e68:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e6c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e78:	ee17 2a90 	vmov	r2, s15
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003e80:	4b13      	ldr	r3, [pc, #76]	@ (8003ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e84:	0e1b      	lsrs	r3, r3, #24
 8003e86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e8a:	ee07 3a90 	vmov	s15, r3
 8003e8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003e96:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e9a:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ea2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ea6:	ee17 2a90 	vmov	r2, s15
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003eae:	e008      	b.n	8003ec2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	609a      	str	r2, [r3, #8]
}
 8003ec2:	bf00      	nop
 8003ec4:	3724      	adds	r7, #36	@ 0x24
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	58024400 	.word	0x58024400
 8003ed4:	03d09000 	.word	0x03d09000
 8003ed8:	46000000 	.word	0x46000000
 8003edc:	4c742400 	.word	0x4c742400
 8003ee0:	4a742400 	.word	0x4a742400
 8003ee4:	4af42400 	.word	0x4af42400

08003ee8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b089      	sub	sp, #36	@ 0x24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003ef0:	4ba1      	ldr	r3, [pc, #644]	@ (8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef4:	f003 0303 	and.w	r3, r3, #3
 8003ef8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003efa:	4b9f      	ldr	r3, [pc, #636]	@ (8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003efe:	0d1b      	lsrs	r3, r3, #20
 8003f00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f04:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003f06:	4b9c      	ldr	r3, [pc, #624]	@ (8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f0a:	0a1b      	lsrs	r3, r3, #8
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003f12:	4b99      	ldr	r3, [pc, #612]	@ (8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f16:	08db      	lsrs	r3, r3, #3
 8003f18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003f1c:	693a      	ldr	r2, [r7, #16]
 8003f1e:	fb02 f303 	mul.w	r3, r2, r3
 8003f22:	ee07 3a90 	vmov	s15, r3
 8003f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f2a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f000 8111 	beq.w	8004158 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	f000 8083 	beq.w	8004044 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	f200 80a1 	bhi.w	8004088 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d003      	beq.n	8003f54 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d056      	beq.n	8004000 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003f52:	e099      	b.n	8004088 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f54:	4b88      	ldr	r3, [pc, #544]	@ (8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0320 	and.w	r3, r3, #32
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d02d      	beq.n	8003fbc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f60:	4b85      	ldr	r3, [pc, #532]	@ (8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	08db      	lsrs	r3, r3, #3
 8003f66:	f003 0303 	and.w	r3, r3, #3
 8003f6a:	4a84      	ldr	r2, [pc, #528]	@ (800417c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003f6c:	fa22 f303 	lsr.w	r3, r2, r3
 8003f70:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	ee07 3a90 	vmov	s15, r3
 8003f78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	ee07 3a90 	vmov	s15, r3
 8003f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f8a:	4b7b      	ldr	r3, [pc, #492]	@ (8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f92:	ee07 3a90 	vmov	s15, r3
 8003f96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f9e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004180 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003fa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003faa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fb6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003fba:	e087      	b.n	80040cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	ee07 3a90 	vmov	s15, r3
 8003fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fc6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004184 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003fca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fce:	4b6a      	ldr	r3, [pc, #424]	@ (8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fd6:	ee07 3a90 	vmov	s15, r3
 8003fda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fde:	ed97 6a03 	vldr	s12, [r7, #12]
 8003fe2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004180 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003fe6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ff2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ffa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003ffe:	e065      	b.n	80040cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	ee07 3a90 	vmov	s15, r3
 8004006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800400a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800400e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004012:	4b59      	ldr	r3, [pc, #356]	@ (8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004016:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800401a:	ee07 3a90 	vmov	s15, r3
 800401e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004022:	ed97 6a03 	vldr	s12, [r7, #12]
 8004026:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004180 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800402a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800402e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004032:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004036:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800403a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800403e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004042:	e043      	b.n	80040cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	ee07 3a90 	vmov	s15, r3
 800404a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800404e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800418c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004052:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004056:	4b48      	ldr	r3, [pc, #288]	@ (8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800405e:	ee07 3a90 	vmov	s15, r3
 8004062:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004066:	ed97 6a03 	vldr	s12, [r7, #12]
 800406a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004180 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800406e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004072:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004076:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800407a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800407e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004082:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004086:	e021      	b.n	80040cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	ee07 3a90 	vmov	s15, r3
 800408e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004092:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004096:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800409a:	4b37      	ldr	r3, [pc, #220]	@ (8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800409c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800409e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040a2:	ee07 3a90 	vmov	s15, r3
 80040a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80040ae:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004180 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80040b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80040ca:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80040cc:	4b2a      	ldr	r3, [pc, #168]	@ (8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80040ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d0:	0a5b      	lsrs	r3, r3, #9
 80040d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040d6:	ee07 3a90 	vmov	s15, r3
 80040da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80040e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80040e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80040ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040f2:	ee17 2a90 	vmov	r2, s15
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80040fa:	4b1f      	ldr	r3, [pc, #124]	@ (8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80040fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fe:	0c1b      	lsrs	r3, r3, #16
 8004100:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004104:	ee07 3a90 	vmov	s15, r3
 8004108:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800410c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004110:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004114:	edd7 6a07 	vldr	s13, [r7, #28]
 8004118:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800411c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004120:	ee17 2a90 	vmov	r2, s15
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004128:	4b13      	ldr	r3, [pc, #76]	@ (8004178 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800412a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800412c:	0e1b      	lsrs	r3, r3, #24
 800412e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004132:	ee07 3a90 	vmov	s15, r3
 8004136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800413a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800413e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004142:	edd7 6a07 	vldr	s13, [r7, #28]
 8004146:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800414a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800414e:	ee17 2a90 	vmov	r2, s15
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004156:	e008      	b.n	800416a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	609a      	str	r2, [r3, #8]
}
 800416a:	bf00      	nop
 800416c:	3724      	adds	r7, #36	@ 0x24
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	58024400 	.word	0x58024400
 800417c:	03d09000 	.word	0x03d09000
 8004180:	46000000 	.word	0x46000000
 8004184:	4c742400 	.word	0x4c742400
 8004188:	4a742400 	.word	0x4a742400
 800418c:	4af42400 	.word	0x4af42400

08004190 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800419a:	2300      	movs	r3, #0
 800419c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800419e:	4b53      	ldr	r3, [pc, #332]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80041a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a2:	f003 0303 	and.w	r3, r3, #3
 80041a6:	2b03      	cmp	r3, #3
 80041a8:	d101      	bne.n	80041ae <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e099      	b.n	80042e2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80041ae:	4b4f      	ldr	r3, [pc, #316]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a4e      	ldr	r2, [pc, #312]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80041b4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80041b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041ba:	f7fd f87b 	bl	80012b4 <HAL_GetTick>
 80041be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80041c0:	e008      	b.n	80041d4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80041c2:	f7fd f877 	bl	80012b4 <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d901      	bls.n	80041d4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e086      	b.n	80042e2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80041d4:	4b45      	ldr	r3, [pc, #276]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1f0      	bne.n	80041c2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80041e0:	4b42      	ldr	r3, [pc, #264]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80041e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	031b      	lsls	r3, r3, #12
 80041ee:	493f      	ldr	r1, [pc, #252]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80041f0:	4313      	orrs	r3, r2
 80041f2:	628b      	str	r3, [r1, #40]	@ 0x28
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	3b01      	subs	r3, #1
 80041fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	3b01      	subs	r3, #1
 8004204:	025b      	lsls	r3, r3, #9
 8004206:	b29b      	uxth	r3, r3
 8004208:	431a      	orrs	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	3b01      	subs	r3, #1
 8004210:	041b      	lsls	r3, r3, #16
 8004212:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004216:	431a      	orrs	r2, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	3b01      	subs	r3, #1
 800421e:	061b      	lsls	r3, r3, #24
 8004220:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004224:	4931      	ldr	r1, [pc, #196]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004226:	4313      	orrs	r3, r2
 8004228:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800422a:	4b30      	ldr	r3, [pc, #192]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 800422c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800422e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	492d      	ldr	r1, [pc, #180]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004238:	4313      	orrs	r3, r2
 800423a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800423c:	4b2b      	ldr	r3, [pc, #172]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 800423e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004240:	f023 0220 	bic.w	r2, r3, #32
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	4928      	ldr	r1, [pc, #160]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 800424a:	4313      	orrs	r3, r2
 800424c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800424e:	4b27      	ldr	r3, [pc, #156]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004252:	4a26      	ldr	r2, [pc, #152]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004254:	f023 0310 	bic.w	r3, r3, #16
 8004258:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800425a:	4b24      	ldr	r3, [pc, #144]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 800425c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800425e:	4b24      	ldr	r3, [pc, #144]	@ (80042f0 <RCCEx_PLL2_Config+0x160>)
 8004260:	4013      	ands	r3, r2
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	69d2      	ldr	r2, [r2, #28]
 8004266:	00d2      	lsls	r2, r2, #3
 8004268:	4920      	ldr	r1, [pc, #128]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 800426a:	4313      	orrs	r3, r2
 800426c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800426e:	4b1f      	ldr	r3, [pc, #124]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004272:	4a1e      	ldr	r2, [pc, #120]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004274:	f043 0310 	orr.w	r3, r3, #16
 8004278:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d106      	bne.n	800428e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004280:	4b1a      	ldr	r3, [pc, #104]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004284:	4a19      	ldr	r2, [pc, #100]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004286:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800428a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800428c:	e00f      	b.n	80042ae <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d106      	bne.n	80042a2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004294:	4b15      	ldr	r3, [pc, #84]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004298:	4a14      	ldr	r2, [pc, #80]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 800429a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800429e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80042a0:	e005      	b.n	80042ae <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80042a2:	4b12      	ldr	r3, [pc, #72]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80042a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a6:	4a11      	ldr	r2, [pc, #68]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80042a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80042ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80042ae:	4b0f      	ldr	r3, [pc, #60]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a0e      	ldr	r2, [pc, #56]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80042b4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80042b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042ba:	f7fc fffb 	bl	80012b4 <HAL_GetTick>
 80042be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80042c0:	e008      	b.n	80042d4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80042c2:	f7fc fff7 	bl	80012b4 <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d901      	bls.n	80042d4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80042d0:	2303      	movs	r3, #3
 80042d2:	e006      	b.n	80042e2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80042d4:	4b05      	ldr	r3, [pc, #20]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d0f0      	beq.n	80042c2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80042e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3710      	adds	r7, #16
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	58024400 	.word	0x58024400
 80042f0:	ffff0007 	.word	0xffff0007

080042f4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042fe:	2300      	movs	r3, #0
 8004300:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004302:	4b53      	ldr	r3, [pc, #332]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004306:	f003 0303 	and.w	r3, r3, #3
 800430a:	2b03      	cmp	r3, #3
 800430c:	d101      	bne.n	8004312 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e099      	b.n	8004446 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004312:	4b4f      	ldr	r3, [pc, #316]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a4e      	ldr	r2, [pc, #312]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004318:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800431c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800431e:	f7fc ffc9 	bl	80012b4 <HAL_GetTick>
 8004322:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004324:	e008      	b.n	8004338 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004326:	f7fc ffc5 	bl	80012b4 <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	2b02      	cmp	r3, #2
 8004332:	d901      	bls.n	8004338 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e086      	b.n	8004446 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004338:	4b45      	ldr	r3, [pc, #276]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1f0      	bne.n	8004326 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004344:	4b42      	ldr	r3, [pc, #264]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004348:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	051b      	lsls	r3, r3, #20
 8004352:	493f      	ldr	r1, [pc, #252]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004354:	4313      	orrs	r3, r2
 8004356:	628b      	str	r3, [r1, #40]	@ 0x28
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	3b01      	subs	r3, #1
 800435e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	3b01      	subs	r3, #1
 8004368:	025b      	lsls	r3, r3, #9
 800436a:	b29b      	uxth	r3, r3
 800436c:	431a      	orrs	r2, r3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	3b01      	subs	r3, #1
 8004374:	041b      	lsls	r3, r3, #16
 8004376:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800437a:	431a      	orrs	r2, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	3b01      	subs	r3, #1
 8004382:	061b      	lsls	r3, r3, #24
 8004384:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004388:	4931      	ldr	r1, [pc, #196]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 800438a:	4313      	orrs	r3, r2
 800438c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800438e:	4b30      	ldr	r3, [pc, #192]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004392:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	492d      	ldr	r1, [pc, #180]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 800439c:	4313      	orrs	r3, r2
 800439e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80043a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	4928      	ldr	r1, [pc, #160]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80043b2:	4b27      	ldr	r3, [pc, #156]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b6:	4a26      	ldr	r2, [pc, #152]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80043be:	4b24      	ldr	r3, [pc, #144]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043c2:	4b24      	ldr	r3, [pc, #144]	@ (8004454 <RCCEx_PLL3_Config+0x160>)
 80043c4:	4013      	ands	r3, r2
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	69d2      	ldr	r2, [r2, #28]
 80043ca:	00d2      	lsls	r2, r2, #3
 80043cc:	4920      	ldr	r1, [pc, #128]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80043d2:	4b1f      	ldr	r3, [pc, #124]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d6:	4a1e      	ldr	r2, [pc, #120]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d106      	bne.n	80043f2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80043e4:	4b1a      	ldr	r3, [pc, #104]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043e8:	4a19      	ldr	r2, [pc, #100]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043ea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80043ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80043f0:	e00f      	b.n	8004412 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d106      	bne.n	8004406 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80043f8:	4b15      	ldr	r3, [pc, #84]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043fc:	4a14      	ldr	r2, [pc, #80]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043fe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004402:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004404:	e005      	b.n	8004412 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004406:	4b12      	ldr	r3, [pc, #72]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800440a:	4a11      	ldr	r2, [pc, #68]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 800440c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004410:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004412:	4b0f      	ldr	r3, [pc, #60]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a0e      	ldr	r2, [pc, #56]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004418:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800441c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800441e:	f7fc ff49 	bl	80012b4 <HAL_GetTick>
 8004422:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004424:	e008      	b.n	8004438 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004426:	f7fc ff45 	bl	80012b4 <HAL_GetTick>
 800442a:	4602      	mov	r2, r0
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	2b02      	cmp	r3, #2
 8004432:	d901      	bls.n	8004438 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004434:	2303      	movs	r3, #3
 8004436:	e006      	b.n	8004446 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004438:	4b05      	ldr	r3, [pc, #20]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d0f0      	beq.n	8004426 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004444:	7bfb      	ldrb	r3, [r7, #15]
}
 8004446:	4618      	mov	r0, r3
 8004448:	3710      	adds	r7, #16
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	58024400 	.word	0x58024400
 8004454:	ffff0007 	.word	0xffff0007

08004458 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d101      	bne.n	800446a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e10f      	b.n	800468a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a87      	ldr	r2, [pc, #540]	@ (8004694 <HAL_SPI_Init+0x23c>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d00f      	beq.n	800449a <HAL_SPI_Init+0x42>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a86      	ldr	r2, [pc, #536]	@ (8004698 <HAL_SPI_Init+0x240>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d00a      	beq.n	800449a <HAL_SPI_Init+0x42>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a84      	ldr	r2, [pc, #528]	@ (800469c <HAL_SPI_Init+0x244>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d005      	beq.n	800449a <HAL_SPI_Init+0x42>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	2b0f      	cmp	r3, #15
 8004494:	d901      	bls.n	800449a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e0f7      	b.n	800468a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f000 f900 	bl	80046a0 <SPI_GetPacketSize>
 80044a0:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a7b      	ldr	r2, [pc, #492]	@ (8004694 <HAL_SPI_Init+0x23c>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d00c      	beq.n	80044c6 <HAL_SPI_Init+0x6e>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a79      	ldr	r2, [pc, #484]	@ (8004698 <HAL_SPI_Init+0x240>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d007      	beq.n	80044c6 <HAL_SPI_Init+0x6e>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a78      	ldr	r2, [pc, #480]	@ (800469c <HAL_SPI_Init+0x244>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d002      	beq.n	80044c6 <HAL_SPI_Init+0x6e>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2b08      	cmp	r3, #8
 80044c4:	d811      	bhi.n	80044ea <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80044ca:	4a72      	ldr	r2, [pc, #456]	@ (8004694 <HAL_SPI_Init+0x23c>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d009      	beq.n	80044e4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a70      	ldr	r2, [pc, #448]	@ (8004698 <HAL_SPI_Init+0x240>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d004      	beq.n	80044e4 <HAL_SPI_Init+0x8c>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a6f      	ldr	r2, [pc, #444]	@ (800469c <HAL_SPI_Init+0x244>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d104      	bne.n	80044ee <HAL_SPI_Init+0x96>
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2b10      	cmp	r3, #16
 80044e8:	d901      	bls.n	80044ee <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e0cd      	b.n	800468a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d106      	bne.n	8004508 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f7fc fba6 	bl	8000c54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2202      	movs	r2, #2
 800450c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f022 0201 	bic.w	r2, r2, #1
 800451e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800452a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004534:	d119      	bne.n	800456a <HAL_SPI_Init+0x112>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800453e:	d103      	bne.n	8004548 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004544:	2b00      	cmp	r3, #0
 8004546:	d008      	beq.n	800455a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800454c:	2b00      	cmp	r3, #0
 800454e:	d10c      	bne.n	800456a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004554:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004558:	d107      	bne.n	800456a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004568:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00f      	beq.n	8004596 <HAL_SPI_Init+0x13e>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	2b06      	cmp	r3, #6
 800457c:	d90b      	bls.n	8004596 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	430a      	orrs	r2, r1
 8004592:	601a      	str	r2, [r3, #0]
 8004594:	e007      	b.n	80045a6 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80045a4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	69da      	ldr	r2, [r3, #28]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ae:	431a      	orrs	r2, r3
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	431a      	orrs	r2, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045b8:	ea42 0103 	orr.w	r1, r2, r3
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	68da      	ldr	r2, [r3, #12]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	430a      	orrs	r2, r1
 80045c6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d0:	431a      	orrs	r2, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d6:	431a      	orrs	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	431a      	orrs	r2, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	431a      	orrs	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	695b      	ldr	r3, [r3, #20]
 80045e8:	431a      	orrs	r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a1b      	ldr	r3, [r3, #32]
 80045ee:	431a      	orrs	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	431a      	orrs	r2, r3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045fa:	431a      	orrs	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	431a      	orrs	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004606:	ea42 0103 	orr.w	r1, r2, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	430a      	orrs	r2, r1
 8004614:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d113      	bne.n	8004646 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004630:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004644:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 0201 	bic.w	r2, r2, #1
 8004654:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00a      	beq.n	8004678 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	40013000 	.word	0x40013000
 8004698:	40003800 	.word	0x40003800
 800469c:	40003c00 	.word	0x40003c00

080046a0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ac:	095b      	lsrs	r3, r3, #5
 80046ae:	3301      	adds	r3, #1
 80046b0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	3301      	adds	r3, #1
 80046b8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	3307      	adds	r3, #7
 80046be:	08db      	lsrs	r3, r3, #3
 80046c0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	fb02 f303 	mul.w	r3, r2, r3
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3714      	adds	r7, #20
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr

080046d6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046d6:	b580      	push	{r7, lr}
 80046d8:	b082      	sub	sp, #8
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d101      	bne.n	80046e8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e042      	b.n	800476e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d106      	bne.n	8004700 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7fc fb12 	bl	8000d24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2224      	movs	r2, #36	@ 0x24
 8004704:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f022 0201 	bic.w	r2, r2, #1
 8004716:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800471c:	2b00      	cmp	r3, #0
 800471e:	d002      	beq.n	8004726 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f000 ff23 	bl	800556c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f8b4 	bl	8004894 <UART_SetConfig>
 800472c:	4603      	mov	r3, r0
 800472e:	2b01      	cmp	r3, #1
 8004730:	d101      	bne.n	8004736 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e01b      	b.n	800476e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	685a      	ldr	r2, [r3, #4]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004744:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	689a      	ldr	r2, [r3, #8]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004754:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f042 0201 	orr.w	r2, r2, #1
 8004764:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 ffa2 	bl	80056b0 <UART_CheckIdleState>
 800476c:	4603      	mov	r3, r0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3708      	adds	r7, #8
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b08a      	sub	sp, #40	@ 0x28
 800477a:	af02      	add	r7, sp, #8
 800477c:	60f8      	str	r0, [r7, #12]
 800477e:	60b9      	str	r1, [r7, #8]
 8004780:	603b      	str	r3, [r7, #0]
 8004782:	4613      	mov	r3, r2
 8004784:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800478c:	2b20      	cmp	r3, #32
 800478e:	d17b      	bne.n	8004888 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d002      	beq.n	800479c <HAL_UART_Transmit+0x26>
 8004796:	88fb      	ldrh	r3, [r7, #6]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d101      	bne.n	80047a0 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e074      	b.n	800488a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2221      	movs	r2, #33	@ 0x21
 80047ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80047b0:	f7fc fd80 	bl	80012b4 <HAL_GetTick>
 80047b4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	88fa      	ldrh	r2, [r7, #6]
 80047ba:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	88fa      	ldrh	r2, [r7, #6]
 80047c2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047ce:	d108      	bne.n	80047e2 <HAL_UART_Transmit+0x6c>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d104      	bne.n	80047e2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80047d8:	2300      	movs	r3, #0
 80047da:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	61bb      	str	r3, [r7, #24]
 80047e0:	e003      	b.n	80047ea <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047e6:	2300      	movs	r3, #0
 80047e8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80047ea:	e030      	b.n	800484e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	9300      	str	r3, [sp, #0]
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	2200      	movs	r2, #0
 80047f4:	2180      	movs	r1, #128	@ 0x80
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f001 f804 	bl	8005804 <UART_WaitOnFlagUntilTimeout>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d005      	beq.n	800480e <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2220      	movs	r2, #32
 8004806:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	e03d      	b.n	800488a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10b      	bne.n	800482c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	881b      	ldrh	r3, [r3, #0]
 8004818:	461a      	mov	r2, r3
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004822:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	3302      	adds	r3, #2
 8004828:	61bb      	str	r3, [r7, #24]
 800482a:	e007      	b.n	800483c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800482c:	69fb      	ldr	r3, [r7, #28]
 800482e:	781a      	ldrb	r2, [r3, #0]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004836:	69fb      	ldr	r3, [r7, #28]
 8004838:	3301      	adds	r3, #1
 800483a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004842:	b29b      	uxth	r3, r3
 8004844:	3b01      	subs	r3, #1
 8004846:	b29a      	uxth	r2, r3
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004854:	b29b      	uxth	r3, r3
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1c8      	bne.n	80047ec <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	9300      	str	r3, [sp, #0]
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	2200      	movs	r2, #0
 8004862:	2140      	movs	r1, #64	@ 0x40
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f000 ffcd 	bl	8005804 <UART_WaitOnFlagUntilTimeout>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d005      	beq.n	800487c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2220      	movs	r2, #32
 8004874:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004878:	2303      	movs	r3, #3
 800487a:	e006      	b.n	800488a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2220      	movs	r2, #32
 8004880:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004884:	2300      	movs	r3, #0
 8004886:	e000      	b.n	800488a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004888:	2302      	movs	r3, #2
  }
}
 800488a:	4618      	mov	r0, r3
 800488c:	3720      	adds	r7, #32
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
	...

08004894 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004894:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004898:	b092      	sub	sp, #72	@ 0x48
 800489a:	af00      	add	r7, sp, #0
 800489c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800489e:	2300      	movs	r3, #0
 80048a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	689a      	ldr	r2, [r3, #8]
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	691b      	ldr	r3, [r3, #16]
 80048ac:	431a      	orrs	r2, r3
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	431a      	orrs	r2, r3
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	69db      	ldr	r3, [r3, #28]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	4bbe      	ldr	r3, [pc, #760]	@ (8004bbc <UART_SetConfig+0x328>)
 80048c4:	4013      	ands	r3, r2
 80048c6:	697a      	ldr	r2, [r7, #20]
 80048c8:	6812      	ldr	r2, [r2, #0]
 80048ca:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80048cc:	430b      	orrs	r3, r1
 80048ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	68da      	ldr	r2, [r3, #12]
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	430a      	orrs	r2, r1
 80048e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	699b      	ldr	r3, [r3, #24]
 80048ea:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4ab3      	ldr	r2, [pc, #716]	@ (8004bc0 <UART_SetConfig+0x32c>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d004      	beq.n	8004900 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	6a1b      	ldr	r3, [r3, #32]
 80048fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80048fc:	4313      	orrs	r3, r2
 80048fe:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689a      	ldr	r2, [r3, #8]
 8004906:	4baf      	ldr	r3, [pc, #700]	@ (8004bc4 <UART_SetConfig+0x330>)
 8004908:	4013      	ands	r3, r2
 800490a:	697a      	ldr	r2, [r7, #20]
 800490c:	6812      	ldr	r2, [r2, #0]
 800490e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004910:	430b      	orrs	r3, r1
 8004912:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800491a:	f023 010f 	bic.w	r1, r3, #15
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	430a      	orrs	r2, r1
 8004928:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4aa6      	ldr	r2, [pc, #664]	@ (8004bc8 <UART_SetConfig+0x334>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d177      	bne.n	8004a24 <UART_SetConfig+0x190>
 8004934:	4ba5      	ldr	r3, [pc, #660]	@ (8004bcc <UART_SetConfig+0x338>)
 8004936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004938:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800493c:	2b28      	cmp	r3, #40	@ 0x28
 800493e:	d86d      	bhi.n	8004a1c <UART_SetConfig+0x188>
 8004940:	a201      	add	r2, pc, #4	@ (adr r2, 8004948 <UART_SetConfig+0xb4>)
 8004942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004946:	bf00      	nop
 8004948:	080049ed 	.word	0x080049ed
 800494c:	08004a1d 	.word	0x08004a1d
 8004950:	08004a1d 	.word	0x08004a1d
 8004954:	08004a1d 	.word	0x08004a1d
 8004958:	08004a1d 	.word	0x08004a1d
 800495c:	08004a1d 	.word	0x08004a1d
 8004960:	08004a1d 	.word	0x08004a1d
 8004964:	08004a1d 	.word	0x08004a1d
 8004968:	080049f5 	.word	0x080049f5
 800496c:	08004a1d 	.word	0x08004a1d
 8004970:	08004a1d 	.word	0x08004a1d
 8004974:	08004a1d 	.word	0x08004a1d
 8004978:	08004a1d 	.word	0x08004a1d
 800497c:	08004a1d 	.word	0x08004a1d
 8004980:	08004a1d 	.word	0x08004a1d
 8004984:	08004a1d 	.word	0x08004a1d
 8004988:	080049fd 	.word	0x080049fd
 800498c:	08004a1d 	.word	0x08004a1d
 8004990:	08004a1d 	.word	0x08004a1d
 8004994:	08004a1d 	.word	0x08004a1d
 8004998:	08004a1d 	.word	0x08004a1d
 800499c:	08004a1d 	.word	0x08004a1d
 80049a0:	08004a1d 	.word	0x08004a1d
 80049a4:	08004a1d 	.word	0x08004a1d
 80049a8:	08004a05 	.word	0x08004a05
 80049ac:	08004a1d 	.word	0x08004a1d
 80049b0:	08004a1d 	.word	0x08004a1d
 80049b4:	08004a1d 	.word	0x08004a1d
 80049b8:	08004a1d 	.word	0x08004a1d
 80049bc:	08004a1d 	.word	0x08004a1d
 80049c0:	08004a1d 	.word	0x08004a1d
 80049c4:	08004a1d 	.word	0x08004a1d
 80049c8:	08004a0d 	.word	0x08004a0d
 80049cc:	08004a1d 	.word	0x08004a1d
 80049d0:	08004a1d 	.word	0x08004a1d
 80049d4:	08004a1d 	.word	0x08004a1d
 80049d8:	08004a1d 	.word	0x08004a1d
 80049dc:	08004a1d 	.word	0x08004a1d
 80049e0:	08004a1d 	.word	0x08004a1d
 80049e4:	08004a1d 	.word	0x08004a1d
 80049e8:	08004a15 	.word	0x08004a15
 80049ec:	2301      	movs	r3, #1
 80049ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049f2:	e326      	b.n	8005042 <UART_SetConfig+0x7ae>
 80049f4:	2304      	movs	r3, #4
 80049f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049fa:	e322      	b.n	8005042 <UART_SetConfig+0x7ae>
 80049fc:	2308      	movs	r3, #8
 80049fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a02:	e31e      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004a04:	2310      	movs	r3, #16
 8004a06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a0a:	e31a      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004a0c:	2320      	movs	r3, #32
 8004a0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a12:	e316      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004a14:	2340      	movs	r3, #64	@ 0x40
 8004a16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a1a:	e312      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004a1c:	2380      	movs	r3, #128	@ 0x80
 8004a1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a22:	e30e      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a69      	ldr	r2, [pc, #420]	@ (8004bd0 <UART_SetConfig+0x33c>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d130      	bne.n	8004a90 <UART_SetConfig+0x1fc>
 8004a2e:	4b67      	ldr	r3, [pc, #412]	@ (8004bcc <UART_SetConfig+0x338>)
 8004a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a32:	f003 0307 	and.w	r3, r3, #7
 8004a36:	2b05      	cmp	r3, #5
 8004a38:	d826      	bhi.n	8004a88 <UART_SetConfig+0x1f4>
 8004a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8004a40 <UART_SetConfig+0x1ac>)
 8004a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a40:	08004a59 	.word	0x08004a59
 8004a44:	08004a61 	.word	0x08004a61
 8004a48:	08004a69 	.word	0x08004a69
 8004a4c:	08004a71 	.word	0x08004a71
 8004a50:	08004a79 	.word	0x08004a79
 8004a54:	08004a81 	.word	0x08004a81
 8004a58:	2300      	movs	r3, #0
 8004a5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a5e:	e2f0      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004a60:	2304      	movs	r3, #4
 8004a62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a66:	e2ec      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004a68:	2308      	movs	r3, #8
 8004a6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a6e:	e2e8      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004a70:	2310      	movs	r3, #16
 8004a72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a76:	e2e4      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004a78:	2320      	movs	r3, #32
 8004a7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a7e:	e2e0      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004a80:	2340      	movs	r3, #64	@ 0x40
 8004a82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a86:	e2dc      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004a88:	2380      	movs	r3, #128	@ 0x80
 8004a8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a8e:	e2d8      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a4f      	ldr	r2, [pc, #316]	@ (8004bd4 <UART_SetConfig+0x340>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d130      	bne.n	8004afc <UART_SetConfig+0x268>
 8004a9a:	4b4c      	ldr	r3, [pc, #304]	@ (8004bcc <UART_SetConfig+0x338>)
 8004a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a9e:	f003 0307 	and.w	r3, r3, #7
 8004aa2:	2b05      	cmp	r3, #5
 8004aa4:	d826      	bhi.n	8004af4 <UART_SetConfig+0x260>
 8004aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8004aac <UART_SetConfig+0x218>)
 8004aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aac:	08004ac5 	.word	0x08004ac5
 8004ab0:	08004acd 	.word	0x08004acd
 8004ab4:	08004ad5 	.word	0x08004ad5
 8004ab8:	08004add 	.word	0x08004add
 8004abc:	08004ae5 	.word	0x08004ae5
 8004ac0:	08004aed 	.word	0x08004aed
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004aca:	e2ba      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004acc:	2304      	movs	r3, #4
 8004ace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ad2:	e2b6      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004ad4:	2308      	movs	r3, #8
 8004ad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ada:	e2b2      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004adc:	2310      	movs	r3, #16
 8004ade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ae2:	e2ae      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004ae4:	2320      	movs	r3, #32
 8004ae6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004aea:	e2aa      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004aec:	2340      	movs	r3, #64	@ 0x40
 8004aee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004af2:	e2a6      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004af4:	2380      	movs	r3, #128	@ 0x80
 8004af6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004afa:	e2a2      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a35      	ldr	r2, [pc, #212]	@ (8004bd8 <UART_SetConfig+0x344>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d130      	bne.n	8004b68 <UART_SetConfig+0x2d4>
 8004b06:	4b31      	ldr	r3, [pc, #196]	@ (8004bcc <UART_SetConfig+0x338>)
 8004b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b0a:	f003 0307 	and.w	r3, r3, #7
 8004b0e:	2b05      	cmp	r3, #5
 8004b10:	d826      	bhi.n	8004b60 <UART_SetConfig+0x2cc>
 8004b12:	a201      	add	r2, pc, #4	@ (adr r2, 8004b18 <UART_SetConfig+0x284>)
 8004b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b18:	08004b31 	.word	0x08004b31
 8004b1c:	08004b39 	.word	0x08004b39
 8004b20:	08004b41 	.word	0x08004b41
 8004b24:	08004b49 	.word	0x08004b49
 8004b28:	08004b51 	.word	0x08004b51
 8004b2c:	08004b59 	.word	0x08004b59
 8004b30:	2300      	movs	r3, #0
 8004b32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b36:	e284      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004b38:	2304      	movs	r3, #4
 8004b3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b3e:	e280      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004b40:	2308      	movs	r3, #8
 8004b42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b46:	e27c      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004b48:	2310      	movs	r3, #16
 8004b4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b4e:	e278      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004b50:	2320      	movs	r3, #32
 8004b52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b56:	e274      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004b58:	2340      	movs	r3, #64	@ 0x40
 8004b5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b5e:	e270      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004b60:	2380      	movs	r3, #128	@ 0x80
 8004b62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b66:	e26c      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a1b      	ldr	r2, [pc, #108]	@ (8004bdc <UART_SetConfig+0x348>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d142      	bne.n	8004bf8 <UART_SetConfig+0x364>
 8004b72:	4b16      	ldr	r3, [pc, #88]	@ (8004bcc <UART_SetConfig+0x338>)
 8004b74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b76:	f003 0307 	and.w	r3, r3, #7
 8004b7a:	2b05      	cmp	r3, #5
 8004b7c:	d838      	bhi.n	8004bf0 <UART_SetConfig+0x35c>
 8004b7e:	a201      	add	r2, pc, #4	@ (adr r2, 8004b84 <UART_SetConfig+0x2f0>)
 8004b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b84:	08004b9d 	.word	0x08004b9d
 8004b88:	08004ba5 	.word	0x08004ba5
 8004b8c:	08004bad 	.word	0x08004bad
 8004b90:	08004bb5 	.word	0x08004bb5
 8004b94:	08004be1 	.word	0x08004be1
 8004b98:	08004be9 	.word	0x08004be9
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ba2:	e24e      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004ba4:	2304      	movs	r3, #4
 8004ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004baa:	e24a      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004bac:	2308      	movs	r3, #8
 8004bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bb2:	e246      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004bb4:	2310      	movs	r3, #16
 8004bb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bba:	e242      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004bbc:	cfff69f3 	.word	0xcfff69f3
 8004bc0:	58000c00 	.word	0x58000c00
 8004bc4:	11fff4ff 	.word	0x11fff4ff
 8004bc8:	40011000 	.word	0x40011000
 8004bcc:	58024400 	.word	0x58024400
 8004bd0:	40004400 	.word	0x40004400
 8004bd4:	40004800 	.word	0x40004800
 8004bd8:	40004c00 	.word	0x40004c00
 8004bdc:	40005000 	.word	0x40005000
 8004be0:	2320      	movs	r3, #32
 8004be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004be6:	e22c      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004be8:	2340      	movs	r3, #64	@ 0x40
 8004bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bee:	e228      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004bf0:	2380      	movs	r3, #128	@ 0x80
 8004bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bf6:	e224      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4ab1      	ldr	r2, [pc, #708]	@ (8004ec4 <UART_SetConfig+0x630>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d176      	bne.n	8004cf0 <UART_SetConfig+0x45c>
 8004c02:	4bb1      	ldr	r3, [pc, #708]	@ (8004ec8 <UART_SetConfig+0x634>)
 8004c04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004c0a:	2b28      	cmp	r3, #40	@ 0x28
 8004c0c:	d86c      	bhi.n	8004ce8 <UART_SetConfig+0x454>
 8004c0e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c14 <UART_SetConfig+0x380>)
 8004c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c14:	08004cb9 	.word	0x08004cb9
 8004c18:	08004ce9 	.word	0x08004ce9
 8004c1c:	08004ce9 	.word	0x08004ce9
 8004c20:	08004ce9 	.word	0x08004ce9
 8004c24:	08004ce9 	.word	0x08004ce9
 8004c28:	08004ce9 	.word	0x08004ce9
 8004c2c:	08004ce9 	.word	0x08004ce9
 8004c30:	08004ce9 	.word	0x08004ce9
 8004c34:	08004cc1 	.word	0x08004cc1
 8004c38:	08004ce9 	.word	0x08004ce9
 8004c3c:	08004ce9 	.word	0x08004ce9
 8004c40:	08004ce9 	.word	0x08004ce9
 8004c44:	08004ce9 	.word	0x08004ce9
 8004c48:	08004ce9 	.word	0x08004ce9
 8004c4c:	08004ce9 	.word	0x08004ce9
 8004c50:	08004ce9 	.word	0x08004ce9
 8004c54:	08004cc9 	.word	0x08004cc9
 8004c58:	08004ce9 	.word	0x08004ce9
 8004c5c:	08004ce9 	.word	0x08004ce9
 8004c60:	08004ce9 	.word	0x08004ce9
 8004c64:	08004ce9 	.word	0x08004ce9
 8004c68:	08004ce9 	.word	0x08004ce9
 8004c6c:	08004ce9 	.word	0x08004ce9
 8004c70:	08004ce9 	.word	0x08004ce9
 8004c74:	08004cd1 	.word	0x08004cd1
 8004c78:	08004ce9 	.word	0x08004ce9
 8004c7c:	08004ce9 	.word	0x08004ce9
 8004c80:	08004ce9 	.word	0x08004ce9
 8004c84:	08004ce9 	.word	0x08004ce9
 8004c88:	08004ce9 	.word	0x08004ce9
 8004c8c:	08004ce9 	.word	0x08004ce9
 8004c90:	08004ce9 	.word	0x08004ce9
 8004c94:	08004cd9 	.word	0x08004cd9
 8004c98:	08004ce9 	.word	0x08004ce9
 8004c9c:	08004ce9 	.word	0x08004ce9
 8004ca0:	08004ce9 	.word	0x08004ce9
 8004ca4:	08004ce9 	.word	0x08004ce9
 8004ca8:	08004ce9 	.word	0x08004ce9
 8004cac:	08004ce9 	.word	0x08004ce9
 8004cb0:	08004ce9 	.word	0x08004ce9
 8004cb4:	08004ce1 	.word	0x08004ce1
 8004cb8:	2301      	movs	r3, #1
 8004cba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cbe:	e1c0      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004cc0:	2304      	movs	r3, #4
 8004cc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cc6:	e1bc      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004cc8:	2308      	movs	r3, #8
 8004cca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cce:	e1b8      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004cd0:	2310      	movs	r3, #16
 8004cd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cd6:	e1b4      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004cd8:	2320      	movs	r3, #32
 8004cda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cde:	e1b0      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004ce0:	2340      	movs	r3, #64	@ 0x40
 8004ce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ce6:	e1ac      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004ce8:	2380      	movs	r3, #128	@ 0x80
 8004cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cee:	e1a8      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a75      	ldr	r2, [pc, #468]	@ (8004ecc <UART_SetConfig+0x638>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d130      	bne.n	8004d5c <UART_SetConfig+0x4c8>
 8004cfa:	4b73      	ldr	r3, [pc, #460]	@ (8004ec8 <UART_SetConfig+0x634>)
 8004cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cfe:	f003 0307 	and.w	r3, r3, #7
 8004d02:	2b05      	cmp	r3, #5
 8004d04:	d826      	bhi.n	8004d54 <UART_SetConfig+0x4c0>
 8004d06:	a201      	add	r2, pc, #4	@ (adr r2, 8004d0c <UART_SetConfig+0x478>)
 8004d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d0c:	08004d25 	.word	0x08004d25
 8004d10:	08004d2d 	.word	0x08004d2d
 8004d14:	08004d35 	.word	0x08004d35
 8004d18:	08004d3d 	.word	0x08004d3d
 8004d1c:	08004d45 	.word	0x08004d45
 8004d20:	08004d4d 	.word	0x08004d4d
 8004d24:	2300      	movs	r3, #0
 8004d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d2a:	e18a      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004d2c:	2304      	movs	r3, #4
 8004d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d32:	e186      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004d34:	2308      	movs	r3, #8
 8004d36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d3a:	e182      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004d3c:	2310      	movs	r3, #16
 8004d3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d42:	e17e      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004d44:	2320      	movs	r3, #32
 8004d46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d4a:	e17a      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004d4c:	2340      	movs	r3, #64	@ 0x40
 8004d4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d52:	e176      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004d54:	2380      	movs	r3, #128	@ 0x80
 8004d56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d5a:	e172      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a5b      	ldr	r2, [pc, #364]	@ (8004ed0 <UART_SetConfig+0x63c>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d130      	bne.n	8004dc8 <UART_SetConfig+0x534>
 8004d66:	4b58      	ldr	r3, [pc, #352]	@ (8004ec8 <UART_SetConfig+0x634>)
 8004d68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d6a:	f003 0307 	and.w	r3, r3, #7
 8004d6e:	2b05      	cmp	r3, #5
 8004d70:	d826      	bhi.n	8004dc0 <UART_SetConfig+0x52c>
 8004d72:	a201      	add	r2, pc, #4	@ (adr r2, 8004d78 <UART_SetConfig+0x4e4>)
 8004d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d78:	08004d91 	.word	0x08004d91
 8004d7c:	08004d99 	.word	0x08004d99
 8004d80:	08004da1 	.word	0x08004da1
 8004d84:	08004da9 	.word	0x08004da9
 8004d88:	08004db1 	.word	0x08004db1
 8004d8c:	08004db9 	.word	0x08004db9
 8004d90:	2300      	movs	r3, #0
 8004d92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d96:	e154      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004d98:	2304      	movs	r3, #4
 8004d9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d9e:	e150      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004da0:	2308      	movs	r3, #8
 8004da2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004da6:	e14c      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004da8:	2310      	movs	r3, #16
 8004daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dae:	e148      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004db0:	2320      	movs	r3, #32
 8004db2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004db6:	e144      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004db8:	2340      	movs	r3, #64	@ 0x40
 8004dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dbe:	e140      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004dc0:	2380      	movs	r3, #128	@ 0x80
 8004dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dc6:	e13c      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a41      	ldr	r2, [pc, #260]	@ (8004ed4 <UART_SetConfig+0x640>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	f040 8082 	bne.w	8004ed8 <UART_SetConfig+0x644>
 8004dd4:	4b3c      	ldr	r3, [pc, #240]	@ (8004ec8 <UART_SetConfig+0x634>)
 8004dd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dd8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ddc:	2b28      	cmp	r3, #40	@ 0x28
 8004dde:	d86d      	bhi.n	8004ebc <UART_SetConfig+0x628>
 8004de0:	a201      	add	r2, pc, #4	@ (adr r2, 8004de8 <UART_SetConfig+0x554>)
 8004de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de6:	bf00      	nop
 8004de8:	08004e8d 	.word	0x08004e8d
 8004dec:	08004ebd 	.word	0x08004ebd
 8004df0:	08004ebd 	.word	0x08004ebd
 8004df4:	08004ebd 	.word	0x08004ebd
 8004df8:	08004ebd 	.word	0x08004ebd
 8004dfc:	08004ebd 	.word	0x08004ebd
 8004e00:	08004ebd 	.word	0x08004ebd
 8004e04:	08004ebd 	.word	0x08004ebd
 8004e08:	08004e95 	.word	0x08004e95
 8004e0c:	08004ebd 	.word	0x08004ebd
 8004e10:	08004ebd 	.word	0x08004ebd
 8004e14:	08004ebd 	.word	0x08004ebd
 8004e18:	08004ebd 	.word	0x08004ebd
 8004e1c:	08004ebd 	.word	0x08004ebd
 8004e20:	08004ebd 	.word	0x08004ebd
 8004e24:	08004ebd 	.word	0x08004ebd
 8004e28:	08004e9d 	.word	0x08004e9d
 8004e2c:	08004ebd 	.word	0x08004ebd
 8004e30:	08004ebd 	.word	0x08004ebd
 8004e34:	08004ebd 	.word	0x08004ebd
 8004e38:	08004ebd 	.word	0x08004ebd
 8004e3c:	08004ebd 	.word	0x08004ebd
 8004e40:	08004ebd 	.word	0x08004ebd
 8004e44:	08004ebd 	.word	0x08004ebd
 8004e48:	08004ea5 	.word	0x08004ea5
 8004e4c:	08004ebd 	.word	0x08004ebd
 8004e50:	08004ebd 	.word	0x08004ebd
 8004e54:	08004ebd 	.word	0x08004ebd
 8004e58:	08004ebd 	.word	0x08004ebd
 8004e5c:	08004ebd 	.word	0x08004ebd
 8004e60:	08004ebd 	.word	0x08004ebd
 8004e64:	08004ebd 	.word	0x08004ebd
 8004e68:	08004ead 	.word	0x08004ead
 8004e6c:	08004ebd 	.word	0x08004ebd
 8004e70:	08004ebd 	.word	0x08004ebd
 8004e74:	08004ebd 	.word	0x08004ebd
 8004e78:	08004ebd 	.word	0x08004ebd
 8004e7c:	08004ebd 	.word	0x08004ebd
 8004e80:	08004ebd 	.word	0x08004ebd
 8004e84:	08004ebd 	.word	0x08004ebd
 8004e88:	08004eb5 	.word	0x08004eb5
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e92:	e0d6      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004e94:	2304      	movs	r3, #4
 8004e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e9a:	e0d2      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004e9c:	2308      	movs	r3, #8
 8004e9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ea2:	e0ce      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004ea4:	2310      	movs	r3, #16
 8004ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eaa:	e0ca      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004eac:	2320      	movs	r3, #32
 8004eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eb2:	e0c6      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004eb4:	2340      	movs	r3, #64	@ 0x40
 8004eb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eba:	e0c2      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004ebc:	2380      	movs	r3, #128	@ 0x80
 8004ebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ec2:	e0be      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004ec4:	40011400 	.word	0x40011400
 8004ec8:	58024400 	.word	0x58024400
 8004ecc:	40007800 	.word	0x40007800
 8004ed0:	40007c00 	.word	0x40007c00
 8004ed4:	40011800 	.word	0x40011800
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4aad      	ldr	r2, [pc, #692]	@ (8005194 <UART_SetConfig+0x900>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d176      	bne.n	8004fd0 <UART_SetConfig+0x73c>
 8004ee2:	4bad      	ldr	r3, [pc, #692]	@ (8005198 <UART_SetConfig+0x904>)
 8004ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ee6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004eea:	2b28      	cmp	r3, #40	@ 0x28
 8004eec:	d86c      	bhi.n	8004fc8 <UART_SetConfig+0x734>
 8004eee:	a201      	add	r2, pc, #4	@ (adr r2, 8004ef4 <UART_SetConfig+0x660>)
 8004ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef4:	08004f99 	.word	0x08004f99
 8004ef8:	08004fc9 	.word	0x08004fc9
 8004efc:	08004fc9 	.word	0x08004fc9
 8004f00:	08004fc9 	.word	0x08004fc9
 8004f04:	08004fc9 	.word	0x08004fc9
 8004f08:	08004fc9 	.word	0x08004fc9
 8004f0c:	08004fc9 	.word	0x08004fc9
 8004f10:	08004fc9 	.word	0x08004fc9
 8004f14:	08004fa1 	.word	0x08004fa1
 8004f18:	08004fc9 	.word	0x08004fc9
 8004f1c:	08004fc9 	.word	0x08004fc9
 8004f20:	08004fc9 	.word	0x08004fc9
 8004f24:	08004fc9 	.word	0x08004fc9
 8004f28:	08004fc9 	.word	0x08004fc9
 8004f2c:	08004fc9 	.word	0x08004fc9
 8004f30:	08004fc9 	.word	0x08004fc9
 8004f34:	08004fa9 	.word	0x08004fa9
 8004f38:	08004fc9 	.word	0x08004fc9
 8004f3c:	08004fc9 	.word	0x08004fc9
 8004f40:	08004fc9 	.word	0x08004fc9
 8004f44:	08004fc9 	.word	0x08004fc9
 8004f48:	08004fc9 	.word	0x08004fc9
 8004f4c:	08004fc9 	.word	0x08004fc9
 8004f50:	08004fc9 	.word	0x08004fc9
 8004f54:	08004fb1 	.word	0x08004fb1
 8004f58:	08004fc9 	.word	0x08004fc9
 8004f5c:	08004fc9 	.word	0x08004fc9
 8004f60:	08004fc9 	.word	0x08004fc9
 8004f64:	08004fc9 	.word	0x08004fc9
 8004f68:	08004fc9 	.word	0x08004fc9
 8004f6c:	08004fc9 	.word	0x08004fc9
 8004f70:	08004fc9 	.word	0x08004fc9
 8004f74:	08004fb9 	.word	0x08004fb9
 8004f78:	08004fc9 	.word	0x08004fc9
 8004f7c:	08004fc9 	.word	0x08004fc9
 8004f80:	08004fc9 	.word	0x08004fc9
 8004f84:	08004fc9 	.word	0x08004fc9
 8004f88:	08004fc9 	.word	0x08004fc9
 8004f8c:	08004fc9 	.word	0x08004fc9
 8004f90:	08004fc9 	.word	0x08004fc9
 8004f94:	08004fc1 	.word	0x08004fc1
 8004f98:	2301      	movs	r3, #1
 8004f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f9e:	e050      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004fa0:	2304      	movs	r3, #4
 8004fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fa6:	e04c      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004fa8:	2308      	movs	r3, #8
 8004faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fae:	e048      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004fb0:	2310      	movs	r3, #16
 8004fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fb6:	e044      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004fb8:	2320      	movs	r3, #32
 8004fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fbe:	e040      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004fc0:	2340      	movs	r3, #64	@ 0x40
 8004fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fc6:	e03c      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004fc8:	2380      	movs	r3, #128	@ 0x80
 8004fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fce:	e038      	b.n	8005042 <UART_SetConfig+0x7ae>
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a71      	ldr	r2, [pc, #452]	@ (800519c <UART_SetConfig+0x908>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d130      	bne.n	800503c <UART_SetConfig+0x7a8>
 8004fda:	4b6f      	ldr	r3, [pc, #444]	@ (8005198 <UART_SetConfig+0x904>)
 8004fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fde:	f003 0307 	and.w	r3, r3, #7
 8004fe2:	2b05      	cmp	r3, #5
 8004fe4:	d826      	bhi.n	8005034 <UART_SetConfig+0x7a0>
 8004fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8004fec <UART_SetConfig+0x758>)
 8004fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fec:	08005005 	.word	0x08005005
 8004ff0:	0800500d 	.word	0x0800500d
 8004ff4:	08005015 	.word	0x08005015
 8004ff8:	0800501d 	.word	0x0800501d
 8004ffc:	08005025 	.word	0x08005025
 8005000:	0800502d 	.word	0x0800502d
 8005004:	2302      	movs	r3, #2
 8005006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800500a:	e01a      	b.n	8005042 <UART_SetConfig+0x7ae>
 800500c:	2304      	movs	r3, #4
 800500e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005012:	e016      	b.n	8005042 <UART_SetConfig+0x7ae>
 8005014:	2308      	movs	r3, #8
 8005016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800501a:	e012      	b.n	8005042 <UART_SetConfig+0x7ae>
 800501c:	2310      	movs	r3, #16
 800501e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005022:	e00e      	b.n	8005042 <UART_SetConfig+0x7ae>
 8005024:	2320      	movs	r3, #32
 8005026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800502a:	e00a      	b.n	8005042 <UART_SetConfig+0x7ae>
 800502c:	2340      	movs	r3, #64	@ 0x40
 800502e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005032:	e006      	b.n	8005042 <UART_SetConfig+0x7ae>
 8005034:	2380      	movs	r3, #128	@ 0x80
 8005036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800503a:	e002      	b.n	8005042 <UART_SetConfig+0x7ae>
 800503c:	2380      	movs	r3, #128	@ 0x80
 800503e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a55      	ldr	r2, [pc, #340]	@ (800519c <UART_SetConfig+0x908>)
 8005048:	4293      	cmp	r3, r2
 800504a:	f040 80f8 	bne.w	800523e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800504e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005052:	2b20      	cmp	r3, #32
 8005054:	dc46      	bgt.n	80050e4 <UART_SetConfig+0x850>
 8005056:	2b02      	cmp	r3, #2
 8005058:	db75      	blt.n	8005146 <UART_SetConfig+0x8b2>
 800505a:	3b02      	subs	r3, #2
 800505c:	2b1e      	cmp	r3, #30
 800505e:	d872      	bhi.n	8005146 <UART_SetConfig+0x8b2>
 8005060:	a201      	add	r2, pc, #4	@ (adr r2, 8005068 <UART_SetConfig+0x7d4>)
 8005062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005066:	bf00      	nop
 8005068:	080050eb 	.word	0x080050eb
 800506c:	08005147 	.word	0x08005147
 8005070:	080050f3 	.word	0x080050f3
 8005074:	08005147 	.word	0x08005147
 8005078:	08005147 	.word	0x08005147
 800507c:	08005147 	.word	0x08005147
 8005080:	08005103 	.word	0x08005103
 8005084:	08005147 	.word	0x08005147
 8005088:	08005147 	.word	0x08005147
 800508c:	08005147 	.word	0x08005147
 8005090:	08005147 	.word	0x08005147
 8005094:	08005147 	.word	0x08005147
 8005098:	08005147 	.word	0x08005147
 800509c:	08005147 	.word	0x08005147
 80050a0:	08005113 	.word	0x08005113
 80050a4:	08005147 	.word	0x08005147
 80050a8:	08005147 	.word	0x08005147
 80050ac:	08005147 	.word	0x08005147
 80050b0:	08005147 	.word	0x08005147
 80050b4:	08005147 	.word	0x08005147
 80050b8:	08005147 	.word	0x08005147
 80050bc:	08005147 	.word	0x08005147
 80050c0:	08005147 	.word	0x08005147
 80050c4:	08005147 	.word	0x08005147
 80050c8:	08005147 	.word	0x08005147
 80050cc:	08005147 	.word	0x08005147
 80050d0:	08005147 	.word	0x08005147
 80050d4:	08005147 	.word	0x08005147
 80050d8:	08005147 	.word	0x08005147
 80050dc:	08005147 	.word	0x08005147
 80050e0:	08005139 	.word	0x08005139
 80050e4:	2b40      	cmp	r3, #64	@ 0x40
 80050e6:	d02a      	beq.n	800513e <UART_SetConfig+0x8aa>
 80050e8:	e02d      	b.n	8005146 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80050ea:	f7fe fd93 	bl	8003c14 <HAL_RCCEx_GetD3PCLK1Freq>
 80050ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80050f0:	e02f      	b.n	8005152 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80050f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80050f6:	4618      	mov	r0, r3
 80050f8:	f7fe fda2 	bl	8003c40 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80050fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005100:	e027      	b.n	8005152 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005102:	f107 0318 	add.w	r3, r7, #24
 8005106:	4618      	mov	r0, r3
 8005108:	f7fe feee 	bl	8003ee8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005110:	e01f      	b.n	8005152 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005112:	4b21      	ldr	r3, [pc, #132]	@ (8005198 <UART_SetConfig+0x904>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 0320 	and.w	r3, r3, #32
 800511a:	2b00      	cmp	r3, #0
 800511c:	d009      	beq.n	8005132 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800511e:	4b1e      	ldr	r3, [pc, #120]	@ (8005198 <UART_SetConfig+0x904>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	08db      	lsrs	r3, r3, #3
 8005124:	f003 0303 	and.w	r3, r3, #3
 8005128:	4a1d      	ldr	r2, [pc, #116]	@ (80051a0 <UART_SetConfig+0x90c>)
 800512a:	fa22 f303 	lsr.w	r3, r2, r3
 800512e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005130:	e00f      	b.n	8005152 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005132:	4b1b      	ldr	r3, [pc, #108]	@ (80051a0 <UART_SetConfig+0x90c>)
 8005134:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005136:	e00c      	b.n	8005152 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005138:	4b1a      	ldr	r3, [pc, #104]	@ (80051a4 <UART_SetConfig+0x910>)
 800513a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800513c:	e009      	b.n	8005152 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800513e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005142:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005144:	e005      	b.n	8005152 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005146:	2300      	movs	r3, #0
 8005148:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005150:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005152:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005154:	2b00      	cmp	r3, #0
 8005156:	f000 81ee 	beq.w	8005536 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515e:	4a12      	ldr	r2, [pc, #72]	@ (80051a8 <UART_SetConfig+0x914>)
 8005160:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005164:	461a      	mov	r2, r3
 8005166:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005168:	fbb3 f3f2 	udiv	r3, r3, r2
 800516c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	685a      	ldr	r2, [r3, #4]
 8005172:	4613      	mov	r3, r2
 8005174:	005b      	lsls	r3, r3, #1
 8005176:	4413      	add	r3, r2
 8005178:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800517a:	429a      	cmp	r2, r3
 800517c:	d305      	bcc.n	800518a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005184:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005186:	429a      	cmp	r2, r3
 8005188:	d910      	bls.n	80051ac <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005190:	e1d1      	b.n	8005536 <UART_SetConfig+0xca2>
 8005192:	bf00      	nop
 8005194:	40011c00 	.word	0x40011c00
 8005198:	58024400 	.word	0x58024400
 800519c:	58000c00 	.word	0x58000c00
 80051a0:	03d09000 	.word	0x03d09000
 80051a4:	003d0900 	.word	0x003d0900
 80051a8:	080084b4 	.word	0x080084b4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051ae:	2200      	movs	r2, #0
 80051b0:	60bb      	str	r3, [r7, #8]
 80051b2:	60fa      	str	r2, [r7, #12]
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b8:	4ac0      	ldr	r2, [pc, #768]	@ (80054bc <UART_SetConfig+0xc28>)
 80051ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051be:	b29b      	uxth	r3, r3
 80051c0:	2200      	movs	r2, #0
 80051c2:	603b      	str	r3, [r7, #0]
 80051c4:	607a      	str	r2, [r7, #4]
 80051c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80051ce:	f7fb f8f7 	bl	80003c0 <__aeabi_uldivmod>
 80051d2:	4602      	mov	r2, r0
 80051d4:	460b      	mov	r3, r1
 80051d6:	4610      	mov	r0, r2
 80051d8:	4619      	mov	r1, r3
 80051da:	f04f 0200 	mov.w	r2, #0
 80051de:	f04f 0300 	mov.w	r3, #0
 80051e2:	020b      	lsls	r3, r1, #8
 80051e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80051e8:	0202      	lsls	r2, r0, #8
 80051ea:	6979      	ldr	r1, [r7, #20]
 80051ec:	6849      	ldr	r1, [r1, #4]
 80051ee:	0849      	lsrs	r1, r1, #1
 80051f0:	2000      	movs	r0, #0
 80051f2:	460c      	mov	r4, r1
 80051f4:	4605      	mov	r5, r0
 80051f6:	eb12 0804 	adds.w	r8, r2, r4
 80051fa:	eb43 0905 	adc.w	r9, r3, r5
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	469a      	mov	sl, r3
 8005206:	4693      	mov	fp, r2
 8005208:	4652      	mov	r2, sl
 800520a:	465b      	mov	r3, fp
 800520c:	4640      	mov	r0, r8
 800520e:	4649      	mov	r1, r9
 8005210:	f7fb f8d6 	bl	80003c0 <__aeabi_uldivmod>
 8005214:	4602      	mov	r2, r0
 8005216:	460b      	mov	r3, r1
 8005218:	4613      	mov	r3, r2
 800521a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800521c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800521e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005222:	d308      	bcc.n	8005236 <UART_SetConfig+0x9a2>
 8005224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005226:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800522a:	d204      	bcs.n	8005236 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005232:	60da      	str	r2, [r3, #12]
 8005234:	e17f      	b.n	8005536 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800523c:	e17b      	b.n	8005536 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	69db      	ldr	r3, [r3, #28]
 8005242:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005246:	f040 80bd 	bne.w	80053c4 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800524a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800524e:	2b20      	cmp	r3, #32
 8005250:	dc48      	bgt.n	80052e4 <UART_SetConfig+0xa50>
 8005252:	2b00      	cmp	r3, #0
 8005254:	db7b      	blt.n	800534e <UART_SetConfig+0xaba>
 8005256:	2b20      	cmp	r3, #32
 8005258:	d879      	bhi.n	800534e <UART_SetConfig+0xaba>
 800525a:	a201      	add	r2, pc, #4	@ (adr r2, 8005260 <UART_SetConfig+0x9cc>)
 800525c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005260:	080052eb 	.word	0x080052eb
 8005264:	080052f3 	.word	0x080052f3
 8005268:	0800534f 	.word	0x0800534f
 800526c:	0800534f 	.word	0x0800534f
 8005270:	080052fb 	.word	0x080052fb
 8005274:	0800534f 	.word	0x0800534f
 8005278:	0800534f 	.word	0x0800534f
 800527c:	0800534f 	.word	0x0800534f
 8005280:	0800530b 	.word	0x0800530b
 8005284:	0800534f 	.word	0x0800534f
 8005288:	0800534f 	.word	0x0800534f
 800528c:	0800534f 	.word	0x0800534f
 8005290:	0800534f 	.word	0x0800534f
 8005294:	0800534f 	.word	0x0800534f
 8005298:	0800534f 	.word	0x0800534f
 800529c:	0800534f 	.word	0x0800534f
 80052a0:	0800531b 	.word	0x0800531b
 80052a4:	0800534f 	.word	0x0800534f
 80052a8:	0800534f 	.word	0x0800534f
 80052ac:	0800534f 	.word	0x0800534f
 80052b0:	0800534f 	.word	0x0800534f
 80052b4:	0800534f 	.word	0x0800534f
 80052b8:	0800534f 	.word	0x0800534f
 80052bc:	0800534f 	.word	0x0800534f
 80052c0:	0800534f 	.word	0x0800534f
 80052c4:	0800534f 	.word	0x0800534f
 80052c8:	0800534f 	.word	0x0800534f
 80052cc:	0800534f 	.word	0x0800534f
 80052d0:	0800534f 	.word	0x0800534f
 80052d4:	0800534f 	.word	0x0800534f
 80052d8:	0800534f 	.word	0x0800534f
 80052dc:	0800534f 	.word	0x0800534f
 80052e0:	08005341 	.word	0x08005341
 80052e4:	2b40      	cmp	r3, #64	@ 0x40
 80052e6:	d02e      	beq.n	8005346 <UART_SetConfig+0xab2>
 80052e8:	e031      	b.n	800534e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052ea:	f7fd fac7 	bl	800287c <HAL_RCC_GetPCLK1Freq>
 80052ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80052f0:	e033      	b.n	800535a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052f2:	f7fd fad9 	bl	80028a8 <HAL_RCC_GetPCLK2Freq>
 80052f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80052f8:	e02f      	b.n	800535a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80052fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80052fe:	4618      	mov	r0, r3
 8005300:	f7fe fc9e 	bl	8003c40 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005308:	e027      	b.n	800535a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800530a:	f107 0318 	add.w	r3, r7, #24
 800530e:	4618      	mov	r0, r3
 8005310:	f7fe fdea 	bl	8003ee8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005314:	69fb      	ldr	r3, [r7, #28]
 8005316:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005318:	e01f      	b.n	800535a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800531a:	4b69      	ldr	r3, [pc, #420]	@ (80054c0 <UART_SetConfig+0xc2c>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f003 0320 	and.w	r3, r3, #32
 8005322:	2b00      	cmp	r3, #0
 8005324:	d009      	beq.n	800533a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005326:	4b66      	ldr	r3, [pc, #408]	@ (80054c0 <UART_SetConfig+0xc2c>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	08db      	lsrs	r3, r3, #3
 800532c:	f003 0303 	and.w	r3, r3, #3
 8005330:	4a64      	ldr	r2, [pc, #400]	@ (80054c4 <UART_SetConfig+0xc30>)
 8005332:	fa22 f303 	lsr.w	r3, r2, r3
 8005336:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005338:	e00f      	b.n	800535a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800533a:	4b62      	ldr	r3, [pc, #392]	@ (80054c4 <UART_SetConfig+0xc30>)
 800533c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800533e:	e00c      	b.n	800535a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005340:	4b61      	ldr	r3, [pc, #388]	@ (80054c8 <UART_SetConfig+0xc34>)
 8005342:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005344:	e009      	b.n	800535a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005346:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800534a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800534c:	e005      	b.n	800535a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800534e:	2300      	movs	r3, #0
 8005350:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005358:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800535a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800535c:	2b00      	cmp	r3, #0
 800535e:	f000 80ea 	beq.w	8005536 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005366:	4a55      	ldr	r2, [pc, #340]	@ (80054bc <UART_SetConfig+0xc28>)
 8005368:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800536c:	461a      	mov	r2, r3
 800536e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005370:	fbb3 f3f2 	udiv	r3, r3, r2
 8005374:	005a      	lsls	r2, r3, #1
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	085b      	lsrs	r3, r3, #1
 800537c:	441a      	add	r2, r3
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	fbb2 f3f3 	udiv	r3, r2, r3
 8005386:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800538a:	2b0f      	cmp	r3, #15
 800538c:	d916      	bls.n	80053bc <UART_SetConfig+0xb28>
 800538e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005390:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005394:	d212      	bcs.n	80053bc <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005398:	b29b      	uxth	r3, r3
 800539a:	f023 030f 	bic.w	r3, r3, #15
 800539e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80053a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053a2:	085b      	lsrs	r3, r3, #1
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	f003 0307 	and.w	r3, r3, #7
 80053aa:	b29a      	uxth	r2, r3
 80053ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80053ae:	4313      	orrs	r3, r2
 80053b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80053b8:	60da      	str	r2, [r3, #12]
 80053ba:	e0bc      	b.n	8005536 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80053c2:	e0b8      	b.n	8005536 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80053c4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80053c8:	2b20      	cmp	r3, #32
 80053ca:	dc4b      	bgt.n	8005464 <UART_SetConfig+0xbd0>
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	f2c0 8087 	blt.w	80054e0 <UART_SetConfig+0xc4c>
 80053d2:	2b20      	cmp	r3, #32
 80053d4:	f200 8084 	bhi.w	80054e0 <UART_SetConfig+0xc4c>
 80053d8:	a201      	add	r2, pc, #4	@ (adr r2, 80053e0 <UART_SetConfig+0xb4c>)
 80053da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053de:	bf00      	nop
 80053e0:	0800546b 	.word	0x0800546b
 80053e4:	08005473 	.word	0x08005473
 80053e8:	080054e1 	.word	0x080054e1
 80053ec:	080054e1 	.word	0x080054e1
 80053f0:	0800547b 	.word	0x0800547b
 80053f4:	080054e1 	.word	0x080054e1
 80053f8:	080054e1 	.word	0x080054e1
 80053fc:	080054e1 	.word	0x080054e1
 8005400:	0800548b 	.word	0x0800548b
 8005404:	080054e1 	.word	0x080054e1
 8005408:	080054e1 	.word	0x080054e1
 800540c:	080054e1 	.word	0x080054e1
 8005410:	080054e1 	.word	0x080054e1
 8005414:	080054e1 	.word	0x080054e1
 8005418:	080054e1 	.word	0x080054e1
 800541c:	080054e1 	.word	0x080054e1
 8005420:	0800549b 	.word	0x0800549b
 8005424:	080054e1 	.word	0x080054e1
 8005428:	080054e1 	.word	0x080054e1
 800542c:	080054e1 	.word	0x080054e1
 8005430:	080054e1 	.word	0x080054e1
 8005434:	080054e1 	.word	0x080054e1
 8005438:	080054e1 	.word	0x080054e1
 800543c:	080054e1 	.word	0x080054e1
 8005440:	080054e1 	.word	0x080054e1
 8005444:	080054e1 	.word	0x080054e1
 8005448:	080054e1 	.word	0x080054e1
 800544c:	080054e1 	.word	0x080054e1
 8005450:	080054e1 	.word	0x080054e1
 8005454:	080054e1 	.word	0x080054e1
 8005458:	080054e1 	.word	0x080054e1
 800545c:	080054e1 	.word	0x080054e1
 8005460:	080054d3 	.word	0x080054d3
 8005464:	2b40      	cmp	r3, #64	@ 0x40
 8005466:	d037      	beq.n	80054d8 <UART_SetConfig+0xc44>
 8005468:	e03a      	b.n	80054e0 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800546a:	f7fd fa07 	bl	800287c <HAL_RCC_GetPCLK1Freq>
 800546e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005470:	e03c      	b.n	80054ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005472:	f7fd fa19 	bl	80028a8 <HAL_RCC_GetPCLK2Freq>
 8005476:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005478:	e038      	b.n	80054ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800547a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800547e:	4618      	mov	r0, r3
 8005480:	f7fe fbde 	bl	8003c40 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005486:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005488:	e030      	b.n	80054ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800548a:	f107 0318 	add.w	r3, r7, #24
 800548e:	4618      	mov	r0, r3
 8005490:	f7fe fd2a 	bl	8003ee8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005498:	e028      	b.n	80054ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800549a:	4b09      	ldr	r3, [pc, #36]	@ (80054c0 <UART_SetConfig+0xc2c>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f003 0320 	and.w	r3, r3, #32
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d012      	beq.n	80054cc <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80054a6:	4b06      	ldr	r3, [pc, #24]	@ (80054c0 <UART_SetConfig+0xc2c>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	08db      	lsrs	r3, r3, #3
 80054ac:	f003 0303 	and.w	r3, r3, #3
 80054b0:	4a04      	ldr	r2, [pc, #16]	@ (80054c4 <UART_SetConfig+0xc30>)
 80054b2:	fa22 f303 	lsr.w	r3, r2, r3
 80054b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80054b8:	e018      	b.n	80054ec <UART_SetConfig+0xc58>
 80054ba:	bf00      	nop
 80054bc:	080084b4 	.word	0x080084b4
 80054c0:	58024400 	.word	0x58024400
 80054c4:	03d09000 	.word	0x03d09000
 80054c8:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80054cc:	4b24      	ldr	r3, [pc, #144]	@ (8005560 <UART_SetConfig+0xccc>)
 80054ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80054d0:	e00c      	b.n	80054ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80054d2:	4b24      	ldr	r3, [pc, #144]	@ (8005564 <UART_SetConfig+0xcd0>)
 80054d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80054d6:	e009      	b.n	80054ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80054de:	e005      	b.n	80054ec <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80054e0:	2300      	movs	r3, #0
 80054e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80054ea:	bf00      	nop
    }

    if (pclk != 0U)
 80054ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d021      	beq.n	8005536 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f6:	4a1c      	ldr	r2, [pc, #112]	@ (8005568 <UART_SetConfig+0xcd4>)
 80054f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054fc:	461a      	mov	r2, r3
 80054fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005500:	fbb3 f2f2 	udiv	r2, r3, r2
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	085b      	lsrs	r3, r3, #1
 800550a:	441a      	add	r2, r3
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	fbb2 f3f3 	udiv	r3, r2, r3
 8005514:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005518:	2b0f      	cmp	r3, #15
 800551a:	d909      	bls.n	8005530 <UART_SetConfig+0xc9c>
 800551c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800551e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005522:	d205      	bcs.n	8005530 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005526:	b29a      	uxth	r2, r3
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	60da      	str	r2, [r3, #12]
 800552e:	e002      	b.n	8005536 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	2201      	movs	r2, #1
 800553a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	2201      	movs	r2, #1
 8005542:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	2200      	movs	r2, #0
 800554a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	2200      	movs	r2, #0
 8005550:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005552:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005556:	4618      	mov	r0, r3
 8005558:	3748      	adds	r7, #72	@ 0x48
 800555a:	46bd      	mov	sp, r7
 800555c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005560:	03d09000 	.word	0x03d09000
 8005564:	003d0900 	.word	0x003d0900
 8005568:	080084b4 	.word	0x080084b4

0800556c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800556c:	b480      	push	{r7}
 800556e:	b083      	sub	sp, #12
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005578:	f003 0308 	and.w	r3, r3, #8
 800557c:	2b00      	cmp	r3, #0
 800557e:	d00a      	beq.n	8005596 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	430a      	orrs	r2, r1
 8005594:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800559a:	f003 0301 	and.w	r3, r3, #1
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d00a      	beq.n	80055b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	430a      	orrs	r2, r1
 80055b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055bc:	f003 0302 	and.w	r3, r3, #2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00a      	beq.n	80055da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	430a      	orrs	r2, r1
 80055d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055de:	f003 0304 	and.w	r3, r3, #4
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00a      	beq.n	80055fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	430a      	orrs	r2, r1
 80055fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005600:	f003 0310 	and.w	r3, r3, #16
 8005604:	2b00      	cmp	r3, #0
 8005606:	d00a      	beq.n	800561e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	430a      	orrs	r2, r1
 800561c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005622:	f003 0320 	and.w	r3, r3, #32
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00a      	beq.n	8005640 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	430a      	orrs	r2, r1
 800563e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005648:	2b00      	cmp	r3, #0
 800564a:	d01a      	beq.n	8005682 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	430a      	orrs	r2, r1
 8005660:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005666:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800566a:	d10a      	bne.n	8005682 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	430a      	orrs	r2, r1
 8005680:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00a      	beq.n	80056a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	430a      	orrs	r2, r1
 80056a2:	605a      	str	r2, [r3, #4]
  }
}
 80056a4:	bf00      	nop
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b098      	sub	sp, #96	@ 0x60
 80056b4:	af02      	add	r7, sp, #8
 80056b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80056c0:	f7fb fdf8 	bl	80012b4 <HAL_GetTick>
 80056c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 0308 	and.w	r3, r3, #8
 80056d0:	2b08      	cmp	r3, #8
 80056d2:	d12f      	bne.n	8005734 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80056d8:	9300      	str	r3, [sp, #0]
 80056da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056dc:	2200      	movs	r2, #0
 80056de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 f88e 	bl	8005804 <UART_WaitOnFlagUntilTimeout>
 80056e8:	4603      	mov	r3, r0
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d022      	beq.n	8005734 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f6:	e853 3f00 	ldrex	r3, [r3]
 80056fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80056fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005702:	653b      	str	r3, [r7, #80]	@ 0x50
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	461a      	mov	r2, r3
 800570a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800570c:	647b      	str	r3, [r7, #68]	@ 0x44
 800570e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005710:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005712:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005714:	e841 2300 	strex	r3, r2, [r1]
 8005718:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800571a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800571c:	2b00      	cmp	r3, #0
 800571e:	d1e6      	bne.n	80056ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2220      	movs	r2, #32
 8005724:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005730:	2303      	movs	r3, #3
 8005732:	e063      	b.n	80057fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0304 	and.w	r3, r3, #4
 800573e:	2b04      	cmp	r3, #4
 8005740:	d149      	bne.n	80057d6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005742:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800574a:	2200      	movs	r2, #0
 800574c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f000 f857 	bl	8005804 <UART_WaitOnFlagUntilTimeout>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d03c      	beq.n	80057d6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005764:	e853 3f00 	ldrex	r3, [r3]
 8005768:	623b      	str	r3, [r7, #32]
   return(result);
 800576a:	6a3b      	ldr	r3, [r7, #32]
 800576c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005770:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	461a      	mov	r2, r3
 8005778:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800577a:	633b      	str	r3, [r7, #48]	@ 0x30
 800577c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005780:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005782:	e841 2300 	strex	r3, r2, [r1]
 8005786:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1e6      	bne.n	800575c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	3308      	adds	r3, #8
 8005794:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	e853 3f00 	ldrex	r3, [r3]
 800579c:	60fb      	str	r3, [r7, #12]
   return(result);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f023 0301 	bic.w	r3, r3, #1
 80057a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	3308      	adds	r3, #8
 80057ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057ae:	61fa      	str	r2, [r7, #28]
 80057b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b2:	69b9      	ldr	r1, [r7, #24]
 80057b4:	69fa      	ldr	r2, [r7, #28]
 80057b6:	e841 2300 	strex	r3, r2, [r1]
 80057ba:	617b      	str	r3, [r7, #20]
   return(result);
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d1e5      	bne.n	800578e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2220      	movs	r2, #32
 80057c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e012      	b.n	80057fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2220      	movs	r2, #32
 80057da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2220      	movs	r2, #32
 80057e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2200      	movs	r2, #0
 80057f0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80057fa:	2300      	movs	r3, #0
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3758      	adds	r7, #88	@ 0x58
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	603b      	str	r3, [r7, #0]
 8005810:	4613      	mov	r3, r2
 8005812:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005814:	e04f      	b.n	80058b6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005816:	69bb      	ldr	r3, [r7, #24]
 8005818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800581c:	d04b      	beq.n	80058b6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800581e:	f7fb fd49 	bl	80012b4 <HAL_GetTick>
 8005822:	4602      	mov	r2, r0
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	69ba      	ldr	r2, [r7, #24]
 800582a:	429a      	cmp	r2, r3
 800582c:	d302      	bcc.n	8005834 <UART_WaitOnFlagUntilTimeout+0x30>
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d101      	bne.n	8005838 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	e04e      	b.n	80058d6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 0304 	and.w	r3, r3, #4
 8005842:	2b00      	cmp	r3, #0
 8005844:	d037      	beq.n	80058b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2b80      	cmp	r3, #128	@ 0x80
 800584a:	d034      	beq.n	80058b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	2b40      	cmp	r3, #64	@ 0x40
 8005850:	d031      	beq.n	80058b6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	69db      	ldr	r3, [r3, #28]
 8005858:	f003 0308 	and.w	r3, r3, #8
 800585c:	2b08      	cmp	r3, #8
 800585e:	d110      	bne.n	8005882 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	2208      	movs	r2, #8
 8005866:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005868:	68f8      	ldr	r0, [r7, #12]
 800586a:	f000 f839 	bl	80058e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2208      	movs	r2, #8
 8005872:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e029      	b.n	80058d6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	69db      	ldr	r3, [r3, #28]
 8005888:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800588c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005890:	d111      	bne.n	80058b6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800589a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800589c:	68f8      	ldr	r0, [r7, #12]
 800589e:	f000 f81f 	bl	80058e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2220      	movs	r2, #32
 80058a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80058b2:	2303      	movs	r3, #3
 80058b4:	e00f      	b.n	80058d6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	69da      	ldr	r2, [r3, #28]
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	4013      	ands	r3, r2
 80058c0:	68ba      	ldr	r2, [r7, #8]
 80058c2:	429a      	cmp	r2, r3
 80058c4:	bf0c      	ite	eq
 80058c6:	2301      	moveq	r3, #1
 80058c8:	2300      	movne	r3, #0
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	461a      	mov	r2, r3
 80058ce:	79fb      	ldrb	r3, [r7, #7]
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d0a0      	beq.n	8005816 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3710      	adds	r7, #16
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
	...

080058e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b095      	sub	sp, #84	@ 0x54
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f0:	e853 3f00 	ldrex	r3, [r3]
 80058f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80058f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	461a      	mov	r2, r3
 8005904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005906:	643b      	str	r3, [r7, #64]	@ 0x40
 8005908:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800590c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800590e:	e841 2300 	strex	r3, r2, [r1]
 8005912:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005916:	2b00      	cmp	r3, #0
 8005918:	d1e6      	bne.n	80058e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	3308      	adds	r3, #8
 8005920:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005922:	6a3b      	ldr	r3, [r7, #32]
 8005924:	e853 3f00 	ldrex	r3, [r3]
 8005928:	61fb      	str	r3, [r7, #28]
   return(result);
 800592a:	69fa      	ldr	r2, [r7, #28]
 800592c:	4b1e      	ldr	r3, [pc, #120]	@ (80059a8 <UART_EndRxTransfer+0xc8>)
 800592e:	4013      	ands	r3, r2
 8005930:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	3308      	adds	r3, #8
 8005938:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800593a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800593c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005940:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005942:	e841 2300 	strex	r3, r2, [r1]
 8005946:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1e5      	bne.n	800591a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005952:	2b01      	cmp	r3, #1
 8005954:	d118      	bne.n	8005988 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	e853 3f00 	ldrex	r3, [r3]
 8005962:	60bb      	str	r3, [r7, #8]
   return(result);
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	f023 0310 	bic.w	r3, r3, #16
 800596a:	647b      	str	r3, [r7, #68]	@ 0x44
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	461a      	mov	r2, r3
 8005972:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005974:	61bb      	str	r3, [r7, #24]
 8005976:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005978:	6979      	ldr	r1, [r7, #20]
 800597a:	69ba      	ldr	r2, [r7, #24]
 800597c:	e841 2300 	strex	r3, r2, [r1]
 8005980:	613b      	str	r3, [r7, #16]
   return(result);
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1e6      	bne.n	8005956 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2220      	movs	r2, #32
 800598c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800599c:	bf00      	nop
 800599e:	3754      	adds	r7, #84	@ 0x54
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr
 80059a8:	effffffe 	.word	0xeffffffe

080059ac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b085      	sub	sp, #20
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d101      	bne.n	80059c2 <HAL_UARTEx_DisableFifoMode+0x16>
 80059be:	2302      	movs	r3, #2
 80059c0:	e027      	b.n	8005a12 <HAL_UARTEx_DisableFifoMode+0x66>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2201      	movs	r2, #1
 80059c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2224      	movs	r2, #36	@ 0x24
 80059ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f022 0201 	bic.w	r2, r2, #1
 80059e8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80059f0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68fa      	ldr	r2, [r7, #12]
 80059fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2220      	movs	r2, #32
 8005a04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3714      	adds	r7, #20
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr

08005a1e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005a1e:	b580      	push	{r7, lr}
 8005a20:	b084      	sub	sp, #16
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
 8005a26:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d101      	bne.n	8005a36 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005a32:	2302      	movs	r3, #2
 8005a34:	e02d      	b.n	8005a92 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2224      	movs	r2, #36	@ 0x24
 8005a42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f022 0201 	bic.w	r2, r2, #1
 8005a5c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	683a      	ldr	r2, [r7, #0]
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 f850 	bl	8005b18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	68fa      	ldr	r2, [r7, #12]
 8005a7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2220      	movs	r2, #32
 8005a84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3710      	adds	r7, #16
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005a9a:	b580      	push	{r7, lr}
 8005a9c:	b084      	sub	sp, #16
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
 8005aa2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d101      	bne.n	8005ab2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005aae:	2302      	movs	r3, #2
 8005ab0:	e02d      	b.n	8005b0e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2224      	movs	r2, #36	@ 0x24
 8005abe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f022 0201 	bic.w	r2, r2, #1
 8005ad8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	683a      	ldr	r2, [r7, #0]
 8005aea:	430a      	orrs	r2, r1
 8005aec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 f812 	bl	8005b18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	68fa      	ldr	r2, [r7, #12]
 8005afa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2220      	movs	r2, #32
 8005b00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3710      	adds	r7, #16
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
	...

08005b18 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b085      	sub	sp, #20
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d108      	bne.n	8005b3a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005b38:	e031      	b.n	8005b9e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005b3a:	2310      	movs	r3, #16
 8005b3c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005b3e:	2310      	movs	r3, #16
 8005b40:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	0e5b      	lsrs	r3, r3, #25
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	f003 0307 	and.w	r3, r3, #7
 8005b50:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	0f5b      	lsrs	r3, r3, #29
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	f003 0307 	and.w	r3, r3, #7
 8005b60:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b62:	7bbb      	ldrb	r3, [r7, #14]
 8005b64:	7b3a      	ldrb	r2, [r7, #12]
 8005b66:	4911      	ldr	r1, [pc, #68]	@ (8005bac <UARTEx_SetNbDataToProcess+0x94>)
 8005b68:	5c8a      	ldrb	r2, [r1, r2]
 8005b6a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005b6e:	7b3a      	ldrb	r2, [r7, #12]
 8005b70:	490f      	ldr	r1, [pc, #60]	@ (8005bb0 <UARTEx_SetNbDataToProcess+0x98>)
 8005b72:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b74:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b78:	b29a      	uxth	r2, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b80:	7bfb      	ldrb	r3, [r7, #15]
 8005b82:	7b7a      	ldrb	r2, [r7, #13]
 8005b84:	4909      	ldr	r1, [pc, #36]	@ (8005bac <UARTEx_SetNbDataToProcess+0x94>)
 8005b86:	5c8a      	ldrb	r2, [r1, r2]
 8005b88:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005b8c:	7b7a      	ldrb	r2, [r7, #13]
 8005b8e:	4908      	ldr	r1, [pc, #32]	@ (8005bb0 <UARTEx_SetNbDataToProcess+0x98>)
 8005b90:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b92:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b96:	b29a      	uxth	r2, r3
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005b9e:	bf00      	nop
 8005ba0:	3714      	adds	r7, #20
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	080084cc 	.word	0x080084cc
 8005bb0:	080084d4 	.word	0x080084d4

08005bb4 <__cvt>:
 8005bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bb6:	ed2d 8b02 	vpush	{d8}
 8005bba:	eeb0 8b40 	vmov.f64	d8, d0
 8005bbe:	b085      	sub	sp, #20
 8005bc0:	4617      	mov	r7, r2
 8005bc2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8005bc4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005bc6:	ee18 2a90 	vmov	r2, s17
 8005bca:	f025 0520 	bic.w	r5, r5, #32
 8005bce:	2a00      	cmp	r2, #0
 8005bd0:	bfb6      	itet	lt
 8005bd2:	222d      	movlt	r2, #45	@ 0x2d
 8005bd4:	2200      	movge	r2, #0
 8005bd6:	eeb1 8b40 	vneglt.f64	d8, d0
 8005bda:	2d46      	cmp	r5, #70	@ 0x46
 8005bdc:	460c      	mov	r4, r1
 8005bde:	701a      	strb	r2, [r3, #0]
 8005be0:	d004      	beq.n	8005bec <__cvt+0x38>
 8005be2:	2d45      	cmp	r5, #69	@ 0x45
 8005be4:	d100      	bne.n	8005be8 <__cvt+0x34>
 8005be6:	3401      	adds	r4, #1
 8005be8:	2102      	movs	r1, #2
 8005bea:	e000      	b.n	8005bee <__cvt+0x3a>
 8005bec:	2103      	movs	r1, #3
 8005bee:	ab03      	add	r3, sp, #12
 8005bf0:	9301      	str	r3, [sp, #4]
 8005bf2:	ab02      	add	r3, sp, #8
 8005bf4:	9300      	str	r3, [sp, #0]
 8005bf6:	4622      	mov	r2, r4
 8005bf8:	4633      	mov	r3, r6
 8005bfa:	eeb0 0b48 	vmov.f64	d0, d8
 8005bfe:	f000 ff1f 	bl	8006a40 <_dtoa_r>
 8005c02:	2d47      	cmp	r5, #71	@ 0x47
 8005c04:	d114      	bne.n	8005c30 <__cvt+0x7c>
 8005c06:	07fb      	lsls	r3, r7, #31
 8005c08:	d50a      	bpl.n	8005c20 <__cvt+0x6c>
 8005c0a:	1902      	adds	r2, r0, r4
 8005c0c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c14:	bf08      	it	eq
 8005c16:	9203      	streq	r2, [sp, #12]
 8005c18:	2130      	movs	r1, #48	@ 0x30
 8005c1a:	9b03      	ldr	r3, [sp, #12]
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d319      	bcc.n	8005c54 <__cvt+0xa0>
 8005c20:	9b03      	ldr	r3, [sp, #12]
 8005c22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c24:	1a1b      	subs	r3, r3, r0
 8005c26:	6013      	str	r3, [r2, #0]
 8005c28:	b005      	add	sp, #20
 8005c2a:	ecbd 8b02 	vpop	{d8}
 8005c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c30:	2d46      	cmp	r5, #70	@ 0x46
 8005c32:	eb00 0204 	add.w	r2, r0, r4
 8005c36:	d1e9      	bne.n	8005c0c <__cvt+0x58>
 8005c38:	7803      	ldrb	r3, [r0, #0]
 8005c3a:	2b30      	cmp	r3, #48	@ 0x30
 8005c3c:	d107      	bne.n	8005c4e <__cvt+0x9a>
 8005c3e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c46:	bf1c      	itt	ne
 8005c48:	f1c4 0401 	rsbne	r4, r4, #1
 8005c4c:	6034      	strne	r4, [r6, #0]
 8005c4e:	6833      	ldr	r3, [r6, #0]
 8005c50:	441a      	add	r2, r3
 8005c52:	e7db      	b.n	8005c0c <__cvt+0x58>
 8005c54:	1c5c      	adds	r4, r3, #1
 8005c56:	9403      	str	r4, [sp, #12]
 8005c58:	7019      	strb	r1, [r3, #0]
 8005c5a:	e7de      	b.n	8005c1a <__cvt+0x66>

08005c5c <__exponent>:
 8005c5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c5e:	2900      	cmp	r1, #0
 8005c60:	bfba      	itte	lt
 8005c62:	4249      	neglt	r1, r1
 8005c64:	232d      	movlt	r3, #45	@ 0x2d
 8005c66:	232b      	movge	r3, #43	@ 0x2b
 8005c68:	2909      	cmp	r1, #9
 8005c6a:	7002      	strb	r2, [r0, #0]
 8005c6c:	7043      	strb	r3, [r0, #1]
 8005c6e:	dd29      	ble.n	8005cc4 <__exponent+0x68>
 8005c70:	f10d 0307 	add.w	r3, sp, #7
 8005c74:	461d      	mov	r5, r3
 8005c76:	270a      	movs	r7, #10
 8005c78:	461a      	mov	r2, r3
 8005c7a:	fbb1 f6f7 	udiv	r6, r1, r7
 8005c7e:	fb07 1416 	mls	r4, r7, r6, r1
 8005c82:	3430      	adds	r4, #48	@ 0x30
 8005c84:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005c88:	460c      	mov	r4, r1
 8005c8a:	2c63      	cmp	r4, #99	@ 0x63
 8005c8c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c90:	4631      	mov	r1, r6
 8005c92:	dcf1      	bgt.n	8005c78 <__exponent+0x1c>
 8005c94:	3130      	adds	r1, #48	@ 0x30
 8005c96:	1e94      	subs	r4, r2, #2
 8005c98:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005c9c:	1c41      	adds	r1, r0, #1
 8005c9e:	4623      	mov	r3, r4
 8005ca0:	42ab      	cmp	r3, r5
 8005ca2:	d30a      	bcc.n	8005cba <__exponent+0x5e>
 8005ca4:	f10d 0309 	add.w	r3, sp, #9
 8005ca8:	1a9b      	subs	r3, r3, r2
 8005caa:	42ac      	cmp	r4, r5
 8005cac:	bf88      	it	hi
 8005cae:	2300      	movhi	r3, #0
 8005cb0:	3302      	adds	r3, #2
 8005cb2:	4403      	add	r3, r0
 8005cb4:	1a18      	subs	r0, r3, r0
 8005cb6:	b003      	add	sp, #12
 8005cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cba:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005cbe:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005cc2:	e7ed      	b.n	8005ca0 <__exponent+0x44>
 8005cc4:	2330      	movs	r3, #48	@ 0x30
 8005cc6:	3130      	adds	r1, #48	@ 0x30
 8005cc8:	7083      	strb	r3, [r0, #2]
 8005cca:	70c1      	strb	r1, [r0, #3]
 8005ccc:	1d03      	adds	r3, r0, #4
 8005cce:	e7f1      	b.n	8005cb4 <__exponent+0x58>

08005cd0 <_printf_float>:
 8005cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cd4:	b08d      	sub	sp, #52	@ 0x34
 8005cd6:	460c      	mov	r4, r1
 8005cd8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005cdc:	4616      	mov	r6, r2
 8005cde:	461f      	mov	r7, r3
 8005ce0:	4605      	mov	r5, r0
 8005ce2:	f000 fdad 	bl	8006840 <_localeconv_r>
 8005ce6:	f8d0 b000 	ldr.w	fp, [r0]
 8005cea:	4658      	mov	r0, fp
 8005cec:	f7fa fb60 	bl	80003b0 <strlen>
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cf4:	f8d8 3000 	ldr.w	r3, [r8]
 8005cf8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005cfc:	6822      	ldr	r2, [r4, #0]
 8005cfe:	9005      	str	r0, [sp, #20]
 8005d00:	3307      	adds	r3, #7
 8005d02:	f023 0307 	bic.w	r3, r3, #7
 8005d06:	f103 0108 	add.w	r1, r3, #8
 8005d0a:	f8c8 1000 	str.w	r1, [r8]
 8005d0e:	ed93 0b00 	vldr	d0, [r3]
 8005d12:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8005f70 <_printf_float+0x2a0>
 8005d16:	eeb0 7bc0 	vabs.f64	d7, d0
 8005d1a:	eeb4 7b46 	vcmp.f64	d7, d6
 8005d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d22:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8005d26:	dd24      	ble.n	8005d72 <_printf_float+0xa2>
 8005d28:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8005d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d30:	d502      	bpl.n	8005d38 <_printf_float+0x68>
 8005d32:	232d      	movs	r3, #45	@ 0x2d
 8005d34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d38:	498f      	ldr	r1, [pc, #572]	@ (8005f78 <_printf_float+0x2a8>)
 8005d3a:	4b90      	ldr	r3, [pc, #576]	@ (8005f7c <_printf_float+0x2ac>)
 8005d3c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8005d40:	bf8c      	ite	hi
 8005d42:	4688      	movhi	r8, r1
 8005d44:	4698      	movls	r8, r3
 8005d46:	f022 0204 	bic.w	r2, r2, #4
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	6123      	str	r3, [r4, #16]
 8005d4e:	6022      	str	r2, [r4, #0]
 8005d50:	f04f 0a00 	mov.w	sl, #0
 8005d54:	9700      	str	r7, [sp, #0]
 8005d56:	4633      	mov	r3, r6
 8005d58:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005d5a:	4621      	mov	r1, r4
 8005d5c:	4628      	mov	r0, r5
 8005d5e:	f000 f9d1 	bl	8006104 <_printf_common>
 8005d62:	3001      	adds	r0, #1
 8005d64:	f040 8089 	bne.w	8005e7a <_printf_float+0x1aa>
 8005d68:	f04f 30ff 	mov.w	r0, #4294967295
 8005d6c:	b00d      	add	sp, #52	@ 0x34
 8005d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d72:	eeb4 0b40 	vcmp.f64	d0, d0
 8005d76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d7a:	d709      	bvc.n	8005d90 <_printf_float+0xc0>
 8005d7c:	ee10 3a90 	vmov	r3, s1
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	bfbc      	itt	lt
 8005d84:	232d      	movlt	r3, #45	@ 0x2d
 8005d86:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005d8a:	497d      	ldr	r1, [pc, #500]	@ (8005f80 <_printf_float+0x2b0>)
 8005d8c:	4b7d      	ldr	r3, [pc, #500]	@ (8005f84 <_printf_float+0x2b4>)
 8005d8e:	e7d5      	b.n	8005d3c <_printf_float+0x6c>
 8005d90:	6863      	ldr	r3, [r4, #4]
 8005d92:	1c59      	adds	r1, r3, #1
 8005d94:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8005d98:	d139      	bne.n	8005e0e <_printf_float+0x13e>
 8005d9a:	2306      	movs	r3, #6
 8005d9c:	6063      	str	r3, [r4, #4]
 8005d9e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005da2:	2300      	movs	r3, #0
 8005da4:	6022      	str	r2, [r4, #0]
 8005da6:	9303      	str	r3, [sp, #12]
 8005da8:	ab0a      	add	r3, sp, #40	@ 0x28
 8005daa:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8005dae:	ab09      	add	r3, sp, #36	@ 0x24
 8005db0:	9300      	str	r3, [sp, #0]
 8005db2:	6861      	ldr	r1, [r4, #4]
 8005db4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005db8:	4628      	mov	r0, r5
 8005dba:	f7ff fefb 	bl	8005bb4 <__cvt>
 8005dbe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005dc2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005dc4:	4680      	mov	r8, r0
 8005dc6:	d129      	bne.n	8005e1c <_printf_float+0x14c>
 8005dc8:	1cc8      	adds	r0, r1, #3
 8005dca:	db02      	blt.n	8005dd2 <_printf_float+0x102>
 8005dcc:	6863      	ldr	r3, [r4, #4]
 8005dce:	4299      	cmp	r1, r3
 8005dd0:	dd41      	ble.n	8005e56 <_printf_float+0x186>
 8005dd2:	f1a9 0902 	sub.w	r9, r9, #2
 8005dd6:	fa5f f989 	uxtb.w	r9, r9
 8005dda:	3901      	subs	r1, #1
 8005ddc:	464a      	mov	r2, r9
 8005dde:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005de2:	9109      	str	r1, [sp, #36]	@ 0x24
 8005de4:	f7ff ff3a 	bl	8005c5c <__exponent>
 8005de8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005dea:	1813      	adds	r3, r2, r0
 8005dec:	2a01      	cmp	r2, #1
 8005dee:	4682      	mov	sl, r0
 8005df0:	6123      	str	r3, [r4, #16]
 8005df2:	dc02      	bgt.n	8005dfa <_printf_float+0x12a>
 8005df4:	6822      	ldr	r2, [r4, #0]
 8005df6:	07d2      	lsls	r2, r2, #31
 8005df8:	d501      	bpl.n	8005dfe <_printf_float+0x12e>
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	6123      	str	r3, [r4, #16]
 8005dfe:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d0a6      	beq.n	8005d54 <_printf_float+0x84>
 8005e06:	232d      	movs	r3, #45	@ 0x2d
 8005e08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e0c:	e7a2      	b.n	8005d54 <_printf_float+0x84>
 8005e0e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005e12:	d1c4      	bne.n	8005d9e <_printf_float+0xce>
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d1c2      	bne.n	8005d9e <_printf_float+0xce>
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e7bf      	b.n	8005d9c <_printf_float+0xcc>
 8005e1c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8005e20:	d9db      	bls.n	8005dda <_printf_float+0x10a>
 8005e22:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8005e26:	d118      	bne.n	8005e5a <_printf_float+0x18a>
 8005e28:	2900      	cmp	r1, #0
 8005e2a:	6863      	ldr	r3, [r4, #4]
 8005e2c:	dd0b      	ble.n	8005e46 <_printf_float+0x176>
 8005e2e:	6121      	str	r1, [r4, #16]
 8005e30:	b913      	cbnz	r3, 8005e38 <_printf_float+0x168>
 8005e32:	6822      	ldr	r2, [r4, #0]
 8005e34:	07d0      	lsls	r0, r2, #31
 8005e36:	d502      	bpl.n	8005e3e <_printf_float+0x16e>
 8005e38:	3301      	adds	r3, #1
 8005e3a:	440b      	add	r3, r1
 8005e3c:	6123      	str	r3, [r4, #16]
 8005e3e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005e40:	f04f 0a00 	mov.w	sl, #0
 8005e44:	e7db      	b.n	8005dfe <_printf_float+0x12e>
 8005e46:	b913      	cbnz	r3, 8005e4e <_printf_float+0x17e>
 8005e48:	6822      	ldr	r2, [r4, #0]
 8005e4a:	07d2      	lsls	r2, r2, #31
 8005e4c:	d501      	bpl.n	8005e52 <_printf_float+0x182>
 8005e4e:	3302      	adds	r3, #2
 8005e50:	e7f4      	b.n	8005e3c <_printf_float+0x16c>
 8005e52:	2301      	movs	r3, #1
 8005e54:	e7f2      	b.n	8005e3c <_printf_float+0x16c>
 8005e56:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8005e5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e5c:	4299      	cmp	r1, r3
 8005e5e:	db05      	blt.n	8005e6c <_printf_float+0x19c>
 8005e60:	6823      	ldr	r3, [r4, #0]
 8005e62:	6121      	str	r1, [r4, #16]
 8005e64:	07d8      	lsls	r0, r3, #31
 8005e66:	d5ea      	bpl.n	8005e3e <_printf_float+0x16e>
 8005e68:	1c4b      	adds	r3, r1, #1
 8005e6a:	e7e7      	b.n	8005e3c <_printf_float+0x16c>
 8005e6c:	2900      	cmp	r1, #0
 8005e6e:	bfd4      	ite	le
 8005e70:	f1c1 0202 	rsble	r2, r1, #2
 8005e74:	2201      	movgt	r2, #1
 8005e76:	4413      	add	r3, r2
 8005e78:	e7e0      	b.n	8005e3c <_printf_float+0x16c>
 8005e7a:	6823      	ldr	r3, [r4, #0]
 8005e7c:	055a      	lsls	r2, r3, #21
 8005e7e:	d407      	bmi.n	8005e90 <_printf_float+0x1c0>
 8005e80:	6923      	ldr	r3, [r4, #16]
 8005e82:	4642      	mov	r2, r8
 8005e84:	4631      	mov	r1, r6
 8005e86:	4628      	mov	r0, r5
 8005e88:	47b8      	blx	r7
 8005e8a:	3001      	adds	r0, #1
 8005e8c:	d12a      	bne.n	8005ee4 <_printf_float+0x214>
 8005e8e:	e76b      	b.n	8005d68 <_printf_float+0x98>
 8005e90:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8005e94:	f240 80e0 	bls.w	8006058 <_printf_float+0x388>
 8005e98:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8005e9c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ea4:	d133      	bne.n	8005f0e <_printf_float+0x23e>
 8005ea6:	4a38      	ldr	r2, [pc, #224]	@ (8005f88 <_printf_float+0x2b8>)
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	4631      	mov	r1, r6
 8005eac:	4628      	mov	r0, r5
 8005eae:	47b8      	blx	r7
 8005eb0:	3001      	adds	r0, #1
 8005eb2:	f43f af59 	beq.w	8005d68 <_printf_float+0x98>
 8005eb6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005eba:	4543      	cmp	r3, r8
 8005ebc:	db02      	blt.n	8005ec4 <_printf_float+0x1f4>
 8005ebe:	6823      	ldr	r3, [r4, #0]
 8005ec0:	07d8      	lsls	r0, r3, #31
 8005ec2:	d50f      	bpl.n	8005ee4 <_printf_float+0x214>
 8005ec4:	9b05      	ldr	r3, [sp, #20]
 8005ec6:	465a      	mov	r2, fp
 8005ec8:	4631      	mov	r1, r6
 8005eca:	4628      	mov	r0, r5
 8005ecc:	47b8      	blx	r7
 8005ece:	3001      	adds	r0, #1
 8005ed0:	f43f af4a 	beq.w	8005d68 <_printf_float+0x98>
 8005ed4:	f04f 0900 	mov.w	r9, #0
 8005ed8:	f108 38ff 	add.w	r8, r8, #4294967295
 8005edc:	f104 0a1a 	add.w	sl, r4, #26
 8005ee0:	45c8      	cmp	r8, r9
 8005ee2:	dc09      	bgt.n	8005ef8 <_printf_float+0x228>
 8005ee4:	6823      	ldr	r3, [r4, #0]
 8005ee6:	079b      	lsls	r3, r3, #30
 8005ee8:	f100 8107 	bmi.w	80060fa <_printf_float+0x42a>
 8005eec:	68e0      	ldr	r0, [r4, #12]
 8005eee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ef0:	4298      	cmp	r0, r3
 8005ef2:	bfb8      	it	lt
 8005ef4:	4618      	movlt	r0, r3
 8005ef6:	e739      	b.n	8005d6c <_printf_float+0x9c>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	4652      	mov	r2, sl
 8005efc:	4631      	mov	r1, r6
 8005efe:	4628      	mov	r0, r5
 8005f00:	47b8      	blx	r7
 8005f02:	3001      	adds	r0, #1
 8005f04:	f43f af30 	beq.w	8005d68 <_printf_float+0x98>
 8005f08:	f109 0901 	add.w	r9, r9, #1
 8005f0c:	e7e8      	b.n	8005ee0 <_printf_float+0x210>
 8005f0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	dc3b      	bgt.n	8005f8c <_printf_float+0x2bc>
 8005f14:	4a1c      	ldr	r2, [pc, #112]	@ (8005f88 <_printf_float+0x2b8>)
 8005f16:	2301      	movs	r3, #1
 8005f18:	4631      	mov	r1, r6
 8005f1a:	4628      	mov	r0, r5
 8005f1c:	47b8      	blx	r7
 8005f1e:	3001      	adds	r0, #1
 8005f20:	f43f af22 	beq.w	8005d68 <_printf_float+0x98>
 8005f24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005f28:	ea59 0303 	orrs.w	r3, r9, r3
 8005f2c:	d102      	bne.n	8005f34 <_printf_float+0x264>
 8005f2e:	6823      	ldr	r3, [r4, #0]
 8005f30:	07d9      	lsls	r1, r3, #31
 8005f32:	d5d7      	bpl.n	8005ee4 <_printf_float+0x214>
 8005f34:	9b05      	ldr	r3, [sp, #20]
 8005f36:	465a      	mov	r2, fp
 8005f38:	4631      	mov	r1, r6
 8005f3a:	4628      	mov	r0, r5
 8005f3c:	47b8      	blx	r7
 8005f3e:	3001      	adds	r0, #1
 8005f40:	f43f af12 	beq.w	8005d68 <_printf_float+0x98>
 8005f44:	f04f 0a00 	mov.w	sl, #0
 8005f48:	f104 0b1a 	add.w	fp, r4, #26
 8005f4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f4e:	425b      	negs	r3, r3
 8005f50:	4553      	cmp	r3, sl
 8005f52:	dc01      	bgt.n	8005f58 <_printf_float+0x288>
 8005f54:	464b      	mov	r3, r9
 8005f56:	e794      	b.n	8005e82 <_printf_float+0x1b2>
 8005f58:	2301      	movs	r3, #1
 8005f5a:	465a      	mov	r2, fp
 8005f5c:	4631      	mov	r1, r6
 8005f5e:	4628      	mov	r0, r5
 8005f60:	47b8      	blx	r7
 8005f62:	3001      	adds	r0, #1
 8005f64:	f43f af00 	beq.w	8005d68 <_printf_float+0x98>
 8005f68:	f10a 0a01 	add.w	sl, sl, #1
 8005f6c:	e7ee      	b.n	8005f4c <_printf_float+0x27c>
 8005f6e:	bf00      	nop
 8005f70:	ffffffff 	.word	0xffffffff
 8005f74:	7fefffff 	.word	0x7fefffff
 8005f78:	080084e0 	.word	0x080084e0
 8005f7c:	080084dc 	.word	0x080084dc
 8005f80:	080084e8 	.word	0x080084e8
 8005f84:	080084e4 	.word	0x080084e4
 8005f88:	080084ec 	.word	0x080084ec
 8005f8c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f8e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005f92:	4553      	cmp	r3, sl
 8005f94:	bfa8      	it	ge
 8005f96:	4653      	movge	r3, sl
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	4699      	mov	r9, r3
 8005f9c:	dc37      	bgt.n	800600e <_printf_float+0x33e>
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	9307      	str	r3, [sp, #28]
 8005fa2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005fa6:	f104 021a 	add.w	r2, r4, #26
 8005faa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005fac:	9907      	ldr	r1, [sp, #28]
 8005fae:	9306      	str	r3, [sp, #24]
 8005fb0:	eba3 0309 	sub.w	r3, r3, r9
 8005fb4:	428b      	cmp	r3, r1
 8005fb6:	dc31      	bgt.n	800601c <_printf_float+0x34c>
 8005fb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fba:	459a      	cmp	sl, r3
 8005fbc:	dc3b      	bgt.n	8006036 <_printf_float+0x366>
 8005fbe:	6823      	ldr	r3, [r4, #0]
 8005fc0:	07da      	lsls	r2, r3, #31
 8005fc2:	d438      	bmi.n	8006036 <_printf_float+0x366>
 8005fc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fc6:	ebaa 0903 	sub.w	r9, sl, r3
 8005fca:	9b06      	ldr	r3, [sp, #24]
 8005fcc:	ebaa 0303 	sub.w	r3, sl, r3
 8005fd0:	4599      	cmp	r9, r3
 8005fd2:	bfa8      	it	ge
 8005fd4:	4699      	movge	r9, r3
 8005fd6:	f1b9 0f00 	cmp.w	r9, #0
 8005fda:	dc34      	bgt.n	8006046 <_printf_float+0x376>
 8005fdc:	f04f 0800 	mov.w	r8, #0
 8005fe0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005fe4:	f104 0b1a 	add.w	fp, r4, #26
 8005fe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fea:	ebaa 0303 	sub.w	r3, sl, r3
 8005fee:	eba3 0309 	sub.w	r3, r3, r9
 8005ff2:	4543      	cmp	r3, r8
 8005ff4:	f77f af76 	ble.w	8005ee4 <_printf_float+0x214>
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	465a      	mov	r2, fp
 8005ffc:	4631      	mov	r1, r6
 8005ffe:	4628      	mov	r0, r5
 8006000:	47b8      	blx	r7
 8006002:	3001      	adds	r0, #1
 8006004:	f43f aeb0 	beq.w	8005d68 <_printf_float+0x98>
 8006008:	f108 0801 	add.w	r8, r8, #1
 800600c:	e7ec      	b.n	8005fe8 <_printf_float+0x318>
 800600e:	4642      	mov	r2, r8
 8006010:	4631      	mov	r1, r6
 8006012:	4628      	mov	r0, r5
 8006014:	47b8      	blx	r7
 8006016:	3001      	adds	r0, #1
 8006018:	d1c1      	bne.n	8005f9e <_printf_float+0x2ce>
 800601a:	e6a5      	b.n	8005d68 <_printf_float+0x98>
 800601c:	2301      	movs	r3, #1
 800601e:	4631      	mov	r1, r6
 8006020:	4628      	mov	r0, r5
 8006022:	9206      	str	r2, [sp, #24]
 8006024:	47b8      	blx	r7
 8006026:	3001      	adds	r0, #1
 8006028:	f43f ae9e 	beq.w	8005d68 <_printf_float+0x98>
 800602c:	9b07      	ldr	r3, [sp, #28]
 800602e:	9a06      	ldr	r2, [sp, #24]
 8006030:	3301      	adds	r3, #1
 8006032:	9307      	str	r3, [sp, #28]
 8006034:	e7b9      	b.n	8005faa <_printf_float+0x2da>
 8006036:	9b05      	ldr	r3, [sp, #20]
 8006038:	465a      	mov	r2, fp
 800603a:	4631      	mov	r1, r6
 800603c:	4628      	mov	r0, r5
 800603e:	47b8      	blx	r7
 8006040:	3001      	adds	r0, #1
 8006042:	d1bf      	bne.n	8005fc4 <_printf_float+0x2f4>
 8006044:	e690      	b.n	8005d68 <_printf_float+0x98>
 8006046:	9a06      	ldr	r2, [sp, #24]
 8006048:	464b      	mov	r3, r9
 800604a:	4442      	add	r2, r8
 800604c:	4631      	mov	r1, r6
 800604e:	4628      	mov	r0, r5
 8006050:	47b8      	blx	r7
 8006052:	3001      	adds	r0, #1
 8006054:	d1c2      	bne.n	8005fdc <_printf_float+0x30c>
 8006056:	e687      	b.n	8005d68 <_printf_float+0x98>
 8006058:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800605c:	f1b9 0f01 	cmp.w	r9, #1
 8006060:	dc01      	bgt.n	8006066 <_printf_float+0x396>
 8006062:	07db      	lsls	r3, r3, #31
 8006064:	d536      	bpl.n	80060d4 <_printf_float+0x404>
 8006066:	2301      	movs	r3, #1
 8006068:	4642      	mov	r2, r8
 800606a:	4631      	mov	r1, r6
 800606c:	4628      	mov	r0, r5
 800606e:	47b8      	blx	r7
 8006070:	3001      	adds	r0, #1
 8006072:	f43f ae79 	beq.w	8005d68 <_printf_float+0x98>
 8006076:	9b05      	ldr	r3, [sp, #20]
 8006078:	465a      	mov	r2, fp
 800607a:	4631      	mov	r1, r6
 800607c:	4628      	mov	r0, r5
 800607e:	47b8      	blx	r7
 8006080:	3001      	adds	r0, #1
 8006082:	f43f ae71 	beq.w	8005d68 <_printf_float+0x98>
 8006086:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800608a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800608e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006092:	f109 39ff 	add.w	r9, r9, #4294967295
 8006096:	d018      	beq.n	80060ca <_printf_float+0x3fa>
 8006098:	464b      	mov	r3, r9
 800609a:	f108 0201 	add.w	r2, r8, #1
 800609e:	4631      	mov	r1, r6
 80060a0:	4628      	mov	r0, r5
 80060a2:	47b8      	blx	r7
 80060a4:	3001      	adds	r0, #1
 80060a6:	d10c      	bne.n	80060c2 <_printf_float+0x3f2>
 80060a8:	e65e      	b.n	8005d68 <_printf_float+0x98>
 80060aa:	2301      	movs	r3, #1
 80060ac:	465a      	mov	r2, fp
 80060ae:	4631      	mov	r1, r6
 80060b0:	4628      	mov	r0, r5
 80060b2:	47b8      	blx	r7
 80060b4:	3001      	adds	r0, #1
 80060b6:	f43f ae57 	beq.w	8005d68 <_printf_float+0x98>
 80060ba:	f108 0801 	add.w	r8, r8, #1
 80060be:	45c8      	cmp	r8, r9
 80060c0:	dbf3      	blt.n	80060aa <_printf_float+0x3da>
 80060c2:	4653      	mov	r3, sl
 80060c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80060c8:	e6dc      	b.n	8005e84 <_printf_float+0x1b4>
 80060ca:	f04f 0800 	mov.w	r8, #0
 80060ce:	f104 0b1a 	add.w	fp, r4, #26
 80060d2:	e7f4      	b.n	80060be <_printf_float+0x3ee>
 80060d4:	2301      	movs	r3, #1
 80060d6:	4642      	mov	r2, r8
 80060d8:	e7e1      	b.n	800609e <_printf_float+0x3ce>
 80060da:	2301      	movs	r3, #1
 80060dc:	464a      	mov	r2, r9
 80060de:	4631      	mov	r1, r6
 80060e0:	4628      	mov	r0, r5
 80060e2:	47b8      	blx	r7
 80060e4:	3001      	adds	r0, #1
 80060e6:	f43f ae3f 	beq.w	8005d68 <_printf_float+0x98>
 80060ea:	f108 0801 	add.w	r8, r8, #1
 80060ee:	68e3      	ldr	r3, [r4, #12]
 80060f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80060f2:	1a5b      	subs	r3, r3, r1
 80060f4:	4543      	cmp	r3, r8
 80060f6:	dcf0      	bgt.n	80060da <_printf_float+0x40a>
 80060f8:	e6f8      	b.n	8005eec <_printf_float+0x21c>
 80060fa:	f04f 0800 	mov.w	r8, #0
 80060fe:	f104 0919 	add.w	r9, r4, #25
 8006102:	e7f4      	b.n	80060ee <_printf_float+0x41e>

08006104 <_printf_common>:
 8006104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006108:	4616      	mov	r6, r2
 800610a:	4698      	mov	r8, r3
 800610c:	688a      	ldr	r2, [r1, #8]
 800610e:	690b      	ldr	r3, [r1, #16]
 8006110:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006114:	4293      	cmp	r3, r2
 8006116:	bfb8      	it	lt
 8006118:	4613      	movlt	r3, r2
 800611a:	6033      	str	r3, [r6, #0]
 800611c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006120:	4607      	mov	r7, r0
 8006122:	460c      	mov	r4, r1
 8006124:	b10a      	cbz	r2, 800612a <_printf_common+0x26>
 8006126:	3301      	adds	r3, #1
 8006128:	6033      	str	r3, [r6, #0]
 800612a:	6823      	ldr	r3, [r4, #0]
 800612c:	0699      	lsls	r1, r3, #26
 800612e:	bf42      	ittt	mi
 8006130:	6833      	ldrmi	r3, [r6, #0]
 8006132:	3302      	addmi	r3, #2
 8006134:	6033      	strmi	r3, [r6, #0]
 8006136:	6825      	ldr	r5, [r4, #0]
 8006138:	f015 0506 	ands.w	r5, r5, #6
 800613c:	d106      	bne.n	800614c <_printf_common+0x48>
 800613e:	f104 0a19 	add.w	sl, r4, #25
 8006142:	68e3      	ldr	r3, [r4, #12]
 8006144:	6832      	ldr	r2, [r6, #0]
 8006146:	1a9b      	subs	r3, r3, r2
 8006148:	42ab      	cmp	r3, r5
 800614a:	dc26      	bgt.n	800619a <_printf_common+0x96>
 800614c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006150:	6822      	ldr	r2, [r4, #0]
 8006152:	3b00      	subs	r3, #0
 8006154:	bf18      	it	ne
 8006156:	2301      	movne	r3, #1
 8006158:	0692      	lsls	r2, r2, #26
 800615a:	d42b      	bmi.n	80061b4 <_printf_common+0xb0>
 800615c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006160:	4641      	mov	r1, r8
 8006162:	4638      	mov	r0, r7
 8006164:	47c8      	blx	r9
 8006166:	3001      	adds	r0, #1
 8006168:	d01e      	beq.n	80061a8 <_printf_common+0xa4>
 800616a:	6823      	ldr	r3, [r4, #0]
 800616c:	6922      	ldr	r2, [r4, #16]
 800616e:	f003 0306 	and.w	r3, r3, #6
 8006172:	2b04      	cmp	r3, #4
 8006174:	bf02      	ittt	eq
 8006176:	68e5      	ldreq	r5, [r4, #12]
 8006178:	6833      	ldreq	r3, [r6, #0]
 800617a:	1aed      	subeq	r5, r5, r3
 800617c:	68a3      	ldr	r3, [r4, #8]
 800617e:	bf0c      	ite	eq
 8006180:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006184:	2500      	movne	r5, #0
 8006186:	4293      	cmp	r3, r2
 8006188:	bfc4      	itt	gt
 800618a:	1a9b      	subgt	r3, r3, r2
 800618c:	18ed      	addgt	r5, r5, r3
 800618e:	2600      	movs	r6, #0
 8006190:	341a      	adds	r4, #26
 8006192:	42b5      	cmp	r5, r6
 8006194:	d11a      	bne.n	80061cc <_printf_common+0xc8>
 8006196:	2000      	movs	r0, #0
 8006198:	e008      	b.n	80061ac <_printf_common+0xa8>
 800619a:	2301      	movs	r3, #1
 800619c:	4652      	mov	r2, sl
 800619e:	4641      	mov	r1, r8
 80061a0:	4638      	mov	r0, r7
 80061a2:	47c8      	blx	r9
 80061a4:	3001      	adds	r0, #1
 80061a6:	d103      	bne.n	80061b0 <_printf_common+0xac>
 80061a8:	f04f 30ff 	mov.w	r0, #4294967295
 80061ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061b0:	3501      	adds	r5, #1
 80061b2:	e7c6      	b.n	8006142 <_printf_common+0x3e>
 80061b4:	18e1      	adds	r1, r4, r3
 80061b6:	1c5a      	adds	r2, r3, #1
 80061b8:	2030      	movs	r0, #48	@ 0x30
 80061ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061be:	4422      	add	r2, r4
 80061c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80061c8:	3302      	adds	r3, #2
 80061ca:	e7c7      	b.n	800615c <_printf_common+0x58>
 80061cc:	2301      	movs	r3, #1
 80061ce:	4622      	mov	r2, r4
 80061d0:	4641      	mov	r1, r8
 80061d2:	4638      	mov	r0, r7
 80061d4:	47c8      	blx	r9
 80061d6:	3001      	adds	r0, #1
 80061d8:	d0e6      	beq.n	80061a8 <_printf_common+0xa4>
 80061da:	3601      	adds	r6, #1
 80061dc:	e7d9      	b.n	8006192 <_printf_common+0x8e>
	...

080061e0 <_printf_i>:
 80061e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061e4:	7e0f      	ldrb	r7, [r1, #24]
 80061e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80061e8:	2f78      	cmp	r7, #120	@ 0x78
 80061ea:	4691      	mov	r9, r2
 80061ec:	4680      	mov	r8, r0
 80061ee:	460c      	mov	r4, r1
 80061f0:	469a      	mov	sl, r3
 80061f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80061f6:	d807      	bhi.n	8006208 <_printf_i+0x28>
 80061f8:	2f62      	cmp	r7, #98	@ 0x62
 80061fa:	d80a      	bhi.n	8006212 <_printf_i+0x32>
 80061fc:	2f00      	cmp	r7, #0
 80061fe:	f000 80d1 	beq.w	80063a4 <_printf_i+0x1c4>
 8006202:	2f58      	cmp	r7, #88	@ 0x58
 8006204:	f000 80b8 	beq.w	8006378 <_printf_i+0x198>
 8006208:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800620c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006210:	e03a      	b.n	8006288 <_printf_i+0xa8>
 8006212:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006216:	2b15      	cmp	r3, #21
 8006218:	d8f6      	bhi.n	8006208 <_printf_i+0x28>
 800621a:	a101      	add	r1, pc, #4	@ (adr r1, 8006220 <_printf_i+0x40>)
 800621c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006220:	08006279 	.word	0x08006279
 8006224:	0800628d 	.word	0x0800628d
 8006228:	08006209 	.word	0x08006209
 800622c:	08006209 	.word	0x08006209
 8006230:	08006209 	.word	0x08006209
 8006234:	08006209 	.word	0x08006209
 8006238:	0800628d 	.word	0x0800628d
 800623c:	08006209 	.word	0x08006209
 8006240:	08006209 	.word	0x08006209
 8006244:	08006209 	.word	0x08006209
 8006248:	08006209 	.word	0x08006209
 800624c:	0800638b 	.word	0x0800638b
 8006250:	080062b7 	.word	0x080062b7
 8006254:	08006345 	.word	0x08006345
 8006258:	08006209 	.word	0x08006209
 800625c:	08006209 	.word	0x08006209
 8006260:	080063ad 	.word	0x080063ad
 8006264:	08006209 	.word	0x08006209
 8006268:	080062b7 	.word	0x080062b7
 800626c:	08006209 	.word	0x08006209
 8006270:	08006209 	.word	0x08006209
 8006274:	0800634d 	.word	0x0800634d
 8006278:	6833      	ldr	r3, [r6, #0]
 800627a:	1d1a      	adds	r2, r3, #4
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	6032      	str	r2, [r6, #0]
 8006280:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006284:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006288:	2301      	movs	r3, #1
 800628a:	e09c      	b.n	80063c6 <_printf_i+0x1e6>
 800628c:	6833      	ldr	r3, [r6, #0]
 800628e:	6820      	ldr	r0, [r4, #0]
 8006290:	1d19      	adds	r1, r3, #4
 8006292:	6031      	str	r1, [r6, #0]
 8006294:	0606      	lsls	r6, r0, #24
 8006296:	d501      	bpl.n	800629c <_printf_i+0xbc>
 8006298:	681d      	ldr	r5, [r3, #0]
 800629a:	e003      	b.n	80062a4 <_printf_i+0xc4>
 800629c:	0645      	lsls	r5, r0, #25
 800629e:	d5fb      	bpl.n	8006298 <_printf_i+0xb8>
 80062a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80062a4:	2d00      	cmp	r5, #0
 80062a6:	da03      	bge.n	80062b0 <_printf_i+0xd0>
 80062a8:	232d      	movs	r3, #45	@ 0x2d
 80062aa:	426d      	negs	r5, r5
 80062ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062b0:	4858      	ldr	r0, [pc, #352]	@ (8006414 <_printf_i+0x234>)
 80062b2:	230a      	movs	r3, #10
 80062b4:	e011      	b.n	80062da <_printf_i+0xfa>
 80062b6:	6821      	ldr	r1, [r4, #0]
 80062b8:	6833      	ldr	r3, [r6, #0]
 80062ba:	0608      	lsls	r0, r1, #24
 80062bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80062c0:	d402      	bmi.n	80062c8 <_printf_i+0xe8>
 80062c2:	0649      	lsls	r1, r1, #25
 80062c4:	bf48      	it	mi
 80062c6:	b2ad      	uxthmi	r5, r5
 80062c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80062ca:	4852      	ldr	r0, [pc, #328]	@ (8006414 <_printf_i+0x234>)
 80062cc:	6033      	str	r3, [r6, #0]
 80062ce:	bf14      	ite	ne
 80062d0:	230a      	movne	r3, #10
 80062d2:	2308      	moveq	r3, #8
 80062d4:	2100      	movs	r1, #0
 80062d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80062da:	6866      	ldr	r6, [r4, #4]
 80062dc:	60a6      	str	r6, [r4, #8]
 80062de:	2e00      	cmp	r6, #0
 80062e0:	db05      	blt.n	80062ee <_printf_i+0x10e>
 80062e2:	6821      	ldr	r1, [r4, #0]
 80062e4:	432e      	orrs	r6, r5
 80062e6:	f021 0104 	bic.w	r1, r1, #4
 80062ea:	6021      	str	r1, [r4, #0]
 80062ec:	d04b      	beq.n	8006386 <_printf_i+0x1a6>
 80062ee:	4616      	mov	r6, r2
 80062f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80062f4:	fb03 5711 	mls	r7, r3, r1, r5
 80062f8:	5dc7      	ldrb	r7, [r0, r7]
 80062fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80062fe:	462f      	mov	r7, r5
 8006300:	42bb      	cmp	r3, r7
 8006302:	460d      	mov	r5, r1
 8006304:	d9f4      	bls.n	80062f0 <_printf_i+0x110>
 8006306:	2b08      	cmp	r3, #8
 8006308:	d10b      	bne.n	8006322 <_printf_i+0x142>
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	07df      	lsls	r7, r3, #31
 800630e:	d508      	bpl.n	8006322 <_printf_i+0x142>
 8006310:	6923      	ldr	r3, [r4, #16]
 8006312:	6861      	ldr	r1, [r4, #4]
 8006314:	4299      	cmp	r1, r3
 8006316:	bfde      	ittt	le
 8006318:	2330      	movle	r3, #48	@ 0x30
 800631a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800631e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006322:	1b92      	subs	r2, r2, r6
 8006324:	6122      	str	r2, [r4, #16]
 8006326:	f8cd a000 	str.w	sl, [sp]
 800632a:	464b      	mov	r3, r9
 800632c:	aa03      	add	r2, sp, #12
 800632e:	4621      	mov	r1, r4
 8006330:	4640      	mov	r0, r8
 8006332:	f7ff fee7 	bl	8006104 <_printf_common>
 8006336:	3001      	adds	r0, #1
 8006338:	d14a      	bne.n	80063d0 <_printf_i+0x1f0>
 800633a:	f04f 30ff 	mov.w	r0, #4294967295
 800633e:	b004      	add	sp, #16
 8006340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006344:	6823      	ldr	r3, [r4, #0]
 8006346:	f043 0320 	orr.w	r3, r3, #32
 800634a:	6023      	str	r3, [r4, #0]
 800634c:	4832      	ldr	r0, [pc, #200]	@ (8006418 <_printf_i+0x238>)
 800634e:	2778      	movs	r7, #120	@ 0x78
 8006350:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006354:	6823      	ldr	r3, [r4, #0]
 8006356:	6831      	ldr	r1, [r6, #0]
 8006358:	061f      	lsls	r7, r3, #24
 800635a:	f851 5b04 	ldr.w	r5, [r1], #4
 800635e:	d402      	bmi.n	8006366 <_printf_i+0x186>
 8006360:	065f      	lsls	r7, r3, #25
 8006362:	bf48      	it	mi
 8006364:	b2ad      	uxthmi	r5, r5
 8006366:	6031      	str	r1, [r6, #0]
 8006368:	07d9      	lsls	r1, r3, #31
 800636a:	bf44      	itt	mi
 800636c:	f043 0320 	orrmi.w	r3, r3, #32
 8006370:	6023      	strmi	r3, [r4, #0]
 8006372:	b11d      	cbz	r5, 800637c <_printf_i+0x19c>
 8006374:	2310      	movs	r3, #16
 8006376:	e7ad      	b.n	80062d4 <_printf_i+0xf4>
 8006378:	4826      	ldr	r0, [pc, #152]	@ (8006414 <_printf_i+0x234>)
 800637a:	e7e9      	b.n	8006350 <_printf_i+0x170>
 800637c:	6823      	ldr	r3, [r4, #0]
 800637e:	f023 0320 	bic.w	r3, r3, #32
 8006382:	6023      	str	r3, [r4, #0]
 8006384:	e7f6      	b.n	8006374 <_printf_i+0x194>
 8006386:	4616      	mov	r6, r2
 8006388:	e7bd      	b.n	8006306 <_printf_i+0x126>
 800638a:	6833      	ldr	r3, [r6, #0]
 800638c:	6825      	ldr	r5, [r4, #0]
 800638e:	6961      	ldr	r1, [r4, #20]
 8006390:	1d18      	adds	r0, r3, #4
 8006392:	6030      	str	r0, [r6, #0]
 8006394:	062e      	lsls	r6, r5, #24
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	d501      	bpl.n	800639e <_printf_i+0x1be>
 800639a:	6019      	str	r1, [r3, #0]
 800639c:	e002      	b.n	80063a4 <_printf_i+0x1c4>
 800639e:	0668      	lsls	r0, r5, #25
 80063a0:	d5fb      	bpl.n	800639a <_printf_i+0x1ba>
 80063a2:	8019      	strh	r1, [r3, #0]
 80063a4:	2300      	movs	r3, #0
 80063a6:	6123      	str	r3, [r4, #16]
 80063a8:	4616      	mov	r6, r2
 80063aa:	e7bc      	b.n	8006326 <_printf_i+0x146>
 80063ac:	6833      	ldr	r3, [r6, #0]
 80063ae:	1d1a      	adds	r2, r3, #4
 80063b0:	6032      	str	r2, [r6, #0]
 80063b2:	681e      	ldr	r6, [r3, #0]
 80063b4:	6862      	ldr	r2, [r4, #4]
 80063b6:	2100      	movs	r1, #0
 80063b8:	4630      	mov	r0, r6
 80063ba:	f7f9 ffa9 	bl	8000310 <memchr>
 80063be:	b108      	cbz	r0, 80063c4 <_printf_i+0x1e4>
 80063c0:	1b80      	subs	r0, r0, r6
 80063c2:	6060      	str	r0, [r4, #4]
 80063c4:	6863      	ldr	r3, [r4, #4]
 80063c6:	6123      	str	r3, [r4, #16]
 80063c8:	2300      	movs	r3, #0
 80063ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063ce:	e7aa      	b.n	8006326 <_printf_i+0x146>
 80063d0:	6923      	ldr	r3, [r4, #16]
 80063d2:	4632      	mov	r2, r6
 80063d4:	4649      	mov	r1, r9
 80063d6:	4640      	mov	r0, r8
 80063d8:	47d0      	blx	sl
 80063da:	3001      	adds	r0, #1
 80063dc:	d0ad      	beq.n	800633a <_printf_i+0x15a>
 80063de:	6823      	ldr	r3, [r4, #0]
 80063e0:	079b      	lsls	r3, r3, #30
 80063e2:	d413      	bmi.n	800640c <_printf_i+0x22c>
 80063e4:	68e0      	ldr	r0, [r4, #12]
 80063e6:	9b03      	ldr	r3, [sp, #12]
 80063e8:	4298      	cmp	r0, r3
 80063ea:	bfb8      	it	lt
 80063ec:	4618      	movlt	r0, r3
 80063ee:	e7a6      	b.n	800633e <_printf_i+0x15e>
 80063f0:	2301      	movs	r3, #1
 80063f2:	4632      	mov	r2, r6
 80063f4:	4649      	mov	r1, r9
 80063f6:	4640      	mov	r0, r8
 80063f8:	47d0      	blx	sl
 80063fa:	3001      	adds	r0, #1
 80063fc:	d09d      	beq.n	800633a <_printf_i+0x15a>
 80063fe:	3501      	adds	r5, #1
 8006400:	68e3      	ldr	r3, [r4, #12]
 8006402:	9903      	ldr	r1, [sp, #12]
 8006404:	1a5b      	subs	r3, r3, r1
 8006406:	42ab      	cmp	r3, r5
 8006408:	dcf2      	bgt.n	80063f0 <_printf_i+0x210>
 800640a:	e7eb      	b.n	80063e4 <_printf_i+0x204>
 800640c:	2500      	movs	r5, #0
 800640e:	f104 0619 	add.w	r6, r4, #25
 8006412:	e7f5      	b.n	8006400 <_printf_i+0x220>
 8006414:	080084ee 	.word	0x080084ee
 8006418:	080084ff 	.word	0x080084ff

0800641c <std>:
 800641c:	2300      	movs	r3, #0
 800641e:	b510      	push	{r4, lr}
 8006420:	4604      	mov	r4, r0
 8006422:	e9c0 3300 	strd	r3, r3, [r0]
 8006426:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800642a:	6083      	str	r3, [r0, #8]
 800642c:	8181      	strh	r1, [r0, #12]
 800642e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006430:	81c2      	strh	r2, [r0, #14]
 8006432:	6183      	str	r3, [r0, #24]
 8006434:	4619      	mov	r1, r3
 8006436:	2208      	movs	r2, #8
 8006438:	305c      	adds	r0, #92	@ 0x5c
 800643a:	f000 f9f9 	bl	8006830 <memset>
 800643e:	4b0d      	ldr	r3, [pc, #52]	@ (8006474 <std+0x58>)
 8006440:	6263      	str	r3, [r4, #36]	@ 0x24
 8006442:	4b0d      	ldr	r3, [pc, #52]	@ (8006478 <std+0x5c>)
 8006444:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006446:	4b0d      	ldr	r3, [pc, #52]	@ (800647c <std+0x60>)
 8006448:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800644a:	4b0d      	ldr	r3, [pc, #52]	@ (8006480 <std+0x64>)
 800644c:	6323      	str	r3, [r4, #48]	@ 0x30
 800644e:	4b0d      	ldr	r3, [pc, #52]	@ (8006484 <std+0x68>)
 8006450:	6224      	str	r4, [r4, #32]
 8006452:	429c      	cmp	r4, r3
 8006454:	d006      	beq.n	8006464 <std+0x48>
 8006456:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800645a:	4294      	cmp	r4, r2
 800645c:	d002      	beq.n	8006464 <std+0x48>
 800645e:	33d0      	adds	r3, #208	@ 0xd0
 8006460:	429c      	cmp	r4, r3
 8006462:	d105      	bne.n	8006470 <std+0x54>
 8006464:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006468:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800646c:	f000 ba5c 	b.w	8006928 <__retarget_lock_init_recursive>
 8006470:	bd10      	pop	{r4, pc}
 8006472:	bf00      	nop
 8006474:	08006681 	.word	0x08006681
 8006478:	080066a3 	.word	0x080066a3
 800647c:	080066db 	.word	0x080066db
 8006480:	080066ff 	.word	0x080066ff
 8006484:	24000330 	.word	0x24000330

08006488 <stdio_exit_handler>:
 8006488:	4a02      	ldr	r2, [pc, #8]	@ (8006494 <stdio_exit_handler+0xc>)
 800648a:	4903      	ldr	r1, [pc, #12]	@ (8006498 <stdio_exit_handler+0x10>)
 800648c:	4803      	ldr	r0, [pc, #12]	@ (800649c <stdio_exit_handler+0x14>)
 800648e:	f000 b869 	b.w	8006564 <_fwalk_sglue>
 8006492:	bf00      	nop
 8006494:	24000010 	.word	0x24000010
 8006498:	0800817d 	.word	0x0800817d
 800649c:	24000020 	.word	0x24000020

080064a0 <cleanup_stdio>:
 80064a0:	6841      	ldr	r1, [r0, #4]
 80064a2:	4b0c      	ldr	r3, [pc, #48]	@ (80064d4 <cleanup_stdio+0x34>)
 80064a4:	4299      	cmp	r1, r3
 80064a6:	b510      	push	{r4, lr}
 80064a8:	4604      	mov	r4, r0
 80064aa:	d001      	beq.n	80064b0 <cleanup_stdio+0x10>
 80064ac:	f001 fe66 	bl	800817c <_fflush_r>
 80064b0:	68a1      	ldr	r1, [r4, #8]
 80064b2:	4b09      	ldr	r3, [pc, #36]	@ (80064d8 <cleanup_stdio+0x38>)
 80064b4:	4299      	cmp	r1, r3
 80064b6:	d002      	beq.n	80064be <cleanup_stdio+0x1e>
 80064b8:	4620      	mov	r0, r4
 80064ba:	f001 fe5f 	bl	800817c <_fflush_r>
 80064be:	68e1      	ldr	r1, [r4, #12]
 80064c0:	4b06      	ldr	r3, [pc, #24]	@ (80064dc <cleanup_stdio+0x3c>)
 80064c2:	4299      	cmp	r1, r3
 80064c4:	d004      	beq.n	80064d0 <cleanup_stdio+0x30>
 80064c6:	4620      	mov	r0, r4
 80064c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064cc:	f001 be56 	b.w	800817c <_fflush_r>
 80064d0:	bd10      	pop	{r4, pc}
 80064d2:	bf00      	nop
 80064d4:	24000330 	.word	0x24000330
 80064d8:	24000398 	.word	0x24000398
 80064dc:	24000400 	.word	0x24000400

080064e0 <global_stdio_init.part.0>:
 80064e0:	b510      	push	{r4, lr}
 80064e2:	4b0b      	ldr	r3, [pc, #44]	@ (8006510 <global_stdio_init.part.0+0x30>)
 80064e4:	4c0b      	ldr	r4, [pc, #44]	@ (8006514 <global_stdio_init.part.0+0x34>)
 80064e6:	4a0c      	ldr	r2, [pc, #48]	@ (8006518 <global_stdio_init.part.0+0x38>)
 80064e8:	601a      	str	r2, [r3, #0]
 80064ea:	4620      	mov	r0, r4
 80064ec:	2200      	movs	r2, #0
 80064ee:	2104      	movs	r1, #4
 80064f0:	f7ff ff94 	bl	800641c <std>
 80064f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80064f8:	2201      	movs	r2, #1
 80064fa:	2109      	movs	r1, #9
 80064fc:	f7ff ff8e 	bl	800641c <std>
 8006500:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006504:	2202      	movs	r2, #2
 8006506:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800650a:	2112      	movs	r1, #18
 800650c:	f7ff bf86 	b.w	800641c <std>
 8006510:	24000468 	.word	0x24000468
 8006514:	24000330 	.word	0x24000330
 8006518:	08006489 	.word	0x08006489

0800651c <__sfp_lock_acquire>:
 800651c:	4801      	ldr	r0, [pc, #4]	@ (8006524 <__sfp_lock_acquire+0x8>)
 800651e:	f000 ba04 	b.w	800692a <__retarget_lock_acquire_recursive>
 8006522:	bf00      	nop
 8006524:	24000471 	.word	0x24000471

08006528 <__sfp_lock_release>:
 8006528:	4801      	ldr	r0, [pc, #4]	@ (8006530 <__sfp_lock_release+0x8>)
 800652a:	f000 b9ff 	b.w	800692c <__retarget_lock_release_recursive>
 800652e:	bf00      	nop
 8006530:	24000471 	.word	0x24000471

08006534 <__sinit>:
 8006534:	b510      	push	{r4, lr}
 8006536:	4604      	mov	r4, r0
 8006538:	f7ff fff0 	bl	800651c <__sfp_lock_acquire>
 800653c:	6a23      	ldr	r3, [r4, #32]
 800653e:	b11b      	cbz	r3, 8006548 <__sinit+0x14>
 8006540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006544:	f7ff bff0 	b.w	8006528 <__sfp_lock_release>
 8006548:	4b04      	ldr	r3, [pc, #16]	@ (800655c <__sinit+0x28>)
 800654a:	6223      	str	r3, [r4, #32]
 800654c:	4b04      	ldr	r3, [pc, #16]	@ (8006560 <__sinit+0x2c>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d1f5      	bne.n	8006540 <__sinit+0xc>
 8006554:	f7ff ffc4 	bl	80064e0 <global_stdio_init.part.0>
 8006558:	e7f2      	b.n	8006540 <__sinit+0xc>
 800655a:	bf00      	nop
 800655c:	080064a1 	.word	0x080064a1
 8006560:	24000468 	.word	0x24000468

08006564 <_fwalk_sglue>:
 8006564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006568:	4607      	mov	r7, r0
 800656a:	4688      	mov	r8, r1
 800656c:	4614      	mov	r4, r2
 800656e:	2600      	movs	r6, #0
 8006570:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006574:	f1b9 0901 	subs.w	r9, r9, #1
 8006578:	d505      	bpl.n	8006586 <_fwalk_sglue+0x22>
 800657a:	6824      	ldr	r4, [r4, #0]
 800657c:	2c00      	cmp	r4, #0
 800657e:	d1f7      	bne.n	8006570 <_fwalk_sglue+0xc>
 8006580:	4630      	mov	r0, r6
 8006582:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006586:	89ab      	ldrh	r3, [r5, #12]
 8006588:	2b01      	cmp	r3, #1
 800658a:	d907      	bls.n	800659c <_fwalk_sglue+0x38>
 800658c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006590:	3301      	adds	r3, #1
 8006592:	d003      	beq.n	800659c <_fwalk_sglue+0x38>
 8006594:	4629      	mov	r1, r5
 8006596:	4638      	mov	r0, r7
 8006598:	47c0      	blx	r8
 800659a:	4306      	orrs	r6, r0
 800659c:	3568      	adds	r5, #104	@ 0x68
 800659e:	e7e9      	b.n	8006574 <_fwalk_sglue+0x10>

080065a0 <iprintf>:
 80065a0:	b40f      	push	{r0, r1, r2, r3}
 80065a2:	b507      	push	{r0, r1, r2, lr}
 80065a4:	4906      	ldr	r1, [pc, #24]	@ (80065c0 <iprintf+0x20>)
 80065a6:	ab04      	add	r3, sp, #16
 80065a8:	6808      	ldr	r0, [r1, #0]
 80065aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80065ae:	6881      	ldr	r1, [r0, #8]
 80065b0:	9301      	str	r3, [sp, #4]
 80065b2:	f001 fc47 	bl	8007e44 <_vfiprintf_r>
 80065b6:	b003      	add	sp, #12
 80065b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80065bc:	b004      	add	sp, #16
 80065be:	4770      	bx	lr
 80065c0:	2400001c 	.word	0x2400001c

080065c4 <_puts_r>:
 80065c4:	6a03      	ldr	r3, [r0, #32]
 80065c6:	b570      	push	{r4, r5, r6, lr}
 80065c8:	6884      	ldr	r4, [r0, #8]
 80065ca:	4605      	mov	r5, r0
 80065cc:	460e      	mov	r6, r1
 80065ce:	b90b      	cbnz	r3, 80065d4 <_puts_r+0x10>
 80065d0:	f7ff ffb0 	bl	8006534 <__sinit>
 80065d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80065d6:	07db      	lsls	r3, r3, #31
 80065d8:	d405      	bmi.n	80065e6 <_puts_r+0x22>
 80065da:	89a3      	ldrh	r3, [r4, #12]
 80065dc:	0598      	lsls	r0, r3, #22
 80065de:	d402      	bmi.n	80065e6 <_puts_r+0x22>
 80065e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065e2:	f000 f9a2 	bl	800692a <__retarget_lock_acquire_recursive>
 80065e6:	89a3      	ldrh	r3, [r4, #12]
 80065e8:	0719      	lsls	r1, r3, #28
 80065ea:	d502      	bpl.n	80065f2 <_puts_r+0x2e>
 80065ec:	6923      	ldr	r3, [r4, #16]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d135      	bne.n	800665e <_puts_r+0x9a>
 80065f2:	4621      	mov	r1, r4
 80065f4:	4628      	mov	r0, r5
 80065f6:	f000 f8c5 	bl	8006784 <__swsetup_r>
 80065fa:	b380      	cbz	r0, 800665e <_puts_r+0x9a>
 80065fc:	f04f 35ff 	mov.w	r5, #4294967295
 8006600:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006602:	07da      	lsls	r2, r3, #31
 8006604:	d405      	bmi.n	8006612 <_puts_r+0x4e>
 8006606:	89a3      	ldrh	r3, [r4, #12]
 8006608:	059b      	lsls	r3, r3, #22
 800660a:	d402      	bmi.n	8006612 <_puts_r+0x4e>
 800660c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800660e:	f000 f98d 	bl	800692c <__retarget_lock_release_recursive>
 8006612:	4628      	mov	r0, r5
 8006614:	bd70      	pop	{r4, r5, r6, pc}
 8006616:	2b00      	cmp	r3, #0
 8006618:	da04      	bge.n	8006624 <_puts_r+0x60>
 800661a:	69a2      	ldr	r2, [r4, #24]
 800661c:	429a      	cmp	r2, r3
 800661e:	dc17      	bgt.n	8006650 <_puts_r+0x8c>
 8006620:	290a      	cmp	r1, #10
 8006622:	d015      	beq.n	8006650 <_puts_r+0x8c>
 8006624:	6823      	ldr	r3, [r4, #0]
 8006626:	1c5a      	adds	r2, r3, #1
 8006628:	6022      	str	r2, [r4, #0]
 800662a:	7019      	strb	r1, [r3, #0]
 800662c:	68a3      	ldr	r3, [r4, #8]
 800662e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006632:	3b01      	subs	r3, #1
 8006634:	60a3      	str	r3, [r4, #8]
 8006636:	2900      	cmp	r1, #0
 8006638:	d1ed      	bne.n	8006616 <_puts_r+0x52>
 800663a:	2b00      	cmp	r3, #0
 800663c:	da11      	bge.n	8006662 <_puts_r+0x9e>
 800663e:	4622      	mov	r2, r4
 8006640:	210a      	movs	r1, #10
 8006642:	4628      	mov	r0, r5
 8006644:	f000 f85f 	bl	8006706 <__swbuf_r>
 8006648:	3001      	adds	r0, #1
 800664a:	d0d7      	beq.n	80065fc <_puts_r+0x38>
 800664c:	250a      	movs	r5, #10
 800664e:	e7d7      	b.n	8006600 <_puts_r+0x3c>
 8006650:	4622      	mov	r2, r4
 8006652:	4628      	mov	r0, r5
 8006654:	f000 f857 	bl	8006706 <__swbuf_r>
 8006658:	3001      	adds	r0, #1
 800665a:	d1e7      	bne.n	800662c <_puts_r+0x68>
 800665c:	e7ce      	b.n	80065fc <_puts_r+0x38>
 800665e:	3e01      	subs	r6, #1
 8006660:	e7e4      	b.n	800662c <_puts_r+0x68>
 8006662:	6823      	ldr	r3, [r4, #0]
 8006664:	1c5a      	adds	r2, r3, #1
 8006666:	6022      	str	r2, [r4, #0]
 8006668:	220a      	movs	r2, #10
 800666a:	701a      	strb	r2, [r3, #0]
 800666c:	e7ee      	b.n	800664c <_puts_r+0x88>
	...

08006670 <puts>:
 8006670:	4b02      	ldr	r3, [pc, #8]	@ (800667c <puts+0xc>)
 8006672:	4601      	mov	r1, r0
 8006674:	6818      	ldr	r0, [r3, #0]
 8006676:	f7ff bfa5 	b.w	80065c4 <_puts_r>
 800667a:	bf00      	nop
 800667c:	2400001c 	.word	0x2400001c

08006680 <__sread>:
 8006680:	b510      	push	{r4, lr}
 8006682:	460c      	mov	r4, r1
 8006684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006688:	f000 f900 	bl	800688c <_read_r>
 800668c:	2800      	cmp	r0, #0
 800668e:	bfab      	itete	ge
 8006690:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006692:	89a3      	ldrhlt	r3, [r4, #12]
 8006694:	181b      	addge	r3, r3, r0
 8006696:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800669a:	bfac      	ite	ge
 800669c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800669e:	81a3      	strhlt	r3, [r4, #12]
 80066a0:	bd10      	pop	{r4, pc}

080066a2 <__swrite>:
 80066a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066a6:	461f      	mov	r7, r3
 80066a8:	898b      	ldrh	r3, [r1, #12]
 80066aa:	05db      	lsls	r3, r3, #23
 80066ac:	4605      	mov	r5, r0
 80066ae:	460c      	mov	r4, r1
 80066b0:	4616      	mov	r6, r2
 80066b2:	d505      	bpl.n	80066c0 <__swrite+0x1e>
 80066b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066b8:	2302      	movs	r3, #2
 80066ba:	2200      	movs	r2, #0
 80066bc:	f000 f8d4 	bl	8006868 <_lseek_r>
 80066c0:	89a3      	ldrh	r3, [r4, #12]
 80066c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066ca:	81a3      	strh	r3, [r4, #12]
 80066cc:	4632      	mov	r2, r6
 80066ce:	463b      	mov	r3, r7
 80066d0:	4628      	mov	r0, r5
 80066d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066d6:	f000 b8eb 	b.w	80068b0 <_write_r>

080066da <__sseek>:
 80066da:	b510      	push	{r4, lr}
 80066dc:	460c      	mov	r4, r1
 80066de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066e2:	f000 f8c1 	bl	8006868 <_lseek_r>
 80066e6:	1c43      	adds	r3, r0, #1
 80066e8:	89a3      	ldrh	r3, [r4, #12]
 80066ea:	bf15      	itete	ne
 80066ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80066ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80066f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80066f6:	81a3      	strheq	r3, [r4, #12]
 80066f8:	bf18      	it	ne
 80066fa:	81a3      	strhne	r3, [r4, #12]
 80066fc:	bd10      	pop	{r4, pc}

080066fe <__sclose>:
 80066fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006702:	f000 b8a1 	b.w	8006848 <_close_r>

08006706 <__swbuf_r>:
 8006706:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006708:	460e      	mov	r6, r1
 800670a:	4614      	mov	r4, r2
 800670c:	4605      	mov	r5, r0
 800670e:	b118      	cbz	r0, 8006718 <__swbuf_r+0x12>
 8006710:	6a03      	ldr	r3, [r0, #32]
 8006712:	b90b      	cbnz	r3, 8006718 <__swbuf_r+0x12>
 8006714:	f7ff ff0e 	bl	8006534 <__sinit>
 8006718:	69a3      	ldr	r3, [r4, #24]
 800671a:	60a3      	str	r3, [r4, #8]
 800671c:	89a3      	ldrh	r3, [r4, #12]
 800671e:	071a      	lsls	r2, r3, #28
 8006720:	d501      	bpl.n	8006726 <__swbuf_r+0x20>
 8006722:	6923      	ldr	r3, [r4, #16]
 8006724:	b943      	cbnz	r3, 8006738 <__swbuf_r+0x32>
 8006726:	4621      	mov	r1, r4
 8006728:	4628      	mov	r0, r5
 800672a:	f000 f82b 	bl	8006784 <__swsetup_r>
 800672e:	b118      	cbz	r0, 8006738 <__swbuf_r+0x32>
 8006730:	f04f 37ff 	mov.w	r7, #4294967295
 8006734:	4638      	mov	r0, r7
 8006736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006738:	6823      	ldr	r3, [r4, #0]
 800673a:	6922      	ldr	r2, [r4, #16]
 800673c:	1a98      	subs	r0, r3, r2
 800673e:	6963      	ldr	r3, [r4, #20]
 8006740:	b2f6      	uxtb	r6, r6
 8006742:	4283      	cmp	r3, r0
 8006744:	4637      	mov	r7, r6
 8006746:	dc05      	bgt.n	8006754 <__swbuf_r+0x4e>
 8006748:	4621      	mov	r1, r4
 800674a:	4628      	mov	r0, r5
 800674c:	f001 fd16 	bl	800817c <_fflush_r>
 8006750:	2800      	cmp	r0, #0
 8006752:	d1ed      	bne.n	8006730 <__swbuf_r+0x2a>
 8006754:	68a3      	ldr	r3, [r4, #8]
 8006756:	3b01      	subs	r3, #1
 8006758:	60a3      	str	r3, [r4, #8]
 800675a:	6823      	ldr	r3, [r4, #0]
 800675c:	1c5a      	adds	r2, r3, #1
 800675e:	6022      	str	r2, [r4, #0]
 8006760:	701e      	strb	r6, [r3, #0]
 8006762:	6962      	ldr	r2, [r4, #20]
 8006764:	1c43      	adds	r3, r0, #1
 8006766:	429a      	cmp	r2, r3
 8006768:	d004      	beq.n	8006774 <__swbuf_r+0x6e>
 800676a:	89a3      	ldrh	r3, [r4, #12]
 800676c:	07db      	lsls	r3, r3, #31
 800676e:	d5e1      	bpl.n	8006734 <__swbuf_r+0x2e>
 8006770:	2e0a      	cmp	r6, #10
 8006772:	d1df      	bne.n	8006734 <__swbuf_r+0x2e>
 8006774:	4621      	mov	r1, r4
 8006776:	4628      	mov	r0, r5
 8006778:	f001 fd00 	bl	800817c <_fflush_r>
 800677c:	2800      	cmp	r0, #0
 800677e:	d0d9      	beq.n	8006734 <__swbuf_r+0x2e>
 8006780:	e7d6      	b.n	8006730 <__swbuf_r+0x2a>
	...

08006784 <__swsetup_r>:
 8006784:	b538      	push	{r3, r4, r5, lr}
 8006786:	4b29      	ldr	r3, [pc, #164]	@ (800682c <__swsetup_r+0xa8>)
 8006788:	4605      	mov	r5, r0
 800678a:	6818      	ldr	r0, [r3, #0]
 800678c:	460c      	mov	r4, r1
 800678e:	b118      	cbz	r0, 8006798 <__swsetup_r+0x14>
 8006790:	6a03      	ldr	r3, [r0, #32]
 8006792:	b90b      	cbnz	r3, 8006798 <__swsetup_r+0x14>
 8006794:	f7ff fece 	bl	8006534 <__sinit>
 8006798:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800679c:	0719      	lsls	r1, r3, #28
 800679e:	d422      	bmi.n	80067e6 <__swsetup_r+0x62>
 80067a0:	06da      	lsls	r2, r3, #27
 80067a2:	d407      	bmi.n	80067b4 <__swsetup_r+0x30>
 80067a4:	2209      	movs	r2, #9
 80067a6:	602a      	str	r2, [r5, #0]
 80067a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067ac:	81a3      	strh	r3, [r4, #12]
 80067ae:	f04f 30ff 	mov.w	r0, #4294967295
 80067b2:	e033      	b.n	800681c <__swsetup_r+0x98>
 80067b4:	0758      	lsls	r0, r3, #29
 80067b6:	d512      	bpl.n	80067de <__swsetup_r+0x5a>
 80067b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80067ba:	b141      	cbz	r1, 80067ce <__swsetup_r+0x4a>
 80067bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80067c0:	4299      	cmp	r1, r3
 80067c2:	d002      	beq.n	80067ca <__swsetup_r+0x46>
 80067c4:	4628      	mov	r0, r5
 80067c6:	f000 fe99 	bl	80074fc <_free_r>
 80067ca:	2300      	movs	r3, #0
 80067cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80067ce:	89a3      	ldrh	r3, [r4, #12]
 80067d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80067d4:	81a3      	strh	r3, [r4, #12]
 80067d6:	2300      	movs	r3, #0
 80067d8:	6063      	str	r3, [r4, #4]
 80067da:	6923      	ldr	r3, [r4, #16]
 80067dc:	6023      	str	r3, [r4, #0]
 80067de:	89a3      	ldrh	r3, [r4, #12]
 80067e0:	f043 0308 	orr.w	r3, r3, #8
 80067e4:	81a3      	strh	r3, [r4, #12]
 80067e6:	6923      	ldr	r3, [r4, #16]
 80067e8:	b94b      	cbnz	r3, 80067fe <__swsetup_r+0x7a>
 80067ea:	89a3      	ldrh	r3, [r4, #12]
 80067ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80067f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067f4:	d003      	beq.n	80067fe <__swsetup_r+0x7a>
 80067f6:	4621      	mov	r1, r4
 80067f8:	4628      	mov	r0, r5
 80067fa:	f001 fd0d 	bl	8008218 <__smakebuf_r>
 80067fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006802:	f013 0201 	ands.w	r2, r3, #1
 8006806:	d00a      	beq.n	800681e <__swsetup_r+0x9a>
 8006808:	2200      	movs	r2, #0
 800680a:	60a2      	str	r2, [r4, #8]
 800680c:	6962      	ldr	r2, [r4, #20]
 800680e:	4252      	negs	r2, r2
 8006810:	61a2      	str	r2, [r4, #24]
 8006812:	6922      	ldr	r2, [r4, #16]
 8006814:	b942      	cbnz	r2, 8006828 <__swsetup_r+0xa4>
 8006816:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800681a:	d1c5      	bne.n	80067a8 <__swsetup_r+0x24>
 800681c:	bd38      	pop	{r3, r4, r5, pc}
 800681e:	0799      	lsls	r1, r3, #30
 8006820:	bf58      	it	pl
 8006822:	6962      	ldrpl	r2, [r4, #20]
 8006824:	60a2      	str	r2, [r4, #8]
 8006826:	e7f4      	b.n	8006812 <__swsetup_r+0x8e>
 8006828:	2000      	movs	r0, #0
 800682a:	e7f7      	b.n	800681c <__swsetup_r+0x98>
 800682c:	2400001c 	.word	0x2400001c

08006830 <memset>:
 8006830:	4402      	add	r2, r0
 8006832:	4603      	mov	r3, r0
 8006834:	4293      	cmp	r3, r2
 8006836:	d100      	bne.n	800683a <memset+0xa>
 8006838:	4770      	bx	lr
 800683a:	f803 1b01 	strb.w	r1, [r3], #1
 800683e:	e7f9      	b.n	8006834 <memset+0x4>

08006840 <_localeconv_r>:
 8006840:	4800      	ldr	r0, [pc, #0]	@ (8006844 <_localeconv_r+0x4>)
 8006842:	4770      	bx	lr
 8006844:	2400015c 	.word	0x2400015c

08006848 <_close_r>:
 8006848:	b538      	push	{r3, r4, r5, lr}
 800684a:	4d06      	ldr	r5, [pc, #24]	@ (8006864 <_close_r+0x1c>)
 800684c:	2300      	movs	r3, #0
 800684e:	4604      	mov	r4, r0
 8006850:	4608      	mov	r0, r1
 8006852:	602b      	str	r3, [r5, #0]
 8006854:	f7fa fb6a 	bl	8000f2c <_close>
 8006858:	1c43      	adds	r3, r0, #1
 800685a:	d102      	bne.n	8006862 <_close_r+0x1a>
 800685c:	682b      	ldr	r3, [r5, #0]
 800685e:	b103      	cbz	r3, 8006862 <_close_r+0x1a>
 8006860:	6023      	str	r3, [r4, #0]
 8006862:	bd38      	pop	{r3, r4, r5, pc}
 8006864:	2400046c 	.word	0x2400046c

08006868 <_lseek_r>:
 8006868:	b538      	push	{r3, r4, r5, lr}
 800686a:	4d07      	ldr	r5, [pc, #28]	@ (8006888 <_lseek_r+0x20>)
 800686c:	4604      	mov	r4, r0
 800686e:	4608      	mov	r0, r1
 8006870:	4611      	mov	r1, r2
 8006872:	2200      	movs	r2, #0
 8006874:	602a      	str	r2, [r5, #0]
 8006876:	461a      	mov	r2, r3
 8006878:	f7fa fb7f 	bl	8000f7a <_lseek>
 800687c:	1c43      	adds	r3, r0, #1
 800687e:	d102      	bne.n	8006886 <_lseek_r+0x1e>
 8006880:	682b      	ldr	r3, [r5, #0]
 8006882:	b103      	cbz	r3, 8006886 <_lseek_r+0x1e>
 8006884:	6023      	str	r3, [r4, #0]
 8006886:	bd38      	pop	{r3, r4, r5, pc}
 8006888:	2400046c 	.word	0x2400046c

0800688c <_read_r>:
 800688c:	b538      	push	{r3, r4, r5, lr}
 800688e:	4d07      	ldr	r5, [pc, #28]	@ (80068ac <_read_r+0x20>)
 8006890:	4604      	mov	r4, r0
 8006892:	4608      	mov	r0, r1
 8006894:	4611      	mov	r1, r2
 8006896:	2200      	movs	r2, #0
 8006898:	602a      	str	r2, [r5, #0]
 800689a:	461a      	mov	r2, r3
 800689c:	f7fa fb0d 	bl	8000eba <_read>
 80068a0:	1c43      	adds	r3, r0, #1
 80068a2:	d102      	bne.n	80068aa <_read_r+0x1e>
 80068a4:	682b      	ldr	r3, [r5, #0]
 80068a6:	b103      	cbz	r3, 80068aa <_read_r+0x1e>
 80068a8:	6023      	str	r3, [r4, #0]
 80068aa:	bd38      	pop	{r3, r4, r5, pc}
 80068ac:	2400046c 	.word	0x2400046c

080068b0 <_write_r>:
 80068b0:	b538      	push	{r3, r4, r5, lr}
 80068b2:	4d07      	ldr	r5, [pc, #28]	@ (80068d0 <_write_r+0x20>)
 80068b4:	4604      	mov	r4, r0
 80068b6:	4608      	mov	r0, r1
 80068b8:	4611      	mov	r1, r2
 80068ba:	2200      	movs	r2, #0
 80068bc:	602a      	str	r2, [r5, #0]
 80068be:	461a      	mov	r2, r3
 80068c0:	f7fa fb18 	bl	8000ef4 <_write>
 80068c4:	1c43      	adds	r3, r0, #1
 80068c6:	d102      	bne.n	80068ce <_write_r+0x1e>
 80068c8:	682b      	ldr	r3, [r5, #0]
 80068ca:	b103      	cbz	r3, 80068ce <_write_r+0x1e>
 80068cc:	6023      	str	r3, [r4, #0]
 80068ce:	bd38      	pop	{r3, r4, r5, pc}
 80068d0:	2400046c 	.word	0x2400046c

080068d4 <__errno>:
 80068d4:	4b01      	ldr	r3, [pc, #4]	@ (80068dc <__errno+0x8>)
 80068d6:	6818      	ldr	r0, [r3, #0]
 80068d8:	4770      	bx	lr
 80068da:	bf00      	nop
 80068dc:	2400001c 	.word	0x2400001c

080068e0 <__libc_init_array>:
 80068e0:	b570      	push	{r4, r5, r6, lr}
 80068e2:	4d0d      	ldr	r5, [pc, #52]	@ (8006918 <__libc_init_array+0x38>)
 80068e4:	4c0d      	ldr	r4, [pc, #52]	@ (800691c <__libc_init_array+0x3c>)
 80068e6:	1b64      	subs	r4, r4, r5
 80068e8:	10a4      	asrs	r4, r4, #2
 80068ea:	2600      	movs	r6, #0
 80068ec:	42a6      	cmp	r6, r4
 80068ee:	d109      	bne.n	8006904 <__libc_init_array+0x24>
 80068f0:	4d0b      	ldr	r5, [pc, #44]	@ (8006920 <__libc_init_array+0x40>)
 80068f2:	4c0c      	ldr	r4, [pc, #48]	@ (8006924 <__libc_init_array+0x44>)
 80068f4:	f001 fdbc 	bl	8008470 <_init>
 80068f8:	1b64      	subs	r4, r4, r5
 80068fa:	10a4      	asrs	r4, r4, #2
 80068fc:	2600      	movs	r6, #0
 80068fe:	42a6      	cmp	r6, r4
 8006900:	d105      	bne.n	800690e <__libc_init_array+0x2e>
 8006902:	bd70      	pop	{r4, r5, r6, pc}
 8006904:	f855 3b04 	ldr.w	r3, [r5], #4
 8006908:	4798      	blx	r3
 800690a:	3601      	adds	r6, #1
 800690c:	e7ee      	b.n	80068ec <__libc_init_array+0xc>
 800690e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006912:	4798      	blx	r3
 8006914:	3601      	adds	r6, #1
 8006916:	e7f2      	b.n	80068fe <__libc_init_array+0x1e>
 8006918:	0800885c 	.word	0x0800885c
 800691c:	0800885c 	.word	0x0800885c
 8006920:	0800885c 	.word	0x0800885c
 8006924:	08008860 	.word	0x08008860

08006928 <__retarget_lock_init_recursive>:
 8006928:	4770      	bx	lr

0800692a <__retarget_lock_acquire_recursive>:
 800692a:	4770      	bx	lr

0800692c <__retarget_lock_release_recursive>:
 800692c:	4770      	bx	lr

0800692e <quorem>:
 800692e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006932:	6903      	ldr	r3, [r0, #16]
 8006934:	690c      	ldr	r4, [r1, #16]
 8006936:	42a3      	cmp	r3, r4
 8006938:	4607      	mov	r7, r0
 800693a:	db7e      	blt.n	8006a3a <quorem+0x10c>
 800693c:	3c01      	subs	r4, #1
 800693e:	f101 0814 	add.w	r8, r1, #20
 8006942:	00a3      	lsls	r3, r4, #2
 8006944:	f100 0514 	add.w	r5, r0, #20
 8006948:	9300      	str	r3, [sp, #0]
 800694a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800694e:	9301      	str	r3, [sp, #4]
 8006950:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006954:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006958:	3301      	adds	r3, #1
 800695a:	429a      	cmp	r2, r3
 800695c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006960:	fbb2 f6f3 	udiv	r6, r2, r3
 8006964:	d32e      	bcc.n	80069c4 <quorem+0x96>
 8006966:	f04f 0a00 	mov.w	sl, #0
 800696a:	46c4      	mov	ip, r8
 800696c:	46ae      	mov	lr, r5
 800696e:	46d3      	mov	fp, sl
 8006970:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006974:	b298      	uxth	r0, r3
 8006976:	fb06 a000 	mla	r0, r6, r0, sl
 800697a:	0c02      	lsrs	r2, r0, #16
 800697c:	0c1b      	lsrs	r3, r3, #16
 800697e:	fb06 2303 	mla	r3, r6, r3, r2
 8006982:	f8de 2000 	ldr.w	r2, [lr]
 8006986:	b280      	uxth	r0, r0
 8006988:	b292      	uxth	r2, r2
 800698a:	1a12      	subs	r2, r2, r0
 800698c:	445a      	add	r2, fp
 800698e:	f8de 0000 	ldr.w	r0, [lr]
 8006992:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006996:	b29b      	uxth	r3, r3
 8006998:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800699c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80069a0:	b292      	uxth	r2, r2
 80069a2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80069a6:	45e1      	cmp	r9, ip
 80069a8:	f84e 2b04 	str.w	r2, [lr], #4
 80069ac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80069b0:	d2de      	bcs.n	8006970 <quorem+0x42>
 80069b2:	9b00      	ldr	r3, [sp, #0]
 80069b4:	58eb      	ldr	r3, [r5, r3]
 80069b6:	b92b      	cbnz	r3, 80069c4 <quorem+0x96>
 80069b8:	9b01      	ldr	r3, [sp, #4]
 80069ba:	3b04      	subs	r3, #4
 80069bc:	429d      	cmp	r5, r3
 80069be:	461a      	mov	r2, r3
 80069c0:	d32f      	bcc.n	8006a22 <quorem+0xf4>
 80069c2:	613c      	str	r4, [r7, #16]
 80069c4:	4638      	mov	r0, r7
 80069c6:	f001 f90b 	bl	8007be0 <__mcmp>
 80069ca:	2800      	cmp	r0, #0
 80069cc:	db25      	blt.n	8006a1a <quorem+0xec>
 80069ce:	4629      	mov	r1, r5
 80069d0:	2000      	movs	r0, #0
 80069d2:	f858 2b04 	ldr.w	r2, [r8], #4
 80069d6:	f8d1 c000 	ldr.w	ip, [r1]
 80069da:	fa1f fe82 	uxth.w	lr, r2
 80069de:	fa1f f38c 	uxth.w	r3, ip
 80069e2:	eba3 030e 	sub.w	r3, r3, lr
 80069e6:	4403      	add	r3, r0
 80069e8:	0c12      	lsrs	r2, r2, #16
 80069ea:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80069ee:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069f8:	45c1      	cmp	r9, r8
 80069fa:	f841 3b04 	str.w	r3, [r1], #4
 80069fe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a02:	d2e6      	bcs.n	80069d2 <quorem+0xa4>
 8006a04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a0c:	b922      	cbnz	r2, 8006a18 <quorem+0xea>
 8006a0e:	3b04      	subs	r3, #4
 8006a10:	429d      	cmp	r5, r3
 8006a12:	461a      	mov	r2, r3
 8006a14:	d30b      	bcc.n	8006a2e <quorem+0x100>
 8006a16:	613c      	str	r4, [r7, #16]
 8006a18:	3601      	adds	r6, #1
 8006a1a:	4630      	mov	r0, r6
 8006a1c:	b003      	add	sp, #12
 8006a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a22:	6812      	ldr	r2, [r2, #0]
 8006a24:	3b04      	subs	r3, #4
 8006a26:	2a00      	cmp	r2, #0
 8006a28:	d1cb      	bne.n	80069c2 <quorem+0x94>
 8006a2a:	3c01      	subs	r4, #1
 8006a2c:	e7c6      	b.n	80069bc <quorem+0x8e>
 8006a2e:	6812      	ldr	r2, [r2, #0]
 8006a30:	3b04      	subs	r3, #4
 8006a32:	2a00      	cmp	r2, #0
 8006a34:	d1ef      	bne.n	8006a16 <quorem+0xe8>
 8006a36:	3c01      	subs	r4, #1
 8006a38:	e7ea      	b.n	8006a10 <quorem+0xe2>
 8006a3a:	2000      	movs	r0, #0
 8006a3c:	e7ee      	b.n	8006a1c <quorem+0xee>
	...

08006a40 <_dtoa_r>:
 8006a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a44:	ed2d 8b02 	vpush	{d8}
 8006a48:	69c7      	ldr	r7, [r0, #28]
 8006a4a:	b091      	sub	sp, #68	@ 0x44
 8006a4c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006a50:	ec55 4b10 	vmov	r4, r5, d0
 8006a54:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8006a56:	9107      	str	r1, [sp, #28]
 8006a58:	4681      	mov	r9, r0
 8006a5a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a5c:	930d      	str	r3, [sp, #52]	@ 0x34
 8006a5e:	b97f      	cbnz	r7, 8006a80 <_dtoa_r+0x40>
 8006a60:	2010      	movs	r0, #16
 8006a62:	f000 fd95 	bl	8007590 <malloc>
 8006a66:	4602      	mov	r2, r0
 8006a68:	f8c9 001c 	str.w	r0, [r9, #28]
 8006a6c:	b920      	cbnz	r0, 8006a78 <_dtoa_r+0x38>
 8006a6e:	4ba0      	ldr	r3, [pc, #640]	@ (8006cf0 <_dtoa_r+0x2b0>)
 8006a70:	21ef      	movs	r1, #239	@ 0xef
 8006a72:	48a0      	ldr	r0, [pc, #640]	@ (8006cf4 <_dtoa_r+0x2b4>)
 8006a74:	f001 fc4c 	bl	8008310 <__assert_func>
 8006a78:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006a7c:	6007      	str	r7, [r0, #0]
 8006a7e:	60c7      	str	r7, [r0, #12]
 8006a80:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006a84:	6819      	ldr	r1, [r3, #0]
 8006a86:	b159      	cbz	r1, 8006aa0 <_dtoa_r+0x60>
 8006a88:	685a      	ldr	r2, [r3, #4]
 8006a8a:	604a      	str	r2, [r1, #4]
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	4093      	lsls	r3, r2
 8006a90:	608b      	str	r3, [r1, #8]
 8006a92:	4648      	mov	r0, r9
 8006a94:	f000 fe72 	bl	800777c <_Bfree>
 8006a98:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	601a      	str	r2, [r3, #0]
 8006aa0:	1e2b      	subs	r3, r5, #0
 8006aa2:	bfbb      	ittet	lt
 8006aa4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006aa8:	9303      	strlt	r3, [sp, #12]
 8006aaa:	2300      	movge	r3, #0
 8006aac:	2201      	movlt	r2, #1
 8006aae:	bfac      	ite	ge
 8006ab0:	6033      	strge	r3, [r6, #0]
 8006ab2:	6032      	strlt	r2, [r6, #0]
 8006ab4:	4b90      	ldr	r3, [pc, #576]	@ (8006cf8 <_dtoa_r+0x2b8>)
 8006ab6:	9e03      	ldr	r6, [sp, #12]
 8006ab8:	43b3      	bics	r3, r6
 8006aba:	d110      	bne.n	8006ade <_dtoa_r+0x9e>
 8006abc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006abe:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006ac2:	6013      	str	r3, [r2, #0]
 8006ac4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8006ac8:	4323      	orrs	r3, r4
 8006aca:	f000 84e6 	beq.w	800749a <_dtoa_r+0xa5a>
 8006ace:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006ad0:	4f8a      	ldr	r7, [pc, #552]	@ (8006cfc <_dtoa_r+0x2bc>)
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	f000 84e8 	beq.w	80074a8 <_dtoa_r+0xa68>
 8006ad8:	1cfb      	adds	r3, r7, #3
 8006ada:	f000 bce3 	b.w	80074a4 <_dtoa_r+0xa64>
 8006ade:	ed9d 8b02 	vldr	d8, [sp, #8]
 8006ae2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006aea:	d10a      	bne.n	8006b02 <_dtoa_r+0xc2>
 8006aec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006aee:	2301      	movs	r3, #1
 8006af0:	6013      	str	r3, [r2, #0]
 8006af2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006af4:	b113      	cbz	r3, 8006afc <_dtoa_r+0xbc>
 8006af6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006af8:	4b81      	ldr	r3, [pc, #516]	@ (8006d00 <_dtoa_r+0x2c0>)
 8006afa:	6013      	str	r3, [r2, #0]
 8006afc:	4f81      	ldr	r7, [pc, #516]	@ (8006d04 <_dtoa_r+0x2c4>)
 8006afe:	f000 bcd3 	b.w	80074a8 <_dtoa_r+0xa68>
 8006b02:	aa0e      	add	r2, sp, #56	@ 0x38
 8006b04:	a90f      	add	r1, sp, #60	@ 0x3c
 8006b06:	4648      	mov	r0, r9
 8006b08:	eeb0 0b48 	vmov.f64	d0, d8
 8006b0c:	f001 f918 	bl	8007d40 <__d2b>
 8006b10:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8006b14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b16:	9001      	str	r0, [sp, #4]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d045      	beq.n	8006ba8 <_dtoa_r+0x168>
 8006b1c:	eeb0 7b48 	vmov.f64	d7, d8
 8006b20:	ee18 1a90 	vmov	r1, s17
 8006b24:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8006b28:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8006b2c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006b30:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8006b34:	2500      	movs	r5, #0
 8006b36:	ee07 1a90 	vmov	s15, r1
 8006b3a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8006b3e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006cd8 <_dtoa_r+0x298>
 8006b42:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006b46:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8006ce0 <_dtoa_r+0x2a0>
 8006b4a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006b4e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006ce8 <_dtoa_r+0x2a8>
 8006b52:	ee07 3a90 	vmov	s15, r3
 8006b56:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006b5a:	eeb0 7b46 	vmov.f64	d7, d6
 8006b5e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8006b62:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006b66:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b6e:	ee16 8a90 	vmov	r8, s13
 8006b72:	d508      	bpl.n	8006b86 <_dtoa_r+0x146>
 8006b74:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006b78:	eeb4 6b47 	vcmp.f64	d6, d7
 8006b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b80:	bf18      	it	ne
 8006b82:	f108 38ff 	addne.w	r8, r8, #4294967295
 8006b86:	f1b8 0f16 	cmp.w	r8, #22
 8006b8a:	d82b      	bhi.n	8006be4 <_dtoa_r+0x1a4>
 8006b8c:	495e      	ldr	r1, [pc, #376]	@ (8006d08 <_dtoa_r+0x2c8>)
 8006b8e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8006b92:	ed91 7b00 	vldr	d7, [r1]
 8006b96:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b9e:	d501      	bpl.n	8006ba4 <_dtoa_r+0x164>
 8006ba0:	f108 38ff 	add.w	r8, r8, #4294967295
 8006ba4:	2100      	movs	r1, #0
 8006ba6:	e01e      	b.n	8006be6 <_dtoa_r+0x1a6>
 8006ba8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006baa:	4413      	add	r3, r2
 8006bac:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8006bb0:	2920      	cmp	r1, #32
 8006bb2:	bfc1      	itttt	gt
 8006bb4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8006bb8:	408e      	lslgt	r6, r1
 8006bba:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8006bbe:	fa24 f101 	lsrgt.w	r1, r4, r1
 8006bc2:	bfd6      	itet	le
 8006bc4:	f1c1 0120 	rsble	r1, r1, #32
 8006bc8:	4331      	orrgt	r1, r6
 8006bca:	fa04 f101 	lslle.w	r1, r4, r1
 8006bce:	ee07 1a90 	vmov	s15, r1
 8006bd2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006bd6:	3b01      	subs	r3, #1
 8006bd8:	ee17 1a90 	vmov	r1, s15
 8006bdc:	2501      	movs	r5, #1
 8006bde:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8006be2:	e7a8      	b.n	8006b36 <_dtoa_r+0xf6>
 8006be4:	2101      	movs	r1, #1
 8006be6:	1ad2      	subs	r2, r2, r3
 8006be8:	1e53      	subs	r3, r2, #1
 8006bea:	9306      	str	r3, [sp, #24]
 8006bec:	bf45      	ittet	mi
 8006bee:	f1c2 0301 	rsbmi	r3, r2, #1
 8006bf2:	9304      	strmi	r3, [sp, #16]
 8006bf4:	2300      	movpl	r3, #0
 8006bf6:	2300      	movmi	r3, #0
 8006bf8:	bf4c      	ite	mi
 8006bfa:	9306      	strmi	r3, [sp, #24]
 8006bfc:	9304      	strpl	r3, [sp, #16]
 8006bfe:	f1b8 0f00 	cmp.w	r8, #0
 8006c02:	910c      	str	r1, [sp, #48]	@ 0x30
 8006c04:	db18      	blt.n	8006c38 <_dtoa_r+0x1f8>
 8006c06:	9b06      	ldr	r3, [sp, #24]
 8006c08:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006c0c:	4443      	add	r3, r8
 8006c0e:	9306      	str	r3, [sp, #24]
 8006c10:	2300      	movs	r3, #0
 8006c12:	9a07      	ldr	r2, [sp, #28]
 8006c14:	2a09      	cmp	r2, #9
 8006c16:	d845      	bhi.n	8006ca4 <_dtoa_r+0x264>
 8006c18:	2a05      	cmp	r2, #5
 8006c1a:	bfc4      	itt	gt
 8006c1c:	3a04      	subgt	r2, #4
 8006c1e:	9207      	strgt	r2, [sp, #28]
 8006c20:	9a07      	ldr	r2, [sp, #28]
 8006c22:	f1a2 0202 	sub.w	r2, r2, #2
 8006c26:	bfcc      	ite	gt
 8006c28:	2400      	movgt	r4, #0
 8006c2a:	2401      	movle	r4, #1
 8006c2c:	2a03      	cmp	r2, #3
 8006c2e:	d844      	bhi.n	8006cba <_dtoa_r+0x27a>
 8006c30:	e8df f002 	tbb	[pc, r2]
 8006c34:	0b173634 	.word	0x0b173634
 8006c38:	9b04      	ldr	r3, [sp, #16]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	eba3 0308 	sub.w	r3, r3, r8
 8006c40:	9304      	str	r3, [sp, #16]
 8006c42:	920a      	str	r2, [sp, #40]	@ 0x28
 8006c44:	f1c8 0300 	rsb	r3, r8, #0
 8006c48:	e7e3      	b.n	8006c12 <_dtoa_r+0x1d2>
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	9208      	str	r2, [sp, #32]
 8006c4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c50:	eb08 0b02 	add.w	fp, r8, r2
 8006c54:	f10b 0a01 	add.w	sl, fp, #1
 8006c58:	4652      	mov	r2, sl
 8006c5a:	2a01      	cmp	r2, #1
 8006c5c:	bfb8      	it	lt
 8006c5e:	2201      	movlt	r2, #1
 8006c60:	e006      	b.n	8006c70 <_dtoa_r+0x230>
 8006c62:	2201      	movs	r2, #1
 8006c64:	9208      	str	r2, [sp, #32]
 8006c66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c68:	2a00      	cmp	r2, #0
 8006c6a:	dd29      	ble.n	8006cc0 <_dtoa_r+0x280>
 8006c6c:	4693      	mov	fp, r2
 8006c6e:	4692      	mov	sl, r2
 8006c70:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8006c74:	2100      	movs	r1, #0
 8006c76:	2004      	movs	r0, #4
 8006c78:	f100 0614 	add.w	r6, r0, #20
 8006c7c:	4296      	cmp	r6, r2
 8006c7e:	d926      	bls.n	8006cce <_dtoa_r+0x28e>
 8006c80:	6079      	str	r1, [r7, #4]
 8006c82:	4648      	mov	r0, r9
 8006c84:	9305      	str	r3, [sp, #20]
 8006c86:	f000 fd39 	bl	80076fc <_Balloc>
 8006c8a:	9b05      	ldr	r3, [sp, #20]
 8006c8c:	4607      	mov	r7, r0
 8006c8e:	2800      	cmp	r0, #0
 8006c90:	d13e      	bne.n	8006d10 <_dtoa_r+0x2d0>
 8006c92:	4b1e      	ldr	r3, [pc, #120]	@ (8006d0c <_dtoa_r+0x2cc>)
 8006c94:	4602      	mov	r2, r0
 8006c96:	f240 11af 	movw	r1, #431	@ 0x1af
 8006c9a:	e6ea      	b.n	8006a72 <_dtoa_r+0x32>
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	e7e1      	b.n	8006c64 <_dtoa_r+0x224>
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	e7d3      	b.n	8006c4c <_dtoa_r+0x20c>
 8006ca4:	2401      	movs	r4, #1
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8006cac:	f04f 3bff 	mov.w	fp, #4294967295
 8006cb0:	2100      	movs	r1, #0
 8006cb2:	46da      	mov	sl, fp
 8006cb4:	2212      	movs	r2, #18
 8006cb6:	9109      	str	r1, [sp, #36]	@ 0x24
 8006cb8:	e7da      	b.n	8006c70 <_dtoa_r+0x230>
 8006cba:	2201      	movs	r2, #1
 8006cbc:	9208      	str	r2, [sp, #32]
 8006cbe:	e7f5      	b.n	8006cac <_dtoa_r+0x26c>
 8006cc0:	f04f 0b01 	mov.w	fp, #1
 8006cc4:	46da      	mov	sl, fp
 8006cc6:	465a      	mov	r2, fp
 8006cc8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8006ccc:	e7d0      	b.n	8006c70 <_dtoa_r+0x230>
 8006cce:	3101      	adds	r1, #1
 8006cd0:	0040      	lsls	r0, r0, #1
 8006cd2:	e7d1      	b.n	8006c78 <_dtoa_r+0x238>
 8006cd4:	f3af 8000 	nop.w
 8006cd8:	636f4361 	.word	0x636f4361
 8006cdc:	3fd287a7 	.word	0x3fd287a7
 8006ce0:	8b60c8b3 	.word	0x8b60c8b3
 8006ce4:	3fc68a28 	.word	0x3fc68a28
 8006ce8:	509f79fb 	.word	0x509f79fb
 8006cec:	3fd34413 	.word	0x3fd34413
 8006cf0:	0800851d 	.word	0x0800851d
 8006cf4:	08008534 	.word	0x08008534
 8006cf8:	7ff00000 	.word	0x7ff00000
 8006cfc:	08008519 	.word	0x08008519
 8006d00:	080084ed 	.word	0x080084ed
 8006d04:	080084ec 	.word	0x080084ec
 8006d08:	08008688 	.word	0x08008688
 8006d0c:	0800858c 	.word	0x0800858c
 8006d10:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8006d14:	f1ba 0f0e 	cmp.w	sl, #14
 8006d18:	6010      	str	r0, [r2, #0]
 8006d1a:	d86e      	bhi.n	8006dfa <_dtoa_r+0x3ba>
 8006d1c:	2c00      	cmp	r4, #0
 8006d1e:	d06c      	beq.n	8006dfa <_dtoa_r+0x3ba>
 8006d20:	f1b8 0f00 	cmp.w	r8, #0
 8006d24:	f340 80b4 	ble.w	8006e90 <_dtoa_r+0x450>
 8006d28:	4ac8      	ldr	r2, [pc, #800]	@ (800704c <_dtoa_r+0x60c>)
 8006d2a:	f008 010f 	and.w	r1, r8, #15
 8006d2e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006d32:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8006d36:	ed92 7b00 	vldr	d7, [r2]
 8006d3a:	ea4f 1128 	mov.w	r1, r8, asr #4
 8006d3e:	f000 809b 	beq.w	8006e78 <_dtoa_r+0x438>
 8006d42:	4ac3      	ldr	r2, [pc, #780]	@ (8007050 <_dtoa_r+0x610>)
 8006d44:	ed92 6b08 	vldr	d6, [r2, #32]
 8006d48:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8006d4c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006d50:	f001 010f 	and.w	r1, r1, #15
 8006d54:	2203      	movs	r2, #3
 8006d56:	48be      	ldr	r0, [pc, #760]	@ (8007050 <_dtoa_r+0x610>)
 8006d58:	2900      	cmp	r1, #0
 8006d5a:	f040 808f 	bne.w	8006e7c <_dtoa_r+0x43c>
 8006d5e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006d62:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006d66:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006d6a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006d6c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006d70:	2900      	cmp	r1, #0
 8006d72:	f000 80b3 	beq.w	8006edc <_dtoa_r+0x49c>
 8006d76:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8006d7a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d82:	f140 80ab 	bpl.w	8006edc <_dtoa_r+0x49c>
 8006d86:	f1ba 0f00 	cmp.w	sl, #0
 8006d8a:	f000 80a7 	beq.w	8006edc <_dtoa_r+0x49c>
 8006d8e:	f1bb 0f00 	cmp.w	fp, #0
 8006d92:	dd30      	ble.n	8006df6 <_dtoa_r+0x3b6>
 8006d94:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8006d98:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006d9c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006da0:	f108 31ff 	add.w	r1, r8, #4294967295
 8006da4:	9105      	str	r1, [sp, #20]
 8006da6:	3201      	adds	r2, #1
 8006da8:	465c      	mov	r4, fp
 8006daa:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006dae:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8006db2:	ee07 2a90 	vmov	s15, r2
 8006db6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006dba:	eea7 5b06 	vfma.f64	d5, d7, d6
 8006dbe:	ee15 2a90 	vmov	r2, s11
 8006dc2:	ec51 0b15 	vmov	r0, r1, d5
 8006dc6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8006dca:	2c00      	cmp	r4, #0
 8006dcc:	f040 808a 	bne.w	8006ee4 <_dtoa_r+0x4a4>
 8006dd0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8006dd4:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006dd8:	ec41 0b17 	vmov	d7, r0, r1
 8006ddc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006de4:	f300 826a 	bgt.w	80072bc <_dtoa_r+0x87c>
 8006de8:	eeb1 7b47 	vneg.f64	d7, d7
 8006dec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006df4:	d423      	bmi.n	8006e3e <_dtoa_r+0x3fe>
 8006df6:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006dfa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006dfc:	2a00      	cmp	r2, #0
 8006dfe:	f2c0 8129 	blt.w	8007054 <_dtoa_r+0x614>
 8006e02:	f1b8 0f0e 	cmp.w	r8, #14
 8006e06:	f300 8125 	bgt.w	8007054 <_dtoa_r+0x614>
 8006e0a:	4b90      	ldr	r3, [pc, #576]	@ (800704c <_dtoa_r+0x60c>)
 8006e0c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006e10:	ed93 6b00 	vldr	d6, [r3]
 8006e14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	f280 80c8 	bge.w	8006fac <_dtoa_r+0x56c>
 8006e1c:	f1ba 0f00 	cmp.w	sl, #0
 8006e20:	f300 80c4 	bgt.w	8006fac <_dtoa_r+0x56c>
 8006e24:	d10b      	bne.n	8006e3e <_dtoa_r+0x3fe>
 8006e26:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8006e2a:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006e2e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006e32:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e3a:	f2c0 823c 	blt.w	80072b6 <_dtoa_r+0x876>
 8006e3e:	2400      	movs	r4, #0
 8006e40:	4625      	mov	r5, r4
 8006e42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e44:	43db      	mvns	r3, r3
 8006e46:	9305      	str	r3, [sp, #20]
 8006e48:	463e      	mov	r6, r7
 8006e4a:	f04f 0800 	mov.w	r8, #0
 8006e4e:	4621      	mov	r1, r4
 8006e50:	4648      	mov	r0, r9
 8006e52:	f000 fc93 	bl	800777c <_Bfree>
 8006e56:	2d00      	cmp	r5, #0
 8006e58:	f000 80a2 	beq.w	8006fa0 <_dtoa_r+0x560>
 8006e5c:	f1b8 0f00 	cmp.w	r8, #0
 8006e60:	d005      	beq.n	8006e6e <_dtoa_r+0x42e>
 8006e62:	45a8      	cmp	r8, r5
 8006e64:	d003      	beq.n	8006e6e <_dtoa_r+0x42e>
 8006e66:	4641      	mov	r1, r8
 8006e68:	4648      	mov	r0, r9
 8006e6a:	f000 fc87 	bl	800777c <_Bfree>
 8006e6e:	4629      	mov	r1, r5
 8006e70:	4648      	mov	r0, r9
 8006e72:	f000 fc83 	bl	800777c <_Bfree>
 8006e76:	e093      	b.n	8006fa0 <_dtoa_r+0x560>
 8006e78:	2202      	movs	r2, #2
 8006e7a:	e76c      	b.n	8006d56 <_dtoa_r+0x316>
 8006e7c:	07cc      	lsls	r4, r1, #31
 8006e7e:	d504      	bpl.n	8006e8a <_dtoa_r+0x44a>
 8006e80:	ed90 6b00 	vldr	d6, [r0]
 8006e84:	3201      	adds	r2, #1
 8006e86:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006e8a:	1049      	asrs	r1, r1, #1
 8006e8c:	3008      	adds	r0, #8
 8006e8e:	e763      	b.n	8006d58 <_dtoa_r+0x318>
 8006e90:	d022      	beq.n	8006ed8 <_dtoa_r+0x498>
 8006e92:	f1c8 0100 	rsb	r1, r8, #0
 8006e96:	4a6d      	ldr	r2, [pc, #436]	@ (800704c <_dtoa_r+0x60c>)
 8006e98:	f001 000f 	and.w	r0, r1, #15
 8006e9c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006ea0:	ed92 7b00 	vldr	d7, [r2]
 8006ea4:	ee28 7b07 	vmul.f64	d7, d8, d7
 8006ea8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006eac:	4868      	ldr	r0, [pc, #416]	@ (8007050 <_dtoa_r+0x610>)
 8006eae:	1109      	asrs	r1, r1, #4
 8006eb0:	2400      	movs	r4, #0
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	b929      	cbnz	r1, 8006ec2 <_dtoa_r+0x482>
 8006eb6:	2c00      	cmp	r4, #0
 8006eb8:	f43f af57 	beq.w	8006d6a <_dtoa_r+0x32a>
 8006ebc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006ec0:	e753      	b.n	8006d6a <_dtoa_r+0x32a>
 8006ec2:	07ce      	lsls	r6, r1, #31
 8006ec4:	d505      	bpl.n	8006ed2 <_dtoa_r+0x492>
 8006ec6:	ed90 6b00 	vldr	d6, [r0]
 8006eca:	3201      	adds	r2, #1
 8006ecc:	2401      	movs	r4, #1
 8006ece:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006ed2:	1049      	asrs	r1, r1, #1
 8006ed4:	3008      	adds	r0, #8
 8006ed6:	e7ed      	b.n	8006eb4 <_dtoa_r+0x474>
 8006ed8:	2202      	movs	r2, #2
 8006eda:	e746      	b.n	8006d6a <_dtoa_r+0x32a>
 8006edc:	f8cd 8014 	str.w	r8, [sp, #20]
 8006ee0:	4654      	mov	r4, sl
 8006ee2:	e762      	b.n	8006daa <_dtoa_r+0x36a>
 8006ee4:	4a59      	ldr	r2, [pc, #356]	@ (800704c <_dtoa_r+0x60c>)
 8006ee6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8006eea:	ed12 4b02 	vldr	d4, [r2, #-8]
 8006eee:	9a08      	ldr	r2, [sp, #32]
 8006ef0:	ec41 0b17 	vmov	d7, r0, r1
 8006ef4:	443c      	add	r4, r7
 8006ef6:	b34a      	cbz	r2, 8006f4c <_dtoa_r+0x50c>
 8006ef8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8006efc:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8006f00:	463e      	mov	r6, r7
 8006f02:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006f06:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8006f0a:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006f0e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006f12:	ee14 2a90 	vmov	r2, s9
 8006f16:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006f1a:	3230      	adds	r2, #48	@ 0x30
 8006f1c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006f20:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f28:	f806 2b01 	strb.w	r2, [r6], #1
 8006f2c:	d438      	bmi.n	8006fa0 <_dtoa_r+0x560>
 8006f2e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006f32:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8006f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f3a:	d46e      	bmi.n	800701a <_dtoa_r+0x5da>
 8006f3c:	42a6      	cmp	r6, r4
 8006f3e:	f43f af5a 	beq.w	8006df6 <_dtoa_r+0x3b6>
 8006f42:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006f46:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006f4a:	e7e0      	b.n	8006f0e <_dtoa_r+0x4ce>
 8006f4c:	4621      	mov	r1, r4
 8006f4e:	463e      	mov	r6, r7
 8006f50:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006f54:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8006f58:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006f5c:	ee14 2a90 	vmov	r2, s9
 8006f60:	3230      	adds	r2, #48	@ 0x30
 8006f62:	f806 2b01 	strb.w	r2, [r6], #1
 8006f66:	42a6      	cmp	r6, r4
 8006f68:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006f6c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006f70:	d119      	bne.n	8006fa6 <_dtoa_r+0x566>
 8006f72:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8006f76:	ee37 4b05 	vadd.f64	d4, d7, d5
 8006f7a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8006f7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f82:	dc4a      	bgt.n	800701a <_dtoa_r+0x5da>
 8006f84:	ee35 5b47 	vsub.f64	d5, d5, d7
 8006f88:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8006f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f90:	f57f af31 	bpl.w	8006df6 <_dtoa_r+0x3b6>
 8006f94:	460e      	mov	r6, r1
 8006f96:	3901      	subs	r1, #1
 8006f98:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006f9c:	2b30      	cmp	r3, #48	@ 0x30
 8006f9e:	d0f9      	beq.n	8006f94 <_dtoa_r+0x554>
 8006fa0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8006fa4:	e027      	b.n	8006ff6 <_dtoa_r+0x5b6>
 8006fa6:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006faa:	e7d5      	b.n	8006f58 <_dtoa_r+0x518>
 8006fac:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006fb0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8006fb4:	463e      	mov	r6, r7
 8006fb6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8006fba:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8006fbe:	ee15 3a10 	vmov	r3, s10
 8006fc2:	3330      	adds	r3, #48	@ 0x30
 8006fc4:	f806 3b01 	strb.w	r3, [r6], #1
 8006fc8:	1bf3      	subs	r3, r6, r7
 8006fca:	459a      	cmp	sl, r3
 8006fcc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006fd0:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006fd4:	d132      	bne.n	800703c <_dtoa_r+0x5fc>
 8006fd6:	ee37 7b07 	vadd.f64	d7, d7, d7
 8006fda:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fe2:	dc18      	bgt.n	8007016 <_dtoa_r+0x5d6>
 8006fe4:	eeb4 7b46 	vcmp.f64	d7, d6
 8006fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fec:	d103      	bne.n	8006ff6 <_dtoa_r+0x5b6>
 8006fee:	ee15 3a10 	vmov	r3, s10
 8006ff2:	07db      	lsls	r3, r3, #31
 8006ff4:	d40f      	bmi.n	8007016 <_dtoa_r+0x5d6>
 8006ff6:	9901      	ldr	r1, [sp, #4]
 8006ff8:	4648      	mov	r0, r9
 8006ffa:	f000 fbbf 	bl	800777c <_Bfree>
 8006ffe:	2300      	movs	r3, #0
 8007000:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007002:	7033      	strb	r3, [r6, #0]
 8007004:	f108 0301 	add.w	r3, r8, #1
 8007008:	6013      	str	r3, [r2, #0]
 800700a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800700c:	2b00      	cmp	r3, #0
 800700e:	f000 824b 	beq.w	80074a8 <_dtoa_r+0xa68>
 8007012:	601e      	str	r6, [r3, #0]
 8007014:	e248      	b.n	80074a8 <_dtoa_r+0xa68>
 8007016:	f8cd 8014 	str.w	r8, [sp, #20]
 800701a:	4633      	mov	r3, r6
 800701c:	461e      	mov	r6, r3
 800701e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007022:	2a39      	cmp	r2, #57	@ 0x39
 8007024:	d106      	bne.n	8007034 <_dtoa_r+0x5f4>
 8007026:	429f      	cmp	r7, r3
 8007028:	d1f8      	bne.n	800701c <_dtoa_r+0x5dc>
 800702a:	9a05      	ldr	r2, [sp, #20]
 800702c:	3201      	adds	r2, #1
 800702e:	9205      	str	r2, [sp, #20]
 8007030:	2230      	movs	r2, #48	@ 0x30
 8007032:	703a      	strb	r2, [r7, #0]
 8007034:	781a      	ldrb	r2, [r3, #0]
 8007036:	3201      	adds	r2, #1
 8007038:	701a      	strb	r2, [r3, #0]
 800703a:	e7b1      	b.n	8006fa0 <_dtoa_r+0x560>
 800703c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007040:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007048:	d1b5      	bne.n	8006fb6 <_dtoa_r+0x576>
 800704a:	e7d4      	b.n	8006ff6 <_dtoa_r+0x5b6>
 800704c:	08008688 	.word	0x08008688
 8007050:	08008660 	.word	0x08008660
 8007054:	9908      	ldr	r1, [sp, #32]
 8007056:	2900      	cmp	r1, #0
 8007058:	f000 80e9 	beq.w	800722e <_dtoa_r+0x7ee>
 800705c:	9907      	ldr	r1, [sp, #28]
 800705e:	2901      	cmp	r1, #1
 8007060:	f300 80cb 	bgt.w	80071fa <_dtoa_r+0x7ba>
 8007064:	2d00      	cmp	r5, #0
 8007066:	f000 80c4 	beq.w	80071f2 <_dtoa_r+0x7b2>
 800706a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800706e:	9e04      	ldr	r6, [sp, #16]
 8007070:	461c      	mov	r4, r3
 8007072:	9305      	str	r3, [sp, #20]
 8007074:	9b04      	ldr	r3, [sp, #16]
 8007076:	4413      	add	r3, r2
 8007078:	9304      	str	r3, [sp, #16]
 800707a:	9b06      	ldr	r3, [sp, #24]
 800707c:	2101      	movs	r1, #1
 800707e:	4413      	add	r3, r2
 8007080:	4648      	mov	r0, r9
 8007082:	9306      	str	r3, [sp, #24]
 8007084:	f000 fc2e 	bl	80078e4 <__i2b>
 8007088:	9b05      	ldr	r3, [sp, #20]
 800708a:	4605      	mov	r5, r0
 800708c:	b166      	cbz	r6, 80070a8 <_dtoa_r+0x668>
 800708e:	9a06      	ldr	r2, [sp, #24]
 8007090:	2a00      	cmp	r2, #0
 8007092:	dd09      	ble.n	80070a8 <_dtoa_r+0x668>
 8007094:	42b2      	cmp	r2, r6
 8007096:	9904      	ldr	r1, [sp, #16]
 8007098:	bfa8      	it	ge
 800709a:	4632      	movge	r2, r6
 800709c:	1a89      	subs	r1, r1, r2
 800709e:	9104      	str	r1, [sp, #16]
 80070a0:	9906      	ldr	r1, [sp, #24]
 80070a2:	1ab6      	subs	r6, r6, r2
 80070a4:	1a8a      	subs	r2, r1, r2
 80070a6:	9206      	str	r2, [sp, #24]
 80070a8:	b30b      	cbz	r3, 80070ee <_dtoa_r+0x6ae>
 80070aa:	9a08      	ldr	r2, [sp, #32]
 80070ac:	2a00      	cmp	r2, #0
 80070ae:	f000 80c5 	beq.w	800723c <_dtoa_r+0x7fc>
 80070b2:	2c00      	cmp	r4, #0
 80070b4:	f000 80bf 	beq.w	8007236 <_dtoa_r+0x7f6>
 80070b8:	4629      	mov	r1, r5
 80070ba:	4622      	mov	r2, r4
 80070bc:	4648      	mov	r0, r9
 80070be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070c0:	f000 fcc8 	bl	8007a54 <__pow5mult>
 80070c4:	9a01      	ldr	r2, [sp, #4]
 80070c6:	4601      	mov	r1, r0
 80070c8:	4605      	mov	r5, r0
 80070ca:	4648      	mov	r0, r9
 80070cc:	f000 fc20 	bl	8007910 <__multiply>
 80070d0:	9901      	ldr	r1, [sp, #4]
 80070d2:	9005      	str	r0, [sp, #20]
 80070d4:	4648      	mov	r0, r9
 80070d6:	f000 fb51 	bl	800777c <_Bfree>
 80070da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070dc:	1b1b      	subs	r3, r3, r4
 80070de:	f000 80b0 	beq.w	8007242 <_dtoa_r+0x802>
 80070e2:	9905      	ldr	r1, [sp, #20]
 80070e4:	461a      	mov	r2, r3
 80070e6:	4648      	mov	r0, r9
 80070e8:	f000 fcb4 	bl	8007a54 <__pow5mult>
 80070ec:	9001      	str	r0, [sp, #4]
 80070ee:	2101      	movs	r1, #1
 80070f0:	4648      	mov	r0, r9
 80070f2:	f000 fbf7 	bl	80078e4 <__i2b>
 80070f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070f8:	4604      	mov	r4, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f000 81da 	beq.w	80074b4 <_dtoa_r+0xa74>
 8007100:	461a      	mov	r2, r3
 8007102:	4601      	mov	r1, r0
 8007104:	4648      	mov	r0, r9
 8007106:	f000 fca5 	bl	8007a54 <__pow5mult>
 800710a:	9b07      	ldr	r3, [sp, #28]
 800710c:	2b01      	cmp	r3, #1
 800710e:	4604      	mov	r4, r0
 8007110:	f300 80a0 	bgt.w	8007254 <_dtoa_r+0x814>
 8007114:	9b02      	ldr	r3, [sp, #8]
 8007116:	2b00      	cmp	r3, #0
 8007118:	f040 8096 	bne.w	8007248 <_dtoa_r+0x808>
 800711c:	9b03      	ldr	r3, [sp, #12]
 800711e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8007122:	2a00      	cmp	r2, #0
 8007124:	f040 8092 	bne.w	800724c <_dtoa_r+0x80c>
 8007128:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800712c:	0d12      	lsrs	r2, r2, #20
 800712e:	0512      	lsls	r2, r2, #20
 8007130:	2a00      	cmp	r2, #0
 8007132:	f000 808d 	beq.w	8007250 <_dtoa_r+0x810>
 8007136:	9b04      	ldr	r3, [sp, #16]
 8007138:	3301      	adds	r3, #1
 800713a:	9304      	str	r3, [sp, #16]
 800713c:	9b06      	ldr	r3, [sp, #24]
 800713e:	3301      	adds	r3, #1
 8007140:	9306      	str	r3, [sp, #24]
 8007142:	2301      	movs	r3, #1
 8007144:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007146:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007148:	2b00      	cmp	r3, #0
 800714a:	f000 81b9 	beq.w	80074c0 <_dtoa_r+0xa80>
 800714e:	6922      	ldr	r2, [r4, #16]
 8007150:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007154:	6910      	ldr	r0, [r2, #16]
 8007156:	f000 fb79 	bl	800784c <__hi0bits>
 800715a:	f1c0 0020 	rsb	r0, r0, #32
 800715e:	9b06      	ldr	r3, [sp, #24]
 8007160:	4418      	add	r0, r3
 8007162:	f010 001f 	ands.w	r0, r0, #31
 8007166:	f000 8081 	beq.w	800726c <_dtoa_r+0x82c>
 800716a:	f1c0 0220 	rsb	r2, r0, #32
 800716e:	2a04      	cmp	r2, #4
 8007170:	dd73      	ble.n	800725a <_dtoa_r+0x81a>
 8007172:	9b04      	ldr	r3, [sp, #16]
 8007174:	f1c0 001c 	rsb	r0, r0, #28
 8007178:	4403      	add	r3, r0
 800717a:	9304      	str	r3, [sp, #16]
 800717c:	9b06      	ldr	r3, [sp, #24]
 800717e:	4406      	add	r6, r0
 8007180:	4403      	add	r3, r0
 8007182:	9306      	str	r3, [sp, #24]
 8007184:	9b04      	ldr	r3, [sp, #16]
 8007186:	2b00      	cmp	r3, #0
 8007188:	dd05      	ble.n	8007196 <_dtoa_r+0x756>
 800718a:	9901      	ldr	r1, [sp, #4]
 800718c:	461a      	mov	r2, r3
 800718e:	4648      	mov	r0, r9
 8007190:	f000 fcba 	bl	8007b08 <__lshift>
 8007194:	9001      	str	r0, [sp, #4]
 8007196:	9b06      	ldr	r3, [sp, #24]
 8007198:	2b00      	cmp	r3, #0
 800719a:	dd05      	ble.n	80071a8 <_dtoa_r+0x768>
 800719c:	4621      	mov	r1, r4
 800719e:	461a      	mov	r2, r3
 80071a0:	4648      	mov	r0, r9
 80071a2:	f000 fcb1 	bl	8007b08 <__lshift>
 80071a6:	4604      	mov	r4, r0
 80071a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d060      	beq.n	8007270 <_dtoa_r+0x830>
 80071ae:	9801      	ldr	r0, [sp, #4]
 80071b0:	4621      	mov	r1, r4
 80071b2:	f000 fd15 	bl	8007be0 <__mcmp>
 80071b6:	2800      	cmp	r0, #0
 80071b8:	da5a      	bge.n	8007270 <_dtoa_r+0x830>
 80071ba:	f108 33ff 	add.w	r3, r8, #4294967295
 80071be:	9305      	str	r3, [sp, #20]
 80071c0:	9901      	ldr	r1, [sp, #4]
 80071c2:	2300      	movs	r3, #0
 80071c4:	220a      	movs	r2, #10
 80071c6:	4648      	mov	r0, r9
 80071c8:	f000 fafa 	bl	80077c0 <__multadd>
 80071cc:	9b08      	ldr	r3, [sp, #32]
 80071ce:	9001      	str	r0, [sp, #4]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	f000 8177 	beq.w	80074c4 <_dtoa_r+0xa84>
 80071d6:	4629      	mov	r1, r5
 80071d8:	2300      	movs	r3, #0
 80071da:	220a      	movs	r2, #10
 80071dc:	4648      	mov	r0, r9
 80071de:	f000 faef 	bl	80077c0 <__multadd>
 80071e2:	f1bb 0f00 	cmp.w	fp, #0
 80071e6:	4605      	mov	r5, r0
 80071e8:	dc6e      	bgt.n	80072c8 <_dtoa_r+0x888>
 80071ea:	9b07      	ldr	r3, [sp, #28]
 80071ec:	2b02      	cmp	r3, #2
 80071ee:	dc48      	bgt.n	8007282 <_dtoa_r+0x842>
 80071f0:	e06a      	b.n	80072c8 <_dtoa_r+0x888>
 80071f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80071f4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80071f8:	e739      	b.n	800706e <_dtoa_r+0x62e>
 80071fa:	f10a 34ff 	add.w	r4, sl, #4294967295
 80071fe:	42a3      	cmp	r3, r4
 8007200:	db07      	blt.n	8007212 <_dtoa_r+0x7d2>
 8007202:	f1ba 0f00 	cmp.w	sl, #0
 8007206:	eba3 0404 	sub.w	r4, r3, r4
 800720a:	db0b      	blt.n	8007224 <_dtoa_r+0x7e4>
 800720c:	9e04      	ldr	r6, [sp, #16]
 800720e:	4652      	mov	r2, sl
 8007210:	e72f      	b.n	8007072 <_dtoa_r+0x632>
 8007212:	1ae2      	subs	r2, r4, r3
 8007214:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007216:	9e04      	ldr	r6, [sp, #16]
 8007218:	4413      	add	r3, r2
 800721a:	930a      	str	r3, [sp, #40]	@ 0x28
 800721c:	4652      	mov	r2, sl
 800721e:	4623      	mov	r3, r4
 8007220:	2400      	movs	r4, #0
 8007222:	e726      	b.n	8007072 <_dtoa_r+0x632>
 8007224:	9a04      	ldr	r2, [sp, #16]
 8007226:	eba2 060a 	sub.w	r6, r2, sl
 800722a:	2200      	movs	r2, #0
 800722c:	e721      	b.n	8007072 <_dtoa_r+0x632>
 800722e:	9e04      	ldr	r6, [sp, #16]
 8007230:	9d08      	ldr	r5, [sp, #32]
 8007232:	461c      	mov	r4, r3
 8007234:	e72a      	b.n	800708c <_dtoa_r+0x64c>
 8007236:	9a01      	ldr	r2, [sp, #4]
 8007238:	9205      	str	r2, [sp, #20]
 800723a:	e752      	b.n	80070e2 <_dtoa_r+0x6a2>
 800723c:	9901      	ldr	r1, [sp, #4]
 800723e:	461a      	mov	r2, r3
 8007240:	e751      	b.n	80070e6 <_dtoa_r+0x6a6>
 8007242:	9b05      	ldr	r3, [sp, #20]
 8007244:	9301      	str	r3, [sp, #4]
 8007246:	e752      	b.n	80070ee <_dtoa_r+0x6ae>
 8007248:	2300      	movs	r3, #0
 800724a:	e77b      	b.n	8007144 <_dtoa_r+0x704>
 800724c:	9b02      	ldr	r3, [sp, #8]
 800724e:	e779      	b.n	8007144 <_dtoa_r+0x704>
 8007250:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007252:	e778      	b.n	8007146 <_dtoa_r+0x706>
 8007254:	2300      	movs	r3, #0
 8007256:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007258:	e779      	b.n	800714e <_dtoa_r+0x70e>
 800725a:	d093      	beq.n	8007184 <_dtoa_r+0x744>
 800725c:	9b04      	ldr	r3, [sp, #16]
 800725e:	321c      	adds	r2, #28
 8007260:	4413      	add	r3, r2
 8007262:	9304      	str	r3, [sp, #16]
 8007264:	9b06      	ldr	r3, [sp, #24]
 8007266:	4416      	add	r6, r2
 8007268:	4413      	add	r3, r2
 800726a:	e78a      	b.n	8007182 <_dtoa_r+0x742>
 800726c:	4602      	mov	r2, r0
 800726e:	e7f5      	b.n	800725c <_dtoa_r+0x81c>
 8007270:	f1ba 0f00 	cmp.w	sl, #0
 8007274:	f8cd 8014 	str.w	r8, [sp, #20]
 8007278:	46d3      	mov	fp, sl
 800727a:	dc21      	bgt.n	80072c0 <_dtoa_r+0x880>
 800727c:	9b07      	ldr	r3, [sp, #28]
 800727e:	2b02      	cmp	r3, #2
 8007280:	dd1e      	ble.n	80072c0 <_dtoa_r+0x880>
 8007282:	f1bb 0f00 	cmp.w	fp, #0
 8007286:	f47f addc 	bne.w	8006e42 <_dtoa_r+0x402>
 800728a:	4621      	mov	r1, r4
 800728c:	465b      	mov	r3, fp
 800728e:	2205      	movs	r2, #5
 8007290:	4648      	mov	r0, r9
 8007292:	f000 fa95 	bl	80077c0 <__multadd>
 8007296:	4601      	mov	r1, r0
 8007298:	4604      	mov	r4, r0
 800729a:	9801      	ldr	r0, [sp, #4]
 800729c:	f000 fca0 	bl	8007be0 <__mcmp>
 80072a0:	2800      	cmp	r0, #0
 80072a2:	f77f adce 	ble.w	8006e42 <_dtoa_r+0x402>
 80072a6:	463e      	mov	r6, r7
 80072a8:	2331      	movs	r3, #49	@ 0x31
 80072aa:	f806 3b01 	strb.w	r3, [r6], #1
 80072ae:	9b05      	ldr	r3, [sp, #20]
 80072b0:	3301      	adds	r3, #1
 80072b2:	9305      	str	r3, [sp, #20]
 80072b4:	e5c9      	b.n	8006e4a <_dtoa_r+0x40a>
 80072b6:	f8cd 8014 	str.w	r8, [sp, #20]
 80072ba:	4654      	mov	r4, sl
 80072bc:	4625      	mov	r5, r4
 80072be:	e7f2      	b.n	80072a6 <_dtoa_r+0x866>
 80072c0:	9b08      	ldr	r3, [sp, #32]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f000 8102 	beq.w	80074cc <_dtoa_r+0xa8c>
 80072c8:	2e00      	cmp	r6, #0
 80072ca:	dd05      	ble.n	80072d8 <_dtoa_r+0x898>
 80072cc:	4629      	mov	r1, r5
 80072ce:	4632      	mov	r2, r6
 80072d0:	4648      	mov	r0, r9
 80072d2:	f000 fc19 	bl	8007b08 <__lshift>
 80072d6:	4605      	mov	r5, r0
 80072d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d058      	beq.n	8007390 <_dtoa_r+0x950>
 80072de:	6869      	ldr	r1, [r5, #4]
 80072e0:	4648      	mov	r0, r9
 80072e2:	f000 fa0b 	bl	80076fc <_Balloc>
 80072e6:	4606      	mov	r6, r0
 80072e8:	b928      	cbnz	r0, 80072f6 <_dtoa_r+0x8b6>
 80072ea:	4b82      	ldr	r3, [pc, #520]	@ (80074f4 <_dtoa_r+0xab4>)
 80072ec:	4602      	mov	r2, r0
 80072ee:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80072f2:	f7ff bbbe 	b.w	8006a72 <_dtoa_r+0x32>
 80072f6:	692a      	ldr	r2, [r5, #16]
 80072f8:	3202      	adds	r2, #2
 80072fa:	0092      	lsls	r2, r2, #2
 80072fc:	f105 010c 	add.w	r1, r5, #12
 8007300:	300c      	adds	r0, #12
 8007302:	f000 fff7 	bl	80082f4 <memcpy>
 8007306:	2201      	movs	r2, #1
 8007308:	4631      	mov	r1, r6
 800730a:	4648      	mov	r0, r9
 800730c:	f000 fbfc 	bl	8007b08 <__lshift>
 8007310:	1c7b      	adds	r3, r7, #1
 8007312:	9304      	str	r3, [sp, #16]
 8007314:	eb07 030b 	add.w	r3, r7, fp
 8007318:	9309      	str	r3, [sp, #36]	@ 0x24
 800731a:	9b02      	ldr	r3, [sp, #8]
 800731c:	f003 0301 	and.w	r3, r3, #1
 8007320:	46a8      	mov	r8, r5
 8007322:	9308      	str	r3, [sp, #32]
 8007324:	4605      	mov	r5, r0
 8007326:	9b04      	ldr	r3, [sp, #16]
 8007328:	9801      	ldr	r0, [sp, #4]
 800732a:	4621      	mov	r1, r4
 800732c:	f103 3bff 	add.w	fp, r3, #4294967295
 8007330:	f7ff fafd 	bl	800692e <quorem>
 8007334:	4641      	mov	r1, r8
 8007336:	9002      	str	r0, [sp, #8]
 8007338:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800733c:	9801      	ldr	r0, [sp, #4]
 800733e:	f000 fc4f 	bl	8007be0 <__mcmp>
 8007342:	462a      	mov	r2, r5
 8007344:	9006      	str	r0, [sp, #24]
 8007346:	4621      	mov	r1, r4
 8007348:	4648      	mov	r0, r9
 800734a:	f000 fc65 	bl	8007c18 <__mdiff>
 800734e:	68c2      	ldr	r2, [r0, #12]
 8007350:	4606      	mov	r6, r0
 8007352:	b9fa      	cbnz	r2, 8007394 <_dtoa_r+0x954>
 8007354:	4601      	mov	r1, r0
 8007356:	9801      	ldr	r0, [sp, #4]
 8007358:	f000 fc42 	bl	8007be0 <__mcmp>
 800735c:	4602      	mov	r2, r0
 800735e:	4631      	mov	r1, r6
 8007360:	4648      	mov	r0, r9
 8007362:	920a      	str	r2, [sp, #40]	@ 0x28
 8007364:	f000 fa0a 	bl	800777c <_Bfree>
 8007368:	9b07      	ldr	r3, [sp, #28]
 800736a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800736c:	9e04      	ldr	r6, [sp, #16]
 800736e:	ea42 0103 	orr.w	r1, r2, r3
 8007372:	9b08      	ldr	r3, [sp, #32]
 8007374:	4319      	orrs	r1, r3
 8007376:	d10f      	bne.n	8007398 <_dtoa_r+0x958>
 8007378:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800737c:	d028      	beq.n	80073d0 <_dtoa_r+0x990>
 800737e:	9b06      	ldr	r3, [sp, #24]
 8007380:	2b00      	cmp	r3, #0
 8007382:	dd02      	ble.n	800738a <_dtoa_r+0x94a>
 8007384:	9b02      	ldr	r3, [sp, #8]
 8007386:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800738a:	f88b a000 	strb.w	sl, [fp]
 800738e:	e55e      	b.n	8006e4e <_dtoa_r+0x40e>
 8007390:	4628      	mov	r0, r5
 8007392:	e7bd      	b.n	8007310 <_dtoa_r+0x8d0>
 8007394:	2201      	movs	r2, #1
 8007396:	e7e2      	b.n	800735e <_dtoa_r+0x91e>
 8007398:	9b06      	ldr	r3, [sp, #24]
 800739a:	2b00      	cmp	r3, #0
 800739c:	db04      	blt.n	80073a8 <_dtoa_r+0x968>
 800739e:	9907      	ldr	r1, [sp, #28]
 80073a0:	430b      	orrs	r3, r1
 80073a2:	9908      	ldr	r1, [sp, #32]
 80073a4:	430b      	orrs	r3, r1
 80073a6:	d120      	bne.n	80073ea <_dtoa_r+0x9aa>
 80073a8:	2a00      	cmp	r2, #0
 80073aa:	ddee      	ble.n	800738a <_dtoa_r+0x94a>
 80073ac:	9901      	ldr	r1, [sp, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	4648      	mov	r0, r9
 80073b2:	f000 fba9 	bl	8007b08 <__lshift>
 80073b6:	4621      	mov	r1, r4
 80073b8:	9001      	str	r0, [sp, #4]
 80073ba:	f000 fc11 	bl	8007be0 <__mcmp>
 80073be:	2800      	cmp	r0, #0
 80073c0:	dc03      	bgt.n	80073ca <_dtoa_r+0x98a>
 80073c2:	d1e2      	bne.n	800738a <_dtoa_r+0x94a>
 80073c4:	f01a 0f01 	tst.w	sl, #1
 80073c8:	d0df      	beq.n	800738a <_dtoa_r+0x94a>
 80073ca:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80073ce:	d1d9      	bne.n	8007384 <_dtoa_r+0x944>
 80073d0:	2339      	movs	r3, #57	@ 0x39
 80073d2:	f88b 3000 	strb.w	r3, [fp]
 80073d6:	4633      	mov	r3, r6
 80073d8:	461e      	mov	r6, r3
 80073da:	3b01      	subs	r3, #1
 80073dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80073e0:	2a39      	cmp	r2, #57	@ 0x39
 80073e2:	d052      	beq.n	800748a <_dtoa_r+0xa4a>
 80073e4:	3201      	adds	r2, #1
 80073e6:	701a      	strb	r2, [r3, #0]
 80073e8:	e531      	b.n	8006e4e <_dtoa_r+0x40e>
 80073ea:	2a00      	cmp	r2, #0
 80073ec:	dd07      	ble.n	80073fe <_dtoa_r+0x9be>
 80073ee:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80073f2:	d0ed      	beq.n	80073d0 <_dtoa_r+0x990>
 80073f4:	f10a 0301 	add.w	r3, sl, #1
 80073f8:	f88b 3000 	strb.w	r3, [fp]
 80073fc:	e527      	b.n	8006e4e <_dtoa_r+0x40e>
 80073fe:	9b04      	ldr	r3, [sp, #16]
 8007400:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007402:	f803 ac01 	strb.w	sl, [r3, #-1]
 8007406:	4293      	cmp	r3, r2
 8007408:	d029      	beq.n	800745e <_dtoa_r+0xa1e>
 800740a:	9901      	ldr	r1, [sp, #4]
 800740c:	2300      	movs	r3, #0
 800740e:	220a      	movs	r2, #10
 8007410:	4648      	mov	r0, r9
 8007412:	f000 f9d5 	bl	80077c0 <__multadd>
 8007416:	45a8      	cmp	r8, r5
 8007418:	9001      	str	r0, [sp, #4]
 800741a:	f04f 0300 	mov.w	r3, #0
 800741e:	f04f 020a 	mov.w	r2, #10
 8007422:	4641      	mov	r1, r8
 8007424:	4648      	mov	r0, r9
 8007426:	d107      	bne.n	8007438 <_dtoa_r+0x9f8>
 8007428:	f000 f9ca 	bl	80077c0 <__multadd>
 800742c:	4680      	mov	r8, r0
 800742e:	4605      	mov	r5, r0
 8007430:	9b04      	ldr	r3, [sp, #16]
 8007432:	3301      	adds	r3, #1
 8007434:	9304      	str	r3, [sp, #16]
 8007436:	e776      	b.n	8007326 <_dtoa_r+0x8e6>
 8007438:	f000 f9c2 	bl	80077c0 <__multadd>
 800743c:	4629      	mov	r1, r5
 800743e:	4680      	mov	r8, r0
 8007440:	2300      	movs	r3, #0
 8007442:	220a      	movs	r2, #10
 8007444:	4648      	mov	r0, r9
 8007446:	f000 f9bb 	bl	80077c0 <__multadd>
 800744a:	4605      	mov	r5, r0
 800744c:	e7f0      	b.n	8007430 <_dtoa_r+0x9f0>
 800744e:	f1bb 0f00 	cmp.w	fp, #0
 8007452:	bfcc      	ite	gt
 8007454:	465e      	movgt	r6, fp
 8007456:	2601      	movle	r6, #1
 8007458:	443e      	add	r6, r7
 800745a:	f04f 0800 	mov.w	r8, #0
 800745e:	9901      	ldr	r1, [sp, #4]
 8007460:	2201      	movs	r2, #1
 8007462:	4648      	mov	r0, r9
 8007464:	f000 fb50 	bl	8007b08 <__lshift>
 8007468:	4621      	mov	r1, r4
 800746a:	9001      	str	r0, [sp, #4]
 800746c:	f000 fbb8 	bl	8007be0 <__mcmp>
 8007470:	2800      	cmp	r0, #0
 8007472:	dcb0      	bgt.n	80073d6 <_dtoa_r+0x996>
 8007474:	d102      	bne.n	800747c <_dtoa_r+0xa3c>
 8007476:	f01a 0f01 	tst.w	sl, #1
 800747a:	d1ac      	bne.n	80073d6 <_dtoa_r+0x996>
 800747c:	4633      	mov	r3, r6
 800747e:	461e      	mov	r6, r3
 8007480:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007484:	2a30      	cmp	r2, #48	@ 0x30
 8007486:	d0fa      	beq.n	800747e <_dtoa_r+0xa3e>
 8007488:	e4e1      	b.n	8006e4e <_dtoa_r+0x40e>
 800748a:	429f      	cmp	r7, r3
 800748c:	d1a4      	bne.n	80073d8 <_dtoa_r+0x998>
 800748e:	9b05      	ldr	r3, [sp, #20]
 8007490:	3301      	adds	r3, #1
 8007492:	9305      	str	r3, [sp, #20]
 8007494:	2331      	movs	r3, #49	@ 0x31
 8007496:	703b      	strb	r3, [r7, #0]
 8007498:	e4d9      	b.n	8006e4e <_dtoa_r+0x40e>
 800749a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800749c:	4f16      	ldr	r7, [pc, #88]	@ (80074f8 <_dtoa_r+0xab8>)
 800749e:	b11b      	cbz	r3, 80074a8 <_dtoa_r+0xa68>
 80074a0:	f107 0308 	add.w	r3, r7, #8
 80074a4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80074a6:	6013      	str	r3, [r2, #0]
 80074a8:	4638      	mov	r0, r7
 80074aa:	b011      	add	sp, #68	@ 0x44
 80074ac:	ecbd 8b02 	vpop	{d8}
 80074b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074b4:	9b07      	ldr	r3, [sp, #28]
 80074b6:	2b01      	cmp	r3, #1
 80074b8:	f77f ae2c 	ble.w	8007114 <_dtoa_r+0x6d4>
 80074bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80074c0:	2001      	movs	r0, #1
 80074c2:	e64c      	b.n	800715e <_dtoa_r+0x71e>
 80074c4:	f1bb 0f00 	cmp.w	fp, #0
 80074c8:	f77f aed8 	ble.w	800727c <_dtoa_r+0x83c>
 80074cc:	463e      	mov	r6, r7
 80074ce:	9801      	ldr	r0, [sp, #4]
 80074d0:	4621      	mov	r1, r4
 80074d2:	f7ff fa2c 	bl	800692e <quorem>
 80074d6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80074da:	f806 ab01 	strb.w	sl, [r6], #1
 80074de:	1bf2      	subs	r2, r6, r7
 80074e0:	4593      	cmp	fp, r2
 80074e2:	ddb4      	ble.n	800744e <_dtoa_r+0xa0e>
 80074e4:	9901      	ldr	r1, [sp, #4]
 80074e6:	2300      	movs	r3, #0
 80074e8:	220a      	movs	r2, #10
 80074ea:	4648      	mov	r0, r9
 80074ec:	f000 f968 	bl	80077c0 <__multadd>
 80074f0:	9001      	str	r0, [sp, #4]
 80074f2:	e7ec      	b.n	80074ce <_dtoa_r+0xa8e>
 80074f4:	0800858c 	.word	0x0800858c
 80074f8:	08008510 	.word	0x08008510

080074fc <_free_r>:
 80074fc:	b538      	push	{r3, r4, r5, lr}
 80074fe:	4605      	mov	r5, r0
 8007500:	2900      	cmp	r1, #0
 8007502:	d041      	beq.n	8007588 <_free_r+0x8c>
 8007504:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007508:	1f0c      	subs	r4, r1, #4
 800750a:	2b00      	cmp	r3, #0
 800750c:	bfb8      	it	lt
 800750e:	18e4      	addlt	r4, r4, r3
 8007510:	f000 f8e8 	bl	80076e4 <__malloc_lock>
 8007514:	4a1d      	ldr	r2, [pc, #116]	@ (800758c <_free_r+0x90>)
 8007516:	6813      	ldr	r3, [r2, #0]
 8007518:	b933      	cbnz	r3, 8007528 <_free_r+0x2c>
 800751a:	6063      	str	r3, [r4, #4]
 800751c:	6014      	str	r4, [r2, #0]
 800751e:	4628      	mov	r0, r5
 8007520:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007524:	f000 b8e4 	b.w	80076f0 <__malloc_unlock>
 8007528:	42a3      	cmp	r3, r4
 800752a:	d908      	bls.n	800753e <_free_r+0x42>
 800752c:	6820      	ldr	r0, [r4, #0]
 800752e:	1821      	adds	r1, r4, r0
 8007530:	428b      	cmp	r3, r1
 8007532:	bf01      	itttt	eq
 8007534:	6819      	ldreq	r1, [r3, #0]
 8007536:	685b      	ldreq	r3, [r3, #4]
 8007538:	1809      	addeq	r1, r1, r0
 800753a:	6021      	streq	r1, [r4, #0]
 800753c:	e7ed      	b.n	800751a <_free_r+0x1e>
 800753e:	461a      	mov	r2, r3
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	b10b      	cbz	r3, 8007548 <_free_r+0x4c>
 8007544:	42a3      	cmp	r3, r4
 8007546:	d9fa      	bls.n	800753e <_free_r+0x42>
 8007548:	6811      	ldr	r1, [r2, #0]
 800754a:	1850      	adds	r0, r2, r1
 800754c:	42a0      	cmp	r0, r4
 800754e:	d10b      	bne.n	8007568 <_free_r+0x6c>
 8007550:	6820      	ldr	r0, [r4, #0]
 8007552:	4401      	add	r1, r0
 8007554:	1850      	adds	r0, r2, r1
 8007556:	4283      	cmp	r3, r0
 8007558:	6011      	str	r1, [r2, #0]
 800755a:	d1e0      	bne.n	800751e <_free_r+0x22>
 800755c:	6818      	ldr	r0, [r3, #0]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	6053      	str	r3, [r2, #4]
 8007562:	4408      	add	r0, r1
 8007564:	6010      	str	r0, [r2, #0]
 8007566:	e7da      	b.n	800751e <_free_r+0x22>
 8007568:	d902      	bls.n	8007570 <_free_r+0x74>
 800756a:	230c      	movs	r3, #12
 800756c:	602b      	str	r3, [r5, #0]
 800756e:	e7d6      	b.n	800751e <_free_r+0x22>
 8007570:	6820      	ldr	r0, [r4, #0]
 8007572:	1821      	adds	r1, r4, r0
 8007574:	428b      	cmp	r3, r1
 8007576:	bf04      	itt	eq
 8007578:	6819      	ldreq	r1, [r3, #0]
 800757a:	685b      	ldreq	r3, [r3, #4]
 800757c:	6063      	str	r3, [r4, #4]
 800757e:	bf04      	itt	eq
 8007580:	1809      	addeq	r1, r1, r0
 8007582:	6021      	streq	r1, [r4, #0]
 8007584:	6054      	str	r4, [r2, #4]
 8007586:	e7ca      	b.n	800751e <_free_r+0x22>
 8007588:	bd38      	pop	{r3, r4, r5, pc}
 800758a:	bf00      	nop
 800758c:	24000478 	.word	0x24000478

08007590 <malloc>:
 8007590:	4b02      	ldr	r3, [pc, #8]	@ (800759c <malloc+0xc>)
 8007592:	4601      	mov	r1, r0
 8007594:	6818      	ldr	r0, [r3, #0]
 8007596:	f000 b825 	b.w	80075e4 <_malloc_r>
 800759a:	bf00      	nop
 800759c:	2400001c 	.word	0x2400001c

080075a0 <sbrk_aligned>:
 80075a0:	b570      	push	{r4, r5, r6, lr}
 80075a2:	4e0f      	ldr	r6, [pc, #60]	@ (80075e0 <sbrk_aligned+0x40>)
 80075a4:	460c      	mov	r4, r1
 80075a6:	6831      	ldr	r1, [r6, #0]
 80075a8:	4605      	mov	r5, r0
 80075aa:	b911      	cbnz	r1, 80075b2 <sbrk_aligned+0x12>
 80075ac:	f000 fe92 	bl	80082d4 <_sbrk_r>
 80075b0:	6030      	str	r0, [r6, #0]
 80075b2:	4621      	mov	r1, r4
 80075b4:	4628      	mov	r0, r5
 80075b6:	f000 fe8d 	bl	80082d4 <_sbrk_r>
 80075ba:	1c43      	adds	r3, r0, #1
 80075bc:	d103      	bne.n	80075c6 <sbrk_aligned+0x26>
 80075be:	f04f 34ff 	mov.w	r4, #4294967295
 80075c2:	4620      	mov	r0, r4
 80075c4:	bd70      	pop	{r4, r5, r6, pc}
 80075c6:	1cc4      	adds	r4, r0, #3
 80075c8:	f024 0403 	bic.w	r4, r4, #3
 80075cc:	42a0      	cmp	r0, r4
 80075ce:	d0f8      	beq.n	80075c2 <sbrk_aligned+0x22>
 80075d0:	1a21      	subs	r1, r4, r0
 80075d2:	4628      	mov	r0, r5
 80075d4:	f000 fe7e 	bl	80082d4 <_sbrk_r>
 80075d8:	3001      	adds	r0, #1
 80075da:	d1f2      	bne.n	80075c2 <sbrk_aligned+0x22>
 80075dc:	e7ef      	b.n	80075be <sbrk_aligned+0x1e>
 80075de:	bf00      	nop
 80075e0:	24000474 	.word	0x24000474

080075e4 <_malloc_r>:
 80075e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075e8:	1ccd      	adds	r5, r1, #3
 80075ea:	f025 0503 	bic.w	r5, r5, #3
 80075ee:	3508      	adds	r5, #8
 80075f0:	2d0c      	cmp	r5, #12
 80075f2:	bf38      	it	cc
 80075f4:	250c      	movcc	r5, #12
 80075f6:	2d00      	cmp	r5, #0
 80075f8:	4606      	mov	r6, r0
 80075fa:	db01      	blt.n	8007600 <_malloc_r+0x1c>
 80075fc:	42a9      	cmp	r1, r5
 80075fe:	d904      	bls.n	800760a <_malloc_r+0x26>
 8007600:	230c      	movs	r3, #12
 8007602:	6033      	str	r3, [r6, #0]
 8007604:	2000      	movs	r0, #0
 8007606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800760a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80076e0 <_malloc_r+0xfc>
 800760e:	f000 f869 	bl	80076e4 <__malloc_lock>
 8007612:	f8d8 3000 	ldr.w	r3, [r8]
 8007616:	461c      	mov	r4, r3
 8007618:	bb44      	cbnz	r4, 800766c <_malloc_r+0x88>
 800761a:	4629      	mov	r1, r5
 800761c:	4630      	mov	r0, r6
 800761e:	f7ff ffbf 	bl	80075a0 <sbrk_aligned>
 8007622:	1c43      	adds	r3, r0, #1
 8007624:	4604      	mov	r4, r0
 8007626:	d158      	bne.n	80076da <_malloc_r+0xf6>
 8007628:	f8d8 4000 	ldr.w	r4, [r8]
 800762c:	4627      	mov	r7, r4
 800762e:	2f00      	cmp	r7, #0
 8007630:	d143      	bne.n	80076ba <_malloc_r+0xd6>
 8007632:	2c00      	cmp	r4, #0
 8007634:	d04b      	beq.n	80076ce <_malloc_r+0xea>
 8007636:	6823      	ldr	r3, [r4, #0]
 8007638:	4639      	mov	r1, r7
 800763a:	4630      	mov	r0, r6
 800763c:	eb04 0903 	add.w	r9, r4, r3
 8007640:	f000 fe48 	bl	80082d4 <_sbrk_r>
 8007644:	4581      	cmp	r9, r0
 8007646:	d142      	bne.n	80076ce <_malloc_r+0xea>
 8007648:	6821      	ldr	r1, [r4, #0]
 800764a:	1a6d      	subs	r5, r5, r1
 800764c:	4629      	mov	r1, r5
 800764e:	4630      	mov	r0, r6
 8007650:	f7ff ffa6 	bl	80075a0 <sbrk_aligned>
 8007654:	3001      	adds	r0, #1
 8007656:	d03a      	beq.n	80076ce <_malloc_r+0xea>
 8007658:	6823      	ldr	r3, [r4, #0]
 800765a:	442b      	add	r3, r5
 800765c:	6023      	str	r3, [r4, #0]
 800765e:	f8d8 3000 	ldr.w	r3, [r8]
 8007662:	685a      	ldr	r2, [r3, #4]
 8007664:	bb62      	cbnz	r2, 80076c0 <_malloc_r+0xdc>
 8007666:	f8c8 7000 	str.w	r7, [r8]
 800766a:	e00f      	b.n	800768c <_malloc_r+0xa8>
 800766c:	6822      	ldr	r2, [r4, #0]
 800766e:	1b52      	subs	r2, r2, r5
 8007670:	d420      	bmi.n	80076b4 <_malloc_r+0xd0>
 8007672:	2a0b      	cmp	r2, #11
 8007674:	d917      	bls.n	80076a6 <_malloc_r+0xc2>
 8007676:	1961      	adds	r1, r4, r5
 8007678:	42a3      	cmp	r3, r4
 800767a:	6025      	str	r5, [r4, #0]
 800767c:	bf18      	it	ne
 800767e:	6059      	strne	r1, [r3, #4]
 8007680:	6863      	ldr	r3, [r4, #4]
 8007682:	bf08      	it	eq
 8007684:	f8c8 1000 	streq.w	r1, [r8]
 8007688:	5162      	str	r2, [r4, r5]
 800768a:	604b      	str	r3, [r1, #4]
 800768c:	4630      	mov	r0, r6
 800768e:	f000 f82f 	bl	80076f0 <__malloc_unlock>
 8007692:	f104 000b 	add.w	r0, r4, #11
 8007696:	1d23      	adds	r3, r4, #4
 8007698:	f020 0007 	bic.w	r0, r0, #7
 800769c:	1ac2      	subs	r2, r0, r3
 800769e:	bf1c      	itt	ne
 80076a0:	1a1b      	subne	r3, r3, r0
 80076a2:	50a3      	strne	r3, [r4, r2]
 80076a4:	e7af      	b.n	8007606 <_malloc_r+0x22>
 80076a6:	6862      	ldr	r2, [r4, #4]
 80076a8:	42a3      	cmp	r3, r4
 80076aa:	bf0c      	ite	eq
 80076ac:	f8c8 2000 	streq.w	r2, [r8]
 80076b0:	605a      	strne	r2, [r3, #4]
 80076b2:	e7eb      	b.n	800768c <_malloc_r+0xa8>
 80076b4:	4623      	mov	r3, r4
 80076b6:	6864      	ldr	r4, [r4, #4]
 80076b8:	e7ae      	b.n	8007618 <_malloc_r+0x34>
 80076ba:	463c      	mov	r4, r7
 80076bc:	687f      	ldr	r7, [r7, #4]
 80076be:	e7b6      	b.n	800762e <_malloc_r+0x4a>
 80076c0:	461a      	mov	r2, r3
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	42a3      	cmp	r3, r4
 80076c6:	d1fb      	bne.n	80076c0 <_malloc_r+0xdc>
 80076c8:	2300      	movs	r3, #0
 80076ca:	6053      	str	r3, [r2, #4]
 80076cc:	e7de      	b.n	800768c <_malloc_r+0xa8>
 80076ce:	230c      	movs	r3, #12
 80076d0:	6033      	str	r3, [r6, #0]
 80076d2:	4630      	mov	r0, r6
 80076d4:	f000 f80c 	bl	80076f0 <__malloc_unlock>
 80076d8:	e794      	b.n	8007604 <_malloc_r+0x20>
 80076da:	6005      	str	r5, [r0, #0]
 80076dc:	e7d6      	b.n	800768c <_malloc_r+0xa8>
 80076de:	bf00      	nop
 80076e0:	24000478 	.word	0x24000478

080076e4 <__malloc_lock>:
 80076e4:	4801      	ldr	r0, [pc, #4]	@ (80076ec <__malloc_lock+0x8>)
 80076e6:	f7ff b920 	b.w	800692a <__retarget_lock_acquire_recursive>
 80076ea:	bf00      	nop
 80076ec:	24000470 	.word	0x24000470

080076f0 <__malloc_unlock>:
 80076f0:	4801      	ldr	r0, [pc, #4]	@ (80076f8 <__malloc_unlock+0x8>)
 80076f2:	f7ff b91b 	b.w	800692c <__retarget_lock_release_recursive>
 80076f6:	bf00      	nop
 80076f8:	24000470 	.word	0x24000470

080076fc <_Balloc>:
 80076fc:	b570      	push	{r4, r5, r6, lr}
 80076fe:	69c6      	ldr	r6, [r0, #28]
 8007700:	4604      	mov	r4, r0
 8007702:	460d      	mov	r5, r1
 8007704:	b976      	cbnz	r6, 8007724 <_Balloc+0x28>
 8007706:	2010      	movs	r0, #16
 8007708:	f7ff ff42 	bl	8007590 <malloc>
 800770c:	4602      	mov	r2, r0
 800770e:	61e0      	str	r0, [r4, #28]
 8007710:	b920      	cbnz	r0, 800771c <_Balloc+0x20>
 8007712:	4b18      	ldr	r3, [pc, #96]	@ (8007774 <_Balloc+0x78>)
 8007714:	4818      	ldr	r0, [pc, #96]	@ (8007778 <_Balloc+0x7c>)
 8007716:	216b      	movs	r1, #107	@ 0x6b
 8007718:	f000 fdfa 	bl	8008310 <__assert_func>
 800771c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007720:	6006      	str	r6, [r0, #0]
 8007722:	60c6      	str	r6, [r0, #12]
 8007724:	69e6      	ldr	r6, [r4, #28]
 8007726:	68f3      	ldr	r3, [r6, #12]
 8007728:	b183      	cbz	r3, 800774c <_Balloc+0x50>
 800772a:	69e3      	ldr	r3, [r4, #28]
 800772c:	68db      	ldr	r3, [r3, #12]
 800772e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007732:	b9b8      	cbnz	r0, 8007764 <_Balloc+0x68>
 8007734:	2101      	movs	r1, #1
 8007736:	fa01 f605 	lsl.w	r6, r1, r5
 800773a:	1d72      	adds	r2, r6, #5
 800773c:	0092      	lsls	r2, r2, #2
 800773e:	4620      	mov	r0, r4
 8007740:	f000 fe04 	bl	800834c <_calloc_r>
 8007744:	b160      	cbz	r0, 8007760 <_Balloc+0x64>
 8007746:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800774a:	e00e      	b.n	800776a <_Balloc+0x6e>
 800774c:	2221      	movs	r2, #33	@ 0x21
 800774e:	2104      	movs	r1, #4
 8007750:	4620      	mov	r0, r4
 8007752:	f000 fdfb 	bl	800834c <_calloc_r>
 8007756:	69e3      	ldr	r3, [r4, #28]
 8007758:	60f0      	str	r0, [r6, #12]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d1e4      	bne.n	800772a <_Balloc+0x2e>
 8007760:	2000      	movs	r0, #0
 8007762:	bd70      	pop	{r4, r5, r6, pc}
 8007764:	6802      	ldr	r2, [r0, #0]
 8007766:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800776a:	2300      	movs	r3, #0
 800776c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007770:	e7f7      	b.n	8007762 <_Balloc+0x66>
 8007772:	bf00      	nop
 8007774:	0800851d 	.word	0x0800851d
 8007778:	0800859d 	.word	0x0800859d

0800777c <_Bfree>:
 800777c:	b570      	push	{r4, r5, r6, lr}
 800777e:	69c6      	ldr	r6, [r0, #28]
 8007780:	4605      	mov	r5, r0
 8007782:	460c      	mov	r4, r1
 8007784:	b976      	cbnz	r6, 80077a4 <_Bfree+0x28>
 8007786:	2010      	movs	r0, #16
 8007788:	f7ff ff02 	bl	8007590 <malloc>
 800778c:	4602      	mov	r2, r0
 800778e:	61e8      	str	r0, [r5, #28]
 8007790:	b920      	cbnz	r0, 800779c <_Bfree+0x20>
 8007792:	4b09      	ldr	r3, [pc, #36]	@ (80077b8 <_Bfree+0x3c>)
 8007794:	4809      	ldr	r0, [pc, #36]	@ (80077bc <_Bfree+0x40>)
 8007796:	218f      	movs	r1, #143	@ 0x8f
 8007798:	f000 fdba 	bl	8008310 <__assert_func>
 800779c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077a0:	6006      	str	r6, [r0, #0]
 80077a2:	60c6      	str	r6, [r0, #12]
 80077a4:	b13c      	cbz	r4, 80077b6 <_Bfree+0x3a>
 80077a6:	69eb      	ldr	r3, [r5, #28]
 80077a8:	6862      	ldr	r2, [r4, #4]
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077b0:	6021      	str	r1, [r4, #0]
 80077b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077b6:	bd70      	pop	{r4, r5, r6, pc}
 80077b8:	0800851d 	.word	0x0800851d
 80077bc:	0800859d 	.word	0x0800859d

080077c0 <__multadd>:
 80077c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077c4:	690d      	ldr	r5, [r1, #16]
 80077c6:	4607      	mov	r7, r0
 80077c8:	460c      	mov	r4, r1
 80077ca:	461e      	mov	r6, r3
 80077cc:	f101 0c14 	add.w	ip, r1, #20
 80077d0:	2000      	movs	r0, #0
 80077d2:	f8dc 3000 	ldr.w	r3, [ip]
 80077d6:	b299      	uxth	r1, r3
 80077d8:	fb02 6101 	mla	r1, r2, r1, r6
 80077dc:	0c1e      	lsrs	r6, r3, #16
 80077de:	0c0b      	lsrs	r3, r1, #16
 80077e0:	fb02 3306 	mla	r3, r2, r6, r3
 80077e4:	b289      	uxth	r1, r1
 80077e6:	3001      	adds	r0, #1
 80077e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80077ec:	4285      	cmp	r5, r0
 80077ee:	f84c 1b04 	str.w	r1, [ip], #4
 80077f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80077f6:	dcec      	bgt.n	80077d2 <__multadd+0x12>
 80077f8:	b30e      	cbz	r6, 800783e <__multadd+0x7e>
 80077fa:	68a3      	ldr	r3, [r4, #8]
 80077fc:	42ab      	cmp	r3, r5
 80077fe:	dc19      	bgt.n	8007834 <__multadd+0x74>
 8007800:	6861      	ldr	r1, [r4, #4]
 8007802:	4638      	mov	r0, r7
 8007804:	3101      	adds	r1, #1
 8007806:	f7ff ff79 	bl	80076fc <_Balloc>
 800780a:	4680      	mov	r8, r0
 800780c:	b928      	cbnz	r0, 800781a <__multadd+0x5a>
 800780e:	4602      	mov	r2, r0
 8007810:	4b0c      	ldr	r3, [pc, #48]	@ (8007844 <__multadd+0x84>)
 8007812:	480d      	ldr	r0, [pc, #52]	@ (8007848 <__multadd+0x88>)
 8007814:	21ba      	movs	r1, #186	@ 0xba
 8007816:	f000 fd7b 	bl	8008310 <__assert_func>
 800781a:	6922      	ldr	r2, [r4, #16]
 800781c:	3202      	adds	r2, #2
 800781e:	f104 010c 	add.w	r1, r4, #12
 8007822:	0092      	lsls	r2, r2, #2
 8007824:	300c      	adds	r0, #12
 8007826:	f000 fd65 	bl	80082f4 <memcpy>
 800782a:	4621      	mov	r1, r4
 800782c:	4638      	mov	r0, r7
 800782e:	f7ff ffa5 	bl	800777c <_Bfree>
 8007832:	4644      	mov	r4, r8
 8007834:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007838:	3501      	adds	r5, #1
 800783a:	615e      	str	r6, [r3, #20]
 800783c:	6125      	str	r5, [r4, #16]
 800783e:	4620      	mov	r0, r4
 8007840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007844:	0800858c 	.word	0x0800858c
 8007848:	0800859d 	.word	0x0800859d

0800784c <__hi0bits>:
 800784c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007850:	4603      	mov	r3, r0
 8007852:	bf36      	itet	cc
 8007854:	0403      	lslcc	r3, r0, #16
 8007856:	2000      	movcs	r0, #0
 8007858:	2010      	movcc	r0, #16
 800785a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800785e:	bf3c      	itt	cc
 8007860:	021b      	lslcc	r3, r3, #8
 8007862:	3008      	addcc	r0, #8
 8007864:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007868:	bf3c      	itt	cc
 800786a:	011b      	lslcc	r3, r3, #4
 800786c:	3004      	addcc	r0, #4
 800786e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007872:	bf3c      	itt	cc
 8007874:	009b      	lslcc	r3, r3, #2
 8007876:	3002      	addcc	r0, #2
 8007878:	2b00      	cmp	r3, #0
 800787a:	db05      	blt.n	8007888 <__hi0bits+0x3c>
 800787c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007880:	f100 0001 	add.w	r0, r0, #1
 8007884:	bf08      	it	eq
 8007886:	2020      	moveq	r0, #32
 8007888:	4770      	bx	lr

0800788a <__lo0bits>:
 800788a:	6803      	ldr	r3, [r0, #0]
 800788c:	4602      	mov	r2, r0
 800788e:	f013 0007 	ands.w	r0, r3, #7
 8007892:	d00b      	beq.n	80078ac <__lo0bits+0x22>
 8007894:	07d9      	lsls	r1, r3, #31
 8007896:	d421      	bmi.n	80078dc <__lo0bits+0x52>
 8007898:	0798      	lsls	r0, r3, #30
 800789a:	bf49      	itett	mi
 800789c:	085b      	lsrmi	r3, r3, #1
 800789e:	089b      	lsrpl	r3, r3, #2
 80078a0:	2001      	movmi	r0, #1
 80078a2:	6013      	strmi	r3, [r2, #0]
 80078a4:	bf5c      	itt	pl
 80078a6:	6013      	strpl	r3, [r2, #0]
 80078a8:	2002      	movpl	r0, #2
 80078aa:	4770      	bx	lr
 80078ac:	b299      	uxth	r1, r3
 80078ae:	b909      	cbnz	r1, 80078b4 <__lo0bits+0x2a>
 80078b0:	0c1b      	lsrs	r3, r3, #16
 80078b2:	2010      	movs	r0, #16
 80078b4:	b2d9      	uxtb	r1, r3
 80078b6:	b909      	cbnz	r1, 80078bc <__lo0bits+0x32>
 80078b8:	3008      	adds	r0, #8
 80078ba:	0a1b      	lsrs	r3, r3, #8
 80078bc:	0719      	lsls	r1, r3, #28
 80078be:	bf04      	itt	eq
 80078c0:	091b      	lsreq	r3, r3, #4
 80078c2:	3004      	addeq	r0, #4
 80078c4:	0799      	lsls	r1, r3, #30
 80078c6:	bf04      	itt	eq
 80078c8:	089b      	lsreq	r3, r3, #2
 80078ca:	3002      	addeq	r0, #2
 80078cc:	07d9      	lsls	r1, r3, #31
 80078ce:	d403      	bmi.n	80078d8 <__lo0bits+0x4e>
 80078d0:	085b      	lsrs	r3, r3, #1
 80078d2:	f100 0001 	add.w	r0, r0, #1
 80078d6:	d003      	beq.n	80078e0 <__lo0bits+0x56>
 80078d8:	6013      	str	r3, [r2, #0]
 80078da:	4770      	bx	lr
 80078dc:	2000      	movs	r0, #0
 80078de:	4770      	bx	lr
 80078e0:	2020      	movs	r0, #32
 80078e2:	4770      	bx	lr

080078e4 <__i2b>:
 80078e4:	b510      	push	{r4, lr}
 80078e6:	460c      	mov	r4, r1
 80078e8:	2101      	movs	r1, #1
 80078ea:	f7ff ff07 	bl	80076fc <_Balloc>
 80078ee:	4602      	mov	r2, r0
 80078f0:	b928      	cbnz	r0, 80078fe <__i2b+0x1a>
 80078f2:	4b05      	ldr	r3, [pc, #20]	@ (8007908 <__i2b+0x24>)
 80078f4:	4805      	ldr	r0, [pc, #20]	@ (800790c <__i2b+0x28>)
 80078f6:	f240 1145 	movw	r1, #325	@ 0x145
 80078fa:	f000 fd09 	bl	8008310 <__assert_func>
 80078fe:	2301      	movs	r3, #1
 8007900:	6144      	str	r4, [r0, #20]
 8007902:	6103      	str	r3, [r0, #16]
 8007904:	bd10      	pop	{r4, pc}
 8007906:	bf00      	nop
 8007908:	0800858c 	.word	0x0800858c
 800790c:	0800859d 	.word	0x0800859d

08007910 <__multiply>:
 8007910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007914:	4617      	mov	r7, r2
 8007916:	690a      	ldr	r2, [r1, #16]
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	429a      	cmp	r2, r3
 800791c:	bfa8      	it	ge
 800791e:	463b      	movge	r3, r7
 8007920:	4689      	mov	r9, r1
 8007922:	bfa4      	itt	ge
 8007924:	460f      	movge	r7, r1
 8007926:	4699      	movge	r9, r3
 8007928:	693d      	ldr	r5, [r7, #16]
 800792a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	6879      	ldr	r1, [r7, #4]
 8007932:	eb05 060a 	add.w	r6, r5, sl
 8007936:	42b3      	cmp	r3, r6
 8007938:	b085      	sub	sp, #20
 800793a:	bfb8      	it	lt
 800793c:	3101      	addlt	r1, #1
 800793e:	f7ff fedd 	bl	80076fc <_Balloc>
 8007942:	b930      	cbnz	r0, 8007952 <__multiply+0x42>
 8007944:	4602      	mov	r2, r0
 8007946:	4b41      	ldr	r3, [pc, #260]	@ (8007a4c <__multiply+0x13c>)
 8007948:	4841      	ldr	r0, [pc, #260]	@ (8007a50 <__multiply+0x140>)
 800794a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800794e:	f000 fcdf 	bl	8008310 <__assert_func>
 8007952:	f100 0414 	add.w	r4, r0, #20
 8007956:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800795a:	4623      	mov	r3, r4
 800795c:	2200      	movs	r2, #0
 800795e:	4573      	cmp	r3, lr
 8007960:	d320      	bcc.n	80079a4 <__multiply+0x94>
 8007962:	f107 0814 	add.w	r8, r7, #20
 8007966:	f109 0114 	add.w	r1, r9, #20
 800796a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800796e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007972:	9302      	str	r3, [sp, #8]
 8007974:	1beb      	subs	r3, r5, r7
 8007976:	3b15      	subs	r3, #21
 8007978:	f023 0303 	bic.w	r3, r3, #3
 800797c:	3304      	adds	r3, #4
 800797e:	3715      	adds	r7, #21
 8007980:	42bd      	cmp	r5, r7
 8007982:	bf38      	it	cc
 8007984:	2304      	movcc	r3, #4
 8007986:	9301      	str	r3, [sp, #4]
 8007988:	9b02      	ldr	r3, [sp, #8]
 800798a:	9103      	str	r1, [sp, #12]
 800798c:	428b      	cmp	r3, r1
 800798e:	d80c      	bhi.n	80079aa <__multiply+0x9a>
 8007990:	2e00      	cmp	r6, #0
 8007992:	dd03      	ble.n	800799c <__multiply+0x8c>
 8007994:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007998:	2b00      	cmp	r3, #0
 800799a:	d055      	beq.n	8007a48 <__multiply+0x138>
 800799c:	6106      	str	r6, [r0, #16]
 800799e:	b005      	add	sp, #20
 80079a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079a4:	f843 2b04 	str.w	r2, [r3], #4
 80079a8:	e7d9      	b.n	800795e <__multiply+0x4e>
 80079aa:	f8b1 a000 	ldrh.w	sl, [r1]
 80079ae:	f1ba 0f00 	cmp.w	sl, #0
 80079b2:	d01f      	beq.n	80079f4 <__multiply+0xe4>
 80079b4:	46c4      	mov	ip, r8
 80079b6:	46a1      	mov	r9, r4
 80079b8:	2700      	movs	r7, #0
 80079ba:	f85c 2b04 	ldr.w	r2, [ip], #4
 80079be:	f8d9 3000 	ldr.w	r3, [r9]
 80079c2:	fa1f fb82 	uxth.w	fp, r2
 80079c6:	b29b      	uxth	r3, r3
 80079c8:	fb0a 330b 	mla	r3, sl, fp, r3
 80079cc:	443b      	add	r3, r7
 80079ce:	f8d9 7000 	ldr.w	r7, [r9]
 80079d2:	0c12      	lsrs	r2, r2, #16
 80079d4:	0c3f      	lsrs	r7, r7, #16
 80079d6:	fb0a 7202 	mla	r2, sl, r2, r7
 80079da:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80079de:	b29b      	uxth	r3, r3
 80079e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80079e4:	4565      	cmp	r5, ip
 80079e6:	f849 3b04 	str.w	r3, [r9], #4
 80079ea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80079ee:	d8e4      	bhi.n	80079ba <__multiply+0xaa>
 80079f0:	9b01      	ldr	r3, [sp, #4]
 80079f2:	50e7      	str	r7, [r4, r3]
 80079f4:	9b03      	ldr	r3, [sp, #12]
 80079f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80079fa:	3104      	adds	r1, #4
 80079fc:	f1b9 0f00 	cmp.w	r9, #0
 8007a00:	d020      	beq.n	8007a44 <__multiply+0x134>
 8007a02:	6823      	ldr	r3, [r4, #0]
 8007a04:	4647      	mov	r7, r8
 8007a06:	46a4      	mov	ip, r4
 8007a08:	f04f 0a00 	mov.w	sl, #0
 8007a0c:	f8b7 b000 	ldrh.w	fp, [r7]
 8007a10:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007a14:	fb09 220b 	mla	r2, r9, fp, r2
 8007a18:	4452      	add	r2, sl
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a20:	f84c 3b04 	str.w	r3, [ip], #4
 8007a24:	f857 3b04 	ldr.w	r3, [r7], #4
 8007a28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a2c:	f8bc 3000 	ldrh.w	r3, [ip]
 8007a30:	fb09 330a 	mla	r3, r9, sl, r3
 8007a34:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007a38:	42bd      	cmp	r5, r7
 8007a3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a3e:	d8e5      	bhi.n	8007a0c <__multiply+0xfc>
 8007a40:	9a01      	ldr	r2, [sp, #4]
 8007a42:	50a3      	str	r3, [r4, r2]
 8007a44:	3404      	adds	r4, #4
 8007a46:	e79f      	b.n	8007988 <__multiply+0x78>
 8007a48:	3e01      	subs	r6, #1
 8007a4a:	e7a1      	b.n	8007990 <__multiply+0x80>
 8007a4c:	0800858c 	.word	0x0800858c
 8007a50:	0800859d 	.word	0x0800859d

08007a54 <__pow5mult>:
 8007a54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a58:	4615      	mov	r5, r2
 8007a5a:	f012 0203 	ands.w	r2, r2, #3
 8007a5e:	4607      	mov	r7, r0
 8007a60:	460e      	mov	r6, r1
 8007a62:	d007      	beq.n	8007a74 <__pow5mult+0x20>
 8007a64:	4c25      	ldr	r4, [pc, #148]	@ (8007afc <__pow5mult+0xa8>)
 8007a66:	3a01      	subs	r2, #1
 8007a68:	2300      	movs	r3, #0
 8007a6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007a6e:	f7ff fea7 	bl	80077c0 <__multadd>
 8007a72:	4606      	mov	r6, r0
 8007a74:	10ad      	asrs	r5, r5, #2
 8007a76:	d03d      	beq.n	8007af4 <__pow5mult+0xa0>
 8007a78:	69fc      	ldr	r4, [r7, #28]
 8007a7a:	b97c      	cbnz	r4, 8007a9c <__pow5mult+0x48>
 8007a7c:	2010      	movs	r0, #16
 8007a7e:	f7ff fd87 	bl	8007590 <malloc>
 8007a82:	4602      	mov	r2, r0
 8007a84:	61f8      	str	r0, [r7, #28]
 8007a86:	b928      	cbnz	r0, 8007a94 <__pow5mult+0x40>
 8007a88:	4b1d      	ldr	r3, [pc, #116]	@ (8007b00 <__pow5mult+0xac>)
 8007a8a:	481e      	ldr	r0, [pc, #120]	@ (8007b04 <__pow5mult+0xb0>)
 8007a8c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007a90:	f000 fc3e 	bl	8008310 <__assert_func>
 8007a94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007a98:	6004      	str	r4, [r0, #0]
 8007a9a:	60c4      	str	r4, [r0, #12]
 8007a9c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007aa0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007aa4:	b94c      	cbnz	r4, 8007aba <__pow5mult+0x66>
 8007aa6:	f240 2171 	movw	r1, #625	@ 0x271
 8007aaa:	4638      	mov	r0, r7
 8007aac:	f7ff ff1a 	bl	80078e4 <__i2b>
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	f8c8 0008 	str.w	r0, [r8, #8]
 8007ab6:	4604      	mov	r4, r0
 8007ab8:	6003      	str	r3, [r0, #0]
 8007aba:	f04f 0900 	mov.w	r9, #0
 8007abe:	07eb      	lsls	r3, r5, #31
 8007ac0:	d50a      	bpl.n	8007ad8 <__pow5mult+0x84>
 8007ac2:	4631      	mov	r1, r6
 8007ac4:	4622      	mov	r2, r4
 8007ac6:	4638      	mov	r0, r7
 8007ac8:	f7ff ff22 	bl	8007910 <__multiply>
 8007acc:	4631      	mov	r1, r6
 8007ace:	4680      	mov	r8, r0
 8007ad0:	4638      	mov	r0, r7
 8007ad2:	f7ff fe53 	bl	800777c <_Bfree>
 8007ad6:	4646      	mov	r6, r8
 8007ad8:	106d      	asrs	r5, r5, #1
 8007ada:	d00b      	beq.n	8007af4 <__pow5mult+0xa0>
 8007adc:	6820      	ldr	r0, [r4, #0]
 8007ade:	b938      	cbnz	r0, 8007af0 <__pow5mult+0x9c>
 8007ae0:	4622      	mov	r2, r4
 8007ae2:	4621      	mov	r1, r4
 8007ae4:	4638      	mov	r0, r7
 8007ae6:	f7ff ff13 	bl	8007910 <__multiply>
 8007aea:	6020      	str	r0, [r4, #0]
 8007aec:	f8c0 9000 	str.w	r9, [r0]
 8007af0:	4604      	mov	r4, r0
 8007af2:	e7e4      	b.n	8007abe <__pow5mult+0x6a>
 8007af4:	4630      	mov	r0, r6
 8007af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007afa:	bf00      	nop
 8007afc:	08008650 	.word	0x08008650
 8007b00:	0800851d 	.word	0x0800851d
 8007b04:	0800859d 	.word	0x0800859d

08007b08 <__lshift>:
 8007b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b0c:	460c      	mov	r4, r1
 8007b0e:	6849      	ldr	r1, [r1, #4]
 8007b10:	6923      	ldr	r3, [r4, #16]
 8007b12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b16:	68a3      	ldr	r3, [r4, #8]
 8007b18:	4607      	mov	r7, r0
 8007b1a:	4691      	mov	r9, r2
 8007b1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b20:	f108 0601 	add.w	r6, r8, #1
 8007b24:	42b3      	cmp	r3, r6
 8007b26:	db0b      	blt.n	8007b40 <__lshift+0x38>
 8007b28:	4638      	mov	r0, r7
 8007b2a:	f7ff fde7 	bl	80076fc <_Balloc>
 8007b2e:	4605      	mov	r5, r0
 8007b30:	b948      	cbnz	r0, 8007b46 <__lshift+0x3e>
 8007b32:	4602      	mov	r2, r0
 8007b34:	4b28      	ldr	r3, [pc, #160]	@ (8007bd8 <__lshift+0xd0>)
 8007b36:	4829      	ldr	r0, [pc, #164]	@ (8007bdc <__lshift+0xd4>)
 8007b38:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007b3c:	f000 fbe8 	bl	8008310 <__assert_func>
 8007b40:	3101      	adds	r1, #1
 8007b42:	005b      	lsls	r3, r3, #1
 8007b44:	e7ee      	b.n	8007b24 <__lshift+0x1c>
 8007b46:	2300      	movs	r3, #0
 8007b48:	f100 0114 	add.w	r1, r0, #20
 8007b4c:	f100 0210 	add.w	r2, r0, #16
 8007b50:	4618      	mov	r0, r3
 8007b52:	4553      	cmp	r3, sl
 8007b54:	db33      	blt.n	8007bbe <__lshift+0xb6>
 8007b56:	6920      	ldr	r0, [r4, #16]
 8007b58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007b5c:	f104 0314 	add.w	r3, r4, #20
 8007b60:	f019 091f 	ands.w	r9, r9, #31
 8007b64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007b68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007b6c:	d02b      	beq.n	8007bc6 <__lshift+0xbe>
 8007b6e:	f1c9 0e20 	rsb	lr, r9, #32
 8007b72:	468a      	mov	sl, r1
 8007b74:	2200      	movs	r2, #0
 8007b76:	6818      	ldr	r0, [r3, #0]
 8007b78:	fa00 f009 	lsl.w	r0, r0, r9
 8007b7c:	4310      	orrs	r0, r2
 8007b7e:	f84a 0b04 	str.w	r0, [sl], #4
 8007b82:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b86:	459c      	cmp	ip, r3
 8007b88:	fa22 f20e 	lsr.w	r2, r2, lr
 8007b8c:	d8f3      	bhi.n	8007b76 <__lshift+0x6e>
 8007b8e:	ebac 0304 	sub.w	r3, ip, r4
 8007b92:	3b15      	subs	r3, #21
 8007b94:	f023 0303 	bic.w	r3, r3, #3
 8007b98:	3304      	adds	r3, #4
 8007b9a:	f104 0015 	add.w	r0, r4, #21
 8007b9e:	4560      	cmp	r0, ip
 8007ba0:	bf88      	it	hi
 8007ba2:	2304      	movhi	r3, #4
 8007ba4:	50ca      	str	r2, [r1, r3]
 8007ba6:	b10a      	cbz	r2, 8007bac <__lshift+0xa4>
 8007ba8:	f108 0602 	add.w	r6, r8, #2
 8007bac:	3e01      	subs	r6, #1
 8007bae:	4638      	mov	r0, r7
 8007bb0:	612e      	str	r6, [r5, #16]
 8007bb2:	4621      	mov	r1, r4
 8007bb4:	f7ff fde2 	bl	800777c <_Bfree>
 8007bb8:	4628      	mov	r0, r5
 8007bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bbe:	f842 0f04 	str.w	r0, [r2, #4]!
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	e7c5      	b.n	8007b52 <__lshift+0x4a>
 8007bc6:	3904      	subs	r1, #4
 8007bc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bcc:	f841 2f04 	str.w	r2, [r1, #4]!
 8007bd0:	459c      	cmp	ip, r3
 8007bd2:	d8f9      	bhi.n	8007bc8 <__lshift+0xc0>
 8007bd4:	e7ea      	b.n	8007bac <__lshift+0xa4>
 8007bd6:	bf00      	nop
 8007bd8:	0800858c 	.word	0x0800858c
 8007bdc:	0800859d 	.word	0x0800859d

08007be0 <__mcmp>:
 8007be0:	690a      	ldr	r2, [r1, #16]
 8007be2:	4603      	mov	r3, r0
 8007be4:	6900      	ldr	r0, [r0, #16]
 8007be6:	1a80      	subs	r0, r0, r2
 8007be8:	b530      	push	{r4, r5, lr}
 8007bea:	d10e      	bne.n	8007c0a <__mcmp+0x2a>
 8007bec:	3314      	adds	r3, #20
 8007bee:	3114      	adds	r1, #20
 8007bf0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007bf4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007bf8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007bfc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007c00:	4295      	cmp	r5, r2
 8007c02:	d003      	beq.n	8007c0c <__mcmp+0x2c>
 8007c04:	d205      	bcs.n	8007c12 <__mcmp+0x32>
 8007c06:	f04f 30ff 	mov.w	r0, #4294967295
 8007c0a:	bd30      	pop	{r4, r5, pc}
 8007c0c:	42a3      	cmp	r3, r4
 8007c0e:	d3f3      	bcc.n	8007bf8 <__mcmp+0x18>
 8007c10:	e7fb      	b.n	8007c0a <__mcmp+0x2a>
 8007c12:	2001      	movs	r0, #1
 8007c14:	e7f9      	b.n	8007c0a <__mcmp+0x2a>
	...

08007c18 <__mdiff>:
 8007c18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c1c:	4689      	mov	r9, r1
 8007c1e:	4606      	mov	r6, r0
 8007c20:	4611      	mov	r1, r2
 8007c22:	4648      	mov	r0, r9
 8007c24:	4614      	mov	r4, r2
 8007c26:	f7ff ffdb 	bl	8007be0 <__mcmp>
 8007c2a:	1e05      	subs	r5, r0, #0
 8007c2c:	d112      	bne.n	8007c54 <__mdiff+0x3c>
 8007c2e:	4629      	mov	r1, r5
 8007c30:	4630      	mov	r0, r6
 8007c32:	f7ff fd63 	bl	80076fc <_Balloc>
 8007c36:	4602      	mov	r2, r0
 8007c38:	b928      	cbnz	r0, 8007c46 <__mdiff+0x2e>
 8007c3a:	4b3f      	ldr	r3, [pc, #252]	@ (8007d38 <__mdiff+0x120>)
 8007c3c:	f240 2137 	movw	r1, #567	@ 0x237
 8007c40:	483e      	ldr	r0, [pc, #248]	@ (8007d3c <__mdiff+0x124>)
 8007c42:	f000 fb65 	bl	8008310 <__assert_func>
 8007c46:	2301      	movs	r3, #1
 8007c48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007c4c:	4610      	mov	r0, r2
 8007c4e:	b003      	add	sp, #12
 8007c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c54:	bfbc      	itt	lt
 8007c56:	464b      	movlt	r3, r9
 8007c58:	46a1      	movlt	r9, r4
 8007c5a:	4630      	mov	r0, r6
 8007c5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007c60:	bfba      	itte	lt
 8007c62:	461c      	movlt	r4, r3
 8007c64:	2501      	movlt	r5, #1
 8007c66:	2500      	movge	r5, #0
 8007c68:	f7ff fd48 	bl	80076fc <_Balloc>
 8007c6c:	4602      	mov	r2, r0
 8007c6e:	b918      	cbnz	r0, 8007c78 <__mdiff+0x60>
 8007c70:	4b31      	ldr	r3, [pc, #196]	@ (8007d38 <__mdiff+0x120>)
 8007c72:	f240 2145 	movw	r1, #581	@ 0x245
 8007c76:	e7e3      	b.n	8007c40 <__mdiff+0x28>
 8007c78:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007c7c:	6926      	ldr	r6, [r4, #16]
 8007c7e:	60c5      	str	r5, [r0, #12]
 8007c80:	f109 0310 	add.w	r3, r9, #16
 8007c84:	f109 0514 	add.w	r5, r9, #20
 8007c88:	f104 0e14 	add.w	lr, r4, #20
 8007c8c:	f100 0b14 	add.w	fp, r0, #20
 8007c90:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007c94:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007c98:	9301      	str	r3, [sp, #4]
 8007c9a:	46d9      	mov	r9, fp
 8007c9c:	f04f 0c00 	mov.w	ip, #0
 8007ca0:	9b01      	ldr	r3, [sp, #4]
 8007ca2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007ca6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007caa:	9301      	str	r3, [sp, #4]
 8007cac:	fa1f f38a 	uxth.w	r3, sl
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	b283      	uxth	r3, r0
 8007cb4:	1acb      	subs	r3, r1, r3
 8007cb6:	0c00      	lsrs	r0, r0, #16
 8007cb8:	4463      	add	r3, ip
 8007cba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007cbe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007cc2:	b29b      	uxth	r3, r3
 8007cc4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007cc8:	4576      	cmp	r6, lr
 8007cca:	f849 3b04 	str.w	r3, [r9], #4
 8007cce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007cd2:	d8e5      	bhi.n	8007ca0 <__mdiff+0x88>
 8007cd4:	1b33      	subs	r3, r6, r4
 8007cd6:	3b15      	subs	r3, #21
 8007cd8:	f023 0303 	bic.w	r3, r3, #3
 8007cdc:	3415      	adds	r4, #21
 8007cde:	3304      	adds	r3, #4
 8007ce0:	42a6      	cmp	r6, r4
 8007ce2:	bf38      	it	cc
 8007ce4:	2304      	movcc	r3, #4
 8007ce6:	441d      	add	r5, r3
 8007ce8:	445b      	add	r3, fp
 8007cea:	461e      	mov	r6, r3
 8007cec:	462c      	mov	r4, r5
 8007cee:	4544      	cmp	r4, r8
 8007cf0:	d30e      	bcc.n	8007d10 <__mdiff+0xf8>
 8007cf2:	f108 0103 	add.w	r1, r8, #3
 8007cf6:	1b49      	subs	r1, r1, r5
 8007cf8:	f021 0103 	bic.w	r1, r1, #3
 8007cfc:	3d03      	subs	r5, #3
 8007cfe:	45a8      	cmp	r8, r5
 8007d00:	bf38      	it	cc
 8007d02:	2100      	movcc	r1, #0
 8007d04:	440b      	add	r3, r1
 8007d06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d0a:	b191      	cbz	r1, 8007d32 <__mdiff+0x11a>
 8007d0c:	6117      	str	r7, [r2, #16]
 8007d0e:	e79d      	b.n	8007c4c <__mdiff+0x34>
 8007d10:	f854 1b04 	ldr.w	r1, [r4], #4
 8007d14:	46e6      	mov	lr, ip
 8007d16:	0c08      	lsrs	r0, r1, #16
 8007d18:	fa1c fc81 	uxtah	ip, ip, r1
 8007d1c:	4471      	add	r1, lr
 8007d1e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007d22:	b289      	uxth	r1, r1
 8007d24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007d28:	f846 1b04 	str.w	r1, [r6], #4
 8007d2c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d30:	e7dd      	b.n	8007cee <__mdiff+0xd6>
 8007d32:	3f01      	subs	r7, #1
 8007d34:	e7e7      	b.n	8007d06 <__mdiff+0xee>
 8007d36:	bf00      	nop
 8007d38:	0800858c 	.word	0x0800858c
 8007d3c:	0800859d 	.word	0x0800859d

08007d40 <__d2b>:
 8007d40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d44:	460f      	mov	r7, r1
 8007d46:	2101      	movs	r1, #1
 8007d48:	ec59 8b10 	vmov	r8, r9, d0
 8007d4c:	4616      	mov	r6, r2
 8007d4e:	f7ff fcd5 	bl	80076fc <_Balloc>
 8007d52:	4604      	mov	r4, r0
 8007d54:	b930      	cbnz	r0, 8007d64 <__d2b+0x24>
 8007d56:	4602      	mov	r2, r0
 8007d58:	4b23      	ldr	r3, [pc, #140]	@ (8007de8 <__d2b+0xa8>)
 8007d5a:	4824      	ldr	r0, [pc, #144]	@ (8007dec <__d2b+0xac>)
 8007d5c:	f240 310f 	movw	r1, #783	@ 0x30f
 8007d60:	f000 fad6 	bl	8008310 <__assert_func>
 8007d64:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007d68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d6c:	b10d      	cbz	r5, 8007d72 <__d2b+0x32>
 8007d6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d72:	9301      	str	r3, [sp, #4]
 8007d74:	f1b8 0300 	subs.w	r3, r8, #0
 8007d78:	d023      	beq.n	8007dc2 <__d2b+0x82>
 8007d7a:	4668      	mov	r0, sp
 8007d7c:	9300      	str	r3, [sp, #0]
 8007d7e:	f7ff fd84 	bl	800788a <__lo0bits>
 8007d82:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007d86:	b1d0      	cbz	r0, 8007dbe <__d2b+0x7e>
 8007d88:	f1c0 0320 	rsb	r3, r0, #32
 8007d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d90:	430b      	orrs	r3, r1
 8007d92:	40c2      	lsrs	r2, r0
 8007d94:	6163      	str	r3, [r4, #20]
 8007d96:	9201      	str	r2, [sp, #4]
 8007d98:	9b01      	ldr	r3, [sp, #4]
 8007d9a:	61a3      	str	r3, [r4, #24]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	bf0c      	ite	eq
 8007da0:	2201      	moveq	r2, #1
 8007da2:	2202      	movne	r2, #2
 8007da4:	6122      	str	r2, [r4, #16]
 8007da6:	b1a5      	cbz	r5, 8007dd2 <__d2b+0x92>
 8007da8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007dac:	4405      	add	r5, r0
 8007dae:	603d      	str	r5, [r7, #0]
 8007db0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007db4:	6030      	str	r0, [r6, #0]
 8007db6:	4620      	mov	r0, r4
 8007db8:	b003      	add	sp, #12
 8007dba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007dbe:	6161      	str	r1, [r4, #20]
 8007dc0:	e7ea      	b.n	8007d98 <__d2b+0x58>
 8007dc2:	a801      	add	r0, sp, #4
 8007dc4:	f7ff fd61 	bl	800788a <__lo0bits>
 8007dc8:	9b01      	ldr	r3, [sp, #4]
 8007dca:	6163      	str	r3, [r4, #20]
 8007dcc:	3020      	adds	r0, #32
 8007dce:	2201      	movs	r2, #1
 8007dd0:	e7e8      	b.n	8007da4 <__d2b+0x64>
 8007dd2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007dd6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007dda:	6038      	str	r0, [r7, #0]
 8007ddc:	6918      	ldr	r0, [r3, #16]
 8007dde:	f7ff fd35 	bl	800784c <__hi0bits>
 8007de2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007de6:	e7e5      	b.n	8007db4 <__d2b+0x74>
 8007de8:	0800858c 	.word	0x0800858c
 8007dec:	0800859d 	.word	0x0800859d

08007df0 <__sfputc_r>:
 8007df0:	6893      	ldr	r3, [r2, #8]
 8007df2:	3b01      	subs	r3, #1
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	b410      	push	{r4}
 8007df8:	6093      	str	r3, [r2, #8]
 8007dfa:	da08      	bge.n	8007e0e <__sfputc_r+0x1e>
 8007dfc:	6994      	ldr	r4, [r2, #24]
 8007dfe:	42a3      	cmp	r3, r4
 8007e00:	db01      	blt.n	8007e06 <__sfputc_r+0x16>
 8007e02:	290a      	cmp	r1, #10
 8007e04:	d103      	bne.n	8007e0e <__sfputc_r+0x1e>
 8007e06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e0a:	f7fe bc7c 	b.w	8006706 <__swbuf_r>
 8007e0e:	6813      	ldr	r3, [r2, #0]
 8007e10:	1c58      	adds	r0, r3, #1
 8007e12:	6010      	str	r0, [r2, #0]
 8007e14:	7019      	strb	r1, [r3, #0]
 8007e16:	4608      	mov	r0, r1
 8007e18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e1c:	4770      	bx	lr

08007e1e <__sfputs_r>:
 8007e1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e20:	4606      	mov	r6, r0
 8007e22:	460f      	mov	r7, r1
 8007e24:	4614      	mov	r4, r2
 8007e26:	18d5      	adds	r5, r2, r3
 8007e28:	42ac      	cmp	r4, r5
 8007e2a:	d101      	bne.n	8007e30 <__sfputs_r+0x12>
 8007e2c:	2000      	movs	r0, #0
 8007e2e:	e007      	b.n	8007e40 <__sfputs_r+0x22>
 8007e30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e34:	463a      	mov	r2, r7
 8007e36:	4630      	mov	r0, r6
 8007e38:	f7ff ffda 	bl	8007df0 <__sfputc_r>
 8007e3c:	1c43      	adds	r3, r0, #1
 8007e3e:	d1f3      	bne.n	8007e28 <__sfputs_r+0xa>
 8007e40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007e44 <_vfiprintf_r>:
 8007e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e48:	460d      	mov	r5, r1
 8007e4a:	b09d      	sub	sp, #116	@ 0x74
 8007e4c:	4614      	mov	r4, r2
 8007e4e:	4698      	mov	r8, r3
 8007e50:	4606      	mov	r6, r0
 8007e52:	b118      	cbz	r0, 8007e5c <_vfiprintf_r+0x18>
 8007e54:	6a03      	ldr	r3, [r0, #32]
 8007e56:	b90b      	cbnz	r3, 8007e5c <_vfiprintf_r+0x18>
 8007e58:	f7fe fb6c 	bl	8006534 <__sinit>
 8007e5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e5e:	07d9      	lsls	r1, r3, #31
 8007e60:	d405      	bmi.n	8007e6e <_vfiprintf_r+0x2a>
 8007e62:	89ab      	ldrh	r3, [r5, #12]
 8007e64:	059a      	lsls	r2, r3, #22
 8007e66:	d402      	bmi.n	8007e6e <_vfiprintf_r+0x2a>
 8007e68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e6a:	f7fe fd5e 	bl	800692a <__retarget_lock_acquire_recursive>
 8007e6e:	89ab      	ldrh	r3, [r5, #12]
 8007e70:	071b      	lsls	r3, r3, #28
 8007e72:	d501      	bpl.n	8007e78 <_vfiprintf_r+0x34>
 8007e74:	692b      	ldr	r3, [r5, #16]
 8007e76:	b99b      	cbnz	r3, 8007ea0 <_vfiprintf_r+0x5c>
 8007e78:	4629      	mov	r1, r5
 8007e7a:	4630      	mov	r0, r6
 8007e7c:	f7fe fc82 	bl	8006784 <__swsetup_r>
 8007e80:	b170      	cbz	r0, 8007ea0 <_vfiprintf_r+0x5c>
 8007e82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e84:	07dc      	lsls	r4, r3, #31
 8007e86:	d504      	bpl.n	8007e92 <_vfiprintf_r+0x4e>
 8007e88:	f04f 30ff 	mov.w	r0, #4294967295
 8007e8c:	b01d      	add	sp, #116	@ 0x74
 8007e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e92:	89ab      	ldrh	r3, [r5, #12]
 8007e94:	0598      	lsls	r0, r3, #22
 8007e96:	d4f7      	bmi.n	8007e88 <_vfiprintf_r+0x44>
 8007e98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e9a:	f7fe fd47 	bl	800692c <__retarget_lock_release_recursive>
 8007e9e:	e7f3      	b.n	8007e88 <_vfiprintf_r+0x44>
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ea4:	2320      	movs	r3, #32
 8007ea6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007eaa:	f8cd 800c 	str.w	r8, [sp, #12]
 8007eae:	2330      	movs	r3, #48	@ 0x30
 8007eb0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008060 <_vfiprintf_r+0x21c>
 8007eb4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007eb8:	f04f 0901 	mov.w	r9, #1
 8007ebc:	4623      	mov	r3, r4
 8007ebe:	469a      	mov	sl, r3
 8007ec0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ec4:	b10a      	cbz	r2, 8007eca <_vfiprintf_r+0x86>
 8007ec6:	2a25      	cmp	r2, #37	@ 0x25
 8007ec8:	d1f9      	bne.n	8007ebe <_vfiprintf_r+0x7a>
 8007eca:	ebba 0b04 	subs.w	fp, sl, r4
 8007ece:	d00b      	beq.n	8007ee8 <_vfiprintf_r+0xa4>
 8007ed0:	465b      	mov	r3, fp
 8007ed2:	4622      	mov	r2, r4
 8007ed4:	4629      	mov	r1, r5
 8007ed6:	4630      	mov	r0, r6
 8007ed8:	f7ff ffa1 	bl	8007e1e <__sfputs_r>
 8007edc:	3001      	adds	r0, #1
 8007ede:	f000 80a7 	beq.w	8008030 <_vfiprintf_r+0x1ec>
 8007ee2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ee4:	445a      	add	r2, fp
 8007ee6:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ee8:	f89a 3000 	ldrb.w	r3, [sl]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	f000 809f 	beq.w	8008030 <_vfiprintf_r+0x1ec>
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ef8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007efc:	f10a 0a01 	add.w	sl, sl, #1
 8007f00:	9304      	str	r3, [sp, #16]
 8007f02:	9307      	str	r3, [sp, #28]
 8007f04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f08:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f0a:	4654      	mov	r4, sl
 8007f0c:	2205      	movs	r2, #5
 8007f0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f12:	4853      	ldr	r0, [pc, #332]	@ (8008060 <_vfiprintf_r+0x21c>)
 8007f14:	f7f8 f9fc 	bl	8000310 <memchr>
 8007f18:	9a04      	ldr	r2, [sp, #16]
 8007f1a:	b9d8      	cbnz	r0, 8007f54 <_vfiprintf_r+0x110>
 8007f1c:	06d1      	lsls	r1, r2, #27
 8007f1e:	bf44      	itt	mi
 8007f20:	2320      	movmi	r3, #32
 8007f22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f26:	0713      	lsls	r3, r2, #28
 8007f28:	bf44      	itt	mi
 8007f2a:	232b      	movmi	r3, #43	@ 0x2b
 8007f2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f30:	f89a 3000 	ldrb.w	r3, [sl]
 8007f34:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f36:	d015      	beq.n	8007f64 <_vfiprintf_r+0x120>
 8007f38:	9a07      	ldr	r2, [sp, #28]
 8007f3a:	4654      	mov	r4, sl
 8007f3c:	2000      	movs	r0, #0
 8007f3e:	f04f 0c0a 	mov.w	ip, #10
 8007f42:	4621      	mov	r1, r4
 8007f44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f48:	3b30      	subs	r3, #48	@ 0x30
 8007f4a:	2b09      	cmp	r3, #9
 8007f4c:	d94b      	bls.n	8007fe6 <_vfiprintf_r+0x1a2>
 8007f4e:	b1b0      	cbz	r0, 8007f7e <_vfiprintf_r+0x13a>
 8007f50:	9207      	str	r2, [sp, #28]
 8007f52:	e014      	b.n	8007f7e <_vfiprintf_r+0x13a>
 8007f54:	eba0 0308 	sub.w	r3, r0, r8
 8007f58:	fa09 f303 	lsl.w	r3, r9, r3
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	9304      	str	r3, [sp, #16]
 8007f60:	46a2      	mov	sl, r4
 8007f62:	e7d2      	b.n	8007f0a <_vfiprintf_r+0xc6>
 8007f64:	9b03      	ldr	r3, [sp, #12]
 8007f66:	1d19      	adds	r1, r3, #4
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	9103      	str	r1, [sp, #12]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	bfbb      	ittet	lt
 8007f70:	425b      	neglt	r3, r3
 8007f72:	f042 0202 	orrlt.w	r2, r2, #2
 8007f76:	9307      	strge	r3, [sp, #28]
 8007f78:	9307      	strlt	r3, [sp, #28]
 8007f7a:	bfb8      	it	lt
 8007f7c:	9204      	strlt	r2, [sp, #16]
 8007f7e:	7823      	ldrb	r3, [r4, #0]
 8007f80:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f82:	d10a      	bne.n	8007f9a <_vfiprintf_r+0x156>
 8007f84:	7863      	ldrb	r3, [r4, #1]
 8007f86:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f88:	d132      	bne.n	8007ff0 <_vfiprintf_r+0x1ac>
 8007f8a:	9b03      	ldr	r3, [sp, #12]
 8007f8c:	1d1a      	adds	r2, r3, #4
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	9203      	str	r2, [sp, #12]
 8007f92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f96:	3402      	adds	r4, #2
 8007f98:	9305      	str	r3, [sp, #20]
 8007f9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008070 <_vfiprintf_r+0x22c>
 8007f9e:	7821      	ldrb	r1, [r4, #0]
 8007fa0:	2203      	movs	r2, #3
 8007fa2:	4650      	mov	r0, sl
 8007fa4:	f7f8 f9b4 	bl	8000310 <memchr>
 8007fa8:	b138      	cbz	r0, 8007fba <_vfiprintf_r+0x176>
 8007faa:	9b04      	ldr	r3, [sp, #16]
 8007fac:	eba0 000a 	sub.w	r0, r0, sl
 8007fb0:	2240      	movs	r2, #64	@ 0x40
 8007fb2:	4082      	lsls	r2, r0
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	3401      	adds	r4, #1
 8007fb8:	9304      	str	r3, [sp, #16]
 8007fba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fbe:	4829      	ldr	r0, [pc, #164]	@ (8008064 <_vfiprintf_r+0x220>)
 8007fc0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007fc4:	2206      	movs	r2, #6
 8007fc6:	f7f8 f9a3 	bl	8000310 <memchr>
 8007fca:	2800      	cmp	r0, #0
 8007fcc:	d03f      	beq.n	800804e <_vfiprintf_r+0x20a>
 8007fce:	4b26      	ldr	r3, [pc, #152]	@ (8008068 <_vfiprintf_r+0x224>)
 8007fd0:	bb1b      	cbnz	r3, 800801a <_vfiprintf_r+0x1d6>
 8007fd2:	9b03      	ldr	r3, [sp, #12]
 8007fd4:	3307      	adds	r3, #7
 8007fd6:	f023 0307 	bic.w	r3, r3, #7
 8007fda:	3308      	adds	r3, #8
 8007fdc:	9303      	str	r3, [sp, #12]
 8007fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fe0:	443b      	add	r3, r7
 8007fe2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fe4:	e76a      	b.n	8007ebc <_vfiprintf_r+0x78>
 8007fe6:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fea:	460c      	mov	r4, r1
 8007fec:	2001      	movs	r0, #1
 8007fee:	e7a8      	b.n	8007f42 <_vfiprintf_r+0xfe>
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	3401      	adds	r4, #1
 8007ff4:	9305      	str	r3, [sp, #20]
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	f04f 0c0a 	mov.w	ip, #10
 8007ffc:	4620      	mov	r0, r4
 8007ffe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008002:	3a30      	subs	r2, #48	@ 0x30
 8008004:	2a09      	cmp	r2, #9
 8008006:	d903      	bls.n	8008010 <_vfiprintf_r+0x1cc>
 8008008:	2b00      	cmp	r3, #0
 800800a:	d0c6      	beq.n	8007f9a <_vfiprintf_r+0x156>
 800800c:	9105      	str	r1, [sp, #20]
 800800e:	e7c4      	b.n	8007f9a <_vfiprintf_r+0x156>
 8008010:	fb0c 2101 	mla	r1, ip, r1, r2
 8008014:	4604      	mov	r4, r0
 8008016:	2301      	movs	r3, #1
 8008018:	e7f0      	b.n	8007ffc <_vfiprintf_r+0x1b8>
 800801a:	ab03      	add	r3, sp, #12
 800801c:	9300      	str	r3, [sp, #0]
 800801e:	462a      	mov	r2, r5
 8008020:	4b12      	ldr	r3, [pc, #72]	@ (800806c <_vfiprintf_r+0x228>)
 8008022:	a904      	add	r1, sp, #16
 8008024:	4630      	mov	r0, r6
 8008026:	f7fd fe53 	bl	8005cd0 <_printf_float>
 800802a:	4607      	mov	r7, r0
 800802c:	1c78      	adds	r0, r7, #1
 800802e:	d1d6      	bne.n	8007fde <_vfiprintf_r+0x19a>
 8008030:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008032:	07d9      	lsls	r1, r3, #31
 8008034:	d405      	bmi.n	8008042 <_vfiprintf_r+0x1fe>
 8008036:	89ab      	ldrh	r3, [r5, #12]
 8008038:	059a      	lsls	r2, r3, #22
 800803a:	d402      	bmi.n	8008042 <_vfiprintf_r+0x1fe>
 800803c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800803e:	f7fe fc75 	bl	800692c <__retarget_lock_release_recursive>
 8008042:	89ab      	ldrh	r3, [r5, #12]
 8008044:	065b      	lsls	r3, r3, #25
 8008046:	f53f af1f 	bmi.w	8007e88 <_vfiprintf_r+0x44>
 800804a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800804c:	e71e      	b.n	8007e8c <_vfiprintf_r+0x48>
 800804e:	ab03      	add	r3, sp, #12
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	462a      	mov	r2, r5
 8008054:	4b05      	ldr	r3, [pc, #20]	@ (800806c <_vfiprintf_r+0x228>)
 8008056:	a904      	add	r1, sp, #16
 8008058:	4630      	mov	r0, r6
 800805a:	f7fe f8c1 	bl	80061e0 <_printf_i>
 800805e:	e7e4      	b.n	800802a <_vfiprintf_r+0x1e6>
 8008060:	080085f6 	.word	0x080085f6
 8008064:	08008600 	.word	0x08008600
 8008068:	08005cd1 	.word	0x08005cd1
 800806c:	08007e1f 	.word	0x08007e1f
 8008070:	080085fc 	.word	0x080085fc

08008074 <__sflush_r>:
 8008074:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800807c:	0716      	lsls	r6, r2, #28
 800807e:	4605      	mov	r5, r0
 8008080:	460c      	mov	r4, r1
 8008082:	d454      	bmi.n	800812e <__sflush_r+0xba>
 8008084:	684b      	ldr	r3, [r1, #4]
 8008086:	2b00      	cmp	r3, #0
 8008088:	dc02      	bgt.n	8008090 <__sflush_r+0x1c>
 800808a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800808c:	2b00      	cmp	r3, #0
 800808e:	dd48      	ble.n	8008122 <__sflush_r+0xae>
 8008090:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008092:	2e00      	cmp	r6, #0
 8008094:	d045      	beq.n	8008122 <__sflush_r+0xae>
 8008096:	2300      	movs	r3, #0
 8008098:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800809c:	682f      	ldr	r7, [r5, #0]
 800809e:	6a21      	ldr	r1, [r4, #32]
 80080a0:	602b      	str	r3, [r5, #0]
 80080a2:	d030      	beq.n	8008106 <__sflush_r+0x92>
 80080a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80080a6:	89a3      	ldrh	r3, [r4, #12]
 80080a8:	0759      	lsls	r1, r3, #29
 80080aa:	d505      	bpl.n	80080b8 <__sflush_r+0x44>
 80080ac:	6863      	ldr	r3, [r4, #4]
 80080ae:	1ad2      	subs	r2, r2, r3
 80080b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80080b2:	b10b      	cbz	r3, 80080b8 <__sflush_r+0x44>
 80080b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80080b6:	1ad2      	subs	r2, r2, r3
 80080b8:	2300      	movs	r3, #0
 80080ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80080bc:	6a21      	ldr	r1, [r4, #32]
 80080be:	4628      	mov	r0, r5
 80080c0:	47b0      	blx	r6
 80080c2:	1c43      	adds	r3, r0, #1
 80080c4:	89a3      	ldrh	r3, [r4, #12]
 80080c6:	d106      	bne.n	80080d6 <__sflush_r+0x62>
 80080c8:	6829      	ldr	r1, [r5, #0]
 80080ca:	291d      	cmp	r1, #29
 80080cc:	d82b      	bhi.n	8008126 <__sflush_r+0xb2>
 80080ce:	4a2a      	ldr	r2, [pc, #168]	@ (8008178 <__sflush_r+0x104>)
 80080d0:	40ca      	lsrs	r2, r1
 80080d2:	07d6      	lsls	r6, r2, #31
 80080d4:	d527      	bpl.n	8008126 <__sflush_r+0xb2>
 80080d6:	2200      	movs	r2, #0
 80080d8:	6062      	str	r2, [r4, #4]
 80080da:	04d9      	lsls	r1, r3, #19
 80080dc:	6922      	ldr	r2, [r4, #16]
 80080de:	6022      	str	r2, [r4, #0]
 80080e0:	d504      	bpl.n	80080ec <__sflush_r+0x78>
 80080e2:	1c42      	adds	r2, r0, #1
 80080e4:	d101      	bne.n	80080ea <__sflush_r+0x76>
 80080e6:	682b      	ldr	r3, [r5, #0]
 80080e8:	b903      	cbnz	r3, 80080ec <__sflush_r+0x78>
 80080ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80080ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80080ee:	602f      	str	r7, [r5, #0]
 80080f0:	b1b9      	cbz	r1, 8008122 <__sflush_r+0xae>
 80080f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80080f6:	4299      	cmp	r1, r3
 80080f8:	d002      	beq.n	8008100 <__sflush_r+0x8c>
 80080fa:	4628      	mov	r0, r5
 80080fc:	f7ff f9fe 	bl	80074fc <_free_r>
 8008100:	2300      	movs	r3, #0
 8008102:	6363      	str	r3, [r4, #52]	@ 0x34
 8008104:	e00d      	b.n	8008122 <__sflush_r+0xae>
 8008106:	2301      	movs	r3, #1
 8008108:	4628      	mov	r0, r5
 800810a:	47b0      	blx	r6
 800810c:	4602      	mov	r2, r0
 800810e:	1c50      	adds	r0, r2, #1
 8008110:	d1c9      	bne.n	80080a6 <__sflush_r+0x32>
 8008112:	682b      	ldr	r3, [r5, #0]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d0c6      	beq.n	80080a6 <__sflush_r+0x32>
 8008118:	2b1d      	cmp	r3, #29
 800811a:	d001      	beq.n	8008120 <__sflush_r+0xac>
 800811c:	2b16      	cmp	r3, #22
 800811e:	d11e      	bne.n	800815e <__sflush_r+0xea>
 8008120:	602f      	str	r7, [r5, #0]
 8008122:	2000      	movs	r0, #0
 8008124:	e022      	b.n	800816c <__sflush_r+0xf8>
 8008126:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800812a:	b21b      	sxth	r3, r3
 800812c:	e01b      	b.n	8008166 <__sflush_r+0xf2>
 800812e:	690f      	ldr	r7, [r1, #16]
 8008130:	2f00      	cmp	r7, #0
 8008132:	d0f6      	beq.n	8008122 <__sflush_r+0xae>
 8008134:	0793      	lsls	r3, r2, #30
 8008136:	680e      	ldr	r6, [r1, #0]
 8008138:	bf08      	it	eq
 800813a:	694b      	ldreq	r3, [r1, #20]
 800813c:	600f      	str	r7, [r1, #0]
 800813e:	bf18      	it	ne
 8008140:	2300      	movne	r3, #0
 8008142:	eba6 0807 	sub.w	r8, r6, r7
 8008146:	608b      	str	r3, [r1, #8]
 8008148:	f1b8 0f00 	cmp.w	r8, #0
 800814c:	dde9      	ble.n	8008122 <__sflush_r+0xae>
 800814e:	6a21      	ldr	r1, [r4, #32]
 8008150:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008152:	4643      	mov	r3, r8
 8008154:	463a      	mov	r2, r7
 8008156:	4628      	mov	r0, r5
 8008158:	47b0      	blx	r6
 800815a:	2800      	cmp	r0, #0
 800815c:	dc08      	bgt.n	8008170 <__sflush_r+0xfc>
 800815e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008162:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008166:	81a3      	strh	r3, [r4, #12]
 8008168:	f04f 30ff 	mov.w	r0, #4294967295
 800816c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008170:	4407      	add	r7, r0
 8008172:	eba8 0800 	sub.w	r8, r8, r0
 8008176:	e7e7      	b.n	8008148 <__sflush_r+0xd4>
 8008178:	20400001 	.word	0x20400001

0800817c <_fflush_r>:
 800817c:	b538      	push	{r3, r4, r5, lr}
 800817e:	690b      	ldr	r3, [r1, #16]
 8008180:	4605      	mov	r5, r0
 8008182:	460c      	mov	r4, r1
 8008184:	b913      	cbnz	r3, 800818c <_fflush_r+0x10>
 8008186:	2500      	movs	r5, #0
 8008188:	4628      	mov	r0, r5
 800818a:	bd38      	pop	{r3, r4, r5, pc}
 800818c:	b118      	cbz	r0, 8008196 <_fflush_r+0x1a>
 800818e:	6a03      	ldr	r3, [r0, #32]
 8008190:	b90b      	cbnz	r3, 8008196 <_fflush_r+0x1a>
 8008192:	f7fe f9cf 	bl	8006534 <__sinit>
 8008196:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d0f3      	beq.n	8008186 <_fflush_r+0xa>
 800819e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80081a0:	07d0      	lsls	r0, r2, #31
 80081a2:	d404      	bmi.n	80081ae <_fflush_r+0x32>
 80081a4:	0599      	lsls	r1, r3, #22
 80081a6:	d402      	bmi.n	80081ae <_fflush_r+0x32>
 80081a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081aa:	f7fe fbbe 	bl	800692a <__retarget_lock_acquire_recursive>
 80081ae:	4628      	mov	r0, r5
 80081b0:	4621      	mov	r1, r4
 80081b2:	f7ff ff5f 	bl	8008074 <__sflush_r>
 80081b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80081b8:	07da      	lsls	r2, r3, #31
 80081ba:	4605      	mov	r5, r0
 80081bc:	d4e4      	bmi.n	8008188 <_fflush_r+0xc>
 80081be:	89a3      	ldrh	r3, [r4, #12]
 80081c0:	059b      	lsls	r3, r3, #22
 80081c2:	d4e1      	bmi.n	8008188 <_fflush_r+0xc>
 80081c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081c6:	f7fe fbb1 	bl	800692c <__retarget_lock_release_recursive>
 80081ca:	e7dd      	b.n	8008188 <_fflush_r+0xc>

080081cc <__swhatbuf_r>:
 80081cc:	b570      	push	{r4, r5, r6, lr}
 80081ce:	460c      	mov	r4, r1
 80081d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081d4:	2900      	cmp	r1, #0
 80081d6:	b096      	sub	sp, #88	@ 0x58
 80081d8:	4615      	mov	r5, r2
 80081da:	461e      	mov	r6, r3
 80081dc:	da0d      	bge.n	80081fa <__swhatbuf_r+0x2e>
 80081de:	89a3      	ldrh	r3, [r4, #12]
 80081e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80081e4:	f04f 0100 	mov.w	r1, #0
 80081e8:	bf14      	ite	ne
 80081ea:	2340      	movne	r3, #64	@ 0x40
 80081ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80081f0:	2000      	movs	r0, #0
 80081f2:	6031      	str	r1, [r6, #0]
 80081f4:	602b      	str	r3, [r5, #0]
 80081f6:	b016      	add	sp, #88	@ 0x58
 80081f8:	bd70      	pop	{r4, r5, r6, pc}
 80081fa:	466a      	mov	r2, sp
 80081fc:	f000 f848 	bl	8008290 <_fstat_r>
 8008200:	2800      	cmp	r0, #0
 8008202:	dbec      	blt.n	80081de <__swhatbuf_r+0x12>
 8008204:	9901      	ldr	r1, [sp, #4]
 8008206:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800820a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800820e:	4259      	negs	r1, r3
 8008210:	4159      	adcs	r1, r3
 8008212:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008216:	e7eb      	b.n	80081f0 <__swhatbuf_r+0x24>

08008218 <__smakebuf_r>:
 8008218:	898b      	ldrh	r3, [r1, #12]
 800821a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800821c:	079d      	lsls	r5, r3, #30
 800821e:	4606      	mov	r6, r0
 8008220:	460c      	mov	r4, r1
 8008222:	d507      	bpl.n	8008234 <__smakebuf_r+0x1c>
 8008224:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008228:	6023      	str	r3, [r4, #0]
 800822a:	6123      	str	r3, [r4, #16]
 800822c:	2301      	movs	r3, #1
 800822e:	6163      	str	r3, [r4, #20]
 8008230:	b003      	add	sp, #12
 8008232:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008234:	ab01      	add	r3, sp, #4
 8008236:	466a      	mov	r2, sp
 8008238:	f7ff ffc8 	bl	80081cc <__swhatbuf_r>
 800823c:	9f00      	ldr	r7, [sp, #0]
 800823e:	4605      	mov	r5, r0
 8008240:	4639      	mov	r1, r7
 8008242:	4630      	mov	r0, r6
 8008244:	f7ff f9ce 	bl	80075e4 <_malloc_r>
 8008248:	b948      	cbnz	r0, 800825e <__smakebuf_r+0x46>
 800824a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800824e:	059a      	lsls	r2, r3, #22
 8008250:	d4ee      	bmi.n	8008230 <__smakebuf_r+0x18>
 8008252:	f023 0303 	bic.w	r3, r3, #3
 8008256:	f043 0302 	orr.w	r3, r3, #2
 800825a:	81a3      	strh	r3, [r4, #12]
 800825c:	e7e2      	b.n	8008224 <__smakebuf_r+0xc>
 800825e:	89a3      	ldrh	r3, [r4, #12]
 8008260:	6020      	str	r0, [r4, #0]
 8008262:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008266:	81a3      	strh	r3, [r4, #12]
 8008268:	9b01      	ldr	r3, [sp, #4]
 800826a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800826e:	b15b      	cbz	r3, 8008288 <__smakebuf_r+0x70>
 8008270:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008274:	4630      	mov	r0, r6
 8008276:	f000 f81d 	bl	80082b4 <_isatty_r>
 800827a:	b128      	cbz	r0, 8008288 <__smakebuf_r+0x70>
 800827c:	89a3      	ldrh	r3, [r4, #12]
 800827e:	f023 0303 	bic.w	r3, r3, #3
 8008282:	f043 0301 	orr.w	r3, r3, #1
 8008286:	81a3      	strh	r3, [r4, #12]
 8008288:	89a3      	ldrh	r3, [r4, #12]
 800828a:	431d      	orrs	r5, r3
 800828c:	81a5      	strh	r5, [r4, #12]
 800828e:	e7cf      	b.n	8008230 <__smakebuf_r+0x18>

08008290 <_fstat_r>:
 8008290:	b538      	push	{r3, r4, r5, lr}
 8008292:	4d07      	ldr	r5, [pc, #28]	@ (80082b0 <_fstat_r+0x20>)
 8008294:	2300      	movs	r3, #0
 8008296:	4604      	mov	r4, r0
 8008298:	4608      	mov	r0, r1
 800829a:	4611      	mov	r1, r2
 800829c:	602b      	str	r3, [r5, #0]
 800829e:	f7f8 fe51 	bl	8000f44 <_fstat>
 80082a2:	1c43      	adds	r3, r0, #1
 80082a4:	d102      	bne.n	80082ac <_fstat_r+0x1c>
 80082a6:	682b      	ldr	r3, [r5, #0]
 80082a8:	b103      	cbz	r3, 80082ac <_fstat_r+0x1c>
 80082aa:	6023      	str	r3, [r4, #0]
 80082ac:	bd38      	pop	{r3, r4, r5, pc}
 80082ae:	bf00      	nop
 80082b0:	2400046c 	.word	0x2400046c

080082b4 <_isatty_r>:
 80082b4:	b538      	push	{r3, r4, r5, lr}
 80082b6:	4d06      	ldr	r5, [pc, #24]	@ (80082d0 <_isatty_r+0x1c>)
 80082b8:	2300      	movs	r3, #0
 80082ba:	4604      	mov	r4, r0
 80082bc:	4608      	mov	r0, r1
 80082be:	602b      	str	r3, [r5, #0]
 80082c0:	f7f8 fe50 	bl	8000f64 <_isatty>
 80082c4:	1c43      	adds	r3, r0, #1
 80082c6:	d102      	bne.n	80082ce <_isatty_r+0x1a>
 80082c8:	682b      	ldr	r3, [r5, #0]
 80082ca:	b103      	cbz	r3, 80082ce <_isatty_r+0x1a>
 80082cc:	6023      	str	r3, [r4, #0]
 80082ce:	bd38      	pop	{r3, r4, r5, pc}
 80082d0:	2400046c 	.word	0x2400046c

080082d4 <_sbrk_r>:
 80082d4:	b538      	push	{r3, r4, r5, lr}
 80082d6:	4d06      	ldr	r5, [pc, #24]	@ (80082f0 <_sbrk_r+0x1c>)
 80082d8:	2300      	movs	r3, #0
 80082da:	4604      	mov	r4, r0
 80082dc:	4608      	mov	r0, r1
 80082de:	602b      	str	r3, [r5, #0]
 80082e0:	f7f8 fe58 	bl	8000f94 <_sbrk>
 80082e4:	1c43      	adds	r3, r0, #1
 80082e6:	d102      	bne.n	80082ee <_sbrk_r+0x1a>
 80082e8:	682b      	ldr	r3, [r5, #0]
 80082ea:	b103      	cbz	r3, 80082ee <_sbrk_r+0x1a>
 80082ec:	6023      	str	r3, [r4, #0]
 80082ee:	bd38      	pop	{r3, r4, r5, pc}
 80082f0:	2400046c 	.word	0x2400046c

080082f4 <memcpy>:
 80082f4:	440a      	add	r2, r1
 80082f6:	4291      	cmp	r1, r2
 80082f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80082fc:	d100      	bne.n	8008300 <memcpy+0xc>
 80082fe:	4770      	bx	lr
 8008300:	b510      	push	{r4, lr}
 8008302:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008306:	f803 4f01 	strb.w	r4, [r3, #1]!
 800830a:	4291      	cmp	r1, r2
 800830c:	d1f9      	bne.n	8008302 <memcpy+0xe>
 800830e:	bd10      	pop	{r4, pc}

08008310 <__assert_func>:
 8008310:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008312:	4614      	mov	r4, r2
 8008314:	461a      	mov	r2, r3
 8008316:	4b09      	ldr	r3, [pc, #36]	@ (800833c <__assert_func+0x2c>)
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4605      	mov	r5, r0
 800831c:	68d8      	ldr	r0, [r3, #12]
 800831e:	b14c      	cbz	r4, 8008334 <__assert_func+0x24>
 8008320:	4b07      	ldr	r3, [pc, #28]	@ (8008340 <__assert_func+0x30>)
 8008322:	9100      	str	r1, [sp, #0]
 8008324:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008328:	4906      	ldr	r1, [pc, #24]	@ (8008344 <__assert_func+0x34>)
 800832a:	462b      	mov	r3, r5
 800832c:	f000 f842 	bl	80083b4 <fiprintf>
 8008330:	f000 f852 	bl	80083d8 <abort>
 8008334:	4b04      	ldr	r3, [pc, #16]	@ (8008348 <__assert_func+0x38>)
 8008336:	461c      	mov	r4, r3
 8008338:	e7f3      	b.n	8008322 <__assert_func+0x12>
 800833a:	bf00      	nop
 800833c:	2400001c 	.word	0x2400001c
 8008340:	08008611 	.word	0x08008611
 8008344:	0800861e 	.word	0x0800861e
 8008348:	0800864c 	.word	0x0800864c

0800834c <_calloc_r>:
 800834c:	b570      	push	{r4, r5, r6, lr}
 800834e:	fba1 5402 	umull	r5, r4, r1, r2
 8008352:	b934      	cbnz	r4, 8008362 <_calloc_r+0x16>
 8008354:	4629      	mov	r1, r5
 8008356:	f7ff f945 	bl	80075e4 <_malloc_r>
 800835a:	4606      	mov	r6, r0
 800835c:	b928      	cbnz	r0, 800836a <_calloc_r+0x1e>
 800835e:	4630      	mov	r0, r6
 8008360:	bd70      	pop	{r4, r5, r6, pc}
 8008362:	220c      	movs	r2, #12
 8008364:	6002      	str	r2, [r0, #0]
 8008366:	2600      	movs	r6, #0
 8008368:	e7f9      	b.n	800835e <_calloc_r+0x12>
 800836a:	462a      	mov	r2, r5
 800836c:	4621      	mov	r1, r4
 800836e:	f7fe fa5f 	bl	8006830 <memset>
 8008372:	e7f4      	b.n	800835e <_calloc_r+0x12>

08008374 <__ascii_mbtowc>:
 8008374:	b082      	sub	sp, #8
 8008376:	b901      	cbnz	r1, 800837a <__ascii_mbtowc+0x6>
 8008378:	a901      	add	r1, sp, #4
 800837a:	b142      	cbz	r2, 800838e <__ascii_mbtowc+0x1a>
 800837c:	b14b      	cbz	r3, 8008392 <__ascii_mbtowc+0x1e>
 800837e:	7813      	ldrb	r3, [r2, #0]
 8008380:	600b      	str	r3, [r1, #0]
 8008382:	7812      	ldrb	r2, [r2, #0]
 8008384:	1e10      	subs	r0, r2, #0
 8008386:	bf18      	it	ne
 8008388:	2001      	movne	r0, #1
 800838a:	b002      	add	sp, #8
 800838c:	4770      	bx	lr
 800838e:	4610      	mov	r0, r2
 8008390:	e7fb      	b.n	800838a <__ascii_mbtowc+0x16>
 8008392:	f06f 0001 	mvn.w	r0, #1
 8008396:	e7f8      	b.n	800838a <__ascii_mbtowc+0x16>

08008398 <__ascii_wctomb>:
 8008398:	4603      	mov	r3, r0
 800839a:	4608      	mov	r0, r1
 800839c:	b141      	cbz	r1, 80083b0 <__ascii_wctomb+0x18>
 800839e:	2aff      	cmp	r2, #255	@ 0xff
 80083a0:	d904      	bls.n	80083ac <__ascii_wctomb+0x14>
 80083a2:	228a      	movs	r2, #138	@ 0x8a
 80083a4:	601a      	str	r2, [r3, #0]
 80083a6:	f04f 30ff 	mov.w	r0, #4294967295
 80083aa:	4770      	bx	lr
 80083ac:	700a      	strb	r2, [r1, #0]
 80083ae:	2001      	movs	r0, #1
 80083b0:	4770      	bx	lr
	...

080083b4 <fiprintf>:
 80083b4:	b40e      	push	{r1, r2, r3}
 80083b6:	b503      	push	{r0, r1, lr}
 80083b8:	4601      	mov	r1, r0
 80083ba:	ab03      	add	r3, sp, #12
 80083bc:	4805      	ldr	r0, [pc, #20]	@ (80083d4 <fiprintf+0x20>)
 80083be:	f853 2b04 	ldr.w	r2, [r3], #4
 80083c2:	6800      	ldr	r0, [r0, #0]
 80083c4:	9301      	str	r3, [sp, #4]
 80083c6:	f7ff fd3d 	bl	8007e44 <_vfiprintf_r>
 80083ca:	b002      	add	sp, #8
 80083cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80083d0:	b003      	add	sp, #12
 80083d2:	4770      	bx	lr
 80083d4:	2400001c 	.word	0x2400001c

080083d8 <abort>:
 80083d8:	b508      	push	{r3, lr}
 80083da:	2006      	movs	r0, #6
 80083dc:	f000 f82c 	bl	8008438 <raise>
 80083e0:	2001      	movs	r0, #1
 80083e2:	f7f8 fd5f 	bl	8000ea4 <_exit>

080083e6 <_raise_r>:
 80083e6:	291f      	cmp	r1, #31
 80083e8:	b538      	push	{r3, r4, r5, lr}
 80083ea:	4605      	mov	r5, r0
 80083ec:	460c      	mov	r4, r1
 80083ee:	d904      	bls.n	80083fa <_raise_r+0x14>
 80083f0:	2316      	movs	r3, #22
 80083f2:	6003      	str	r3, [r0, #0]
 80083f4:	f04f 30ff 	mov.w	r0, #4294967295
 80083f8:	bd38      	pop	{r3, r4, r5, pc}
 80083fa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80083fc:	b112      	cbz	r2, 8008404 <_raise_r+0x1e>
 80083fe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008402:	b94b      	cbnz	r3, 8008418 <_raise_r+0x32>
 8008404:	4628      	mov	r0, r5
 8008406:	f000 f831 	bl	800846c <_getpid_r>
 800840a:	4622      	mov	r2, r4
 800840c:	4601      	mov	r1, r0
 800840e:	4628      	mov	r0, r5
 8008410:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008414:	f000 b818 	b.w	8008448 <_kill_r>
 8008418:	2b01      	cmp	r3, #1
 800841a:	d00a      	beq.n	8008432 <_raise_r+0x4c>
 800841c:	1c59      	adds	r1, r3, #1
 800841e:	d103      	bne.n	8008428 <_raise_r+0x42>
 8008420:	2316      	movs	r3, #22
 8008422:	6003      	str	r3, [r0, #0]
 8008424:	2001      	movs	r0, #1
 8008426:	e7e7      	b.n	80083f8 <_raise_r+0x12>
 8008428:	2100      	movs	r1, #0
 800842a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800842e:	4620      	mov	r0, r4
 8008430:	4798      	blx	r3
 8008432:	2000      	movs	r0, #0
 8008434:	e7e0      	b.n	80083f8 <_raise_r+0x12>
	...

08008438 <raise>:
 8008438:	4b02      	ldr	r3, [pc, #8]	@ (8008444 <raise+0xc>)
 800843a:	4601      	mov	r1, r0
 800843c:	6818      	ldr	r0, [r3, #0]
 800843e:	f7ff bfd2 	b.w	80083e6 <_raise_r>
 8008442:	bf00      	nop
 8008444:	2400001c 	.word	0x2400001c

08008448 <_kill_r>:
 8008448:	b538      	push	{r3, r4, r5, lr}
 800844a:	4d07      	ldr	r5, [pc, #28]	@ (8008468 <_kill_r+0x20>)
 800844c:	2300      	movs	r3, #0
 800844e:	4604      	mov	r4, r0
 8008450:	4608      	mov	r0, r1
 8008452:	4611      	mov	r1, r2
 8008454:	602b      	str	r3, [r5, #0]
 8008456:	f7f8 fd15 	bl	8000e84 <_kill>
 800845a:	1c43      	adds	r3, r0, #1
 800845c:	d102      	bne.n	8008464 <_kill_r+0x1c>
 800845e:	682b      	ldr	r3, [r5, #0]
 8008460:	b103      	cbz	r3, 8008464 <_kill_r+0x1c>
 8008462:	6023      	str	r3, [r4, #0]
 8008464:	bd38      	pop	{r3, r4, r5, pc}
 8008466:	bf00      	nop
 8008468:	2400046c 	.word	0x2400046c

0800846c <_getpid_r>:
 800846c:	f7f8 bd02 	b.w	8000e74 <_getpid>

08008470 <_init>:
 8008470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008472:	bf00      	nop
 8008474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008476:	bc08      	pop	{r3}
 8008478:	469e      	mov	lr, r3
 800847a:	4770      	bx	lr

0800847c <_fini>:
 800847c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800847e:	bf00      	nop
 8008480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008482:	bc08      	pop	{r3}
 8008484:	469e      	mov	lr, r3
 8008486:	4770      	bx	lr
