vendor_name = ModelSim
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop.bdf
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/registerfile.qip
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop_pll.qip
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/pll.qip
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/various_constants.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/uart.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/registers.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/registerfile_mux.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/registerfile.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/regfile.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop_types.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop_pll.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/pll.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/opcodes.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/memory_model.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/memory_arbiter.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/mem_mux.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/max.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/dm_data_mux.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/debug_button.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/control_unit.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/ALU.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/RecopPipe.mif
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/progmem.qip
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/progmem.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/ProgMeme.qip
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/ProgMeme.vhd
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/DataMeme.qip
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/DataMeme.vhd
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/recop_pll_altpll.v
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/altsyncram_7sv3.tdf
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/altsyncram_0c24.tdf
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/decode_8la.tdf
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/decode_11a.tdf
source_file = 1, /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/mux_7hb.tdf
design_name = recop
instance = comp, \eot~output\, eot~output, recop, 1
instance = comp, \z_flag~output\, z_flag~output, recop, 1
instance = comp, \er~output\, er~output, recop, 1
instance = comp, \dprr_result~output\, dprr_result~output, recop, 1
instance = comp, \dprr[1]~output\, dprr[1]~output, recop, 1
instance = comp, \dprr[0]~output\, dprr[0]~output, recop, 1
instance = comp, \dprr_wren~output\, dprr_wren~output, recop, 1
instance = comp, \sop[15]~output\, sop[15]~output, recop, 1
instance = comp, \sop[14]~output\, sop[14]~output, recop, 1
instance = comp, \sop[13]~output\, sop[13]~output, recop, 1
instance = comp, \sop[12]~output\, sop[12]~output, recop, 1
instance = comp, \sop[11]~output\, sop[11]~output, recop, 1
instance = comp, \sop[10]~output\, sop[10]~output, recop, 1
instance = comp, \sop[9]~output\, sop[9]~output, recop, 1
instance = comp, \sop[8]~output\, sop[8]~output, recop, 1
instance = comp, \sop[7]~output\, sop[7]~output, recop, 1
instance = comp, \sop[6]~output\, sop[6]~output, recop, 1
instance = comp, \sop[5]~output\, sop[5]~output, recop, 1
instance = comp, \sop[4]~output\, sop[4]~output, recop, 1
instance = comp, \sop[3]~output\, sop[3]~output, recop, 1
instance = comp, \sop[2]~output\, sop[2]~output, recop, 1
instance = comp, \sop[1]~output\, sop[1]~output, recop, 1
instance = comp, \sop[0]~output\, sop[0]~output, recop, 1
instance = comp, \inclk0~input\, inclk0~input, recop, 1
instance = comp, \inst7|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\, inst7|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT, recop, 1
instance = comp, \inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\, inst7|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL, recop, 1
instance = comp, \inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\, inst7|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG, recop, 1
instance = comp, \inst7|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\, inst7|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER, recop, 1
instance = comp, \inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0\, inst7|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0, recop, 1
instance = comp, \reset_button~input\, reset_button~input, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|address_reg_a[0]\, inst5|altsyncram_component|auto_generated|address_reg_a[0], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder\, inst5|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|out_address_reg_a[0]\, inst5|altsyncram_component|auto_generated|out_address_reg_a[0], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2\, inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~2, recop, 1
instance = comp, \~GND\, ~GND, recop, 1
instance = comp, \inst11|Add0~9\, inst11|Add0~9, recop, 1
instance = comp, \inst11|Add0~13\, inst11|Add0~13, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]\, inst5|altsyncram_component|auto_generated|out_address_reg_a[1], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0\, inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~0, recop, 1
instance = comp, \inst11|instr_reg[16]~0\, inst11|instr_reg[16]~0, recop, 1
instance = comp, \inst11|instr_reg[19]\, inst11|instr_reg[19], recop, 1
instance = comp, \inst11|instr_reg[18]\, inst11|instr_reg[18], recop, 1
instance = comp, \inst11|Add0~17\, inst11|Add0~17, recop, 1
instance = comp, \inst11|Add0~21\, inst11|Add0~21, recop, 1
instance = comp, \inst11|Add0~25\, inst11|Add0~25, recop, 1
instance = comp, \inst11|Add0~29\, inst11|Add0~29, recop, 1
instance = comp, \inst11|Add0~33\, inst11|Add0~33, recop, 1
instance = comp, \inst11|Add0~37\, inst11|Add0~37, recop, 1
instance = comp, \inst11|instr_reg[16]~feeder\, inst11|instr_reg[16]~feeder, recop, 1
instance = comp, \inst11|instr_reg[16]\, inst11|instr_reg[16], recop, 1
instance = comp, \inst11|instr_reg[24]\, inst11|instr_reg[24], recop, 1
instance = comp, \inst11|Add0~41\, inst11|Add0~41, recop, 1
instance = comp, \inst11|Add0~45\, inst11|Add0~45, recop, 1
instance = comp, \inst11|Add0~49\, inst11|Add0~49, recop, 1
instance = comp, \inst11|instr_reg[11]~feeder\, inst11|instr_reg[11]~feeder, recop, 1
instance = comp, \inst11|instr_reg[11]\, inst11|instr_reg[11], recop, 1
instance = comp, \inst11|Mux10~0\, inst11|Mux10~0, recop, 1
instance = comp, \inst11|Mux9~3\, inst11|Mux9~3, recop, 1
instance = comp, \inst11|rf_input_sel[1]~0\, inst11|rf_input_sel[1]~0, recop, 1
instance = comp, \inst11|Mux9~4\, inst11|Mux9~4, recop, 1
instance = comp, \inst11|Mux11~0\, inst11|Mux11~0, recop, 1
instance = comp, \inst1|Mux14~1\, inst1|Mux14~1, recop, 1
instance = comp, \inst11|Mux16~1\, inst11|Mux16~1, recop, 1
instance = comp, \inst11|Mux16~0\, inst11|Mux16~0, recop, 1
instance = comp, \inst9|Mux11~0\, inst9|Mux11~0, recop, 1
instance = comp, \inst11|Mux13~1\, inst11|Mux13~1, recop, 1
instance = comp, \inst11|Add0~53\, inst11|Add0~53, recop, 1
instance = comp, \inst11|Add0~57\, inst11|Add0~57, recop, 1
instance = comp, \inst11|instr_reg[12]\, inst11|instr_reg[12], recop, 1
instance = comp, \inst9|Mux11~1\, inst9|Mux11~1, recop, 1
instance = comp, \inst11|Mux15~0\, inst11|Mux15~0, recop, 1
instance = comp, \inst9|Mux11~2\, inst9|Mux11~2, recop, 1
instance = comp, \inst9|Mux3~0\, inst9|Mux3~0, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a53\, inst5|altsyncram_component|auto_generated|ram_block1a53, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1\, inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode906w[2]~1, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a37\, inst5|altsyncram_component|auto_generated|ram_block1a37, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a21\, inst5|altsyncram_component|auto_generated|ram_block1a21, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a5\, inst5|altsyncram_component|auto_generated|ram_block1a5, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w5_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w5_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[21]\, inst11|instr_reg[21], recop, 1
instance = comp, \inst11|instr_reg[20]\, inst11|instr_reg[20], recop, 1
instance = comp, \inst11|instr_reg[15]\, inst11|instr_reg[15], recop, 1
instance = comp, \inst11|instr_reg[14]\, inst11|instr_reg[14], recop, 1
instance = comp, \inst11|instr_reg[9]\, inst11|instr_reg[9], recop, 1
instance = comp, \reset_button~inputCLKENA0\, reset_button~inputCLKENA0, recop, 1
instance = comp, \inst11|Mux8~0\, inst11|Mux8~0, recop, 1
instance = comp, \inst11|instr_reg[23]\, inst11|instr_reg[23], recop, 1
instance = comp, \inst1|Decoder0~1\, inst1|Decoder0~1, recop, 1
instance = comp, \inst1|regs[4][8]\, inst1|regs[4][8], recop, 1
instance = comp, \inst1|Decoder0~9\, inst1|Decoder0~9, recop, 1
instance = comp, \inst1|regs[6][8]\, inst1|regs[6][8], recop, 1
instance = comp, \inst1|Decoder0~5\, inst1|Decoder0~5, recop, 1
instance = comp, \inst1|regs[5][8]\, inst1|regs[5][8], recop, 1
instance = comp, \inst1|Mux23~1\, inst1|Mux23~1, recop, 1
instance = comp, \inst1|Decoder0~10\, inst1|Decoder0~10, recop, 1
instance = comp, \inst1|regs[10][8]\, inst1|regs[10][8], recop, 1
instance = comp, \inst1|Decoder0~2\, inst1|Decoder0~2, recop, 1
instance = comp, \inst1|regs[8][8]\, inst1|regs[8][8], recop, 1
instance = comp, \inst1|Decoder0~14\, inst1|Decoder0~14, recop, 1
instance = comp, \inst1|regs[11][8]~DUPLICATE\, inst1|regs[11][8]~DUPLICATE, recop, 1
instance = comp, \inst1|Decoder0~6\, inst1|Decoder0~6, recop, 1
instance = comp, \inst1|regs[9][8]\, inst1|regs[9][8], recop, 1
instance = comp, \inst1|Mux23~2\, inst1|Mux23~2, recop, 1
instance = comp, \inst1|Decoder0~3\, inst1|Decoder0~3, recop, 1
instance = comp, \inst1|regs[12][8]\, inst1|regs[12][8], recop, 1
instance = comp, \inst1|Decoder0~7\, inst1|Decoder0~7, recop, 1
instance = comp, \inst1|regs[13][8]\, inst1|regs[13][8], recop, 1
instance = comp, \inst1|Decoder0~11\, inst1|Decoder0~11, recop, 1
instance = comp, \inst1|regs[14][8]\, inst1|regs[14][8], recop, 1
instance = comp, \inst1|Decoder0~15\, inst1|Decoder0~15, recop, 1
instance = comp, \inst1|regs[15][8]\, inst1|regs[15][8], recop, 1
instance = comp, \inst1|Mux23~3\, inst1|Mux23~3, recop, 1
instance = comp, \inst1|Decoder0~8\, inst1|Decoder0~8, recop, 1
instance = comp, \inst1|regs[2][8]\, inst1|regs[2][8], recop, 1
instance = comp, \inst1|Decoder0~12\, inst1|Decoder0~12, recop, 1
instance = comp, \inst1|regs[3][8]~DUPLICATE\, inst1|regs[3][8]~DUPLICATE, recop, 1
instance = comp, \inst1|Decoder0~4\, inst1|Decoder0~4, recop, 1
instance = comp, \inst1|regs[1][8]\, inst1|regs[1][8], recop, 1
instance = comp, \inst1|Decoder0~0\, inst1|Decoder0~0, recop, 1
instance = comp, \inst1|regs[0][8]\, inst1|regs[0][8], recop, 1
instance = comp, \inst1|Mux23~0\, inst1|Mux23~0, recop, 1
instance = comp, \inst1|Mux23~4\, inst1|Mux23~4, recop, 1
instance = comp, \inst9|Mux7~0\, inst9|Mux7~0, recop, 1
instance = comp, \inst11|Mux12~0\, inst11|Mux12~0, recop, 1
instance = comp, \inst10|Mux13~1\, inst10|Mux13~1, recop, 1
instance = comp, \inst10|Mux15~0\, inst10|Mux15~0, recop, 1
instance = comp, \inst1|regs[9][2]\, inst1|regs[9][2], recop, 1
instance = comp, \inst1|regs[11][2]\, inst1|regs[11][2], recop, 1
instance = comp, \inst1|regs[10][2]\, inst1|regs[10][2], recop, 1
instance = comp, \inst1|regs[8][2]\, inst1|regs[8][2], recop, 1
instance = comp, \inst1|Mux29~2\, inst1|Mux29~2, recop, 1
instance = comp, \inst1|regs[5][2]\, inst1|regs[5][2], recop, 1
instance = comp, \inst1|regs[4][2]\, inst1|regs[4][2], recop, 1
instance = comp, \inst1|regs[6][2]~feeder\, inst1|regs[6][2]~feeder, recop, 1
instance = comp, \inst1|regs[6][2]\, inst1|regs[6][2], recop, 1
instance = comp, \inst1|Decoder0~13\, inst1|Decoder0~13, recop, 1
instance = comp, \inst1|regs[7][2]\, inst1|regs[7][2], recop, 1
instance = comp, \inst1|Mux29~1\, inst1|Mux29~1, recop, 1
instance = comp, \inst1|regs[2][2]~feeder\, inst1|regs[2][2]~feeder, recop, 1
instance = comp, \inst1|regs[2][2]\, inst1|regs[2][2], recop, 1
instance = comp, \inst1|regs[1][2]\, inst1|regs[1][2], recop, 1
instance = comp, \inst1|regs[0][2]\, inst1|regs[0][2], recop, 1
instance = comp, \inst1|Mux29~0\, inst1|Mux29~0, recop, 1
instance = comp, \inst1|regs[12][2]~feeder\, inst1|regs[12][2]~feeder, recop, 1
instance = comp, \inst1|regs[12][2]\, inst1|regs[12][2], recop, 1
instance = comp, \inst1|regs[13][2]\, inst1|regs[13][2], recop, 1
instance = comp, \inst1|regs[14][2]\, inst1|regs[14][2], recop, 1
instance = comp, \inst1|regs[15][2]\, inst1|regs[15][2], recop, 1
instance = comp, \inst1|Mux29~3\, inst1|Mux29~3, recop, 1
instance = comp, \inst1|Mux29~4\, inst1|Mux29~4, recop, 1
instance = comp, \inst9|Mux13~0\, inst9|Mux13~0, recop, 1
instance = comp, \inst1|regs[8][4]\, inst1|regs[8][4], recop, 1
instance = comp, \inst1|regs[9][4]\, inst1|regs[9][4], recop, 1
instance = comp, \inst1|regs[11][4]\, inst1|regs[11][4], recop, 1
instance = comp, \inst1|regs[10][4]\, inst1|regs[10][4], recop, 1
instance = comp, \inst1|Mux27~2\, inst1|Mux27~2, recop, 1
instance = comp, \inst1|regs[14][4]\, inst1|regs[14][4], recop, 1
instance = comp, \inst1|regs[12][4]\, inst1|regs[12][4], recop, 1
instance = comp, \inst1|regs[13][4]\, inst1|regs[13][4], recop, 1
instance = comp, \inst1|regs[15][4]\, inst1|regs[15][4], recop, 1
instance = comp, \inst1|Mux27~3\, inst1|Mux27~3, recop, 1
instance = comp, \inst1|regs[4][4]\, inst1|regs[4][4], recop, 1
instance = comp, \inst1|regs[6][4]\, inst1|regs[6][4], recop, 1
instance = comp, \inst1|regs[7][4]\, inst1|regs[7][4], recop, 1
instance = comp, \inst1|Mux27~1\, inst1|Mux27~1, recop, 1
instance = comp, \inst1|regs[1][4]\, inst1|regs[1][4], recop, 1
instance = comp, \inst1|regs[2][4]\, inst1|regs[2][4], recop, 1
instance = comp, \inst1|regs[0][4]~DUPLICATE\, inst1|regs[0][4]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[3][4]\, inst1|regs[3][4], recop, 1
instance = comp, \inst1|Mux27~0\, inst1|Mux27~0, recop, 1
instance = comp, \inst1|Mux27~4\, inst1|Mux27~4, recop, 1
instance = comp, \inst9|Mux11~3\, inst9|Mux11~3, recop, 1
instance = comp, \inst11|instr_reg[5]\, inst11|instr_reg[5], recop, 1
instance = comp, \inst1|regs[9][5]\, inst1|regs[9][5], recop, 1
instance = comp, \inst1|regs[5][5]\, inst1|regs[5][5], recop, 1
instance = comp, \inst1|regs[1][5]\, inst1|regs[1][5], recop, 1
instance = comp, \inst1|regs[13][5]\, inst1|regs[13][5], recop, 1
instance = comp, \inst1|Mux42~1\, inst1|Mux42~1, recop, 1
instance = comp, \inst1|regs[0][5]\, inst1|regs[0][5], recop, 1
instance = comp, \inst1|regs[4][5]\, inst1|regs[4][5], recop, 1
instance = comp, \inst1|regs[12][5]\, inst1|regs[12][5], recop, 1
instance = comp, \inst1|regs[8][5]~feeder\, inst1|regs[8][5]~feeder, recop, 1
instance = comp, \inst1|regs[8][5]\, inst1|regs[8][5], recop, 1
instance = comp, \inst1|Mux42~0\, inst1|Mux42~0, recop, 1
instance = comp, \inst1|regs[7][5]\, inst1|regs[7][5], recop, 1
instance = comp, \inst1|regs[3][5]\, inst1|regs[3][5], recop, 1
instance = comp, \inst1|regs[15][5]~feeder\, inst1|regs[15][5]~feeder, recop, 1
instance = comp, \inst1|regs[15][5]\, inst1|regs[15][5], recop, 1
instance = comp, \inst1|Mux42~3\, inst1|Mux42~3, recop, 1
instance = comp, \inst1|regs[2][5]\, inst1|regs[2][5], recop, 1
instance = comp, \inst1|regs[14][5]\, inst1|regs[14][5], recop, 1
instance = comp, \inst1|regs[6][5]\, inst1|regs[6][5], recop, 1
instance = comp, \inst1|regs[10][5]\, inst1|regs[10][5], recop, 1
instance = comp, \inst1|Mux42~2\, inst1|Mux42~2, recop, 1
instance = comp, \inst1|Mux42~4\, inst1|Mux42~4, recop, 1
instance = comp, \inst10|Mux10~0\, inst10|Mux10~0, recop, 1
instance = comp, \inst11|instr_reg[6]~feeder\, inst11|instr_reg[6]~feeder, recop, 1
instance = comp, \inst11|instr_reg[6]\, inst11|instr_reg[6], recop, 1
instance = comp, \inst10|Mux9~0\, inst10|Mux9~0, recop, 1
instance = comp, \inst1|regs[8][7]\, inst1|regs[8][7], recop, 1
instance = comp, \inst1|regs[0][7]~DUPLICATE\, inst1|regs[0][7]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[12][7]\, inst1|regs[12][7], recop, 1
instance = comp, \inst1|Mux40~0\, inst1|Mux40~0, recop, 1
instance = comp, \inst1|regs[7][7]\, inst1|regs[7][7], recop, 1
instance = comp, \inst1|regs[11][7]~DUPLICATE\, inst1|regs[11][7]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[15][7]\, inst1|regs[15][7], recop, 1
instance = comp, \inst1|regs[3][7]~feeder\, inst1|regs[3][7]~feeder, recop, 1
instance = comp, \inst1|regs[3][7]\, inst1|regs[3][7], recop, 1
instance = comp, \inst1|Mux40~3\, inst1|Mux40~3, recop, 1
instance = comp, \inst1|regs[1][7]~DUPLICATE\, inst1|regs[1][7]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[13][7]~feeder\, inst1|regs[13][7]~feeder, recop, 1
instance = comp, \inst1|regs[13][7]\, inst1|regs[13][7], recop, 1
instance = comp, \inst1|regs[5][7]\, inst1|regs[5][7], recop, 1
instance = comp, \inst1|regs[9][7]\, inst1|regs[9][7], recop, 1
instance = comp, \inst1|Mux40~1\, inst1|Mux40~1, recop, 1
instance = comp, \inst1|regs[14][7]\, inst1|regs[14][7], recop, 1
instance = comp, \inst1|regs[6][7]\, inst1|regs[6][7], recop, 1
instance = comp, \inst1|regs[2][7]\, inst1|regs[2][7], recop, 1
instance = comp, \inst1|regs[10][7]\, inst1|regs[10][7], recop, 1
instance = comp, \inst1|Mux40~2\, inst1|Mux40~2, recop, 1
instance = comp, \inst1|Mux40~4\, inst1|Mux40~4, recop, 1
instance = comp, \inst9|Mux9~0\, inst9|Mux9~0, recop, 1
instance = comp, \inst10|Mux7~0\, inst10|Mux7~0, recop, 1
instance = comp, \inst1|regs[4][9]\, inst1|regs[4][9], recop, 1
instance = comp, \inst1|regs[0][9]\, inst1|regs[0][9], recop, 1
instance = comp, \inst1|regs[12][9]\, inst1|regs[12][9], recop, 1
instance = comp, \inst1|regs[8][9]\, inst1|regs[8][9], recop, 1
instance = comp, \inst1|Mux38~0\, inst1|Mux38~0, recop, 1
instance = comp, \inst1|regs[3][9]~feeder\, inst1|regs[3][9]~feeder, recop, 1
instance = comp, \inst1|regs[3][9]\, inst1|regs[3][9], recop, 1
instance = comp, \inst1|regs[11][9]\, inst1|regs[11][9], recop, 1
instance = comp, \inst1|regs[15][9]\, inst1|regs[15][9], recop, 1
instance = comp, \inst1|Mux38~3\, inst1|Mux38~3, recop, 1
instance = comp, \inst1|regs[6][9]\, inst1|regs[6][9], recop, 1
instance = comp, \inst1|regs[2][9]\, inst1|regs[2][9], recop, 1
instance = comp, \inst1|regs[10][9]\, inst1|regs[10][9], recop, 1
instance = comp, \inst1|regs[14][9]\, inst1|regs[14][9], recop, 1
instance = comp, \inst1|Mux38~2\, inst1|Mux38~2, recop, 1
instance = comp, \inst1|regs[13][9]\, inst1|regs[13][9], recop, 1
instance = comp, \inst1|regs[9][9]\, inst1|regs[9][9], recop, 1
instance = comp, \inst1|regs[1][9]\, inst1|regs[1][9], recop, 1
instance = comp, \inst1|regs[5][9]\, inst1|regs[5][9], recop, 1
instance = comp, \inst1|Mux38~1\, inst1|Mux38~1, recop, 1
instance = comp, \inst1|Mux38~4\, inst1|Mux38~4, recop, 1
instance = comp, \inst10|Mux6~0\, inst10|Mux6~0, recop, 1
instance = comp, \inst1|regs[12][10]~feeder\, inst1|regs[12][10]~feeder, recop, 1
instance = comp, \inst1|regs[12][10]\, inst1|regs[12][10], recop, 1
instance = comp, \inst1|regs[13][10]~feeder\, inst1|regs[13][10]~feeder, recop, 1
instance = comp, \inst1|regs[13][10]\, inst1|regs[13][10], recop, 1
instance = comp, \inst1|regs[15][10]\, inst1|regs[15][10], recop, 1
instance = comp, \inst1|Mux37~3\, inst1|Mux37~3, recop, 1
instance = comp, \inst1|regs[6][10]\, inst1|regs[6][10], recop, 1
instance = comp, \inst1|regs[4][10]~feeder\, inst1|regs[4][10]~feeder, recop, 1
instance = comp, \inst1|regs[4][10]\, inst1|regs[4][10], recop, 1
instance = comp, \inst1|regs[7][10]~DUPLICATE\, inst1|regs[7][10]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[5][10]\, inst1|regs[5][10], recop, 1
instance = comp, \inst1|Mux37~1\, inst1|Mux37~1, recop, 1
instance = comp, \inst1|regs[1][10]\, inst1|regs[1][10], recop, 1
instance = comp, \inst1|regs[0][10]\, inst1|regs[0][10], recop, 1
instance = comp, \inst1|regs[2][10]~feeder\, inst1|regs[2][10]~feeder, recop, 1
instance = comp, \inst1|regs[2][10]\, inst1|regs[2][10], recop, 1
instance = comp, \inst1|regs[3][10]~DUPLICATE\, inst1|regs[3][10]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux37~0\, inst1|Mux37~0, recop, 1
instance = comp, \inst1|regs[9][10]\, inst1|regs[9][10], recop, 1
instance = comp, \inst1|regs[10][10]\, inst1|regs[10][10], recop, 1
instance = comp, \inst1|regs[11][10]\, inst1|regs[11][10], recop, 1
instance = comp, \inst1|regs[8][10]~feeder\, inst1|regs[8][10]~feeder, recop, 1
instance = comp, \inst1|regs[8][10]\, inst1|regs[8][10], recop, 1
instance = comp, \inst1|Mux37~2\, inst1|Mux37~2, recop, 1
instance = comp, \inst1|Mux37~4\, inst1|Mux37~4, recop, 1
instance = comp, \inst10|Mux5~0\, inst10|Mux5~0, recop, 1
instance = comp, \inst1|regs[11][11]\, inst1|regs[11][11], recop, 1
instance = comp, \inst1|regs[7][11]~DUPLICATE\, inst1|regs[7][11]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[3][11]\, inst1|regs[3][11], recop, 1
instance = comp, \inst1|regs[15][11]\, inst1|regs[15][11], recop, 1
instance = comp, \inst1|Mux36~3\, inst1|Mux36~3, recop, 1
instance = comp, \inst1|regs[2][11]\, inst1|regs[2][11], recop, 1
instance = comp, \inst1|regs[6][11]\, inst1|regs[6][11], recop, 1
instance = comp, \inst1|regs[14][11]\, inst1|regs[14][11], recop, 1
instance = comp, \inst1|regs[10][11]\, inst1|regs[10][11], recop, 1
instance = comp, \inst1|Mux36~2\, inst1|Mux36~2, recop, 1
instance = comp, \inst1|regs[13][11]~feeder\, inst1|regs[13][11]~feeder, recop, 1
instance = comp, \inst1|regs[13][11]\, inst1|regs[13][11], recop, 1
instance = comp, \inst1|regs[1][11]\, inst1|regs[1][11], recop, 1
instance = comp, \inst1|regs[5][11]\, inst1|regs[5][11], recop, 1
instance = comp, \inst1|regs[9][11]\, inst1|regs[9][11], recop, 1
instance = comp, \inst1|Mux36~1\, inst1|Mux36~1, recop, 1
instance = comp, \inst1|regs[4][11]\, inst1|regs[4][11], recop, 1
instance = comp, \inst1|regs[12][11]\, inst1|regs[12][11], recop, 1
instance = comp, \inst1|regs[0][11]\, inst1|regs[0][11], recop, 1
instance = comp, \inst1|regs[8][11]\, inst1|regs[8][11], recop, 1
instance = comp, \inst1|Mux36~0\, inst1|Mux36~0, recop, 1
instance = comp, \inst1|Mux36~4\, inst1|Mux36~4, recop, 1
instance = comp, \inst10|Mux4~0\, inst10|Mux4~0, recop, 1
instance = comp, \inst9|Mux8~0\, inst9|Mux8~0, recop, 1
instance = comp, \inst6|altsyncram_component|auto_generated|ram_block1a6\, inst6|altsyncram_component|auto_generated|ram_block1a6, recop, 1
instance = comp, \inst1|Mux13~2\, inst1|Mux13~2, recop, 1
instance = comp, \sip[7]~input\, sip[7]~input, recop, 1
instance = comp, \inst|sip_r[7]\, inst|sip_r[7], recop, 1
instance = comp, \inst1|Mux13~0\, inst1|Mux13~0, recop, 1
instance = comp, \inst1|Mux8~1\, inst1|Mux8~1, recop, 1
instance = comp, \inst1|Mux8~2\, inst1|Mux8~2, recop, 1
instance = comp, \inst11|alu_op1_sel[0]~1\, inst11|alu_op1_sel[0]~1, recop, 1
instance = comp, \inst11|alu_op1_sel[0]~0\, inst11|alu_op1_sel[0]~0, recop, 1
instance = comp, \inst3|Mux8~0\, inst3|Mux8~0, recop, 1
instance = comp, \inst11|alu_op2_sel~0\, inst11|alu_op2_sel~0, recop, 1
instance = comp, \inst11|alu_op2_sel~1\, inst11|alu_op2_sel~1, recop, 1
instance = comp, \inst3|operand_2[7]~12\, inst3|operand_2[7]~12, recop, 1
instance = comp, \inst11|irq_clr~0\, inst11|irq_clr~0, recop, 1
instance = comp, \inst11|Mux7~0\, inst11|Mux7~0, recop, 1
instance = comp, \inst11|Mux5~0\, inst11|Mux5~0, recop, 1
instance = comp, \inst11|Mux5~1\, inst11|Mux5~1, recop, 1
instance = comp, \inst3|Mux16~2\, inst3|Mux16~2, recop, 1
instance = comp, \inst3|Mux16~1\, inst3|Mux16~1, recop, 1
instance = comp, \inst3|Mux24~0\, inst3|Mux24~0, recop, 1
instance = comp, \inst1|Mux14~0\, inst1|Mux14~0, recop, 1
instance = comp, \inst3|z_flag~0\, inst3|z_flag~0, recop, 1
instance = comp, \inst3|Mux16~0\, inst3|Mux16~0, recop, 1
instance = comp, \inst3|operand_2[6]~13\, inst3|operand_2[6]~13, recop, 1
instance = comp, \inst3|Mux9~0\, inst3|Mux9~0, recop, 1
instance = comp, \inst3|operand_2[5]~2\, inst3|operand_2[5]~2, recop, 1
instance = comp, \inst3|Mux10~0\, inst3|Mux10~0, recop, 1
instance = comp, \inst3|Mux11~0\, inst3|Mux11~0, recop, 1
instance = comp, \inst3|operand_2[4]~3\, inst3|operand_2[4]~3, recop, 1
instance = comp, \inst1|regs[7][3]~DUPLICATE\, inst1|regs[7][3]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[11][3]\, inst1|regs[11][3], recop, 1
instance = comp, \inst1|regs[15][3]\, inst1|regs[15][3], recop, 1
instance = comp, \inst1|regs[3][3]\, inst1|regs[3][3], recop, 1
instance = comp, \inst1|Mux44~3\, inst1|Mux44~3, recop, 1
instance = comp, \inst1|regs[0][3]~DUPLICATE\, inst1|regs[0][3]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[12][3]\, inst1|regs[12][3], recop, 1
instance = comp, \inst1|regs[8][3]\, inst1|regs[8][3], recop, 1
instance = comp, \inst1|regs[4][3]\, inst1|regs[4][3], recop, 1
instance = comp, \inst1|Mux44~0\, inst1|Mux44~0, recop, 1
instance = comp, \inst1|regs[14][3]~feeder\, inst1|regs[14][3]~feeder, recop, 1
instance = comp, \inst1|regs[14][3]\, inst1|regs[14][3], recop, 1
instance = comp, \inst1|regs[10][3]~feeder\, inst1|regs[10][3]~feeder, recop, 1
instance = comp, \inst1|regs[10][3]\, inst1|regs[10][3], recop, 1
instance = comp, \inst1|regs[2][3]\, inst1|regs[2][3], recop, 1
instance = comp, \inst1|regs[6][3]\, inst1|regs[6][3], recop, 1
instance = comp, \inst1|Mux44~2\, inst1|Mux44~2, recop, 1
instance = comp, \inst1|regs[13][3]\, inst1|regs[13][3], recop, 1
instance = comp, \inst1|regs[5][3]~DUPLICATE\, inst1|regs[5][3]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[9][3]\, inst1|regs[9][3], recop, 1
instance = comp, \inst1|regs[1][3]\, inst1|regs[1][3], recop, 1
instance = comp, \inst1|Mux44~1\, inst1|Mux44~1, recop, 1
instance = comp, \inst1|Mux44~4\, inst1|Mux44~4, recop, 1
instance = comp, \inst3|operand_2[3]~6\, inst3|operand_2[3]~6, recop, 1
instance = comp, \inst3|Mux12~0\, inst3|Mux12~0, recop, 1
instance = comp, \inst3|Mux13~0\, inst3|Mux13~0, recop, 1
instance = comp, \inst3|operand_2[2]~7\, inst3|operand_2[2]~7, recop, 1
instance = comp, \inst11|instr_reg[1]\, inst11|instr_reg[1], recop, 1
instance = comp, \inst3|Mux14~0\, inst3|Mux14~0, recop, 1
instance = comp, \inst3|operand_2[1]~10\, inst3|operand_2[1]~10, recop, 1
instance = comp, \inst1|regs[3][0]\, inst1|regs[3][0], recop, 1
instance = comp, \inst1|regs[1][0]\, inst1|regs[1][0], recop, 1
instance = comp, \inst1|regs[0][0]\, inst1|regs[0][0], recop, 1
instance = comp, \inst1|regs[2][0]~feeder\, inst1|regs[2][0]~feeder, recop, 1
instance = comp, \inst1|regs[2][0]\, inst1|regs[2][0], recop, 1
instance = comp, \inst1|Mux47~0\, inst1|Mux47~0, recop, 1
instance = comp, \inst1|regs[14][0]\, inst1|regs[14][0], recop, 1
instance = comp, \inst1|regs[12][0]\, inst1|regs[12][0], recop, 1
instance = comp, \inst1|regs[13][0]\, inst1|regs[13][0], recop, 1
instance = comp, \inst1|regs[15][0]\, inst1|regs[15][0], recop, 1
instance = comp, \inst1|Mux47~3\, inst1|Mux47~3, recop, 1
instance = comp, \inst1|regs[7][0]\, inst1|regs[7][0], recop, 1
instance = comp, \inst1|regs[5][0]\, inst1|regs[5][0], recop, 1
instance = comp, \inst1|regs[6][0]\, inst1|regs[6][0], recop, 1
instance = comp, \inst1|regs[4][0]\, inst1|regs[4][0], recop, 1
instance = comp, \inst1|Mux47~1\, inst1|Mux47~1, recop, 1
instance = comp, \inst1|regs[9][0]\, inst1|regs[9][0], recop, 1
instance = comp, \inst1|regs[10][0]~feeder\, inst1|regs[10][0]~feeder, recop, 1
instance = comp, \inst1|regs[10][0]\, inst1|regs[10][0], recop, 1
instance = comp, \inst1|regs[11][0]~DUPLICATE\, inst1|regs[11][0]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[8][0]\, inst1|regs[8][0], recop, 1
instance = comp, \inst1|Mux47~2\, inst1|Mux47~2, recop, 1
instance = comp, \inst1|Mux47~4\, inst1|Mux47~4, recop, 1
instance = comp, \inst3|operand_2[0]~11\, inst3|operand_2[0]~11, recop, 1
instance = comp, \inst3|Mux31~0\, inst3|Mux31~0, recop, 1
instance = comp, \inst3|Add0~66\, inst3|Add0~66, recop, 1
instance = comp, \inst3|Add0~45\, inst3|Add0~45, recop, 1
instance = comp, \inst1|Mux15~1\, inst1|Mux15~1, recop, 1
instance = comp, \sip[0]~input\, sip[0]~input, recop, 1
instance = comp, \inst|sip_r[0]\, inst|sip_r[0], recop, 1
instance = comp, \inst11|sop_wr~1\, inst11|sop_wr~1, recop, 1
instance = comp, \inst11|Mux9~0\, inst11|Mux9~0, recop, 1
instance = comp, \inst16|Add0~25\, inst16|Add0~25, recop, 1
instance = comp, \er_wr~input\, er_wr~input, recop, 1
instance = comp, \inst16|state~0\, inst16|state~0, recop, 1
instance = comp, \inst16|state\, inst16|state, recop, 1
instance = comp, \inst16|counter[4]~0\, inst16|counter[4]~0, recop, 1
instance = comp, \inst16|counter[0]\, inst16|counter[0], recop, 1
instance = comp, \inst16|Add0~21\, inst16|Add0~21, recop, 1
instance = comp, \inst16|counter[1]\, inst16|counter[1], recop, 1
instance = comp, \inst16|Add0~13\, inst16|Add0~13, recop, 1
instance = comp, \inst16|counter[2]\, inst16|counter[2], recop, 1
instance = comp, \inst16|Add0~17\, inst16|Add0~17, recop, 1
instance = comp, \inst16|counter[3]\, inst16|counter[3], recop, 1
instance = comp, \inst16|Add0~9\, inst16|Add0~9, recop, 1
instance = comp, \inst16|counter[4]\, inst16|counter[4], recop, 1
instance = comp, \inst16|Add0~5\, inst16|Add0~5, recop, 1
instance = comp, \inst16|counter[5]\, inst16|counter[5], recop, 1
instance = comp, \inst16|Add0~1\, inst16|Add0~1, recop, 1
instance = comp, \inst16|counter[6]\, inst16|counter[6], recop, 1
instance = comp, \inst16|LessThan0~0\, inst16|LessThan0~0, recop, 1
instance = comp, \inst16|continue~0\, inst16|continue~0, recop, 1
instance = comp, \inst16|continue\, inst16|continue, recop, 1
instance = comp, \er_sw~input\, er_sw~input, recop, 1
instance = comp, \inst|er~0\, inst|er~0, recop, 1
instance = comp, \inst|er\, inst|er, recop, 1
instance = comp, \inst9|Mux15~0\, inst9|Mux15~0, recop, 1
instance = comp, \inst9|Mux14~0\, inst9|Mux14~0, recop, 1
instance = comp, \inst6|altsyncram_component|auto_generated|ram_block1a0\, inst6|altsyncram_component|auto_generated|ram_block1a0, recop, 1
instance = comp, \inst1|Mux15~3\, inst1|Mux15~3, recop, 1
instance = comp, \inst1|Mux15~0\, inst1|Mux15~0, recop, 1
instance = comp, \inst1|Mux15~2\, inst1|Mux15~2, recop, 1
instance = comp, \inst1|regs[11][0]\, inst1|regs[11][0], recop, 1
instance = comp, \inst1|Mux31~2\, inst1|Mux31~2, recop, 1
instance = comp, \inst1|Mux31~1\, inst1|Mux31~1, recop, 1
instance = comp, \inst1|Mux31~3\, inst1|Mux31~3, recop, 1
instance = comp, \inst1|Mux31~0\, inst1|Mux31~0, recop, 1
instance = comp, \inst1|Mux31~4\, inst1|Mux31~4, recop, 1
instance = comp, \inst3|Mux15~0\, inst3|Mux15~0, recop, 1
instance = comp, \inst3|Add0~41\, inst3|Add0~41, recop, 1
instance = comp, \inst3|Add0~29\, inst3|Add0~29, recop, 1
instance = comp, \inst3|Add0~25\, inst3|Add0~25, recop, 1
instance = comp, \inst3|Add0~13\, inst3|Add0~13, recop, 1
instance = comp, \inst3|Add0~9\, inst3|Add0~9, recop, 1
instance = comp, \inst3|Add0~53\, inst3|Add0~53, recop, 1
instance = comp, \inst3|Add0~49\, inst3|Add0~49, recop, 1
instance = comp, \inst1|Mux8~0\, inst1|Mux8~0, recop, 1
instance = comp, \inst1|Mux8~3\, inst1|Mux8~3, recop, 1
instance = comp, \inst1|regs[4][7]\, inst1|regs[4][7], recop, 1
instance = comp, \inst1|regs[0][7]\, inst1|regs[0][7], recop, 1
instance = comp, \inst1|Mux24~0\, inst1|Mux24~0, recop, 1
instance = comp, \inst1|regs[1][7]\, inst1|regs[1][7], recop, 1
instance = comp, \inst1|regs[9][7]~DUPLICATE\, inst1|regs[9][7]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux24~1\, inst1|Mux24~1, recop, 1
instance = comp, \inst1|regs[11][7]\, inst1|regs[11][7], recop, 1
instance = comp, \inst1|Mux24~3\, inst1|Mux24~3, recop, 1
instance = comp, \inst1|Mux24~2\, inst1|Mux24~2, recop, 1
instance = comp, \inst1|Mux24~4\, inst1|Mux24~4, recop, 1
instance = comp, \inst10|Mux8~0\, inst10|Mux8~0, recop, 1
instance = comp, \inst9|Mux10~0\, inst9|Mux10~0, recop, 1
instance = comp, \inst6|altsyncram_component|auto_generated|ram_block1a4\, inst6|altsyncram_component|auto_generated|ram_block1a4, recop, 1
instance = comp, \sip[4]~input\, sip[4]~input, recop, 1
instance = comp, \inst|sip_r[4]\, inst|sip_r[4], recop, 1
instance = comp, \inst1|Mux11~1\, inst1|Mux11~1, recop, 1
instance = comp, \inst1|Mux11~2\, inst1|Mux11~2, recop, 1
instance = comp, \inst3|Mux27~0\, inst3|Mux27~0, recop, 1
instance = comp, \inst1|Mux11~0\, inst1|Mux11~0, recop, 1
instance = comp, \inst1|Mux11~3\, inst1|Mux11~3, recop, 1
instance = comp, \inst1|regs[5][4]\, inst1|regs[5][4], recop, 1
instance = comp, \inst1|Mux43~1\, inst1|Mux43~1, recop, 1
instance = comp, \inst1|regs[0][4]\, inst1|regs[0][4], recop, 1
instance = comp, \inst1|Mux43~0\, inst1|Mux43~0, recop, 1
instance = comp, \inst1|Mux43~2\, inst1|Mux43~2, recop, 1
instance = comp, \inst1|Mux43~3\, inst1|Mux43~3, recop, 1
instance = comp, \inst1|Mux43~4\, inst1|Mux43~4, recop, 1
instance = comp, \inst10|Mux11~0\, inst10|Mux11~0, recop, 1
instance = comp, \inst9|Mux12~0\, inst9|Mux12~0, recop, 1
instance = comp, \inst6|altsyncram_component|auto_generated|ram_block1a2\, inst6|altsyncram_component|auto_generated|ram_block1a2, recop, 1
instance = comp, \sip[3]~input\, sip[3]~input, recop, 1
instance = comp, \inst|sip_r[3]\, inst|sip_r[3], recop, 1
instance = comp, \inst1|Mux12~1\, inst1|Mux12~1, recop, 1
instance = comp, \inst1|Mux12~2\, inst1|Mux12~2, recop, 1
instance = comp, \inst3|Mux28~0\, inst3|Mux28~0, recop, 1
instance = comp, \inst1|Mux12~0\, inst1|Mux12~0, recop, 1
instance = comp, \inst1|Mux12~3\, inst1|Mux12~3, recop, 1
instance = comp, \inst1|regs[15][3]~DUPLICATE\, inst1|regs[15][3]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[7][3]\, inst1|regs[7][3], recop, 1
instance = comp, \inst1|Mux28~3\, inst1|Mux28~3, recop, 1
instance = comp, \inst1|regs[0][3]\, inst1|regs[0][3], recop, 1
instance = comp, \inst1|Mux28~0\, inst1|Mux28~0, recop, 1
instance = comp, \inst1|regs[10][3]~DUPLICATE\, inst1|regs[10][3]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux28~2\, inst1|Mux28~2, recop, 1
instance = comp, \inst1|regs[5][3]\, inst1|regs[5][3], recop, 1
instance = comp, \inst1|regs[1][3]~DUPLICATE\, inst1|regs[1][3]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux28~1\, inst1|Mux28~1, recop, 1
instance = comp, \inst1|Mux28~4\, inst1|Mux28~4, recop, 1
instance = comp, \inst10|Mux12~0\, inst10|Mux12~0, recop, 1
instance = comp, \inst3|Mux29~0\, inst3|Mux29~0, recop, 1
instance = comp, \inst1|Mux13~3\, inst1|Mux13~3, recop, 1
instance = comp, \sip[2]~input\, sip[2]~input, recop, 1
instance = comp, \inst|sip_r[2]\, inst|sip_r[2], recop, 1
instance = comp, \inst1|Mux13~4\, inst1|Mux13~4, recop, 1
instance = comp, \inst1|Mux13~5\, inst1|Mux13~5, recop, 1
instance = comp, \inst1|Mux13~6\, inst1|Mux13~6, recop, 1
instance = comp, \inst1|regs[3][2]\, inst1|regs[3][2], recop, 1
instance = comp, \inst1|Mux45~0\, inst1|Mux45~0, recop, 1
instance = comp, \inst1|regs[7][2]~DUPLICATE\, inst1|regs[7][2]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux45~1\, inst1|Mux45~1, recop, 1
instance = comp, \inst1|Mux45~2\, inst1|Mux45~2, recop, 1
instance = comp, \inst1|Mux45~3\, inst1|Mux45~3, recop, 1
instance = comp, \inst1|Mux45~4\, inst1|Mux45~4, recop, 1
instance = comp, \inst10|Mux13~2\, inst10|Mux13~2, recop, 1
instance = comp, \inst9|Mux6~0\, inst9|Mux6~0, recop, 1
instance = comp, \inst6|altsyncram_component|auto_generated|ram_block1a8\, inst6|altsyncram_component|auto_generated|ram_block1a8, recop, 1
instance = comp, \inst3|operand_2[8]~15\, inst3|operand_2[8]~15, recop, 1
instance = comp, \inst3|Mux7~0\, inst3|Mux7~0, recop, 1
instance = comp, \inst3|Mux23~0\, inst3|Mux23~0, recop, 1
instance = comp, \inst3|Add0~61\, inst3|Add0~61, recop, 1
instance = comp, \inst1|Mux7~0\, inst1|Mux7~0, recop, 1
instance = comp, \sip[8]~input\, sip[8]~input, recop, 1
instance = comp, \inst|sip_r[8]\, inst|sip_r[8], recop, 1
instance = comp, \inst1|Mux7~1\, inst1|Mux7~1, recop, 1
instance = comp, \inst1|Mux7~2\, inst1|Mux7~2, recop, 1
instance = comp, \inst1|Mux7~3\, inst1|Mux7~3, recop, 1
instance = comp, \inst1|regs[7][8]\, inst1|regs[7][8], recop, 1
instance = comp, \inst1|Mux39~1\, inst1|Mux39~1, recop, 1
instance = comp, \inst1|regs[11][8]\, inst1|regs[11][8], recop, 1
instance = comp, \inst1|regs[10][8]~DUPLICATE\, inst1|regs[10][8]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux39~2\, inst1|Mux39~2, recop, 1
instance = comp, \inst1|regs[0][8]~DUPLICATE\, inst1|regs[0][8]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[3][8]\, inst1|regs[3][8], recop, 1
instance = comp, \inst1|Mux39~0\, inst1|Mux39~0, recop, 1
instance = comp, \inst1|regs[14][8]~DUPLICATE\, inst1|regs[14][8]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux39~3\, inst1|Mux39~3, recop, 1
instance = comp, \inst1|Mux39~4\, inst1|Mux39~4, recop, 1
instance = comp, \inst2|LessThan0~13\, inst2|LessThan0~13, recop, 1
instance = comp, \inst2|LessThan0~11\, inst2|LessThan0~11, recop, 1
instance = comp, \inst2|LessThan0~12\, inst2|LessThan0~12, recop, 1
instance = comp, \inst11|instr_reg[13]\, inst11|instr_reg[13], recop, 1
instance = comp, \sip[13]~input\, sip[13]~input, recop, 1
instance = comp, \inst|sip_r[13]\, inst|sip_r[13], recop, 1
instance = comp, \inst1|Mux2~1\, inst1|Mux2~1, recop, 1
instance = comp, \inst1|Mux2~2\, inst1|Mux2~2, recop, 1
instance = comp, \inst1|regs[4][13]\, inst1|regs[4][13], recop, 1
instance = comp, \inst1|regs[8][13]\, inst1|regs[8][13], recop, 1
instance = comp, \inst1|regs[0][13]\, inst1|regs[0][13], recop, 1
instance = comp, \inst1|regs[12][13]\, inst1|regs[12][13], recop, 1
instance = comp, \inst1|Mux18~0\, inst1|Mux18~0, recop, 1
instance = comp, \inst1|regs[1][13]\, inst1|regs[1][13], recop, 1
instance = comp, \inst1|regs[9][13]\, inst1|regs[9][13], recop, 1
instance = comp, \inst1|regs[5][13]\, inst1|regs[5][13], recop, 1
instance = comp, \inst1|regs[13][13]\, inst1|regs[13][13], recop, 1
instance = comp, \inst1|Mux18~1\, inst1|Mux18~1, recop, 1
instance = comp, \inst1|regs[11][13]\, inst1|regs[11][13], recop, 1
instance = comp, \inst1|regs[3][13]\, inst1|regs[3][13], recop, 1
instance = comp, \inst1|regs[15][13]\, inst1|regs[15][13], recop, 1
instance = comp, \inst1|Mux18~3\, inst1|Mux18~3, recop, 1
instance = comp, \inst1|regs[6][13]~feeder\, inst1|regs[6][13]~feeder, recop, 1
instance = comp, \inst1|regs[6][13]\, inst1|regs[6][13], recop, 1
instance = comp, \inst1|regs[2][13]~feeder\, inst1|regs[2][13]~feeder, recop, 1
instance = comp, \inst1|regs[2][13]\, inst1|regs[2][13], recop, 1
instance = comp, \inst1|regs[10][13]\, inst1|regs[10][13], recop, 1
instance = comp, \inst1|regs[14][13]\, inst1|regs[14][13], recop, 1
instance = comp, \inst1|Mux18~2\, inst1|Mux18~2, recop, 1
instance = comp, \inst1|Mux18~4\, inst1|Mux18~4, recop, 1
instance = comp, \inst9|Mux2~0\, inst9|Mux2~0, recop, 1
instance = comp, \inst6|altsyncram_component|auto_generated|ram_block1a12\, inst6|altsyncram_component|auto_generated|ram_block1a12, recop, 1
instance = comp, \inst3|operand_2[13]~4\, inst3|operand_2[13]~4, recop, 1
instance = comp, \inst3|Mux2~0\, inst3|Mux2~0, recop, 1
instance = comp, \inst3|Mux18~0\, inst3|Mux18~0, recop, 1
instance = comp, \inst3|Mux3~0\, inst3|Mux3~0, recop, 1
instance = comp, \inst1|regs[11][12]\, inst1|regs[11][12], recop, 1
instance = comp, \inst1|regs[9][12]\, inst1|regs[9][12], recop, 1
instance = comp, \inst1|regs[10][12]\, inst1|regs[10][12], recop, 1
instance = comp, \inst1|regs[8][12]~feeder\, inst1|regs[8][12]~feeder, recop, 1
instance = comp, \inst1|regs[8][12]~DUPLICATE\, inst1|regs[8][12]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux35~2\, inst1|Mux35~2, recop, 1
instance = comp, \inst1|regs[0][12]\, inst1|regs[0][12], recop, 1
instance = comp, \inst1|regs[1][12]\, inst1|regs[1][12], recop, 1
instance = comp, \inst1|regs[2][12]~feeder\, inst1|regs[2][12]~feeder, recop, 1
instance = comp, \inst1|regs[2][12]\, inst1|regs[2][12], recop, 1
instance = comp, \inst1|Mux35~0\, inst1|Mux35~0, recop, 1
instance = comp, \inst1|regs[14][12]~feeder\, inst1|regs[14][12]~feeder, recop, 1
instance = comp, \inst1|regs[14][12]~DUPLICATE\, inst1|regs[14][12]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[15][12]\, inst1|regs[15][12], recop, 1
instance = comp, \inst1|regs[12][12]~feeder\, inst1|regs[12][12]~feeder, recop, 1
instance = comp, \inst1|regs[12][12]\, inst1|regs[12][12], recop, 1
instance = comp, \inst1|regs[13][12]\, inst1|regs[13][12], recop, 1
instance = comp, \inst1|Mux35~3\, inst1|Mux35~3, recop, 1
instance = comp, \inst1|regs[7][12]\, inst1|regs[7][12], recop, 1
instance = comp, \inst1|regs[5][12]\, inst1|regs[5][12], recop, 1
instance = comp, \inst1|regs[4][12]\, inst1|regs[4][12], recop, 1
instance = comp, \inst1|regs[6][12]~feeder\, inst1|regs[6][12]~feeder, recop, 1
instance = comp, \inst1|regs[6][12]\, inst1|regs[6][12], recop, 1
instance = comp, \inst1|Mux35~1\, inst1|Mux35~1, recop, 1
instance = comp, \inst1|Mux35~4\, inst1|Mux35~4, recop, 1
instance = comp, \inst3|operand_2[12]~5\, inst3|operand_2[12]~5, recop, 1
instance = comp, \inst3|Mux4~0\, inst3|Mux4~0, recop, 1
instance = comp, \inst3|operand_2[11]~8\, inst3|operand_2[11]~8, recop, 1
instance = comp, \inst3|operand_2[10]~9\, inst3|operand_2[10]~9, recop, 1
instance = comp, \inst3|Mux5~0\, inst3|Mux5~0, recop, 1
instance = comp, \inst3|operand_2[9]~14\, inst3|operand_2[9]~14, recop, 1
instance = comp, \inst3|Mux6~0\, inst3|Mux6~0, recop, 1
instance = comp, \inst3|Add0~57\, inst3|Add0~57, recop, 1
instance = comp, \inst3|Add0~37\, inst3|Add0~37, recop, 1
instance = comp, \inst3|Add0~33\, inst3|Add0~33, recop, 1
instance = comp, \inst3|Add0~21\, inst3|Add0~21, recop, 1
instance = comp, \inst3|Add0~17\, inst3|Add0~17, recop, 1
instance = comp, \inst1|Mux2~0\, inst1|Mux2~0, recop, 1
instance = comp, \inst1|Mux2~3\, inst1|Mux2~3, recop, 1
instance = comp, \inst1|regs[7][13]\, inst1|regs[7][13], recop, 1
instance = comp, \inst1|regs[3][13]~DUPLICATE\, inst1|regs[3][13]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux34~3\, inst1|Mux34~3, recop, 1
instance = comp, \inst1|regs[0][13]~DUPLICATE\, inst1|regs[0][13]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[8][13]~DUPLICATE\, inst1|regs[8][13]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux34~0\, inst1|Mux34~0, recop, 1
instance = comp, \inst1|regs[13][13]~DUPLICATE\, inst1|regs[13][13]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux34~1\, inst1|Mux34~1, recop, 1
instance = comp, \inst1|Mux34~2\, inst1|Mux34~2, recop, 1
instance = comp, \inst1|Mux34~4\, inst1|Mux34~4, recop, 1
instance = comp, \inst1|regs[10][14]\, inst1|regs[10][14], recop, 1
instance = comp, \inst1|regs[11][14]\, inst1|regs[11][14], recop, 1
instance = comp, \inst1|regs[9][14]\, inst1|regs[9][14], recop, 1
instance = comp, \inst1|regs[8][14]~DUPLICATE\, inst1|regs[8][14]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux33~2\, inst1|Mux33~2, recop, 1
instance = comp, \inst1|regs[1][14]\, inst1|regs[1][14], recop, 1
instance = comp, \inst1|regs[3][14]~feeder\, inst1|regs[3][14]~feeder, recop, 1
instance = comp, \inst1|regs[3][14]\, inst1|regs[3][14], recop, 1
instance = comp, \inst1|regs[0][14]\, inst1|regs[0][14], recop, 1
instance = comp, \inst1|Mux33~0\, inst1|Mux33~0, recop, 1
instance = comp, \inst1|regs[4][14]\, inst1|regs[4][14], recop, 1
instance = comp, \inst1|regs[6][14]\, inst1|regs[6][14], recop, 1
instance = comp, \inst1|regs[7][14]~feeder\, inst1|regs[7][14]~feeder, recop, 1
instance = comp, \inst1|regs[7][14]\, inst1|regs[7][14], recop, 1
instance = comp, \inst1|regs[5][14]\, inst1|regs[5][14], recop, 1
instance = comp, \inst1|Mux33~1\, inst1|Mux33~1, recop, 1
instance = comp, \inst1|regs[14][14]\, inst1|regs[14][14], recop, 1
instance = comp, \inst1|regs[13][14]~DUPLICATE\, inst1|regs[13][14]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[12][14]~feeder\, inst1|regs[12][14]~feeder, recop, 1
instance = comp, \inst1|regs[12][14]\, inst1|regs[12][14], recop, 1
instance = comp, \inst1|regs[15][14]\, inst1|regs[15][14], recop, 1
instance = comp, \inst1|Mux33~3\, inst1|Mux33~3, recop, 1
instance = comp, \inst1|Mux33~4\, inst1|Mux33~4, recop, 1
instance = comp, \inst2|LessThan0~10\, inst2|LessThan0~10, recop, 1
instance = comp, \inst2|LessThan0~14\, inst2|LessThan0~14, recop, 1
instance = comp, \inst2|LessThan0~15\, inst2|LessThan0~15, recop, 1
instance = comp, \inst2|LessThan0~16\, inst2|LessThan0~16, recop, 1
instance = comp, \inst2|LessThan0~5\, inst2|LessThan0~5, recop, 1
instance = comp, \inst2|LessThan0~4\, inst2|LessThan0~4, recop, 1
instance = comp, \inst2|LessThan0~1\, inst2|LessThan0~1, recop, 1
instance = comp, \inst2|LessThan0~6\, inst2|LessThan0~6, recop, 1
instance = comp, \inst2|LessThan0~3\, inst2|LessThan0~3, recop, 1
instance = comp, \inst2|LessThan0~2\, inst2|LessThan0~2, recop, 1
instance = comp, \inst2|LessThan0~7\, inst2|LessThan0~7, recop, 1
instance = comp, \inst2|LessThan0~17\, inst2|LessThan0~17, recop, 1
instance = comp, \inst2|LessThan0~18\, inst2|LessThan0~18, recop, 1
instance = comp, \inst2|LessThan0~0\, inst2|LessThan0~0, recop, 1
instance = comp, \inst2|LessThan0~8\, inst2|LessThan0~8, recop, 1
instance = comp, \inst2|LessThan0~9\, inst2|LessThan0~9, recop, 1
instance = comp, \inst2|LessThan0~19\, inst2|LessThan0~19, recop, 1
instance = comp, \sip[14]~input\, sip[14]~input, recop, 1
instance = comp, \inst|sip_r[14]\, inst|sip_r[14], recop, 1
instance = comp, \inst1|Mux1~2\, inst1|Mux1~2, recop, 1
instance = comp, \inst1|Mux1~3\, inst1|Mux1~3, recop, 1
instance = comp, \inst11|Add0~5\, inst11|Add0~5, recop, 1
instance = comp, \inst11|Add0~1\, inst11|Add0~1, recop, 1
instance = comp, \inst11|Add0~61\, inst11|Add0~61, recop, 1
instance = comp, \inst1|regs[7][15]\, inst1|regs[7][15], recop, 1
instance = comp, \inst1|regs[11][15]\, inst1|regs[11][15], recop, 1
instance = comp, \inst1|regs[3][15]~feeder\, inst1|regs[3][15]~feeder, recop, 1
instance = comp, \inst1|regs[3][15]\, inst1|regs[3][15], recop, 1
instance = comp, \inst1|regs[15][15]\, inst1|regs[15][15], recop, 1
instance = comp, \inst1|Mux16~3\, inst1|Mux16~3, recop, 1
instance = comp, \inst1|regs[0][15]\, inst1|regs[0][15], recop, 1
instance = comp, \inst1|regs[4][15]\, inst1|regs[4][15], recop, 1
instance = comp, \inst1|regs[8][15]\, inst1|regs[8][15], recop, 1
instance = comp, \inst1|regs[12][15]\, inst1|regs[12][15], recop, 1
instance = comp, \inst1|Mux16~0\, inst1|Mux16~0, recop, 1
instance = comp, \inst1|regs[1][15]\, inst1|regs[1][15], recop, 1
instance = comp, \inst1|regs[5][15]\, inst1|regs[5][15], recop, 1
instance = comp, \inst1|regs[9][15]\, inst1|regs[9][15], recop, 1
instance = comp, \inst1|regs[13][15]\, inst1|regs[13][15], recop, 1
instance = comp, \inst1|Mux16~1\, inst1|Mux16~1, recop, 1
instance = comp, \inst1|regs[6][15]\, inst1|regs[6][15], recop, 1
instance = comp, \inst1|regs[10][15]\, inst1|regs[10][15], recop, 1
instance = comp, \inst1|regs[14][15]\, inst1|regs[14][15], recop, 1
instance = comp, \inst1|regs[2][15]\, inst1|regs[2][15], recop, 1
instance = comp, \inst1|Mux16~2\, inst1|Mux16~2, recop, 1
instance = comp, \inst1|Mux16~4\, inst1|Mux16~4, recop, 1
instance = comp, \inst11|pc~24\, inst11|pc~24, recop, 1
instance = comp, \inst11|state.Ini\, inst11|state.Ini, recop, 1
instance = comp, \inst11|pc[15]~8\, inst11|pc[15]~8, recop, 1
instance = comp, \inst11|clr_z_flag~0\, inst11|clr_z_flag~0, recop, 1
instance = comp, \inst11|pc[15]~7\, inst11|pc[15]~7, recop, 1
instance = comp, \inst3|Mux25~0\, inst3|Mux25~0, recop, 1
instance = comp, \inst3|z_flag~4\, inst3|z_flag~4, recop, 1
instance = comp, \inst3|z_flag\, inst3|z_flag, recop, 1
instance = comp, \inst11|clr_z_flag~1\, inst11|clr_z_flag~1, recop, 1
instance = comp, \inst3|z_flag~6\, inst3|z_flag~6, recop, 1
instance = comp, \inst3|Mux20~0\, inst3|Mux20~0, recop, 1
instance = comp, \inst3|Mux30~0\, inst3|Mux30~0, recop, 1
instance = comp, \inst3|Mux21~0\, inst3|Mux21~0, recop, 1
instance = comp, \inst3|z_flag~10\, inst3|z_flag~10, recop, 1
instance = comp, \inst3|z_flag~3\, inst3|z_flag~3, recop, 1
instance = comp, \inst3|Mux19~0\, inst3|Mux19~0, recop, 1
instance = comp, \inst3|z_flag~8\, inst3|z_flag~8, recop, 1
instance = comp, \inst3|z_flag~2\, inst3|z_flag~2, recop, 1
instance = comp, \inst3|Mux22~0\, inst3|Mux22~0, recop, 1
instance = comp, \inst3|z_flag~5\, inst3|z_flag~5, recop, 1
instance = comp, \inst3|Mux26~0\, inst3|Mux26~0, recop, 1
instance = comp, \inst3|operand_2[14]~1\, inst3|operand_2[14]~1, recop, 1
instance = comp, \inst3|Mux1~0\, inst3|Mux1~0, recop, 1
instance = comp, \inst3|Mux17~0\, inst3|Mux17~0, recop, 1
instance = comp, \inst3|Mux0~0\, inst3|Mux0~0, recop, 1
instance = comp, \inst3|operand_2[15]~0\, inst3|operand_2[15]~0, recop, 1
instance = comp, \inst3|Mux16~3\, inst3|Mux16~3, recop, 1
instance = comp, \inst3|z_flag~9\, inst3|z_flag~9, recop, 1
instance = comp, \inst3|Add0~5\, inst3|Add0~5, recop, 1
instance = comp, \inst3|Add0~1\, inst3|Add0~1, recop, 1
instance = comp, \inst3|z_flag~1\, inst3|z_flag~1, recop, 1
instance = comp, \inst3|z_flag~7\, inst3|z_flag~7, recop, 1
instance = comp, \inst3|z_flag~DUPLICATE\, inst3|z_flag~DUPLICATE, recop, 1
instance = comp, \inst11|pc[15]~6\, inst11|pc[15]~6, recop, 1
instance = comp, \inst11|pc[15]~3\, inst11|pc[15]~3, recop, 1
instance = comp, \inst11|pc[15]~4\, inst11|pc[15]~4, recop, 1
instance = comp, \inst11|pc[15]~2\, inst11|pc[15]~2, recop, 1
instance = comp, \inst11|pc[15]~5\, inst11|pc[15]~5, recop, 1
instance = comp, \inst11|pc[15]~9\, inst11|pc[15]~9, recop, 1
instance = comp, \inst11|pc[15]\, inst11|pc[15], recop, 1
instance = comp, \inst9|Mux0~0\, inst9|Mux0~0, recop, 1
instance = comp, \inst6|altsyncram_component|auto_generated|ram_block1a14\, inst6|altsyncram_component|auto_generated|ram_block1a14, recop, 1
instance = comp, \inst1|Mux1~0\, inst1|Mux1~0, recop, 1
instance = comp, \inst1|Mux1~4\, inst1|Mux1~4, recop, 1
instance = comp, \inst1|regs[2][14]\, inst1|regs[2][14], recop, 1
instance = comp, \inst1|Mux17~0\, inst1|Mux17~0, recop, 1
instance = comp, \inst1|regs[9][14]~DUPLICATE\, inst1|regs[9][14]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[8][14]\, inst1|regs[8][14], recop, 1
instance = comp, \inst1|Mux17~2\, inst1|Mux17~2, recop, 1
instance = comp, \inst1|regs[13][14]\, inst1|regs[13][14], recop, 1
instance = comp, \inst1|Mux17~3\, inst1|Mux17~3, recop, 1
instance = comp, \inst1|Mux17~1\, inst1|Mux17~1, recop, 1
instance = comp, \inst1|Mux17~4\, inst1|Mux17~4, recop, 1
instance = comp, \inst9|Mux1~0\, inst9|Mux1~0, recop, 1
instance = comp, \inst1|Mux0~1\, inst1|Mux0~1, recop, 1
instance = comp, \sip[15]~input\, sip[15]~input, recop, 1
instance = comp, \inst|sip_r[15]~feeder\, inst|sip_r[15]~feeder, recop, 1
instance = comp, \inst|sip_r[15]\, inst|sip_r[15], recop, 1
instance = comp, \inst1|Mux0~3\, inst1|Mux0~3, recop, 1
instance = comp, \inst1|Mux0~0\, inst1|Mux0~0, recop, 1
instance = comp, \inst1|Mux0~2\, inst1|Mux0~2, recop, 1
instance = comp, \inst1|regs[7][15]~DUPLICATE\, inst1|regs[7][15]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[15][15]~DUPLICATE\, inst1|regs[15][15]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[11][15]~DUPLICATE\, inst1|regs[11][15]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux32~3\, inst1|Mux32~3, recop, 1
instance = comp, \inst1|Mux32~2\, inst1|Mux32~2, recop, 1
instance = comp, \inst1|Mux32~1\, inst1|Mux32~1, recop, 1
instance = comp, \inst1|Mux32~0\, inst1|Mux32~0, recop, 1
instance = comp, \inst1|Mux32~4\, inst1|Mux32~4, recop, 1
instance = comp, \inst2|LessThan0~20\, inst2|LessThan0~20, recop, 1
instance = comp, \inst1|Mux1~1\, inst1|Mux1~1, recop, 1
instance = comp, \inst1|Mux14~2\, inst1|Mux14~2, recop, 1
instance = comp, \sip[1]~input\, sip[1]~input, recop, 1
instance = comp, \inst|sip_r[1]\, inst|sip_r[1], recop, 1
instance = comp, \inst1|Mux14~3\, inst1|Mux14~3, recop, 1
instance = comp, \inst1|Mux14~4\, inst1|Mux14~4, recop, 1
instance = comp, \inst1|Mux14~5\, inst1|Mux14~5, recop, 1
instance = comp, \inst1|regs[0][1]~DUPLICATE\, inst1|regs[0][1]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[8][1]~feeder\, inst1|regs[8][1]~feeder, recop, 1
instance = comp, \inst1|regs[8][1]\, inst1|regs[8][1], recop, 1
instance = comp, \inst1|regs[4][1]~DUPLICATE\, inst1|regs[4][1]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[12][1]\, inst1|regs[12][1], recop, 1
instance = comp, \inst1|Mux46~0\, inst1|Mux46~0, recop, 1
instance = comp, \inst1|regs[6][1]\, inst1|regs[6][1], recop, 1
instance = comp, \inst1|regs[2][1]\, inst1|regs[2][1], recop, 1
instance = comp, \inst1|regs[10][1]\, inst1|regs[10][1], recop, 1
instance = comp, \inst1|regs[14][1]\, inst1|regs[14][1], recop, 1
instance = comp, \inst1|Mux46~2\, inst1|Mux46~2, recop, 1
instance = comp, \inst1|regs[9][1]\, inst1|regs[9][1], recop, 1
instance = comp, \inst1|regs[13][1]\, inst1|regs[13][1], recop, 1
instance = comp, \inst1|regs[1][1]\, inst1|regs[1][1], recop, 1
instance = comp, \inst1|regs[5][1]\, inst1|regs[5][1], recop, 1
instance = comp, \inst1|Mux46~1\, inst1|Mux46~1, recop, 1
instance = comp, \inst1|regs[3][1]\, inst1|regs[3][1], recop, 1
instance = comp, \inst1|regs[11][1]\, inst1|regs[11][1], recop, 1
instance = comp, \inst1|regs[7][1]\, inst1|regs[7][1], recop, 1
instance = comp, \inst1|regs[15][1]\, inst1|regs[15][1], recop, 1
instance = comp, \inst1|Mux46~3\, inst1|Mux46~3, recop, 1
instance = comp, \inst1|Mux46~4\, inst1|Mux46~4, recop, 1
instance = comp, \inst10|Mux14~0\, inst10|Mux14~0, recop, 1
instance = comp, \sip[12]~input\, sip[12]~input, recop, 1
instance = comp, \inst|sip_r[12]\, inst|sip_r[12], recop, 1
instance = comp, \inst1|Mux3~1\, inst1|Mux3~1, recop, 1
instance = comp, \inst1|Mux3~2\, inst1|Mux3~2, recop, 1
instance = comp, \inst1|Mux3~0\, inst1|Mux3~0, recop, 1
instance = comp, \inst1|Mux3~3\, inst1|Mux3~3, recop, 1
instance = comp, \inst1|regs[3][12]\, inst1|regs[3][12], recop, 1
instance = comp, \inst1|Mux19~0\, inst1|Mux19~0, recop, 1
instance = comp, \inst1|regs[8][12]\, inst1|regs[8][12], recop, 1
instance = comp, \inst1|regs[11][12]~DUPLICATE\, inst1|regs[11][12]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[10][12]~DUPLICATE\, inst1|regs[10][12]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux19~2\, inst1|Mux19~2, recop, 1
instance = comp, \inst1|Mux19~1\, inst1|Mux19~1, recop, 1
instance = comp, \inst1|regs[12][12]~DUPLICATE\, inst1|regs[12][12]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[14][12]\, inst1|regs[14][12], recop, 1
instance = comp, \inst1|Mux19~3\, inst1|Mux19~3, recop, 1
instance = comp, \inst1|Mux19~4\, inst1|Mux19~4, recop, 1
instance = comp, \inst11|pc~23\, inst11|pc~23, recop, 1
instance = comp, \inst11|pc[12]\, inst11|pc[12], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a62\, inst5|altsyncram_component|auto_generated|ram_block1a62, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a30\, inst5|altsyncram_component|auto_generated|ram_block1a30, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a14\, inst5|altsyncram_component|auto_generated|ram_block1a14, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a46\, inst5|altsyncram_component|auto_generated|ram_block1a46, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w14_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w14_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[30]\, inst11|instr_reg[30], recop, 1
instance = comp, \inst11|Mux13~0\, inst11|Mux13~0, recop, 1
instance = comp, \inst10|Mux13~0\, inst10|Mux13~0, recop, 1
instance = comp, \inst10|Mux15~1\, inst10|Mux15~1, recop, 1
instance = comp, \inst9|Mux4~0\, inst9|Mux4~0, recop, 1
instance = comp, \inst6|altsyncram_component|auto_generated|ram_block1a10\, inst6|altsyncram_component|auto_generated|ram_block1a10, recop, 1
instance = comp, \inst1|Mux5~0\, inst1|Mux5~0, recop, 1
instance = comp, \sip[10]~input\, sip[10]~input, recop, 1
instance = comp, \inst|sip_r[10]\, inst|sip_r[10], recop, 1
instance = comp, \inst1|Mux5~1\, inst1|Mux5~1, recop, 1
instance = comp, \inst1|Mux5~2\, inst1|Mux5~2, recop, 1
instance = comp, \inst1|Mux5~3\, inst1|Mux5~3, recop, 1
instance = comp, \inst1|regs[14][10]~feeder\, inst1|regs[14][10]~feeder, recop, 1
instance = comp, \inst1|regs[14][10]\, inst1|regs[14][10], recop, 1
instance = comp, \inst1|Mux21~3\, inst1|Mux21~3, recop, 1
instance = comp, \inst1|regs[5][10]~DUPLICATE\, inst1|regs[5][10]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[6][10]~DUPLICATE\, inst1|regs[6][10]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[7][10]\, inst1|regs[7][10], recop, 1
instance = comp, \inst1|Mux21~1\, inst1|Mux21~1, recop, 1
instance = comp, \inst1|regs[3][10]\, inst1|regs[3][10], recop, 1
instance = comp, \inst1|Mux21~0\, inst1|Mux21~0, recop, 1
instance = comp, \inst1|Mux21~2\, inst1|Mux21~2, recop, 1
instance = comp, \inst1|Mux21~4\, inst1|Mux21~4, recop, 1
instance = comp, \inst9|Mux5~0\, inst9|Mux5~0, recop, 1
instance = comp, \inst1|Mux4~0\, inst1|Mux4~0, recop, 1
instance = comp, \sip[11]~input\, sip[11]~input, recop, 1
instance = comp, \inst|sip_r[11]\, inst|sip_r[11], recop, 1
instance = comp, \inst1|Mux4~1\, inst1|Mux4~1, recop, 1
instance = comp, \inst1|Mux4~2\, inst1|Mux4~2, recop, 1
instance = comp, \inst1|Mux4~3\, inst1|Mux4~3, recop, 1
instance = comp, \inst1|regs[7][11]\, inst1|regs[7][11], recop, 1
instance = comp, \inst1|regs[15][11]~DUPLICATE\, inst1|regs[15][11]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux20~3\, inst1|Mux20~3, recop, 1
instance = comp, \inst1|Mux20~2\, inst1|Mux20~2, recop, 1
instance = comp, \inst1|regs[0][11]~DUPLICATE\, inst1|regs[0][11]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux20~0\, inst1|Mux20~0, recop, 1
instance = comp, \inst1|Mux20~1\, inst1|Mux20~1, recop, 1
instance = comp, \inst1|Mux20~4\, inst1|Mux20~4, recop, 1
instance = comp, \inst11|pc~22\, inst11|pc~22, recop, 1
instance = comp, \inst11|pc[11]\, inst11|pc[11], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a63\, inst5|altsyncram_component|auto_generated|ram_block1a63, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a47\, inst5|altsyncram_component|auto_generated|ram_block1a47, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a31\, inst5|altsyncram_component|auto_generated|ram_block1a31, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a15\, inst5|altsyncram_component|auto_generated|ram_block1a15, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[31]\, inst11|instr_reg[31], recop, 1
instance = comp, \inst11|instr_reg[7]~1\, inst11|instr_reg[7]~1, recop, 1
instance = comp, \inst11|instr_reg[10]\, inst11|instr_reg[10], recop, 1
instance = comp, \inst11|pc~21\, inst11|pc~21, recop, 1
instance = comp, \inst11|pc[10]\, inst11|pc[10], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a59\, inst5|altsyncram_component|auto_generated|ram_block1a59, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a27\, inst5|altsyncram_component|auto_generated|ram_block1a27, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a43\, inst5|altsyncram_component|auto_generated|ram_block1a43, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a11\, inst5|altsyncram_component|auto_generated|ram_block1a11, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w11_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w11_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[27]\, inst11|instr_reg[27], recop, 1
instance = comp, \inst11|Mux9~1\, inst11|Mux9~1, recop, 1
instance = comp, \inst11|Mux9~2\, inst11|Mux9~2, recop, 1
instance = comp, \inst1|Mux13~1\, inst1|Mux13~1, recop, 1
instance = comp, \sip[9]~input\, sip[9]~input, recop, 1
instance = comp, \inst|sip_r[9]\, inst|sip_r[9], recop, 1
instance = comp, \inst1|Mux6~1\, inst1|Mux6~1, recop, 1
instance = comp, \inst1|Mux6~2\, inst1|Mux6~2, recop, 1
instance = comp, \inst1|Mux6~0\, inst1|Mux6~0, recop, 1
instance = comp, \inst1|Mux6~3\, inst1|Mux6~3, recop, 1
instance = comp, \inst1|regs[7][9]\, inst1|regs[7][9], recop, 1
instance = comp, \inst1|Mux22~3\, inst1|Mux22~3, recop, 1
instance = comp, \inst1|Mux22~1\, inst1|Mux22~1, recop, 1
instance = comp, \inst1|Mux22~0\, inst1|Mux22~0, recop, 1
instance = comp, \inst1|Mux22~2\, inst1|Mux22~2, recop, 1
instance = comp, \inst1|Mux22~4\, inst1|Mux22~4, recop, 1
instance = comp, \inst11|pc~20\, inst11|pc~20, recop, 1
instance = comp, \inst11|pc[9]\, inst11|pc[9], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a24\, inst5|altsyncram_component|auto_generated|ram_block1a24, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a56\, inst5|altsyncram_component|auto_generated|ram_block1a56, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a40\, inst5|altsyncram_component|auto_generated|ram_block1a40, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a8\, inst5|altsyncram_component|auto_generated|ram_block1a8, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w8_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w8_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[8]\, inst11|instr_reg[8], recop, 1
instance = comp, \inst11|pc~19\, inst11|pc~19, recop, 1
instance = comp, \inst11|pc[8]\, inst11|pc[8], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a7\, inst5|altsyncram_component|auto_generated|ram_block1a7, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a55\, inst5|altsyncram_component|auto_generated|ram_block1a55, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a23\, inst5|altsyncram_component|auto_generated|ram_block1a23, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a39\, inst5|altsyncram_component|auto_generated|ram_block1a39, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w7_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w7_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[7]~feeder\, inst11|instr_reg[7]~feeder, recop, 1
instance = comp, \inst11|instr_reg[7]\, inst11|instr_reg[7], recop, 1
instance = comp, \inst11|pc~18\, inst11|pc~18, recop, 1
instance = comp, \inst11|pc[7]\, inst11|pc[7], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a22\, inst5|altsyncram_component|auto_generated|ram_block1a22, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a54\, inst5|altsyncram_component|auto_generated|ram_block1a54, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a38\, inst5|altsyncram_component|auto_generated|ram_block1a38, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a6\, inst5|altsyncram_component|auto_generated|ram_block1a6, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w6_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w6_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[22]\, inst11|instr_reg[22], recop, 1
instance = comp, \inst1|regs[13][6]\, inst1|regs[13][6], recop, 1
instance = comp, \inst1|regs[14][6]\, inst1|regs[14][6], recop, 1
instance = comp, \inst1|regs[15][6]\, inst1|regs[15][6], recop, 1
instance = comp, \inst1|regs[12][6]\, inst1|regs[12][6], recop, 1
instance = comp, \inst1|Mux41~3\, inst1|Mux41~3, recop, 1
instance = comp, \inst1|regs[11][6]~DUPLICATE\, inst1|regs[11][6]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[10][6]~feeder\, inst1|regs[10][6]~feeder, recop, 1
instance = comp, \inst1|regs[10][6]~DUPLICATE\, inst1|regs[10][6]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[8][6]\, inst1|regs[8][6], recop, 1
instance = comp, \inst1|regs[9][6]~feeder\, inst1|regs[9][6]~feeder, recop, 1
instance = comp, \inst1|regs[9][6]\, inst1|regs[9][6], recop, 1
instance = comp, \inst1|Mux41~2\, inst1|Mux41~2, recop, 1
instance = comp, \inst1|regs[7][6]\, inst1|regs[7][6], recop, 1
instance = comp, \inst1|regs[4][6]\, inst1|regs[4][6], recop, 1
instance = comp, \inst1|regs[6][6]~feeder\, inst1|regs[6][6]~feeder, recop, 1
instance = comp, \inst1|regs[6][6]\, inst1|regs[6][6], recop, 1
instance = comp, \inst1|regs[5][6]\, inst1|regs[5][6], recop, 1
instance = comp, \inst1|Mux41~1\, inst1|Mux41~1, recop, 1
instance = comp, \inst1|regs[3][6]~feeder\, inst1|regs[3][6]~feeder, recop, 1
instance = comp, \inst1|regs[3][6]\, inst1|regs[3][6], recop, 1
instance = comp, \inst1|regs[0][6]~feeder\, inst1|regs[0][6]~feeder, recop, 1
instance = comp, \inst1|regs[0][6]\, inst1|regs[0][6], recop, 1
instance = comp, \inst1|regs[1][6]~feeder\, inst1|regs[1][6]~feeder, recop, 1
instance = comp, \inst1|regs[1][6]\, inst1|regs[1][6], recop, 1
instance = comp, \inst1|Mux41~0\, inst1|Mux41~0, recop, 1
instance = comp, \inst1|Mux41~4\, inst1|Mux41~4, recop, 1
instance = comp, \sip[6]~input\, sip[6]~input, recop, 1
instance = comp, \inst|sip_r[6]\, inst|sip_r[6], recop, 1
instance = comp, \inst1|Mux9~1\, inst1|Mux9~1, recop, 1
instance = comp, \inst1|Mux9~2\, inst1|Mux9~2, recop, 1
instance = comp, \inst1|Mux9~0\, inst1|Mux9~0, recop, 1
instance = comp, \inst1|Mux9~3\, inst1|Mux9~3, recop, 1
instance = comp, \inst1|regs[2][6]~feeder\, inst1|regs[2][6]~feeder, recop, 1
instance = comp, \inst1|regs[2][6]\, inst1|regs[2][6], recop, 1
instance = comp, \inst1|Mux25~0\, inst1|Mux25~0, recop, 1
instance = comp, \inst1|Mux25~1\, inst1|Mux25~1, recop, 1
instance = comp, \inst1|regs[15][6]~DUPLICATE\, inst1|regs[15][6]~DUPLICATE, recop, 1
instance = comp, \inst1|regs[12][6]~DUPLICATE\, inst1|regs[12][6]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux25~3\, inst1|Mux25~3, recop, 1
instance = comp, \inst1|regs[11][6]\, inst1|regs[11][6], recop, 1
instance = comp, \inst1|regs[10][6]\, inst1|regs[10][6], recop, 1
instance = comp, \inst1|Mux25~2\, inst1|Mux25~2, recop, 1
instance = comp, \inst1|Mux25~4\, inst1|Mux25~4, recop, 1
instance = comp, \inst11|pc~17\, inst11|pc~17, recop, 1
instance = comp, \inst11|pc[6]\, inst11|pc[6], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a29\, inst5|altsyncram_component|auto_generated|ram_block1a29, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a13\, inst5|altsyncram_component|auto_generated|ram_block1a13, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a61\, inst5|altsyncram_component|auto_generated|ram_block1a61, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a45\, inst5|altsyncram_component|auto_generated|ram_block1a45, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w13_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w13_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[29]\, inst11|instr_reg[29], recop, 1
instance = comp, \inst11|Mux14~0\, inst11|Mux14~0, recop, 1
instance = comp, \inst11|Mux14~1\, inst11|Mux14~1, recop, 1
instance = comp, \sip[5]~input\, sip[5]~input, recop, 1
instance = comp, \inst|sip_r[5]\, inst|sip_r[5], recop, 1
instance = comp, \inst1|Mux10~1\, inst1|Mux10~1, recop, 1
instance = comp, \inst1|Mux10~2\, inst1|Mux10~2, recop, 1
instance = comp, \inst1|Mux10~0\, inst1|Mux10~0, recop, 1
instance = comp, \inst1|Mux10~3\, inst1|Mux10~3, recop, 1
instance = comp, \inst1|regs[11][5]\, inst1|regs[11][5], recop, 1
instance = comp, \inst1|Mux26~3\, inst1|Mux26~3, recop, 1
instance = comp, \inst1|Mux26~0\, inst1|Mux26~0, recop, 1
instance = comp, \inst1|regs[2][5]~DUPLICATE\, inst1|regs[2][5]~DUPLICATE, recop, 1
instance = comp, \inst1|Mux26~2\, inst1|Mux26~2, recop, 1
instance = comp, \inst1|Mux26~1\, inst1|Mux26~1, recop, 1
instance = comp, \inst1|Mux26~4\, inst1|Mux26~4, recop, 1
instance = comp, \inst11|pc~16\, inst11|pc~16, recop, 1
instance = comp, \inst11|pc[5]\, inst11|pc[5], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a20\, inst5|altsyncram_component|auto_generated|ram_block1a20, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a4\, inst5|altsyncram_component|auto_generated|ram_block1a4, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a36\, inst5|altsyncram_component|auto_generated|ram_block1a36, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a52\, inst5|altsyncram_component|auto_generated|ram_block1a52, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w4_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w4_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[4]\, inst11|instr_reg[4], recop, 1
instance = comp, \inst11|pc~15\, inst11|pc~15, recop, 1
instance = comp, \inst11|pc[4]\, inst11|pc[4], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a51\, inst5|altsyncram_component|auto_generated|ram_block1a51, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a19\, inst5|altsyncram_component|auto_generated|ram_block1a19, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a3\, inst5|altsyncram_component|auto_generated|ram_block1a3, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a35\, inst5|altsyncram_component|auto_generated|ram_block1a35, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w3_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w3_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[3]~feeder\, inst11|instr_reg[3]~feeder, recop, 1
instance = comp, \inst11|instr_reg[3]\, inst11|instr_reg[3], recop, 1
instance = comp, \inst11|pc~14\, inst11|pc~14, recop, 1
instance = comp, \inst11|pc[3]\, inst11|pc[3], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a18\, inst5|altsyncram_component|auto_generated|ram_block1a18, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a34\, inst5|altsyncram_component|auto_generated|ram_block1a34, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a50\, inst5|altsyncram_component|auto_generated|ram_block1a50, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a2\, inst5|altsyncram_component|auto_generated|ram_block1a2, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w2_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w2_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[2]~feeder\, inst11|instr_reg[2]~feeder, recop, 1
instance = comp, \inst11|instr_reg[2]\, inst11|instr_reg[2], recop, 1
instance = comp, \inst11|pc~13\, inst11|pc~13, recop, 1
instance = comp, \inst11|pc[2]\, inst11|pc[2], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a49\, inst5|altsyncram_component|auto_generated|ram_block1a49, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a33\, inst5|altsyncram_component|auto_generated|ram_block1a33, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a1\, inst5|altsyncram_component|auto_generated|ram_block1a1, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a17\, inst5|altsyncram_component|auto_generated|ram_block1a17, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w1_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w1_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[17]\, inst11|instr_reg[17], recop, 1
instance = comp, \inst1|regs[0][1]\, inst1|regs[0][1], recop, 1
instance = comp, \inst1|regs[4][1]\, inst1|regs[4][1], recop, 1
instance = comp, \inst1|Mux30~0\, inst1|Mux30~0, recop, 1
instance = comp, \inst1|Mux30~1\, inst1|Mux30~1, recop, 1
instance = comp, \inst1|Mux30~2\, inst1|Mux30~2, recop, 1
instance = comp, \inst1|Mux30~3\, inst1|Mux30~3, recop, 1
instance = comp, \inst1|Mux30~4\, inst1|Mux30~4, recop, 1
instance = comp, \inst11|pc~12\, inst11|pc~12, recop, 1
instance = comp, \inst11|pc[1]\, inst11|pc[1], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a48\, inst5|altsyncram_component|auto_generated|ram_block1a48, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a16\, inst5|altsyncram_component|auto_generated|ram_block1a16, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a32\, inst5|altsyncram_component|auto_generated|ram_block1a32, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a0\, inst5|altsyncram_component|auto_generated|ram_block1a0, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[0]~feeder\, inst11|instr_reg[0]~feeder, recop, 1
instance = comp, \inst11|instr_reg[0]\, inst11|instr_reg[0], recop, 1
instance = comp, \inst11|pc~11\, inst11|pc~11, recop, 1
instance = comp, \inst11|pc[0]\, inst11|pc[0], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a60\, inst5|altsyncram_component|auto_generated|ram_block1a60, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a28\, inst5|altsyncram_component|auto_generated|ram_block1a28, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a12\, inst5|altsyncram_component|auto_generated|ram_block1a12, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a44\, inst5|altsyncram_component|auto_generated|ram_block1a44, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w12_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w12_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[28]\, inst11|instr_reg[28], recop, 1
instance = comp, \inst|dprr[1]~0\, inst|dprr[1]~0, recop, 1
instance = comp, \inst|dprr[1]\, inst|dprr[1], recop, 1
instance = comp, \debug~input\, debug~input, recop, 1
instance = comp, \button~input\, button~input, recop, 1
instance = comp, \inst15|Add0~25\, inst15|Add0~25, recop, 1
instance = comp, \inst15|state~0\, inst15|state~0, recop, 1
instance = comp, \inst15|state\, inst15|state, recop, 1
instance = comp, \inst15|counter[3]~0\, inst15|counter[3]~0, recop, 1
instance = comp, \inst15|counter[0]\, inst15|counter[0], recop, 1
instance = comp, \inst15|Add0~21\, inst15|Add0~21, recop, 1
instance = comp, \inst15|counter[1]\, inst15|counter[1], recop, 1
instance = comp, \inst15|Add0~13\, inst15|Add0~13, recop, 1
instance = comp, \inst15|counter[2]\, inst15|counter[2], recop, 1
instance = comp, \inst15|Add0~17\, inst15|Add0~17, recop, 1
instance = comp, \inst15|counter[3]\, inst15|counter[3], recop, 1
instance = comp, \inst15|Add0~9\, inst15|Add0~9, recop, 1
instance = comp, \inst15|counter[4]\, inst15|counter[4], recop, 1
instance = comp, \inst15|Add0~5\, inst15|Add0~5, recop, 1
instance = comp, \inst15|counter[5]\, inst15|counter[5], recop, 1
instance = comp, \inst15|Add0~1\, inst15|Add0~1, recop, 1
instance = comp, \inst15|counter[6]\, inst15|counter[6], recop, 1
instance = comp, \inst15|LessThan0~0\, inst15|LessThan0~0, recop, 1
instance = comp, \inst15|continue~0\, inst15|continue~0, recop, 1
instance = comp, \inst15|continue\, inst15|continue, recop, 1
instance = comp, \inst11|Selector0~0\, inst11|Selector0~0, recop, 1
instance = comp, \inst11|state.E0\, inst11|state.E0, recop, 1
instance = comp, \inst11|state~8\, inst11|state~8, recop, 1
instance = comp, \inst11|state.T0\, inst11|state.T0, recop, 1
instance = comp, \inst11|state~9\, inst11|state~9, recop, 1
instance = comp, \inst11|state.T1\, inst11|state.T1, recop, 1
instance = comp, \inst11|state~7\, inst11|state~7, recop, 1
instance = comp, \inst11|state.T2\, inst11|state.T2, recop, 1
instance = comp, \inst11|pc~10\, inst11|pc~10, recop, 1
instance = comp, \inst11|pc[13]\, inst11|pc[13], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w[2]\, inst5|altsyncram_component|auto_generated|rden_decode_a|w_anode883w[2], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a10\, inst5|altsyncram_component|auto_generated|ram_block1a10, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a26\, inst5|altsyncram_component|auto_generated|ram_block1a26, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a58\, inst5|altsyncram_component|auto_generated|ram_block1a58, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a42\, inst5|altsyncram_component|auto_generated|ram_block1a42, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w10_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w10_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[26]\, inst11|instr_reg[26], recop, 1
instance = comp, \inst11|pc[15]~0\, inst11|pc[15]~0, recop, 1
instance = comp, \inst11|pc~1\, inst11|pc~1, recop, 1
instance = comp, \inst11|pc[14]\, inst11|pc[14], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|address_reg_a[1]\, inst5|altsyncram_component|auto_generated|address_reg_a[1], recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder\, inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE\, inst5|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a9\, inst5|altsyncram_component|auto_generated|ram_block1a9, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a41\, inst5|altsyncram_component|auto_generated|ram_block1a41, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a57\, inst5|altsyncram_component|auto_generated|ram_block1a57, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|ram_block1a25\, inst5|altsyncram_component|auto_generated|ram_block1a25, recop, 1
instance = comp, \inst5|altsyncram_component|auto_generated|mux4|l2_w9_n0_mux_dataout~0\, inst5|altsyncram_component|auto_generated|mux4|l2_w9_n0_mux_dataout~0, recop, 1
instance = comp, \inst11|instr_reg[25]\, inst11|instr_reg[25], recop, 1
instance = comp, \inst11|sop_wr~0\, inst11|sop_wr~0, recop, 1
instance = comp, \inst|eot~0\, inst|eot~0, recop, 1
instance = comp, \inst|eot\, inst|eot, recop, 1
instance = comp, \inst|sop[15]~feeder\, inst|sop[15]~feeder, recop, 1
instance = comp, \inst11|sop_wr~2\, inst11|sop_wr~2, recop, 1
instance = comp, \inst11|sop_wr~3\, inst11|sop_wr~3, recop, 1
instance = comp, \inst|sop[15]\, inst|sop[15], recop, 1
instance = comp, \inst|sop[14]\, inst|sop[14], recop, 1
instance = comp, \inst|sop[13]\, inst|sop[13], recop, 1
instance = comp, \inst|sop[12]\, inst|sop[12], recop, 1
instance = comp, \inst|sop[11]\, inst|sop[11], recop, 1
instance = comp, \inst|sop[10]\, inst|sop[10], recop, 1
instance = comp, \inst|sop[9]~feeder\, inst|sop[9]~feeder, recop, 1
instance = comp, \inst|sop[9]\, inst|sop[9], recop, 1
instance = comp, \inst|sop[8]\, inst|sop[8], recop, 1
instance = comp, \inst|sop[7]~feeder\, inst|sop[7]~feeder, recop, 1
instance = comp, \inst|sop[7]\, inst|sop[7], recop, 1
instance = comp, \inst|sop[6]\, inst|sop[6], recop, 1
instance = comp, \inst|sop[5]\, inst|sop[5], recop, 1
instance = comp, \inst|sop[4]\, inst|sop[4], recop, 1
instance = comp, \inst|sop[3]\, inst|sop[3], recop, 1
instance = comp, \inst|sop[2]~feeder\, inst|sop[2]~feeder, recop, 1
instance = comp, \inst|sop[2]\, inst|sop[2], recop, 1
instance = comp, \inst|sop[1]\, inst|sop[1], recop, 1
instance = comp, \inst|sop[0]\, inst|sop[0], recop, 1
