<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2022.1.0.0</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release  (Version 2022.1.0.0)</p>
        <p>Date: Mon May 16 17:48:45 2022
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>top</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFire</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPF300T</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCG1152</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>0.97 - 1.03 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_ht, slow_lv_lt, fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R</td>
                <td>16.000</td>
                <td>62.500</td>
                <td>5.735</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R</td>
                <td>16.000</td>
                <td>62.500</td>
                <td>6.016</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>REF_CLK_PAD_P</td>
                <td>6.400</td>
                <td>156.250</td>
                <td/>
                <td/>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td/>
            </tr>
        </table>
        <h2>Clock Domain SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits[6]:D</td>
                <td>2.233</td>
                <td>5.735</td>
                <td>3.577</td>
                <td>9.312</td>
                <td>0.000</td>
                <td>4.528</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[2]:D</td>
                <td>2.206</td>
                <td>5.809</td>
                <td>3.550</td>
                <td>9.359</td>
                <td>0.000</td>
                <td>4.380</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits[63]:D</td>
                <td>2.180</td>
                <td>5.815</td>
                <td>3.524</td>
                <td>9.339</td>
                <td>0.000</td>
                <td>4.368</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/PRBS_ERR_CNT_Z[31]:D</td>
                <td>2.136</td>
                <td>5.825</td>
                <td>3.480</td>
                <td>9.305</td>
                <td>0.000</td>
                <td>4.348</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[3]:D</td>
                <td>2.178</td>
                <td>5.832</td>
                <td>3.522</td>
                <td>9.354</td>
                <td>0.000</td>
                <td>4.334</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits[6]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.312</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.577</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.735</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0:RX_CLK_R</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0:A</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_rx_rclkint_input_net</td>
                <td/>
                <td>+</td>
                <td>0.621</td>
                <td>0.621</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.062</td>
                <td>0.683</td>
                <td>698</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:CLK</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.661</td>
                <td>1.344</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.201</td>
                <td>1.545</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_PRBS_SEL_2_0_0:B</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0_LANE0_RX_DATA_EN</td>
                <td/>
                <td>+</td>
                <td>0.182</td>
                <td>1.727</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_PRBS_SEL_2_0_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.053</td>
                <td>1.780</td>
                <td>470</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_PRBS_SEL_2:B</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/N_505_i</td>
                <td/>
                <td>+</td>
                <td>0.248</td>
                <td>2.028</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_PRBS_SEL_2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.053</td>
                <td>2.081</td>
                <td>80</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0_0[6]:A</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_PRBS_SEL_2_i</td>
                <td/>
                <td>+</td>
                <td>0.566</td>
                <td>2.647</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0_0[6]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.135</td>
                <td>2.782</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0_1[6]:B</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0_0_Z[6]</td>
                <td/>
                <td>+</td>
                <td>0.132</td>
                <td>2.914</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0_1[6]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.078</td>
                <td>2.992</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0[6]:B</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0_1_Z[6]</td>
                <td/>
                <td>+</td>
                <td>0.508</td>
                <td>3.500</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0[6]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>3.553</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits[6]:D</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7[6]</td>
                <td/>
                <td>+</td>
                <td>0.024</td>
                <td>3.577</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.577</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>8.000</td>
                <td>8.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0:RX_CLK_R</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0:A</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_rx_rclkint_input_net</td>
                <td/>
                <td>+</td>
                <td>0.635</td>
                <td>8.635</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>8.687</td>
                <td>698</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits[6]:CLK</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.539</td>
                <td>9.226</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.087</td>
                <td>9.313</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.001</td>
                <td>9.312</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits[6]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>9.312</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.312</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>SYS_RESET_N</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_RX_LANE0_ALIGN:ALn</td>
                <td>7.005</td>
                <td/>
                <td>7.005</td>
                <td/>
                <td>0.209</td>
                <td>6.024</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SYS_RESET_N</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/RX_LANE0_DEN_ST:ALn</td>
                <td>7.006</td>
                <td/>
                <td>7.006</td>
                <td/>
                <td>0.209</td>
                <td>6.019</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SYS_RESET_N</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/RX_LANE0_PC_ST:ALn</td>
                <td>6.989</td>
                <td/>
                <td>6.989</td>
                <td/>
                <td>0.196</td>
                <td>6.001</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SYS_RESET_N</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/RX_LANE0_CC_ST:ALn</td>
                <td>6.976</td>
                <td/>
                <td>6.976</td>
                <td/>
                <td>0.196</td>
                <td>5.998</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SYS_RESET_N</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_RX_LANE0_ERR_CNT[13]:ALn</td>
                <td>6.987</td>
                <td/>
                <td>6.987</td>
                <td/>
                <td>0.209</td>
                <td>5.996</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: SYS_RESET_N</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: SmartBert_Core_0_0/SB_VER_GEN_0/SLE_RX_LANE0_ALIGN:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.005</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_RESET_N</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_RESET_N_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>SYS_RESET_N</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_RESET_N_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.609</td>
                <td>0.609</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_RESET_N_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>SYS_RESET_N_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.609</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_RESET_N_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.336</td>
                <td>0.945</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1:A</td>
                <td>net</td>
                <td>SYS_RESET_N_c</td>
                <td/>
                <td>+</td>
                <td>4.797</td>
                <td>5.742</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.126</td>
                <td>5.868</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1:A</td>
                <td>net</td>
                <td>I_1/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.433</td>
                <td>6.301</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.059</td>
                <td>6.360</td>
                <td>143</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_RX_LANE0_ALIGN:ALn</td>
                <td>net</td>
                <td>SYS_RESET_N_arst</td>
                <td/>
                <td>+</td>
                <td>0.645</td>
                <td>7.005</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.005</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0:RX_CLK_R</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint:A</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_rx_rclkint_input_net</td>
                <td/>
                <td>+</td>
                <td>0.570</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.055</td>
                <td>N/C</td>
                <td>55</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_RX_LANE0_ALIGN:CLK</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0_LANE0_RX_CLK_R</td>
                <td/>
                <td>+</td>
                <td>0.565</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.001</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_RX_LANE0_ALIGN:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.209</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[1]:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[33]:D</td>
                <td>2.018</td>
                <td>6.016</td>
                <td>3.292</td>
                <td>9.308</td>
                <td>0.000</td>
                <td>3.968</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[0]:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[31]:D</td>
                <td>1.980</td>
                <td>6.043</td>
                <td>3.254</td>
                <td>9.297</td>
                <td>0.000</td>
                <td>3.914</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[0]:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[33]:D</td>
                <td>1.968</td>
                <td>6.066</td>
                <td>3.242</td>
                <td>9.308</td>
                <td>0.000</td>
                <td>3.868</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[1]:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[31]:D</td>
                <td>1.932</td>
                <td>6.091</td>
                <td>3.206</td>
                <td>9.297</td>
                <td>0.000</td>
                <td>3.818</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[0]:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[48]:D</td>
                <td>1.903</td>
                <td>6.135</td>
                <td>3.177</td>
                <td>9.312</td>
                <td>0.000</td>
                <td>3.730</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[33]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.308</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.292</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.016</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0:TX_CLK_R</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint:A</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_tx_rclkint_input_net</td>
                <td/>
                <td>+</td>
                <td>0.609</td>
                <td>0.609</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.062</td>
                <td>0.671</td>
                <td>87</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[1]:CLK</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0_LANE0_TX_CLK_R</td>
                <td/>
                <td>+</td>
                <td>0.603</td>
                <td>1.274</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.201</td>
                <td>1.475</td>
                <td>161</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_1[33]:D</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0_LANE0_TX_PRBS_SEL[1]</td>
                <td/>
                <td>+</td>
                <td>0.411</td>
                <td>1.886</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_1[33]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.090</td>
                <td>1.976</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_2_1[33]:D</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_1_Z[33]</td>
                <td/>
                <td>+</td>
                <td>0.338</td>
                <td>2.314</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_2_1[33]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.078</td>
                <td>2.392</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_2[33]:D</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_2_1_Z[33]</td>
                <td/>
                <td>+</td>
                <td>0.071</td>
                <td>2.463</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_2[33]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.135</td>
                <td>2.598</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_RNO[33]:C</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2[33]</td>
                <td/>
                <td>+</td>
                <td>0.619</td>
                <td>3.217</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_RNO[33]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>3.270</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[33]:D</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/N_95_i</td>
                <td/>
                <td>+</td>
                <td>0.022</td>
                <td>3.292</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.292</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>8.000</td>
                <td>8.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0:TX_CLK_R</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint:A</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_tx_rclkint_input_net</td>
                <td/>
                <td>+</td>
                <td>0.618</td>
                <td>8.618</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>8.670</td>
                <td>87</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[33]:CLK</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0_LANE0_TX_CLK_R</td>
                <td/>
                <td>+</td>
                <td>0.553</td>
                <td>9.223</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.085</td>
                <td>9.308</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[33]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>9.308</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.308</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>SYS_RESET_N</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0:PCS_ARST_N</td>
                <td>10.678</td>
                <td/>
                <td>10.678</td>
                <td/>
                <td>0.588</td>
                <td>9.908</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SYS_RESET_N</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_DATA_RATE[9]:ALn</td>
                <td>6.993</td>
                <td/>
                <td>6.993</td>
                <td/>
                <td>0.209</td>
                <td>6.064</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SYS_RESET_N</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_DATA_RATE[10]:ALn</td>
                <td>6.989</td>
                <td/>
                <td>6.989</td>
                <td/>
                <td>0.209</td>
                <td>6.044</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SYS_RESET_N</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_CPZ_VERSION[4]:ALn</td>
                <td>6.989</td>
                <td/>
                <td>6.989</td>
                <td/>
                <td>0.209</td>
                <td>6.044</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SYS_RESET_N</td>
                <td>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_CDR_REFERENCE_CLK_FREQ[0]:ALn</td>
                <td>6.989</td>
                <td/>
                <td>6.989</td>
                <td/>
                <td>0.209</td>
                <td>6.044</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: SYS_RESET_N</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: SmartBert_Core_0_0/PF_XCVR_0/LANE0:PCS_ARST_N</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.678</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_RESET_N</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_RESET_N_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>SYS_RESET_N</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_RESET_N_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.609</td>
                <td>0.609</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_RESET_N_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>SYS_RESET_N_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.609</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_RESET_N_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.336</td>
                <td>0.945</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0:PCS_ARST_N</td>
                <td>net</td>
                <td>SYS_RESET_N_c</td>
                <td/>
                <td>+</td>
                <td>9.733</td>
                <td>10.678</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.678</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0:TX_CLK_R</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint/U0_RGB0:A</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_tx_rclkint_input_net</td>
                <td/>
                <td>+</td>
                <td>0.612</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint/U0_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>N/C</td>
                <td>51</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0:TX_FWF_CLK</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint/U0_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.694</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0:PCS_ARST_N</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:XCVR_PMA</td>
                <td>-</td>
                <td>0.588</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R to SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[31]:D</td>
                <td>2.011</td>
                <td>13.794</td>
                <td>3.418</td>
                <td>17.212</td>
                <td>0.000</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[42]:D</td>
                <td>1.850</td>
                <td>13.973</td>
                <td>3.257</td>
                <td>17.230</td>
                <td>0.000</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[68]:D</td>
                <td>1.799</td>
                <td>14.024</td>
                <td>3.206</td>
                <td>17.230</td>
                <td>0.000</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[54]:D</td>
                <td>1.776</td>
                <td>14.039</td>
                <td>3.183</td>
                <td>17.222</td>
                <td>0.000</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:CLK</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[51]:D</td>
                <td>1.776</td>
                <td>14.039</td>
                <td>3.183</td>
                <td>17.222</td>
                <td>0.000</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[31]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>17.212</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.418</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.794</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0:RX_CLK_R</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0:A</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_rx_rclkint_input_net</td>
                <td/>
                <td>+</td>
                <td>0.700</td>
                <td>0.700</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.059</td>
                <td>0.759</td>
                <td>698</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:CLK</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.648</td>
                <td>1.407</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.201</td>
                <td>1.608</td>
                <td>88</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_0_a3[31]:A</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/RX_ALIGN</td>
                <td/>
                <td>+</td>
                <td>1.587</td>
                <td>3.195</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_0_a3[31]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.200</td>
                <td>3.395</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[31]:D</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12[31]</td>
                <td/>
                <td>+</td>
                <td>0.023</td>
                <td>3.418</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.418</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>16.000</td>
                <td>16.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0:TX_CLK_R</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint:A</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_tx_rclkint_input_net</td>
                <td/>
                <td>+</td>
                <td>0.618</td>
                <td>16.618</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>16.670</td>
                <td>87</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[31]:CLK</td>
                <td>net</td>
                <td>SmartBert_Core_0_0/PF_XCVR_0_LANE0_TX_CLK_R</td>
                <td/>
                <td>+</td>
                <td>0.542</td>
                <td>17.212</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[31]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>17.212</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>17.212</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h2>Clock Domain REF_CLK_PAD_P</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
