
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038325                       # Number of seconds simulated
sim_ticks                                 38324570982                       # Number of ticks simulated
final_tick                               567888950919                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 114387                       # Simulator instruction rate (inst/s)
host_op_rate                                   147234                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1011669                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927036                       # Number of bytes of host memory used
host_seconds                                 37882.51                       # Real time elapsed on the host
sim_insts                                  4333251759                       # Number of instructions simulated
sim_ops                                    5577582251                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3942912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2859520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      4167424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1580800                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12557440                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2425600                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2425600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        30804                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22340                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        32558                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12350                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 98105                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18950                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18950                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    102882091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     74613229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        43419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    108740265                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     41247689                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               327660289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        43419                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             177014                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          63290989                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               63290989                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          63290989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    102882091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     74613229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        43419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    108740265                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     41247689                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              390951278                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                91905447                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31010251                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25433935                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2020069                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13158741                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12098562                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3160306                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87405                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32067605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170433775                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31010251                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15258868                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36622527                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10833413                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9216870                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15687319                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807799                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86687522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.416120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.311821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        50064995     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658674      4.22%     61.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196303      3.69%     65.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3443556      3.97%     69.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3005296      3.47%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1576416      1.82%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028216      1.19%     76.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2719621      3.14%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17994445     20.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86687522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.337415                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.854447                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33730254                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8800781                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34838609                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543821                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8774048                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5082062                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6516                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202126019                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51211                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8774048                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35406058                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4733788                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1359690                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33672300                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2741630                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195256585                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13735                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1712273                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750659                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          164                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271220415                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910528315                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910528315                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102961151                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34139                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18093                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7280449                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19251521                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10038494                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239931                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3379213                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184081489                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34101                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147856957                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287455                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61160860                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186922091                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2057                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86687522                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.705631                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.901696                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     32384741     37.36%     37.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17847215     20.59%     57.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12096848     13.95%     71.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7641483      8.81%     80.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7503719      8.66%     89.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4445066      5.13%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3379332      3.90%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       737545      0.85%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       651573      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86687522                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083155     70.22%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202080     13.10%     83.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       257197     16.67%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121642838     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018887      1.37%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15756997     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8422213      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147856957                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.608794                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1542474                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010432                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384231361                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245277505                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143710653                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149399431                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260478                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7039392                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          437                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1066                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2296821                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          569                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8774048                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3916092                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       167325                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184115590                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       300788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19251521                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10038494                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18079                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120179                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6726                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1066                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1237018                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128501                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365519                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145276737                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14802134                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580216                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22988597                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20590872                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8186463                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.580720                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143855037                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143710653                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93756540                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261879719                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.563679                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358014                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61697942                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045665                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77913474                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.571255                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.153990                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32591478     41.83%     41.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20454621     26.25%     68.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8381701     10.76%     78.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292954      5.51%     84.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3687913      4.73%     89.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1812692      2.33%     91.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2008333      2.58%     93.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010331      1.30%     95.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3673451      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77913474                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3673451                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           258359885                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          377022124                       # The number of ROB writes
system.switch_cpus0.timesIdled                  48592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5217925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.919054                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.919054                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.088075                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.088075                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655939825                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197149119                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189553570                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                91905447                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31459392                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27513137                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1988427                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15817764                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15146972                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2256511                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62734                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     37105372                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175086844                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31459392                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17403483                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36047491                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9771056                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4999730                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18289192                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       785381                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85923916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.345127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.164539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49876425     58.05%     58.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1782825      2.07%     60.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3274638      3.81%     63.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3062715      3.56%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5062391      5.89%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5255109      6.12%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1244354      1.45%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          932695      1.09%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15432764     17.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85923916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.342302                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.905076                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        38287688                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4845520                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34887038                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138087                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7765582                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3414778                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5726                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195835910                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7765582                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39898366                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2086474                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       502660                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33403694                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2267139                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     190697674                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           46                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        759265                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       940372                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    253084378                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    867977629                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    867977629                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164902066                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        88182305                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22502                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10984                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6018254                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29400868                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6371391                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       106578                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2209334                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180532974                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21944                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152439516                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       202186                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53988967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    148405202                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85923916                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774122                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.838435                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30105649     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15940973     18.55%     53.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13945951     16.23%     69.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8480079      9.87%     79.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8879694     10.33%     90.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5238502      6.10%     96.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2298725      2.68%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       611976      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       422367      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85923916                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         596878     66.20%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        193563     21.47%     87.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111227     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119536752     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1199485      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10962      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26285789     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5406528      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152439516                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.658656                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             901668                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005915                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391906802                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    234544359                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147491429                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153341184                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       372942                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8382047                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          981                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          476                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1557736                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7765582                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1372132                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        71262                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180554922                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       210819                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29400868                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6371391                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10984                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33437                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          279                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          476                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1061436                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1169539                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2230975                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149609712                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25270061                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2829804                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30546412                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22619706                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5276351                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.627866                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147655056                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147491429                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90596104                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        220974792                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.604817                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409984                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110827048                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125866228                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54689503                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21920                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1993707                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     78158333                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610401                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.315523                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     36305470     46.45%     46.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16418717     21.01%     67.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9192719     11.76%     79.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3108298      3.98%     83.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2985639      3.82%     87.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1246817      1.60%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3338569      4.27%     92.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       967708      1.24%     94.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4594396      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     78158333                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110827048                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125866228                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25832474                       # Number of memory references committed
system.switch_cpus1.commit.loads             21018819                       # Number of loads committed
system.switch_cpus1.commit.membars              10960                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19713702                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109864149                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1698519                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4594396                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254119668                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          368883291                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5981531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110827048                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125866228                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110827048                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.829269                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.829269                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.205881                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.205881                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       692179352                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193259043                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      201972198                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21920                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                91905447                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30400991                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24707468                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2075084                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12806926                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11861210                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3209234                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87983                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30520151                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             168671638                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30400991                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15070444                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37090735                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11151461                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       8210933                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14944815                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       889107                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84851559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.455540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.289092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47760824     56.29%     56.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3263715      3.85%     60.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2626591      3.10%     63.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6403383      7.55%     70.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1727032      2.04%     72.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2233157      2.63%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1616186      1.90%     77.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          907018      1.07%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18313653     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84851559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.330786                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.835274                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31930429                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8022787                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35663894                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       245797                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8988643                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5192873                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41387                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     201630930                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        79997                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8988643                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34268454                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1678559                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2862049                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33513496                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3540350                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194536336                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        42383                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1464816                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1091646                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        11212                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    272381788                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    908195741                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    908195741                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166904296                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105477481                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40192                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22753                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9658830                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18133272                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9243423                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146365                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2976196                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183956915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38779                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146147746                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       291220                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63568613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194025015                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6443                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84851559                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.722393                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.882486                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30635453     36.10%     36.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17919927     21.12%     57.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11711460     13.80%     71.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8665055     10.21%     81.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7443281      8.77%     90.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3848858      4.54%     94.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3304204      3.89%     98.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       619472      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       703849      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84851559                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         854937     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        172984     14.41%     85.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172846     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121772998     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2080594      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16167      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14507751      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7770236      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146147746                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.590197                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1200774                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008216                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    378639045                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    247564936                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142424241                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147348520                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       550420                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7148815                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2811                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          633                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2373736                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8988643                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         709663                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        82409                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183995696                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       397902                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18133272                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9243423                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22611                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73607                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          633                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1242205                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1165204                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2407409                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143824348                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13613615                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2323398                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21179166                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20287193                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7565551                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.564916                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142518516                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142424241                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92813795                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        262020354                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.549682                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354224                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97778618                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120081503                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63915227                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2080270                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75862916                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.582875                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.128006                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30668146     40.43%     40.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20488836     27.01%     67.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8333447     10.98%     78.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4688736      6.18%     84.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3830312      5.05%     89.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1554493      2.05%     91.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1848496      2.44%     94.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       928724      1.22%     95.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3521726      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75862916                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97778618                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120081503                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17854144                       # Number of memory references committed
system.switch_cpus2.commit.loads             10984457                       # Number of loads committed
system.switch_cpus2.commit.membars              16168                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17253444                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108197747                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2444661                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3521726                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           256337920                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          376987901                       # The number of ROB writes
system.switch_cpus2.timesIdled                  53638                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                7053888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97778618                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120081503                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97778618                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.939934                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.939934                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.063904                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.063904                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       647035682                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196853005                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      186076044                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32336                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                91905447                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32717702                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26673461                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2183946                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13847731                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12790013                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3527234                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        96957                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32725868                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             179700034                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32717702                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16317247                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             39922640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11608070                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6613426                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16154893                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1057974                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     88659135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.511851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.285734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48736495     54.97%     54.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2641503      2.98%     57.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4941044      5.57%     63.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         4915909      5.54%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3053229      3.44%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2428689      2.74%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1520109      1.71%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1427063      1.61%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18995094     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     88659135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.355993                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.955271                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34124581                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6551070                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         38350335                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       236199                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9396943                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5535758                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     215607692                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9396943                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36601775                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1068452                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2084845                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         36061842                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      3445272                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     207904780                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1436626                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents      1052921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    291923273                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    969942657                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    969942657                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    180610388                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       111312846                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37121                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17785                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          9583572                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19237748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9825154                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       123637                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3670544                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         196019546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35569                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        156157006                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       305773                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     66255513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    202710528                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     88659135                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.761319                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894268                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30985849     34.95%     34.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18987800     21.42%     56.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12749853     14.38%     70.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8238481      9.29%     80.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8662239      9.77%     89.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4201424      4.74%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3307056      3.73%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       755819      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       770614      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     88659135                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         973895     72.61%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        184998     13.79%     86.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       182331     13.59%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    130628840     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2098239      1.34%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17783      0.01%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15110026      9.68%     94.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8302118      5.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     156157006                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.699105                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1341224                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008589                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    402620142                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    262310986                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    152587636                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     157498230                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       488127                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7463884                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2039                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          360                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2366594                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9396943                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         551974                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        93165                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    196055118                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       391421                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19237748                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9825154                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17785                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         72613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          360                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1365998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1212971                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2578969                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    154093567                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14417873                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2063437                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22529105                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21852179                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8111232                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.676653                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             152635511                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            152587636                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         97263676                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        279125972                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.660268                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348458                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    105186850                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    129515435                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     66540118                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2210388                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     79262191                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.634013                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143014                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30659806     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21933024     27.67%     66.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9108972     11.49%     77.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4545696      5.74%     83.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4543109      5.73%     89.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1842179      2.32%     91.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1851860      2.34%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       987472      1.25%     95.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3790073      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     79262191                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    105186850                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     129515435                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19232424                       # Number of memory references committed
system.switch_cpus3.commit.loads             11773864                       # Number of loads committed
system.switch_cpus3.commit.membars              17784                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18694186                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        116683354                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2671187                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3790073                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           271527671                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          401514132                       # The number of ROB writes
system.switch_cpus3.timesIdled                  35930                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3246312                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          105186850                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            129515435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    105186850                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.873735                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.873735                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.144512                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.144512                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       692206277                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      211971251                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      198054728                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35568                       # number of misc regfile writes
system.l20.replacements                         30815                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          357347                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32863                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.873840                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.173418                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.453885                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1693.943529                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           351.429167                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001061                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000222                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.827121                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.171596                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        65345                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  65345                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10634                       # number of Writeback hits
system.l20.Writeback_hits::total                10634                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        65345                       # number of demand (read+write) hits
system.l20.demand_hits::total                   65345                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        65345                       # number of overall hits
system.l20.overall_hits::total                  65345                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        30804                       # number of ReadReq misses
system.l20.ReadReq_misses::total                30815                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        30804                       # number of demand (read+write) misses
system.l20.demand_misses::total                 30815                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        30804                       # number of overall misses
system.l20.overall_misses::total                30815                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1418468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5234782092                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5236200560                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1418468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5234782092                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5236200560                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1418468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5234782092                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5236200560                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96149                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96160                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10634                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10634                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96149                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96160                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96149                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96160                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.320378                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.320455                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.320378                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.320455                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.320378                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.320455                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169938.387612                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169923.756612                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169938.387612                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169923.756612                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169938.387612                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169923.756612                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5362                       # number of writebacks
system.l20.writebacks::total                     5362                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        30804                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           30815                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        30804                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            30815                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        30804                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           30815                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4883938841                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4885232679                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4883938841                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4885232679                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4883938841                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4885232679                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.320378                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.320455                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.320378                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.320455                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.320378                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.320455                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158548.852130                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158534.242382                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158548.852130                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158534.242382                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158548.852130                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158534.242382                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22359                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          116682                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24407                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.780678                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.058356                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.065133                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1749.458486                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           269.418025                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013700                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000520                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.854228                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.131552                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32432                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32432                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7746                       # number of Writeback hits
system.l21.Writeback_hits::total                 7746                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32432                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32432                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32432                       # number of overall hits
system.l21.overall_hits::total                  32432                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22340                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22355                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22340                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22355                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22340                       # number of overall misses
system.l21.overall_misses::total                22355                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2142218                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3434798286                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3436940504                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2142218                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3434798286                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3436940504                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2142218                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3434798286                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3436940504                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54772                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54787                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7746                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7746                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54772                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54787                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54772                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54787                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.407873                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.408035                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.407873                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.408035                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.407873                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.408035                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 153751.042346                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 153743.704048                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 153751.042346                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 153743.704048                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 153751.042346                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 153743.704048                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3311                       # number of writebacks
system.l21.writebacks::total                     3311                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22340                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22355                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22340                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22355                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22340                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22355                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3174290412                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3176256680                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3174290412                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3176256680                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3174290412                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3176256680                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.407873                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.408035                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.407873                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.408035                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.407873                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.408035                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142089.991585                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142082.607023                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142089.991585                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142082.607023                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142089.991585                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142082.607023                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         32572                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          148078                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34620                       # Sample count of references to valid blocks.
system.l22.avg_refs                          4.277239                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            5.035021                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     0.802160                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1680.955251                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           361.207567                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002459                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000392                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.820779                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.176371                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        38490                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  38490                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8360                       # number of Writeback hits
system.l22.Writeback_hits::total                 8360                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        38490                       # number of demand (read+write) hits
system.l22.demand_hits::total                   38490                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        38490                       # number of overall hits
system.l22.overall_hits::total                  38490                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        32558                       # number of ReadReq misses
system.l22.ReadReq_misses::total                32571                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        32558                       # number of demand (read+write) misses
system.l22.demand_misses::total                 32571                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        32558                       # number of overall misses
system.l22.overall_misses::total                32571                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1448977                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   5706759369                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     5708208346                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1448977                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   5706759369                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      5708208346                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1448977                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   5706759369                       # number of overall miss cycles
system.l22.overall_miss_latency::total     5708208346                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71048                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71061                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8360                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8360                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71048                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71061                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71048                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71061                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.458254                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.458353                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.458254                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.458353                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.458254                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.458353                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 175279.788961                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 175254.316601                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 175279.788961                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 175254.316601                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 175279.788961                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 175254.316601                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4733                       # number of writebacks
system.l22.writebacks::total                     4733                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        32558                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           32571                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        32558                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            32571                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        32558                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           32571                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5335629581                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5336930918                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5335629581                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5336930918                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5335629581                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5336930918                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.458254                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.458353                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.458254                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.458353                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.458254                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.458353                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 163880.753763                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 163855.298210                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 163880.753763                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 163855.298210                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 163880.753763                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 163855.298210                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12370                       # number of replacements
system.l23.tagsinuse                             2048                       # Cycle average of tags in use
system.l23.total_refs                          188827                       # Total number of references to valid blocks.
system.l23.sampled_refs                         14418                       # Sample count of references to valid blocks.
system.l23.avg_refs                         13.096615                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           24.369213                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.438728                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1535.914878                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           486.277181                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.011899                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000703                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.749958                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.237440                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        28641                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  28641                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9409                       # number of Writeback hits
system.l23.Writeback_hits::total                 9409                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        28641                       # number of demand (read+write) hits
system.l23.demand_hits::total                   28641                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        28641                       # number of overall hits
system.l23.overall_hits::total                  28641                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12350                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12364                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12350                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12364                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12350                       # number of overall misses
system.l23.overall_misses::total                12364                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2127303                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1954827609                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1956954912                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2127303                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1954827609                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1956954912                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2127303                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1954827609                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1956954912                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        40991                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              41005                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9409                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9409                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        40991                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               41005                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        40991                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              41005                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.301286                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.301524                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.301286                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.301524                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.301286                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.301524                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 151950.214286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 158285.636356                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 158278.462633                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 151950.214286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 158285.636356                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 158278.462633                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 151950.214286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 158285.636356                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 158278.462633                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                5544                       # number of writebacks
system.l23.writebacks::total                     5544                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12350                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12364                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12350                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12364                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12350                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12364                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1967859                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1813869429                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1815837288                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1967859                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1813869429                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1815837288                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1967859                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1813869429                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1815837288                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.301286                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.301524                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.301286                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.301524                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.301286                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.301524                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 140561.357143                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146872.018543                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 146864.872857                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 140561.357143                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 146872.018543                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 146864.872857                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 140561.357143                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 146872.018543                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 146864.872857                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996516                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015694969                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843366.549909                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996516                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15687308                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15687308                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15687308                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15687308                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15687308                       # number of overall hits
system.cpu0.icache.overall_hits::total       15687308                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1469838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1469838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15687319                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15687319                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15687319                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15687319                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15687319                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15687319                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96149                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191897783                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96405                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1990.537659                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494704                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505296                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915995                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084005                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11633290                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11633290                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709414                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709414                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17235                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17235                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19342704                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19342704                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19342704                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19342704                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       363868                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       363868                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          111                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          111                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       363979                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        363979                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       363979                       # number of overall misses
system.cpu0.dcache.overall_misses::total       363979                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23824517923                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23824517923                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6519036                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6519036                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23831036959                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23831036959                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23831036959                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23831036959                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11997158                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11997158                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19706683                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19706683                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19706683                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19706683                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030330                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030330                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018470                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018470                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018470                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018470                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65475.716257                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65475.716257                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 58730.054054                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58730.054054                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 65473.659082                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65473.659082                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 65473.659082                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65473.659082                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10634                       # number of writebacks
system.cpu0.dcache.writebacks::total            10634                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       267719                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       267719                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       267830                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       267830                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       267830                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       267830                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96149                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96149                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96149                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96149                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96149                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96149                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5747573593                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5747573593                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5747573593                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5747573593                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5747573593                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5747573593                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008014                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008014                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004879                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004879                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004879                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004879                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59777.778167                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59777.778167                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59777.778167                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59777.778167                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59777.778167                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59777.778167                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993972                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929755166                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715415.435424                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993972                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18289176                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18289176                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18289176                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18289176                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18289176                       # number of overall hits
system.cpu1.icache.overall_hits::total       18289176                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2314733                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2314733                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18289192                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18289192                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18289192                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18289192                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18289192                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18289192                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54772                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232715690                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55028                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4229.041397                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.045710                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.954290                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828304                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171696                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22932829                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22932829                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4791715                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4791715                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10982                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10982                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10960                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10960                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27724544                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27724544                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27724544                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27724544                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       192123                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       192123                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       192123                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        192123                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       192123                       # number of overall misses
system.cpu1.dcache.overall_misses::total       192123                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20856475777                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20856475777                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20856475777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20856475777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20856475777                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20856475777                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23124952                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23124952                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4791715                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4791715                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10960                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10960                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27916667                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27916667                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27916667                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27916667                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008308                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008308                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006882                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006882                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006882                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006882                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108557.933079                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108557.933079                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108557.933079                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108557.933079                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108557.933079                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108557.933079                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7746                       # number of writebacks
system.cpu1.dcache.writebacks::total             7746                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       137351                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       137351                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       137351                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       137351                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       137351                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       137351                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54772                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54772                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54772                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54772                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54772                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54772                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3688296062                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3688296062                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3688296062                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3688296062                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3688296062                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3688296062                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 67339.079493                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67339.079493                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 67339.079493                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67339.079493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 67339.079493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67339.079493                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996661                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020025554                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056503.133065                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996661                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14944799                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14944799                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14944799                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14944799                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14944799                       # number of overall hits
system.cpu2.icache.overall_hits::total       14944799                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1718387                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1718387                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1718387                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1718387                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1718387                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1718387                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14944815                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14944815                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14944815                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14944815                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14944815                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14944815                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 107399.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 107399.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 107399.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1461977                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1461977                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1461977                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 112459.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71048                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180942977                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71304                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2537.627300                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.697493                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.302507                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901162                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098838                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10333643                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10333643                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6837352                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6837352                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22254                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22254                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16168                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16168                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17170995                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17170995                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17170995                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17170995                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       158028                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       158028                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       158028                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        158028                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       158028                       # number of overall misses
system.cpu2.dcache.overall_misses::total       158028                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15291575086                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15291575086                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15291575086                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15291575086                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15291575086                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15291575086                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10491671                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10491671                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6837352                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6837352                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16168                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16168                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17329023                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17329023                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17329023                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17329023                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015062                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015062                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009119                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009119                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009119                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009119                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96764.972574                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96764.972574                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96764.972574                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96764.972574                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96764.972574                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96764.972574                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8360                       # number of writebacks
system.cpu2.dcache.writebacks::total             8360                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        86980                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        86980                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        86980                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        86980                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        86980                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        86980                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71048                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71048                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71048                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71048                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71048                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71048                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6009344683                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6009344683                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6009344683                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6009344683                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6009344683                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6009344683                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004100                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004100                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84581.475664                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84581.475664                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84581.475664                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84581.475664                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84581.475664                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84581.475664                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.997813                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1019114750                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2201111.771058                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.997813                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022432                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16154876                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16154876                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16154876                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16154876                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16154876                       # number of overall hits
system.cpu3.icache.overall_hits::total       16154876                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2721500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2721500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2721500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2721500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2721500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2721500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16154893                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16154893                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16154893                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16154893                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16154893                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16154893                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 160088.235294                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 160088.235294                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 160088.235294                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 160088.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 160088.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 160088.235294                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2158973                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2158973                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2158973                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2158973                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2158973                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2158973                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 154212.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 154212.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 154212.357143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 154212.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 154212.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 154212.357143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 40991                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170560035                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 41247                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4135.089461                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.920450                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.079550                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905939                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094061                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     11001125                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11001125                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7423577                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7423577                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17785                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17785                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17784                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17784                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18424702                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18424702                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18424702                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18424702                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       106136                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       106136                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       106136                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        106136                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       106136                       # number of overall misses
system.cpu3.dcache.overall_misses::total       106136                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8445128875                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8445128875                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8445128875                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8445128875                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8445128875                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8445128875                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11107261                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11107261                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7423577                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7423577                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18530838                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18530838                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18530838                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18530838                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009556                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009556                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005728                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005728                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005728                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005728                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 79568.938673                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 79568.938673                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 79568.938673                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79568.938673                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 79568.938673                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 79568.938673                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9409                       # number of writebacks
system.cpu3.dcache.writebacks::total             9409                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        65145                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        65145                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        65145                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        65145                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        65145                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        65145                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        40991                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        40991                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        40991                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        40991                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        40991                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        40991                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2147096780                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2147096780                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2147096780                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2147096780                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2147096780                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2147096780                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002212                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002212                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002212                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002212                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 52379.712132                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 52379.712132                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 52379.712132                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 52379.712132                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 52379.712132                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 52379.712132                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
