Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 31 07:22:05 2024
| Host         : NaNO2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.172        0.000                      0                   34        0.233        0.000                      0                   34        9.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         17.172        0.000                      0                   34        0.233        0.000                      0                   34        9.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.172ns  (required time - arrival time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 2.034ns (80.602%)  route 0.489ns (19.398%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 23.222 - 20.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.643     3.682    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDCE (Prop_fdce_C_Q)         0.456     4.138 r  design_1_i/pwmLED_0/inst/count_reg[1]/Q
                         net (fo=1, routed)           0.480     4.619    design_1_i/pwmLED_0/inst/count_reg_n_0_[1]
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.293 r  design_1_i/pwmLED_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    design_1_i/pwmLED_0/inst/count_reg[0]_i_1_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  design_1_i/pwmLED_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.407    design_1_i/pwmLED_0/inst/count_reg[4]_i_1_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  design_1_i/pwmLED_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    design_1_i/pwmLED_0/inst/count_reg[8]_i_1_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  design_1_i/pwmLED_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.635    design_1_i/pwmLED_0/inst/count_reg[12]_i_1_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  design_1_i/pwmLED_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.749    design_1_i/pwmLED_0/inst/count_reg[16]_i_1_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  design_1_i/pwmLED_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.872    design_1_i/pwmLED_0/inst/count_reg[20]_i_1_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.206 r  design_1_i/pwmLED_0/inst/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.206    design_1_i/pwmLED_0/inst/count_reg[24]_i_1_n_6
    SLICE_X23Y75         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.465    23.222    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[25]/C
                         clock pessimism              0.396    23.618    
                         clock uncertainty           -0.302    23.316    
    SLICE_X23Y75         FDCE (Setup_fdce_C_D)        0.062    23.378    design_1_i/pwmLED_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         23.378    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 17.172    

Slack (MET) :             17.177ns  (required time - arrival time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/pwm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 1.226ns (54.046%)  route 1.042ns (45.954%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 23.224 - 20.000 ) 
    Source Clock Delay      (SCD):    3.674ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.635     3.674    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDCE (Prop_fdce_C_Q)         0.456     4.130 r  design_1_i/pwmLED_0/inst/count_reg[25]/Q
                         net (fo=8, routed)           1.042     5.173    design_1_i/pwmLED_0/inst/count_reg[25]
    SLICE_X22Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.297 r  design_1_i/pwmLED_0/inst/pwm[3]_i_5/O
                         net (fo=1, routed)           0.000     5.297    design_1_i/pwmLED_0/inst/pwm[3]_i_5_n_0
    SLICE_X22Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.829 r  design_1_i/pwmLED_0/inst/pwm_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.829    design_1_i/pwmLED_0/inst/pwm_reg[3]_i_1_n_0
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.943 r  design_1_i/pwmLED_0/inst/pwm_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.943    design_1_i/pwmLED_0/inst/p_0_in[7]
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.467    23.224    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[7]/C
                         clock pessimism              0.396    23.620    
                         clock uncertainty           -0.302    23.318    
    SLICE_X22Y73         FDRE (Setup_fdre_C_D)       -0.198    23.120    design_1_i/pwmLED_0/inst/pwm_reg[7]
  -------------------------------------------------------------------
                         required time                         23.120    
                         arrival time                          -5.943    
  -------------------------------------------------------------------
                         slack                                 17.177    

Slack (MET) :             17.217ns  (required time - arrival time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/pwm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 1.446ns (58.109%)  route 1.042ns (41.891%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 23.224 - 20.000 ) 
    Source Clock Delay      (SCD):    3.674ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.635     3.674    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDCE (Prop_fdce_C_Q)         0.456     4.130 r  design_1_i/pwmLED_0/inst/count_reg[25]/Q
                         net (fo=8, routed)           1.042     5.173    design_1_i/pwmLED_0/inst/count_reg[25]
    SLICE_X22Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.297 r  design_1_i/pwmLED_0/inst/pwm[3]_i_5/O
                         net (fo=1, routed)           0.000     5.297    design_1_i/pwmLED_0/inst/pwm[3]_i_5_n_0
    SLICE_X22Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.829 r  design_1_i/pwmLED_0/inst/pwm_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.829    design_1_i/pwmLED_0/inst/pwm_reg[3]_i_1_n_0
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.163 r  design_1_i/pwmLED_0/inst/pwm_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.163    design_1_i/pwmLED_0/inst/p_0_in[5]
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.467    23.224    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[5]/C
                         clock pessimism              0.396    23.620    
                         clock uncertainty           -0.302    23.318    
    SLICE_X22Y73         FDRE (Setup_fdre_C_D)        0.062    23.380    design_1_i/pwmLED_0/inst/pwm_reg[5]
  -------------------------------------------------------------------
                         required time                         23.380    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                 17.217    

Slack (MET) :             17.283ns  (required time - arrival time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 1.923ns (79.710%)  route 0.489ns (20.290%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 23.222 - 20.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.643     3.682    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDCE (Prop_fdce_C_Q)         0.456     4.138 r  design_1_i/pwmLED_0/inst/count_reg[1]/Q
                         net (fo=1, routed)           0.480     4.619    design_1_i/pwmLED_0/inst/count_reg_n_0_[1]
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.293 r  design_1_i/pwmLED_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    design_1_i/pwmLED_0/inst/count_reg[0]_i_1_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  design_1_i/pwmLED_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.407    design_1_i/pwmLED_0/inst/count_reg[4]_i_1_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  design_1_i/pwmLED_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    design_1_i/pwmLED_0/inst/count_reg[8]_i_1_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  design_1_i/pwmLED_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.635    design_1_i/pwmLED_0/inst/count_reg[12]_i_1_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  design_1_i/pwmLED_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.749    design_1_i/pwmLED_0/inst/count_reg[16]_i_1_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  design_1_i/pwmLED_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.872    design_1_i/pwmLED_0/inst/count_reg[20]_i_1_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.095 r  design_1_i/pwmLED_0/inst/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.095    design_1_i/pwmLED_0/inst/count_reg[24]_i_1_n_7
    SLICE_X23Y75         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.465    23.222    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[24]/C
                         clock pessimism              0.396    23.618    
                         clock uncertainty           -0.302    23.316    
    SLICE_X23Y75         FDCE (Setup_fdce_C_D)        0.062    23.378    design_1_i/pwmLED_0/inst/count_reg[24]
  -------------------------------------------------------------------
                         required time                         23.378    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                 17.283    

Slack (MET) :             17.312ns  (required time - arrival time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/pwm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 1.351ns (56.446%)  route 1.042ns (43.554%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 23.224 - 20.000 ) 
    Source Clock Delay      (SCD):    3.674ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.635     3.674    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDCE (Prop_fdce_C_Q)         0.456     4.130 r  design_1_i/pwmLED_0/inst/count_reg[25]/Q
                         net (fo=8, routed)           1.042     5.173    design_1_i/pwmLED_0/inst/count_reg[25]
    SLICE_X22Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.297 r  design_1_i/pwmLED_0/inst/pwm[3]_i_5/O
                         net (fo=1, routed)           0.000     5.297    design_1_i/pwmLED_0/inst/pwm[3]_i_5_n_0
    SLICE_X22Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.829 r  design_1_i/pwmLED_0/inst/pwm_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.829    design_1_i/pwmLED_0/inst/pwm_reg[3]_i_1_n_0
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.068 r  design_1_i/pwmLED_0/inst/pwm_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.068    design_1_i/pwmLED_0/inst/p_0_in[6]
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.467    23.224    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[6]/C
                         clock pessimism              0.396    23.620    
                         clock uncertainty           -0.302    23.318    
    SLICE_X22Y73         FDRE (Setup_fdre_C_D)        0.062    23.380    design_1_i/pwmLED_0/inst/pwm_reg[6]
  -------------------------------------------------------------------
                         required time                         23.380    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                 17.312    

Slack (MET) :             17.328ns  (required time - arrival time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/pwm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 1.335ns (56.153%)  route 1.042ns (43.847%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns = ( 23.224 - 20.000 ) 
    Source Clock Delay      (SCD):    3.674ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.635     3.674    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDCE (Prop_fdce_C_Q)         0.456     4.130 r  design_1_i/pwmLED_0/inst/count_reg[25]/Q
                         net (fo=8, routed)           1.042     5.173    design_1_i/pwmLED_0/inst/count_reg[25]
    SLICE_X22Y72         LUT3 (Prop_lut3_I2_O)        0.124     5.297 r  design_1_i/pwmLED_0/inst/pwm[3]_i_5/O
                         net (fo=1, routed)           0.000     5.297    design_1_i/pwmLED_0/inst/pwm[3]_i_5_n_0
    SLICE_X22Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.829 r  design_1_i/pwmLED_0/inst/pwm_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.829    design_1_i/pwmLED_0/inst/pwm_reg[3]_i_1_n_0
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.052 r  design_1_i/pwmLED_0/inst/pwm_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.052    design_1_i/pwmLED_0/inst/p_0_in[4]
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.467    23.224    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[4]/C
                         clock pessimism              0.396    23.620    
                         clock uncertainty           -0.302    23.318    
    SLICE_X22Y73         FDRE (Setup_fdre_C_D)        0.062    23.380    design_1_i/pwmLED_0/inst/pwm_reg[4]
  -------------------------------------------------------------------
                         required time                         23.380    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                 17.328    

Slack (MET) :             17.329ns  (required time - arrival time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 23.222 - 20.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.643     3.682    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDCE (Prop_fdce_C_Q)         0.456     4.138 r  design_1_i/pwmLED_0/inst/count_reg[1]/Q
                         net (fo=1, routed)           0.480     4.619    design_1_i/pwmLED_0/inst/count_reg_n_0_[1]
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.293 r  design_1_i/pwmLED_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    design_1_i/pwmLED_0/inst/count_reg[0]_i_1_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  design_1_i/pwmLED_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.407    design_1_i/pwmLED_0/inst/count_reg[4]_i_1_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  design_1_i/pwmLED_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    design_1_i/pwmLED_0/inst/count_reg[8]_i_1_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  design_1_i/pwmLED_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.635    design_1_i/pwmLED_0/inst/count_reg[12]_i_1_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  design_1_i/pwmLED_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.749    design_1_i/pwmLED_0/inst/count_reg[16]_i_1_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.083 r  design_1_i/pwmLED_0/inst/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.083    design_1_i/pwmLED_0/inst/count_reg[20]_i_1_n_6
    SLICE_X23Y74         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.465    23.222    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y74         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[21]/C
                         clock pessimism              0.430    23.652    
                         clock uncertainty           -0.302    23.350    
    SLICE_X23Y74         FDCE (Setup_fdce_C_D)        0.062    23.412    design_1_i/pwmLED_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         23.412    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                 17.329    

Slack (MET) :             17.350ns  (required time - arrival time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 23.222 - 20.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.643     3.682    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDCE (Prop_fdce_C_Q)         0.456     4.138 r  design_1_i/pwmLED_0/inst/count_reg[1]/Q
                         net (fo=1, routed)           0.480     4.619    design_1_i/pwmLED_0/inst/count_reg_n_0_[1]
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.293 r  design_1_i/pwmLED_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    design_1_i/pwmLED_0/inst/count_reg[0]_i_1_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  design_1_i/pwmLED_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.407    design_1_i/pwmLED_0/inst/count_reg[4]_i_1_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  design_1_i/pwmLED_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    design_1_i/pwmLED_0/inst/count_reg[8]_i_1_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  design_1_i/pwmLED_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.635    design_1_i/pwmLED_0/inst/count_reg[12]_i_1_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  design_1_i/pwmLED_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.749    design_1_i/pwmLED_0/inst/count_reg[16]_i_1_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.062 r  design_1_i/pwmLED_0/inst/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.062    design_1_i/pwmLED_0/inst/count_reg[20]_i_1_n_4
    SLICE_X23Y74         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.465    23.222    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y74         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[23]/C
                         clock pessimism              0.430    23.652    
                         clock uncertainty           -0.302    23.350    
    SLICE_X23Y74         FDCE (Setup_fdce_C_D)        0.062    23.412    design_1_i/pwmLED_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         23.412    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 17.350    

Slack (MET) :             17.424ns  (required time - arrival time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 23.222 - 20.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.643     3.682    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDCE (Prop_fdce_C_Q)         0.456     4.138 r  design_1_i/pwmLED_0/inst/count_reg[1]/Q
                         net (fo=1, routed)           0.480     4.619    design_1_i/pwmLED_0/inst/count_reg_n_0_[1]
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.293 r  design_1_i/pwmLED_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    design_1_i/pwmLED_0/inst/count_reg[0]_i_1_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  design_1_i/pwmLED_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.407    design_1_i/pwmLED_0/inst/count_reg[4]_i_1_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  design_1_i/pwmLED_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    design_1_i/pwmLED_0/inst/count_reg[8]_i_1_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  design_1_i/pwmLED_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.635    design_1_i/pwmLED_0/inst/count_reg[12]_i_1_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  design_1_i/pwmLED_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.749    design_1_i/pwmLED_0/inst/count_reg[16]_i_1_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.988 r  design_1_i/pwmLED_0/inst/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.988    design_1_i/pwmLED_0/inst/count_reg[20]_i_1_n_5
    SLICE_X23Y74         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.465    23.222    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y74         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[22]/C
                         clock pessimism              0.430    23.652    
                         clock uncertainty           -0.302    23.350    
    SLICE_X23Y74         FDCE (Setup_fdce_C_D)        0.062    23.412    design_1_i/pwmLED_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         23.412    
                         arrival time                          -5.988    
  -------------------------------------------------------------------
                         slack                                 17.424    

Slack (MET) :             17.440ns  (required time - arrival time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 23.222 - 20.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.643     3.682    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDCE (Prop_fdce_C_Q)         0.456     4.138 r  design_1_i/pwmLED_0/inst/count_reg[1]/Q
                         net (fo=1, routed)           0.480     4.619    design_1_i/pwmLED_0/inst/count_reg_n_0_[1]
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.293 r  design_1_i/pwmLED_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    design_1_i/pwmLED_0/inst/count_reg[0]_i_1_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.407 r  design_1_i/pwmLED_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.407    design_1_i/pwmLED_0/inst/count_reg[4]_i_1_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.521 r  design_1_i/pwmLED_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    design_1_i/pwmLED_0/inst/count_reg[8]_i_1_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.635 r  design_1_i/pwmLED_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.635    design_1_i/pwmLED_0/inst/count_reg[12]_i_1_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  design_1_i/pwmLED_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.749    design_1_i/pwmLED_0/inst/count_reg[16]_i_1_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.972 r  design_1_i/pwmLED_0/inst/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.972    design_1_i/pwmLED_0/inst/count_reg[20]_i_1_n_7
    SLICE_X23Y74         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.465    23.222    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y74         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[20]/C
                         clock pessimism              0.430    23.652    
                         clock uncertainty           -0.302    23.350    
    SLICE_X23Y74         FDCE (Setup_fdce_C_D)        0.062    23.412    design_1_i/pwmLED_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         23.412    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 17.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/pwmLED_0/inst/pwm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/pwm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.546     1.376    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y72         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  design_1_i/pwmLED_0/inst/pwm_reg[2]/Q
                         net (fo=2, routed)           0.070     1.587    design_1_i/pwmLED_0/inst/pwm[2]
    SLICE_X22Y72         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.714 r  design_1_i/pwmLED_0/inst/pwm_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.714    design_1_i/pwmLED_0/inst/p_0_in[3]
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.812     1.760    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[3]/C
                         clock pessimism             -0.384     1.376    
    SLICE_X22Y72         FDRE (Hold_fdre_C_D)         0.105     1.481    design_1_i/pwmLED_0/inst/pwm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/pwmLED_0/inst/pwm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/pwm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.546     1.376    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y72         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  design_1_i/pwmLED_0/inst/pwm_reg[0]/Q
                         net (fo=2, routed)           0.076     1.593    design_1_i/pwmLED_0/inst/pwm[0]
    SLICE_X22Y72         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.717 r  design_1_i/pwmLED_0/inst/pwm_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.717    design_1_i/pwmLED_0/inst/p_0_in[1]
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.812     1.760    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[1]/C
                         clock pessimism             -0.384     1.376    
    SLICE_X22Y72         FDRE (Hold_fdre_C_D)         0.105     1.481    design_1_i/pwmLED_0/inst/pwm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/pwmLED_0/inst/pwm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/pwm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.544     1.374    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_fdre_C_Q)         0.141     1.515 r  design_1_i/pwmLED_0/inst/pwm_reg[4]/Q
                         net (fo=2, routed)           0.076     1.591    design_1_i/pwmLED_0/inst/pwm[4]
    SLICE_X22Y73         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.715 r  design_1_i/pwmLED_0/inst/pwm_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.715    design_1_i/pwmLED_0/inst/p_0_in[5]
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.810     1.758    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[5]/C
                         clock pessimism             -0.384     1.374    
    SLICE_X22Y73         FDRE (Hold_fdre_C_D)         0.105     1.479    design_1_i/pwmLED_0/inst/pwm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/pwmLED_0/inst/pwm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/pwm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.546     1.376    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y72         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  design_1_i/pwmLED_0/inst/pwm_reg[1]/Q
                         net (fo=2, routed)           0.069     1.586    design_1_i/pwmLED_0/inst/pwm[1]
    SLICE_X22Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.732 r  design_1_i/pwmLED_0/inst/pwm_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.732    design_1_i/pwmLED_0/inst/p_0_in[2]
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.812     1.760    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[2]/C
                         clock pessimism             -0.384     1.376    
    SLICE_X22Y72         FDRE (Hold_fdre_C_D)         0.105     1.481    design_1_i/pwmLED_0/inst/pwm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/pwmLED_0/inst/pwm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/pwm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.544     1.374    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_fdre_C_Q)         0.141     1.515 r  design_1_i/pwmLED_0/inst/pwm_reg[5]/Q
                         net (fo=2, routed)           0.069     1.584    design_1_i/pwmLED_0/inst/pwm[5]
    SLICE_X22Y73         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.730 r  design_1_i/pwmLED_0/inst/pwm_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.730    design_1_i/pwmLED_0/inst/p_0_in[6]
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.810     1.758    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[6]/C
                         clock pessimism             -0.384     1.374    
    SLICE_X22Y73         FDRE (Hold_fdre_C_D)         0.105     1.479    design_1_i/pwmLED_0/inst/pwm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.546     1.376    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y71         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDCE (Prop_fdce_C_Q)         0.141     1.517 r  design_1_i/pwmLED_0/inst/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.625    design_1_i/pwmLED_0/inst/count_reg_n_0_[11]
    SLICE_X23Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.733 r  design_1_i/pwmLED_0/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.733    design_1_i/pwmLED_0/inst/count_reg[8]_i_1_n_4
    SLICE_X23Y71         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.813     1.761    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y71         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[11]/C
                         clock pessimism             -0.385     1.376    
    SLICE_X23Y71         FDCE (Hold_fdce_C_D)         0.105     1.481    design_1_i/pwmLED_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.546     1.376    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y72         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDCE (Prop_fdce_C_Q)         0.141     1.517 r  design_1_i/pwmLED_0/inst/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.625    design_1_i/pwmLED_0/inst/count_reg_n_0_[15]
    SLICE_X23Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.733 r  design_1_i/pwmLED_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.733    design_1_i/pwmLED_0/inst/count_reg[12]_i_1_n_4
    SLICE_X23Y72         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.812     1.760    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y72         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[15]/C
                         clock pessimism             -0.384     1.376    
    SLICE_X23Y72         FDCE (Hold_fdce_C_D)         0.105     1.481    design_1_i/pwmLED_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.548     1.378    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDCE (Prop_fdce_C_Q)         0.141     1.519 r  design_1_i/pwmLED_0/inst/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.627    design_1_i/pwmLED_0/inst/count_reg_n_0_[3]
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.735 r  design_1_i/pwmLED_0/inst/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.735    design_1_i/pwmLED_0/inst/count_reg[0]_i_1_n_4
    SLICE_X23Y69         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.815     1.763    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[3]/C
                         clock pessimism             -0.385     1.378    
    SLICE_X23Y69         FDCE (Hold_fdce_C_D)         0.105     1.483    design_1_i/pwmLED_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.547     1.377    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDCE (Prop_fdce_C_Q)         0.141     1.518 r  design_1_i/pwmLED_0/inst/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.626    design_1_i/pwmLED_0/inst/count_reg_n_0_[7]
    SLICE_X23Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.734 r  design_1_i/pwmLED_0/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.734    design_1_i/pwmLED_0/inst/count_reg[4]_i_1_n_4
    SLICE_X23Y70         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.814     1.762    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[7]/C
                         clock pessimism             -0.385     1.377    
    SLICE_X23Y70         FDCE (Hold_fdce_C_D)         0.105     1.482    design_1_i/pwmLED_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/pwmLED_0/inst/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pwmLED_0/inst/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.546     1.376    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y72         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDCE (Prop_fdce_C_Q)         0.141     1.517 r  design_1_i/pwmLED_0/inst/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.622    design_1_i/pwmLED_0/inst/count_reg_n_0_[12]
    SLICE_X23Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.737 r  design_1_i/pwmLED_0/inst/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.737    design_1_i/pwmLED_0/inst/count_reg[12]_i_1_n_7
    SLICE_X23Y72         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.812     1.760    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y72         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[12]/C
                         clock pessimism             -0.384     1.376    
    SLICE_X23Y72         FDCE (Hold_fdce_C_D)         0.105     1.481    design_1_i/pwmLED_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y69    design_1_i/pwmLED_0/inst/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y71    design_1_i/pwmLED_0/inst/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y71    design_1_i/pwmLED_0/inst/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y72    design_1_i/pwmLED_0/inst/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y72    design_1_i/pwmLED_0/inst/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y72    design_1_i/pwmLED_0/inst/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y72    design_1_i/pwmLED_0/inst/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y73    design_1_i/pwmLED_0/inst/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y73    design_1_i/pwmLED_0/inst/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y69    design_1_i/pwmLED_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y69    design_1_i/pwmLED_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y71    design_1_i/pwmLED_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y71    design_1_i/pwmLED_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y71    design_1_i/pwmLED_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y71    design_1_i/pwmLED_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y72    design_1_i/pwmLED_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y72    design_1_i/pwmLED_0/inst/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y72    design_1_i/pwmLED_0/inst/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y72    design_1_i/pwmLED_0/inst/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y69    design_1_i/pwmLED_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y69    design_1_i/pwmLED_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y71    design_1_i/pwmLED_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y71    design_1_i/pwmLED_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y71    design_1_i/pwmLED_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y71    design_1_i/pwmLED_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y72    design_1_i/pwmLED_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y72    design_1_i/pwmLED_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y72    design_1_i/pwmLED_0/inst/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y72    design_1_i/pwmLED_0/inst/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pwmLED_0/inst/pwm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_LED_G_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 3.980ns (55.622%)  route 3.176ns (44.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.637     3.676    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_fdre_C_Q)         0.456     4.132 r  design_1_i/pwmLED_0/inst/pwm_reg[7]/Q
                         net (fo=1, routed)           3.176     7.308    PL_LED_G_0_OBUF
    E12                  OBUF (Prop_obuf_I_O)         3.524    10.832 r  PL_LED_G_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.832    PL_LED_G_0
    E12                                                               r  PL_LED_G_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pwmLED_0/inst/pwm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_LED_G_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.366ns (55.789%)  route 1.083ns (44.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.544     1.374    design_1_i/pwmLED_0/inst/clk
    SLICE_X22Y73         FDRE                                         r  design_1_i/pwmLED_0/inst/pwm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_fdre_C_Q)         0.141     1.515 r  design_1_i/pwmLED_0/inst/pwm_reg[7]/Q
                         net (fo=1, routed)           1.083     2.598    PL_LED_G_0_OBUF
    E12                  OBUF (Prop_obuf_I_O)         1.225     3.823 r  PL_LED_G_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.823    PL_LED_G_0
    E12                                                               r  PL_LED_G_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.088ns  (logic 0.124ns (3.033%)  route 3.964ns (96.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.227     2.227    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.351 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.737     4.088    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y75         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.465     3.222    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.088ns  (logic 0.124ns (3.033%)  route 3.964ns (96.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.227     2.227    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.351 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.737     4.088    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y75         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.465     3.222    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y75         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.922ns  (logic 0.124ns (3.161%)  route 3.798ns (96.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.227     2.227    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.351 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.571     3.922    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y74         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.465     3.222    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y74         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.922ns  (logic 0.124ns (3.161%)  route 3.798ns (96.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.227     2.227    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.351 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.571     3.922    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y74         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.465     3.222    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y74         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.922ns  (logic 0.124ns (3.161%)  route 3.798ns (96.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.227     2.227    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.351 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.571     3.922    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y74         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.465     3.222    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y74         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.922ns  (logic 0.124ns (3.161%)  route 3.798ns (96.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.227     2.227    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.351 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.571     3.922    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y74         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.465     3.222    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y74         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.774ns  (logic 0.124ns (3.286%)  route 3.650ns (96.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.227     2.227    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.351 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.423     3.774    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y73         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.467     3.224    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y73         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.774ns  (logic 0.124ns (3.286%)  route 3.650ns (96.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.227     2.227    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.351 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.423     3.774    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y73         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.467     3.224    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y73         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.774ns  (logic 0.124ns (3.286%)  route 3.650ns (96.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.227     2.227    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.351 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.423     3.774    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y73         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.467     3.224    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y73         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.774ns  (logic 0.124ns (3.286%)  route 3.650ns (96.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.227     2.227    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.351 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          1.423     3.774    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y73         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.467     3.224    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y73         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.045ns (3.491%)  route 1.244ns (96.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.927     0.927    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.317     1.289    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y69         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.815     1.763    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.045ns (3.491%)  route 1.244ns (96.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.927     0.927    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.317     1.289    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y69         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.815     1.763    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.045ns (3.491%)  route 1.244ns (96.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.927     0.927    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.317     1.289    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y69         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.815     1.763    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.045ns (3.491%)  route 1.244ns (96.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.927     0.927    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.317     1.289    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y69         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.815     1.763    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y69         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.045ns (3.328%)  route 1.307ns (96.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.927     0.927    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.380     1.352    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y70         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.814     1.762    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.045ns (3.328%)  route 1.307ns (96.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.927     0.927    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.380     1.352    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y70         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.814     1.762    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.045ns (3.328%)  route 1.307ns (96.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.927     0.927    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.380     1.352    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y70         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.814     1.762    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.045ns (3.328%)  route 1.307ns (96.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.927     0.927    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.380     1.352    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y70         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.814     1.762    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y70         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.045ns (3.179%)  route 1.370ns (96.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.927     0.927    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.444     1.415    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y71         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.813     1.761    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y71         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/pwmLED_0/inst/count_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.045ns (3.179%)  route 1.370ns (96.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.927     0.927    design_1_i/pwmLED_0/inst/reset_n
    SLICE_X22Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.972 f  design_1_i/pwmLED_0/inst/count[0]_i_2/O
                         net (fo=26, routed)          0.444     1.415    design_1_i/pwmLED_0/inst/count[0]_i_2_n_0
    SLICE_X23Y71         FDCE                                         f  design_1_i/pwmLED_0/inst/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.813     1.761    design_1_i/pwmLED_0/inst/clk
    SLICE_X23Y71         FDCE                                         r  design_1_i/pwmLED_0/inst/count_reg[11]/C





