
Web_MMS_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017674  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001698  08017800  08017800  00027800  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018e98  08018e98  00030468  2**0
                  CONTENTS
  4 .ARM          00000008  08018e98  08018e98  00028e98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018ea0  08018ea0  00030468  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018ea0  08018ea0  00028ea0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018ea4  08018ea4  00028ea4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000468  20000000  08018ea8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007fe8  20000468  08019310  00030468  2**2
                  ALLOC
 10 ._user_heap_stack 00000800  20008450  08019310  00038450  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030468  2**0
                  CONTENTS, READONLY
 12 .debug_info   00040e37  00000000  00000000  00030491  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008441  00000000  00000000  000712c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002800  00000000  00000000  00079710  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002468  00000000  00000000  0007bf10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00034c5b  00000000  00000000  0007e378  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000315d9  00000000  00000000  000b2fd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f7a36  00000000  00000000  000e45ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001dbfe2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b4b4  00000000  00000000  001dc060  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000468 	.word	0x20000468
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080177e4 	.word	0x080177e4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000046c 	.word	0x2000046c
 80001c4:	080177e4 	.word	0x080177e4

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b974 	b.w	8000e00 <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	468c      	mov	ip, r1
 8000b36:	4604      	mov	r4, r0
 8000b38:	9e08      	ldr	r6, [sp, #32]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d14b      	bne.n	8000bd6 <__udivmoddi4+0xa6>
 8000b3e:	428a      	cmp	r2, r1
 8000b40:	4615      	mov	r5, r2
 8000b42:	d967      	bls.n	8000c14 <__udivmoddi4+0xe4>
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0720 	rsb	r7, r2, #32
 8000b4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b52:	fa20 f707 	lsr.w	r7, r0, r7
 8000b56:	4095      	lsls	r5, r2
 8000b58:	ea47 0c03 	orr.w	ip, r7, r3
 8000b5c:	4094      	lsls	r4, r2
 8000b5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b62:	fbbc f7fe 	udiv	r7, ip, lr
 8000b66:	fa1f f885 	uxth.w	r8, r5
 8000b6a:	fb0e c317 	mls	r3, lr, r7, ip
 8000b6e:	fb07 f908 	mul.w	r9, r7, r8
 8000b72:	0c21      	lsrs	r1, r4, #16
 8000b74:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b78:	4599      	cmp	r9, r3
 8000b7a:	d909      	bls.n	8000b90 <__udivmoddi4+0x60>
 8000b7c:	18eb      	adds	r3, r5, r3
 8000b7e:	f107 31ff 	add.w	r1, r7, #4294967295
 8000b82:	f080 811c 	bcs.w	8000dbe <__udivmoddi4+0x28e>
 8000b86:	4599      	cmp	r9, r3
 8000b88:	f240 8119 	bls.w	8000dbe <__udivmoddi4+0x28e>
 8000b8c:	3f02      	subs	r7, #2
 8000b8e:	442b      	add	r3, r5
 8000b90:	eba3 0309 	sub.w	r3, r3, r9
 8000b94:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b98:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b9c:	fb00 f108 	mul.w	r1, r0, r8
 8000ba0:	b2a4      	uxth	r4, r4
 8000ba2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba6:	42a1      	cmp	r1, r4
 8000ba8:	d909      	bls.n	8000bbe <__udivmoddi4+0x8e>
 8000baa:	192c      	adds	r4, r5, r4
 8000bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb0:	f080 8107 	bcs.w	8000dc2 <__udivmoddi4+0x292>
 8000bb4:	42a1      	cmp	r1, r4
 8000bb6:	f240 8104 	bls.w	8000dc2 <__udivmoddi4+0x292>
 8000bba:	3802      	subs	r0, #2
 8000bbc:	442c      	add	r4, r5
 8000bbe:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc2:	2700      	movs	r7, #0
 8000bc4:	1a64      	subs	r4, r4, r1
 8000bc6:	b11e      	cbz	r6, 8000bd0 <__udivmoddi4+0xa0>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	40d4      	lsrs	r4, r2
 8000bcc:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd0:	4639      	mov	r1, r7
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0xbe>
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	f000 80ec 	beq.w	8000db8 <__udivmoddi4+0x288>
 8000be0:	2700      	movs	r7, #0
 8000be2:	e9c6 0100 	strd	r0, r1, [r6]
 8000be6:	4638      	mov	r0, r7
 8000be8:	4639      	mov	r1, r7
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	fab3 f783 	clz	r7, r3
 8000bf2:	2f00      	cmp	r7, #0
 8000bf4:	d148      	bne.n	8000c88 <__udivmoddi4+0x158>
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d302      	bcc.n	8000c00 <__udivmoddi4+0xd0>
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	f200 80fb 	bhi.w	8000df6 <__udivmoddi4+0x2c6>
 8000c00:	1a84      	subs	r4, r0, r2
 8000c02:	eb61 0303 	sbc.w	r3, r1, r3
 8000c06:	2001      	movs	r0, #1
 8000c08:	469c      	mov	ip, r3
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d0e0      	beq.n	8000bd0 <__udivmoddi4+0xa0>
 8000c0e:	e9c6 4c00 	strd	r4, ip, [r6]
 8000c12:	e7dd      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000c14:	b902      	cbnz	r2, 8000c18 <__udivmoddi4+0xe8>
 8000c16:	deff      	udf	#255	; 0xff
 8000c18:	fab2 f282 	clz	r2, r2
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	f040 808f 	bne.w	8000d40 <__udivmoddi4+0x210>
 8000c22:	2701      	movs	r7, #1
 8000c24:	1b49      	subs	r1, r1, r5
 8000c26:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000c2a:	fa1f f985 	uxth.w	r9, r5
 8000c2e:	fbb1 fef8 	udiv	lr, r1, r8
 8000c32:	fb08 111e 	mls	r1, r8, lr, r1
 8000c36:	fb09 f00e 	mul.w	r0, r9, lr
 8000c3a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000c3e:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000c42:	4298      	cmp	r0, r3
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0x126>
 8000c46:	18eb      	adds	r3, r5, r3
 8000c48:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000c4c:	d202      	bcs.n	8000c54 <__udivmoddi4+0x124>
 8000c4e:	4298      	cmp	r0, r3
 8000c50:	f200 80cd 	bhi.w	8000dee <__udivmoddi4+0x2be>
 8000c54:	468e      	mov	lr, r1
 8000c56:	1a1b      	subs	r3, r3, r0
 8000c58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c5c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c60:	fb09 f900 	mul.w	r9, r9, r0
 8000c64:	b2a4      	uxth	r4, r4
 8000c66:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6a:	45a1      	cmp	r9, r4
 8000c6c:	d907      	bls.n	8000c7e <__udivmoddi4+0x14e>
 8000c6e:	192c      	adds	r4, r5, r4
 8000c70:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c74:	d202      	bcs.n	8000c7c <__udivmoddi4+0x14c>
 8000c76:	45a1      	cmp	r9, r4
 8000c78:	f200 80b6 	bhi.w	8000de8 <__udivmoddi4+0x2b8>
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	eba4 0409 	sub.w	r4, r4, r9
 8000c82:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000c86:	e79e      	b.n	8000bc6 <__udivmoddi4+0x96>
 8000c88:	f1c7 0520 	rsb	r5, r7, #32
 8000c8c:	40bb      	lsls	r3, r7
 8000c8e:	fa22 fc05 	lsr.w	ip, r2, r5
 8000c92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c96:	fa21 f405 	lsr.w	r4, r1, r5
 8000c9a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9e:	fbb4 f9fe 	udiv	r9, r4, lr
 8000ca2:	fa1f f88c 	uxth.w	r8, ip
 8000ca6:	fb0e 4419 	mls	r4, lr, r9, r4
 8000caa:	fa20 f305 	lsr.w	r3, r0, r5
 8000cae:	40b9      	lsls	r1, r7
 8000cb0:	fb09 fa08 	mul.w	sl, r9, r8
 8000cb4:	4319      	orrs	r1, r3
 8000cb6:	0c0b      	lsrs	r3, r1, #16
 8000cb8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cbc:	45a2      	cmp	sl, r4
 8000cbe:	fa02 f207 	lsl.w	r2, r2, r7
 8000cc2:	fa00 f307 	lsl.w	r3, r0, r7
 8000cc6:	d90b      	bls.n	8000ce0 <__udivmoddi4+0x1b0>
 8000cc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ccc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd0:	f080 8088 	bcs.w	8000de4 <__udivmoddi4+0x2b4>
 8000cd4:	45a2      	cmp	sl, r4
 8000cd6:	f240 8085 	bls.w	8000de4 <__udivmoddi4+0x2b4>
 8000cda:	f1a9 0902 	sub.w	r9, r9, #2
 8000cde:	4464      	add	r4, ip
 8000ce0:	eba4 040a 	sub.w	r4, r4, sl
 8000ce4:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ce8:	fb0e 4410 	mls	r4, lr, r0, r4
 8000cec:	fb00 fa08 	mul.w	sl, r0, r8
 8000cf0:	b289      	uxth	r1, r1
 8000cf2:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000cf6:	45a2      	cmp	sl, r4
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x1dc>
 8000cfa:	eb1c 0404 	adds.w	r4, ip, r4
 8000cfe:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d02:	d26b      	bcs.n	8000ddc <__udivmoddi4+0x2ac>
 8000d04:	45a2      	cmp	sl, r4
 8000d06:	d969      	bls.n	8000ddc <__udivmoddi4+0x2ac>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4464      	add	r4, ip
 8000d0c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d10:	fba0 8902 	umull	r8, r9, r0, r2
 8000d14:	eba4 040a 	sub.w	r4, r4, sl
 8000d18:	454c      	cmp	r4, r9
 8000d1a:	4641      	mov	r1, r8
 8000d1c:	46ce      	mov	lr, r9
 8000d1e:	d354      	bcc.n	8000dca <__udivmoddi4+0x29a>
 8000d20:	d051      	beq.n	8000dc6 <__udivmoddi4+0x296>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	d069      	beq.n	8000dfa <__udivmoddi4+0x2ca>
 8000d26:	1a5a      	subs	r2, r3, r1
 8000d28:	eb64 040e 	sbc.w	r4, r4, lr
 8000d2c:	fa04 f505 	lsl.w	r5, r4, r5
 8000d30:	fa22 f307 	lsr.w	r3, r2, r7
 8000d34:	40fc      	lsrs	r4, r7
 8000d36:	431d      	orrs	r5, r3
 8000d38:	e9c6 5400 	strd	r5, r4, [r6]
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	e747      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000d40:	4095      	lsls	r5, r2
 8000d42:	f1c2 0320 	rsb	r3, r2, #32
 8000d46:	fa21 f003 	lsr.w	r0, r1, r3
 8000d4a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000d4e:	fbb0 f7f8 	udiv	r7, r0, r8
 8000d52:	fa1f f985 	uxth.w	r9, r5
 8000d56:	fb08 0017 	mls	r0, r8, r7, r0
 8000d5a:	fa24 f303 	lsr.w	r3, r4, r3
 8000d5e:	4091      	lsls	r1, r2
 8000d60:	fb07 fc09 	mul.w	ip, r7, r9
 8000d64:	430b      	orrs	r3, r1
 8000d66:	0c19      	lsrs	r1, r3, #16
 8000d68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d6c:	458c      	cmp	ip, r1
 8000d6e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x254>
 8000d74:	1869      	adds	r1, r5, r1
 8000d76:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d7a:	d231      	bcs.n	8000de0 <__udivmoddi4+0x2b0>
 8000d7c:	458c      	cmp	ip, r1
 8000d7e:	d92f      	bls.n	8000de0 <__udivmoddi4+0x2b0>
 8000d80:	3f02      	subs	r7, #2
 8000d82:	4429      	add	r1, r5
 8000d84:	eba1 010c 	sub.w	r1, r1, ip
 8000d88:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d8c:	fb08 1c10 	mls	ip, r8, r0, r1
 8000d90:	fb00 fe09 	mul.w	lr, r0, r9
 8000d94:	b299      	uxth	r1, r3
 8000d96:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d9a:	458e      	cmp	lr, r1
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x27e>
 8000d9e:	1869      	adds	r1, r5, r1
 8000da0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da4:	d218      	bcs.n	8000dd8 <__udivmoddi4+0x2a8>
 8000da6:	458e      	cmp	lr, r1
 8000da8:	d916      	bls.n	8000dd8 <__udivmoddi4+0x2a8>
 8000daa:	3802      	subs	r0, #2
 8000dac:	4429      	add	r1, r5
 8000dae:	eba1 010e 	sub.w	r1, r1, lr
 8000db2:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db6:	e73a      	b.n	8000c2e <__udivmoddi4+0xfe>
 8000db8:	4637      	mov	r7, r6
 8000dba:	4630      	mov	r0, r6
 8000dbc:	e708      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dbe:	460f      	mov	r7, r1
 8000dc0:	e6e6      	b.n	8000b90 <__udivmoddi4+0x60>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	e6fb      	b.n	8000bbe <__udivmoddi4+0x8e>
 8000dc6:	4543      	cmp	r3, r8
 8000dc8:	d2ab      	bcs.n	8000d22 <__udivmoddi4+0x1f2>
 8000dca:	ebb8 0102 	subs.w	r1, r8, r2
 8000dce:	eb69 020c 	sbc.w	r2, r9, ip
 8000dd2:	3801      	subs	r0, #1
 8000dd4:	4696      	mov	lr, r2
 8000dd6:	e7a4      	b.n	8000d22 <__udivmoddi4+0x1f2>
 8000dd8:	4618      	mov	r0, r3
 8000dda:	e7e8      	b.n	8000dae <__udivmoddi4+0x27e>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e795      	b.n	8000d0c <__udivmoddi4+0x1dc>
 8000de0:	4607      	mov	r7, r0
 8000de2:	e7cf      	b.n	8000d84 <__udivmoddi4+0x254>
 8000de4:	4681      	mov	r9, r0
 8000de6:	e77b      	b.n	8000ce0 <__udivmoddi4+0x1b0>
 8000de8:	3802      	subs	r0, #2
 8000dea:	442c      	add	r4, r5
 8000dec:	e747      	b.n	8000c7e <__udivmoddi4+0x14e>
 8000dee:	f1ae 0e02 	sub.w	lr, lr, #2
 8000df2:	442b      	add	r3, r5
 8000df4:	e72f      	b.n	8000c56 <__udivmoddi4+0x126>
 8000df6:	4638      	mov	r0, r7
 8000df8:	e707      	b.n	8000c0a <__udivmoddi4+0xda>
 8000dfa:	4637      	mov	r7, r6
 8000dfc:	e6e8      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dfe:	bf00      	nop

08000e00 <__aeabi_idiv0>:
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop

08000e04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e08:	4b04      	ldr	r3, [pc, #16]	; (8000e1c <__NVIC_GetPriorityGrouping+0x18>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	0a1b      	lsrs	r3, r3, #8
 8000e0e:	f003 0307 	and.w	r3, r3, #7
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bc80      	pop	{r7}
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	db0b      	blt.n	8000e4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	f003 021f 	and.w	r2, r3, #31
 8000e38:	4906      	ldr	r1, [pc, #24]	; (8000e54 <__NVIC_EnableIRQ+0x34>)
 8000e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3e:	095b      	lsrs	r3, r3, #5
 8000e40:	2001      	movs	r0, #1
 8000e42:	fa00 f202 	lsl.w	r2, r0, r2
 8000e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e4a:	bf00      	nop
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	e000e100 	.word	0xe000e100

08000e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	6039      	str	r1, [r7, #0]
 8000e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	db0a      	blt.n	8000e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	490c      	ldr	r1, [pc, #48]	; (8000ea4 <__NVIC_SetPriority+0x4c>)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	0112      	lsls	r2, r2, #4
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e80:	e00a      	b.n	8000e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4908      	ldr	r1, [pc, #32]	; (8000ea8 <__NVIC_SetPriority+0x50>)
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	f003 030f 	and.w	r3, r3, #15
 8000e8e:	3b04      	subs	r3, #4
 8000e90:	0112      	lsls	r2, r2, #4
 8000e92:	b2d2      	uxtb	r2, r2
 8000e94:	440b      	add	r3, r1
 8000e96:	761a      	strb	r2, [r3, #24]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	e000e100 	.word	0xe000e100
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b089      	sub	sp, #36	; 0x24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	f1c3 0307 	rsb	r3, r3, #7
 8000ec6:	2b04      	cmp	r3, #4
 8000ec8:	bf28      	it	cs
 8000eca:	2304      	movcs	r3, #4
 8000ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	2b06      	cmp	r3, #6
 8000ed4:	d902      	bls.n	8000edc <NVIC_EncodePriority+0x30>
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3b03      	subs	r3, #3
 8000eda:	e000      	b.n	8000ede <NVIC_EncodePriority+0x32>
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eea:	43da      	mvns	r2, r3
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	401a      	ands	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	fa01 f303 	lsl.w	r3, r1, r3
 8000efe:	43d9      	mvns	r1, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f04:	4313      	orrs	r3, r2
         );
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3724      	adds	r7, #36	; 0x24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr

08000f10 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f043 0201 	orr.w	r2, r3, #1
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	601a      	str	r2, [r3, #0]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr

08000f2e <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b083      	sub	sp, #12
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	601a      	str	r2, [r3, #0]
}
 8000f42:	bf00      	nop
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr

08000f4c <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	689b      	ldr	r3, [r3, #8]
 8000f5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f5e:	f023 0307 	bic.w	r3, r3, #7
 8000f62:	683a      	ldr	r2, [r7, #0]
 8000f64:	431a      	orrs	r2, r3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	609a      	str	r2, [r3, #8]
}
 8000f6a:	bf00      	nop
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bc80      	pop	{r7}
 8000f72:	4770      	bx	lr

08000f74 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	431a      	orrs	r2, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	605a      	str	r2, [r3, #4]
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr

08000f98 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	689b      	ldr	r3, [r3, #8]
 8000fa4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	609a      	str	r2, [r3, #8]
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr

08000fb6 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	b083      	sub	sp, #12
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	f06f 0201 	mvn.w	r2, #1
 8000fc4:	611a      	str	r2, [r3, #16]
}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr

08000fd0 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	f043 0201 	orr.w	r2, r3, #1
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	60da      	str	r2, [r3, #12]
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bc80      	pop	{r7}
 8000fec:	4770      	bx	lr
	...

08000ff0 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000ff8:	4b08      	ldr	r3, [pc, #32]	; (800101c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000ffa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ffc:	4907      	ldr	r1, [pc, #28]	; (800101c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4313      	orrs	r3, r2
 8001002:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001004:	4b05      	ldr	r3, [pc, #20]	; (800101c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001006:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4013      	ands	r3, r2
 800100c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800100e:	68fb      	ldr	r3, [r7, #12]
}
 8001010:	bf00      	nop
 8001012:	3714      	adds	r7, #20
 8001014:	46bd      	mov	sp, r7
 8001016:	bc80      	pop	{r7}
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	40023800 	.word	0x40023800

08001020 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == STROBE0_Pin) // 0x400
 800102a:	88fb      	ldrh	r3, [r7, #6]
 800102c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001030:	d11d      	bne.n	800106e <HAL_GPIO_EXTI_Callback+0x4e>
	{
		if (abs(TIM7->CNT - stbtim0) >= 33)
 8001032:	4b5c      	ldr	r3, [pc, #368]	; (80011a4 <HAL_GPIO_EXTI_Callback+0x184>)
 8001034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001036:	4a5c      	ldr	r2, [pc, #368]	; (80011a8 <HAL_GPIO_EXTI_Callback+0x188>)
 8001038:	f9b2 2000 	ldrsh.w	r2, [r2]
 800103c:	1a9b      	subs	r3, r3, r2
 800103e:	2b00      	cmp	r3, #0
 8001040:	bfb8      	it	lt
 8001042:	425b      	neglt	r3, r3
 8001044:	2b20      	cmp	r3, #32
 8001046:	dd0c      	ble.n	8001062 <HAL_GPIO_EXTI_Callback+0x42>
		{
			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001048:	2101      	movs	r1, #1
 800104a:	4858      	ldr	r0, [pc, #352]	; (80011ac <HAL_GPIO_EXTI_Callback+0x18c>)
 800104c:	f005 fcbb 	bl	80069c6 <HAL_GPIO_TogglePin>
			stbchk0 = 1;
 8001050:	4b57      	ldr	r3, [pc, #348]	; (80011b0 <HAL_GPIO_EXTI_Callback+0x190>)
 8001052:	2201      	movs	r2, #1
 8001054:	701a      	strb	r2, [r3, #0]
			stb0++;
 8001056:	4b57      	ldr	r3, [pc, #348]	; (80011b4 <HAL_GPIO_EXTI_Callback+0x194>)
 8001058:	881b      	ldrh	r3, [r3, #0]
 800105a:	3301      	adds	r3, #1
 800105c:	b29a      	uxth	r2, r3
 800105e:	4b55      	ldr	r3, [pc, #340]	; (80011b4 <HAL_GPIO_EXTI_Callback+0x194>)
 8001060:	801a      	strh	r2, [r3, #0]
		}
		stbtim0 = TIM7->CNT;
 8001062:	4b50      	ldr	r3, [pc, #320]	; (80011a4 <HAL_GPIO_EXTI_Callback+0x184>)
 8001064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001066:	b21a      	sxth	r2, r3
 8001068:	4b4f      	ldr	r3, [pc, #316]	; (80011a8 <HAL_GPIO_EXTI_Callback+0x188>)
 800106a:	801a      	strh	r2, [r3, #0]
 800106c:	e077      	b.n	800115e <HAL_GPIO_EXTI_Callback+0x13e>
	}
	else if (GPIO_Pin == STROBE1_Pin) // 0x800
 800106e:	88fb      	ldrh	r3, [r7, #6]
 8001070:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001074:	d11d      	bne.n	80010b2 <HAL_GPIO_EXTI_Callback+0x92>
	{
		if (abs(TIM7->CNT - stbtim1) >= 33)
 8001076:	4b4b      	ldr	r3, [pc, #300]	; (80011a4 <HAL_GPIO_EXTI_Callback+0x184>)
 8001078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800107a:	4a4f      	ldr	r2, [pc, #316]	; (80011b8 <HAL_GPIO_EXTI_Callback+0x198>)
 800107c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001080:	1a9b      	subs	r3, r3, r2
 8001082:	2b00      	cmp	r3, #0
 8001084:	bfb8      	it	lt
 8001086:	425b      	neglt	r3, r3
 8001088:	2b20      	cmp	r3, #32
 800108a:	dd0c      	ble.n	80010a6 <HAL_GPIO_EXTI_Callback+0x86>
		{
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800108c:	2180      	movs	r1, #128	; 0x80
 800108e:	4847      	ldr	r0, [pc, #284]	; (80011ac <HAL_GPIO_EXTI_Callback+0x18c>)
 8001090:	f005 fc99 	bl	80069c6 <HAL_GPIO_TogglePin>
			stbchk1 = 1;
 8001094:	4b49      	ldr	r3, [pc, #292]	; (80011bc <HAL_GPIO_EXTI_Callback+0x19c>)
 8001096:	2201      	movs	r2, #1
 8001098:	701a      	strb	r2, [r3, #0]
			stb1++;
 800109a:	4b49      	ldr	r3, [pc, #292]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x1a0>)
 800109c:	881b      	ldrh	r3, [r3, #0]
 800109e:	3301      	adds	r3, #1
 80010a0:	b29a      	uxth	r2, r3
 80010a2:	4b47      	ldr	r3, [pc, #284]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x1a0>)
 80010a4:	801a      	strh	r2, [r3, #0]
		}
		stbtim1 = TIM7->CNT;
 80010a6:	4b3f      	ldr	r3, [pc, #252]	; (80011a4 <HAL_GPIO_EXTI_Callback+0x184>)
 80010a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010aa:	b21a      	sxth	r2, r3
 80010ac:	4b42      	ldr	r3, [pc, #264]	; (80011b8 <HAL_GPIO_EXTI_Callback+0x198>)
 80010ae:	801a      	strh	r2, [r3, #0]
 80010b0:	e055      	b.n	800115e <HAL_GPIO_EXTI_Callback+0x13e>
	}
	else if (GPIO_Pin == STROBE2_Pin) // 0x1000
 80010b2:	88fb      	ldrh	r3, [r7, #6]
 80010b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80010b8:	d119      	bne.n	80010ee <HAL_GPIO_EXTI_Callback+0xce>
	{
		if (abs(TIM7->CNT - stbtim2) >= 33)
 80010ba:	4b3a      	ldr	r3, [pc, #232]	; (80011a4 <HAL_GPIO_EXTI_Callback+0x184>)
 80010bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010be:	4a41      	ldr	r2, [pc, #260]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x1a4>)
 80010c0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80010c4:	1a9b      	subs	r3, r3, r2
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	bfb8      	it	lt
 80010ca:	425b      	neglt	r3, r3
 80010cc:	2b20      	cmp	r3, #32
 80010ce:	dd08      	ble.n	80010e2 <HAL_GPIO_EXTI_Callback+0xc2>
		{
			//HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
			stbchk2 = 1;
 80010d0:	4b3d      	ldr	r3, [pc, #244]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x1a8>)
 80010d2:	2201      	movs	r2, #1
 80010d4:	701a      	strb	r2, [r3, #0]
			stb2++;
 80010d6:	4b3d      	ldr	r3, [pc, #244]	; (80011cc <HAL_GPIO_EXTI_Callback+0x1ac>)
 80010d8:	881b      	ldrh	r3, [r3, #0]
 80010da:	3301      	adds	r3, #1
 80010dc:	b29a      	uxth	r2, r3
 80010de:	4b3b      	ldr	r3, [pc, #236]	; (80011cc <HAL_GPIO_EXTI_Callback+0x1ac>)
 80010e0:	801a      	strh	r2, [r3, #0]
		}
		stbtim2 = TIM7->CNT;
 80010e2:	4b30      	ldr	r3, [pc, #192]	; (80011a4 <HAL_GPIO_EXTI_Callback+0x184>)
 80010e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e6:	b21a      	sxth	r2, r3
 80010e8:	4b36      	ldr	r3, [pc, #216]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x1a4>)
 80010ea:	801a      	strh	r2, [r3, #0]
 80010ec:	e037      	b.n	800115e <HAL_GPIO_EXTI_Callback+0x13e>
	}
	else if (GPIO_Pin == STROBE3_Pin) // 0x2000
 80010ee:	88fb      	ldrh	r3, [r7, #6]
 80010f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80010f4:	d119      	bne.n	800112a <HAL_GPIO_EXTI_Callback+0x10a>
	{
		if (abs(TIM7->CNT - stbtim3) >= 33)
 80010f6:	4b2b      	ldr	r3, [pc, #172]	; (80011a4 <HAL_GPIO_EXTI_Callback+0x184>)
 80010f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010fa:	4a35      	ldr	r2, [pc, #212]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x1b0>)
 80010fc:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001100:	1a9b      	subs	r3, r3, r2
 8001102:	2b00      	cmp	r3, #0
 8001104:	bfb8      	it	lt
 8001106:	425b      	neglt	r3, r3
 8001108:	2b20      	cmp	r3, #32
 800110a:	dd08      	ble.n	800111e <HAL_GPIO_EXTI_Callback+0xfe>
		{
			stbchk3 = 1;
 800110c:	4b31      	ldr	r3, [pc, #196]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x1b4>)
 800110e:	2201      	movs	r2, #1
 8001110:	701a      	strb	r2, [r3, #0]
			stb3++;
 8001112:	4b31      	ldr	r3, [pc, #196]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	3301      	adds	r3, #1
 8001118:	b29a      	uxth	r2, r3
 800111a:	4b2f      	ldr	r3, [pc, #188]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x1b8>)
 800111c:	801a      	strh	r2, [r3, #0]
		}
		stbtim3 = TIM7->CNT;
 800111e:	4b21      	ldr	r3, [pc, #132]	; (80011a4 <HAL_GPIO_EXTI_Callback+0x184>)
 8001120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001122:	b21a      	sxth	r2, r3
 8001124:	4b2a      	ldr	r3, [pc, #168]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8001126:	801a      	strh	r2, [r3, #0]
 8001128:	e019      	b.n	800115e <HAL_GPIO_EXTI_Callback+0x13e>
	}
	else if (GPIO_Pin == STROBE_CHK_Pin)
 800112a:	88fb      	ldrh	r3, [r7, #6]
 800112c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001130:	d115      	bne.n	800115e <HAL_GPIO_EXTI_Callback+0x13e>
	{
		if (abs(TIM7->CNT - stbtimall) >= 33)
 8001132:	4b1c      	ldr	r3, [pc, #112]	; (80011a4 <HAL_GPIO_EXTI_Callback+0x184>)
 8001134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001136:	4a29      	ldr	r2, [pc, #164]	; (80011dc <HAL_GPIO_EXTI_Callback+0x1bc>)
 8001138:	f9b2 2000 	ldrsh.w	r2, [r2]
 800113c:	1a9b      	subs	r3, r3, r2
 800113e:	2b00      	cmp	r3, #0
 8001140:	bfb8      	it	lt
 8001142:	425b      	neglt	r3, r3
 8001144:	2b20      	cmp	r3, #32
 8001146:	dd05      	ble.n	8001154 <HAL_GPIO_EXTI_Callback+0x134>
		{
			//stbchk3 = 1;
			stb_all++;
 8001148:	4b25      	ldr	r3, [pc, #148]	; (80011e0 <HAL_GPIO_EXTI_Callback+0x1c0>)
 800114a:	881b      	ldrh	r3, [r3, #0]
 800114c:	3301      	adds	r3, #1
 800114e:	b29a      	uxth	r2, r3
 8001150:	4b23      	ldr	r3, [pc, #140]	; (80011e0 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8001152:	801a      	strh	r2, [r3, #0]
		}
		stbtimall = TIM7->CNT;
 8001154:	4b13      	ldr	r3, [pc, #76]	; (80011a4 <HAL_GPIO_EXTI_Callback+0x184>)
 8001156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001158:	b21a      	sxth	r2, r3
 800115a:	4b20      	ldr	r3, [pc, #128]	; (80011dc <HAL_GPIO_EXTI_Callback+0x1bc>)
 800115c:	801a      	strh	r2, [r3, #0]
	 {
	 stb_all++;
	 HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
	 }
	 */
	if (stbchk0 == 1 && stbchk1 == 1)
 800115e:	4b14      	ldr	r3, [pc, #80]	; (80011b0 <HAL_GPIO_EXTI_Callback+0x190>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d11a      	bne.n	800119c <HAL_GPIO_EXTI_Callback+0x17c>
 8001166:	4b15      	ldr	r3, [pc, #84]	; (80011bc <HAL_GPIO_EXTI_Callback+0x19c>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	2b01      	cmp	r3, #1
 800116c:	d116      	bne.n	800119c <HAL_GPIO_EXTI_Callback+0x17c>
	{
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800116e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001172:	480e      	ldr	r0, [pc, #56]	; (80011ac <HAL_GPIO_EXTI_Callback+0x18c>)
 8001174:	f005 fc27 	bl	80069c6 <HAL_GPIO_TogglePin>
		//HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, SET);
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
 8001178:	2201      	movs	r2, #1
 800117a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800117e:	4819      	ldr	r0, [pc, #100]	; (80011e4 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8001180:	f005 fc09 	bl	8006996 <HAL_GPIO_WritePin>
		stbchk0 = 0;
 8001184:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <HAL_GPIO_EXTI_Callback+0x190>)
 8001186:	2200      	movs	r2, #0
 8001188:	701a      	strb	r2, [r3, #0]
		stbchk1 = 0;
 800118a:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <HAL_GPIO_EXTI_Callback+0x19c>)
 800118c:	2200      	movs	r2, #0
 800118e:	701a      	strb	r2, [r3, #0]
		stbchk2 = 0;
 8001190:	4b0d      	ldr	r3, [pc, #52]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8001192:	2200      	movs	r2, #0
 8001194:	701a      	strb	r2, [r3, #0]
		stbchk3 = 0;
 8001196:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8001198:	2200      	movs	r2, #0
 800119a:	701a      	strb	r2, [r3, #0]
	}
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40001400 	.word	0x40001400
 80011a8:	2000048c 	.word	0x2000048c
 80011ac:	40020400 	.word	0x40020400
 80011b0:	20001044 	.word	0x20001044
 80011b4:	20000496 	.word	0x20000496
 80011b8:	2000048e 	.word	0x2000048e
 80011bc:	20000ab0 	.word	0x20000ab0
 80011c0:	20000498 	.word	0x20000498
 80011c4:	20000490 	.word	0x20000490
 80011c8:	20001270 	.word	0x20001270
 80011cc:	2000049a 	.word	0x2000049a
 80011d0:	20000492 	.word	0x20000492
 80011d4:	20000944 	.word	0x20000944
 80011d8:	2000049c 	.word	0x2000049c
 80011dc:	20000494 	.word	0x20000494
 80011e0:	2000049e 	.word	0x2000049e
 80011e4:	40021000 	.word	0x40021000

080011e8 <CAN_Transmit>:

void CAN_Transmit(int data)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 80011f0:	4809      	ldr	r0, [pc, #36]	; (8001218 <CAN_Transmit+0x30>)
 80011f2:	f002 fe15 	bl	8003e20 <HAL_CAN_GetTxMailboxesFreeLevel>
 80011f6:	4602      	mov	r2, r0
 80011f8:	4b08      	ldr	r3, [pc, #32]	; (800121c <CAN_Transmit+0x34>)
 80011fa:	601a      	str	r2, [r3, #0]
	 for (int i = 0; i < 8; i++)
	 {
	 TxData[i] = i + 1;
	 }
	 */
	TxData[0] = data;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	b2da      	uxtb	r2, r3
 8001200:	4b07      	ldr	r3, [pc, #28]	; (8001220 <CAN_Transmit+0x38>)
 8001202:	701a      	strb	r2, [r3, #0]
	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailBox);
 8001204:	4b05      	ldr	r3, [pc, #20]	; (800121c <CAN_Transmit+0x34>)
 8001206:	4a06      	ldr	r2, [pc, #24]	; (8001220 <CAN_Transmit+0x38>)
 8001208:	4906      	ldr	r1, [pc, #24]	; (8001224 <CAN_Transmit+0x3c>)
 800120a:	4803      	ldr	r0, [pc, #12]	; (8001218 <CAN_Transmit+0x30>)
 800120c:	f002 fd2e 	bl	8003c6c <HAL_CAN_AddTxMessage>
}
 8001210:	bf00      	nop
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20001114 	.word	0x20001114
 800121c:	200008e0 	.word	0x200008e0
 8001220:	20000d44 	.word	0x20000d44
 8001224:	20001184 	.word	0x20001184

08001228 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]

	RxHeader.StdId = 0;         //clear
 8001230:	4b12      	ldr	r3, [pc, #72]	; (800127c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
	HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &RxHeader, &RxData[0]);
 8001236:	4b12      	ldr	r3, [pc, #72]	; (8001280 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8001238:	4a10      	ldr	r2, [pc, #64]	; (800127c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 800123a:	2100      	movs	r1, #0
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	f002 fe23 	bl	8003e88 <HAL_CAN_GetRxMessage>
	if (RxData[0] == 0x01)
 8001242:	4b0f      	ldr	r3, [pc, #60]	; (8001280 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	2b01      	cmp	r3, #1
 8001248:	d103      	bne.n	8001252 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
	{
		//xFlag = 'a';
		CDC_Transmit_FS((uint8_t*) "USB2 Activated\r\n", 16);
 800124a:	2110      	movs	r1, #16
 800124c:	480d      	ldr	r0, [pc, #52]	; (8001284 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 800124e:	f013 f8bd 	bl	80143cc <CDC_Transmit_FS>
		//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
	}
	if (RxData[0] == 0x02)
 8001252:	4b0b      	ldr	r3, [pc, #44]	; (8001280 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	2b02      	cmp	r3, #2
 8001258:	d103      	bne.n	8001262 <HAL_CAN_RxFifo0MsgPendingCallback+0x3a>
	{
		//xFlag = 'b';
		CDC_Transmit_FS((uint8_t*) "USB3 Activated\r\n", 16);
 800125a:	2110      	movs	r1, #16
 800125c:	480a      	ldr	r0, [pc, #40]	; (8001288 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 800125e:	f013 f8b5 	bl	80143cc <CDC_Transmit_FS>
		//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
	}
//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);

	if ((RxHeader.StdId == 0x111) && (RxHeader.IDE == CAN_ID_STD)
 8001262:	4b06      	ldr	r3, [pc, #24]	; (800127c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f240 1211 	movw	r2, #273	; 0x111
 800126a:	4293      	cmp	r3, r2
 800126c:	d102      	bne.n	8001274 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
 800126e:	4b03      	ldr	r3, [pc, #12]	; (800127c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	2b00      	cmp	r3, #0
			&& (RxHeader.DLC != 0))
	{
		//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
	}
}
 8001274:	bf00      	nop
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	200011fc 	.word	0x200011fc
 8001280:	200010cc 	.word	0x200010cc
 8001284:	08017800 	.word	0x08017800
 8001288:	08017814 	.word	0x08017814

0800128c <Camera_Configuration>:

void Camera_Configuration(uint8_t camera, uint16_t value)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	460a      	mov	r2, r1
 8001296:	71fb      	strb	r3, [r7, #7]
 8001298:	4613      	mov	r3, r2
 800129a:	80bb      	strh	r3, [r7, #4]
// SPI 1. CS pin reset >> SPI Transmit >> CS pin set
	switch (camera)
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	2b03      	cmp	r3, #3
 80012a0:	d85a      	bhi.n	8001358 <Camera_Configuration+0xcc>
 80012a2:	a201      	add	r2, pc, #4	; (adr r2, 80012a8 <Camera_Configuration+0x1c>)
 80012a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a8:	080012b9 	.word	0x080012b9
 80012ac:	080012e1 	.word	0x080012e1
 80012b0:	08001309 	.word	0x08001309
 80012b4:	08001331 	.word	0x08001331
	{
	case 0:
		HAL_GPIO_WritePin(CS0_GPIO_Port, CS0_Pin, RESET);
 80012b8:	2200      	movs	r2, #0
 80012ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012be:	4829      	ldr	r0, [pc, #164]	; (8001364 <Camera_Configuration+0xd8>)
 80012c0:	f005 fb69 	bl	8006996 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 80012c4:	1d39      	adds	r1, r7, #4
 80012c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012ca:	2202      	movs	r2, #2
 80012cc:	4826      	ldr	r0, [pc, #152]	; (8001368 <Camera_Configuration+0xdc>)
 80012ce:	f008 fdfe 	bl	8009ece <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS0_GPIO_Port, CS0_Pin, SET);
 80012d2:	2201      	movs	r2, #1
 80012d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012d8:	4822      	ldr	r0, [pc, #136]	; (8001364 <Camera_Configuration+0xd8>)
 80012da:	f005 fb5c 	bl	8006996 <HAL_GPIO_WritePin>
		break;
 80012de:	e03c      	b.n	800135a <Camera_Configuration+0xce>
	case 1:
		HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, RESET);
 80012e0:	2200      	movs	r2, #0
 80012e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012e6:	481f      	ldr	r0, [pc, #124]	; (8001364 <Camera_Configuration+0xd8>)
 80012e8:	f005 fb55 	bl	8006996 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 80012ec:	1d39      	adds	r1, r7, #4
 80012ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012f2:	2202      	movs	r2, #2
 80012f4:	481c      	ldr	r0, [pc, #112]	; (8001368 <Camera_Configuration+0xdc>)
 80012f6:	f008 fdea 	bl	8009ece <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, SET);
 80012fa:	2201      	movs	r2, #1
 80012fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001300:	4818      	ldr	r0, [pc, #96]	; (8001364 <Camera_Configuration+0xd8>)
 8001302:	f005 fb48 	bl	8006996 <HAL_GPIO_WritePin>
		break;
 8001306:	e028      	b.n	800135a <Camera_Configuration+0xce>
	case 2:
		HAL_GPIO_WritePin(CS2_GPIO_Port, CS2_Pin, RESET);
 8001308:	2200      	movs	r2, #0
 800130a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800130e:	4815      	ldr	r0, [pc, #84]	; (8001364 <Camera_Configuration+0xd8>)
 8001310:	f005 fb41 	bl	8006996 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 8001314:	1d39      	adds	r1, r7, #4
 8001316:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800131a:	2202      	movs	r2, #2
 800131c:	4812      	ldr	r0, [pc, #72]	; (8001368 <Camera_Configuration+0xdc>)
 800131e:	f008 fdd6 	bl	8009ece <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS2_GPIO_Port, CS2_Pin, SET);
 8001322:	2201      	movs	r2, #1
 8001324:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001328:	480e      	ldr	r0, [pc, #56]	; (8001364 <Camera_Configuration+0xd8>)
 800132a:	f005 fb34 	bl	8006996 <HAL_GPIO_WritePin>
		break;
 800132e:	e014      	b.n	800135a <Camera_Configuration+0xce>
	case 3:
		HAL_GPIO_WritePin(CS3_GPIO_Port, CS3_Pin, RESET);
 8001330:	2200      	movs	r2, #0
 8001332:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001336:	480b      	ldr	r0, [pc, #44]	; (8001364 <Camera_Configuration+0xd8>)
 8001338:	f005 fb2d 	bl	8006996 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 800133c:	1d39      	adds	r1, r7, #4
 800133e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001342:	2202      	movs	r2, #2
 8001344:	4808      	ldr	r0, [pc, #32]	; (8001368 <Camera_Configuration+0xdc>)
 8001346:	f008 fdc2 	bl	8009ece <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS3_GPIO_Port, CS3_Pin, SET);
 800134a:	2201      	movs	r2, #1
 800134c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001350:	4804      	ldr	r0, [pc, #16]	; (8001364 <Camera_Configuration+0xd8>)
 8001352:	f005 fb20 	bl	8006996 <HAL_GPIO_WritePin>
		break;
 8001356:	e000      	b.n	800135a <Camera_Configuration+0xce>
	default:
		break;
 8001358:	bf00      	nop
	}
}
 800135a:	bf00      	nop
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40021800 	.word	0x40021800
 8001368:	20000800 	.word	0x20000800

0800136c <UDP_INPUT>:

void UDP_INPUT()
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	if (udp_data == 'i')
 8001370:	4b13      	ldr	r3, [pc, #76]	; (80013c0 <UDP_INPUT+0x54>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2b69      	cmp	r3, #105	; 0x69
 8001376:	d10a      	bne.n	800138e <UDP_INPUT+0x22>
	{
		udp_data = 0;
 8001378:	4b11      	ldr	r3, [pc, #68]	; (80013c0 <UDP_INPUT+0x54>)
 800137a:	2200      	movs	r2, #0
 800137c:	701a      	strb	r2, [r3, #0]
		udpIntput = 1;
 800137e:	4b11      	ldr	r3, [pc, #68]	; (80013c4 <UDP_INPUT+0x58>)
 8001380:	2201      	movs	r2, #1
 8001382:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS((uint8_t*) "INPUT MODE Activated\r\n", 22);
 8001384:	2116      	movs	r1, #22
 8001386:	4810      	ldr	r0, [pc, #64]	; (80013c8 <UDP_INPUT+0x5c>)
 8001388:	f013 f820 	bl	80143cc <CDC_Transmit_FS>
 800138c:	e009      	b.n	80013a2 <UDP_INPUT+0x36>
	}
	else if (udp_data == 's')
 800138e:	4b0c      	ldr	r3, [pc, #48]	; (80013c0 <UDP_INPUT+0x54>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	2b73      	cmp	r3, #115	; 0x73
 8001394:	d105      	bne.n	80013a2 <UDP_INPUT+0x36>
	{
		udp_data = 0;
 8001396:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <UDP_INPUT+0x54>)
 8001398:	2200      	movs	r2, #0
 800139a:	701a      	strb	r2, [r3, #0]
		udpIntput = 0;
 800139c:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <UDP_INPUT+0x58>)
 800139e:	2200      	movs	r2, #0
 80013a0:	701a      	strb	r2, [r3, #0]
	}
	if (udp_flag)
 80013a2:	4b0a      	ldr	r3, [pc, #40]	; (80013cc <UDP_INPUT+0x60>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d008      	beq.n	80013bc <UDP_INPUT+0x50>
	{
		wP.encoderTargetCount = atoi(&udp_data);
 80013aa:	4805      	ldr	r0, [pc, #20]	; (80013c0 <UDP_INPUT+0x54>)
 80013ac:	f013 fc4e 	bl	8014c4c <atoi>
 80013b0:	4602      	mov	r2, r0
 80013b2:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <UDP_INPUT+0x64>)
 80013b4:	605a      	str	r2, [r3, #4]
		udp_flag = 0;
 80013b6:	4b05      	ldr	r3, [pc, #20]	; (80013cc <UDP_INPUT+0x60>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	701a      	strb	r2, [r3, #0]
	}
}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	20001272 	.word	0x20001272
 80013c4:	200004a0 	.word	0x200004a0
 80013c8:	08017828 	.word	0x08017828
 80013cc:	20001271 	.word	0x20001271
 80013d0:	20000a38 	.word	0x20000a38

080013d4 <DSLR_Action>:

void DSLR_Action()
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin, SET);
 80013d8:	2201      	movs	r2, #1
 80013da:	2120      	movs	r1, #32
 80013dc:	480a      	ldr	r0, [pc, #40]	; (8001408 <DSLR_Action+0x34>)
 80013de:	f005 fada 	bl	8006996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 80013e2:	2201      	movs	r2, #1
 80013e4:	2110      	movs	r1, #16
 80013e6:	4808      	ldr	r0, [pc, #32]	; (8001408 <DSLR_Action+0x34>)
 80013e8:	f005 fad5 	bl	8006996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 80013ec:	2200      	movs	r2, #0
 80013ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013f2:	4806      	ldr	r0, [pc, #24]	; (800140c <DSLR_Action+0x38>)
 80013f4:	f005 facf 	bl	8006996 <HAL_GPIO_WritePin>
//HAL_Delay(10);
//HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin, RESET);
//HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
	LL_TIM_ClearFlag_UPDATE(TIM3);
 80013f8:	4805      	ldr	r0, [pc, #20]	; (8001410 <DSLR_Action+0x3c>)
 80013fa:	f7ff fddc 	bl	8000fb6 <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableCounter(TIM3);
 80013fe:	4804      	ldr	r0, [pc, #16]	; (8001410 <DSLR_Action+0x3c>)
 8001400:	f7ff fd86 	bl	8000f10 <LL_TIM_EnableCounter>
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40021800 	.word	0x40021800
 800140c:	40021000 	.word	0x40021000
 8001410:	40000400 	.word	0x40000400

08001414 <SaveWheelParam>:
	return (int) ((((rotationCount * encoderPulseCnt) / TARGET_PULSE_NUMBER)
			/ DIVISOR));
}

void SaveWheelParam(WheelParam *wP)
{
 8001414:	b5b0      	push	{r4, r5, r7, lr}
 8001416:	b08a      	sub	sp, #40	; 0x28
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef FlashStatus = HAL_OK;
 800141c:	2300      	movs	r3, #0
 800141e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	HAL_FLASH_Unlock();
 8001422:	f004 fe7f 	bl	8006124 <HAL_FLASH_Unlock>
	{
		FLASH_EraseInitTypeDef fler;
		uint32_t perr;
		fler.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001426:	2300      	movs	r3, #0
 8001428:	613b      	str	r3, [r7, #16]
		fler.Banks = FLASH_BANK_1;
 800142a:	2301      	movs	r3, #1
 800142c:	617b      	str	r3, [r7, #20]
		fler.Sector = FLASH_SECTOR_11;
 800142e:	230b      	movs	r3, #11
 8001430:	61bb      	str	r3, [r7, #24]
		fler.NbSectors = 1;
 8001432:	2301      	movs	r3, #1
 8001434:	61fb      	str	r3, [r7, #28]

		HAL_FLASHEx_Erase(&fler, &perr);
 8001436:	f107 020c 	add.w	r2, r7, #12
 800143a:	f107 0310 	add.w	r3, r7, #16
 800143e:	4611      	mov	r1, r2
 8001440:	4618      	mov	r0, r3
 8001442:	f004 ffcb 	bl	80063dc <HAL_FLASHEx_Erase>
		register uint32_t *_targetAddr = (uint32_t*) (wP);
 8001446:	687d      	ldr	r5, [r7, #4]
		for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 8001448:	2300      	movs	r3, #0
 800144a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800144e:	e01d      	b.n	800148c <SaveWheelParam+0x78>
				sizeof(uint32_t))
		{
			//FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
			//BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);

			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 8001450:	bf00      	nop
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]) != HAL_OK)
 8001452:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001456:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800145a:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800145e:	4619      	mov	r1, r3
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]) != HAL_OK)
 8001460:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001464:	089b      	lsrs	r3, r3, #2
 8001466:	b2db      	uxtb	r3, r3
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	442b      	add	r3, r5
 800146c:	681b      	ldr	r3, [r3, #0]
			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800146e:	f04f 0400 	mov.w	r4, #0
 8001472:	461a      	mov	r2, r3
 8001474:	4623      	mov	r3, r4
 8001476:	2002      	movs	r0, #2
 8001478:	f004 fe00 	bl	800607c <HAL_FLASH_Program>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d1e7      	bne.n	8001452 <SaveWheelParam+0x3e>
		for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 8001482:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001486:	3304      	adds	r3, #4
 8001488:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800148c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001490:	2b22      	cmp	r3, #34	; 0x22
 8001492:	d9dd      	bls.n	8001450 <SaveWheelParam+0x3c>
				;

		}
	}
	HAL_FLASH_Lock();
 8001494:	f004 fe68 	bl	8006168 <HAL_FLASH_Lock>
}
 8001498:	bf00      	nop
 800149a:	3728      	adds	r7, #40	; 0x28
 800149c:	46bd      	mov	sp, r7
 800149e:	bdb0      	pop	{r4, r5, r7, pc}

080014a0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80014a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014a2:	b08d      	sub	sp, #52	; 0x34
 80014a4:	af06      	add	r7, sp, #24
	/* USER CODE BEGIN 1 */
//char buf[150];
	WheelParam wP;
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 80014a6:	4bb6      	ldr	r3, [pc, #728]	; (8001780 <main+0x2e0>)
 80014a8:	463c      	mov	r4, r7
 80014aa:	461d      	mov	r5, r3
 80014ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014b0:	682b      	ldr	r3, [r5, #0]
 80014b2:	7023      	strb	r3, [r4, #0]

	stb0 = 0;
 80014b4:	4bb3      	ldr	r3, [pc, #716]	; (8001784 <main+0x2e4>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	801a      	strh	r2, [r3, #0]
	stb1 = 0;
 80014ba:	4bb3      	ldr	r3, [pc, #716]	; (8001788 <main+0x2e8>)
 80014bc:	2200      	movs	r2, #0
 80014be:	801a      	strh	r2, [r3, #0]
	stb2 = 0;
 80014c0:	4bb2      	ldr	r3, [pc, #712]	; (800178c <main+0x2ec>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	801a      	strh	r2, [r3, #0]
	stb3 = 0;
 80014c6:	4bb2      	ldr	r3, [pc, #712]	; (8001790 <main+0x2f0>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	801a      	strh	r2, [r3, #0]
	stb_all = 0;
 80014cc:	4bb1      	ldr	r3, [pc, #708]	; (8001794 <main+0x2f4>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	801a      	strh	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80014d2:	f001 fd4d 	bl	8002f70 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80014d6:	f000 f9a1 	bl	800181c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80014da:	f000 fd23 	bl	8001f24 <MX_GPIO_Init>
	MX_DMA_Init();
 80014de:	f000 fcc3 	bl	8001e68 <MX_DMA_Init>
	MX_USART3_UART_Init();
 80014e2:	f000 fc97 	bl	8001e14 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 80014e6:	f012 fc17 	bl	8013d18 <MX_USB_DEVICE_Init>
	MX_TIM3_Init();
 80014ea:	f000 fb1d 	bl	8001b28 <MX_TIM3_Init>
	MX_ADC1_Init();
 80014ee:	f000 f9dd 	bl	80018ac <MX_ADC1_Init>
	MX_SDIO_SD_Init();
 80014f2:	f000 fac3 	bl	8001a7c <MX_SDIO_SD_Init>
	MX_TIM8_Init();
 80014f6:	f000 fbc3 	bl	8001c80 <MX_TIM8_Init>
	MX_FATFS_Init();
 80014fa:	f00b ffa5 	bl	800d448 <MX_FATFS_Init>
	MX_LWIP_Init();
 80014fe:	f00c f88d 	bl	800d61c <MX_LWIP_Init>
	MX_SPI2_Init();
 8001502:	f000 fadb 	bl	8001abc <MX_SPI2_Init>
	MX_CAN1_Init();
 8001506:	f000 fa4d 	bl	80019a4 <MX_CAN1_Init>
	MX_USART2_UART_Init();
 800150a:	f000 fc59 	bl	8001dc0 <MX_USART2_UART_Init>
	MX_TIM6_Init();
 800150e:	f000 fb4b 	bl	8001ba8 <MX_TIM6_Init>
	MX_TIM7_Init();
 8001512:	f000 fb7f 	bl	8001c14 <MX_TIM7_Init>
	MX_TIM13_Init();
 8001516:	f000 fc0b 	bl	8001d30 <MX_TIM13_Init>
	MX_TIM14_Init();
 800151a:	f000 fc2d 	bl	8001d78 <MX_TIM14_Init>
	/* USER CODE BEGIN 2 */
	/**/

	LL_TIM_EnableIT_UPDATE(TIM3);
 800151e:	489e      	ldr	r0, [pc, #632]	; (8001798 <main+0x2f8>)
 8001520:	f7ff fd56 	bl	8000fd0 <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1); // DMI TIMER
 8001524:	2100      	movs	r1, #0
 8001526:	489d      	ldr	r0, [pc, #628]	; (800179c <main+0x2fc>)
 8001528:	f009 f92e 	bl	800a788 <HAL_TIM_Encoder_Start>
	udp_echoserver_init(); // UDP
 800152c:	f001 fca0 	bl	8002e70 <udp_echoserver_init>

	HAL_CAN_Start(&hcan1); // CANBUS
 8001530:	489b      	ldr	r0, [pc, #620]	; (80017a0 <main+0x300>)
 8001532:	f002 fb57 	bl	8003be4 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001536:	2102      	movs	r1, #2
 8001538:	4899      	ldr	r0, [pc, #612]	; (80017a0 <main+0x300>)
 800153a:	f002 fdb6 	bl	80040aa <HAL_CAN_ActivateNotification>
	for (int i = 0; i < 4; i += 1)
 800153e:	2300      	movs	r3, #0
 8001540:	617b      	str	r3, [r7, #20]
 8001542:	e014      	b.n	800156e <main+0xce>
	{
		Camera_Configuration(i, wP.cv[i]);
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	b2da      	uxtb	r2, r3
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	3304      	adds	r3, #4
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	f107 0118 	add.w	r1, r7, #24
 8001552:	440b      	add	r3, r1
 8001554:	f833 3c17 	ldrh.w	r3, [r3, #-23]
 8001558:	b29b      	uxth	r3, r3
 800155a:	4619      	mov	r1, r3
 800155c:	4610      	mov	r0, r2
 800155e:	f7ff fe95 	bl	800128c <Camera_Configuration>
		HAL_Delay(10);
 8001562:	200a      	movs	r0, #10
 8001564:	f001 fd72 	bl	800304c <HAL_Delay>
	for (int i = 0; i < 4; i += 1)
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	3301      	adds	r3, #1
 800156c:	617b      	str	r3, [r7, #20]
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	2b03      	cmp	r3, #3
 8001572:	dde7      	ble.n	8001544 <main+0xa4>
	}

	HAL_TIM_Base_Start(&htim6);
 8001574:	488b      	ldr	r0, [pc, #556]	; (80017a4 <main+0x304>)
 8001576:	f008 fffb 	bl	800a570 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim7);
 800157a:	488b      	ldr	r0, [pc, #556]	; (80017a8 <main+0x308>)
 800157c:	f008 fff8 	bl	800a570 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim13);
 8001580:	488a      	ldr	r0, [pc, #552]	; (80017ac <main+0x30c>)
 8001582:	f008 fff5 	bl	800a570 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim14);
 8001586:	488a      	ldr	r0, [pc, #552]	; (80017b0 <main+0x310>)
 8001588:	f008 fff2 	bl	800a570 <HAL_TIM_Base_Start>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	UFlag = 0;
 800158c:	4b89      	ldr	r3, [pc, #548]	; (80017b4 <main+0x314>)
 800158e:	2200      	movs	r2, #0
 8001590:	701a      	strb	r2, [r3, #0]
	bFlag = 0;
 8001592:	4b89      	ldr	r3, [pc, #548]	; (80017b8 <main+0x318>)
 8001594:	2200      	movs	r2, #0
 8001596:	701a      	strb	r2, [r3, #0]
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		// WebMMS S Version
		MX_LWIP_Process();
 8001598:	f00c f972 	bl	800d880 <MX_LWIP_Process>
		UDP_INPUT();
 800159c:	f7ff fee6 	bl	800136c <UDP_INPUT>
		//Camera_Configuration(cameraSelect, cameraValue);
		switch (UFlag)
 80015a0:	4b84      	ldr	r3, [pc, #528]	; (80017b4 <main+0x314>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	3b01      	subs	r3, #1
 80015a6:	2b08      	cmp	r3, #8
 80015a8:	f200 80cf 	bhi.w	800174a <main+0x2aa>
 80015ac:	a201      	add	r2, pc, #4	; (adr r2, 80015b4 <main+0x114>)
 80015ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b2:	bf00      	nop
 80015b4:	080015d9 	.word	0x080015d9
 80015b8:	08001641 	.word	0x08001641
 80015bc:	0800174b 	.word	0x0800174b
 80015c0:	0800174b 	.word	0x0800174b
 80015c4:	08001671 	.word	0x08001671
 80015c8:	0800169d 	.word	0x0800169d
 80015cc:	080016f3 	.word	0x080016f3
 80015d0:	0800170b 	.word	0x0800170b
 80015d4:	0800172b 	.word	0x0800172b
		{
		/* I version */

		case 1:
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 80015d8:	6879      	ldr	r1, [r7, #4]
					"Chip 0 ~ 3 Value= %d %d %d %d\r\n\r\n"
					"USB Select= %d.0 (default : 2.0)\r\n"
					"Auto triggering= %s\r\n", wP.encoderTargetCount, wP.cv[0],
 80015da:	f8b7 3009 	ldrh.w	r3, [r7, #9]
 80015de:	b29b      	uxth	r3, r3
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 80015e0:	461e      	mov	r6, r3
					wP.cv[1], wP.cv[2], wP.cv[3], usbselect,
 80015e2:	f8b7 300b 	ldrh.w	r3, [r7, #11]
 80015e6:	b29b      	uxth	r3, r3
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 80015e8:	4618      	mov	r0, r3
					wP.cv[1], wP.cv[2], wP.cv[3], usbselect,
 80015ea:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 80015ee:	b29b      	uxth	r3, r3
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 80015f0:	461c      	mov	r4, r3
					wP.cv[1], wP.cv[2], wP.cv[3], usbselect,
 80015f2:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 80015f6:	b29b      	uxth	r3, r3
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 80015f8:	461d      	mov	r5, r3
 80015fa:	4b70      	ldr	r3, [pc, #448]	; (80017bc <main+0x31c>)
 80015fc:	681b      	ldr	r3, [r3, #0]
					(bFlag == true) ? ("Started\r\n") : ("Disabled\r\n"));
 80015fe:	4a6e      	ldr	r2, [pc, #440]	; (80017b8 <main+0x318>)
 8001600:	7812      	ldrb	r2, [r2, #0]
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 8001602:	2a00      	cmp	r2, #0
 8001604:	d001      	beq.n	800160a <main+0x16a>
 8001606:	4a6e      	ldr	r2, [pc, #440]	; (80017c0 <main+0x320>)
 8001608:	e000      	b.n	800160c <main+0x16c>
 800160a:	4a6e      	ldr	r2, [pc, #440]	; (80017c4 <main+0x324>)
 800160c:	9204      	str	r2, [sp, #16]
 800160e:	9303      	str	r3, [sp, #12]
 8001610:	9502      	str	r5, [sp, #8]
 8001612:	9401      	str	r4, [sp, #4]
 8001614:	9000      	str	r0, [sp, #0]
 8001616:	4633      	mov	r3, r6
 8001618:	460a      	mov	r2, r1
 800161a:	496b      	ldr	r1, [pc, #428]	; (80017c8 <main+0x328>)
 800161c:	486b      	ldr	r0, [pc, #428]	; (80017cc <main+0x32c>)
 800161e:	f014 f88d 	bl	801573c <siprintf>
			CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
 8001622:	486a      	ldr	r0, [pc, #424]	; (80017cc <main+0x32c>)
 8001624:	f7fe fdd0 	bl	80001c8 <strlen>
 8001628:	4603      	mov	r3, r0
 800162a:	4619      	mov	r1, r3
 800162c:	4867      	ldr	r0, [pc, #412]	; (80017cc <main+0x32c>)
 800162e:	f012 fecd 	bl	80143cc <CDC_Transmit_FS>
			UFlag = 0;
 8001632:	4b60      	ldr	r3, [pc, #384]	; (80017b4 <main+0x314>)
 8001634:	2200      	movs	r2, #0
 8001636:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 8001638:	4b5f      	ldr	r3, [pc, #380]	; (80017b8 <main+0x318>)
 800163a:	2200      	movs	r2, #0
 800163c:	701a      	strb	r2, [r3, #0]
			break;
 800163e:	e087      	b.n	8001750 <main+0x2b0>
		case 2:
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 8001640:	211a      	movs	r1, #26
 8001642:	4863      	ldr	r0, [pc, #396]	; (80017d0 <main+0x330>)
 8001644:	f012 fec2 	bl	80143cc <CDC_Transmit_FS>
			while (!EnterFlag)
 8001648:	bf00      	nop
 800164a:	4b62      	ldr	r3, [pc, #392]	; (80017d4 <main+0x334>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d0fb      	beq.n	800164a <main+0x1aa>
			{
			}
			EnterFlag = 0;
 8001652:	4b60      	ldr	r3, [pc, #384]	; (80017d4 <main+0x334>)
 8001654:	2200      	movs	r2, #0
 8001656:	701a      	strb	r2, [r3, #0]
			wP.encoderTargetCount = atoi(URxbuf);
 8001658:	485f      	ldr	r0, [pc, #380]	; (80017d8 <main+0x338>)
 800165a:	f013 faf7 	bl	8014c4c <atoi>
 800165e:	4603      	mov	r3, r0
 8001660:	607b      	str	r3, [r7, #4]
			UFlag = 0;
 8001662:	4b54      	ldr	r3, [pc, #336]	; (80017b4 <main+0x314>)
 8001664:	2200      	movs	r2, #0
 8001666:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 8001668:	4b53      	ldr	r3, [pc, #332]	; (80017b8 <main+0x318>)
 800166a:	2200      	movs	r2, #0
 800166c:	701a      	strb	r2, [r3, #0]
			break;
 800166e:	e06f      	b.n	8001750 <main+0x2b0>
			 diameter(wP.wheelRadius)), wP.encoderPulseCount);
			 UFlag = 0;
			 break;
			 */
		case 5:
			CDC_Transmit_FS("Camera Configuration Select > ", 30);
 8001670:	211e      	movs	r1, #30
 8001672:	485a      	ldr	r0, [pc, #360]	; (80017dc <main+0x33c>)
 8001674:	f012 feaa 	bl	80143cc <CDC_Transmit_FS>
			while (!EnterFlag)
 8001678:	bf00      	nop
 800167a:	4b56      	ldr	r3, [pc, #344]	; (80017d4 <main+0x334>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d0fb      	beq.n	800167a <main+0x1da>
				;
			wP.cs = atoi(URxbuf);
 8001682:	4855      	ldr	r0, [pc, #340]	; (80017d8 <main+0x338>)
 8001684:	f013 fae2 	bl	8014c4c <atoi>
 8001688:	4603      	mov	r3, r0
 800168a:	b2db      	uxtb	r3, r3
 800168c:	723b      	strb	r3, [r7, #8]
			EnterFlag = 0;
 800168e:	4b51      	ldr	r3, [pc, #324]	; (80017d4 <main+0x334>)
 8001690:	2200      	movs	r2, #0
 8001692:	701a      	strb	r2, [r3, #0]
			UFlag = 0;
 8001694:	4b47      	ldr	r3, [pc, #284]	; (80017b4 <main+0x314>)
 8001696:	2200      	movs	r2, #0
 8001698:	701a      	strb	r2, [r3, #0]
			break;
 800169a:	e059      	b.n	8001750 <main+0x2b0>
		case 6:
			CDC_Transmit_FS("Camera Configuration Value > ", 29);
 800169c:	211d      	movs	r1, #29
 800169e:	4850      	ldr	r0, [pc, #320]	; (80017e0 <main+0x340>)
 80016a0:	f012 fe94 	bl	80143cc <CDC_Transmit_FS>
			while (!EnterFlag)
 80016a4:	bf00      	nop
 80016a6:	4b4b      	ldr	r3, [pc, #300]	; (80017d4 <main+0x334>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d0fb      	beq.n	80016a6 <main+0x206>
				;
			wP.cv[wP.cs] = atoi(URxbuf);
 80016ae:	484a      	ldr	r0, [pc, #296]	; (80017d8 <main+0x338>)
 80016b0:	f013 facc 	bl	8014c4c <atoi>
 80016b4:	4602      	mov	r2, r0
 80016b6:	7a3b      	ldrb	r3, [r7, #8]
 80016b8:	b292      	uxth	r2, r2
 80016ba:	3304      	adds	r3, #4
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	f107 0118 	add.w	r1, r7, #24
 80016c2:	440b      	add	r3, r1
 80016c4:	f823 2c17 	strh.w	r2, [r3, #-23]
			Camera_Configuration(wP.cs, wP.cv[wP.cs]);
 80016c8:	7a3a      	ldrb	r2, [r7, #8]
 80016ca:	7a3b      	ldrb	r3, [r7, #8]
 80016cc:	3304      	adds	r3, #4
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	f107 0118 	add.w	r1, r7, #24
 80016d4:	440b      	add	r3, r1
 80016d6:	f833 3c17 	ldrh.w	r3, [r3, #-23]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	4619      	mov	r1, r3
 80016de:	4610      	mov	r0, r2
 80016e0:	f7ff fdd4 	bl	800128c <Camera_Configuration>
			EnterFlag = 0;
 80016e4:	4b3b      	ldr	r3, [pc, #236]	; (80017d4 <main+0x334>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	701a      	strb	r2, [r3, #0]
			UFlag = 0;
 80016ea:	4b32      	ldr	r3, [pc, #200]	; (80017b4 <main+0x314>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	701a      	strb	r2, [r3, #0]
			break;
 80016f0:	e02e      	b.n	8001750 <main+0x2b0>
		case 7:
			CDC_Transmit_FS("Saving current param...\r\n", 25);
 80016f2:	2119      	movs	r1, #25
 80016f4:	483b      	ldr	r0, [pc, #236]	; (80017e4 <main+0x344>)
 80016f6:	f012 fe69 	bl	80143cc <CDC_Transmit_FS>
			SaveWheelParam(&wP);
 80016fa:	463b      	mov	r3, r7
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff fe89 	bl	8001414 <SaveWheelParam>
			UFlag = 0;
 8001702:	4b2c      	ldr	r3, [pc, #176]	; (80017b4 <main+0x314>)
 8001704:	2200      	movs	r2, #0
 8001706:	701a      	strb	r2, [r3, #0]
			break;
 8001708:	e022      	b.n	8001750 <main+0x2b0>
		case 8:
			CDC_Transmit_FS("USB Select 2.0\r\n", 14);
 800170a:	210e      	movs	r1, #14
 800170c:	4836      	ldr	r0, [pc, #216]	; (80017e8 <main+0x348>)
 800170e:	f012 fe5d 	bl	80143cc <CDC_Transmit_FS>
			usbselect = 2;
 8001712:	4b2a      	ldr	r3, [pc, #168]	; (80017bc <main+0x31c>)
 8001714:	2202      	movs	r2, #2
 8001716:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect); // CAN_Transmit(atoi(URxbuf));
 8001718:	4b28      	ldr	r3, [pc, #160]	; (80017bc <main+0x31c>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff fd63 	bl	80011e8 <CAN_Transmit>
			UFlag = 0;
 8001722:	4b24      	ldr	r3, [pc, #144]	; (80017b4 <main+0x314>)
 8001724:	2200      	movs	r2, #0
 8001726:	701a      	strb	r2, [r3, #0]
			break;
 8001728:	e012      	b.n	8001750 <main+0x2b0>
		case 9:
			CDC_Transmit_FS("USB Select 3.0\r\n", 14);
 800172a:	210e      	movs	r1, #14
 800172c:	482f      	ldr	r0, [pc, #188]	; (80017ec <main+0x34c>)
 800172e:	f012 fe4d 	bl	80143cc <CDC_Transmit_FS>
			usbselect = 3;
 8001732:	4b22      	ldr	r3, [pc, #136]	; (80017bc <main+0x31c>)
 8001734:	2203      	movs	r2, #3
 8001736:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect); // CAN_Transmit(atoi(URxbuf));
 8001738:	4b20      	ldr	r3, [pc, #128]	; (80017bc <main+0x31c>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff fd53 	bl	80011e8 <CAN_Transmit>
			UFlag = 0;
 8001742:	4b1c      	ldr	r3, [pc, #112]	; (80017b4 <main+0x314>)
 8001744:	2200      	movs	r2, #0
 8001746:	701a      	strb	r2, [r3, #0]
			break;
 8001748:	e002      	b.n	8001750 <main+0x2b0>

		default:
			UFlag = 0;
 800174a:	4b1a      	ldr	r3, [pc, #104]	; (80017b4 <main+0x314>)
 800174c:	2200      	movs	r2, #0
 800174e:	701a      	strb	r2, [r3, #0]
		}
		if (bFlag == 1)
 8001750:	4b19      	ldr	r3, [pc, #100]	; (80017b8 <main+0x318>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	f43f af1f 	beq.w	8001598 <main+0xf8>
		{
			A_PLS_CNT = TIM8->CNT;
 800175a:	4b25      	ldr	r3, [pc, #148]	; (80017f0 <main+0x350>)
 800175c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175e:	b21a      	sxth	r2, r3
 8001760:	4b24      	ldr	r3, [pc, #144]	; (80017f4 <main+0x354>)
 8001762:	801a      	strh	r2, [r3, #0]

			if (A_PLS_CNT >= wP.encoderTargetCount)
 8001764:	4b23      	ldr	r3, [pc, #140]	; (80017f4 <main+0x354>)
 8001766:	f9b3 3000 	ldrsh.w	r3, [r3]
 800176a:	461a      	mov	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	429a      	cmp	r2, r3
 8001770:	db42      	blt.n	80017f8 <main+0x358>
			{
				TIM8->CNT = 0;
 8001772:	4b1f      	ldr	r3, [pc, #124]	; (80017f0 <main+0x350>)
 8001774:	2200      	movs	r2, #0
 8001776:	625a      	str	r2, [r3, #36]	; 0x24
				//sprintf(UTxbuf, "#st,%d,%d,%d,%d,%d\r\n", stb0, stb1, stb2,
				//stb3, stb_all);
				//sprintf(UTxbuf, "#st,%d,%d,%d,%d\r\n", stb0, stb1, stb2, stb3);
				//CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
				DSLR_Action(); // Driver Control
 8001778:	f7ff fe2c 	bl	80013d4 <DSLR_Action>
 800177c:	e70c      	b.n	8001598 <main+0xf8>
 800177e:	bf00      	nop
 8001780:	080e0000 	.word	0x080e0000
 8001784:	20000496 	.word	0x20000496
 8001788:	20000498 	.word	0x20000498
 800178c:	2000049a 	.word	0x2000049a
 8001790:	2000049c 	.word	0x2000049c
 8001794:	2000049e 	.word	0x2000049e
 8001798:	40000400 	.word	0x40000400
 800179c:	20000858 	.word	0x20000858
 80017a0:	20001114 	.word	0x20001114
 80017a4:	20000d4c 	.word	0x20000d4c
 80017a8:	20001228 	.word	0x20001228
 80017ac:	200009f0 	.word	0x200009f0
 80017b0:	2000113c 	.word	0x2000113c
 80017b4:	20000489 	.word	0x20000489
 80017b8:	20000488 	.word	0x20000488
 80017bc:	20000000 	.word	0x20000000
 80017c0:	0801784c 	.word	0x0801784c
 80017c4:	08017858 	.word	0x08017858
 80017c8:	08017864 	.word	0x08017864
 80017cc:	200005ec 	.word	0x200005ec
 80017d0:	080178d8 	.word	0x080178d8
 80017d4:	2000048a 	.word	0x2000048a
 80017d8:	20007b2c 	.word	0x20007b2c
 80017dc:	080178f4 	.word	0x080178f4
 80017e0:	08017914 	.word	0x08017914
 80017e4:	08017934 	.word	0x08017934
 80017e8:	08017950 	.word	0x08017950
 80017ec:	08017964 	.word	0x08017964
 80017f0:	40010400 	.word	0x40010400
 80017f4:	20000484 	.word	0x20000484
				//FLIR_Action(); // Driver Control
				//ADC_Print();
			}
			else if (A_PLS_CNT <= 0)	//else if (flag == 1)
 80017f8:	4b06      	ldr	r3, [pc, #24]	; (8001814 <main+0x374>)
 80017fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	f73f aeca 	bgt.w	8001598 <main+0xf8>
			{
				A_PLS_CNT = 0;
 8001804:	4b03      	ldr	r3, [pc, #12]	; (8001814 <main+0x374>)
 8001806:	2200      	movs	r2, #0
 8001808:	801a      	strh	r2, [r3, #0]
				//B_PLS_CNT = 0;
				TIM8->CNT = 0;
 800180a:	4b03      	ldr	r3, [pc, #12]	; (8001818 <main+0x378>)
 800180c:	2200      	movs	r2, #0
 800180e:	625a      	str	r2, [r3, #36]	; 0x24
		MX_LWIP_Process();
 8001810:	e6c2      	b.n	8001598 <main+0xf8>
 8001812:	bf00      	nop
 8001814:	20000484 	.word	0x20000484
 8001818:	40010400 	.word	0x40010400

0800181c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b092      	sub	sp, #72	; 0x48
 8001820:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001822:	f107 0318 	add.w	r3, r7, #24
 8001826:	2230      	movs	r2, #48	; 0x30
 8001828:	2100      	movs	r1, #0
 800182a:	4618      	mov	r0, r3
 800182c:	f013 fa60 	bl	8014cf0 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001830:	1d3b      	adds	r3, r7, #4
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	605a      	str	r2, [r3, #4]
 8001838:	609a      	str	r2, [r3, #8]
 800183a:	60da      	str	r2, [r3, #12]
 800183c:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800183e:	2302      	movs	r3, #2
 8001840:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001842:	2301      	movs	r3, #1
 8001844:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001846:	2310      	movs	r3, #16
 8001848:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800184a:	2302      	movs	r3, #2
 800184c:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800184e:	2300      	movs	r3, #0
 8001850:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLM = 13;
 8001852:	230d      	movs	r3, #13
 8001854:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 195;
 8001856:	23c3      	movs	r3, #195	; 0xc3
 8001858:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800185a:	2302      	movs	r3, #2
 800185c:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLQ = 5;
 800185e:	2305      	movs	r3, #5
 8001860:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001862:	f107 0318 	add.w	r3, r7, #24
 8001866:	4618      	mov	r0, r3
 8001868:	f006 fa34 	bl	8007cd4 <HAL_RCC_OscConfig>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <SystemClock_Config+0x5a>
	{
		Error_Handler();
 8001872:	f000 fc69 	bl	8002148 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001876:	230f      	movs	r3, #15
 8001878:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800187a:	2302      	movs	r3, #2
 800187c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800187e:	2300      	movs	r3, #0
 8001880:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001882:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001886:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001888:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800188c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800188e:	1d3b      	adds	r3, r7, #4
 8001890:	2103      	movs	r1, #3
 8001892:	4618      	mov	r0, r3
 8001894:	f006 fc6e 	bl	8008174 <HAL_RCC_ClockConfig>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <SystemClock_Config+0x86>
	{
		Error_Handler();
 800189e:	f000 fc53 	bl	8002148 <Error_Handler>
	}
}
 80018a2:	bf00      	nop
 80018a4:	3748      	adds	r7, #72	; 0x48
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
	...

080018ac <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 80018b2:	463b      	mov	r3, r7
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80018be:	4b36      	ldr	r3, [pc, #216]	; (8001998 <MX_ADC1_Init+0xec>)
 80018c0:	4a36      	ldr	r2, [pc, #216]	; (800199c <MX_ADC1_Init+0xf0>)
 80018c2:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80018c4:	4b34      	ldr	r3, [pc, #208]	; (8001998 <MX_ADC1_Init+0xec>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80018ca:	4b33      	ldr	r3, [pc, #204]	; (8001998 <MX_ADC1_Init+0xec>)
 80018cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018d0:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 80018d2:	4b31      	ldr	r3, [pc, #196]	; (8001998 <MX_ADC1_Init+0xec>)
 80018d4:	2201      	movs	r2, #1
 80018d6:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80018d8:	4b2f      	ldr	r3, [pc, #188]	; (8001998 <MX_ADC1_Init+0xec>)
 80018da:	2200      	movs	r2, #0
 80018dc:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018de:	4b2e      	ldr	r3, [pc, #184]	; (8001998 <MX_ADC1_Init+0xec>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018e6:	4b2c      	ldr	r3, [pc, #176]	; (8001998 <MX_ADC1_Init+0xec>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018ec:	4b2a      	ldr	r3, [pc, #168]	; (8001998 <MX_ADC1_Init+0xec>)
 80018ee:	4a2c      	ldr	r2, [pc, #176]	; (80019a0 <MX_ADC1_Init+0xf4>)
 80018f0:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018f2:	4b29      	ldr	r3, [pc, #164]	; (8001998 <MX_ADC1_Init+0xec>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 80018f8:	4b27      	ldr	r3, [pc, #156]	; (8001998 <MX_ADC1_Init+0xec>)
 80018fa:	2204      	movs	r2, #4
 80018fc:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80018fe:	4b26      	ldr	r3, [pc, #152]	; (8001998 <MX_ADC1_Init+0xec>)
 8001900:	2200      	movs	r2, #0
 8001902:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001906:	4b24      	ldr	r3, [pc, #144]	; (8001998 <MX_ADC1_Init+0xec>)
 8001908:	2201      	movs	r2, #1
 800190a:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800190c:	4822      	ldr	r0, [pc, #136]	; (8001998 <MX_ADC1_Init+0xec>)
 800190e:	f001 fbbf 	bl	8003090 <HAL_ADC_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_ADC1_Init+0x70>
	{
		Error_Handler();
 8001918:	f000 fc16 	bl	8002148 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 800191c:	2303      	movs	r3, #3
 800191e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001920:	2301      	movs	r3, #1
 8001922:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001924:	2300      	movs	r3, #0
 8001926:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001928:	463b      	mov	r3, r7
 800192a:	4619      	mov	r1, r3
 800192c:	481a      	ldr	r0, [pc, #104]	; (8001998 <MX_ADC1_Init+0xec>)
 800192e:	f001 fd4f 	bl	80033d0 <HAL_ADC_ConfigChannel>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_ADC1_Init+0x90>
	{
		Error_Handler();
 8001938:	f000 fc06 	bl	8002148 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 800193c:	2304      	movs	r3, #4
 800193e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8001940:	2302      	movs	r3, #2
 8001942:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001944:	463b      	mov	r3, r7
 8001946:	4619      	mov	r1, r3
 8001948:	4813      	ldr	r0, [pc, #76]	; (8001998 <MX_ADC1_Init+0xec>)
 800194a:	f001 fd41 	bl	80033d0 <HAL_ADC_ConfigChannel>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_ADC1_Init+0xac>
	{
		Error_Handler();
 8001954:	f000 fbf8 	bl	8002148 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8001958:	2305      	movs	r3, #5
 800195a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 800195c:	2303      	movs	r3, #3
 800195e:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001960:	463b      	mov	r3, r7
 8001962:	4619      	mov	r1, r3
 8001964:	480c      	ldr	r0, [pc, #48]	; (8001998 <MX_ADC1_Init+0xec>)
 8001966:	f001 fd33 	bl	80033d0 <HAL_ADC_ConfigChannel>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_ADC1_Init+0xc8>
	{
		Error_Handler();
 8001970:	f000 fbea 	bl	8002148 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8001974:	2306      	movs	r3, #6
 8001976:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 8001978:	2304      	movs	r3, #4
 800197a:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800197c:	463b      	mov	r3, r7
 800197e:	4619      	mov	r1, r3
 8001980:	4805      	ldr	r0, [pc, #20]	; (8001998 <MX_ADC1_Init+0xec>)
 8001982:	f001 fd25 	bl	80033d0 <HAL_ADC_ConfigChannel>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_ADC1_Init+0xe4>
	{
		Error_Handler();
 800198c:	f000 fbdc 	bl	8002148 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001990:	bf00      	nop
 8001992:	3710      	adds	r7, #16
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20000948 	.word	0x20000948
 800199c:	40012000 	.word	0x40012000
 80019a0:	0f000001 	.word	0x0f000001

080019a4 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b08a      	sub	sp, #40	; 0x28
 80019a8:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 80019aa:	4b31      	ldr	r3, [pc, #196]	; (8001a70 <MX_CAN1_Init+0xcc>)
 80019ac:	4a31      	ldr	r2, [pc, #196]	; (8001a74 <MX_CAN1_Init+0xd0>)
 80019ae:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 2;
 80019b0:	4b2f      	ldr	r3, [pc, #188]	; (8001a70 <MX_CAN1_Init+0xcc>)
 80019b2:	2202      	movs	r2, #2
 80019b4:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 80019b6:	4b2e      	ldr	r3, [pc, #184]	; (8001a70 <MX_CAN1_Init+0xcc>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80019bc:	4b2c      	ldr	r3, [pc, #176]	; (8001a70 <MX_CAN1_Init+0xcc>)
 80019be:	2200      	movs	r2, #0
 80019c0:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80019c2:	4b2b      	ldr	r3, [pc, #172]	; (8001a70 <MX_CAN1_Init+0xcc>)
 80019c4:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80019c8:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80019ca:	4b29      	ldr	r3, [pc, #164]	; (8001a70 <MX_CAN1_Init+0xcc>)
 80019cc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80019d0:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 80019d2:	4b27      	ldr	r3, [pc, #156]	; (8001a70 <MX_CAN1_Init+0xcc>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 80019d8:	4b25      	ldr	r3, [pc, #148]	; (8001a70 <MX_CAN1_Init+0xcc>)
 80019da:	2200      	movs	r2, #0
 80019dc:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 80019de:	4b24      	ldr	r3, [pc, #144]	; (8001a70 <MX_CAN1_Init+0xcc>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 80019e4:	4b22      	ldr	r3, [pc, #136]	; (8001a70 <MX_CAN1_Init+0xcc>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 80019ea:	4b21      	ldr	r3, [pc, #132]	; (8001a70 <MX_CAN1_Init+0xcc>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 80019f0:	4b1f      	ldr	r3, [pc, #124]	; (8001a70 <MX_CAN1_Init+0xcc>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80019f6:	481e      	ldr	r0, [pc, #120]	; (8001a70 <MX_CAN1_Init+0xcc>)
 80019f8:	f001 ff19 	bl	800382e <HAL_CAN_Init>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_CAN1_Init+0x62>
	{
		Error_Handler();
 8001a02:	f000 fba1 	bl	8002148 <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */
	sFilterConfig.FilterBank = 0;
 8001a06:	2300      	movs	r3, #0
 8001a08:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000 << 5;
 8001a12:	2300      	movs	r3, #0
 8001a14:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8001a16:	2300      	movs	r3, #0
 8001a18:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000 << 5;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	60fb      	str	r3, [r7, #12]
//sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterFIFOAssignment = 0;
 8001a22:	2300      	movs	r3, #0
 8001a24:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8001a26:	2301      	movs	r3, #1
 8001a28:	623b      	str	r3, [r7, #32]
//sFilterConfig.SlaveStartFilterBank = 14;
	sFilterConfig.SlaveStartFilterBank = 0;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8001a2e:	463b      	mov	r3, r7
 8001a30:	4619      	mov	r1, r3
 8001a32:	480f      	ldr	r0, [pc, #60]	; (8001a70 <MX_CAN1_Init+0xcc>)
 8001a34:	f001 fff6 	bl	8003a24 <HAL_CAN_ConfigFilter>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_CAN1_Init+0x9e>
	{
		/* Filter configuration Error */
		Error_Handler();
 8001a3e:	f000 fb83 	bl	8002148 <Error_Handler>
	}

	/*##-5- Configure Transmission process #####################################*/
	TxHeader.StdId = 0x01;
 8001a42:	4b0d      	ldr	r3, [pc, #52]	; (8001a78 <MX_CAN1_Init+0xd4>)
 8001a44:	2201      	movs	r2, #1
 8001a46:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0x01;
 8001a48:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <MX_CAN1_Init+0xd4>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	605a      	str	r2, [r3, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 8001a4e:	4b0a      	ldr	r3, [pc, #40]	; (8001a78 <MX_CAN1_Init+0xd4>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 8001a54:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <MX_CAN1_Init+0xd4>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 8001a5a:	4b07      	ldr	r3, [pc, #28]	; (8001a78 <MX_CAN1_Init+0xd4>)
 8001a5c:	2208      	movs	r2, #8
 8001a5e:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8001a60:	4b05      	ldr	r3, [pc, #20]	; (8001a78 <MX_CAN1_Init+0xd4>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	751a      	strb	r2, [r3, #20]
	/* USER CODE END CAN1_Init 2 */

}
 8001a66:	bf00      	nop
 8001a68:	3728      	adds	r7, #40	; 0x28
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20001114 	.word	0x20001114
 8001a74:	40006400 	.word	0x40006400
 8001a78:	20001184 	.word	0x20001184

08001a7c <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8001a80:	4b0c      	ldr	r3, [pc, #48]	; (8001ab4 <MX_SDIO_SD_Init+0x38>)
 8001a82:	4a0d      	ldr	r2, [pc, #52]	; (8001ab8 <MX_SDIO_SD_Init+0x3c>)
 8001a84:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001a86:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <MX_SDIO_SD_Init+0x38>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001a8c:	4b09      	ldr	r3, [pc, #36]	; (8001ab4 <MX_SDIO_SD_Init+0x38>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001a92:	4b08      	ldr	r3, [pc, #32]	; (8001ab4 <MX_SDIO_SD_Init+0x38>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001a98:	4b06      	ldr	r3, [pc, #24]	; (8001ab4 <MX_SDIO_SD_Init+0x38>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001a9e:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <MX_SDIO_SD_Init+0x38>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 1;
 8001aa4:	4b03      	ldr	r3, [pc, #12]	; (8001ab4 <MX_SDIO_SD_Init+0x38>)
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8001aaa:	bf00      	nop
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	20000d94 	.word	0x20000d94
 8001ab8:	40012c00 	.word	0x40012c00

08001abc <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001ac0:	4b17      	ldr	r3, [pc, #92]	; (8001b20 <MX_SPI2_Init+0x64>)
 8001ac2:	4a18      	ldr	r2, [pc, #96]	; (8001b24 <MX_SPI2_Init+0x68>)
 8001ac4:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001ac6:	4b16      	ldr	r3, [pc, #88]	; (8001b20 <MX_SPI2_Init+0x64>)
 8001ac8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001acc:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001ace:	4b14      	ldr	r3, [pc, #80]	; (8001b20 <MX_SPI2_Init+0x64>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ad4:	4b12      	ldr	r3, [pc, #72]	; (8001b20 <MX_SPI2_Init+0x64>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ada:	4b11      	ldr	r3, [pc, #68]	; (8001b20 <MX_SPI2_Init+0x64>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ae0:	4b0f      	ldr	r3, [pc, #60]	; (8001b20 <MX_SPI2_Init+0x64>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001ae6:	4b0e      	ldr	r3, [pc, #56]	; (8001b20 <MX_SPI2_Init+0x64>)
 8001ae8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001aec:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001aee:	4b0c      	ldr	r3, [pc, #48]	; (8001b20 <MX_SPI2_Init+0x64>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001af4:	4b0a      	ldr	r3, [pc, #40]	; (8001b20 <MX_SPI2_Init+0x64>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001afa:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <MX_SPI2_Init+0x64>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b00:	4b07      	ldr	r3, [pc, #28]	; (8001b20 <MX_SPI2_Init+0x64>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8001b06:	4b06      	ldr	r3, [pc, #24]	; (8001b20 <MX_SPI2_Init+0x64>)
 8001b08:	220a      	movs	r2, #10
 8001b0a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b0c:	4804      	ldr	r0, [pc, #16]	; (8001b20 <MX_SPI2_Init+0x64>)
 8001b0e:	f008 f955 	bl	8009dbc <HAL_SPI_Init>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 8001b18:	f000 fb16 	bl	8002148 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001b1c:	bf00      	nop
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	20000800 	.word	0x20000800
 8001b24:	40003800 	.word	0x40003800

08001b28 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct =
 8001b2e:	1d3b      	adds	r3, r7, #4
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	60da      	str	r2, [r3, #12]
 8001b3a:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001b3c:	2002      	movs	r0, #2
 8001b3e:	f7ff fa57 	bl	8000ff0 <LL_APB1_GRP1_EnableClock>

	/* TIM3 interrupt Init */
	NVIC_SetPriority(TIM3_IRQn,
 8001b42:	f7ff f95f 	bl	8000e04 <__NVIC_GetPriorityGrouping>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2101      	movs	r1, #1
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff f9ad 	bl	8000eac <NVIC_EncodePriority>
 8001b52:	4603      	mov	r3, r0
 8001b54:	4619      	mov	r1, r3
 8001b56:	201d      	movs	r0, #29
 8001b58:	f7ff f97e 	bl	8000e58 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 0));
	NVIC_EnableIRQ(TIM3_IRQn);
 8001b5c:	201d      	movs	r0, #29
 8001b5e:	f7ff f95f 	bl	8000e20 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	TIM_InitStruct.Prescaler = 5999;
 8001b62:	f241 736f 	movw	r3, #5999	; 0x176f
 8001b66:	80bb      	strh	r3, [r7, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60bb      	str	r3, [r7, #8]
	TIM_InitStruct.Autoreload = 44;
 8001b6c:	232c      	movs	r3, #44	; 0x2c
 8001b6e:	60fb      	str	r3, [r7, #12]
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001b70:	2300      	movs	r3, #0
 8001b72:	613b      	str	r3, [r7, #16]
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001b74:	1d3b      	adds	r3, r7, #4
 8001b76:	4619      	mov	r1, r3
 8001b78:	480a      	ldr	r0, [pc, #40]	; (8001ba4 <MX_TIM3_Init+0x7c>)
 8001b7a:	f00a f8cd 	bl	800bd18 <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM3);
 8001b7e:	4809      	ldr	r0, [pc, #36]	; (8001ba4 <MX_TIM3_Init+0x7c>)
 8001b80:	f7ff f9d5 	bl	8000f2e <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001b84:	2100      	movs	r1, #0
 8001b86:	4807      	ldr	r0, [pc, #28]	; (8001ba4 <MX_TIM3_Init+0x7c>)
 8001b88:	f7ff f9e0 	bl	8000f4c <LL_TIM_SetClockSource>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	4805      	ldr	r0, [pc, #20]	; (8001ba4 <MX_TIM3_Init+0x7c>)
 8001b90:	f7ff f9f0 	bl	8000f74 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 8001b94:	4803      	ldr	r0, [pc, #12]	; (8001ba4 <MX_TIM3_Init+0x7c>)
 8001b96:	f7ff f9ff 	bl	8000f98 <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001b9a:	bf00      	nop
 8001b9c:	3718      	adds	r7, #24
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	40000400 	.word	0x40000400

08001ba8 <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM6_Init 0 */

	/* USER CODE END TIM6_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig =
 8001bae:	463b      	mov	r3, r7
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM6_Init 1 */

	/* USER CODE END TIM6_Init 1 */
	htim6.Instance = TIM6;
 8001bb6:	4b15      	ldr	r3, [pc, #84]	; (8001c0c <MX_TIM6_Init+0x64>)
 8001bb8:	4a15      	ldr	r2, [pc, #84]	; (8001c10 <MX_TIM6_Init+0x68>)
 8001bba:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 59999;
 8001bbc:	4b13      	ldr	r3, [pc, #76]	; (8001c0c <MX_TIM6_Init+0x64>)
 8001bbe:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001bc2:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc4:	4b11      	ldr	r3, [pc, #68]	; (8001c0c <MX_TIM6_Init+0x64>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 32767;
 8001bca:	4b10      	ldr	r3, [pc, #64]	; (8001c0c <MX_TIM6_Init+0x64>)
 8001bcc:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001bd0:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001bd2:	4b0e      	ldr	r3, [pc, #56]	; (8001c0c <MX_TIM6_Init+0x64>)
 8001bd4:	2280      	movs	r2, #128	; 0x80
 8001bd6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001bd8:	480c      	ldr	r0, [pc, #48]	; (8001c0c <MX_TIM6_Init+0x64>)
 8001bda:	f008 fc79 	bl	800a4d0 <HAL_TIM_Base_Init>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_TIM6_Init+0x40>
	{
		Error_Handler();
 8001be4:	f000 fab0 	bl	8002148 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be8:	2300      	movs	r3, #0
 8001bea:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bec:	2300      	movs	r3, #0
 8001bee:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001bf0:	463b      	mov	r3, r7
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4805      	ldr	r0, [pc, #20]	; (8001c0c <MX_TIM6_Init+0x64>)
 8001bf6:	f008 ff17 	bl	800aa28 <HAL_TIMEx_MasterConfigSynchronization>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <MX_TIM6_Init+0x5c>
	{
		Error_Handler();
 8001c00:	f000 faa2 	bl	8002148 <Error_Handler>
	}
	/* USER CODE BEGIN TIM6_Init 2 */

	/* USER CODE END TIM6_Init 2 */

}
 8001c04:	bf00      	nop
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20000d4c 	.word	0x20000d4c
 8001c10:	40001000 	.word	0x40001000

08001c14 <MX_TIM7_Init>:
 * @brief TIM7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM7_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM7_Init 0 */

	/* USER CODE END TIM7_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig =
 8001c1a:	463b      	mov	r3, r7
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM7_Init 1 */

	/* USER CODE END TIM7_Init 1 */
	htim7.Instance = TIM7;
 8001c22:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <MX_TIM7_Init+0x64>)
 8001c24:	4a15      	ldr	r2, [pc, #84]	; (8001c7c <MX_TIM7_Init+0x68>)
 8001c26:	601a      	str	r2, [r3, #0]
	htim7.Init.Prescaler = 59999;
 8001c28:	4b13      	ldr	r3, [pc, #76]	; (8001c78 <MX_TIM7_Init+0x64>)
 8001c2a:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001c2e:	605a      	str	r2, [r3, #4]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c30:	4b11      	ldr	r3, [pc, #68]	; (8001c78 <MX_TIM7_Init+0x64>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]
	htim7.Init.Period = 32767;
 8001c36:	4b10      	ldr	r3, [pc, #64]	; (8001c78 <MX_TIM7_Init+0x64>)
 8001c38:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001c3c:	60da      	str	r2, [r3, #12]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c3e:	4b0e      	ldr	r3, [pc, #56]	; (8001c78 <MX_TIM7_Init+0x64>)
 8001c40:	2280      	movs	r2, #128	; 0x80
 8001c42:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001c44:	480c      	ldr	r0, [pc, #48]	; (8001c78 <MX_TIM7_Init+0x64>)
 8001c46:	f008 fc43 	bl	800a4d0 <HAL_TIM_Base_Init>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <MX_TIM7_Init+0x40>
	{
		Error_Handler();
 8001c50:	f000 fa7a 	bl	8002148 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c54:	2300      	movs	r3, #0
 8001c56:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001c5c:	463b      	mov	r3, r7
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4805      	ldr	r0, [pc, #20]	; (8001c78 <MX_TIM7_Init+0x64>)
 8001c62:	f008 fee1 	bl	800aa28 <HAL_TIMEx_MasterConfigSynchronization>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_TIM7_Init+0x5c>
	{
		Error_Handler();
 8001c6c:	f000 fa6c 	bl	8002148 <Error_Handler>
	}
	/* USER CODE BEGIN TIM7_Init 2 */

	/* USER CODE END TIM7_Init 2 */

}
 8001c70:	bf00      	nop
 8001c72:	3708      	adds	r7, #8
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20001228 	.word	0x20001228
 8001c7c:	40001400 	.word	0x40001400

08001c80 <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b08c      	sub	sp, #48	; 0x30
 8001c84:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig =
 8001c86:	f107 030c 	add.w	r3, r7, #12
 8001c8a:	2224      	movs	r2, #36	; 0x24
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f013 f82e 	bl	8014cf0 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8001c94:	1d3b      	adds	r3, r7, #4
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 8001c9c:	4b22      	ldr	r3, [pc, #136]	; (8001d28 <MX_TIM8_Init+0xa8>)
 8001c9e:	4a23      	ldr	r2, [pc, #140]	; (8001d2c <MX_TIM8_Init+0xac>)
 8001ca0:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 8001ca2:	4b21      	ldr	r3, [pc, #132]	; (8001d28 <MX_TIM8_Init+0xa8>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca8:	4b1f      	ldr	r3, [pc, #124]	; (8001d28 <MX_TIM8_Init+0xa8>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 8001cae:	4b1e      	ldr	r3, [pc, #120]	; (8001d28 <MX_TIM8_Init+0xa8>)
 8001cb0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cb4:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb6:	4b1c      	ldr	r3, [pc, #112]	; (8001d28 <MX_TIM8_Init+0xa8>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 8001cbc:	4b1a      	ldr	r3, [pc, #104]	; (8001d28 <MX_TIM8_Init+0xa8>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cc2:	4b19      	ldr	r3, [pc, #100]	; (8001d28 <MX_TIM8_Init+0xa8>)
 8001cc4:	2280      	movs	r2, #128	; 0x80
 8001cc6:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001cec:	f107 030c 	add.w	r3, r7, #12
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	480d      	ldr	r0, [pc, #52]	; (8001d28 <MX_TIM8_Init+0xa8>)
 8001cf4:	f008 fca2 	bl	800a63c <HAL_TIM_Encoder_Init>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <MX_TIM8_Init+0x82>
	{
		Error_Handler();
 8001cfe:	f000 fa23 	bl	8002148 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d02:	2300      	movs	r3, #0
 8001d04:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d06:	2300      	movs	r3, #0
 8001d08:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001d0a:	1d3b      	adds	r3, r7, #4
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4806      	ldr	r0, [pc, #24]	; (8001d28 <MX_TIM8_Init+0xa8>)
 8001d10:	f008 fe8a 	bl	800aa28 <HAL_TIMEx_MasterConfigSynchronization>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <MX_TIM8_Init+0x9e>
	{
		Error_Handler();
 8001d1a:	f000 fa15 	bl	8002148 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 8001d1e:	bf00      	nop
 8001d20:	3730      	adds	r7, #48	; 0x30
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	20000858 	.word	0x20000858
 8001d2c:	40010400 	.word	0x40010400

08001d30 <MX_TIM13_Init>:
 * @brief TIM13 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM13_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
	/* USER CODE END TIM13_Init 0 */

	/* USER CODE BEGIN TIM13_Init 1 */

	/* USER CODE END TIM13_Init 1 */
	htim13.Instance = TIM13;
 8001d34:	4b0e      	ldr	r3, [pc, #56]	; (8001d70 <MX_TIM13_Init+0x40>)
 8001d36:	4a0f      	ldr	r2, [pc, #60]	; (8001d74 <MX_TIM13_Init+0x44>)
 8001d38:	601a      	str	r2, [r3, #0]
	htim13.Init.Prescaler = 59999;
 8001d3a:	4b0d      	ldr	r3, [pc, #52]	; (8001d70 <MX_TIM13_Init+0x40>)
 8001d3c:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001d40:	605a      	str	r2, [r3, #4]
	htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d42:	4b0b      	ldr	r3, [pc, #44]	; (8001d70 <MX_TIM13_Init+0x40>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	609a      	str	r2, [r3, #8]
	htim13.Init.Period = 32767;
 8001d48:	4b09      	ldr	r3, [pc, #36]	; (8001d70 <MX_TIM13_Init+0x40>)
 8001d4a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001d4e:	60da      	str	r2, [r3, #12]
	htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d50:	4b07      	ldr	r3, [pc, #28]	; (8001d70 <MX_TIM13_Init+0x40>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	611a      	str	r2, [r3, #16]
	htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d56:	4b06      	ldr	r3, [pc, #24]	; (8001d70 <MX_TIM13_Init+0x40>)
 8001d58:	2280      	movs	r2, #128	; 0x80
 8001d5a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001d5c:	4804      	ldr	r0, [pc, #16]	; (8001d70 <MX_TIM13_Init+0x40>)
 8001d5e:	f008 fbb7 	bl	800a4d0 <HAL_TIM_Base_Init>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <MX_TIM13_Init+0x3c>
	{
		Error_Handler();
 8001d68:	f000 f9ee 	bl	8002148 <Error_Handler>
	}
	/* USER CODE BEGIN TIM13_Init 2 */

	/* USER CODE END TIM13_Init 2 */

}
 8001d6c:	bf00      	nop
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	200009f0 	.word	0x200009f0
 8001d74:	40001c00 	.word	0x40001c00

08001d78 <MX_TIM14_Init>:
 * @brief TIM14 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM14_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
	/* USER CODE END TIM14_Init 0 */

	/* USER CODE BEGIN TIM14_Init 1 */

	/* USER CODE END TIM14_Init 1 */
	htim14.Instance = TIM14;
 8001d7c:	4b0e      	ldr	r3, [pc, #56]	; (8001db8 <MX_TIM14_Init+0x40>)
 8001d7e:	4a0f      	ldr	r2, [pc, #60]	; (8001dbc <MX_TIM14_Init+0x44>)
 8001d80:	601a      	str	r2, [r3, #0]
	htim14.Init.Prescaler = 59999;
 8001d82:	4b0d      	ldr	r3, [pc, #52]	; (8001db8 <MX_TIM14_Init+0x40>)
 8001d84:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001d88:	605a      	str	r2, [r3, #4]
	htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d8a:	4b0b      	ldr	r3, [pc, #44]	; (8001db8 <MX_TIM14_Init+0x40>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	609a      	str	r2, [r3, #8]
	htim14.Init.Period = 32767;
 8001d90:	4b09      	ldr	r3, [pc, #36]	; (8001db8 <MX_TIM14_Init+0x40>)
 8001d92:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001d96:	60da      	str	r2, [r3, #12]
	htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d98:	4b07      	ldr	r3, [pc, #28]	; (8001db8 <MX_TIM14_Init+0x40>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	611a      	str	r2, [r3, #16]
	htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d9e:	4b06      	ldr	r3, [pc, #24]	; (8001db8 <MX_TIM14_Init+0x40>)
 8001da0:	2280      	movs	r2, #128	; 0x80
 8001da2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001da4:	4804      	ldr	r0, [pc, #16]	; (8001db8 <MX_TIM14_Init+0x40>)
 8001da6:	f008 fb93 	bl	800a4d0 <HAL_TIM_Base_Init>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_TIM14_Init+0x3c>
	{
		Error_Handler();
 8001db0:	f000 f9ca 	bl	8002148 <Error_Handler>
	}
	/* USER CODE BEGIN TIM14_Init 2 */

	/* USER CODE END TIM14_Init 2 */

}
 8001db4:	bf00      	nop
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	2000113c 	.word	0x2000113c
 8001dbc:	40002000 	.word	0x40002000

08001dc0 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001dc4:	4b11      	ldr	r3, [pc, #68]	; (8001e0c <MX_USART2_UART_Init+0x4c>)
 8001dc6:	4a12      	ldr	r2, [pc, #72]	; (8001e10 <MX_USART2_UART_Init+0x50>)
 8001dc8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001dca:	4b10      	ldr	r3, [pc, #64]	; (8001e0c <MX_USART2_UART_Init+0x4c>)
 8001dcc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001dd0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001dd2:	4b0e      	ldr	r3, [pc, #56]	; (8001e0c <MX_USART2_UART_Init+0x4c>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	; (8001e0c <MX_USART2_UART_Init+0x4c>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001dde:	4b0b      	ldr	r3, [pc, #44]	; (8001e0c <MX_USART2_UART_Init+0x4c>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001de4:	4b09      	ldr	r3, [pc, #36]	; (8001e0c <MX_USART2_UART_Init+0x4c>)
 8001de6:	220c      	movs	r2, #12
 8001de8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dea:	4b08      	ldr	r3, [pc, #32]	; (8001e0c <MX_USART2_UART_Init+0x4c>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001df0:	4b06      	ldr	r3, [pc, #24]	; (8001e0c <MX_USART2_UART_Init+0x4c>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8001df6:	4805      	ldr	r0, [pc, #20]	; (8001e0c <MX_USART2_UART_Init+0x4c>)
 8001df8:	f008 fe90 	bl	800ab1c <HAL_UART_Init>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8001e02:	f000 f9a1 	bl	8002148 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	200010d4 	.word	0x200010d4
 8001e10:	40004400 	.word	0x40004400

08001e14 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8001e18:	4b11      	ldr	r3, [pc, #68]	; (8001e60 <MX_USART3_UART_Init+0x4c>)
 8001e1a:	4a12      	ldr	r2, [pc, #72]	; (8001e64 <MX_USART3_UART_Init+0x50>)
 8001e1c:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8001e1e:	4b10      	ldr	r3, [pc, #64]	; (8001e60 <MX_USART3_UART_Init+0x4c>)
 8001e20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e24:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e26:	4b0e      	ldr	r3, [pc, #56]	; (8001e60 <MX_USART3_UART_Init+0x4c>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001e2c:	4b0c      	ldr	r3, [pc, #48]	; (8001e60 <MX_USART3_UART_Init+0x4c>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001e32:	4b0b      	ldr	r3, [pc, #44]	; (8001e60 <MX_USART3_UART_Init+0x4c>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001e38:	4b09      	ldr	r3, [pc, #36]	; (8001e60 <MX_USART3_UART_Init+0x4c>)
 8001e3a:	220c      	movs	r2, #12
 8001e3c:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e3e:	4b08      	ldr	r3, [pc, #32]	; (8001e60 <MX_USART3_UART_Init+0x4c>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e44:	4b06      	ldr	r3, [pc, #24]	; (8001e60 <MX_USART3_UART_Init+0x4c>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e4a:	4805      	ldr	r0, [pc, #20]	; (8001e60 <MX_USART3_UART_Init+0x4c>)
 8001e4c:	f008 fe66 	bl	800ab1c <HAL_UART_Init>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 8001e56:	f000 f977 	bl	8002148 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001e5a:	bf00      	nop
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	200008a0 	.word	0x200008a0
 8001e64:	40004800 	.word	0x40004800

08001e68 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001e6e:	2300      	movs	r3, #0
 8001e70:	607b      	str	r3, [r7, #4]
 8001e72:	4b2b      	ldr	r3, [pc, #172]	; (8001f20 <MX_DMA_Init+0xb8>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	4a2a      	ldr	r2, [pc, #168]	; (8001f20 <MX_DMA_Init+0xb8>)
 8001e78:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e7e:	4b28      	ldr	r3, [pc, #160]	; (8001f20 <MX_DMA_Init+0xb8>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e86:	607b      	str	r3, [r7, #4]
 8001e88:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	603b      	str	r3, [r7, #0]
 8001e8e:	4b24      	ldr	r3, [pc, #144]	; (8001f20 <MX_DMA_Init+0xb8>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	4a23      	ldr	r2, [pc, #140]	; (8001f20 <MX_DMA_Init+0xb8>)
 8001e94:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e98:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9a:	4b21      	ldr	r3, [pc, #132]	; (8001f20 <MX_DMA_Init+0xb8>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ea2:	603b      	str	r3, [r7, #0]
 8001ea4:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	2101      	movs	r1, #1
 8001eaa:	200e      	movs	r0, #14
 8001eac:	f002 fc17 	bl	80046de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001eb0:	200e      	movs	r0, #14
 8001eb2:	f002 fc30 	bl	8004716 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2101      	movs	r1, #1
 8001eba:	200f      	movs	r0, #15
 8001ebc:	f002 fc0f 	bl	80046de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001ec0:	200f      	movs	r0, #15
 8001ec2:	f002 fc28 	bl	8004716 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2101      	movs	r1, #1
 8001eca:	2010      	movs	r0, #16
 8001ecc:	f002 fc07 	bl	80046de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001ed0:	2010      	movs	r0, #16
 8001ed2:	f002 fc20 	bl	8004716 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 1, 0);
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	2101      	movs	r1, #1
 8001eda:	2011      	movs	r0, #17
 8001edc:	f002 fbff 	bl	80046de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001ee0:	2011      	movs	r0, #17
 8001ee2:	f002 fc18 	bl	8004716 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	2101      	movs	r1, #1
 8001eea:	2038      	movs	r0, #56	; 0x38
 8001eec:	f002 fbf7 	bl	80046de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001ef0:	2038      	movs	r0, #56	; 0x38
 8001ef2:	f002 fc10 	bl	8004716 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	2101      	movs	r1, #1
 8001efa:	203b      	movs	r0, #59	; 0x3b
 8001efc:	f002 fbef 	bl	80046de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001f00:	203b      	movs	r0, #59	; 0x3b
 8001f02:	f002 fc08 	bl	8004716 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 8001f06:	2200      	movs	r2, #0
 8001f08:	2101      	movs	r1, #1
 8001f0a:	2045      	movs	r0, #69	; 0x45
 8001f0c:	f002 fbe7 	bl	80046de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001f10:	2045      	movs	r0, #69	; 0x45
 8001f12:	f002 fc00 	bl	8004716 <HAL_NVIC_EnableIRQ>

}
 8001f16:	bf00      	nop
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40023800 	.word	0x40023800

08001f24 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08e      	sub	sp, #56	; 0x38
 8001f28:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8001f2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	605a      	str	r2, [r3, #4]
 8001f34:	609a      	str	r2, [r3, #8]
 8001f36:	60da      	str	r2, [r3, #12]
 8001f38:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	623b      	str	r3, [r7, #32]
 8001f3e:	4b7c      	ldr	r3, [pc, #496]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	4a7b      	ldr	r2, [pc, #492]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001f44:	f043 0304 	orr.w	r3, r3, #4
 8001f48:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4a:	4b79      	ldr	r3, [pc, #484]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	f003 0304 	and.w	r3, r3, #4
 8001f52:	623b      	str	r3, [r7, #32]
 8001f54:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	61fb      	str	r3, [r7, #28]
 8001f5a:	4b75      	ldr	r3, [pc, #468]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	4a74      	ldr	r2, [pc, #464]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001f60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f64:	6313      	str	r3, [r2, #48]	; 0x30
 8001f66:	4b72      	ldr	r3, [pc, #456]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f6e:	61fb      	str	r3, [r7, #28]
 8001f70:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	61bb      	str	r3, [r7, #24]
 8001f76:	4b6e      	ldr	r3, [pc, #440]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	4a6d      	ldr	r2, [pc, #436]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001f7c:	f043 0301 	orr.w	r3, r3, #1
 8001f80:	6313      	str	r3, [r2, #48]	; 0x30
 8001f82:	4b6b      	ldr	r3, [pc, #428]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	61bb      	str	r3, [r7, #24]
 8001f8c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	617b      	str	r3, [r7, #20]
 8001f92:	4b67      	ldr	r3, [pc, #412]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	4a66      	ldr	r2, [pc, #408]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001f98:	f043 0302 	orr.w	r3, r3, #2
 8001f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9e:	4b64      	ldr	r3, [pc, #400]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	f003 0302 	and.w	r3, r3, #2
 8001fa6:	617b      	str	r3, [r7, #20]
 8001fa8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	613b      	str	r3, [r7, #16]
 8001fae:	4b60      	ldr	r3, [pc, #384]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	4a5f      	ldr	r2, [pc, #380]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001fb4:	f043 0320 	orr.w	r3, r3, #32
 8001fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fba:	4b5d      	ldr	r3, [pc, #372]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbe:	f003 0320 	and.w	r3, r3, #32
 8001fc2:	613b      	str	r3, [r7, #16]
 8001fc4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	4b59      	ldr	r3, [pc, #356]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fce:	4a58      	ldr	r2, [pc, #352]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001fd0:	f043 0310 	orr.w	r3, r3, #16
 8001fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fd6:	4b56      	ldr	r3, [pc, #344]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fda:	f003 0310 	and.w	r3, r3, #16
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60bb      	str	r3, [r7, #8]
 8001fe6:	4b52      	ldr	r3, [pc, #328]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	4a51      	ldr	r2, [pc, #324]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001fec:	f043 0308 	orr.w	r3, r3, #8
 8001ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff2:	4b4f      	ldr	r3, [pc, #316]	; (8002130 <MX_GPIO_Init+0x20c>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	f003 0308 	and.w	r3, r3, #8
 8001ffa:	60bb      	str	r3, [r7, #8]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	607b      	str	r3, [r7, #4]
 8002002:	4b4b      	ldr	r3, [pc, #300]	; (8002130 <MX_GPIO_Init+0x20c>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	4a4a      	ldr	r2, [pc, #296]	; (8002130 <MX_GPIO_Init+0x20c>)
 8002008:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800200c:	6313      	str	r3, [r2, #48]	; 0x30
 800200e:	4b48      	ldr	r3, [pc, #288]	; (8002130 <MX_GPIO_Init+0x20c>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002012:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002016:	607b      	str	r3, [r7, #4]
 8002018:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 800201a:	2200      	movs	r2, #0
 800201c:	f244 0181 	movw	r1, #16513	; 0x4081
 8002020:	4844      	ldr	r0, [pc, #272]	; (8002134 <MX_GPIO_Init+0x210>)
 8002022:	f004 fcb8 	bl	8006996 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 8002026:	2200      	movs	r2, #0
 8002028:	f44f 7100 	mov.w	r1, #512	; 0x200
 800202c:	4842      	ldr	r0, [pc, #264]	; (8002138 <MX_GPIO_Init+0x214>)
 800202e:	f004 fcb2 	bl	8006996 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG,
 8002032:	2200      	movs	r2, #0
 8002034:	f245 7170 	movw	r1, #22384	; 0x5770
 8002038:	4840      	ldr	r0, [pc, #256]	; (800213c <MX_GPIO_Init+0x218>)
 800203a:	f004 fcac 	bl	8006996 <HAL_GPIO_WritePin>
			SIG_SHUTTER_Pin | SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin
					| ENCODER_Z_Pin | CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 800203e:	f244 0381 	movw	r3, #16513	; 0x4081
 8002042:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002044:	2301      	movs	r3, #1
 8002046:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002048:	2300      	movs	r3, #0
 800204a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800204c:	2303      	movs	r3, #3
 800204e:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002050:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002054:	4619      	mov	r1, r3
 8002056:	4837      	ldr	r0, [pc, #220]	; (8002134 <MX_GPIO_Init+0x210>)
 8002058:	f004 fae8 	bl	800662c <HAL_GPIO_Init>

	/*Configure GPIO pin : PWRCHECK_Pin */
	GPIO_InitStruct.Pin = PWRCHECK_Pin;
 800205c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002060:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002062:	2300      	movs	r3, #0
 8002064:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002066:	2302      	movs	r3, #2
 8002068:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 800206a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800206e:	4619      	mov	r1, r3
 8002070:	4833      	ldr	r0, [pc, #204]	; (8002140 <MX_GPIO_Init+0x21c>)
 8002072:	f004 fadb 	bl	800662c <HAL_GPIO_Init>

	/*Configure GPIO pin : STROBE_DRV_Pin */
	GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 8002076:	f44f 7300 	mov.w	r3, #512	; 0x200
 800207a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800207c:	2301      	movs	r3, #1
 800207e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002080:	2300      	movs	r3, #0
 8002082:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002084:	2303      	movs	r3, #3
 8002086:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8002088:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800208c:	4619      	mov	r1, r3
 800208e:	482a      	ldr	r0, [pc, #168]	; (8002138 <MX_GPIO_Init+0x214>)
 8002090:	f004 facc 	bl	800662c <HAL_GPIO_Init>

	/*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
	 STROBE_CHK_Pin */
	GPIO_InitStruct.Pin = STROBE0_Pin | STROBE1_Pin | STROBE2_Pin | STROBE3_Pin
 8002094:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8002098:	627b      	str	r3, [r7, #36]	; 0x24
			| STROBE_CHK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800209a:	4b2a      	ldr	r3, [pc, #168]	; (8002144 <MX_GPIO_Init+0x220>)
 800209c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800209e:	2301      	movs	r3, #1
 80020a0:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020a6:	4619      	mov	r1, r3
 80020a8:	4823      	ldr	r0, [pc, #140]	; (8002138 <MX_GPIO_Init+0x214>)
 80020aa:	f004 fabf 	bl	800662c <HAL_GPIO_Init>

	/*Configure GPIO pin : CardDetect_Pin */
	GPIO_InitStruct.Pin = CardDetect_Pin;
 80020ae:	2304      	movs	r3, #4
 80020b0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020b2:	2300      	movs	r3, #0
 80020b4:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020b6:	2301      	movs	r3, #1
 80020b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 80020ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020be:	4619      	mov	r1, r3
 80020c0:	481e      	ldr	r0, [pc, #120]	; (800213c <MX_GPIO_Init+0x218>)
 80020c2:	f004 fab3 	bl	800662c <HAL_GPIO_Init>

	/*Configure GPIO pin : SIG_SHUTTER_Pin */
	GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 80020c6:	2310      	movs	r3, #16
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ca:	2301      	movs	r3, #1
 80020cc:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d2:	2303      	movs	r3, #3
 80020d4:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 80020d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020da:	4619      	mov	r1, r3
 80020dc:	4817      	ldr	r0, [pc, #92]	; (800213c <MX_GPIO_Init+0x218>)
 80020de:	f004 faa5 	bl	800662c <HAL_GPIO_Init>

	/*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
	 CS1_Pin CS2_Pin CS3_Pin */
	GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin | ENCODER_Z_Pin
 80020e2:	f245 7360 	movw	r3, #22368	; 0x5760
 80020e6:	627b      	str	r3, [r7, #36]	; 0x24
			| CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020e8:	2301      	movs	r3, #1
 80020ea:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f0:	2300      	movs	r3, #0
 80020f2:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020f8:	4619      	mov	r1, r3
 80020fa:	4810      	ldr	r0, [pc, #64]	; (800213c <MX_GPIO_Init+0x218>)
 80020fc:	f004 fa96 	bl	800662c <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002100:	2380      	movs	r3, #128	; 0x80
 8002102:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002104:	2300      	movs	r3, #0
 8002106:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002108:	2300      	movs	r3, #0
 800210a:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800210c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002110:	4619      	mov	r1, r3
 8002112:	480a      	ldr	r0, [pc, #40]	; (800213c <MX_GPIO_Init+0x218>)
 8002114:	f004 fa8a 	bl	800662c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002118:	2200      	movs	r2, #0
 800211a:	2100      	movs	r1, #0
 800211c:	2028      	movs	r0, #40	; 0x28
 800211e:	f002 fade 	bl	80046de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002122:	2028      	movs	r0, #40	; 0x28
 8002124:	f002 faf7 	bl	8004716 <HAL_NVIC_EnableIRQ>

}
 8002128:	bf00      	nop
 800212a:	3738      	adds	r7, #56	; 0x38
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40023800 	.word	0x40023800
 8002134:	40020400 	.word	0x40020400
 8002138:	40021000 	.word	0x40021000
 800213c:	40021800 	.word	0x40021800
 8002140:	40021400 	.word	0x40021400
 8002144:	10110000 	.word	0x10110000

08002148 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800214c:	bf00      	nop
 800214e:	46bd      	mov	sp, r7
 8002150:	bc80      	pop	{r7}
 8002152:	4770      	bx	lr

08002154 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	607b      	str	r3, [r7, #4]
 800215e:	4b1e      	ldr	r3, [pc, #120]	; (80021d8 <HAL_MspInit+0x84>)
 8002160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002162:	4a1d      	ldr	r2, [pc, #116]	; (80021d8 <HAL_MspInit+0x84>)
 8002164:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002168:	6453      	str	r3, [r2, #68]	; 0x44
 800216a:	4b1b      	ldr	r3, [pc, #108]	; (80021d8 <HAL_MspInit+0x84>)
 800216c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800216e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002172:	607b      	str	r3, [r7, #4]
 8002174:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	603b      	str	r3, [r7, #0]
 800217a:	4b17      	ldr	r3, [pc, #92]	; (80021d8 <HAL_MspInit+0x84>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	4a16      	ldr	r2, [pc, #88]	; (80021d8 <HAL_MspInit+0x84>)
 8002180:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002184:	6413      	str	r3, [r2, #64]	; 0x40
 8002186:	4b14      	ldr	r3, [pc, #80]	; (80021d8 <HAL_MspInit+0x84>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800218e:	603b      	str	r3, [r7, #0]
 8002190:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8002192:	2200      	movs	r2, #0
 8002194:	2101      	movs	r1, #1
 8002196:	f06f 000b 	mvn.w	r0, #11
 800219a:	f002 faa0 	bl	80046de <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 800219e:	2200      	movs	r2, #0
 80021a0:	2101      	movs	r1, #1
 80021a2:	f06f 000a 	mvn.w	r0, #10
 80021a6:	f002 fa9a 	bl	80046de <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 80021aa:	2200      	movs	r2, #0
 80021ac:	2101      	movs	r1, #1
 80021ae:	f06f 0009 	mvn.w	r0, #9
 80021b2:	f002 fa94 	bl	80046de <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 80021b6:	2200      	movs	r2, #0
 80021b8:	2101      	movs	r1, #1
 80021ba:	f06f 0004 	mvn.w	r0, #4
 80021be:	f002 fa8e 	bl	80046de <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 80021c2:	2200      	movs	r2, #0
 80021c4:	2101      	movs	r1, #1
 80021c6:	f06f 0001 	mvn.w	r0, #1
 80021ca:	f002 fa88 	bl	80046de <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40023800 	.word	0x40023800

080021dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08a      	sub	sp, #40	; 0x28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a33      	ldr	r2, [pc, #204]	; (80022c8 <HAL_ADC_MspInit+0xec>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d15f      	bne.n	80022be <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
 8002202:	4b32      	ldr	r3, [pc, #200]	; (80022cc <HAL_ADC_MspInit+0xf0>)
 8002204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002206:	4a31      	ldr	r2, [pc, #196]	; (80022cc <HAL_ADC_MspInit+0xf0>)
 8002208:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800220c:	6453      	str	r3, [r2, #68]	; 0x44
 800220e:	4b2f      	ldr	r3, [pc, #188]	; (80022cc <HAL_ADC_MspInit+0xf0>)
 8002210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002212:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002216:	613b      	str	r3, [r7, #16]
 8002218:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	60fb      	str	r3, [r7, #12]
 800221e:	4b2b      	ldr	r3, [pc, #172]	; (80022cc <HAL_ADC_MspInit+0xf0>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	4a2a      	ldr	r2, [pc, #168]	; (80022cc <HAL_ADC_MspInit+0xf0>)
 8002224:	f043 0301 	orr.w	r3, r3, #1
 8002228:	6313      	str	r3, [r2, #48]	; 0x30
 800222a:	4b28      	ldr	r3, [pc, #160]	; (80022cc <HAL_ADC_MspInit+0xf0>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 8002236:	2378      	movs	r3, #120	; 0x78
 8002238:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800223a:	2303      	movs	r3, #3
 800223c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223e:	2300      	movs	r3, #0
 8002240:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002242:	f107 0314 	add.w	r3, r7, #20
 8002246:	4619      	mov	r1, r3
 8002248:	4821      	ldr	r0, [pc, #132]	; (80022d0 <HAL_ADC_MspInit+0xf4>)
 800224a:	f004 f9ef 	bl	800662c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800224e:	4b21      	ldr	r3, [pc, #132]	; (80022d4 <HAL_ADC_MspInit+0xf8>)
 8002250:	4a21      	ldr	r2, [pc, #132]	; (80022d8 <HAL_ADC_MspInit+0xfc>)
 8002252:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002254:	4b1f      	ldr	r3, [pc, #124]	; (80022d4 <HAL_ADC_MspInit+0xf8>)
 8002256:	2200      	movs	r2, #0
 8002258:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800225a:	4b1e      	ldr	r3, [pc, #120]	; (80022d4 <HAL_ADC_MspInit+0xf8>)
 800225c:	2200      	movs	r2, #0
 800225e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002260:	4b1c      	ldr	r3, [pc, #112]	; (80022d4 <HAL_ADC_MspInit+0xf8>)
 8002262:	2200      	movs	r2, #0
 8002264:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002266:	4b1b      	ldr	r3, [pc, #108]	; (80022d4 <HAL_ADC_MspInit+0xf8>)
 8002268:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800226c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800226e:	4b19      	ldr	r3, [pc, #100]	; (80022d4 <HAL_ADC_MspInit+0xf8>)
 8002270:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002274:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002276:	4b17      	ldr	r3, [pc, #92]	; (80022d4 <HAL_ADC_MspInit+0xf8>)
 8002278:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800227c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800227e:	4b15      	ldr	r3, [pc, #84]	; (80022d4 <HAL_ADC_MspInit+0xf8>)
 8002280:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002284:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002286:	4b13      	ldr	r3, [pc, #76]	; (80022d4 <HAL_ADC_MspInit+0xf8>)
 8002288:	2200      	movs	r2, #0
 800228a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800228c:	4b11      	ldr	r3, [pc, #68]	; (80022d4 <HAL_ADC_MspInit+0xf8>)
 800228e:	2200      	movs	r2, #0
 8002290:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002292:	4810      	ldr	r0, [pc, #64]	; (80022d4 <HAL_ADC_MspInit+0xf8>)
 8002294:	f002 fa5a 	bl	800474c <HAL_DMA_Init>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800229e:	f7ff ff53 	bl	8002148 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a0b      	ldr	r2, [pc, #44]	; (80022d4 <HAL_ADC_MspInit+0xf8>)
 80022a6:	639a      	str	r2, [r3, #56]	; 0x38
 80022a8:	4a0a      	ldr	r2, [pc, #40]	; (80022d4 <HAL_ADC_MspInit+0xf8>)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 80022ae:	2200      	movs	r2, #0
 80022b0:	2101      	movs	r1, #1
 80022b2:	2012      	movs	r0, #18
 80022b4:	f002 fa13 	bl	80046de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80022b8:	2012      	movs	r0, #18
 80022ba:	f002 fa2c 	bl	8004716 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80022be:	bf00      	nop
 80022c0:	3728      	adds	r7, #40	; 0x28
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	40012000 	.word	0x40012000
 80022cc:	40023800 	.word	0x40023800
 80022d0:	40020000 	.word	0x40020000
 80022d4:	20000a50 	.word	0x20000a50
 80022d8:	40026410 	.word	0x40026410

080022dc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08a      	sub	sp, #40	; 0x28
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e4:	f107 0314 	add.w	r3, r7, #20
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a29      	ldr	r2, [pc, #164]	; (80023a0 <HAL_CAN_MspInit+0xc4>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d14c      	bne.n	8002398 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	4b28      	ldr	r3, [pc, #160]	; (80023a4 <HAL_CAN_MspInit+0xc8>)
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	4a27      	ldr	r2, [pc, #156]	; (80023a4 <HAL_CAN_MspInit+0xc8>)
 8002308:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800230c:	6413      	str	r3, [r2, #64]	; 0x40
 800230e:	4b25      	ldr	r3, [pc, #148]	; (80023a4 <HAL_CAN_MspInit+0xc8>)
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002316:	613b      	str	r3, [r7, #16]
 8002318:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	4b21      	ldr	r3, [pc, #132]	; (80023a4 <HAL_CAN_MspInit+0xc8>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	4a20      	ldr	r2, [pc, #128]	; (80023a4 <HAL_CAN_MspInit+0xc8>)
 8002324:	f043 0302 	orr.w	r3, r3, #2
 8002328:	6313      	str	r3, [r2, #48]	; 0x30
 800232a:	4b1e      	ldr	r3, [pc, #120]	; (80023a4 <HAL_CAN_MspInit+0xc8>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	60fb      	str	r3, [r7, #12]
 8002334:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002336:	f44f 7340 	mov.w	r3, #768	; 0x300
 800233a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233c:	2302      	movs	r3, #2
 800233e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002340:	2300      	movs	r3, #0
 8002342:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002344:	2303      	movs	r3, #3
 8002346:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002348:	2309      	movs	r3, #9
 800234a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800234c:	f107 0314 	add.w	r3, r7, #20
 8002350:	4619      	mov	r1, r3
 8002352:	4815      	ldr	r0, [pc, #84]	; (80023a8 <HAL_CAN_MspInit+0xcc>)
 8002354:	f004 f96a 	bl	800662c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 8002358:	2200      	movs	r2, #0
 800235a:	2101      	movs	r1, #1
 800235c:	2013      	movs	r0, #19
 800235e:	f002 f9be 	bl	80046de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8002362:	2013      	movs	r0, #19
 8002364:	f002 f9d7 	bl	8004716 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8002368:	2200      	movs	r2, #0
 800236a:	2101      	movs	r1, #1
 800236c:	2014      	movs	r0, #20
 800236e:	f002 f9b6 	bl	80046de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002372:	2014      	movs	r0, #20
 8002374:	f002 f9cf 	bl	8004716 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 8002378:	2200      	movs	r2, #0
 800237a:	2101      	movs	r1, #1
 800237c:	2015      	movs	r0, #21
 800237e:	f002 f9ae 	bl	80046de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8002382:	2015      	movs	r0, #21
 8002384:	f002 f9c7 	bl	8004716 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 1, 0);
 8002388:	2200      	movs	r2, #0
 800238a:	2101      	movs	r1, #1
 800238c:	2016      	movs	r0, #22
 800238e:	f002 f9a6 	bl	80046de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8002392:	2016      	movs	r0, #22
 8002394:	f002 f9bf 	bl	8004716 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002398:	bf00      	nop
 800239a:	3728      	adds	r7, #40	; 0x28
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40006400 	.word	0x40006400
 80023a4:	40023800 	.word	0x40023800
 80023a8:	40020400 	.word	0x40020400

080023ac <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b08a      	sub	sp, #40	; 0x28
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b4:	f107 0314 	add.w	r3, r7, #20
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	60da      	str	r2, [r3, #12]
 80023c2:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a70      	ldr	r2, [pc, #448]	; (800258c <HAL_SD_MspInit+0x1e0>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	f040 80da 	bne.w	8002584 <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80023d0:	2300      	movs	r3, #0
 80023d2:	613b      	str	r3, [r7, #16]
 80023d4:	4b6e      	ldr	r3, [pc, #440]	; (8002590 <HAL_SD_MspInit+0x1e4>)
 80023d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d8:	4a6d      	ldr	r2, [pc, #436]	; (8002590 <HAL_SD_MspInit+0x1e4>)
 80023da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023de:	6453      	str	r3, [r2, #68]	; 0x44
 80023e0:	4b6b      	ldr	r3, [pc, #428]	; (8002590 <HAL_SD_MspInit+0x1e4>)
 80023e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023e8:	613b      	str	r3, [r7, #16]
 80023ea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023ec:	2300      	movs	r3, #0
 80023ee:	60fb      	str	r3, [r7, #12]
 80023f0:	4b67      	ldr	r3, [pc, #412]	; (8002590 <HAL_SD_MspInit+0x1e4>)
 80023f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f4:	4a66      	ldr	r2, [pc, #408]	; (8002590 <HAL_SD_MspInit+0x1e4>)
 80023f6:	f043 0304 	orr.w	r3, r3, #4
 80023fa:	6313      	str	r3, [r2, #48]	; 0x30
 80023fc:	4b64      	ldr	r3, [pc, #400]	; (8002590 <HAL_SD_MspInit+0x1e4>)
 80023fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002400:	f003 0304 	and.w	r3, r3, #4
 8002404:	60fb      	str	r3, [r7, #12]
 8002406:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002408:	2300      	movs	r3, #0
 800240a:	60bb      	str	r3, [r7, #8]
 800240c:	4b60      	ldr	r3, [pc, #384]	; (8002590 <HAL_SD_MspInit+0x1e4>)
 800240e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002410:	4a5f      	ldr	r2, [pc, #380]	; (8002590 <HAL_SD_MspInit+0x1e4>)
 8002412:	f043 0308 	orr.w	r3, r3, #8
 8002416:	6313      	str	r3, [r2, #48]	; 0x30
 8002418:	4b5d      	ldr	r3, [pc, #372]	; (8002590 <HAL_SD_MspInit+0x1e4>)
 800241a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241c:	f003 0308 	and.w	r3, r3, #8
 8002420:	60bb      	str	r3, [r7, #8]
 8002422:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002424:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002428:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242a:	2302      	movs	r3, #2
 800242c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800242e:	2301      	movs	r3, #1
 8002430:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002432:	2303      	movs	r3, #3
 8002434:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002436:	230c      	movs	r3, #12
 8002438:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800243a:	f107 0314 	add.w	r3, r7, #20
 800243e:	4619      	mov	r1, r3
 8002440:	4854      	ldr	r0, [pc, #336]	; (8002594 <HAL_SD_MspInit+0x1e8>)
 8002442:	f004 f8f3 	bl	800662c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002446:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800244a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244c:	2302      	movs	r3, #2
 800244e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002450:	2300      	movs	r3, #0
 8002452:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002454:	2303      	movs	r3, #3
 8002456:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002458:	230c      	movs	r3, #12
 800245a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800245c:	f107 0314 	add.w	r3, r7, #20
 8002460:	4619      	mov	r1, r3
 8002462:	484c      	ldr	r0, [pc, #304]	; (8002594 <HAL_SD_MspInit+0x1e8>)
 8002464:	f004 f8e2 	bl	800662c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002468:	2304      	movs	r3, #4
 800246a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246c:	2302      	movs	r3, #2
 800246e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002470:	2301      	movs	r3, #1
 8002472:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002474:	2303      	movs	r3, #3
 8002476:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002478:	230c      	movs	r3, #12
 800247a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800247c:	f107 0314 	add.w	r3, r7, #20
 8002480:	4619      	mov	r1, r3
 8002482:	4845      	ldr	r0, [pc, #276]	; (8002598 <HAL_SD_MspInit+0x1ec>)
 8002484:	f004 f8d2 	bl	800662c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8002488:	4b44      	ldr	r3, [pc, #272]	; (800259c <HAL_SD_MspInit+0x1f0>)
 800248a:	4a45      	ldr	r2, [pc, #276]	; (80025a0 <HAL_SD_MspInit+0x1f4>)
 800248c:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800248e:	4b43      	ldr	r3, [pc, #268]	; (800259c <HAL_SD_MspInit+0x1f0>)
 8002490:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002494:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002496:	4b41      	ldr	r3, [pc, #260]	; (800259c <HAL_SD_MspInit+0x1f0>)
 8002498:	2200      	movs	r2, #0
 800249a:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800249c:	4b3f      	ldr	r3, [pc, #252]	; (800259c <HAL_SD_MspInit+0x1f0>)
 800249e:	2200      	movs	r2, #0
 80024a0:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024a2:	4b3e      	ldr	r3, [pc, #248]	; (800259c <HAL_SD_MspInit+0x1f0>)
 80024a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024a8:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80024aa:	4b3c      	ldr	r3, [pc, #240]	; (800259c <HAL_SD_MspInit+0x1f0>)
 80024ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024b0:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80024b2:	4b3a      	ldr	r3, [pc, #232]	; (800259c <HAL_SD_MspInit+0x1f0>)
 80024b4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80024b8:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80024ba:	4b38      	ldr	r3, [pc, #224]	; (800259c <HAL_SD_MspInit+0x1f0>)
 80024bc:	2220      	movs	r2, #32
 80024be:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80024c0:	4b36      	ldr	r3, [pc, #216]	; (800259c <HAL_SD_MspInit+0x1f0>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80024c6:	4b35      	ldr	r3, [pc, #212]	; (800259c <HAL_SD_MspInit+0x1f0>)
 80024c8:	2204      	movs	r2, #4
 80024ca:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80024cc:	4b33      	ldr	r3, [pc, #204]	; (800259c <HAL_SD_MspInit+0x1f0>)
 80024ce:	2203      	movs	r2, #3
 80024d0:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80024d2:	4b32      	ldr	r3, [pc, #200]	; (800259c <HAL_SD_MspInit+0x1f0>)
 80024d4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80024d8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80024da:	4b30      	ldr	r3, [pc, #192]	; (800259c <HAL_SD_MspInit+0x1f0>)
 80024dc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80024e0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80024e2:	482e      	ldr	r0, [pc, #184]	; (800259c <HAL_SD_MspInit+0x1f0>)
 80024e4:	f002 f932 	bl	800474c <HAL_DMA_Init>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 80024ee:	f7ff fe2b 	bl	8002148 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a29      	ldr	r2, [pc, #164]	; (800259c <HAL_SD_MspInit+0x1f0>)
 80024f6:	641a      	str	r2, [r3, #64]	; 0x40
 80024f8:	4a28      	ldr	r2, [pc, #160]	; (800259c <HAL_SD_MspInit+0x1f0>)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80024fe:	4b29      	ldr	r3, [pc, #164]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 8002500:	4a29      	ldr	r2, [pc, #164]	; (80025a8 <HAL_SD_MspInit+0x1fc>)
 8002502:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002504:	4b27      	ldr	r3, [pc, #156]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 8002506:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800250a:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800250c:	4b25      	ldr	r3, [pc, #148]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 800250e:	2240      	movs	r2, #64	; 0x40
 8002510:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002512:	4b24      	ldr	r3, [pc, #144]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 8002514:	2200      	movs	r2, #0
 8002516:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002518:	4b22      	ldr	r3, [pc, #136]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 800251a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800251e:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002520:	4b20      	ldr	r3, [pc, #128]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 8002522:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002526:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002528:	4b1e      	ldr	r3, [pc, #120]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 800252a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800252e:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8002530:	4b1c      	ldr	r3, [pc, #112]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 8002532:	2220      	movs	r2, #32
 8002534:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002536:	4b1b      	ldr	r3, [pc, #108]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 8002538:	2200      	movs	r2, #0
 800253a:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800253c:	4b19      	ldr	r3, [pc, #100]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 800253e:	2204      	movs	r2, #4
 8002540:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002542:	4b18      	ldr	r3, [pc, #96]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 8002544:	2203      	movs	r2, #3
 8002546:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002548:	4b16      	ldr	r3, [pc, #88]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 800254a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800254e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002550:	4b14      	ldr	r3, [pc, #80]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 8002552:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002556:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002558:	4812      	ldr	r0, [pc, #72]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 800255a:	f002 f8f7 	bl	800474c <HAL_DMA_Init>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 8002564:	f7ff fdf0 	bl	8002148 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	4a0e      	ldr	r2, [pc, #56]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 800256c:	63da      	str	r2, [r3, #60]	; 0x3c
 800256e:	4a0d      	ldr	r2, [pc, #52]	; (80025a4 <HAL_SD_MspInit+0x1f8>)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 1, 0);
 8002574:	2200      	movs	r2, #0
 8002576:	2101      	movs	r1, #1
 8002578:	2031      	movs	r0, #49	; 0x31
 800257a:	f002 f8b0 	bl	80046de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800257e:	2031      	movs	r0, #49	; 0x31
 8002580:	f002 f8c9 	bl	8004716 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002584:	bf00      	nop
 8002586:	3728      	adds	r7, #40	; 0x28
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	40012c00 	.word	0x40012c00
 8002590:	40023800 	.word	0x40023800
 8002594:	40020800 	.word	0x40020800
 8002598:	40020c00 	.word	0x40020c00
 800259c:	20000740 	.word	0x20000740
 80025a0:	40026458 	.word	0x40026458
 80025a4:	20000ce4 	.word	0x20000ce4
 80025a8:	400264a0 	.word	0x400264a0

080025ac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b08a      	sub	sp, #40	; 0x28
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b4:	f107 0314 	add.w	r3, r7, #20
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	605a      	str	r2, [r3, #4]
 80025be:	609a      	str	r2, [r3, #8]
 80025c0:	60da      	str	r2, [r3, #12]
 80025c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a5a      	ldr	r2, [pc, #360]	; (8002734 <HAL_SPI_MspInit+0x188>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	f040 80ad 	bne.w	800272a <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80025d0:	2300      	movs	r3, #0
 80025d2:	613b      	str	r3, [r7, #16]
 80025d4:	4b58      	ldr	r3, [pc, #352]	; (8002738 <HAL_SPI_MspInit+0x18c>)
 80025d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d8:	4a57      	ldr	r2, [pc, #348]	; (8002738 <HAL_SPI_MspInit+0x18c>)
 80025da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025de:	6413      	str	r3, [r2, #64]	; 0x40
 80025e0:	4b55      	ldr	r3, [pc, #340]	; (8002738 <HAL_SPI_MspInit+0x18c>)
 80025e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025e8:	613b      	str	r3, [r7, #16]
 80025ea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ec:	2300      	movs	r3, #0
 80025ee:	60fb      	str	r3, [r7, #12]
 80025f0:	4b51      	ldr	r3, [pc, #324]	; (8002738 <HAL_SPI_MspInit+0x18c>)
 80025f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f4:	4a50      	ldr	r2, [pc, #320]	; (8002738 <HAL_SPI_MspInit+0x18c>)
 80025f6:	f043 0304 	orr.w	r3, r3, #4
 80025fa:	6313      	str	r3, [r2, #48]	; 0x30
 80025fc:	4b4e      	ldr	r3, [pc, #312]	; (8002738 <HAL_SPI_MspInit+0x18c>)
 80025fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002600:	f003 0304 	and.w	r3, r3, #4
 8002604:	60fb      	str	r3, [r7, #12]
 8002606:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002608:	2300      	movs	r3, #0
 800260a:	60bb      	str	r3, [r7, #8]
 800260c:	4b4a      	ldr	r3, [pc, #296]	; (8002738 <HAL_SPI_MspInit+0x18c>)
 800260e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002610:	4a49      	ldr	r2, [pc, #292]	; (8002738 <HAL_SPI_MspInit+0x18c>)
 8002612:	f043 0302 	orr.w	r3, r3, #2
 8002616:	6313      	str	r3, [r2, #48]	; 0x30
 8002618:	4b47      	ldr	r3, [pc, #284]	; (8002738 <HAL_SPI_MspInit+0x18c>)
 800261a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261c:	f003 0302 	and.w	r3, r3, #2
 8002620:	60bb      	str	r3, [r7, #8]
 8002622:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002624:	230c      	movs	r3, #12
 8002626:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002628:	2302      	movs	r3, #2
 800262a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262c:	2300      	movs	r3, #0
 800262e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002630:	2303      	movs	r3, #3
 8002632:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002634:	2305      	movs	r3, #5
 8002636:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002638:	f107 0314 	add.w	r3, r7, #20
 800263c:	4619      	mov	r1, r3
 800263e:	483f      	ldr	r0, [pc, #252]	; (800273c <HAL_SPI_MspInit+0x190>)
 8002640:	f003 fff4 	bl	800662c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002644:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002648:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264a:	2302      	movs	r3, #2
 800264c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264e:	2300      	movs	r3, #0
 8002650:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002652:	2303      	movs	r3, #3
 8002654:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002656:	2305      	movs	r3, #5
 8002658:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800265a:	f107 0314 	add.w	r3, r7, #20
 800265e:	4619      	mov	r1, r3
 8002660:	4837      	ldr	r0, [pc, #220]	; (8002740 <HAL_SPI_MspInit+0x194>)
 8002662:	f003 ffe3 	bl	800662c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8002666:	4b37      	ldr	r3, [pc, #220]	; (8002744 <HAL_SPI_MspInit+0x198>)
 8002668:	4a37      	ldr	r2, [pc, #220]	; (8002748 <HAL_SPI_MspInit+0x19c>)
 800266a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800266c:	4b35      	ldr	r3, [pc, #212]	; (8002744 <HAL_SPI_MspInit+0x198>)
 800266e:	2200      	movs	r2, #0
 8002670:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002672:	4b34      	ldr	r3, [pc, #208]	; (8002744 <HAL_SPI_MspInit+0x198>)
 8002674:	2200      	movs	r2, #0
 8002676:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002678:	4b32      	ldr	r3, [pc, #200]	; (8002744 <HAL_SPI_MspInit+0x198>)
 800267a:	2200      	movs	r2, #0
 800267c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800267e:	4b31      	ldr	r3, [pc, #196]	; (8002744 <HAL_SPI_MspInit+0x198>)
 8002680:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002684:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002686:	4b2f      	ldr	r3, [pc, #188]	; (8002744 <HAL_SPI_MspInit+0x198>)
 8002688:	2200      	movs	r2, #0
 800268a:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800268c:	4b2d      	ldr	r3, [pc, #180]	; (8002744 <HAL_SPI_MspInit+0x198>)
 800268e:	2200      	movs	r2, #0
 8002690:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8002692:	4b2c      	ldr	r3, [pc, #176]	; (8002744 <HAL_SPI_MspInit+0x198>)
 8002694:	2200      	movs	r2, #0
 8002696:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002698:	4b2a      	ldr	r3, [pc, #168]	; (8002744 <HAL_SPI_MspInit+0x198>)
 800269a:	2200      	movs	r2, #0
 800269c:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800269e:	4b29      	ldr	r3, [pc, #164]	; (8002744 <HAL_SPI_MspInit+0x198>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80026a4:	4827      	ldr	r0, [pc, #156]	; (8002744 <HAL_SPI_MspInit+0x198>)
 80026a6:	f002 f851 	bl	800474c <HAL_DMA_Init>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 80026b0:	f7ff fd4a 	bl	8002148 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a23      	ldr	r2, [pc, #140]	; (8002744 <HAL_SPI_MspInit+0x198>)
 80026b8:	64da      	str	r2, [r3, #76]	; 0x4c
 80026ba:	4a22      	ldr	r2, [pc, #136]	; (8002744 <HAL_SPI_MspInit+0x198>)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80026c0:	4b22      	ldr	r3, [pc, #136]	; (800274c <HAL_SPI_MspInit+0x1a0>)
 80026c2:	4a23      	ldr	r2, [pc, #140]	; (8002750 <HAL_SPI_MspInit+0x1a4>)
 80026c4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80026c6:	4b21      	ldr	r3, [pc, #132]	; (800274c <HAL_SPI_MspInit+0x1a0>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026cc:	4b1f      	ldr	r3, [pc, #124]	; (800274c <HAL_SPI_MspInit+0x1a0>)
 80026ce:	2240      	movs	r2, #64	; 0x40
 80026d0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026d2:	4b1e      	ldr	r3, [pc, #120]	; (800274c <HAL_SPI_MspInit+0x1a0>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026d8:	4b1c      	ldr	r3, [pc, #112]	; (800274c <HAL_SPI_MspInit+0x1a0>)
 80026da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026de:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026e0:	4b1a      	ldr	r3, [pc, #104]	; (800274c <HAL_SPI_MspInit+0x1a0>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026e6:	4b19      	ldr	r3, [pc, #100]	; (800274c <HAL_SPI_MspInit+0x1a0>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80026ec:	4b17      	ldr	r3, [pc, #92]	; (800274c <HAL_SPI_MspInit+0x1a0>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80026f2:	4b16      	ldr	r3, [pc, #88]	; (800274c <HAL_SPI_MspInit+0x1a0>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026f8:	4b14      	ldr	r3, [pc, #80]	; (800274c <HAL_SPI_MspInit+0x1a0>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80026fe:	4813      	ldr	r0, [pc, #76]	; (800274c <HAL_SPI_MspInit+0x1a0>)
 8002700:	f002 f824 	bl	800474c <HAL_DMA_Init>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d001      	beq.n	800270e <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 800270a:	f7ff fd1d 	bl	8002148 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a0e      	ldr	r2, [pc, #56]	; (800274c <HAL_SPI_MspInit+0x1a0>)
 8002712:	649a      	str	r2, [r3, #72]	; 0x48
 8002714:	4a0d      	ldr	r2, [pc, #52]	; (800274c <HAL_SPI_MspInit+0x1a0>)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 800271a:	2200      	movs	r2, #0
 800271c:	2101      	movs	r1, #1
 800271e:	2024      	movs	r0, #36	; 0x24
 8002720:	f001 ffdd 	bl	80046de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002724:	2024      	movs	r0, #36	; 0x24
 8002726:	f001 fff6 	bl	8004716 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800272a:	bf00      	nop
 800272c:	3728      	adds	r7, #40	; 0x28
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	40003800 	.word	0x40003800
 8002738:	40023800 	.word	0x40023800
 800273c:	40020800 	.word	0x40020800
 8002740:	40020400 	.word	0x40020400
 8002744:	200008e4 	.word	0x200008e4
 8002748:	40026058 	.word	0x40026058
 800274c:	2000119c 	.word	0x2000119c
 8002750:	40026070 	.word	0x40026070

08002754 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002754:	b480      	push	{r7}
 8002756:	b087      	sub	sp, #28
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a28      	ldr	r2, [pc, #160]	; (8002804 <HAL_TIM_Base_MspInit+0xb0>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d10e      	bne.n	8002784 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002766:	2300      	movs	r3, #0
 8002768:	617b      	str	r3, [r7, #20]
 800276a:	4b27      	ldr	r3, [pc, #156]	; (8002808 <HAL_TIM_Base_MspInit+0xb4>)
 800276c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276e:	4a26      	ldr	r2, [pc, #152]	; (8002808 <HAL_TIM_Base_MspInit+0xb4>)
 8002770:	f043 0310 	orr.w	r3, r3, #16
 8002774:	6413      	str	r3, [r2, #64]	; 0x40
 8002776:	4b24      	ldr	r3, [pc, #144]	; (8002808 <HAL_TIM_Base_MspInit+0xb4>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277a:	f003 0310 	and.w	r3, r3, #16
 800277e:	617b      	str	r3, [r7, #20]
 8002780:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8002782:	e03a      	b.n	80027fa <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM7)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a20      	ldr	r2, [pc, #128]	; (800280c <HAL_TIM_Base_MspInit+0xb8>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d10e      	bne.n	80027ac <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	613b      	str	r3, [r7, #16]
 8002792:	4b1d      	ldr	r3, [pc, #116]	; (8002808 <HAL_TIM_Base_MspInit+0xb4>)
 8002794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002796:	4a1c      	ldr	r2, [pc, #112]	; (8002808 <HAL_TIM_Base_MspInit+0xb4>)
 8002798:	f043 0320 	orr.w	r3, r3, #32
 800279c:	6413      	str	r3, [r2, #64]	; 0x40
 800279e:	4b1a      	ldr	r3, [pc, #104]	; (8002808 <HAL_TIM_Base_MspInit+0xb4>)
 80027a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a2:	f003 0320 	and.w	r3, r3, #32
 80027a6:	613b      	str	r3, [r7, #16]
 80027a8:	693b      	ldr	r3, [r7, #16]
}
 80027aa:	e026      	b.n	80027fa <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM13)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a17      	ldr	r2, [pc, #92]	; (8002810 <HAL_TIM_Base_MspInit+0xbc>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d10e      	bne.n	80027d4 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80027b6:	2300      	movs	r3, #0
 80027b8:	60fb      	str	r3, [r7, #12]
 80027ba:	4b13      	ldr	r3, [pc, #76]	; (8002808 <HAL_TIM_Base_MspInit+0xb4>)
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	4a12      	ldr	r2, [pc, #72]	; (8002808 <HAL_TIM_Base_MspInit+0xb4>)
 80027c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027c4:	6413      	str	r3, [r2, #64]	; 0x40
 80027c6:	4b10      	ldr	r3, [pc, #64]	; (8002808 <HAL_TIM_Base_MspInit+0xb4>)
 80027c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027ce:	60fb      	str	r3, [r7, #12]
 80027d0:	68fb      	ldr	r3, [r7, #12]
}
 80027d2:	e012      	b.n	80027fa <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM14)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a0e      	ldr	r2, [pc, #56]	; (8002814 <HAL_TIM_Base_MspInit+0xc0>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d10d      	bne.n	80027fa <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80027de:	2300      	movs	r3, #0
 80027e0:	60bb      	str	r3, [r7, #8]
 80027e2:	4b09      	ldr	r3, [pc, #36]	; (8002808 <HAL_TIM_Base_MspInit+0xb4>)
 80027e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e6:	4a08      	ldr	r2, [pc, #32]	; (8002808 <HAL_TIM_Base_MspInit+0xb4>)
 80027e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ec:	6413      	str	r3, [r2, #64]	; 0x40
 80027ee:	4b06      	ldr	r3, [pc, #24]	; (8002808 <HAL_TIM_Base_MspInit+0xb4>)
 80027f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f6:	60bb      	str	r3, [r7, #8]
 80027f8:	68bb      	ldr	r3, [r7, #8]
}
 80027fa:	bf00      	nop
 80027fc:	371c      	adds	r7, #28
 80027fe:	46bd      	mov	sp, r7
 8002800:	bc80      	pop	{r7}
 8002802:	4770      	bx	lr
 8002804:	40001000 	.word	0x40001000
 8002808:	40023800 	.word	0x40023800
 800280c:	40001400 	.word	0x40001400
 8002810:	40001c00 	.word	0x40001c00
 8002814:	40002000 	.word	0x40002000

08002818 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b08a      	sub	sp, #40	; 0x28
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002820:	f107 0314 	add.w	r3, r7, #20
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	605a      	str	r2, [r3, #4]
 800282a:	609a      	str	r2, [r3, #8]
 800282c:	60da      	str	r2, [r3, #12]
 800282e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a19      	ldr	r2, [pc, #100]	; (800289c <HAL_TIM_Encoder_MspInit+0x84>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d12b      	bne.n	8002892 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800283a:	2300      	movs	r3, #0
 800283c:	613b      	str	r3, [r7, #16]
 800283e:	4b18      	ldr	r3, [pc, #96]	; (80028a0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002842:	4a17      	ldr	r2, [pc, #92]	; (80028a0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002844:	f043 0302 	orr.w	r3, r3, #2
 8002848:	6453      	str	r3, [r2, #68]	; 0x44
 800284a:	4b15      	ldr	r3, [pc, #84]	; (80028a0 <HAL_TIM_Encoder_MspInit+0x88>)
 800284c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	613b      	str	r3, [r7, #16]
 8002854:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002856:	2300      	movs	r3, #0
 8002858:	60fb      	str	r3, [r7, #12]
 800285a:	4b11      	ldr	r3, [pc, #68]	; (80028a0 <HAL_TIM_Encoder_MspInit+0x88>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285e:	4a10      	ldr	r2, [pc, #64]	; (80028a0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002860:	f043 0304 	orr.w	r3, r3, #4
 8002864:	6313      	str	r3, [r2, #48]	; 0x30
 8002866:	4b0e      	ldr	r3, [pc, #56]	; (80028a0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286a:	f003 0304 	and.w	r3, r3, #4
 800286e:	60fb      	str	r3, [r7, #12]
 8002870:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8002872:	23c0      	movs	r3, #192	; 0xc0
 8002874:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002876:	2302      	movs	r3, #2
 8002878:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287a:	2300      	movs	r3, #0
 800287c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800287e:	2300      	movs	r3, #0
 8002880:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002882:	2303      	movs	r3, #3
 8002884:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002886:	f107 0314 	add.w	r3, r7, #20
 800288a:	4619      	mov	r1, r3
 800288c:	4805      	ldr	r0, [pc, #20]	; (80028a4 <HAL_TIM_Encoder_MspInit+0x8c>)
 800288e:	f003 fecd 	bl	800662c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002892:	bf00      	nop
 8002894:	3728      	adds	r7, #40	; 0x28
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	40010400 	.word	0x40010400
 80028a0:	40023800 	.word	0x40023800
 80028a4:	40020800 	.word	0x40020800

080028a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08c      	sub	sp, #48	; 0x30
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b0:	f107 031c 	add.w	r3, r7, #28
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	605a      	str	r2, [r3, #4]
 80028ba:	609a      	str	r2, [r3, #8]
 80028bc:	60da      	str	r2, [r3, #12]
 80028be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a65      	ldr	r2, [pc, #404]	; (8002a5c <HAL_UART_MspInit+0x1b4>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	f040 8091 	bne.w	80029ee <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028cc:	2300      	movs	r3, #0
 80028ce:	61bb      	str	r3, [r7, #24]
 80028d0:	4b63      	ldr	r3, [pc, #396]	; (8002a60 <HAL_UART_MspInit+0x1b8>)
 80028d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d4:	4a62      	ldr	r2, [pc, #392]	; (8002a60 <HAL_UART_MspInit+0x1b8>)
 80028d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028da:	6413      	str	r3, [r2, #64]	; 0x40
 80028dc:	4b60      	ldr	r3, [pc, #384]	; (8002a60 <HAL_UART_MspInit+0x1b8>)
 80028de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e4:	61bb      	str	r3, [r7, #24]
 80028e6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028e8:	2300      	movs	r3, #0
 80028ea:	617b      	str	r3, [r7, #20]
 80028ec:	4b5c      	ldr	r3, [pc, #368]	; (8002a60 <HAL_UART_MspInit+0x1b8>)
 80028ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f0:	4a5b      	ldr	r2, [pc, #364]	; (8002a60 <HAL_UART_MspInit+0x1b8>)
 80028f2:	f043 0308 	orr.w	r3, r3, #8
 80028f6:	6313      	str	r3, [r2, #48]	; 0x30
 80028f8:	4b59      	ldr	r3, [pc, #356]	; (8002a60 <HAL_UART_MspInit+0x1b8>)
 80028fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fc:	f003 0308 	and.w	r3, r3, #8
 8002900:	617b      	str	r3, [r7, #20]
 8002902:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002904:	2360      	movs	r3, #96	; 0x60
 8002906:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002908:	2302      	movs	r3, #2
 800290a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290c:	2300      	movs	r3, #0
 800290e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002910:	2303      	movs	r3, #3
 8002912:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002914:	2307      	movs	r3, #7
 8002916:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002918:	f107 031c 	add.w	r3, r7, #28
 800291c:	4619      	mov	r1, r3
 800291e:	4851      	ldr	r0, [pc, #324]	; (8002a64 <HAL_UART_MspInit+0x1bc>)
 8002920:	f003 fe84 	bl	800662c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002924:	4b50      	ldr	r3, [pc, #320]	; (8002a68 <HAL_UART_MspInit+0x1c0>)
 8002926:	4a51      	ldr	r2, [pc, #324]	; (8002a6c <HAL_UART_MspInit+0x1c4>)
 8002928:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800292a:	4b4f      	ldr	r3, [pc, #316]	; (8002a68 <HAL_UART_MspInit+0x1c0>)
 800292c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002930:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002932:	4b4d      	ldr	r3, [pc, #308]	; (8002a68 <HAL_UART_MspInit+0x1c0>)
 8002934:	2200      	movs	r2, #0
 8002936:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002938:	4b4b      	ldr	r3, [pc, #300]	; (8002a68 <HAL_UART_MspInit+0x1c0>)
 800293a:	2200      	movs	r2, #0
 800293c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800293e:	4b4a      	ldr	r3, [pc, #296]	; (8002a68 <HAL_UART_MspInit+0x1c0>)
 8002940:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002944:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002946:	4b48      	ldr	r3, [pc, #288]	; (8002a68 <HAL_UART_MspInit+0x1c0>)
 8002948:	2200      	movs	r2, #0
 800294a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800294c:	4b46      	ldr	r3, [pc, #280]	; (8002a68 <HAL_UART_MspInit+0x1c0>)
 800294e:	2200      	movs	r2, #0
 8002950:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002952:	4b45      	ldr	r3, [pc, #276]	; (8002a68 <HAL_UART_MspInit+0x1c0>)
 8002954:	2200      	movs	r2, #0
 8002956:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002958:	4b43      	ldr	r3, [pc, #268]	; (8002a68 <HAL_UART_MspInit+0x1c0>)
 800295a:	2200      	movs	r2, #0
 800295c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800295e:	4b42      	ldr	r3, [pc, #264]	; (8002a68 <HAL_UART_MspInit+0x1c0>)
 8002960:	2200      	movs	r2, #0
 8002962:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002964:	4840      	ldr	r0, [pc, #256]	; (8002a68 <HAL_UART_MspInit+0x1c0>)
 8002966:	f001 fef1 	bl	800474c <HAL_DMA_Init>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002970:	f7ff fbea 	bl	8002148 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4a3c      	ldr	r2, [pc, #240]	; (8002a68 <HAL_UART_MspInit+0x1c0>)
 8002978:	635a      	str	r2, [r3, #52]	; 0x34
 800297a:	4a3b      	ldr	r2, [pc, #236]	; (8002a68 <HAL_UART_MspInit+0x1c0>)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002980:	4b3b      	ldr	r3, [pc, #236]	; (8002a70 <HAL_UART_MspInit+0x1c8>)
 8002982:	4a3c      	ldr	r2, [pc, #240]	; (8002a74 <HAL_UART_MspInit+0x1cc>)
 8002984:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002986:	4b3a      	ldr	r3, [pc, #232]	; (8002a70 <HAL_UART_MspInit+0x1c8>)
 8002988:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800298c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800298e:	4b38      	ldr	r3, [pc, #224]	; (8002a70 <HAL_UART_MspInit+0x1c8>)
 8002990:	2240      	movs	r2, #64	; 0x40
 8002992:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002994:	4b36      	ldr	r3, [pc, #216]	; (8002a70 <HAL_UART_MspInit+0x1c8>)
 8002996:	2200      	movs	r2, #0
 8002998:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800299a:	4b35      	ldr	r3, [pc, #212]	; (8002a70 <HAL_UART_MspInit+0x1c8>)
 800299c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029a0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029a2:	4b33      	ldr	r3, [pc, #204]	; (8002a70 <HAL_UART_MspInit+0x1c8>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029a8:	4b31      	ldr	r3, [pc, #196]	; (8002a70 <HAL_UART_MspInit+0x1c8>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80029ae:	4b30      	ldr	r3, [pc, #192]	; (8002a70 <HAL_UART_MspInit+0x1c8>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029b4:	4b2e      	ldr	r3, [pc, #184]	; (8002a70 <HAL_UART_MspInit+0x1c8>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029ba:	4b2d      	ldr	r3, [pc, #180]	; (8002a70 <HAL_UART_MspInit+0x1c8>)
 80029bc:	2200      	movs	r2, #0
 80029be:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80029c0:	482b      	ldr	r0, [pc, #172]	; (8002a70 <HAL_UART_MspInit+0x1c8>)
 80029c2:	f001 fec3 	bl	800474c <HAL_DMA_Init>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d001      	beq.n	80029d0 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 80029cc:	f7ff fbbc 	bl	8002148 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4a27      	ldr	r2, [pc, #156]	; (8002a70 <HAL_UART_MspInit+0x1c8>)
 80029d4:	631a      	str	r2, [r3, #48]	; 0x30
 80029d6:	4a26      	ldr	r2, [pc, #152]	; (8002a70 <HAL_UART_MspInit+0x1c8>)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80029dc:	2200      	movs	r2, #0
 80029de:	2101      	movs	r1, #1
 80029e0:	2026      	movs	r0, #38	; 0x26
 80029e2:	f001 fe7c 	bl	80046de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029e6:	2026      	movs	r0, #38	; 0x26
 80029e8:	f001 fe95 	bl	8004716 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80029ec:	e031      	b.n	8002a52 <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART3)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a21      	ldr	r2, [pc, #132]	; (8002a78 <HAL_UART_MspInit+0x1d0>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d12c      	bne.n	8002a52 <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 80029f8:	2300      	movs	r3, #0
 80029fa:	613b      	str	r3, [r7, #16]
 80029fc:	4b18      	ldr	r3, [pc, #96]	; (8002a60 <HAL_UART_MspInit+0x1b8>)
 80029fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a00:	4a17      	ldr	r2, [pc, #92]	; (8002a60 <HAL_UART_MspInit+0x1b8>)
 8002a02:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a06:	6413      	str	r3, [r2, #64]	; 0x40
 8002a08:	4b15      	ldr	r3, [pc, #84]	; (8002a60 <HAL_UART_MspInit+0x1b8>)
 8002a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a10:	613b      	str	r3, [r7, #16]
 8002a12:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a14:	2300      	movs	r3, #0
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	4b11      	ldr	r3, [pc, #68]	; (8002a60 <HAL_UART_MspInit+0x1b8>)
 8002a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1c:	4a10      	ldr	r2, [pc, #64]	; (8002a60 <HAL_UART_MspInit+0x1b8>)
 8002a1e:	f043 0308 	orr.w	r3, r3, #8
 8002a22:	6313      	str	r3, [r2, #48]	; 0x30
 8002a24:	4b0e      	ldr	r3, [pc, #56]	; (8002a60 <HAL_UART_MspInit+0x1b8>)
 8002a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a28:	f003 0308 	and.w	r3, r3, #8
 8002a2c:	60fb      	str	r3, [r7, #12]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002a30:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002a34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a36:	2302      	movs	r3, #2
 8002a38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002a42:	2307      	movs	r3, #7
 8002a44:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a46:	f107 031c 	add.w	r3, r7, #28
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4805      	ldr	r0, [pc, #20]	; (8002a64 <HAL_UART_MspInit+0x1bc>)
 8002a4e:	f003 fded 	bl	800662c <HAL_GPIO_Init>
}
 8002a52:	bf00      	nop
 8002a54:	3730      	adds	r7, #48	; 0x30
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	40004400 	.word	0x40004400
 8002a60:	40023800 	.word	0x40023800
 8002a64:	40020c00 	.word	0x40020c00
 8002a68:	200007a0 	.word	0x200007a0
 8002a6c:	40026088 	.word	0x40026088
 8002a70:	20000990 	.word	0x20000990
 8002a74:	400260a0 	.word	0x400260a0
 8002a78:	40004800 	.word	0x40004800

08002a7c <LL_TIM_DisableCounter>:
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f023 0201 	bic.w	r2, r3, #1
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	601a      	str	r2, [r3, #0]
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bc80      	pop	{r7}
 8002a98:	4770      	bx	lr

08002a9a <LL_TIM_ClearFlag_UPDATE>:
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b083      	sub	sp, #12
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f06f 0201 	mvn.w	r2, #1
 8002aa8:	611a      	str	r2, [r3, #16]
}
 8002aaa:	bf00      	nop
 8002aac:	370c      	adds	r7, #12
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bc80      	pop	{r7}
 8002ab2:	4770      	bx	lr

08002ab4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002ab8:	bf00      	nop
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bc80      	pop	{r7}
 8002abe:	4770      	bx	lr

08002ac0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ac4:	e7fe      	b.n	8002ac4 <HardFault_Handler+0x4>

08002ac6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002aca:	e7fe      	b.n	8002aca <MemManage_Handler+0x4>

08002acc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002acc:	b480      	push	{r7}
 8002ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ad0:	e7fe      	b.n	8002ad0 <BusFault_Handler+0x4>

08002ad2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ad6:	e7fe      	b.n	8002ad6 <UsageFault_Handler+0x4>

08002ad8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002adc:	bf00      	nop
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bc80      	pop	{r7}
 8002ae2:	4770      	bx	lr

08002ae4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ae8:	bf00      	nop
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr

08002af0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002af4:	bf00      	nop
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bc80      	pop	{r7}
 8002afa:	4770      	bx	lr

08002afc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b00:	f000 fa88 	bl	8003014 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b04:	bf00      	nop
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002b0c:	4802      	ldr	r0, [pc, #8]	; (8002b18 <DMA1_Stream3_IRQHandler+0x10>)
 8002b0e:	f001 feed 	bl	80048ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002b12:	bf00      	nop
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	200008e4 	.word	0x200008e4

08002b1c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002b20:	4802      	ldr	r0, [pc, #8]	; (8002b2c <DMA1_Stream4_IRQHandler+0x10>)
 8002b22:	f001 fee3 	bl	80048ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002b26:	bf00      	nop
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	2000119c 	.word	0x2000119c

08002b30 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002b34:	4802      	ldr	r0, [pc, #8]	; (8002b40 <DMA1_Stream5_IRQHandler+0x10>)
 8002b36:	f001 fed9 	bl	80048ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	200007a0 	.word	0x200007a0

08002b44 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002b48:	4802      	ldr	r0, [pc, #8]	; (8002b54 <DMA1_Stream6_IRQHandler+0x10>)
 8002b4a:	f001 fecf 	bl	80048ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	20000990 	.word	0x20000990

08002b58 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002b5c:	4802      	ldr	r0, [pc, #8]	; (8002b68 <ADC_IRQHandler+0x10>)
 8002b5e:	f000 fada 	bl	8003116 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002b62:	bf00      	nop
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	20000948 	.word	0x20000948

08002b6c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002b70:	4802      	ldr	r0, [pc, #8]	; (8002b7c <CAN1_TX_IRQHandler+0x10>)
 8002b72:	f001 fabf 	bl	80040f4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002b76:	bf00      	nop
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	20001114 	.word	0x20001114

08002b80 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002b84:	4802      	ldr	r0, [pc, #8]	; (8002b90 <CAN1_RX0_IRQHandler+0x10>)
 8002b86:	f001 fab5 	bl	80040f4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002b8a:	bf00      	nop
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	20001114 	.word	0x20001114

08002b94 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002b98:	4802      	ldr	r0, [pc, #8]	; (8002ba4 <CAN1_RX1_IRQHandler+0x10>)
 8002b9a:	f001 faab 	bl	80040f4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002b9e:	bf00      	nop
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	20001114 	.word	0x20001114

08002ba8 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002bac:	4802      	ldr	r0, [pc, #8]	; (8002bb8 <CAN1_SCE_IRQHandler+0x10>)
 8002bae:	f001 faa1 	bl	80040f4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8002bb2:	bf00      	nop
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	20001114 	.word	0x20001114

08002bbc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 8002bc0:	4808      	ldr	r0, [pc, #32]	; (8002be4 <TIM3_IRQHandler+0x28>)
 8002bc2:	f7ff ff5b 	bl	8002a7c <LL_TIM_DisableCounter>
	// -- FLIR VERSIOKN --
	/*
	 //HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
	 */

	HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin, RESET);
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2120      	movs	r1, #32
 8002bca:	4807      	ldr	r0, [pc, #28]	; (8002be8 <TIM3_IRQHandler+0x2c>)
 8002bcc:	f003 fee3 	bl	8006996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	2110      	movs	r1, #16
 8002bd4:	4804      	ldr	r0, [pc, #16]	; (8002be8 <TIM3_IRQHandler+0x2c>)
 8002bd6:	f003 fede 	bl	8006996 <HAL_GPIO_WritePin>

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 8002bda:	4802      	ldr	r0, [pc, #8]	; (8002be4 <TIM3_IRQHandler+0x28>)
 8002bdc:	f7ff ff5d 	bl	8002a9a <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 8002be0:	bf00      	nop
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	40000400 	.word	0x40000400
 8002be8:	40021800 	.word	0x40021800

08002bec <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002bf0:	4802      	ldr	r0, [pc, #8]	; (8002bfc <SPI2_IRQHandler+0x10>)
 8002bf2:	f007 faa9 	bl	800a148 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002bf6:	bf00      	nop
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	20000800 	.word	0x20000800

08002c00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c04:	4802      	ldr	r0, [pc, #8]	; (8002c10 <USART2_IRQHandler+0x10>)
 8002c06:	f007 ffd7 	bl	800abb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c0a:	bf00      	nop
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	200010d4 	.word	0x200010d4

08002c14 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002c18:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002c1c:	f003 feec 	bl	80069f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002c20:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002c24:	f003 fee8 	bl	80069f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002c28:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002c2c:	f003 fee4 	bl	80069f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002c30:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002c34:	f003 fee0 	bl	80069f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002c38:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002c3c:	f003 fedc 	bl	80069f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002c40:	bf00      	nop
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8002c48:	4802      	ldr	r0, [pc, #8]	; (8002c54 <SDIO_IRQHandler+0x10>)
 8002c4a:	f006 f8d1 	bl	8008df0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8002c4e:	bf00      	nop
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	20000d94 	.word	0x20000d94

08002c58 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002c5c:	4802      	ldr	r0, [pc, #8]	; (8002c68 <DMA2_Stream0_IRQHandler+0x10>)
 8002c5e:	f001 fe45 	bl	80048ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002c62:	bf00      	nop
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	20000a50 	.word	0x20000a50

08002c6c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002c70:	4802      	ldr	r0, [pc, #8]	; (8002c7c <DMA2_Stream3_IRQHandler+0x10>)
 8002c72:	f001 fe3b 	bl	80048ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002c76:	bf00      	nop
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	20000740 	.word	0x20000740

08002c80 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002c84:	4802      	ldr	r0, [pc, #8]	; (8002c90 <ETH_IRQHandler+0x10>)
 8002c86:	f002 fc38 	bl	80054fa <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	20003014 	.word	0x20003014

08002c94 <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
  */
void ETH_WKUP_IRQHandler(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002c98:	4802      	ldr	r0, [pc, #8]	; (8002ca4 <ETH_WKUP_IRQHandler+0x10>)
 8002c9a:	f002 fc2e 	bl	80054fa <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_WKUP_IRQn 1 */

  /* USER CODE END ETH_WKUP_IRQn 1 */
}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20003014 	.word	0x20003014

08002ca8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002cac:	4802      	ldr	r0, [pc, #8]	; (8002cb8 <OTG_FS_IRQHandler+0x10>)
 8002cae:	f003 fffa 	bl	8006ca6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002cb2:	bf00      	nop
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	2000804c 	.word	0x2000804c

08002cbc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002cc0:	4802      	ldr	r0, [pc, #8]	; (8002ccc <DMA2_Stream6_IRQHandler+0x10>)
 8002cc2:	f001 fe13 	bl	80048ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002cc6:	bf00      	nop
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20000ce4 	.word	0x20000ce4

08002cd0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b086      	sub	sp, #24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cdc:	2300      	movs	r3, #0
 8002cde:	617b      	str	r3, [r7, #20]
 8002ce0:	e00a      	b.n	8002cf8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002ce2:	f3af 8000 	nop.w
 8002ce6:	4601      	mov	r1, r0
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	1c5a      	adds	r2, r3, #1
 8002cec:	60ba      	str	r2, [r7, #8]
 8002cee:	b2ca      	uxtb	r2, r1
 8002cf0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	617b      	str	r3, [r7, #20]
 8002cf8:	697a      	ldr	r2, [r7, #20]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	dbf0      	blt.n	8002ce2 <_read+0x12>
	}

return len;
 8002d00:	687b      	ldr	r3, [r7, #4]
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b086      	sub	sp, #24
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	60f8      	str	r0, [r7, #12]
 8002d12:	60b9      	str	r1, [r7, #8]
 8002d14:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d16:	2300      	movs	r3, #0
 8002d18:	617b      	str	r3, [r7, #20]
 8002d1a:	e009      	b.n	8002d30 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	1c5a      	adds	r2, r3, #1
 8002d20:	60ba      	str	r2, [r7, #8]
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	617b      	str	r3, [r7, #20]
 8002d30:	697a      	ldr	r2, [r7, #20]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	dbf1      	blt.n	8002d1c <_write+0x12>
	}
	return len;
 8002d38:	687b      	ldr	r3, [r7, #4]
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3718      	adds	r7, #24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <_close>:

int _close(int file)
{
 8002d42:	b480      	push	{r7}
 8002d44:	b083      	sub	sp, #12
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
	return -1;
 8002d4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr

08002d58 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d68:	605a      	str	r2, [r3, #4]
	return 0;
 8002d6a:	2300      	movs	r3, #0
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bc80      	pop	{r7}
 8002d74:	4770      	bx	lr

08002d76 <_isatty>:

int _isatty(int file)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
	return 1;
 8002d7e:	2301      	movs	r3, #1
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bc80      	pop	{r7}
 8002d88:	4770      	bx	lr

08002d8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b085      	sub	sp, #20
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	60f8      	str	r0, [r7, #12]
 8002d92:	60b9      	str	r1, [r7, #8]
 8002d94:	607a      	str	r2, [r7, #4]
	return 0;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3714      	adds	r7, #20
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bc80      	pop	{r7}
 8002da0:	4770      	bx	lr
	...

08002da4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b087      	sub	sp, #28
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dac:	4a14      	ldr	r2, [pc, #80]	; (8002e00 <_sbrk+0x5c>)
 8002dae:	4b15      	ldr	r3, [pc, #84]	; (8002e04 <_sbrk+0x60>)
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002db8:	4b13      	ldr	r3, [pc, #76]	; (8002e08 <_sbrk+0x64>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d102      	bne.n	8002dc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dc0:	4b11      	ldr	r3, [pc, #68]	; (8002e08 <_sbrk+0x64>)
 8002dc2:	4a12      	ldr	r2, [pc, #72]	; (8002e0c <_sbrk+0x68>)
 8002dc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dc6:	4b10      	ldr	r3, [pc, #64]	; (8002e08 <_sbrk+0x64>)
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4413      	add	r3, r2
 8002dce:	693a      	ldr	r2, [r7, #16]
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d205      	bcs.n	8002de0 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002dd4:	4b0e      	ldr	r3, [pc, #56]	; (8002e10 <_sbrk+0x6c>)
 8002dd6:	220c      	movs	r2, #12
 8002dd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dda:	f04f 33ff 	mov.w	r3, #4294967295
 8002dde:	e009      	b.n	8002df4 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002de0:	4b09      	ldr	r3, [pc, #36]	; (8002e08 <_sbrk+0x64>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002de6:	4b08      	ldr	r3, [pc, #32]	; (8002e08 <_sbrk+0x64>)
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4413      	add	r3, r2
 8002dee:	4a06      	ldr	r2, [pc, #24]	; (8002e08 <_sbrk+0x64>)
 8002df0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002df2:	68fb      	ldr	r3, [r7, #12]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	371c      	adds	r7, #28
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bc80      	pop	{r7}
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	20020000 	.word	0x20020000
 8002e04:	00000400 	.word	0x00000400
 8002e08:	200004a4 	.word	0x200004a4
 8002e0c:	20008450 	.word	0x20008450
 8002e10:	2000844c 	.word	0x2000844c

08002e14 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002e18:	4b12      	ldr	r3, [pc, #72]	; (8002e64 <SystemInit+0x50>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a11      	ldr	r2, [pc, #68]	; (8002e64 <SystemInit+0x50>)
 8002e1e:	f043 0301 	orr.w	r3, r3, #1
 8002e22:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002e24:	4b0f      	ldr	r3, [pc, #60]	; (8002e64 <SystemInit+0x50>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002e2a:	4b0e      	ldr	r3, [pc, #56]	; (8002e64 <SystemInit+0x50>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a0d      	ldr	r2, [pc, #52]	; (8002e64 <SystemInit+0x50>)
 8002e30:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002e34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e38:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002e3a:	4b0a      	ldr	r3, [pc, #40]	; (8002e64 <SystemInit+0x50>)
 8002e3c:	4a0a      	ldr	r2, [pc, #40]	; (8002e68 <SystemInit+0x54>)
 8002e3e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002e40:	4b08      	ldr	r3, [pc, #32]	; (8002e64 <SystemInit+0x50>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a07      	ldr	r2, [pc, #28]	; (8002e64 <SystemInit+0x50>)
 8002e46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e4a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002e4c:	4b05      	ldr	r3, [pc, #20]	; (8002e64 <SystemInit+0x50>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002e52:	4b06      	ldr	r3, [pc, #24]	; (8002e6c <SystemInit+0x58>)
 8002e54:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e58:	609a      	str	r2, [r3, #8]
#endif
}
 8002e5a:	bf00      	nop
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bc80      	pop	{r7}
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	40023800 	.word	0x40023800
 8002e68:	24003010 	.word	0x24003010
 8002e6c:	e000ed00 	.word	0xe000ed00

08002e70 <udp_echoserver_init>:
 * @brief  Initialize the server application.
 * @param  None
 * @retval None
 */
void udp_echoserver_init(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
	struct udp_pcb *upcb;
	err_t err;

	/* Create a new UDP control block  */
	upcb = udp_new();
 8002e76:	f00e fd0c 	bl	8011892 <udp_new>
 8002e7a:	6078      	str	r0, [r7, #4]

	if (upcb)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d014      	beq.n	8002eac <udp_echoserver_init+0x3c>
	{
		/* Bind the upcb to the UDP_PORT port */
		/* Using IP_ADDR_ANY allow the upcb to be used by any local interface */
		err = udp_bind(upcb, IP_ADDR_ANY, UDP_SERVER_PORT);
 8002e82:	f242 322a 	movw	r2, #9002	; 0x232a
 8002e86:	490b      	ldr	r1, [pc, #44]	; (8002eb4 <udp_echoserver_init+0x44>)
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f00e fc15 	bl	80116b8 <udp_bind>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	70fb      	strb	r3, [r7, #3]

		upcb->remote_port = UDP_SERVER_PORT;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f242 322a 	movw	r2, #9002	; 0x232a
 8002e98:	829a      	strh	r2, [r3, #20]

		if (err == ERR_OK)
 8002e9a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d104      	bne.n	8002eac <udp_echoserver_init+0x3c>
		{
			/* Set a receive callback for the upcb */
			udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	4904      	ldr	r1, [pc, #16]	; (8002eb8 <udp_echoserver_init+0x48>)
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f00e fce2 	bl	8011870 <udp_recv>
		}
	}
}
 8002eac:	bf00      	nop
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	08018bc0 	.word	0x08018bc0
 8002eb8:	08002ebd 	.word	0x08002ebd

08002ebc <udp_echoserver_receive_callback>:
 */
uint8_t udp_flag;
uint8_t udp_data;
void udp_echoserver_receive_callback(void *arg, struct udp_pcb *upcb,
		struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	60b9      	str	r1, [r7, #8]
 8002ec6:	607a      	str	r2, [r7, #4]
 8002ec8:	603b      	str	r3, [r7, #0]
	MEMCPY(&udp_data, p->payload, p->len);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6859      	ldr	r1, [r3, #4]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	895b      	ldrh	r3, [r3, #10]
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	480f      	ldr	r0, [pc, #60]	; (8002f14 <udp_echoserver_receive_callback+0x58>)
 8002ed6:	f011 ff00 	bl	8014cda <memcpy>
	udp_flag = 1;
 8002eda:	4b0f      	ldr	r3, [pc, #60]	; (8002f18 <udp_echoserver_receive_callback+0x5c>)
 8002edc:	2201      	movs	r2, #1
 8002ede:	701a      	strb	r2, [r3, #0]

	//strcpy(udp_flag,CDC_Transmit_FS(&udp_data, p->len));
	CDC_Transmit_FS(&udp_data, p->len);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	895b      	ldrh	r3, [r3, #10]
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	480b      	ldr	r0, [pc, #44]	; (8002f14 <udp_echoserver_receive_callback+0x58>)
 8002ee8:	f011 fa70 	bl	80143cc <CDC_Transmit_FS>

	/* Connect to the remote client */
	udp_connect(upcb, addr, UDP_CLIENT_PORT);
 8002eec:	f242 322a 	movw	r2, #9002	; 0x232a
 8002ef0:	6839      	ldr	r1, [r7, #0]
 8002ef2:	68b8      	ldr	r0, [r7, #8]
 8002ef4:	f00e fc50 	bl	8011798 <udp_connect>

	/* Tell the client that we have accepted it */
	udp_send(upcb, p);
 8002ef8:	6879      	ldr	r1, [r7, #4]
 8002efa:	68b8      	ldr	r0, [r7, #8]
 8002efc:	f00e fac2 	bl	8011484 <udp_send>

	/* free the UDP connection, so we can accept new clients */
	udp_disconnect(upcb);
 8002f00:	68b8      	ldr	r0, [r7, #8]
 8002f02:	f00e fc9f 	bl	8011844 <udp_disconnect>

	/* Free the p buffer */
	pbuf_free(p);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f00d fe34 	bl	8010b74 <pbuf_free>

}
 8002f0c:	bf00      	nop
 8002f0e:	3710      	adds	r7, #16
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	20001272 	.word	0x20001272
 8002f18:	20001271 	.word	0x20001271

08002f1c <Reset_Handler>:
 8002f1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f54 <LoopFillZerobss+0x14>
 8002f20:	2100      	movs	r1, #0
 8002f22:	e003      	b.n	8002f2c <LoopCopyDataInit>

08002f24 <CopyDataInit>:
 8002f24:	4b0c      	ldr	r3, [pc, #48]	; (8002f58 <LoopFillZerobss+0x18>)
 8002f26:	585b      	ldr	r3, [r3, r1]
 8002f28:	5043      	str	r3, [r0, r1]
 8002f2a:	3104      	adds	r1, #4

08002f2c <LoopCopyDataInit>:
 8002f2c:	480b      	ldr	r0, [pc, #44]	; (8002f5c <LoopFillZerobss+0x1c>)
 8002f2e:	4b0c      	ldr	r3, [pc, #48]	; (8002f60 <LoopFillZerobss+0x20>)
 8002f30:	1842      	adds	r2, r0, r1
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d3f6      	bcc.n	8002f24 <CopyDataInit>
 8002f36:	4a0b      	ldr	r2, [pc, #44]	; (8002f64 <LoopFillZerobss+0x24>)
 8002f38:	e002      	b.n	8002f40 <LoopFillZerobss>

08002f3a <FillZerobss>:
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	f842 3b04 	str.w	r3, [r2], #4

08002f40 <LoopFillZerobss>:
 8002f40:	4b09      	ldr	r3, [pc, #36]	; (8002f68 <LoopFillZerobss+0x28>)
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d3f9      	bcc.n	8002f3a <FillZerobss>
 8002f46:	f7ff ff65 	bl	8002e14 <SystemInit>
 8002f4a:	f011 fe83 	bl	8014c54 <__libc_init_array>
 8002f4e:	f7fe faa7 	bl	80014a0 <main>
 8002f52:	4770      	bx	lr
 8002f54:	20020000 	.word	0x20020000
 8002f58:	08018ea8 	.word	0x08018ea8
 8002f5c:	20000000 	.word	0x20000000
 8002f60:	20000468 	.word	0x20000468
 8002f64:	20000468 	.word	0x20000468
 8002f68:	20008450 	.word	0x20008450

08002f6c <CAN2_RX0_IRQHandler>:
 8002f6c:	e7fe      	b.n	8002f6c <CAN2_RX0_IRQHandler>
	...

08002f70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f74:	4b0e      	ldr	r3, [pc, #56]	; (8002fb0 <HAL_Init+0x40>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a0d      	ldr	r2, [pc, #52]	; (8002fb0 <HAL_Init+0x40>)
 8002f7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f80:	4b0b      	ldr	r3, [pc, #44]	; (8002fb0 <HAL_Init+0x40>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a0a      	ldr	r2, [pc, #40]	; (8002fb0 <HAL_Init+0x40>)
 8002f86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f8c:	4b08      	ldr	r3, [pc, #32]	; (8002fb0 <HAL_Init+0x40>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a07      	ldr	r2, [pc, #28]	; (8002fb0 <HAL_Init+0x40>)
 8002f92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f98:	2003      	movs	r0, #3
 8002f9a:	f001 fb95 	bl	80046c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f9e:	2001      	movs	r0, #1
 8002fa0:	f000 f808 	bl	8002fb4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002fa4:	f7ff f8d6 	bl	8002154 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	40023c00 	.word	0x40023c00

08002fb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002fbc:	4b12      	ldr	r3, [pc, #72]	; (8003008 <HAL_InitTick+0x54>)
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	4b12      	ldr	r3, [pc, #72]	; (800300c <HAL_InitTick+0x58>)
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fca:	fbb3 f3f1 	udiv	r3, r3, r1
 8002fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f001 fbad 	bl	8004732 <HAL_SYSTICK_Config>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e00e      	b.n	8003000 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2b0f      	cmp	r3, #15
 8002fe6:	d80a      	bhi.n	8002ffe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fe8:	2200      	movs	r2, #0
 8002fea:	6879      	ldr	r1, [r7, #4]
 8002fec:	f04f 30ff 	mov.w	r0, #4294967295
 8002ff0:	f001 fb75 	bl	80046de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ff4:	4a06      	ldr	r2, [pc, #24]	; (8003010 <HAL_InitTick+0x5c>)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	e000      	b.n	8003000 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
}
 8003000:	4618      	mov	r0, r3
 8003002:	3708      	adds	r7, #8
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	20000004 	.word	0x20000004
 800300c:	2000000c 	.word	0x2000000c
 8003010:	20000008 	.word	0x20000008

08003014 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003018:	4b05      	ldr	r3, [pc, #20]	; (8003030 <HAL_IncTick+0x1c>)
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	461a      	mov	r2, r3
 800301e:	4b05      	ldr	r3, [pc, #20]	; (8003034 <HAL_IncTick+0x20>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4413      	add	r3, r2
 8003024:	4a03      	ldr	r2, [pc, #12]	; (8003034 <HAL_IncTick+0x20>)
 8003026:	6013      	str	r3, [r2, #0]
}
 8003028:	bf00      	nop
 800302a:	46bd      	mov	sp, r7
 800302c:	bc80      	pop	{r7}
 800302e:	4770      	bx	lr
 8003030:	2000000c 	.word	0x2000000c
 8003034:	20001274 	.word	0x20001274

08003038 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  return uwTick;
 800303c:	4b02      	ldr	r3, [pc, #8]	; (8003048 <HAL_GetTick+0x10>)
 800303e:	681b      	ldr	r3, [r3, #0]
}
 8003040:	4618      	mov	r0, r3
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr
 8003048:	20001274 	.word	0x20001274

0800304c <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003054:	f7ff fff0 	bl	8003038 <HAL_GetTick>
 8003058:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003064:	d005      	beq.n	8003072 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003066:	4b09      	ldr	r3, [pc, #36]	; (800308c <HAL_Delay+0x40>)
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	461a      	mov	r2, r3
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	4413      	add	r3, r2
 8003070:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003072:	bf00      	nop
 8003074:	f7ff ffe0 	bl	8003038 <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	68fa      	ldr	r2, [r7, #12]
 8003080:	429a      	cmp	r2, r3
 8003082:	d8f7      	bhi.n	8003074 <HAL_Delay+0x28>
  {
  }
}
 8003084:	bf00      	nop
 8003086:	3710      	adds	r7, #16
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	2000000c 	.word	0x2000000c

08003090 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003098:	2300      	movs	r3, #0
 800309a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e033      	b.n	800310e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d109      	bne.n	80030c2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f7ff f894 	bl	80021dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c6:	f003 0310 	and.w	r3, r3, #16
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d118      	bne.n	8003100 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80030d6:	f023 0302 	bic.w	r3, r3, #2
 80030da:	f043 0202 	orr.w	r2, r3, #2
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f000 fa94 	bl	8003610 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	f023 0303 	bic.w	r3, r3, #3
 80030f6:	f043 0201 	orr.w	r2, r3, #1
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	641a      	str	r2, [r3, #64]	; 0x40
 80030fe:	e001      	b.n	8003104 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800310c:	7bfb      	ldrb	r3, [r7, #15]
}
 800310e:	4618      	mov	r0, r3
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b084      	sub	sp, #16
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800311e:	2300      	movs	r3, #0
 8003120:	60fb      	str	r3, [r7, #12]
 8003122:	2300      	movs	r3, #0
 8003124:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b02      	cmp	r3, #2
 8003132:	bf0c      	ite	eq
 8003134:	2301      	moveq	r3, #1
 8003136:	2300      	movne	r3, #0
 8003138:	b2db      	uxtb	r3, r3
 800313a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f003 0320 	and.w	r3, r3, #32
 8003146:	2b20      	cmp	r3, #32
 8003148:	bf0c      	ite	eq
 800314a:	2301      	moveq	r3, #1
 800314c:	2300      	movne	r3, #0
 800314e:	b2db      	uxtb	r3, r3
 8003150:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d049      	beq.n	80031ec <HAL_ADC_IRQHandler+0xd6>
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d046      	beq.n	80031ec <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003162:	f003 0310 	and.w	r3, r3, #16
 8003166:	2b00      	cmp	r3, #0
 8003168:	d105      	bne.n	8003176 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d12b      	bne.n	80031dc <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003188:	2b00      	cmp	r3, #0
 800318a:	d127      	bne.n	80031dc <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003192:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003196:	2b00      	cmp	r3, #0
 8003198:	d006      	beq.n	80031a8 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d119      	bne.n	80031dc <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	685a      	ldr	r2, [r3, #4]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f022 0220 	bic.w	r2, r2, #32
 80031b6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d105      	bne.n	80031dc <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d4:	f043 0201 	orr.w	r2, r3, #1
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 f8db 	bl	8003398 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f06f 0212 	mvn.w	r2, #18
 80031ea:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0304 	and.w	r3, r3, #4
 80031f6:	2b04      	cmp	r3, #4
 80031f8:	bf0c      	ite	eq
 80031fa:	2301      	moveq	r3, #1
 80031fc:	2300      	movne	r3, #0
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800320c:	2b80      	cmp	r3, #128	; 0x80
 800320e:	bf0c      	ite	eq
 8003210:	2301      	moveq	r3, #1
 8003212:	2300      	movne	r3, #0
 8003214:	b2db      	uxtb	r3, r3
 8003216:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d057      	beq.n	80032ce <HAL_ADC_IRQHandler+0x1b8>
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d054      	beq.n	80032ce <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003228:	f003 0310 	and.w	r3, r3, #16
 800322c:	2b00      	cmp	r3, #0
 800322e:	d105      	bne.n	800323c <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003234:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d139      	bne.n	80032be <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003250:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003254:	2b00      	cmp	r3, #0
 8003256:	d006      	beq.n	8003266 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003262:	2b00      	cmp	r3, #0
 8003264:	d12b      	bne.n	80032be <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003270:	2b00      	cmp	r3, #0
 8003272:	d124      	bne.n	80032be <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800327e:	2b00      	cmp	r3, #0
 8003280:	d11d      	bne.n	80032be <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003286:	2b00      	cmp	r3, #0
 8003288:	d119      	bne.n	80032be <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	685a      	ldr	r2, [r3, #4]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003298:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d105      	bne.n	80032be <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b6:	f043 0201 	orr.w	r2, r3, #1
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f000 faac 	bl	800381c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f06f 020c 	mvn.w	r2, #12
 80032cc:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	2b01      	cmp	r3, #1
 80032da:	bf0c      	ite	eq
 80032dc:	2301      	moveq	r3, #1
 80032de:	2300      	movne	r3, #0
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032ee:	2b40      	cmp	r3, #64	; 0x40
 80032f0:	bf0c      	ite	eq
 80032f2:	2301      	moveq	r3, #1
 80032f4:	2300      	movne	r3, #0
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d017      	beq.n	8003330 <HAL_ADC_IRQHandler+0x21a>
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d014      	beq.n	8003330 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	2b01      	cmp	r3, #1
 8003312:	d10d      	bne.n	8003330 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003318:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f000 f842 	bl	80033aa <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f06f 0201 	mvn.w	r2, #1
 800332e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0320 	and.w	r3, r3, #32
 800333a:	2b20      	cmp	r3, #32
 800333c:	bf0c      	ite	eq
 800333e:	2301      	moveq	r3, #1
 8003340:	2300      	movne	r3, #0
 8003342:	b2db      	uxtb	r3, r3
 8003344:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003350:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003354:	bf0c      	ite	eq
 8003356:	2301      	moveq	r3, #1
 8003358:	2300      	movne	r3, #0
 800335a:	b2db      	uxtb	r3, r3
 800335c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d015      	beq.n	8003390 <HAL_ADC_IRQHandler+0x27a>
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d012      	beq.n	8003390 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800336e:	f043 0202 	orr.w	r2, r3, #2
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f06f 0220 	mvn.w	r2, #32
 800337e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 f81b 	bl	80033bc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f06f 0220 	mvn.w	r2, #32
 800338e:	601a      	str	r2, [r3, #0]
  }
}
 8003390:	bf00      	nop
 8003392:	3710      	adds	r7, #16
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bc80      	pop	{r7}
 80033a8:	4770      	bx	lr

080033aa <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80033aa:	b480      	push	{r7}
 80033ac:	b083      	sub	sp, #12
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80033b2:	bf00      	nop
 80033b4:	370c      	adds	r7, #12
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bc80      	pop	{r7}
 80033ba:	4770      	bx	lr

080033bc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bc80      	pop	{r7}
 80033cc:	4770      	bx	lr
	...

080033d0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80033da:	2300      	movs	r3, #0
 80033dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d101      	bne.n	80033ec <HAL_ADC_ConfigChannel+0x1c>
 80033e8:	2302      	movs	r3, #2
 80033ea:	e103      	b.n	80035f4 <HAL_ADC_ConfigChannel+0x224>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2b09      	cmp	r3, #9
 80033fa:	d925      	bls.n	8003448 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	68d9      	ldr	r1, [r3, #12]
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	b29b      	uxth	r3, r3
 8003408:	461a      	mov	r2, r3
 800340a:	4613      	mov	r3, r2
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	4413      	add	r3, r2
 8003410:	3b1e      	subs	r3, #30
 8003412:	2207      	movs	r2, #7
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	43da      	mvns	r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	400a      	ands	r2, r1
 8003420:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68d9      	ldr	r1, [r3, #12]
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	689a      	ldr	r2, [r3, #8]
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	b29b      	uxth	r3, r3
 8003432:	4618      	mov	r0, r3
 8003434:	4603      	mov	r3, r0
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	4403      	add	r3, r0
 800343a:	3b1e      	subs	r3, #30
 800343c:	409a      	lsls	r2, r3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	430a      	orrs	r2, r1
 8003444:	60da      	str	r2, [r3, #12]
 8003446:	e022      	b.n	800348e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	6919      	ldr	r1, [r3, #16]
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	b29b      	uxth	r3, r3
 8003454:	461a      	mov	r2, r3
 8003456:	4613      	mov	r3, r2
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	4413      	add	r3, r2
 800345c:	2207      	movs	r2, #7
 800345e:	fa02 f303 	lsl.w	r3, r2, r3
 8003462:	43da      	mvns	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	400a      	ands	r2, r1
 800346a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	6919      	ldr	r1, [r3, #16]
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	689a      	ldr	r2, [r3, #8]
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	b29b      	uxth	r3, r3
 800347c:	4618      	mov	r0, r3
 800347e:	4603      	mov	r3, r0
 8003480:	005b      	lsls	r3, r3, #1
 8003482:	4403      	add	r3, r0
 8003484:	409a      	lsls	r2, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	430a      	orrs	r2, r1
 800348c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	2b06      	cmp	r3, #6
 8003494:	d824      	bhi.n	80034e0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	685a      	ldr	r2, [r3, #4]
 80034a0:	4613      	mov	r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	4413      	add	r3, r2
 80034a6:	3b05      	subs	r3, #5
 80034a8:	221f      	movs	r2, #31
 80034aa:	fa02 f303 	lsl.w	r3, r2, r3
 80034ae:	43da      	mvns	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	400a      	ands	r2, r1
 80034b6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	4618      	mov	r0, r3
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	685a      	ldr	r2, [r3, #4]
 80034ca:	4613      	mov	r3, r2
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	4413      	add	r3, r2
 80034d0:	3b05      	subs	r3, #5
 80034d2:	fa00 f203 	lsl.w	r2, r0, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	635a      	str	r2, [r3, #52]	; 0x34
 80034de:	e04c      	b.n	800357a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	2b0c      	cmp	r3, #12
 80034e6:	d824      	bhi.n	8003532 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	685a      	ldr	r2, [r3, #4]
 80034f2:	4613      	mov	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	4413      	add	r3, r2
 80034f8:	3b23      	subs	r3, #35	; 0x23
 80034fa:	221f      	movs	r2, #31
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	43da      	mvns	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	400a      	ands	r2, r1
 8003508:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	b29b      	uxth	r3, r3
 8003516:	4618      	mov	r0, r3
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685a      	ldr	r2, [r3, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	4413      	add	r3, r2
 8003522:	3b23      	subs	r3, #35	; 0x23
 8003524:	fa00 f203 	lsl.w	r2, r0, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	430a      	orrs	r2, r1
 800352e:	631a      	str	r2, [r3, #48]	; 0x30
 8003530:	e023      	b.n	800357a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685a      	ldr	r2, [r3, #4]
 800353c:	4613      	mov	r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	4413      	add	r3, r2
 8003542:	3b41      	subs	r3, #65	; 0x41
 8003544:	221f      	movs	r2, #31
 8003546:	fa02 f303 	lsl.w	r3, r2, r3
 800354a:	43da      	mvns	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	400a      	ands	r2, r1
 8003552:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	b29b      	uxth	r3, r3
 8003560:	4618      	mov	r0, r3
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	4613      	mov	r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	4413      	add	r3, r2
 800356c:	3b41      	subs	r3, #65	; 0x41
 800356e:	fa00 f203 	lsl.w	r2, r0, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	430a      	orrs	r2, r1
 8003578:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a20      	ldr	r2, [pc, #128]	; (8003600 <HAL_ADC_ConfigChannel+0x230>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d109      	bne.n	8003598 <HAL_ADC_ConfigChannel+0x1c8>
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2b12      	cmp	r3, #18
 800358a:	d105      	bne.n	8003598 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800358c:	4b1d      	ldr	r3, [pc, #116]	; (8003604 <HAL_ADC_ConfigChannel+0x234>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	4a1c      	ldr	r2, [pc, #112]	; (8003604 <HAL_ADC_ConfigChannel+0x234>)
 8003592:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003596:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a18      	ldr	r2, [pc, #96]	; (8003600 <HAL_ADC_ConfigChannel+0x230>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d123      	bne.n	80035ea <HAL_ADC_ConfigChannel+0x21a>
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	2b10      	cmp	r3, #16
 80035a8:	d003      	beq.n	80035b2 <HAL_ADC_ConfigChannel+0x1e2>
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2b11      	cmp	r3, #17
 80035b0:	d11b      	bne.n	80035ea <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80035b2:	4b14      	ldr	r3, [pc, #80]	; (8003604 <HAL_ADC_ConfigChannel+0x234>)
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	4a13      	ldr	r2, [pc, #76]	; (8003604 <HAL_ADC_ConfigChannel+0x234>)
 80035b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80035bc:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2b10      	cmp	r3, #16
 80035c4:	d111      	bne.n	80035ea <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035c6:	4b10      	ldr	r3, [pc, #64]	; (8003608 <HAL_ADC_ConfigChannel+0x238>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a10      	ldr	r2, [pc, #64]	; (800360c <HAL_ADC_ConfigChannel+0x23c>)
 80035cc:	fba2 2303 	umull	r2, r3, r2, r3
 80035d0:	0c9a      	lsrs	r2, r3, #18
 80035d2:	4613      	mov	r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	4413      	add	r3, r2
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80035dc:	e002      	b.n	80035e4 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	3b01      	subs	r3, #1
 80035e2:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1f9      	bne.n	80035de <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3714      	adds	r7, #20
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bc80      	pop	{r7}
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	40012000 	.word	0x40012000
 8003604:	40012300 	.word	0x40012300
 8003608:	20000004 	.word	0x20000004
 800360c:	431bde83 	.word	0x431bde83

08003610 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003610:	b480      	push	{r7}
 8003612:	b085      	sub	sp, #20
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003618:	4b7e      	ldr	r3, [pc, #504]	; (8003814 <ADC_Init+0x204>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	4a7d      	ldr	r2, [pc, #500]	; (8003814 <ADC_Init+0x204>)
 800361e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003622:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003624:	4b7b      	ldr	r3, [pc, #492]	; (8003814 <ADC_Init+0x204>)
 8003626:	685a      	ldr	r2, [r3, #4]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	4979      	ldr	r1, [pc, #484]	; (8003814 <ADC_Init+0x204>)
 800362e:	4313      	orrs	r3, r2
 8003630:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003640:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	6859      	ldr	r1, [r3, #4]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	691b      	ldr	r3, [r3, #16]
 800364c:	021a      	lsls	r2, r3, #8
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	430a      	orrs	r2, r1
 8003654:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685a      	ldr	r2, [r3, #4]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003664:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6859      	ldr	r1, [r3, #4]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	430a      	orrs	r2, r1
 8003676:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689a      	ldr	r2, [r3, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003686:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	6899      	ldr	r1, [r3, #8]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	68da      	ldr	r2, [r3, #12]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	430a      	orrs	r2, r1
 8003698:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800369e:	4a5e      	ldr	r2, [pc, #376]	; (8003818 <ADC_Init+0x208>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d022      	beq.n	80036ea <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689a      	ldr	r2, [r3, #8]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	6899      	ldr	r1, [r3, #8]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	6899      	ldr	r1, [r3, #8]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	430a      	orrs	r2, r1
 80036e6:	609a      	str	r2, [r3, #8]
 80036e8:	e00f      	b.n	800370a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689a      	ldr	r2, [r3, #8]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003708:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689a      	ldr	r2, [r3, #8]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f022 0202 	bic.w	r2, r2, #2
 8003718:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	6899      	ldr	r1, [r3, #8]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	7e1b      	ldrb	r3, [r3, #24]
 8003724:	005a      	lsls	r2, r3, #1
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	430a      	orrs	r2, r1
 800372c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d027      	beq.n	8003788 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	685a      	ldr	r2, [r3, #4]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003746:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	685a      	ldr	r2, [r3, #4]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003756:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375c:	3b01      	subs	r3, #1
 800375e:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8003762:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003764:	68fa      	ldr	r2, [r7, #12]
 8003766:	fa92 f2a2 	rbit	r2, r2
 800376a:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800376c:	68ba      	ldr	r2, [r7, #8]
 800376e:	fab2 f282 	clz	r2, r2
 8003772:	b2d2      	uxtb	r2, r2
 8003774:	fa03 f102 	lsl.w	r1, r3, r2
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	430a      	orrs	r2, r1
 8003784:	605a      	str	r2, [r3, #4]
 8003786:	e007      	b.n	8003798 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	685a      	ldr	r2, [r3, #4]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003796:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80037a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	69db      	ldr	r3, [r3, #28]
 80037b2:	3b01      	subs	r3, #1
 80037b4:	051a      	lsls	r2, r3, #20
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	430a      	orrs	r2, r1
 80037bc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689a      	ldr	r2, [r3, #8]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80037cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	6899      	ldr	r1, [r3, #8]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80037da:	025a      	lsls	r2, r3, #9
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	430a      	orrs	r2, r1
 80037e2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	689a      	ldr	r2, [r3, #8]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	6899      	ldr	r1, [r3, #8]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	029a      	lsls	r2, r3, #10
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	430a      	orrs	r2, r1
 8003806:	609a      	str	r2, [r3, #8]
}
 8003808:	bf00      	nop
 800380a:	3714      	adds	r7, #20
 800380c:	46bd      	mov	sp, r7
 800380e:	bc80      	pop	{r7}
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	40012300 	.word	0x40012300
 8003818:	0f000001 	.word	0x0f000001

0800381c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003824:	bf00      	nop
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	bc80      	pop	{r7}
 800382c:	4770      	bx	lr

0800382e <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800382e:	b580      	push	{r7, lr}
 8003830:	b084      	sub	sp, #16
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d101      	bne.n	8003840 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e0ed      	b.n	8003a1c <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003846:	b2db      	uxtb	r3, r3
 8003848:	2b00      	cmp	r3, #0
 800384a:	d102      	bne.n	8003852 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f7fe fd45 	bl	80022dc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f022 0202 	bic.w	r2, r2, #2
 8003860:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003862:	f7ff fbe9 	bl	8003038 <HAL_GetTick>
 8003866:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003868:	e012      	b.n	8003890 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800386a:	f7ff fbe5 	bl	8003038 <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	2b0a      	cmp	r3, #10
 8003876:	d90b      	bls.n	8003890 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2205      	movs	r2, #5
 8003888:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e0c5      	b.n	8003a1c <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f003 0302 	and.w	r3, r3, #2
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1e5      	bne.n	800386a <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f042 0201 	orr.w	r2, r2, #1
 80038ac:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038ae:	f7ff fbc3 	bl	8003038 <HAL_GetTick>
 80038b2:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80038b4:	e012      	b.n	80038dc <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80038b6:	f7ff fbbf 	bl	8003038 <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	2b0a      	cmp	r3, #10
 80038c2:	d90b      	bls.n	80038dc <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2205      	movs	r2, #5
 80038d4:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e09f      	b.n	8003a1c <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d0e5      	beq.n	80038b6 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	7e1b      	ldrb	r3, [r3, #24]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d108      	bne.n	8003904 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003900:	601a      	str	r2, [r3, #0]
 8003902:	e007      	b.n	8003914 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003912:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	7e5b      	ldrb	r3, [r3, #25]
 8003918:	2b01      	cmp	r3, #1
 800391a:	d108      	bne.n	800392e <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800392a:	601a      	str	r2, [r3, #0]
 800392c:	e007      	b.n	800393e <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800393c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	7e9b      	ldrb	r3, [r3, #26]
 8003942:	2b01      	cmp	r3, #1
 8003944:	d108      	bne.n	8003958 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f042 0220 	orr.w	r2, r2, #32
 8003954:	601a      	str	r2, [r3, #0]
 8003956:	e007      	b.n	8003968 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f022 0220 	bic.w	r2, r2, #32
 8003966:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	7edb      	ldrb	r3, [r3, #27]
 800396c:	2b01      	cmp	r3, #1
 800396e:	d108      	bne.n	8003982 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 0210 	bic.w	r2, r2, #16
 800397e:	601a      	str	r2, [r3, #0]
 8003980:	e007      	b.n	8003992 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f042 0210 	orr.w	r2, r2, #16
 8003990:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	7f1b      	ldrb	r3, [r3, #28]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d108      	bne.n	80039ac <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f042 0208 	orr.w	r2, r2, #8
 80039a8:	601a      	str	r2, [r3, #0]
 80039aa:	e007      	b.n	80039bc <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f022 0208 	bic.w	r2, r2, #8
 80039ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	7f5b      	ldrb	r3, [r3, #29]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d108      	bne.n	80039d6 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f042 0204 	orr.w	r2, r2, #4
 80039d2:	601a      	str	r2, [r3, #0]
 80039d4:	e007      	b.n	80039e6 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 0204 	bic.w	r2, r2, #4
 80039e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	689a      	ldr	r2, [r3, #8]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	431a      	orrs	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	691b      	ldr	r3, [r3, #16]
 80039f4:	431a      	orrs	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	ea42 0103 	orr.w	r1, r2, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	1e5a      	subs	r2, r3, #1
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2201      	movs	r2, #1
 8003a16:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3710      	adds	r7, #16
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b087      	sub	sp, #28
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a3a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003a3c:	7cfb      	ldrb	r3, [r7, #19]
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d003      	beq.n	8003a4a <HAL_CAN_ConfigFilter+0x26>
 8003a42:	7cfb      	ldrb	r3, [r7, #19]
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	f040 80be 	bne.w	8003bc6 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003a4a:	4b65      	ldr	r3, [pc, #404]	; (8003be0 <HAL_CAN_ConfigFilter+0x1bc>)
 8003a4c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003a54:	f043 0201 	orr.w	r2, r3, #1
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003a64:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a78:	021b      	lsls	r3, r3, #8
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	f003 031f 	and.w	r3, r3, #31
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a90:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	43db      	mvns	r3, r3
 8003a9c:	401a      	ands	r2, r3
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	69db      	ldr	r3, [r3, #28]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d123      	bne.n	8003af4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	43db      	mvns	r3, r3
 8003ab6:	401a      	ands	r2, r3
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003aca:	683a      	ldr	r2, [r7, #0]
 8003acc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003ace:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	3248      	adds	r2, #72	; 0x48
 8003ad4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003ae8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003aea:	6979      	ldr	r1, [r7, #20]
 8003aec:	3348      	adds	r3, #72	; 0x48
 8003aee:	00db      	lsls	r3, r3, #3
 8003af0:	440b      	add	r3, r1
 8003af2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	69db      	ldr	r3, [r3, #28]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d122      	bne.n	8003b42 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	431a      	orrs	r2, r3
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003b18:	683a      	ldr	r2, [r7, #0]
 8003b1a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003b1c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	3248      	adds	r2, #72	; 0x48
 8003b22:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003b36:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003b38:	6979      	ldr	r1, [r7, #20]
 8003b3a:	3348      	adds	r3, #72	; 0x48
 8003b3c:	00db      	lsls	r3, r3, #3
 8003b3e:	440b      	add	r3, r1
 8003b40:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d109      	bne.n	8003b5e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	43db      	mvns	r3, r3
 8003b54:	401a      	ands	r2, r3
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003b5c:	e007      	b.n	8003b6e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	431a      	orrs	r2, r3
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	691b      	ldr	r3, [r3, #16]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d109      	bne.n	8003b8a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	43db      	mvns	r3, r3
 8003b80:	401a      	ands	r2, r3
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003b88:	e007      	b.n	8003b9a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	431a      	orrs	r2, r3
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d107      	bne.n	8003bb2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	431a      	orrs	r2, r3
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003bb8:	f023 0201 	bic.w	r2, r3, #1
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	e006      	b.n	8003bd4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bca:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
  }
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	371c      	adds	r7, #28
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bc80      	pop	{r7}
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	40006400 	.word	0x40006400

08003be4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d12e      	bne.n	8003c56 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2202      	movs	r2, #2
 8003bfc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f022 0201 	bic.w	r2, r2, #1
 8003c0e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003c10:	f7ff fa12 	bl	8003038 <HAL_GetTick>
 8003c14:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003c16:	e012      	b.n	8003c3e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c18:	f7ff fa0e 	bl	8003038 <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b0a      	cmp	r3, #10
 8003c24:	d90b      	bls.n	8003c3e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2205      	movs	r2, #5
 8003c36:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e012      	b.n	8003c64 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f003 0301 	and.w	r3, r3, #1
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d1e5      	bne.n	8003c18 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	e006      	b.n	8003c64 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
  }
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b089      	sub	sp, #36	; 0x24
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	607a      	str	r2, [r7, #4]
 8003c78:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c80:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003c8a:	7ffb      	ldrb	r3, [r7, #31]
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d003      	beq.n	8003c98 <HAL_CAN_AddTxMessage+0x2c>
 8003c90:	7ffb      	ldrb	r3, [r7, #31]
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	f040 80b8 	bne.w	8003e08 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10a      	bne.n	8003cb8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d105      	bne.n	8003cb8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003cac:	69bb      	ldr	r3, [r7, #24]
 8003cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	f000 80a0 	beq.w	8003df8 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	0e1b      	lsrs	r3, r3, #24
 8003cbc:	f003 0303 	and.w	r3, r3, #3
 8003cc0:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d907      	bls.n	8003cd8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ccc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e09e      	b.n	8003e16 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003cd8:	2201      	movs	r2, #1
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	409a      	lsls	r2, r3
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d10d      	bne.n	8003d06 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003cf4:	68f9      	ldr	r1, [r7, #12]
 8003cf6:	6809      	ldr	r1, [r1, #0]
 8003cf8:	431a      	orrs	r2, r3
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	3318      	adds	r3, #24
 8003cfe:	011b      	lsls	r3, r3, #4
 8003d00:	440b      	add	r3, r1
 8003d02:	601a      	str	r2, [r3, #0]
 8003d04:	e00f      	b.n	8003d26 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003d10:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003d16:	68f9      	ldr	r1, [r7, #12]
 8003d18:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003d1a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	3318      	adds	r3, #24
 8003d20:	011b      	lsls	r3, r3, #4
 8003d22:	440b      	add	r3, r1
 8003d24:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6819      	ldr	r1, [r3, #0]
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	691a      	ldr	r2, [r3, #16]
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	3318      	adds	r3, #24
 8003d32:	011b      	lsls	r3, r3, #4
 8003d34:	440b      	add	r3, r1
 8003d36:	3304      	adds	r3, #4
 8003d38:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	7d1b      	ldrb	r3, [r3, #20]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d111      	bne.n	8003d66 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	3318      	adds	r3, #24
 8003d4a:	011b      	lsls	r3, r3, #4
 8003d4c:	4413      	add	r3, r2
 8003d4e:	3304      	adds	r3, #4
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	6811      	ldr	r1, [r2, #0]
 8003d56:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	3318      	adds	r3, #24
 8003d5e:	011b      	lsls	r3, r3, #4
 8003d60:	440b      	add	r3, r1
 8003d62:	3304      	adds	r3, #4
 8003d64:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	3307      	adds	r3, #7
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	061a      	lsls	r2, r3, #24
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	3306      	adds	r3, #6
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	041b      	lsls	r3, r3, #16
 8003d76:	431a      	orrs	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	3305      	adds	r3, #5
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	021b      	lsls	r3, r3, #8
 8003d80:	4313      	orrs	r3, r2
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	3204      	adds	r2, #4
 8003d86:	7812      	ldrb	r2, [r2, #0]
 8003d88:	4610      	mov	r0, r2
 8003d8a:	68fa      	ldr	r2, [r7, #12]
 8003d8c:	6811      	ldr	r1, [r2, #0]
 8003d8e:	ea43 0200 	orr.w	r2, r3, r0
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	011b      	lsls	r3, r3, #4
 8003d96:	440b      	add	r3, r1
 8003d98:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003d9c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	3303      	adds	r3, #3
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	061a      	lsls	r2, r3, #24
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	3302      	adds	r3, #2
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	041b      	lsls	r3, r3, #16
 8003dae:	431a      	orrs	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	3301      	adds	r3, #1
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	021b      	lsls	r3, r3, #8
 8003db8:	4313      	orrs	r3, r2
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	7812      	ldrb	r2, [r2, #0]
 8003dbe:	4610      	mov	r0, r2
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	6811      	ldr	r1, [r2, #0]
 8003dc4:	ea43 0200 	orr.w	r2, r3, r0
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	011b      	lsls	r3, r3, #4
 8003dcc:	440b      	add	r3, r1
 8003dce:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003dd2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	3318      	adds	r3, #24
 8003ddc:	011b      	lsls	r3, r3, #4
 8003dde:	4413      	add	r3, r2
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	6811      	ldr	r1, [r2, #0]
 8003de6:	f043 0201 	orr.w	r2, r3, #1
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	3318      	adds	r3, #24
 8003dee:	011b      	lsls	r3, r3, #4
 8003df0:	440b      	add	r3, r1
 8003df2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003df4:	2300      	movs	r3, #0
 8003df6:	e00e      	b.n	8003e16 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e006      	b.n	8003e16 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
  }
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3724      	adds	r7, #36	; 0x24
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bc80      	pop	{r7}
 8003e1e:	4770      	bx	lr

08003e20 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b085      	sub	sp, #20
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e32:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003e34:	7afb      	ldrb	r3, [r7, #11]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d002      	beq.n	8003e40 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8003e3a:	7afb      	ldrb	r3, [r7, #11]
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d11d      	bne.n	8003e7c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d002      	beq.n	8003e54 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	3301      	adds	r3, #1
 8003e52:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d002      	beq.n	8003e68 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	3301      	adds	r3, #1
 8003e66:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d002      	beq.n	8003e7c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	3301      	adds	r3, #1
 8003e7a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3714      	adds	r7, #20
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bc80      	pop	{r7}
 8003e86:	4770      	bx	lr

08003e88 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b087      	sub	sp, #28
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
 8003e94:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e9c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003e9e:	7dfb      	ldrb	r3, [r7, #23]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d003      	beq.n	8003eac <HAL_CAN_GetRxMessage+0x24>
 8003ea4:	7dfb      	ldrb	r3, [r7, #23]
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	f040 80f3 	bne.w	8004092 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d10e      	bne.n	8003ed0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	f003 0303 	and.w	r3, r3, #3
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d116      	bne.n	8003eee <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e0e7      	b.n	80040a0 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	f003 0303 	and.w	r3, r3, #3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d107      	bne.n	8003eee <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e0d8      	b.n	80040a0 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	331b      	adds	r3, #27
 8003ef6:	011b      	lsls	r3, r3, #4
 8003ef8:	4413      	add	r3, r2
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0204 	and.w	r2, r3, #4
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d10c      	bne.n	8003f26 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	331b      	adds	r3, #27
 8003f14:	011b      	lsls	r3, r3, #4
 8003f16:	4413      	add	r3, r2
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	0d5b      	lsrs	r3, r3, #21
 8003f1c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	601a      	str	r2, [r3, #0]
 8003f24:	e00b      	b.n	8003f3e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	331b      	adds	r3, #27
 8003f2e:	011b      	lsls	r3, r3, #4
 8003f30:	4413      	add	r3, r2
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	08db      	lsrs	r3, r3, #3
 8003f36:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	331b      	adds	r3, #27
 8003f46:	011b      	lsls	r3, r3, #4
 8003f48:	4413      	add	r3, r2
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0202 	and.w	r2, r3, #2
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	331b      	adds	r3, #27
 8003f5c:	011b      	lsls	r3, r3, #4
 8003f5e:	4413      	add	r3, r2
 8003f60:	3304      	adds	r3, #4
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 020f 	and.w	r2, r3, #15
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	331b      	adds	r3, #27
 8003f74:	011b      	lsls	r3, r3, #4
 8003f76:	4413      	add	r3, r2
 8003f78:	3304      	adds	r3, #4
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	0a1b      	lsrs	r3, r3, #8
 8003f7e:	b2da      	uxtb	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	331b      	adds	r3, #27
 8003f8c:	011b      	lsls	r3, r3, #4
 8003f8e:	4413      	add	r3, r2
 8003f90:	3304      	adds	r3, #4
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	0c1b      	lsrs	r3, r3, #16
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	011b      	lsls	r3, r3, #4
 8003fa4:	4413      	add	r3, r2
 8003fa6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	b2da      	uxtb	r2, r3
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	011b      	lsls	r3, r3, #4
 8003fba:	4413      	add	r3, r2
 8003fbc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	0a1a      	lsrs	r2, r3, #8
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	b2d2      	uxtb	r2, r2
 8003fca:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	011b      	lsls	r3, r3, #4
 8003fd4:	4413      	add	r3, r2
 8003fd6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	0c1a      	lsrs	r2, r3, #16
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	3302      	adds	r3, #2
 8003fe2:	b2d2      	uxtb	r2, r2
 8003fe4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	011b      	lsls	r3, r3, #4
 8003fee:	4413      	add	r3, r2
 8003ff0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	0e1a      	lsrs	r2, r3, #24
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	3303      	adds	r3, #3
 8003ffc:	b2d2      	uxtb	r2, r2
 8003ffe:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	011b      	lsls	r3, r3, #4
 8004008:	4413      	add	r3, r2
 800400a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	3304      	adds	r3, #4
 8004014:	b2d2      	uxtb	r2, r2
 8004016:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	011b      	lsls	r3, r3, #4
 8004020:	4413      	add	r3, r2
 8004022:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	0a1a      	lsrs	r2, r3, #8
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	3305      	adds	r3, #5
 800402e:	b2d2      	uxtb	r2, r2
 8004030:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	011b      	lsls	r3, r3, #4
 800403a:	4413      	add	r3, r2
 800403c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	0c1a      	lsrs	r2, r3, #16
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	3306      	adds	r3, #6
 8004048:	b2d2      	uxtb	r2, r2
 800404a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	4413      	add	r3, r2
 8004056:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	0e1a      	lsrs	r2, r3, #24
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	3307      	adds	r3, #7
 8004062:	b2d2      	uxtb	r2, r2
 8004064:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d108      	bne.n	800407e <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	68da      	ldr	r2, [r3, #12]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0220 	orr.w	r2, r2, #32
 800407a:	60da      	str	r2, [r3, #12]
 800407c:	e007      	b.n	800408e <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	691a      	ldr	r2, [r3, #16]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f042 0220 	orr.w	r2, r2, #32
 800408c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800408e:	2300      	movs	r3, #0
 8004090:	e006      	b.n	80040a0 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004096:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
  }
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	371c      	adds	r7, #28
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bc80      	pop	{r7}
 80040a8:	4770      	bx	lr

080040aa <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80040aa:	b480      	push	{r7}
 80040ac:	b085      	sub	sp, #20
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
 80040b2:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040ba:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80040bc:	7bfb      	ldrb	r3, [r7, #15]
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d002      	beq.n	80040c8 <HAL_CAN_ActivateNotification+0x1e>
 80040c2:	7bfb      	ldrb	r3, [r7, #15]
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d109      	bne.n	80040dc <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	6959      	ldr	r1, [r3, #20]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	683a      	ldr	r2, [r7, #0]
 80040d4:	430a      	orrs	r2, r1
 80040d6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80040d8:	2300      	movs	r3, #0
 80040da:	e006      	b.n	80040ea <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
  }
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3714      	adds	r7, #20
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bc80      	pop	{r7}
 80040f2:	4770      	bx	lr

080040f4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b08a      	sub	sp, #40	; 0x28
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80040fc:	2300      	movs	r3, #0
 80040fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	691b      	ldr	r3, [r3, #16]
 8004126:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	699b      	ldr	r3, [r3, #24]
 800412e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004130:	6a3b      	ldr	r3, [r7, #32]
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	2b00      	cmp	r3, #0
 8004138:	d07c      	beq.n	8004234 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	f003 0301 	and.w	r3, r3, #1
 8004140:	2b00      	cmp	r3, #0
 8004142:	d023      	beq.n	800418c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2201      	movs	r2, #1
 800414a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800414c:	69bb      	ldr	r3, [r7, #24]
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 f97d 	bl	8004456 <HAL_CAN_TxMailbox0CompleteCallback>
 800415c:	e016      	b.n	800418c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	f003 0304 	and.w	r3, r3, #4
 8004164:	2b00      	cmp	r3, #0
 8004166:	d004      	beq.n	8004172 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800416e:	627b      	str	r3, [r7, #36]	; 0x24
 8004170:	e00c      	b.n	800418c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	f003 0308 	and.w	r3, r3, #8
 8004178:	2b00      	cmp	r3, #0
 800417a:	d004      	beq.n	8004186 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800417c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800417e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004182:	627b      	str	r3, [r7, #36]	; 0x24
 8004184:	e002      	b.n	800418c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 f980 	bl	800448c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004192:	2b00      	cmp	r3, #0
 8004194:	d024      	beq.n	80041e0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800419e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d003      	beq.n	80041b2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f95c 	bl	8004468 <HAL_CAN_TxMailbox1CompleteCallback>
 80041b0:	e016      	b.n	80041e0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d004      	beq.n	80041c6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80041bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041be:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80041c2:	627b      	str	r3, [r7, #36]	; 0x24
 80041c4:	e00c      	b.n	80041e0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d004      	beq.n	80041da <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80041d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041d6:	627b      	str	r3, [r7, #36]	; 0x24
 80041d8:	e002      	b.n	80041e0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 f95f 	bl	800449e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d024      	beq.n	8004234 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80041f2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80041f4:	69bb      	ldr	r3, [r7, #24]
 80041f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d003      	beq.n	8004206 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f93b 	bl	800447a <HAL_CAN_TxMailbox2CompleteCallback>
 8004204:	e016      	b.n	8004234 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d004      	beq.n	800421a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004212:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004216:	627b      	str	r3, [r7, #36]	; 0x24
 8004218:	e00c      	b.n	8004234 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d004      	beq.n	800422e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004226:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800422a:	627b      	str	r3, [r7, #36]	; 0x24
 800422c:	e002      	b.n	8004234 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f000 f93e 	bl	80044b0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004234:	6a3b      	ldr	r3, [r7, #32]
 8004236:	f003 0308 	and.w	r3, r3, #8
 800423a:	2b00      	cmp	r3, #0
 800423c:	d00c      	beq.n	8004258 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	f003 0310 	and.w	r3, r3, #16
 8004244:	2b00      	cmp	r3, #0
 8004246:	d007      	beq.n	8004258 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800424a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800424e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2210      	movs	r2, #16
 8004256:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004258:	6a3b      	ldr	r3, [r7, #32]
 800425a:	f003 0304 	and.w	r3, r3, #4
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00b      	beq.n	800427a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	f003 0308 	and.w	r3, r3, #8
 8004268:	2b00      	cmp	r3, #0
 800426a:	d006      	beq.n	800427a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2208      	movs	r2, #8
 8004272:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f000 f924 	bl	80044c2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	f003 0302 	and.w	r3, r3, #2
 8004280:	2b00      	cmp	r3, #0
 8004282:	d009      	beq.n	8004298 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	2b00      	cmp	r3, #0
 8004290:	d002      	beq.n	8004298 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f7fc ffc8 	bl	8001228 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004298:	6a3b      	ldr	r3, [r7, #32]
 800429a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d00c      	beq.n	80042bc <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	f003 0310 	and.w	r3, r3, #16
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d007      	beq.n	80042bc <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80042ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80042b2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2210      	movs	r2, #16
 80042ba:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80042bc:	6a3b      	ldr	r3, [r7, #32]
 80042be:	f003 0320 	and.w	r3, r3, #32
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00b      	beq.n	80042de <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	f003 0308 	and.w	r3, r3, #8
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d006      	beq.n	80042de <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2208      	movs	r2, #8
 80042d6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 f904 	bl	80044e6 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80042de:	6a3b      	ldr	r3, [r7, #32]
 80042e0:	f003 0310 	and.w	r3, r3, #16
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d009      	beq.n	80042fc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	f003 0303 	and.w	r3, r3, #3
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d002      	beq.n	80042fc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 f8ec 	bl	80044d4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80042fc:	6a3b      	ldr	r3, [r7, #32]
 80042fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d00b      	beq.n	800431e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	f003 0310 	and.w	r3, r3, #16
 800430c:	2b00      	cmp	r3, #0
 800430e:	d006      	beq.n	800431e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2210      	movs	r2, #16
 8004316:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f000 f8ed 	bl	80044f8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800431e:	6a3b      	ldr	r3, [r7, #32]
 8004320:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00b      	beq.n	8004340 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	f003 0308 	and.w	r3, r3, #8
 800432e:	2b00      	cmp	r3, #0
 8004330:	d006      	beq.n	8004340 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2208      	movs	r2, #8
 8004338:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f000 f8e5 	bl	800450a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004340:	6a3b      	ldr	r3, [r7, #32]
 8004342:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d075      	beq.n	8004436 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	f003 0304 	and.w	r3, r3, #4
 8004350:	2b00      	cmp	r3, #0
 8004352:	d06c      	beq.n	800442e <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004354:	6a3b      	ldr	r3, [r7, #32]
 8004356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800435a:	2b00      	cmp	r3, #0
 800435c:	d008      	beq.n	8004370 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004364:	2b00      	cmp	r3, #0
 8004366:	d003      	beq.n	8004370 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800436a:	f043 0301 	orr.w	r3, r3, #1
 800436e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004370:	6a3b      	ldr	r3, [r7, #32]
 8004372:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004376:	2b00      	cmp	r3, #0
 8004378:	d008      	beq.n	800438c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004380:	2b00      	cmp	r3, #0
 8004382:	d003      	beq.n	800438c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004386:	f043 0302 	orr.w	r3, r3, #2
 800438a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800438c:	6a3b      	ldr	r3, [r7, #32]
 800438e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004392:	2b00      	cmp	r3, #0
 8004394:	d008      	beq.n	80043a8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800439c:	2b00      	cmp	r3, #0
 800439e:	d003      	beq.n	80043a8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80043a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a2:	f043 0304 	orr.w	r3, r3, #4
 80043a6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80043a8:	6a3b      	ldr	r3, [r7, #32]
 80043aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d03d      	beq.n	800442e <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d038      	beq.n	800442e <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80043c2:	2b30      	cmp	r3, #48	; 0x30
 80043c4:	d017      	beq.n	80043f6 <HAL_CAN_IRQHandler+0x302>
 80043c6:	2b30      	cmp	r3, #48	; 0x30
 80043c8:	d804      	bhi.n	80043d4 <HAL_CAN_IRQHandler+0x2e0>
 80043ca:	2b10      	cmp	r3, #16
 80043cc:	d009      	beq.n	80043e2 <HAL_CAN_IRQHandler+0x2ee>
 80043ce:	2b20      	cmp	r3, #32
 80043d0:	d00c      	beq.n	80043ec <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80043d2:	e024      	b.n	800441e <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 80043d4:	2b50      	cmp	r3, #80	; 0x50
 80043d6:	d018      	beq.n	800440a <HAL_CAN_IRQHandler+0x316>
 80043d8:	2b60      	cmp	r3, #96	; 0x60
 80043da:	d01b      	beq.n	8004414 <HAL_CAN_IRQHandler+0x320>
 80043dc:	2b40      	cmp	r3, #64	; 0x40
 80043de:	d00f      	beq.n	8004400 <HAL_CAN_IRQHandler+0x30c>
            break;
 80043e0:	e01d      	b.n	800441e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 80043e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e4:	f043 0308 	orr.w	r3, r3, #8
 80043e8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80043ea:	e018      	b.n	800441e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80043ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ee:	f043 0310 	orr.w	r3, r3, #16
 80043f2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80043f4:	e013      	b.n	800441e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80043f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f8:	f043 0320 	orr.w	r3, r3, #32
 80043fc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80043fe:	e00e      	b.n	800441e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8004400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004402:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004406:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004408:	e009      	b.n	800441e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 800440a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004410:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004412:	e004      	b.n	800441e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004416:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800441a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800441c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	699a      	ldr	r2, [r3, #24]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800442c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2204      	movs	r2, #4
 8004434:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004438:	2b00      	cmp	r3, #0
 800443a:	d008      	beq.n	800444e <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004442:	431a      	orrs	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f000 f867 	bl	800451c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800444e:	bf00      	nop
 8004450:	3728      	adds	r7, #40	; 0x28
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}

08004456 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004456:	b480      	push	{r7}
 8004458:	b083      	sub	sp, #12
 800445a:	af00      	add	r7, sp, #0
 800445c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800445e:	bf00      	nop
 8004460:	370c      	adds	r7, #12
 8004462:	46bd      	mov	sp, r7
 8004464:	bc80      	pop	{r7}
 8004466:	4770      	bx	lr

08004468 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004468:	b480      	push	{r7}
 800446a:	b083      	sub	sp, #12
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004470:	bf00      	nop
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	bc80      	pop	{r7}
 8004478:	4770      	bx	lr

0800447a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800447a:	b480      	push	{r7}
 800447c:	b083      	sub	sp, #12
 800447e:	af00      	add	r7, sp, #0
 8004480:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	bc80      	pop	{r7}
 800448a:	4770      	bx	lr

0800448c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	bc80      	pop	{r7}
 800449c:	4770      	bx	lr

0800449e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800449e:	b480      	push	{r7}
 80044a0:	b083      	sub	sp, #12
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80044a6:	bf00      	nop
 80044a8:	370c      	adds	r7, #12
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bc80      	pop	{r7}
 80044ae:	4770      	bx	lr

080044b0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80044b8:	bf00      	nop
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	bc80      	pop	{r7}
 80044c0:	4770      	bx	lr

080044c2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80044c2:	b480      	push	{r7}
 80044c4:	b083      	sub	sp, #12
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80044ca:	bf00      	nop
 80044cc:	370c      	adds	r7, #12
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bc80      	pop	{r7}
 80044d2:	4770      	bx	lr

080044d4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80044dc:	bf00      	nop
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bc80      	pop	{r7}
 80044e4:	4770      	bx	lr

080044e6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80044e6:	b480      	push	{r7}
 80044e8:	b083      	sub	sp, #12
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80044ee:	bf00      	nop
 80044f0:	370c      	adds	r7, #12
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bc80      	pop	{r7}
 80044f6:	4770      	bx	lr

080044f8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b083      	sub	sp, #12
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004500:	bf00      	nop
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	bc80      	pop	{r7}
 8004508:	4770      	bx	lr

0800450a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800450a:	b480      	push	{r7}
 800450c:	b083      	sub	sp, #12
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004512:	bf00      	nop
 8004514:	370c      	adds	r7, #12
 8004516:	46bd      	mov	sp, r7
 8004518:	bc80      	pop	{r7}
 800451a:	4770      	bx	lr

0800451c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004524:	bf00      	nop
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	bc80      	pop	{r7}
 800452c:	4770      	bx	lr
	...

08004530 <__NVIC_SetPriorityGrouping>:
{
 8004530:	b480      	push	{r7}
 8004532:	b085      	sub	sp, #20
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f003 0307 	and.w	r3, r3, #7
 800453e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004540:	4b0c      	ldr	r3, [pc, #48]	; (8004574 <__NVIC_SetPriorityGrouping+0x44>)
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004546:	68ba      	ldr	r2, [r7, #8]
 8004548:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800454c:	4013      	ands	r3, r2
 800454e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004558:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800455c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004560:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004562:	4a04      	ldr	r2, [pc, #16]	; (8004574 <__NVIC_SetPriorityGrouping+0x44>)
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	60d3      	str	r3, [r2, #12]
}
 8004568:	bf00      	nop
 800456a:	3714      	adds	r7, #20
 800456c:	46bd      	mov	sp, r7
 800456e:	bc80      	pop	{r7}
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	e000ed00 	.word	0xe000ed00

08004578 <__NVIC_GetPriorityGrouping>:
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800457c:	4b04      	ldr	r3, [pc, #16]	; (8004590 <__NVIC_GetPriorityGrouping+0x18>)
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	0a1b      	lsrs	r3, r3, #8
 8004582:	f003 0307 	and.w	r3, r3, #7
}
 8004586:	4618      	mov	r0, r3
 8004588:	46bd      	mov	sp, r7
 800458a:	bc80      	pop	{r7}
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	e000ed00 	.word	0xe000ed00

08004594 <__NVIC_EnableIRQ>:
{
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 800459a:	4603      	mov	r3, r0
 800459c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800459e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	db0b      	blt.n	80045be <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045a6:	79fb      	ldrb	r3, [r7, #7]
 80045a8:	f003 021f 	and.w	r2, r3, #31
 80045ac:	4906      	ldr	r1, [pc, #24]	; (80045c8 <__NVIC_EnableIRQ+0x34>)
 80045ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045b2:	095b      	lsrs	r3, r3, #5
 80045b4:	2001      	movs	r0, #1
 80045b6:	fa00 f202 	lsl.w	r2, r0, r2
 80045ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80045be:	bf00      	nop
 80045c0:	370c      	adds	r7, #12
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bc80      	pop	{r7}
 80045c6:	4770      	bx	lr
 80045c8:	e000e100 	.word	0xe000e100

080045cc <__NVIC_SetPriority>:
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	4603      	mov	r3, r0
 80045d4:	6039      	str	r1, [r7, #0]
 80045d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	db0a      	blt.n	80045f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	b2da      	uxtb	r2, r3
 80045e4:	490c      	ldr	r1, [pc, #48]	; (8004618 <__NVIC_SetPriority+0x4c>)
 80045e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ea:	0112      	lsls	r2, r2, #4
 80045ec:	b2d2      	uxtb	r2, r2
 80045ee:	440b      	add	r3, r1
 80045f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80045f4:	e00a      	b.n	800460c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	b2da      	uxtb	r2, r3
 80045fa:	4908      	ldr	r1, [pc, #32]	; (800461c <__NVIC_SetPriority+0x50>)
 80045fc:	79fb      	ldrb	r3, [r7, #7]
 80045fe:	f003 030f 	and.w	r3, r3, #15
 8004602:	3b04      	subs	r3, #4
 8004604:	0112      	lsls	r2, r2, #4
 8004606:	b2d2      	uxtb	r2, r2
 8004608:	440b      	add	r3, r1
 800460a:	761a      	strb	r2, [r3, #24]
}
 800460c:	bf00      	nop
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	bc80      	pop	{r7}
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	e000e100 	.word	0xe000e100
 800461c:	e000ed00 	.word	0xe000ed00

08004620 <NVIC_EncodePriority>:
{
 8004620:	b480      	push	{r7}
 8004622:	b089      	sub	sp, #36	; 0x24
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f003 0307 	and.w	r3, r3, #7
 8004632:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	f1c3 0307 	rsb	r3, r3, #7
 800463a:	2b04      	cmp	r3, #4
 800463c:	bf28      	it	cs
 800463e:	2304      	movcs	r3, #4
 8004640:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	3304      	adds	r3, #4
 8004646:	2b06      	cmp	r3, #6
 8004648:	d902      	bls.n	8004650 <NVIC_EncodePriority+0x30>
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	3b03      	subs	r3, #3
 800464e:	e000      	b.n	8004652 <NVIC_EncodePriority+0x32>
 8004650:	2300      	movs	r3, #0
 8004652:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004654:	f04f 32ff 	mov.w	r2, #4294967295
 8004658:	69bb      	ldr	r3, [r7, #24]
 800465a:	fa02 f303 	lsl.w	r3, r2, r3
 800465e:	43da      	mvns	r2, r3
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	401a      	ands	r2, r3
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004668:	f04f 31ff 	mov.w	r1, #4294967295
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	fa01 f303 	lsl.w	r3, r1, r3
 8004672:	43d9      	mvns	r1, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004678:	4313      	orrs	r3, r2
}
 800467a:	4618      	mov	r0, r3
 800467c:	3724      	adds	r7, #36	; 0x24
 800467e:	46bd      	mov	sp, r7
 8004680:	bc80      	pop	{r7}
 8004682:	4770      	bx	lr

08004684 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	3b01      	subs	r3, #1
 8004690:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004694:	d301      	bcc.n	800469a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004696:	2301      	movs	r3, #1
 8004698:	e00f      	b.n	80046ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800469a:	4a0a      	ldr	r2, [pc, #40]	; (80046c4 <SysTick_Config+0x40>)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	3b01      	subs	r3, #1
 80046a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046a2:	210f      	movs	r1, #15
 80046a4:	f04f 30ff 	mov.w	r0, #4294967295
 80046a8:	f7ff ff90 	bl	80045cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046ac:	4b05      	ldr	r3, [pc, #20]	; (80046c4 <SysTick_Config+0x40>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046b2:	4b04      	ldr	r3, [pc, #16]	; (80046c4 <SysTick_Config+0x40>)
 80046b4:	2207      	movs	r2, #7
 80046b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3708      	adds	r7, #8
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	e000e010 	.word	0xe000e010

080046c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f7ff ff2d 	bl	8004530 <__NVIC_SetPriorityGrouping>
}
 80046d6:	bf00      	nop
 80046d8:	3708      	adds	r7, #8
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80046de:	b580      	push	{r7, lr}
 80046e0:	b086      	sub	sp, #24
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	4603      	mov	r3, r0
 80046e6:	60b9      	str	r1, [r7, #8]
 80046e8:	607a      	str	r2, [r7, #4]
 80046ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80046ec:	2300      	movs	r3, #0
 80046ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80046f0:	f7ff ff42 	bl	8004578 <__NVIC_GetPriorityGrouping>
 80046f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	68b9      	ldr	r1, [r7, #8]
 80046fa:	6978      	ldr	r0, [r7, #20]
 80046fc:	f7ff ff90 	bl	8004620 <NVIC_EncodePriority>
 8004700:	4602      	mov	r2, r0
 8004702:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004706:	4611      	mov	r1, r2
 8004708:	4618      	mov	r0, r3
 800470a:	f7ff ff5f 	bl	80045cc <__NVIC_SetPriority>
}
 800470e:	bf00      	nop
 8004710:	3718      	adds	r7, #24
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}

08004716 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004716:	b580      	push	{r7, lr}
 8004718:	b082      	sub	sp, #8
 800471a:	af00      	add	r7, sp, #0
 800471c:	4603      	mov	r3, r0
 800471e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004724:	4618      	mov	r0, r3
 8004726:	f7ff ff35 	bl	8004594 <__NVIC_EnableIRQ>
}
 800472a:	bf00      	nop
 800472c:	3708      	adds	r7, #8
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}

08004732 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b082      	sub	sp, #8
 8004736:	af00      	add	r7, sp, #0
 8004738:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f7ff ffa2 	bl	8004684 <SysTick_Config>
 8004740:	4603      	mov	r3, r0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3708      	adds	r7, #8
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
	...

0800474c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b086      	sub	sp, #24
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004754:	2300      	movs	r3, #0
 8004756:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004758:	f7fe fc6e 	bl	8003038 <HAL_GetTick>
 800475c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d101      	bne.n	8004768 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e099      	b.n	800489c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2202      	movs	r2, #2
 8004774:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f022 0201 	bic.w	r2, r2, #1
 8004786:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004788:	e00f      	b.n	80047aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800478a:	f7fe fc55 	bl	8003038 <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	2b05      	cmp	r3, #5
 8004796:	d908      	bls.n	80047aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2220      	movs	r2, #32
 800479c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2203      	movs	r2, #3
 80047a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e078      	b.n	800489c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0301 	and.w	r3, r3, #1
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d1e8      	bne.n	800478a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80047c0:	697a      	ldr	r2, [r7, #20]
 80047c2:	4b38      	ldr	r3, [pc, #224]	; (80048a4 <HAL_DMA_Init+0x158>)
 80047c4:	4013      	ands	r3, r2
 80047c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	691b      	ldr	r3, [r3, #16]
 80047dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	699b      	ldr	r3, [r3, #24]
 80047e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a1b      	ldr	r3, [r3, #32]
 80047f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004800:	2b04      	cmp	r3, #4
 8004802:	d107      	bne.n	8004814 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480c:	4313      	orrs	r3, r2
 800480e:	697a      	ldr	r2, [r7, #20]
 8004810:	4313      	orrs	r3, r2
 8004812:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	697a      	ldr	r2, [r7, #20]
 800481a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	695b      	ldr	r3, [r3, #20]
 8004822:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	f023 0307 	bic.w	r3, r3, #7
 800482a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004830:	697a      	ldr	r2, [r7, #20]
 8004832:	4313      	orrs	r3, r2
 8004834:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483a:	2b04      	cmp	r3, #4
 800483c:	d117      	bne.n	800486e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004842:	697a      	ldr	r2, [r7, #20]
 8004844:	4313      	orrs	r3, r2
 8004846:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800484c:	2b00      	cmp	r3, #0
 800484e:	d00e      	beq.n	800486e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f000 fa09 	bl	8004c68 <DMA_CheckFifoParam>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d008      	beq.n	800486e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2240      	movs	r2, #64	; 0x40
 8004860:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800486a:	2301      	movs	r3, #1
 800486c:	e016      	b.n	800489c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f000 f9c2 	bl	8004c00 <DMA_CalcBaseAndBitshift>
 800487c:	4603      	mov	r3, r0
 800487e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004884:	223f      	movs	r2, #63	; 0x3f
 8004886:	409a      	lsls	r2, r3
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3718      	adds	r7, #24
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	f010803f 	.word	0xf010803f

080048a8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d004      	beq.n	80048c6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2280      	movs	r2, #128	; 0x80
 80048c0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e00c      	b.n	80048e0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2205      	movs	r2, #5
 80048ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 0201 	bic.w	r2, r2, #1
 80048dc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bc80      	pop	{r7}
 80048e8:	4770      	bx	lr
	...

080048ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b086      	sub	sp, #24
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80048f4:	2300      	movs	r3, #0
 80048f6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80048f8:	4b92      	ldr	r3, [pc, #584]	; (8004b44 <HAL_DMA_IRQHandler+0x258>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a92      	ldr	r2, [pc, #584]	; (8004b48 <HAL_DMA_IRQHandler+0x25c>)
 80048fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004902:	0a9b      	lsrs	r3, r3, #10
 8004904:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800490a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004916:	2208      	movs	r2, #8
 8004918:	409a      	lsls	r2, r3
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	4013      	ands	r3, r2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d01a      	beq.n	8004958 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0304 	and.w	r3, r3, #4
 800492c:	2b00      	cmp	r3, #0
 800492e:	d013      	beq.n	8004958 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f022 0204 	bic.w	r2, r2, #4
 800493e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004944:	2208      	movs	r2, #8
 8004946:	409a      	lsls	r2, r3
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004950:	f043 0201 	orr.w	r2, r3, #1
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800495c:	2201      	movs	r2, #1
 800495e:	409a      	lsls	r2, r3
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	4013      	ands	r3, r2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d012      	beq.n	800498e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	695b      	ldr	r3, [r3, #20]
 800496e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00b      	beq.n	800498e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800497a:	2201      	movs	r2, #1
 800497c:	409a      	lsls	r2, r3
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004986:	f043 0202 	orr.w	r2, r3, #2
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004992:	2204      	movs	r2, #4
 8004994:	409a      	lsls	r2, r3
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	4013      	ands	r3, r2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d012      	beq.n	80049c4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0302 	and.w	r3, r3, #2
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00b      	beq.n	80049c4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049b0:	2204      	movs	r2, #4
 80049b2:	409a      	lsls	r2, r3
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049bc:	f043 0204 	orr.w	r2, r3, #4
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049c8:	2210      	movs	r2, #16
 80049ca:	409a      	lsls	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	4013      	ands	r3, r2
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d043      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0308 	and.w	r3, r3, #8
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d03c      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049e6:	2210      	movs	r2, #16
 80049e8:	409a      	lsls	r2, r3
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d018      	beq.n	8004a2e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d108      	bne.n	8004a1c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d024      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	4798      	blx	r3
 8004a1a:	e01f      	b.n	8004a5c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d01b      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	4798      	blx	r3
 8004a2c:	e016      	b.n	8004a5c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d107      	bne.n	8004a4c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f022 0208 	bic.w	r2, r2, #8
 8004a4a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d003      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a60:	2220      	movs	r2, #32
 8004a62:	409a      	lsls	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	4013      	ands	r3, r2
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	f000 808e 	beq.w	8004b8a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0310 	and.w	r3, r3, #16
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	f000 8086 	beq.w	8004b8a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a82:	2220      	movs	r2, #32
 8004a84:	409a      	lsls	r2, r3
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	2b05      	cmp	r3, #5
 8004a94:	d136      	bne.n	8004b04 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f022 0216 	bic.w	r2, r2, #22
 8004aa4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	695a      	ldr	r2, [r3, #20]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ab4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d103      	bne.n	8004ac6 <HAL_DMA_IRQHandler+0x1da>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d007      	beq.n	8004ad6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f022 0208 	bic.w	r2, r2, #8
 8004ad4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ada:	223f      	movs	r2, #63	; 0x3f
 8004adc:	409a      	lsls	r2, r3
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d07d      	beq.n	8004bf6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	4798      	blx	r3
        }
        return;
 8004b02:	e078      	b.n	8004bf6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d01c      	beq.n	8004b4c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d108      	bne.n	8004b32 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d030      	beq.n	8004b8a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	4798      	blx	r3
 8004b30:	e02b      	b.n	8004b8a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d027      	beq.n	8004b8a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	4798      	blx	r3
 8004b42:	e022      	b.n	8004b8a <HAL_DMA_IRQHandler+0x29e>
 8004b44:	20000004 	.word	0x20000004
 8004b48:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10f      	bne.n	8004b7a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f022 0210 	bic.w	r2, r2, #16
 8004b68:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2201      	movs	r2, #1
 8004b76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d003      	beq.n	8004b8a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d032      	beq.n	8004bf8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b96:	f003 0301 	and.w	r3, r3, #1
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d022      	beq.n	8004be4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2205      	movs	r2, #5
 8004ba2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f022 0201 	bic.w	r2, r2, #1
 8004bb4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	3301      	adds	r3, #1
 8004bba:	60bb      	str	r3, [r7, #8]
 8004bbc:	697a      	ldr	r2, [r7, #20]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d307      	bcc.n	8004bd2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0301 	and.w	r3, r3, #1
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1f2      	bne.n	8004bb6 <HAL_DMA_IRQHandler+0x2ca>
 8004bd0:	e000      	b.n	8004bd4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004bd2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d005      	beq.n	8004bf8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	4798      	blx	r3
 8004bf4:	e000      	b.n	8004bf8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004bf6:	bf00      	nop
    }
  }
}
 8004bf8:	3718      	adds	r7, #24
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop

08004c00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	3b10      	subs	r3, #16
 8004c10:	4a13      	ldr	r2, [pc, #76]	; (8004c60 <DMA_CalcBaseAndBitshift+0x60>)
 8004c12:	fba2 2303 	umull	r2, r3, r2, r3
 8004c16:	091b      	lsrs	r3, r3, #4
 8004c18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004c1a:	4a12      	ldr	r2, [pc, #72]	; (8004c64 <DMA_CalcBaseAndBitshift+0x64>)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	4413      	add	r3, r2
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	461a      	mov	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2b03      	cmp	r3, #3
 8004c2c:	d909      	bls.n	8004c42 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004c36:	f023 0303 	bic.w	r3, r3, #3
 8004c3a:	1d1a      	adds	r2, r3, #4
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	659a      	str	r2, [r3, #88]	; 0x58
 8004c40:	e007      	b.n	8004c52 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004c4a:	f023 0303 	bic.w	r3, r3, #3
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3714      	adds	r7, #20
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bc80      	pop	{r7}
 8004c5e:	4770      	bx	lr
 8004c60:	aaaaaaab 	.word	0xaaaaaaab
 8004c64:	08018b34 	.word	0x08018b34

08004c68 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c70:	2300      	movs	r3, #0
 8004c72:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c78:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	699b      	ldr	r3, [r3, #24]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d11f      	bne.n	8004cc2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	2b03      	cmp	r3, #3
 8004c86:	d855      	bhi.n	8004d34 <DMA_CheckFifoParam+0xcc>
 8004c88:	a201      	add	r2, pc, #4	; (adr r2, 8004c90 <DMA_CheckFifoParam+0x28>)
 8004c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c8e:	bf00      	nop
 8004c90:	08004ca1 	.word	0x08004ca1
 8004c94:	08004cb3 	.word	0x08004cb3
 8004c98:	08004ca1 	.word	0x08004ca1
 8004c9c:	08004d35 	.word	0x08004d35
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d045      	beq.n	8004d38 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cb0:	e042      	b.n	8004d38 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004cba:	d13f      	bne.n	8004d3c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cc0:	e03c      	b.n	8004d3c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	699b      	ldr	r3, [r3, #24]
 8004cc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cca:	d121      	bne.n	8004d10 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	2b03      	cmp	r3, #3
 8004cd0:	d836      	bhi.n	8004d40 <DMA_CheckFifoParam+0xd8>
 8004cd2:	a201      	add	r2, pc, #4	; (adr r2, 8004cd8 <DMA_CheckFifoParam+0x70>)
 8004cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd8:	08004ce9 	.word	0x08004ce9
 8004cdc:	08004cef 	.word	0x08004cef
 8004ce0:	08004ce9 	.word	0x08004ce9
 8004ce4:	08004d01 	.word	0x08004d01
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	73fb      	strb	r3, [r7, #15]
      break;
 8004cec:	e02f      	b.n	8004d4e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cf2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d024      	beq.n	8004d44 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cfe:	e021      	b.n	8004d44 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d04:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d08:	d11e      	bne.n	8004d48 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004d0e:	e01b      	b.n	8004d48 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d902      	bls.n	8004d1c <DMA_CheckFifoParam+0xb4>
 8004d16:	2b03      	cmp	r3, #3
 8004d18:	d003      	beq.n	8004d22 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004d1a:	e018      	b.n	8004d4e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d20:	e015      	b.n	8004d4e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00e      	beq.n	8004d4c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	73fb      	strb	r3, [r7, #15]
      break;
 8004d32:	e00b      	b.n	8004d4c <DMA_CheckFifoParam+0xe4>
      break;
 8004d34:	bf00      	nop
 8004d36:	e00a      	b.n	8004d4e <DMA_CheckFifoParam+0xe6>
      break;
 8004d38:	bf00      	nop
 8004d3a:	e008      	b.n	8004d4e <DMA_CheckFifoParam+0xe6>
      break;
 8004d3c:	bf00      	nop
 8004d3e:	e006      	b.n	8004d4e <DMA_CheckFifoParam+0xe6>
      break;
 8004d40:	bf00      	nop
 8004d42:	e004      	b.n	8004d4e <DMA_CheckFifoParam+0xe6>
      break;
 8004d44:	bf00      	nop
 8004d46:	e002      	b.n	8004d4e <DMA_CheckFifoParam+0xe6>
      break;   
 8004d48:	bf00      	nop
 8004d4a:	e000      	b.n	8004d4e <DMA_CheckFifoParam+0xe6>
      break;
 8004d4c:	bf00      	nop
    }
  } 
  
  return status; 
 8004d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3714      	adds	r7, #20
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bc80      	pop	{r7}
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop

08004d5c <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b088      	sub	sp, #32
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8004d64:	2300      	movs	r3, #0
 8004d66:	61fb      	str	r3, [r7, #28]
 8004d68:	2300      	movs	r3, #0
 8004d6a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8004d6c:	4ba3      	ldr	r3, [pc, #652]	; (8004ffc <HAL_ETH_Init+0x2a0>)
 8004d6e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8004d70:	2300      	movs	r3, #0
 8004d72:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8004d74:	2300      	movs	r3, #0
 8004d76:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d101      	bne.n	8004d82 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e175      	b.n	800506e <HAL_ETH_Init+0x312>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d106      	bne.n	8004d9c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f008 fd7e 	bl	800d898 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	60bb      	str	r3, [r7, #8]
 8004da0:	4b97      	ldr	r3, [pc, #604]	; (8005000 <HAL_ETH_Init+0x2a4>)
 8004da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004da4:	4a96      	ldr	r2, [pc, #600]	; (8005000 <HAL_ETH_Init+0x2a4>)
 8004da6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004daa:	6453      	str	r3, [r2, #68]	; 0x44
 8004dac:	4b94      	ldr	r3, [pc, #592]	; (8005000 <HAL_ETH_Init+0x2a4>)
 8004dae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004db0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004db4:	60bb      	str	r3, [r7, #8]
 8004db6:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004db8:	4b92      	ldr	r3, [pc, #584]	; (8005004 <HAL_ETH_Init+0x2a8>)
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	4a91      	ldr	r2, [pc, #580]	; (8005004 <HAL_ETH_Init+0x2a8>)
 8004dbe:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004dc2:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004dc4:	4b8f      	ldr	r3, [pc, #572]	; (8005004 <HAL_ETH_Init+0x2a8>)
 8004dc6:	685a      	ldr	r2, [r3, #4]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a1b      	ldr	r3, [r3, #32]
 8004dcc:	498d      	ldr	r1, [pc, #564]	; (8005004 <HAL_ETH_Init+0x2a8>)
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f042 0201 	orr.w	r2, r2, #1
 8004de4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004de8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004dea:	f7fe f925 	bl	8003038 <HAL_GetTick>
 8004dee:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004df0:	e011      	b.n	8004e16 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 8004df2:	f7fe f921 	bl	8003038 <HAL_GetTick>
 8004df6:	4602      	mov	r2, r0
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	1ad3      	subs	r3, r2, r3
 8004dfc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004e00:	d909      	bls.n	8004e16 <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2203      	movs	r2, #3
 8004e06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e12b      	b.n	800506e <HAL_ETH_Init+0x312>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0301 	and.w	r3, r3, #1
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d1e4      	bne.n	8004df2 <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	f023 031c 	bic.w	r3, r3, #28
 8004e36:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004e38:	f003 fb60 	bl	80084fc <HAL_RCC_GetHCLKFreq>
 8004e3c:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8004e3e:	69bb      	ldr	r3, [r7, #24]
 8004e40:	4a71      	ldr	r2, [pc, #452]	; (8005008 <HAL_ETH_Init+0x2ac>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d908      	bls.n	8004e58 <HAL_ETH_Init+0xfc>
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	4a70      	ldr	r2, [pc, #448]	; (800500c <HAL_ETH_Init+0x2b0>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d804      	bhi.n	8004e58 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	f043 0308 	orr.w	r3, r3, #8
 8004e54:	61fb      	str	r3, [r7, #28]
 8004e56:	e01a      	b.n	8004e8e <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8004e58:	69bb      	ldr	r3, [r7, #24]
 8004e5a:	4a6c      	ldr	r2, [pc, #432]	; (800500c <HAL_ETH_Init+0x2b0>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d908      	bls.n	8004e72 <HAL_ETH_Init+0x116>
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	4a6b      	ldr	r2, [pc, #428]	; (8005010 <HAL_ETH_Init+0x2b4>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d804      	bhi.n	8004e72 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	f043 030c 	orr.w	r3, r3, #12
 8004e6e:	61fb      	str	r3, [r7, #28]
 8004e70:	e00d      	b.n	8004e8e <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8004e72:	69bb      	ldr	r3, [r7, #24]
 8004e74:	4a66      	ldr	r2, [pc, #408]	; (8005010 <HAL_ETH_Init+0x2b4>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d903      	bls.n	8004e82 <HAL_ETH_Init+0x126>
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	4a65      	ldr	r2, [pc, #404]	; (8005014 <HAL_ETH_Init+0x2b8>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d904      	bls.n	8004e8c <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004e82:	69fb      	ldr	r3, [r7, #28]
 8004e84:	f043 0304 	orr.w	r3, r3, #4
 8004e88:	61fb      	str	r3, [r7, #28]
 8004e8a:	e000      	b.n	8004e8e <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004e8c:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	69fa      	ldr	r2, [r7, #28]
 8004e94:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8004e96:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004e9a:	2100      	movs	r1, #0
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f000 fc16 	bl	80056ce <HAL_ETH_WritePHYRegister>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00b      	beq.n	8004ec0 <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8004eac:	6939      	ldr	r1, [r7, #16]
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 fdcc 	bl	8005a4c <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e0d6      	b.n	800506e <HAL_ETH_Init+0x312>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8004ec0:	20ff      	movs	r0, #255	; 0xff
 8004ec2:	f7fe f8c3 	bl	800304c <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	f000 80a4 	beq.w	8005018 <HAL_ETH_Init+0x2bc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ed0:	f7fe f8b2 	bl	8003038 <HAL_GetTick>
 8004ed4:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004ed6:	f107 030c 	add.w	r3, r7, #12
 8004eda:	461a      	mov	r2, r3
 8004edc:	2101      	movs	r1, #1
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 fb8d 	bl	80055fe <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 8004ee4:	f7fe f8a8 	bl	8003038 <HAL_GetTick>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	1ad3      	subs	r3, r2, r3
 8004eee:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d90f      	bls.n	8004f16 <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004efa:	6939      	ldr	r1, [r7, #16]
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 fda5 	bl	8005a4c <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2201      	movs	r2, #1
 8004f06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8004f12:	2303      	movs	r3, #3
 8004f14:	e0ab      	b.n	800506e <HAL_ETH_Init+0x312>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f003 0304 	and.w	r3, r3, #4
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d0da      	beq.n	8004ed6 <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8004f20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004f24:	2100      	movs	r1, #0
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 fbd1 	bl	80056ce <HAL_ETH_WritePHYRegister>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00b      	beq.n	8004f4a <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004f36:	6939      	ldr	r1, [r7, #16]
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 fd87 	bl	8005a4c <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2201      	movs	r2, #1
 8004f42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	e091      	b.n	800506e <HAL_ETH_Init+0x312>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 8004f4a:	f7fe f875 	bl	8003038 <HAL_GetTick>
 8004f4e:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004f50:	f107 030c 	add.w	r3, r7, #12
 8004f54:	461a      	mov	r2, r3
 8004f56:	2101      	movs	r1, #1
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f000 fb50 	bl	80055fe <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004f5e:	f7fe f86b 	bl	8003038 <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d90f      	bls.n	8004f90 <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004f74:	6939      	ldr	r1, [r7, #16]
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f000 fd68 	bl	8005a4c <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8004f8c:	2303      	movs	r3, #3
 8004f8e:	e06e      	b.n	800506e <HAL_ETH_Init+0x312>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f003 0320 	and.w	r3, r3, #32
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d0da      	beq.n	8004f50 <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004f9a:	f107 030c 	add.w	r3, r7, #12
 8004f9e:	461a      	mov	r2, r3
 8004fa0:	211f      	movs	r1, #31
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 fb2b 	bl	80055fe <HAL_ETH_ReadPHYRegister>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d00b      	beq.n	8004fc6 <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004fb2:	6939      	ldr	r1, [r7, #16]
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f000 fd49 	bl	8005a4c <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e053      	b.n	800506e <HAL_ETH_Init+0x312>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f003 0310 	and.w	r3, r3, #16
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d004      	beq.n	8004fda <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004fd6:	60da      	str	r2, [r3, #12]
 8004fd8:	e002      	b.n	8004fe0 <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f003 0304 	and.w	r3, r3, #4
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d003      	beq.n	8004ff2 <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	609a      	str	r2, [r3, #8]
 8004ff0:	e034      	b.n	800505c <HAL_ETH_Init+0x300>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004ff8:	609a      	str	r2, [r3, #8]
 8004ffa:	e02f      	b.n	800505c <HAL_ETH_Init+0x300>
 8004ffc:	03938700 	.word	0x03938700
 8005000:	40023800 	.word	0x40023800
 8005004:	40013800 	.word	0x40013800
 8005008:	01312cff 	.word	0x01312cff
 800500c:	02160ebf 	.word	0x02160ebf
 8005010:	039386ff 	.word	0x039386ff
 8005014:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	08db      	lsrs	r3, r3, #3
 800501e:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	085b      	lsrs	r3, r3, #1
 8005026:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8005028:	4313      	orrs	r3, r2
 800502a:	b29b      	uxth	r3, r3
 800502c:	461a      	mov	r2, r3
 800502e:	2100      	movs	r1, #0
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f000 fb4c 	bl	80056ce <HAL_ETH_WritePHYRegister>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d00b      	beq.n	8005054 <HAL_ETH_Init+0x2f8>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8005040:	6939      	ldr	r1, [r7, #16]
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 fd02 	bl	8005a4c <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2201      	movs	r2, #1
 800504c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e00c      	b.n	800506e <HAL_ETH_Init+0x312>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8005054:	f640 70ff 	movw	r0, #4095	; 0xfff
 8005058:	f7fd fff8 	bl	800304c <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 800505c:	6939      	ldr	r1, [r7, #16]
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f000 fcf4 	bl	8005a4c <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3720      	adds	r7, #32
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop

08005078 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8005078:	b480      	push	{r7}
 800507a:	b087      	sub	sp, #28
 800507c:	af00      	add	r7, sp, #0
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	60b9      	str	r1, [r7, #8]
 8005082:	607a      	str	r2, [r7, #4]
 8005084:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8005086:	2300      	movs	r3, #0
 8005088:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005090:	2b01      	cmp	r3, #1
 8005092:	d101      	bne.n	8005098 <HAL_ETH_DMATxDescListInit+0x20>
 8005094:	2302      	movs	r3, #2
 8005096:	e052      	b.n	800513e <HAL_ETH_DMATxDescListInit+0xc6>
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2202      	movs	r2, #2
 80050a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	68ba      	ldr	r2, [r7, #8]
 80050ac:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0U; i < TxBuffCount; i++)
 80050ae:	2300      	movs	r3, #0
 80050b0:	617b      	str	r3, [r7, #20]
 80050b2:	e030      	b.n	8005116 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	015b      	lsls	r3, r3, #5
 80050b8:	68ba      	ldr	r2, [r7, #8]
 80050ba:	4413      	add	r3, r2
 80050bc:	613b      	str	r3, [r7, #16]

    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80050c4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80050cc:	fb02 f303 	mul.w	r3, r2, r3
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	4413      	add	r3, r2
 80050d4:	461a      	mov	r2, r3
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	609a      	str	r2, [r3, #8]

    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	69db      	ldr	r3, [r3, #28]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d105      	bne.n	80050ee <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	601a      	str	r2, [r3, #0]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (TxBuffCount - 1))
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	3b01      	subs	r3, #1
 80050f2:	697a      	ldr	r2, [r7, #20]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d208      	bcs.n	800510a <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1);
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	3301      	adds	r3, #1
 80050fc:	015b      	lsls	r3, r3, #5
 80050fe:	68ba      	ldr	r2, [r7, #8]
 8005100:	4413      	add	r3, r2
 8005102:	461a      	mov	r2, r3
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	60da      	str	r2, [r3, #12]
 8005108:	e002      	b.n	8005110 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 800510a:	68ba      	ldr	r2, [r7, #8]
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < TxBuffCount; i++)
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	3301      	adds	r3, #1
 8005114:	617b      	str	r3, [r7, #20]
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	429a      	cmp	r2, r3
 800511c:	d3ca      	bcc.n	80050b4 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }

  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	68ba      	ldr	r2, [r7, #8]
 8005124:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005128:	3310      	adds	r3, #16
 800512a:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800513c:	2300      	movs	r3, #0
}
 800513e:	4618      	mov	r0, r3
 8005140:	371c      	adds	r7, #28
 8005142:	46bd      	mov	sp, r7
 8005144:	bc80      	pop	{r7}
 8005146:	4770      	bx	lr

08005148 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8005148:	b480      	push	{r7}
 800514a:	b087      	sub	sp, #28
 800514c:	af00      	add	r7, sp, #0
 800514e:	60f8      	str	r0, [r7, #12]
 8005150:	60b9      	str	r1, [r7, #8]
 8005152:	607a      	str	r2, [r7, #4]
 8005154:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8005156:	2300      	movs	r3, #0
 8005158:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005160:	2b01      	cmp	r3, #1
 8005162:	d101      	bne.n	8005168 <HAL_ETH_DMARxDescListInit+0x20>
 8005164:	2302      	movs	r3, #2
 8005166:	e056      	b.n	8005216 <HAL_ETH_DMARxDescListInit+0xce>
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2202      	movs	r2, #2
 8005174:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Fill each DMARxDesc descriptor with the right values */
  for (i = 0U; i < RxBuffCount; i++)
 800517e:	2300      	movs	r3, #0
 8005180:	617b      	str	r3, [r7, #20]
 8005182:	e034      	b.n	80051ee <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab + i;
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	015b      	lsls	r3, r3, #5
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	4413      	add	r3, r2
 800518c:	613b      	str	r3, [r7, #16]

    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005194:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800519c:	605a      	str	r2, [r3, #4]

    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80051a4:	fb02 f303 	mul.w	r3, r2, r3
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	4413      	add	r3, r2
 80051ac:	461a      	mov	r2, r3
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	609a      	str	r2, [r3, #8]

    if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	699b      	ldr	r3, [r3, #24]
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d105      	bne.n	80051c6 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	605a      	str	r2, [r3, #4]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (RxBuffCount - 1U))
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	3b01      	subs	r3, #1
 80051ca:	697a      	ldr	r2, [r7, #20]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d208      	bcs.n	80051e2 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	3301      	adds	r3, #1
 80051d4:	015b      	lsls	r3, r3, #5
 80051d6:	68ba      	ldr	r2, [r7, #8]
 80051d8:	4413      	add	r3, r2
 80051da:	461a      	mov	r2, r3
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	60da      	str	r2, [r3, #12]
 80051e0:	e002      	b.n	80051e8 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 80051e2:	68ba      	ldr	r2, [r7, #8]
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < RxBuffCount; i++)
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	3301      	adds	r3, #1
 80051ec:	617b      	str	r3, [r7, #20]
 80051ee:	697a      	ldr	r2, [r7, #20]
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d3c6      	bcc.n	8005184 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }

  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68ba      	ldr	r2, [r7, #8]
 80051fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005200:	330c      	adds	r3, #12
 8005202:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005214:	2300      	movs	r3, #0
}
 8005216:	4618      	mov	r0, r3
 8005218:	371c      	adds	r7, #28
 800521a:	46bd      	mov	sp, r7
 800521c:	bc80      	pop	{r7}
 800521e:	4770      	bx	lr

08005220 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 800522a:	2300      	movs	r3, #0
 800522c:	617b      	str	r3, [r7, #20]
 800522e:	2300      	movs	r3, #0
 8005230:	60fb      	str	r3, [r7, #12]
 8005232:	2300      	movs	r3, #0
 8005234:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(heth);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800523c:	2b01      	cmp	r3, #1
 800523e:	d101      	bne.n	8005244 <HAL_ETH_TransmitFrame+0x24>
 8005240:	2302      	movs	r3, #2
 8005242:	e0cd      	b.n	80053e0 <HAL_ETH_TransmitFrame+0x1c0>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2202      	movs	r2, #2
 8005250:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  if (FrameLength == 0U)
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d109      	bne.n	800526e <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return  HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e0b8      	b.n	80053e0 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2b00      	cmp	r3, #0
 8005276:	da09      	bge.n	800528c <HAL_ETH_TransmitFrame+0x6c>
  {
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2212      	movs	r2, #18
 800527c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e0a9      	b.n	80053e0 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005292:	4293      	cmp	r3, r2
 8005294:	d915      	bls.n	80052c2 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	4a54      	ldr	r2, [pc, #336]	; (80053ec <HAL_ETH_TransmitFrame+0x1cc>)
 800529a:	fba2 2303 	umull	r2, r3, r2, r3
 800529e:	0a9b      	lsrs	r3, r3, #10
 80052a0:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE)
 80052a2:	683a      	ldr	r2, [r7, #0]
 80052a4:	4b51      	ldr	r3, [pc, #324]	; (80053ec <HAL_ETH_TransmitFrame+0x1cc>)
 80052a6:	fba3 1302 	umull	r1, r3, r3, r2
 80052aa:	0a9b      	lsrs	r3, r3, #10
 80052ac:	f240 51f4 	movw	r1, #1524	; 0x5f4
 80052b0:	fb01 f303 	mul.w	r3, r1, r3
 80052b4:	1ad3      	subs	r3, r2, r3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d005      	beq.n	80052c6 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	3301      	adds	r3, #1
 80052be:	617b      	str	r3, [r7, #20]
 80052c0:	e001      	b.n	80052c6 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else
  {
    bufcount = 1U;
 80052c2:	2301      	movs	r3, #1
 80052c4:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d11c      	bne.n	8005306 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052d6:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80052da:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e0:	683a      	ldr	r2, [r7, #0]
 80052e2:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80052e6:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052f2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80052f6:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	461a      	mov	r2, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	62da      	str	r2, [r3, #44]	; 0x2c
 8005304:	e04b      	b.n	800539e <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i = 0U; i < bufcount; i++)
 8005306:	2300      	movs	r3, #0
 8005308:	613b      	str	r3, [r7, #16]
 800530a:	e044      	b.n	8005396 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005316:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800531a:	601a      	str	r2, [r3, #0]

      if (i == 0U)
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d107      	bne.n	8005332 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800532c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005330:	601a      	str	r2, [r3, #0]
      }

      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005336:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800533a:	605a      	str	r2, [r3, #4]

      if (i == (bufcount - 1U))
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	3b01      	subs	r3, #1
 8005340:	693a      	ldr	r2, [r7, #16]
 8005342:	429a      	cmp	r2, r3
 8005344:	d116      	bne.n	8005374 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005350:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005354:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	4a25      	ldr	r2, [pc, #148]	; (80053f0 <HAL_ETH_TransmitFrame+0x1d0>)
 800535a:	fb02 f203 	mul.w	r2, r2, r3
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	4413      	add	r3, r2
 8005362:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8005366:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8005372:	605a      	str	r2, [r3, #4]
      }

      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800537e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005382:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	461a      	mov	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i = 0U; i < bufcount; i++)
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	3301      	adds	r3, #1
 8005394:	613b      	str	r3, [r7, #16]
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	429a      	cmp	r2, r3
 800539c:	d3b6      	bcc.n	800530c <HAL_ETH_TransmitFrame+0xec>
    }
  }

  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053a6:	3314      	adds	r3, #20
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0304 	and.w	r3, r3, #4
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00d      	beq.n	80053ce <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053ba:	3314      	adds	r3, #20
 80053bc:	2204      	movs	r2, #4
 80053be:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053c8:	3304      	adds	r3, #4
 80053ca:	2200      	movs	r2, #0
 80053cc:	601a      	str	r2, [r3, #0]
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2201      	movs	r2, #1
 80053d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80053de:	2300      	movs	r3, #0
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	371c      	adds	r7, #28
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bc80      	pop	{r7}
 80053e8:	4770      	bx	lr
 80053ea:	bf00      	nop
 80053ec:	ac02b00b 	.word	0xac02b00b
 80053f0:	fffffa0c 	.word	0xfffffa0c

080053f4 <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b085      	sub	sp, #20
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 80053fc:	2300      	movs	r3, #0
 80053fe:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005406:	2b01      	cmp	r3, #1
 8005408:	d101      	bne.n	800540e <HAL_ETH_GetReceivedFrame+0x1a>
 800540a:	2302      	movs	r3, #2
 800540c:	e070      	b.n	80054f0 <HAL_ETH_GetReceivedFrame+0xfc>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2201      	movs	r2, #1
 8005412:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2202      	movs	r2, #2
 800541a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	2b00      	cmp	r3, #0
 8005426:	db5a      	blt.n	80054de <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if (((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005432:	2b00      	cmp	r3, #0
 8005434:	d030      	beq.n	8005498 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800543a:	1c5a      	adds	r2, r3, #1
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005444:	2b01      	cmp	r3, #1
 8005446:	d103      	bne.n	8005450 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	631a      	str	r2, [r3, #48]	; 0x30
      }

      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	0c1b      	lsrs	r3, r3, #16
 8005460:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8005464:	3b04      	subs	r3, #4
 8005466:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005472:	689a      	ldr	r2, [r3, #8]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)((heth->RxDesc)->Buffer2NextDescAddr);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	461a      	mov	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Return function status */
      return HAL_OK;
 8005494:	2300      	movs	r3, #0
 8005496:	e02b      	b.n	80054f0 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d010      	beq.n	80054c8 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2201      	movs	r2, #1
 80054b8:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	461a      	mov	r2, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	629a      	str	r2, [r3, #40]	; 0x28
 80054c6:	e00a      	b.n	80054de <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */
    else
    {
      (heth->RxFrameInfos).SegCount++;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054cc:	1c5a      	adds	r2, r3, #1
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	461a      	mov	r2, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2201      	movs	r2, #1
 80054e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3714      	adds	r7, #20
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bc80      	pop	{r7}
 80054f8:	4770      	bx	lr

080054fa <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b082      	sub	sp, #8
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800550a:	3314      	adds	r3, #20
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005512:	2b40      	cmp	r3, #64	; 0x40
 8005514:	d112      	bne.n	800553c <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 f85f 	bl	80055da <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005524:	3314      	adds	r3, #20
 8005526:	2240      	movs	r2, #64	; 0x40
 8005528:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2201      	movs	r2, #1
 800552e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800553a:	e01b      	b.n	8005574 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005544:	3314      	adds	r3, #20
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0301 	and.w	r3, r3, #1
 800554c:	2b01      	cmp	r3, #1
 800554e:	d111      	bne.n	8005574 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 f839 	bl	80055c8 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800555e:	3314      	adds	r3, #20
 8005560:	2201      	movs	r2, #1
 8005562:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800557c:	3314      	adds	r3, #20
 800557e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005582:	601a      	str	r2, [r3, #0]

  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800558c:	3314      	adds	r3, #20
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005594:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005598:	d112      	bne.n	80055c0 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 f826 	bl	80055ec <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055a8:	3314      	adds	r3, #20
 80055aa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80055ae:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 80055c0:	bf00      	nop
 80055c2:	3708      	adds	r7, #8
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bc80      	pop	{r7}
 80055d8:	4770      	bx	lr

080055da <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80055da:	b480      	push	{r7}
 80055dc:	b083      	sub	sp, #12
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80055e2:	bf00      	nop
 80055e4:	370c      	adds	r7, #12
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bc80      	pop	{r7}
 80055ea:	4770      	bx	lr

080055ec <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bc80      	pop	{r7}
 80055fc:	4770      	bx	lr

080055fe <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80055fe:	b580      	push	{r7, lr}
 8005600:	b086      	sub	sp, #24
 8005602:	af00      	add	r7, sp, #0
 8005604:	60f8      	str	r0, [r7, #12]
 8005606:	460b      	mov	r3, r1
 8005608:	607a      	str	r2, [r7, #4]
 800560a:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 800560c:	2300      	movs	r3, #0
 800560e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8005610:	2300      	movs	r3, #0
 8005612:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800561a:	b2db      	uxtb	r3, r3
 800561c:	2b82      	cmp	r3, #130	; 0x82
 800561e:	d101      	bne.n	8005624 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8005620:	2302      	movs	r3, #2
 8005622:	e050      	b.n	80056c6 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2282      	movs	r2, #130	; 0x82
 8005628:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	f003 031c 	and.w	r3, r3, #28
 800563a:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	8a1b      	ldrh	r3, [r3, #16]
 8005640:	02db      	lsls	r3, r3, #11
 8005642:	b29b      	uxth	r3, r3
 8005644:	697a      	ldr	r2, [r7, #20]
 8005646:	4313      	orrs	r3, r2
 8005648:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 800564a:	897b      	ldrh	r3, [r7, #10]
 800564c:	019b      	lsls	r3, r3, #6
 800564e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005652:	697a      	ldr	r2, [r7, #20]
 8005654:	4313      	orrs	r3, r2
 8005656:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	f023 0302 	bic.w	r3, r3, #2
 800565e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	f043 0301 	orr.w	r3, r3, #1
 8005666:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	697a      	ldr	r2, [r7, #20]
 800566e:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005670:	f7fd fce2 	bl	8003038 <HAL_GetTick>
 8005674:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005676:	e015      	b.n	80056a4 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8005678:	f7fd fcde 	bl	8003038 <HAL_GetTick>
 800567c:	4602      	mov	r2, r0
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005686:	d309      	bcc.n	800569c <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2200      	movs	r2, #0
 8005694:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 8005698:	2303      	movs	r3, #3
 800569a:	e014      	b.n	80056c6 <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1e4      	bne.n	8005678 <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	695b      	ldr	r3, [r3, #20]
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	461a      	mov	r2, r3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 80056c4:	2300      	movs	r3, #0
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3718      	adds	r7, #24
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}

080056ce <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 80056ce:	b580      	push	{r7, lr}
 80056d0:	b086      	sub	sp, #24
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	60f8      	str	r0, [r7, #12]
 80056d6:	460b      	mov	r3, r1
 80056d8:	607a      	str	r2, [r7, #4]
 80056da:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80056dc:	2300      	movs	r3, #0
 80056de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80056e0:	2300      	movs	r3, #0
 80056e2:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	2b42      	cmp	r3, #66	; 0x42
 80056ee:	d101      	bne.n	80056f4 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80056f0:	2302      	movs	r3, #2
 80056f2:	e04e      	b.n	8005792 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2242      	movs	r2, #66	; 0x42
 80056f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	f003 031c 	and.w	r3, r3, #28
 800570a:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	8a1b      	ldrh	r3, [r3, #16]
 8005710:	02db      	lsls	r3, r3, #11
 8005712:	b29b      	uxth	r3, r3
 8005714:	697a      	ldr	r2, [r7, #20]
 8005716:	4313      	orrs	r3, r2
 8005718:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 800571a:	897b      	ldrh	r3, [r7, #10]
 800571c:	019b      	lsls	r3, r3, #6
 800571e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	4313      	orrs	r3, r2
 8005726:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	f043 0302 	orr.w	r3, r3, #2
 800572e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	f043 0301 	orr.w	r3, r3, #1
 8005736:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	b29a      	uxth	r2, r3
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 800574a:	f7fd fc75 	bl	8003038 <HAL_GetTick>
 800574e:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005750:	e015      	b.n	800577e <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8005752:	f7fd fc71 	bl	8003038 <HAL_GetTick>
 8005756:	4602      	mov	r2, r0
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	1ad3      	subs	r3, r2, r3
 800575c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005760:	d309      	bcc.n	8005776 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2201      	movs	r2, #1
 8005766:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e00d      	b.n	8005792 <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	691b      	ldr	r3, [r3, #16]
 800577c:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	f003 0301 	and.w	r3, r3, #1
 8005784:	2b00      	cmp	r3, #0
 8005786:	d1e4      	bne.n	8005752 <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3718      	adds	r7, #24
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <HAL_ETH_Start>:
 * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 800579a:	b580      	push	{r7, lr}
 800579c:	b082      	sub	sp, #8
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d101      	bne.n	80057b0 <HAL_ETH_Start+0x16>
 80057ac:	2302      	movs	r3, #2
 80057ae:	e01f      	b.n	80057f0 <HAL_ETH_Start+0x56>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2202      	movs	r2, #2
 80057bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 fb43 	bl	8005e4c <ETH_MACTransmissionEnable>

  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 fb7a 	bl	8005ec0 <ETH_MACReceptionEnable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f000 fc0d 	bl	8005fec <ETH_FlushTransmitFIFO>

  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f000 fbae 	bl	8005f34 <ETH_DMATransmissionEnable>

  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f000 fbd9 	bl	8005f90 <ETH_DMAReceptionEnable>

  /* Set the ETH state to READY*/
  heth->State = HAL_ETH_STATE_READY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3708      	adds	r7, #8
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b082      	sub	sp, #8
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005806:	2b01      	cmp	r3, #1
 8005808:	d101      	bne.n	800580e <HAL_ETH_Stop+0x16>
 800580a:	2302      	movs	r3, #2
 800580c:	e01f      	b.n	800584e <HAL_ETH_Stop+0x56>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2201      	movs	r2, #1
 8005812:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2202      	movs	r2, #2
 800581a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 fb9f 	bl	8005f62 <ETH_DMATransmissionDisable>

  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f000 fbca 	bl	8005fbe <ETH_DMAReceptionDisable>

  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 fb65 	bl	8005efa <ETH_MACReceptionDisable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f000 fbdb 	bl	8005fec <ETH_FlushTransmitFIFO>

  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f000 fb25 	bl	8005e86 <ETH_MACTransmissionDisable>

  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	3708      	adds	r7, #8
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
	...

08005858 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b084      	sub	sp, #16
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
 8005860:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8005862:	2300      	movs	r3, #0
 8005864:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800586c:	2b01      	cmp	r3, #1
 800586e:	d101      	bne.n	8005874 <HAL_ETH_ConfigMAC+0x1c>
 8005870:	2302      	movs	r3, #2
 8005872:	e0e4      	b.n	8005a3e <HAL_ETH_ConfigMAC+0x1e6>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2202      	movs	r2, #2
 8005880:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

  if (macconf != NULL)
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	2b00      	cmp	r3, #0
 8005888:	f000 80b1 	beq.w	80059ee <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));

    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005894:	68fa      	ldr	r2, [r7, #12]
 8005896:	4b6c      	ldr	r3, [pc, #432]	; (8005a48 <HAL_ETH_ConfigMAC+0x1f0>)
 8005898:	4013      	ands	r3, r2
 800589a:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	681a      	ldr	r2, [r3, #0]
                          macconf->Jabber |
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 80058a4:	431a      	orrs	r2, r3
                          macconf->InterFrameGap |
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	689b      	ldr	r3, [r3, #8]
                          macconf->Jabber |
 80058aa:	431a      	orrs	r2, r3
                          macconf->CarrierSense |
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	68db      	ldr	r3, [r3, #12]
                          macconf->InterFrameGap |
 80058b0:	431a      	orrs	r2, r3
                          (heth->Init).Speed |
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	689b      	ldr	r3, [r3, #8]
                          macconf->CarrierSense |
 80058b6:	431a      	orrs	r2, r3
                          macconf->ReceiveOwn |
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	691b      	ldr	r3, [r3, #16]
                          (heth->Init).Speed |
 80058bc:	431a      	orrs	r2, r3
                          macconf->LoopbackMode |
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	695b      	ldr	r3, [r3, #20]
                          macconf->ReceiveOwn |
 80058c2:	431a      	orrs	r2, r3
                          (heth->Init).DuplexMode |
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	68db      	ldr	r3, [r3, #12]
                          macconf->LoopbackMode |
 80058c8:	431a      	orrs	r2, r3
                          macconf->ChecksumOffload |
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	699b      	ldr	r3, [r3, #24]
                          (heth->Init).DuplexMode |
 80058ce:	431a      	orrs	r2, r3
                          macconf->RetryTransmission |
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	69db      	ldr	r3, [r3, #28]
                          macconf->ChecksumOffload |
 80058d4:	431a      	orrs	r2, r3
                          macconf->AutomaticPadCRCStrip |
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	6a1b      	ldr	r3, [r3, #32]
                          macconf->RetryTransmission |
 80058da:	431a      	orrs	r2, r3
                          macconf->BackOffLimit |
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          macconf->AutomaticPadCRCStrip |
 80058e0:	431a      	orrs	r2, r3
                          macconf->DeferralCheck);
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          macconf->BackOffLimit |
 80058e6:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68fa      	ldr	r2, [r7, #12]
 80058f4:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80058fe:	2001      	movs	r0, #1
 8005900:	f7fd fba4 	bl	800304c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	601a      	str	r2, [r3, #0]

    /*----------------------- ETHERNET MACFFR Configuration --------------------*/
    /* Write to ETHERNET MACFFR */
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8005914:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 800591a:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception |
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8005920:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception |
 8005926:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 800592c:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8005932:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 800593e:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8005940:	605a      	str	r2, [r3, #4]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFFR;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800594a:	2001      	movs	r0, #1
 800594c:	f7fd fb7e 	bl	800304c <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68fa      	ldr	r2, [r7, #12]
 8005956:	605a      	str	r2, [r3, #4]

    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
    /* Write to ETHERNET MACHTHR */
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	683a      	ldr	r2, [r7, #0]
 800595e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005960:	609a      	str	r2, [r3, #8]

    /* Write to ETHERNET MACHTLR */
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	683a      	ldr	r2, [r7, #0]
 8005968:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800596a:	60da      	str	r2, [r3, #12]
    /*----------------------- ETHERNET MACFCR Configuration --------------------*/

    /* Get the ETHERNET MACFCR value */
    tmpreg1 = (heth->Instance)->MACFCR;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	699b      	ldr	r3, [r3, #24]
 8005972:	60fb      	str	r3, [r7, #12]
    /* Clear xx bits */
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005974:	68fa      	ldr	r2, [r7, #12]
 8005976:	f64f 7341 	movw	r3, #65345	; 0xff41
 800597a:	4013      	ands	r3, r2
 800597c:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005982:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005988:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 800598e:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect |
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8005994:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect |
 800599a:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl);
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 80059a0:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80059a2:	68fa      	ldr	r2, [r7, #12]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACFCR */
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68fa      	ldr	r2, [r7, #12]
 80059ae:	619a      	str	r2, [r3, #24]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFCR;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	699b      	ldr	r3, [r3, #24]
 80059b6:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80059b8:	2001      	movs	r0, #1
 80059ba:	f7fd fb47 	bl	800304c <HAL_Delay>
    (heth->Instance)->MACFCR = tmpreg1;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68fa      	ldr	r2, [r7, #12]
 80059c4:	619a      	str	r2, [r3, #24]

    /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                             macconf->VLANTagIdentifier);
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	430a      	orrs	r2, r1
 80059d4:	61da      	str	r2, [r3, #28]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	69db      	ldr	r3, [r3, #28]
 80059dc:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80059de:	2001      	movs	r0, #1
 80059e0:	f7fd fb34 	bl	800304c <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68fa      	ldr	r2, [r7, #12]
 80059ea:	61da      	str	r2, [r3, #28]
 80059ec:	e01e      	b.n	8005a2c <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	60fb      	str	r3, [r7, #12]

    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80059fc:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	689a      	ldr	r2, [r3, #8]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	68fa      	ldr	r2, [r7, #12]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	68fa      	ldr	r2, [r7, #12]
 8005a14:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005a1e:	2001      	movs	r0, #1
 8005a20:	f7fd fb14 	bl	800304c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the ETH state to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3710      	adds	r7, #16
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	ff20810f 	.word	0xff20810f

08005a4c <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b0b0      	sub	sp, #192	; 0xc0
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8005a56:	2300      	movs	r3, #0
 8005a58:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d007      	beq.n	8005a72 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a68:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005a70:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8005a72:	2300      	movs	r3, #0
 8005a74:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8005a76:	2300      	movs	r3, #0
 8005a78:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8005a82:	2300      	movs	r3, #0
 8005a84:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8005a86:	2300      	movs	r3, #0
 8005a88:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	69db      	ldr	r3, [r3, #28]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d103      	bne.n	8005a9a <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8005a92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a96:	663b      	str	r3, [r7, #96]	; 0x60
 8005a98:	e001      	b.n	8005a9e <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8005a9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005aa2:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8005aac:	2300      	movs	r3, #0
 8005aae:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8005ab8:	2340      	movs	r3, #64	; 0x40
 8005aba:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8005abc:	2300      	movs	r3, #0
 8005abe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8005ada:	2300      	movs	r3, #0
 8005adc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8005aec:	2380      	movs	r3, #128	; 0x80
 8005aee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005af2:	2300      	movs	r3, #0
 8005af4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8005af8:	2300      	movs	r3, #0
 8005afa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8005afe:	2300      	movs	r3, #0
 8005b00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8005b04:	2300      	movs	r3, #0
 8005b06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8005b10:	2300      	movs	r3, #0
 8005b12:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005b20:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005b24:	4bac      	ldr	r3, [pc, #688]	; (8005dd8 <ETH_MACDMAConfig+0x38c>)
 8005b26:	4013      	ands	r3, r2
 8005b28:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8005b2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
                        macinit.Jabber |
 8005b2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8005b30:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 8005b32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                        macinit.Jabber |
 8005b34:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 8005b36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                        macinit.InterFrameGap |
 8005b38:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 8005b3e:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 8005b40:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                        (heth->Init).Speed |
 8005b42:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 8005b44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                        macinit.ReceiveOwn |
 8005b46:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 8005b4c:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 8005b4e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                        (heth->Init).DuplexMode |
 8005b50:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 8005b52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                        macinit.ChecksumOffload |
 8005b54:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 8005b56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                        macinit.RetryTransmission |
 8005b58:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 8005b5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                        macinit.AutomaticPadCRCStrip |
 8005b5c:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 8005b5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                        macinit.BackOffLimit |
 8005b60:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8005b62:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005b66:	4313      	orrs	r3, r2
 8005b68:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005b74:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005b80:	2001      	movs	r0, #1
 8005b82:	f7fd fa63 	bl	800304c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005b8e:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8005b90:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8005b92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8005b94:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8005b96:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8005b98:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 8005b9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8005b9e:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8005ba0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception |
 8005ba4:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8005ba6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8005baa:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8005bac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8005bb0:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8005bb4:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8005bbc:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8005bbe:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005bca:	2001      	movs	r0, #1
 8005bcc:	f7fd fa3e 	bl	800304c <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005bd8:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005be2:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005bec:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005bf8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005bfc:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005c00:	4013      	ands	r3, r2
 8005c02:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8005c06:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005c0a:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8005c0c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8005c10:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8005c12:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8005c16:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 8005c18:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8005c1c:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8005c1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect |
 8005c22:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 8005c24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8005c28:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8005c2a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005c3c:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	699b      	ldr	r3, [r3, #24]
 8005c44:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005c48:	2001      	movs	r0, #1
 8005c4a:	f7fd f9ff 	bl	800304c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005c56:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8005c58:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                           macinit.VLANTagIdentifier);
 8005c5c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	430a      	orrs	r2, r1
 8005c66:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	69db      	ldr	r3, [r3, #28]
 8005c6e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005c72:	2001      	movs	r0, #1
 8005c74:	f7fd f9ea 	bl	800304c <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005c80:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8005c82:	2300      	movs	r3, #0
 8005c84:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8005c86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c8a:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 8005c90:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005c94:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8005c96:	2300      	movs	r3, #0
 8005c98:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	627b      	str	r3, [r7, #36]	; 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8005ca6:	2304      	movs	r3, #4
 8005ca8:	62bb      	str	r3, [r7, #40]	; 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8005caa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005cae:	62fb      	str	r3, [r7, #44]	; 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8005cb0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005cb4:	633b      	str	r3, [r7, #48]	; 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005cb6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005cba:	637b      	str	r3, [r7, #52]	; 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005cbc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005cc0:	63bb      	str	r3, [r7, #56]	; 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8005cc2:	2380      	movs	r3, #128	; 0x80
 8005cc4:	63fb      	str	r3, [r7, #60]	; 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	643b      	str	r3, [r7, #64]	; 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	647b      	str	r3, [r7, #68]	; 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cd6:	3318      	adds	r3, #24
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8005cde:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005ce2:	4b3e      	ldr	r3, [pc, #248]	; (8005ddc <ETH_MACDMAConfig+0x390>)
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8005cea:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 8005cec:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8005cee:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 8005cf0:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 8005cf2:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 8005cf4:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 8005cf6:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 8005cf8:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 8005cfa:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 8005cfc:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 8005cfe:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 8005d00:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 8005d02:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 8005d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 8005d06:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 8005d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
                        dmainit.ReceiveThresholdControl |
 8005d0a:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8005d0c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005d10:	4313      	orrs	r3, r2
 8005d12:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d1e:	3318      	adds	r3, #24
 8005d20:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005d24:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d2e:	3318      	adds	r3, #24
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005d36:	2001      	movs	r0, #1
 8005d38:	f7fd f988 	bl	800304c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d44:	3318      	adds	r3, #24
 8005d46:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005d4a:	601a      	str	r2, [r3, #0]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8005d4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                        dmainit.FixedBurst |
 8005d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8005d50:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005d52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                        dmainit.FixedBurst |
 8005d54:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 8005d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005d58:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 8005d5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                        dmainit.TxDMABurstLength |
 8005d5c:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 8005d5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d60:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 8005d62:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 8005d64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 8005d66:	431a      	orrs	r2, r3
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005d70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d74:	601a      	str	r2, [r3, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005d84:	2001      	movs	r0, #1
 8005d86:	f7fd f961 	bl	800304c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d92:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005d96:	601a      	str	r2, [r3, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	699b      	ldr	r3, [r3, #24]
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d10f      	bne.n	8005dc0 <ETH_MACDMAConfig+0x374>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005da8:	331c      	adds	r3, #28
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005db4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005db8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005dbc:	331c      	adds	r3, #28
 8005dbe:	601a      	str	r2, [r3, #0]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	695b      	ldr	r3, [r3, #20]
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	2100      	movs	r1, #0
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f000 f809 	bl	8005de0 <ETH_MACAddressConfig>
}
 8005dce:	bf00      	nop
 8005dd0:	37c0      	adds	r7, #192	; 0xc0
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}
 8005dd6:	bf00      	nop
 8005dd8:	ff20810f 	.word	0xff20810f
 8005ddc:	f8de3f23 	.word	0xf8de3f23

08005de0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b087      	sub	sp, #28
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	60f8      	str	r0, [r7, #12]
 8005de8:	60b9      	str	r1, [r7, #8]
 8005dea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	3305      	adds	r3, #5
 8005df0:	781b      	ldrb	r3, [r3, #0]
 8005df2:	021b      	lsls	r3, r3, #8
 8005df4:	687a      	ldr	r2, [r7, #4]
 8005df6:	3204      	adds	r2, #4
 8005df8:	7812      	ldrb	r2, [r2, #0]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005dfe:	68ba      	ldr	r2, [r7, #8]
 8005e00:	4b10      	ldr	r3, [pc, #64]	; (8005e44 <ETH_MACAddressConfig+0x64>)
 8005e02:	4413      	add	r3, r2
 8005e04:	461a      	mov	r2, r3
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	3303      	adds	r3, #3
 8005e0e:	781b      	ldrb	r3, [r3, #0]
 8005e10:	061a      	lsls	r2, r3, #24
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	3302      	adds	r3, #2
 8005e16:	781b      	ldrb	r3, [r3, #0]
 8005e18:	041b      	lsls	r3, r3, #16
 8005e1a:	431a      	orrs	r2, r3
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	3301      	adds	r3, #1
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	021b      	lsls	r3, r3, #8
 8005e24:	4313      	orrs	r3, r2
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	7812      	ldrb	r2, [r2, #0]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005e2e:	68ba      	ldr	r2, [r7, #8]
 8005e30:	4b05      	ldr	r3, [pc, #20]	; (8005e48 <ETH_MACAddressConfig+0x68>)
 8005e32:	4413      	add	r3, r2
 8005e34:	461a      	mov	r2, r3
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	6013      	str	r3, [r2, #0]
}
 8005e3a:	bf00      	nop
 8005e3c:	371c      	adds	r7, #28
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bc80      	pop	{r7}
 8005e42:	4770      	bx	lr
 8005e44:	40028040 	.word	0x40028040
 8005e48:	40028044 	.word	0x40028044

08005e4c <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005e54:	2300      	movs	r3, #0
 8005e56:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f042 0208 	orr.w	r2, r2, #8
 8005e66:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005e70:	2001      	movs	r0, #1
 8005e72:	f000 f8e5 	bl	8006040 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	68fa      	ldr	r2, [r7, #12]
 8005e7c:	601a      	str	r2, [r3, #0]
}
 8005e7e:	bf00      	nop
 8005e80:	3710      	adds	r7, #16
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}

08005e86 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{
 8005e86:	b580      	push	{r7, lr}
 8005e88:	b084      	sub	sp, #16
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f022 0208 	bic.w	r2, r2, #8
 8005ea0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005eaa:	2001      	movs	r0, #1
 8005eac:	f000 f8c8 	bl	8006040 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68fa      	ldr	r2, [r7, #12]
 8005eb6:	601a      	str	r2, [r3, #0]
}
 8005eb8:	bf00      	nop
 8005eba:	3710      	adds	r7, #16
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f042 0204 	orr.w	r2, r2, #4
 8005eda:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005ee4:	2001      	movs	r0, #1
 8005ee6:	f000 f8ab 	bl	8006040 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	601a      	str	r2, [r3, #0]
}
 8005ef2:	bf00      	nop
 8005ef4:	3710      	adds	r7, #16
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b084      	sub	sp, #16
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005f02:	2300      	movs	r3, #0
 8005f04:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f022 0204 	bic.w	r2, r2, #4
 8005f14:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005f1e:	2001      	movs	r0, #1
 8005f20:	f000 f88e 	bl	8006040 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68fa      	ldr	r2, [r7, #12]
 8005f2a:	601a      	str	r2, [r3, #0]
}
 8005f2c:	bf00      	nop
 8005f2e:	3710      	adds	r7, #16
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}

08005f34 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f44:	3318      	adds	r3, #24
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f54:	3318      	adds	r3, #24
 8005f56:	601a      	str	r2, [r3, #0]
}
 8005f58:	bf00      	nop
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bc80      	pop	{r7}
 8005f60:	4770      	bx	lr

08005f62 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
 8005f62:	b480      	push	{r7}
 8005f64:	b083      	sub	sp, #12
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f72:	3318      	adds	r3, #24
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f82:	3318      	adds	r3, #24
 8005f84:	601a      	str	r2, [r3, #0]
}
 8005f86:	bf00      	nop
 8005f88:	370c      	adds	r7, #12
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bc80      	pop	{r7}
 8005f8e:	4770      	bx	lr

08005f90 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fa0:	3318      	adds	r3, #24
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f042 0202 	orr.w	r2, r2, #2
 8005fac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fb0:	3318      	adds	r3, #24
 8005fb2:	601a      	str	r2, [r3, #0]
}
 8005fb4:	bf00      	nop
 8005fb6:	370c      	adds	r7, #12
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bc80      	pop	{r7}
 8005fbc:	4770      	bx	lr

08005fbe <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
 8005fbe:	b480      	push	{r7}
 8005fc0:	b083      	sub	sp, #12
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fce:	3318      	adds	r3, #24
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f022 0202 	bic.w	r2, r2, #2
 8005fda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fde:	3318      	adds	r3, #24
 8005fe0:	601a      	str	r2, [r3, #0]
}
 8005fe2:	bf00      	nop
 8005fe4:	370c      	adds	r7, #12
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bc80      	pop	{r7}
 8005fea:	4770      	bx	lr

08005fec <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006000:	3318      	adds	r3, #24
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800600c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006010:	3318      	adds	r3, #24
 8006012:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800601c:	3318      	adds	r3, #24
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006022:	2001      	movs	r0, #1
 8006024:	f000 f80c 	bl	8006040 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	68fa      	ldr	r2, [r7, #12]
 800602e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006032:	3318      	adds	r3, #24
 8006034:	601a      	str	r2, [r3, #0]
}
 8006036:	bf00      	nop
 8006038:	3710      	adds	r7, #16
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
	...

08006040 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8006040:	b480      	push	{r7}
 8006042:	b085      	sub	sp, #20
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006048:	4b0a      	ldr	r3, [pc, #40]	; (8006074 <ETH_Delay+0x34>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a0a      	ldr	r2, [pc, #40]	; (8006078 <ETH_Delay+0x38>)
 800604e:	fba2 2303 	umull	r2, r3, r2, r3
 8006052:	0a5b      	lsrs	r3, r3, #9
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	fb02 f303 	mul.w	r3, r2, r3
 800605a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800605c:	bf00      	nop
  }
  while (Delay --);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	1e5a      	subs	r2, r3, #1
 8006062:	60fa      	str	r2, [r7, #12]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d1f9      	bne.n	800605c <ETH_Delay+0x1c>
}
 8006068:	bf00      	nop
 800606a:	3714      	adds	r7, #20
 800606c:	46bd      	mov	sp, r7
 800606e:	bc80      	pop	{r7}
 8006070:	4770      	bx	lr
 8006072:	bf00      	nop
 8006074:	20000004 	.word	0x20000004
 8006078:	10624dd3 	.word	0x10624dd3

0800607c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b086      	sub	sp, #24
 8006080:	af00      	add	r7, sp, #0
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	60b9      	str	r1, [r7, #8]
 8006086:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800608e:	4b23      	ldr	r3, [pc, #140]	; (800611c <HAL_FLASH_Program+0xa0>)
 8006090:	7e1b      	ldrb	r3, [r3, #24]
 8006092:	2b01      	cmp	r3, #1
 8006094:	d101      	bne.n	800609a <HAL_FLASH_Program+0x1e>
 8006096:	2302      	movs	r3, #2
 8006098:	e03b      	b.n	8006112 <HAL_FLASH_Program+0x96>
 800609a:	4b20      	ldr	r3, [pc, #128]	; (800611c <HAL_FLASH_Program+0xa0>)
 800609c:	2201      	movs	r2, #1
 800609e:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80060a0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80060a4:	f000 f870 	bl	8006188 <FLASH_WaitForLastOperation>
 80060a8:	4603      	mov	r3, r0
 80060aa:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80060ac:	7dfb      	ldrb	r3, [r7, #23]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d12b      	bne.n	800610a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d105      	bne.n	80060c4 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80060b8:	783b      	ldrb	r3, [r7, #0]
 80060ba:	4619      	mov	r1, r3
 80060bc:	68b8      	ldr	r0, [r7, #8]
 80060be:	f000 f917 	bl	80062f0 <FLASH_Program_Byte>
 80060c2:	e016      	b.n	80060f2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d105      	bne.n	80060d6 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80060ca:	883b      	ldrh	r3, [r7, #0]
 80060cc:	4619      	mov	r1, r3
 80060ce:	68b8      	ldr	r0, [r7, #8]
 80060d0:	f000 f8ec 	bl	80062ac <FLASH_Program_HalfWord>
 80060d4:	e00d      	b.n	80060f2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2b02      	cmp	r3, #2
 80060da:	d105      	bne.n	80060e8 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	4619      	mov	r1, r3
 80060e0:	68b8      	ldr	r0, [r7, #8]
 80060e2:	f000 f8c1 	bl	8006268 <FLASH_Program_Word>
 80060e6:	e004      	b.n	80060f2 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80060e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060ec:	68b8      	ldr	r0, [r7, #8]
 80060ee:	f000 f88b 	bl	8006208 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80060f2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80060f6:	f000 f847 	bl	8006188 <FLASH_WaitForLastOperation>
 80060fa:	4603      	mov	r3, r0
 80060fc:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 80060fe:	4b08      	ldr	r3, [pc, #32]	; (8006120 <HAL_FLASH_Program+0xa4>)
 8006100:	691b      	ldr	r3, [r3, #16]
 8006102:	4a07      	ldr	r2, [pc, #28]	; (8006120 <HAL_FLASH_Program+0xa4>)
 8006104:	f023 0301 	bic.w	r3, r3, #1
 8006108:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800610a:	4b04      	ldr	r3, [pc, #16]	; (800611c <HAL_FLASH_Program+0xa0>)
 800610c:	2200      	movs	r2, #0
 800610e:	761a      	strb	r2, [r3, #24]
  
  return status;
 8006110:	7dfb      	ldrb	r3, [r7, #23]
}
 8006112:	4618      	mov	r0, r3
 8006114:	3718      	adds	r7, #24
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	20001278 	.word	0x20001278
 8006120:	40023c00 	.word	0x40023c00

08006124 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800612a:	2300      	movs	r3, #0
 800612c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800612e:	4b0b      	ldr	r3, [pc, #44]	; (800615c <HAL_FLASH_Unlock+0x38>)
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	2b00      	cmp	r3, #0
 8006134:	da0b      	bge.n	800614e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006136:	4b09      	ldr	r3, [pc, #36]	; (800615c <HAL_FLASH_Unlock+0x38>)
 8006138:	4a09      	ldr	r2, [pc, #36]	; (8006160 <HAL_FLASH_Unlock+0x3c>)
 800613a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800613c:	4b07      	ldr	r3, [pc, #28]	; (800615c <HAL_FLASH_Unlock+0x38>)
 800613e:	4a09      	ldr	r2, [pc, #36]	; (8006164 <HAL_FLASH_Unlock+0x40>)
 8006140:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006142:	4b06      	ldr	r3, [pc, #24]	; (800615c <HAL_FLASH_Unlock+0x38>)
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	2b00      	cmp	r3, #0
 8006148:	da01      	bge.n	800614e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800614e:	79fb      	ldrb	r3, [r7, #7]
}
 8006150:	4618      	mov	r0, r3
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	bc80      	pop	{r7}
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	40023c00 	.word	0x40023c00
 8006160:	45670123 	.word	0x45670123
 8006164:	cdef89ab 	.word	0xcdef89ab

08006168 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8006168:	b480      	push	{r7}
 800616a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800616c:	4b05      	ldr	r3, [pc, #20]	; (8006184 <HAL_FLASH_Lock+0x1c>)
 800616e:	691b      	ldr	r3, [r3, #16]
 8006170:	4a04      	ldr	r2, [pc, #16]	; (8006184 <HAL_FLASH_Lock+0x1c>)
 8006172:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006176:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8006178:	2300      	movs	r3, #0
}
 800617a:	4618      	mov	r0, r3
 800617c:	46bd      	mov	sp, r7
 800617e:	bc80      	pop	{r7}
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	40023c00 	.word	0x40023c00

08006188 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8006188:	b580      	push	{r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006190:	2300      	movs	r3, #0
 8006192:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006194:	4b1a      	ldr	r3, [pc, #104]	; (8006200 <FLASH_WaitForLastOperation+0x78>)
 8006196:	2200      	movs	r2, #0
 8006198:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800619a:	f7fc ff4d 	bl	8003038 <HAL_GetTick>
 800619e:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80061a0:	e010      	b.n	80061c4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a8:	d00c      	beq.n	80061c4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d007      	beq.n	80061c0 <FLASH_WaitForLastOperation+0x38>
 80061b0:	f7fc ff42 	bl	8003038 <HAL_GetTick>
 80061b4:	4602      	mov	r2, r0
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d201      	bcs.n	80061c4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80061c0:	2303      	movs	r3, #3
 80061c2:	e019      	b.n	80061f8 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80061c4:	4b0f      	ldr	r3, [pc, #60]	; (8006204 <FLASH_WaitForLastOperation+0x7c>)
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1e8      	bne.n	80061a2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80061d0:	4b0c      	ldr	r3, [pc, #48]	; (8006204 <FLASH_WaitForLastOperation+0x7c>)
 80061d2:	68db      	ldr	r3, [r3, #12]
 80061d4:	f003 0301 	and.w	r3, r3, #1
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d002      	beq.n	80061e2 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80061dc:	4b09      	ldr	r3, [pc, #36]	; (8006204 <FLASH_WaitForLastOperation+0x7c>)
 80061de:	2201      	movs	r2, #1
 80061e0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80061e2:	4b08      	ldr	r3, [pc, #32]	; (8006204 <FLASH_WaitForLastOperation+0x7c>)
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d003      	beq.n	80061f6 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80061ee:	f000 f89f 	bl	8006330 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80061f2:	2301      	movs	r3, #1
 80061f4:	e000      	b.n	80061f8 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80061f6:	2300      	movs	r3, #0
  
}  
 80061f8:	4618      	mov	r0, r3
 80061fa:	3710      	adds	r7, #16
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	20001278 	.word	0x20001278
 8006204:	40023c00 	.word	0x40023c00

08006208 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8006208:	b490      	push	{r4, r7}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006214:	4b13      	ldr	r3, [pc, #76]	; (8006264 <FLASH_Program_DoubleWord+0x5c>)
 8006216:	691b      	ldr	r3, [r3, #16]
 8006218:	4a12      	ldr	r2, [pc, #72]	; (8006264 <FLASH_Program_DoubleWord+0x5c>)
 800621a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800621e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8006220:	4b10      	ldr	r3, [pc, #64]	; (8006264 <FLASH_Program_DoubleWord+0x5c>)
 8006222:	691b      	ldr	r3, [r3, #16]
 8006224:	4a0f      	ldr	r2, [pc, #60]	; (8006264 <FLASH_Program_DoubleWord+0x5c>)
 8006226:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800622a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800622c:	4b0d      	ldr	r3, [pc, #52]	; (8006264 <FLASH_Program_DoubleWord+0x5c>)
 800622e:	691b      	ldr	r3, [r3, #16]
 8006230:	4a0c      	ldr	r2, [pc, #48]	; (8006264 <FLASH_Program_DoubleWord+0x5c>)
 8006232:	f043 0301 	orr.w	r3, r3, #1
 8006236:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	683a      	ldr	r2, [r7, #0]
 800623c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800623e:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8006242:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006246:	f04f 0300 	mov.w	r3, #0
 800624a:	f04f 0400 	mov.w	r4, #0
 800624e:	0013      	movs	r3, r2
 8006250:	2400      	movs	r4, #0
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	3204      	adds	r2, #4
 8006256:	6013      	str	r3, [r2, #0]
}
 8006258:	bf00      	nop
 800625a:	3710      	adds	r7, #16
 800625c:	46bd      	mov	sp, r7
 800625e:	bc90      	pop	{r4, r7}
 8006260:	4770      	bx	lr
 8006262:	bf00      	nop
 8006264:	40023c00 	.word	0x40023c00

08006268 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006272:	4b0d      	ldr	r3, [pc, #52]	; (80062a8 <FLASH_Program_Word+0x40>)
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	4a0c      	ldr	r2, [pc, #48]	; (80062a8 <FLASH_Program_Word+0x40>)
 8006278:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800627c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800627e:	4b0a      	ldr	r3, [pc, #40]	; (80062a8 <FLASH_Program_Word+0x40>)
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	4a09      	ldr	r2, [pc, #36]	; (80062a8 <FLASH_Program_Word+0x40>)
 8006284:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006288:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800628a:	4b07      	ldr	r3, [pc, #28]	; (80062a8 <FLASH_Program_Word+0x40>)
 800628c:	691b      	ldr	r3, [r3, #16]
 800628e:	4a06      	ldr	r2, [pc, #24]	; (80062a8 <FLASH_Program_Word+0x40>)
 8006290:	f043 0301 	orr.w	r3, r3, #1
 8006294:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	683a      	ldr	r2, [r7, #0]
 800629a:	601a      	str	r2, [r3, #0]
}
 800629c:	bf00      	nop
 800629e:	370c      	adds	r7, #12
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bc80      	pop	{r7}
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop
 80062a8:	40023c00 	.word	0x40023c00

080062ac <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	460b      	mov	r3, r1
 80062b6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80062b8:	4b0c      	ldr	r3, [pc, #48]	; (80062ec <FLASH_Program_HalfWord+0x40>)
 80062ba:	691b      	ldr	r3, [r3, #16]
 80062bc:	4a0b      	ldr	r2, [pc, #44]	; (80062ec <FLASH_Program_HalfWord+0x40>)
 80062be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062c2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80062c4:	4b09      	ldr	r3, [pc, #36]	; (80062ec <FLASH_Program_HalfWord+0x40>)
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	4a08      	ldr	r2, [pc, #32]	; (80062ec <FLASH_Program_HalfWord+0x40>)
 80062ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80062d0:	4b06      	ldr	r3, [pc, #24]	; (80062ec <FLASH_Program_HalfWord+0x40>)
 80062d2:	691b      	ldr	r3, [r3, #16]
 80062d4:	4a05      	ldr	r2, [pc, #20]	; (80062ec <FLASH_Program_HalfWord+0x40>)
 80062d6:	f043 0301 	orr.w	r3, r3, #1
 80062da:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	887a      	ldrh	r2, [r7, #2]
 80062e0:	801a      	strh	r2, [r3, #0]
}
 80062e2:	bf00      	nop
 80062e4:	370c      	adds	r7, #12
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bc80      	pop	{r7}
 80062ea:	4770      	bx	lr
 80062ec:	40023c00 	.word	0x40023c00

080062f0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	460b      	mov	r3, r1
 80062fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80062fc:	4b0b      	ldr	r3, [pc, #44]	; (800632c <FLASH_Program_Byte+0x3c>)
 80062fe:	691b      	ldr	r3, [r3, #16]
 8006300:	4a0a      	ldr	r2, [pc, #40]	; (800632c <FLASH_Program_Byte+0x3c>)
 8006302:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006306:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8006308:	4b08      	ldr	r3, [pc, #32]	; (800632c <FLASH_Program_Byte+0x3c>)
 800630a:	4a08      	ldr	r2, [pc, #32]	; (800632c <FLASH_Program_Byte+0x3c>)
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006310:	4b06      	ldr	r3, [pc, #24]	; (800632c <FLASH_Program_Byte+0x3c>)
 8006312:	691b      	ldr	r3, [r3, #16]
 8006314:	4a05      	ldr	r2, [pc, #20]	; (800632c <FLASH_Program_Byte+0x3c>)
 8006316:	f043 0301 	orr.w	r3, r3, #1
 800631a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	78fa      	ldrb	r2, [r7, #3]
 8006320:	701a      	strb	r2, [r3, #0]
}
 8006322:	bf00      	nop
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	bc80      	pop	{r7}
 800632a:	4770      	bx	lr
 800632c:	40023c00 	.word	0x40023c00

08006330 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8006330:	b480      	push	{r7}
 8006332:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8006334:	4b27      	ldr	r3, [pc, #156]	; (80063d4 <FLASH_SetErrorCode+0xa4>)
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	f003 0310 	and.w	r3, r3, #16
 800633c:	2b00      	cmp	r3, #0
 800633e:	d008      	beq.n	8006352 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006340:	4b25      	ldr	r3, [pc, #148]	; (80063d8 <FLASH_SetErrorCode+0xa8>)
 8006342:	69db      	ldr	r3, [r3, #28]
 8006344:	f043 0308 	orr.w	r3, r3, #8
 8006348:	4a23      	ldr	r2, [pc, #140]	; (80063d8 <FLASH_SetErrorCode+0xa8>)
 800634a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800634c:	4b21      	ldr	r3, [pc, #132]	; (80063d4 <FLASH_SetErrorCode+0xa4>)
 800634e:	2210      	movs	r2, #16
 8006350:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8006352:	4b20      	ldr	r3, [pc, #128]	; (80063d4 <FLASH_SetErrorCode+0xa4>)
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	f003 0320 	and.w	r3, r3, #32
 800635a:	2b00      	cmp	r3, #0
 800635c:	d008      	beq.n	8006370 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800635e:	4b1e      	ldr	r3, [pc, #120]	; (80063d8 <FLASH_SetErrorCode+0xa8>)
 8006360:	69db      	ldr	r3, [r3, #28]
 8006362:	f043 0304 	orr.w	r3, r3, #4
 8006366:	4a1c      	ldr	r2, [pc, #112]	; (80063d8 <FLASH_SetErrorCode+0xa8>)
 8006368:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800636a:	4b1a      	ldr	r3, [pc, #104]	; (80063d4 <FLASH_SetErrorCode+0xa4>)
 800636c:	2220      	movs	r2, #32
 800636e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8006370:	4b18      	ldr	r3, [pc, #96]	; (80063d4 <FLASH_SetErrorCode+0xa4>)
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006378:	2b00      	cmp	r3, #0
 800637a:	d008      	beq.n	800638e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800637c:	4b16      	ldr	r3, [pc, #88]	; (80063d8 <FLASH_SetErrorCode+0xa8>)
 800637e:	69db      	ldr	r3, [r3, #28]
 8006380:	f043 0302 	orr.w	r3, r3, #2
 8006384:	4a14      	ldr	r2, [pc, #80]	; (80063d8 <FLASH_SetErrorCode+0xa8>)
 8006386:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8006388:	4b12      	ldr	r3, [pc, #72]	; (80063d4 <FLASH_SetErrorCode+0xa4>)
 800638a:	2240      	movs	r2, #64	; 0x40
 800638c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800638e:	4b11      	ldr	r3, [pc, #68]	; (80063d4 <FLASH_SetErrorCode+0xa4>)
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006396:	2b00      	cmp	r3, #0
 8006398:	d008      	beq.n	80063ac <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800639a:	4b0f      	ldr	r3, [pc, #60]	; (80063d8 <FLASH_SetErrorCode+0xa8>)
 800639c:	69db      	ldr	r3, [r3, #28]
 800639e:	f043 0301 	orr.w	r3, r3, #1
 80063a2:	4a0d      	ldr	r2, [pc, #52]	; (80063d8 <FLASH_SetErrorCode+0xa8>)
 80063a4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80063a6:	4b0b      	ldr	r3, [pc, #44]	; (80063d4 <FLASH_SetErrorCode+0xa4>)
 80063a8:	2280      	movs	r2, #128	; 0x80
 80063aa:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80063ac:	4b09      	ldr	r3, [pc, #36]	; (80063d4 <FLASH_SetErrorCode+0xa4>)
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	f003 0302 	and.w	r3, r3, #2
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d008      	beq.n	80063ca <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80063b8:	4b07      	ldr	r3, [pc, #28]	; (80063d8 <FLASH_SetErrorCode+0xa8>)
 80063ba:	69db      	ldr	r3, [r3, #28]
 80063bc:	f043 0310 	orr.w	r3, r3, #16
 80063c0:	4a05      	ldr	r2, [pc, #20]	; (80063d8 <FLASH_SetErrorCode+0xa8>)
 80063c2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80063c4:	4b03      	ldr	r3, [pc, #12]	; (80063d4 <FLASH_SetErrorCode+0xa4>)
 80063c6:	2202      	movs	r2, #2
 80063c8:	60da      	str	r2, [r3, #12]
  }
}
 80063ca:	bf00      	nop
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bc80      	pop	{r7}
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop
 80063d4:	40023c00 	.word	0x40023c00
 80063d8:	20001278 	.word	0x20001278

080063dc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80063ea:	2300      	movs	r3, #0
 80063ec:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80063ee:	4b31      	ldr	r3, [pc, #196]	; (80064b4 <HAL_FLASHEx_Erase+0xd8>)
 80063f0:	7e1b      	ldrb	r3, [r3, #24]
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d101      	bne.n	80063fa <HAL_FLASHEx_Erase+0x1e>
 80063f6:	2302      	movs	r3, #2
 80063f8:	e058      	b.n	80064ac <HAL_FLASHEx_Erase+0xd0>
 80063fa:	4b2e      	ldr	r3, [pc, #184]	; (80064b4 <HAL_FLASHEx_Erase+0xd8>)
 80063fc:	2201      	movs	r2, #1
 80063fe:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006400:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006404:	f7ff fec0 	bl	8006188 <FLASH_WaitForLastOperation>
 8006408:	4603      	mov	r3, r0
 800640a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800640c:	7bfb      	ldrb	r3, [r7, #15]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d148      	bne.n	80064a4 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	f04f 32ff 	mov.w	r2, #4294967295
 8006418:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2b01      	cmp	r3, #1
 8006420:	d115      	bne.n	800644e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	b2da      	uxtb	r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	4619      	mov	r1, r3
 800642e:	4610      	mov	r0, r2
 8006430:	f000 f8da 	bl	80065e8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006434:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006438:	f7ff fea6 	bl	8006188 <FLASH_WaitForLastOperation>
 800643c:	4603      	mov	r3, r0
 800643e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8006440:	4b1d      	ldr	r3, [pc, #116]	; (80064b8 <HAL_FLASHEx_Erase+0xdc>)
 8006442:	691b      	ldr	r3, [r3, #16]
 8006444:	4a1c      	ldr	r2, [pc, #112]	; (80064b8 <HAL_FLASHEx_Erase+0xdc>)
 8006446:	f023 0304 	bic.w	r3, r3, #4
 800644a:	6113      	str	r3, [r2, #16]
 800644c:	e028      	b.n	80064a0 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	60bb      	str	r3, [r7, #8]
 8006454:	e01c      	b.n	8006490 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	b2db      	uxtb	r3, r3
 800645c:	4619      	mov	r1, r3
 800645e:	68b8      	ldr	r0, [r7, #8]
 8006460:	f000 f82c 	bl	80064bc <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006464:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006468:	f7ff fe8e 	bl	8006188 <FLASH_WaitForLastOperation>
 800646c:	4603      	mov	r3, r0
 800646e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8006470:	4b11      	ldr	r3, [pc, #68]	; (80064b8 <HAL_FLASHEx_Erase+0xdc>)
 8006472:	691b      	ldr	r3, [r3, #16]
 8006474:	4a10      	ldr	r2, [pc, #64]	; (80064b8 <HAL_FLASHEx_Erase+0xdc>)
 8006476:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800647a:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 800647c:	7bfb      	ldrb	r3, [r7, #15]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d003      	beq.n	800648a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	68ba      	ldr	r2, [r7, #8]
 8006486:	601a      	str	r2, [r3, #0]
          break;
 8006488:	e00a      	b.n	80064a0 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	3301      	adds	r3, #1
 800648e:	60bb      	str	r3, [r7, #8]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	68da      	ldr	r2, [r3, #12]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	4413      	add	r3, r2
 800649a:	68ba      	ldr	r2, [r7, #8]
 800649c:	429a      	cmp	r2, r3
 800649e:	d3da      	bcc.n	8006456 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 80064a0:	f000 f85e 	bl	8006560 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80064a4:	4b03      	ldr	r3, [pc, #12]	; (80064b4 <HAL_FLASHEx_Erase+0xd8>)
 80064a6:	2200      	movs	r2, #0
 80064a8:	761a      	strb	r2, [r3, #24]

  return status;
 80064aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	3710      	adds	r7, #16
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	20001278 	.word	0x20001278
 80064b8:	40023c00 	.word	0x40023c00

080064bc <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80064bc:	b480      	push	{r7}
 80064be:	b087      	sub	sp, #28
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	460b      	mov	r3, r1
 80064c6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80064c8:	2300      	movs	r3, #0
 80064ca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80064cc:	78fb      	ldrb	r3, [r7, #3]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d102      	bne.n	80064d8 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80064d2:	2300      	movs	r3, #0
 80064d4:	617b      	str	r3, [r7, #20]
 80064d6:	e010      	b.n	80064fa <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80064d8:	78fb      	ldrb	r3, [r7, #3]
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d103      	bne.n	80064e6 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80064de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80064e2:	617b      	str	r3, [r7, #20]
 80064e4:	e009      	b.n	80064fa <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80064e6:	78fb      	ldrb	r3, [r7, #3]
 80064e8:	2b02      	cmp	r3, #2
 80064ea:	d103      	bne.n	80064f4 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80064ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80064f0:	617b      	str	r3, [r7, #20]
 80064f2:	e002      	b.n	80064fa <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80064f4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80064f8:	617b      	str	r3, [r7, #20]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80064fa:	4b18      	ldr	r3, [pc, #96]	; (800655c <FLASH_Erase_Sector+0xa0>)
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	4a17      	ldr	r2, [pc, #92]	; (800655c <FLASH_Erase_Sector+0xa0>)
 8006500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006504:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8006506:	4b15      	ldr	r3, [pc, #84]	; (800655c <FLASH_Erase_Sector+0xa0>)
 8006508:	691a      	ldr	r2, [r3, #16]
 800650a:	4914      	ldr	r1, [pc, #80]	; (800655c <FLASH_Erase_Sector+0xa0>)
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	4313      	orrs	r3, r2
 8006510:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8006512:	4b12      	ldr	r3, [pc, #72]	; (800655c <FLASH_Erase_Sector+0xa0>)
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	4a11      	ldr	r2, [pc, #68]	; (800655c <FLASH_Erase_Sector+0xa0>)
 8006518:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800651c:	6113      	str	r3, [r2, #16]
 800651e:	23f8      	movs	r3, #248	; 0xf8
 8006520:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	fa93 f3a3 	rbit	r3, r3
 8006528:	60fb      	str	r3, [r7, #12]
  return result;
 800652a:	68fb      	ldr	r3, [r7, #12]
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 800652c:	fab3 f383 	clz	r3, r3
 8006530:	b2db      	uxtb	r3, r3
 8006532:	461a      	mov	r2, r3
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	4093      	lsls	r3, r2
 8006538:	f043 0202 	orr.w	r2, r3, #2
 800653c:	4b07      	ldr	r3, [pc, #28]	; (800655c <FLASH_Erase_Sector+0xa0>)
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	4906      	ldr	r1, [pc, #24]	; (800655c <FLASH_Erase_Sector+0xa0>)
 8006542:	4313      	orrs	r3, r2
 8006544:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8006546:	4b05      	ldr	r3, [pc, #20]	; (800655c <FLASH_Erase_Sector+0xa0>)
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	4a04      	ldr	r2, [pc, #16]	; (800655c <FLASH_Erase_Sector+0xa0>)
 800654c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006550:	6113      	str	r3, [r2, #16]
}
 8006552:	bf00      	nop
 8006554:	371c      	adds	r7, #28
 8006556:	46bd      	mov	sp, r7
 8006558:	bc80      	pop	{r7}
 800655a:	4770      	bx	lr
 800655c:	40023c00 	.word	0x40023c00

08006560 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8006560:	b480      	push	{r7}
 8006562:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8006564:	4b1f      	ldr	r3, [pc, #124]	; (80065e4 <FLASH_FlushCaches+0x84>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800656c:	2b00      	cmp	r3, #0
 800656e:	d017      	beq.n	80065a0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8006570:	4b1c      	ldr	r3, [pc, #112]	; (80065e4 <FLASH_FlushCaches+0x84>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a1b      	ldr	r2, [pc, #108]	; (80065e4 <FLASH_FlushCaches+0x84>)
 8006576:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800657a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800657c:	4b19      	ldr	r3, [pc, #100]	; (80065e4 <FLASH_FlushCaches+0x84>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a18      	ldr	r2, [pc, #96]	; (80065e4 <FLASH_FlushCaches+0x84>)
 8006582:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006586:	6013      	str	r3, [r2, #0]
 8006588:	4b16      	ldr	r3, [pc, #88]	; (80065e4 <FLASH_FlushCaches+0x84>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a15      	ldr	r2, [pc, #84]	; (80065e4 <FLASH_FlushCaches+0x84>)
 800658e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006592:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006594:	4b13      	ldr	r3, [pc, #76]	; (80065e4 <FLASH_FlushCaches+0x84>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a12      	ldr	r2, [pc, #72]	; (80065e4 <FLASH_FlushCaches+0x84>)
 800659a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800659e:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80065a0:	4b10      	ldr	r3, [pc, #64]	; (80065e4 <FLASH_FlushCaches+0x84>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d017      	beq.n	80065dc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80065ac:	4b0d      	ldr	r3, [pc, #52]	; (80065e4 <FLASH_FlushCaches+0x84>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a0c      	ldr	r2, [pc, #48]	; (80065e4 <FLASH_FlushCaches+0x84>)
 80065b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80065b6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80065b8:	4b0a      	ldr	r3, [pc, #40]	; (80065e4 <FLASH_FlushCaches+0x84>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a09      	ldr	r2, [pc, #36]	; (80065e4 <FLASH_FlushCaches+0x84>)
 80065be:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80065c2:	6013      	str	r3, [r2, #0]
 80065c4:	4b07      	ldr	r3, [pc, #28]	; (80065e4 <FLASH_FlushCaches+0x84>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a06      	ldr	r2, [pc, #24]	; (80065e4 <FLASH_FlushCaches+0x84>)
 80065ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065ce:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80065d0:	4b04      	ldr	r3, [pc, #16]	; (80065e4 <FLASH_FlushCaches+0x84>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a03      	ldr	r2, [pc, #12]	; (80065e4 <FLASH_FlushCaches+0x84>)
 80065d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80065da:	6013      	str	r3, [r2, #0]
  }
}
 80065dc:	bf00      	nop
 80065de:	46bd      	mov	sp, r7
 80065e0:	bc80      	pop	{r7}
 80065e2:	4770      	bx	lr
 80065e4:	40023c00 	.word	0x40023c00

080065e8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{ 
 80065e8:	b480      	push	{r7}
 80065ea:	b083      	sub	sp, #12
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	4603      	mov	r3, r0
 80065f0:	6039      	str	r1, [r7, #0]
 80065f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80065f4:	4b0c      	ldr	r3, [pc, #48]	; (8006628 <FLASH_MassErase+0x40>)
 80065f6:	691b      	ldr	r3, [r3, #16]
 80065f8:	4a0b      	ldr	r2, [pc, #44]	; (8006628 <FLASH_MassErase+0x40>)
 80065fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065fe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8006600:	4b09      	ldr	r3, [pc, #36]	; (8006628 <FLASH_MassErase+0x40>)
 8006602:	691b      	ldr	r3, [r3, #16]
 8006604:	4a08      	ldr	r2, [pc, #32]	; (8006628 <FLASH_MassErase+0x40>)
 8006606:	f043 0304 	orr.w	r3, r3, #4
 800660a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800660c:	4b06      	ldr	r3, [pc, #24]	; (8006628 <FLASH_MassErase+0x40>)
 800660e:	691a      	ldr	r2, [r3, #16]
 8006610:	79fb      	ldrb	r3, [r7, #7]
 8006612:	021b      	lsls	r3, r3, #8
 8006614:	4313      	orrs	r3, r2
 8006616:	4a04      	ldr	r2, [pc, #16]	; (8006628 <FLASH_MassErase+0x40>)
 8006618:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800661c:	6113      	str	r3, [r2, #16]
}
 800661e:	bf00      	nop
 8006620:	370c      	adds	r7, #12
 8006622:	46bd      	mov	sp, r7
 8006624:	bc80      	pop	{r7}
 8006626:	4770      	bx	lr
 8006628:	40023c00 	.word	0x40023c00

0800662c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800662c:	b480      	push	{r7}
 800662e:	b087      	sub	sp, #28
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006636:	2300      	movs	r3, #0
 8006638:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800663a:	e16f      	b.n	800691c <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	2101      	movs	r1, #1
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	fa01 f303 	lsl.w	r3, r1, r3
 8006648:	4013      	ands	r3, r2
 800664a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2b00      	cmp	r3, #0
 8006650:	f000 8161 	beq.w	8006916 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	2b01      	cmp	r3, #1
 800665a:	d00b      	beq.n	8006674 <HAL_GPIO_Init+0x48>
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	2b02      	cmp	r3, #2
 8006662:	d007      	beq.n	8006674 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006668:	2b11      	cmp	r3, #17
 800666a:	d003      	beq.n	8006674 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	2b12      	cmp	r3, #18
 8006672:	d130      	bne.n	80066d6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	005b      	lsls	r3, r3, #1
 800667e:	2203      	movs	r2, #3
 8006680:	fa02 f303 	lsl.w	r3, r2, r3
 8006684:	43db      	mvns	r3, r3
 8006686:	693a      	ldr	r2, [r7, #16]
 8006688:	4013      	ands	r3, r2
 800668a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	68da      	ldr	r2, [r3, #12]
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	005b      	lsls	r3, r3, #1
 8006694:	fa02 f303 	lsl.w	r3, r2, r3
 8006698:	693a      	ldr	r2, [r7, #16]
 800669a:	4313      	orrs	r3, r2
 800669c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	693a      	ldr	r2, [r7, #16]
 80066a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80066aa:	2201      	movs	r2, #1
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	fa02 f303 	lsl.w	r3, r2, r3
 80066b2:	43db      	mvns	r3, r3
 80066b4:	693a      	ldr	r2, [r7, #16]
 80066b6:	4013      	ands	r3, r2
 80066b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	091b      	lsrs	r3, r3, #4
 80066c0:	f003 0201 	and.w	r2, r3, #1
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	fa02 f303 	lsl.w	r3, r2, r3
 80066ca:	693a      	ldr	r2, [r7, #16]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	693a      	ldr	r2, [r7, #16]
 80066d4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	005b      	lsls	r3, r3, #1
 80066e0:	2203      	movs	r2, #3
 80066e2:	fa02 f303 	lsl.w	r3, r2, r3
 80066e6:	43db      	mvns	r3, r3
 80066e8:	693a      	ldr	r2, [r7, #16]
 80066ea:	4013      	ands	r3, r2
 80066ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	689a      	ldr	r2, [r3, #8]
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	005b      	lsls	r3, r3, #1
 80066f6:	fa02 f303 	lsl.w	r3, r2, r3
 80066fa:	693a      	ldr	r2, [r7, #16]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	693a      	ldr	r2, [r7, #16]
 8006704:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	2b02      	cmp	r3, #2
 800670c:	d003      	beq.n	8006716 <HAL_GPIO_Init+0xea>
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	2b12      	cmp	r3, #18
 8006714:	d123      	bne.n	800675e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	08da      	lsrs	r2, r3, #3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	3208      	adds	r2, #8
 800671e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006722:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	f003 0307 	and.w	r3, r3, #7
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	220f      	movs	r2, #15
 800672e:	fa02 f303 	lsl.w	r3, r2, r3
 8006732:	43db      	mvns	r3, r3
 8006734:	693a      	ldr	r2, [r7, #16]
 8006736:	4013      	ands	r3, r2
 8006738:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	691a      	ldr	r2, [r3, #16]
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	f003 0307 	and.w	r3, r3, #7
 8006744:	009b      	lsls	r3, r3, #2
 8006746:	fa02 f303 	lsl.w	r3, r2, r3
 800674a:	693a      	ldr	r2, [r7, #16]
 800674c:	4313      	orrs	r3, r2
 800674e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	08da      	lsrs	r2, r3, #3
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	3208      	adds	r2, #8
 8006758:	6939      	ldr	r1, [r7, #16]
 800675a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	005b      	lsls	r3, r3, #1
 8006768:	2203      	movs	r2, #3
 800676a:	fa02 f303 	lsl.w	r3, r2, r3
 800676e:	43db      	mvns	r3, r3
 8006770:	693a      	ldr	r2, [r7, #16]
 8006772:	4013      	ands	r3, r2
 8006774:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	f003 0203 	and.w	r2, r3, #3
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	005b      	lsls	r3, r3, #1
 8006782:	fa02 f303 	lsl.w	r3, r2, r3
 8006786:	693a      	ldr	r2, [r7, #16]
 8006788:	4313      	orrs	r3, r2
 800678a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	693a      	ldr	r2, [r7, #16]
 8006790:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 80bb 	beq.w	8006916 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067a0:	2300      	movs	r3, #0
 80067a2:	60bb      	str	r3, [r7, #8]
 80067a4:	4b64      	ldr	r3, [pc, #400]	; (8006938 <HAL_GPIO_Init+0x30c>)
 80067a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067a8:	4a63      	ldr	r2, [pc, #396]	; (8006938 <HAL_GPIO_Init+0x30c>)
 80067aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80067ae:	6453      	str	r3, [r2, #68]	; 0x44
 80067b0:	4b61      	ldr	r3, [pc, #388]	; (8006938 <HAL_GPIO_Init+0x30c>)
 80067b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067b8:	60bb      	str	r3, [r7, #8]
 80067ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80067bc:	4a5f      	ldr	r2, [pc, #380]	; (800693c <HAL_GPIO_Init+0x310>)
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	089b      	lsrs	r3, r3, #2
 80067c2:	3302      	adds	r3, #2
 80067c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	f003 0303 	and.w	r3, r3, #3
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	220f      	movs	r2, #15
 80067d4:	fa02 f303 	lsl.w	r3, r2, r3
 80067d8:	43db      	mvns	r3, r3
 80067da:	693a      	ldr	r2, [r7, #16]
 80067dc:	4013      	ands	r3, r2
 80067de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a57      	ldr	r2, [pc, #348]	; (8006940 <HAL_GPIO_Init+0x314>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d031      	beq.n	800684c <HAL_GPIO_Init+0x220>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4a56      	ldr	r2, [pc, #344]	; (8006944 <HAL_GPIO_Init+0x318>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d02b      	beq.n	8006848 <HAL_GPIO_Init+0x21c>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	4a55      	ldr	r2, [pc, #340]	; (8006948 <HAL_GPIO_Init+0x31c>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d025      	beq.n	8006844 <HAL_GPIO_Init+0x218>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	4a54      	ldr	r2, [pc, #336]	; (800694c <HAL_GPIO_Init+0x320>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d01f      	beq.n	8006840 <HAL_GPIO_Init+0x214>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	4a53      	ldr	r2, [pc, #332]	; (8006950 <HAL_GPIO_Init+0x324>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d019      	beq.n	800683c <HAL_GPIO_Init+0x210>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4a52      	ldr	r2, [pc, #328]	; (8006954 <HAL_GPIO_Init+0x328>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d013      	beq.n	8006838 <HAL_GPIO_Init+0x20c>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	4a51      	ldr	r2, [pc, #324]	; (8006958 <HAL_GPIO_Init+0x32c>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d00d      	beq.n	8006834 <HAL_GPIO_Init+0x208>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	4a50      	ldr	r2, [pc, #320]	; (800695c <HAL_GPIO_Init+0x330>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d007      	beq.n	8006830 <HAL_GPIO_Init+0x204>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	4a4f      	ldr	r2, [pc, #316]	; (8006960 <HAL_GPIO_Init+0x334>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d101      	bne.n	800682c <HAL_GPIO_Init+0x200>
 8006828:	2308      	movs	r3, #8
 800682a:	e010      	b.n	800684e <HAL_GPIO_Init+0x222>
 800682c:	2309      	movs	r3, #9
 800682e:	e00e      	b.n	800684e <HAL_GPIO_Init+0x222>
 8006830:	2307      	movs	r3, #7
 8006832:	e00c      	b.n	800684e <HAL_GPIO_Init+0x222>
 8006834:	2306      	movs	r3, #6
 8006836:	e00a      	b.n	800684e <HAL_GPIO_Init+0x222>
 8006838:	2305      	movs	r3, #5
 800683a:	e008      	b.n	800684e <HAL_GPIO_Init+0x222>
 800683c:	2304      	movs	r3, #4
 800683e:	e006      	b.n	800684e <HAL_GPIO_Init+0x222>
 8006840:	2303      	movs	r3, #3
 8006842:	e004      	b.n	800684e <HAL_GPIO_Init+0x222>
 8006844:	2302      	movs	r3, #2
 8006846:	e002      	b.n	800684e <HAL_GPIO_Init+0x222>
 8006848:	2301      	movs	r3, #1
 800684a:	e000      	b.n	800684e <HAL_GPIO_Init+0x222>
 800684c:	2300      	movs	r3, #0
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	f002 0203 	and.w	r2, r2, #3
 8006854:	0092      	lsls	r2, r2, #2
 8006856:	4093      	lsls	r3, r2
 8006858:	461a      	mov	r2, r3
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	4313      	orrs	r3, r2
 800685e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006860:	4936      	ldr	r1, [pc, #216]	; (800693c <HAL_GPIO_Init+0x310>)
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	089b      	lsrs	r3, r3, #2
 8006866:	3302      	adds	r3, #2
 8006868:	693a      	ldr	r2, [r7, #16]
 800686a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800686e:	4b3d      	ldr	r3, [pc, #244]	; (8006964 <HAL_GPIO_Init+0x338>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	43db      	mvns	r3, r3
 8006878:	693a      	ldr	r2, [r7, #16]
 800687a:	4013      	ands	r3, r2
 800687c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006886:	2b00      	cmp	r3, #0
 8006888:	d003      	beq.n	8006892 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800688a:	693a      	ldr	r2, [r7, #16]
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	4313      	orrs	r3, r2
 8006890:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006892:	4a34      	ldr	r2, [pc, #208]	; (8006964 <HAL_GPIO_Init+0x338>)
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006898:	4b32      	ldr	r3, [pc, #200]	; (8006964 <HAL_GPIO_Init+0x338>)
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	43db      	mvns	r3, r3
 80068a2:	693a      	ldr	r2, [r7, #16]
 80068a4:	4013      	ands	r3, r2
 80068a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d003      	beq.n	80068bc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80068b4:	693a      	ldr	r2, [r7, #16]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80068bc:	4a29      	ldr	r2, [pc, #164]	; (8006964 <HAL_GPIO_Init+0x338>)
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80068c2:	4b28      	ldr	r3, [pc, #160]	; (8006964 <HAL_GPIO_Init+0x338>)
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	43db      	mvns	r3, r3
 80068cc:	693a      	ldr	r2, [r7, #16]
 80068ce:	4013      	ands	r3, r2
 80068d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d003      	beq.n	80068e6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80068e6:	4a1f      	ldr	r2, [pc, #124]	; (8006964 <HAL_GPIO_Init+0x338>)
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80068ec:	4b1d      	ldr	r3, [pc, #116]	; (8006964 <HAL_GPIO_Init+0x338>)
 80068ee:	68db      	ldr	r3, [r3, #12]
 80068f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	43db      	mvns	r3, r3
 80068f6:	693a      	ldr	r2, [r7, #16]
 80068f8:	4013      	ands	r3, r2
 80068fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006904:	2b00      	cmp	r3, #0
 8006906:	d003      	beq.n	8006910 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8006908:	693a      	ldr	r2, [r7, #16]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	4313      	orrs	r3, r2
 800690e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8006910:	4a14      	ldr	r2, [pc, #80]	; (8006964 <HAL_GPIO_Init+0x338>)
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	3301      	adds	r3, #1
 800691a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	fa22 f303 	lsr.w	r3, r2, r3
 8006926:	2b00      	cmp	r3, #0
 8006928:	f47f ae88 	bne.w	800663c <HAL_GPIO_Init+0x10>
  }
}
 800692c:	bf00      	nop
 800692e:	371c      	adds	r7, #28
 8006930:	46bd      	mov	sp, r7
 8006932:	bc80      	pop	{r7}
 8006934:	4770      	bx	lr
 8006936:	bf00      	nop
 8006938:	40023800 	.word	0x40023800
 800693c:	40013800 	.word	0x40013800
 8006940:	40020000 	.word	0x40020000
 8006944:	40020400 	.word	0x40020400
 8006948:	40020800 	.word	0x40020800
 800694c:	40020c00 	.word	0x40020c00
 8006950:	40021000 	.word	0x40021000
 8006954:	40021400 	.word	0x40021400
 8006958:	40021800 	.word	0x40021800
 800695c:	40021c00 	.word	0x40021c00
 8006960:	40022000 	.word	0x40022000
 8006964:	40013c00 	.word	0x40013c00

08006968 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006968:	b480      	push	{r7}
 800696a:	b085      	sub	sp, #20
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
 8006970:	460b      	mov	r3, r1
 8006972:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	691a      	ldr	r2, [r3, #16]
 8006978:	887b      	ldrh	r3, [r7, #2]
 800697a:	4013      	ands	r3, r2
 800697c:	2b00      	cmp	r3, #0
 800697e:	d002      	beq.n	8006986 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006980:	2301      	movs	r3, #1
 8006982:	73fb      	strb	r3, [r7, #15]
 8006984:	e001      	b.n	800698a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006986:	2300      	movs	r3, #0
 8006988:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800698a:	7bfb      	ldrb	r3, [r7, #15]
}
 800698c:	4618      	mov	r0, r3
 800698e:	3714      	adds	r7, #20
 8006990:	46bd      	mov	sp, r7
 8006992:	bc80      	pop	{r7}
 8006994:	4770      	bx	lr

08006996 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006996:	b480      	push	{r7}
 8006998:	b083      	sub	sp, #12
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
 800699e:	460b      	mov	r3, r1
 80069a0:	807b      	strh	r3, [r7, #2]
 80069a2:	4613      	mov	r3, r2
 80069a4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80069a6:	787b      	ldrb	r3, [r7, #1]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d003      	beq.n	80069b4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80069ac:	887a      	ldrh	r2, [r7, #2]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80069b2:	e003      	b.n	80069bc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80069b4:	887b      	ldrh	r3, [r7, #2]
 80069b6:	041a      	lsls	r2, r3, #16
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	619a      	str	r2, [r3, #24]
}
 80069bc:	bf00      	nop
 80069be:	370c      	adds	r7, #12
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bc80      	pop	{r7}
 80069c4:	4770      	bx	lr

080069c6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80069c6:	b480      	push	{r7}
 80069c8:	b085      	sub	sp, #20
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	6078      	str	r0, [r7, #4]
 80069ce:	460b      	mov	r3, r1
 80069d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	695b      	ldr	r3, [r3, #20]
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80069d8:	887a      	ldrh	r2, [r7, #2]
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	4013      	ands	r3, r2
 80069de:	041a      	lsls	r2, r3, #16
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	43d9      	mvns	r1, r3
 80069e4:	887b      	ldrh	r3, [r7, #2]
 80069e6:	400b      	ands	r3, r1
 80069e8:	431a      	orrs	r2, r3
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	619a      	str	r2, [r3, #24]
}
 80069ee:	bf00      	nop
 80069f0:	3714      	adds	r7, #20
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bc80      	pop	{r7}
 80069f6:	4770      	bx	lr

080069f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b082      	sub	sp, #8
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	4603      	mov	r3, r0
 8006a00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006a02:	4b08      	ldr	r3, [pc, #32]	; (8006a24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a04:	695a      	ldr	r2, [r3, #20]
 8006a06:	88fb      	ldrh	r3, [r7, #6]
 8006a08:	4013      	ands	r3, r2
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d006      	beq.n	8006a1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006a0e:	4a05      	ldr	r2, [pc, #20]	; (8006a24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a10:	88fb      	ldrh	r3, [r7, #6]
 8006a12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006a14:	88fb      	ldrh	r3, [r7, #6]
 8006a16:	4618      	mov	r0, r3
 8006a18:	f7fa fb02 	bl	8001020 <HAL_GPIO_EXTI_Callback>
  }
}
 8006a1c:	bf00      	nop
 8006a1e:	3708      	adds	r7, #8
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	40013c00 	.word	0x40013c00

08006a28 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a2a:	b08f      	sub	sp, #60	; 0x3c
 8006a2c:	af0a      	add	r7, sp, #40	; 0x28
 8006a2e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d101      	bne.n	8006a3a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e10f      	b.n	8006c5a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d106      	bne.n	8006a5a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f00d fded 	bl	8014634 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2203      	movs	r2, #3
 8006a5e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d102      	bne.n	8006a74 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f005 faf1 	bl	800c060 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	603b      	str	r3, [r7, #0]
 8006a84:	687e      	ldr	r6, [r7, #4]
 8006a86:	466d      	mov	r5, sp
 8006a88:	f106 0410 	add.w	r4, r6, #16
 8006a8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006a8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006a90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006a92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006a94:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006a98:	e885 0003 	stmia.w	r5, {r0, r1}
 8006a9c:	1d33      	adds	r3, r6, #4
 8006a9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006aa0:	6838      	ldr	r0, [r7, #0]
 8006aa2:	f005 f9d3 	bl	800be4c <USB_CoreInit>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d005      	beq.n	8006ab8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2202      	movs	r2, #2
 8006ab0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e0d0      	b.n	8006c5a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2100      	movs	r1, #0
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f005 fade 	bl	800c080 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	73fb      	strb	r3, [r7, #15]
 8006ac8:	e04a      	b.n	8006b60 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006aca:	7bfa      	ldrb	r2, [r7, #15]
 8006acc:	6879      	ldr	r1, [r7, #4]
 8006ace:	4613      	mov	r3, r2
 8006ad0:	00db      	lsls	r3, r3, #3
 8006ad2:	1a9b      	subs	r3, r3, r2
 8006ad4:	009b      	lsls	r3, r3, #2
 8006ad6:	440b      	add	r3, r1
 8006ad8:	333d      	adds	r3, #61	; 0x3d
 8006ada:	2201      	movs	r2, #1
 8006adc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006ade:	7bfa      	ldrb	r2, [r7, #15]
 8006ae0:	6879      	ldr	r1, [r7, #4]
 8006ae2:	4613      	mov	r3, r2
 8006ae4:	00db      	lsls	r3, r3, #3
 8006ae6:	1a9b      	subs	r3, r3, r2
 8006ae8:	009b      	lsls	r3, r3, #2
 8006aea:	440b      	add	r3, r1
 8006aec:	333c      	adds	r3, #60	; 0x3c
 8006aee:	7bfa      	ldrb	r2, [r7, #15]
 8006af0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006af2:	7bfa      	ldrb	r2, [r7, #15]
 8006af4:	7bfb      	ldrb	r3, [r7, #15]
 8006af6:	b298      	uxth	r0, r3
 8006af8:	6879      	ldr	r1, [r7, #4]
 8006afa:	4613      	mov	r3, r2
 8006afc:	00db      	lsls	r3, r3, #3
 8006afe:	1a9b      	subs	r3, r3, r2
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	440b      	add	r3, r1
 8006b04:	3342      	adds	r3, #66	; 0x42
 8006b06:	4602      	mov	r2, r0
 8006b08:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006b0a:	7bfa      	ldrb	r2, [r7, #15]
 8006b0c:	6879      	ldr	r1, [r7, #4]
 8006b0e:	4613      	mov	r3, r2
 8006b10:	00db      	lsls	r3, r3, #3
 8006b12:	1a9b      	subs	r3, r3, r2
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	440b      	add	r3, r1
 8006b18:	333f      	adds	r3, #63	; 0x3f
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006b1e:	7bfa      	ldrb	r2, [r7, #15]
 8006b20:	6879      	ldr	r1, [r7, #4]
 8006b22:	4613      	mov	r3, r2
 8006b24:	00db      	lsls	r3, r3, #3
 8006b26:	1a9b      	subs	r3, r3, r2
 8006b28:	009b      	lsls	r3, r3, #2
 8006b2a:	440b      	add	r3, r1
 8006b2c:	3344      	adds	r3, #68	; 0x44
 8006b2e:	2200      	movs	r2, #0
 8006b30:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006b32:	7bfa      	ldrb	r2, [r7, #15]
 8006b34:	6879      	ldr	r1, [r7, #4]
 8006b36:	4613      	mov	r3, r2
 8006b38:	00db      	lsls	r3, r3, #3
 8006b3a:	1a9b      	subs	r3, r3, r2
 8006b3c:	009b      	lsls	r3, r3, #2
 8006b3e:	440b      	add	r3, r1
 8006b40:	3348      	adds	r3, #72	; 0x48
 8006b42:	2200      	movs	r2, #0
 8006b44:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006b46:	7bfa      	ldrb	r2, [r7, #15]
 8006b48:	6879      	ldr	r1, [r7, #4]
 8006b4a:	4613      	mov	r3, r2
 8006b4c:	00db      	lsls	r3, r3, #3
 8006b4e:	1a9b      	subs	r3, r3, r2
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	440b      	add	r3, r1
 8006b54:	3350      	adds	r3, #80	; 0x50
 8006b56:	2200      	movs	r2, #0
 8006b58:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006b5a:	7bfb      	ldrb	r3, [r7, #15]
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	73fb      	strb	r3, [r7, #15]
 8006b60:	7bfa      	ldrb	r2, [r7, #15]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d3af      	bcc.n	8006aca <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	73fb      	strb	r3, [r7, #15]
 8006b6e:	e044      	b.n	8006bfa <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006b70:	7bfa      	ldrb	r2, [r7, #15]
 8006b72:	6879      	ldr	r1, [r7, #4]
 8006b74:	4613      	mov	r3, r2
 8006b76:	00db      	lsls	r3, r3, #3
 8006b78:	1a9b      	subs	r3, r3, r2
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	440b      	add	r3, r1
 8006b7e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8006b82:	2200      	movs	r2, #0
 8006b84:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006b86:	7bfa      	ldrb	r2, [r7, #15]
 8006b88:	6879      	ldr	r1, [r7, #4]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	00db      	lsls	r3, r3, #3
 8006b8e:	1a9b      	subs	r3, r3, r2
 8006b90:	009b      	lsls	r3, r3, #2
 8006b92:	440b      	add	r3, r1
 8006b94:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8006b98:	7bfa      	ldrb	r2, [r7, #15]
 8006b9a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006b9c:	7bfa      	ldrb	r2, [r7, #15]
 8006b9e:	6879      	ldr	r1, [r7, #4]
 8006ba0:	4613      	mov	r3, r2
 8006ba2:	00db      	lsls	r3, r3, #3
 8006ba4:	1a9b      	subs	r3, r3, r2
 8006ba6:	009b      	lsls	r3, r3, #2
 8006ba8:	440b      	add	r3, r1
 8006baa:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8006bae:	2200      	movs	r2, #0
 8006bb0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006bb2:	7bfa      	ldrb	r2, [r7, #15]
 8006bb4:	6879      	ldr	r1, [r7, #4]
 8006bb6:	4613      	mov	r3, r2
 8006bb8:	00db      	lsls	r3, r3, #3
 8006bba:	1a9b      	subs	r3, r3, r2
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	440b      	add	r3, r1
 8006bc0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006bc8:	7bfa      	ldrb	r2, [r7, #15]
 8006bca:	6879      	ldr	r1, [r7, #4]
 8006bcc:	4613      	mov	r3, r2
 8006bce:	00db      	lsls	r3, r3, #3
 8006bd0:	1a9b      	subs	r3, r3, r2
 8006bd2:	009b      	lsls	r3, r3, #2
 8006bd4:	440b      	add	r3, r1
 8006bd6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006bda:	2200      	movs	r2, #0
 8006bdc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006bde:	7bfa      	ldrb	r2, [r7, #15]
 8006be0:	6879      	ldr	r1, [r7, #4]
 8006be2:	4613      	mov	r3, r2
 8006be4:	00db      	lsls	r3, r3, #3
 8006be6:	1a9b      	subs	r3, r3, r2
 8006be8:	009b      	lsls	r3, r3, #2
 8006bea:	440b      	add	r3, r1
 8006bec:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006bf4:	7bfb      	ldrb	r3, [r7, #15]
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	73fb      	strb	r3, [r7, #15]
 8006bfa:	7bfa      	ldrb	r2, [r7, #15]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d3b5      	bcc.n	8006b70 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	603b      	str	r3, [r7, #0]
 8006c0a:	687e      	ldr	r6, [r7, #4]
 8006c0c:	466d      	mov	r5, sp
 8006c0e:	f106 0410 	add.w	r4, r6, #16
 8006c12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006c14:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006c16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006c18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006c1a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006c1e:	e885 0003 	stmia.w	r5, {r0, r1}
 8006c22:	1d33      	adds	r3, r6, #4
 8006c24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006c26:	6838      	ldr	r0, [r7, #0]
 8006c28:	f005 fa54 	bl	800c0d4 <USB_DevInit>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d005      	beq.n	8006c3e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2202      	movs	r2, #2
 8006c36:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e00d      	b.n	8006c5a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2201      	movs	r2, #1
 8006c4a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4618      	mov	r0, r3
 8006c54:	f006 fa8d 	bl	800d172 <USB_DevDisconnect>

  return HAL_OK;
 8006c58:	2300      	movs	r3, #0
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3714      	adds	r7, #20
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006c62 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006c62:	b580      	push	{r7, lr}
 8006c64:	b082      	sub	sp, #8
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d101      	bne.n	8006c78 <HAL_PCD_Start+0x16>
 8006c74:	2302      	movs	r3, #2
 8006c76:	e012      	b.n	8006c9e <HAL_PCD_Start+0x3c>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4618      	mov	r0, r3
 8006c86:	f005 f9db 	bl	800c040 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f006 fa4f 	bl	800d132 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2200      	movs	r2, #0
 8006c98:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006c9c:	2300      	movs	r3, #0
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	3708      	adds	r7, #8
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}

08006ca6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006ca6:	b590      	push	{r4, r7, lr}
 8006ca8:	b08d      	sub	sp, #52	; 0x34
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cb4:	6a3b      	ldr	r3, [r7, #32]
 8006cb6:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f006 fb06 	bl	800d2ce <USB_GetMode>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	f040 838f 	bne.w	80073e8 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f006 fa6f 	bl	800d1b2 <USB_ReadInterrupts>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	f000 8385 	beq.w	80073e6 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	f006 fa66 	bl	800d1b2 <USB_ReadInterrupts>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	f003 0302 	and.w	r3, r3, #2
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	d107      	bne.n	8006d00 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	695a      	ldr	r2, [r3, #20]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f002 0202 	and.w	r2, r2, #2
 8006cfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4618      	mov	r0, r3
 8006d06:	f006 fa54 	bl	800d1b2 <USB_ReadInterrupts>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	f003 0310 	and.w	r3, r3, #16
 8006d10:	2b10      	cmp	r3, #16
 8006d12:	d161      	bne.n	8006dd8 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	699a      	ldr	r2, [r3, #24]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f022 0210 	bic.w	r2, r2, #16
 8006d22:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8006d24:	6a3b      	ldr	r3, [r7, #32]
 8006d26:	6a1b      	ldr	r3, [r3, #32]
 8006d28:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8006d2a:	69bb      	ldr	r3, [r7, #24]
 8006d2c:	f003 020f 	and.w	r2, r3, #15
 8006d30:	4613      	mov	r3, r2
 8006d32:	00db      	lsls	r3, r3, #3
 8006d34:	1a9b      	subs	r3, r3, r2
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	4413      	add	r3, r2
 8006d40:	3304      	adds	r3, #4
 8006d42:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006d44:	69bb      	ldr	r3, [r7, #24]
 8006d46:	0c5b      	lsrs	r3, r3, #17
 8006d48:	f003 030f 	and.w	r3, r3, #15
 8006d4c:	2b02      	cmp	r3, #2
 8006d4e:	d124      	bne.n	8006d9a <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006d50:	69ba      	ldr	r2, [r7, #24]
 8006d52:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8006d56:	4013      	ands	r3, r2
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d035      	beq.n	8006dc8 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006d60:	69bb      	ldr	r3, [r7, #24]
 8006d62:	091b      	lsrs	r3, r3, #4
 8006d64:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006d66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	6a38      	ldr	r0, [r7, #32]
 8006d70:	f006 f8c0 	bl	800cef4 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	68da      	ldr	r2, [r3, #12]
 8006d78:	69bb      	ldr	r3, [r7, #24]
 8006d7a:	091b      	lsrs	r3, r3, #4
 8006d7c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006d80:	441a      	add	r2, r3
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	699a      	ldr	r2, [r3, #24]
 8006d8a:	69bb      	ldr	r3, [r7, #24]
 8006d8c:	091b      	lsrs	r3, r3, #4
 8006d8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006d92:	441a      	add	r2, r3
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	619a      	str	r2, [r3, #24]
 8006d98:	e016      	b.n	8006dc8 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8006d9a:	69bb      	ldr	r3, [r7, #24]
 8006d9c:	0c5b      	lsrs	r3, r3, #17
 8006d9e:	f003 030f 	and.w	r3, r3, #15
 8006da2:	2b06      	cmp	r3, #6
 8006da4:	d110      	bne.n	8006dc8 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006dac:	2208      	movs	r2, #8
 8006dae:	4619      	mov	r1, r3
 8006db0:	6a38      	ldr	r0, [r7, #32]
 8006db2:	f006 f89f 	bl	800cef4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	699a      	ldr	r2, [r3, #24]
 8006dba:	69bb      	ldr	r3, [r7, #24]
 8006dbc:	091b      	lsrs	r3, r3, #4
 8006dbe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006dc2:	441a      	add	r2, r3
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	699a      	ldr	r2, [r3, #24]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f042 0210 	orr.w	r2, r2, #16
 8006dd6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f006 f9e8 	bl	800d1b2 <USB_ReadInterrupts>
 8006de2:	4603      	mov	r3, r0
 8006de4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006de8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006dec:	d16e      	bne.n	8006ecc <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8006dee:	2300      	movs	r3, #0
 8006df0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4618      	mov	r0, r3
 8006df8:	f006 f9ed 	bl	800d1d6 <USB_ReadDevAllOutEpInterrupt>
 8006dfc:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8006dfe:	e062      	b.n	8006ec6 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e02:	f003 0301 	and.w	r3, r3, #1
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d057      	beq.n	8006eba <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e10:	b2d2      	uxtb	r2, r2
 8006e12:	4611      	mov	r1, r2
 8006e14:	4618      	mov	r0, r3
 8006e16:	f006 fa10 	bl	800d23a <USB_ReadDevOutEPInterrupt>
 8006e1a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	f003 0301 	and.w	r3, r3, #1
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d00c      	beq.n	8006e40 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e28:	015a      	lsls	r2, r3, #5
 8006e2a:	69fb      	ldr	r3, [r7, #28]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e32:	461a      	mov	r2, r3
 8006e34:	2301      	movs	r3, #1
 8006e36:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006e38:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 fda2 	bl	8007984 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	f003 0308 	and.w	r3, r3, #8
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d00c      	beq.n	8006e64 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e4c:	015a      	lsls	r2, r3, #5
 8006e4e:	69fb      	ldr	r3, [r7, #28]
 8006e50:	4413      	add	r3, r2
 8006e52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e56:	461a      	mov	r2, r3
 8006e58:	2308      	movs	r3, #8
 8006e5a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006e5c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 fe9c 	bl	8007b9c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	f003 0310 	and.w	r3, r3, #16
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d008      	beq.n	8006e80 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e70:	015a      	lsls	r2, r3, #5
 8006e72:	69fb      	ldr	r3, [r7, #28]
 8006e74:	4413      	add	r3, r2
 8006e76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	2310      	movs	r3, #16
 8006e7e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	f003 0320 	and.w	r3, r3, #32
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d008      	beq.n	8006e9c <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8c:	015a      	lsls	r2, r3, #5
 8006e8e:	69fb      	ldr	r3, [r7, #28]
 8006e90:	4413      	add	r3, r2
 8006e92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e96:	461a      	mov	r2, r3
 8006e98:	2320      	movs	r3, #32
 8006e9a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d009      	beq.n	8006eba <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ea8:	015a      	lsls	r2, r3, #5
 8006eaa:	69fb      	ldr	r3, [r7, #28]
 8006eac:	4413      	add	r3, r2
 8006eae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006eb8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec2:	085b      	lsrs	r3, r3, #1
 8006ec4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d199      	bne.n	8006e00 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f006 f96e 	bl	800d1b2 <USB_ReadInterrupts>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006edc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006ee0:	f040 80c0 	bne.w	8007064 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f006 f98d 	bl	800d208 <USB_ReadDevAllInEpInterrupt>
 8006eee:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8006ef4:	e0b2      	b.n	800705c <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ef8:	f003 0301 	and.w	r3, r3, #1
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f000 80a7 	beq.w	8007050 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f08:	b2d2      	uxtb	r2, r2
 8006f0a:	4611      	mov	r1, r2
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f006 f9b1 	bl	800d274 <USB_ReadDevInEPInterrupt>
 8006f12:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	f003 0301 	and.w	r3, r3, #1
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d057      	beq.n	8006fce <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f20:	f003 030f 	and.w	r3, r3, #15
 8006f24:	2201      	movs	r2, #1
 8006f26:	fa02 f303 	lsl.w	r3, r2, r3
 8006f2a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	43db      	mvns	r3, r3
 8006f38:	69f9      	ldr	r1, [r7, #28]
 8006f3a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f3e:	4013      	ands	r3, r2
 8006f40:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f44:	015a      	lsls	r2, r3, #5
 8006f46:	69fb      	ldr	r3, [r7, #28]
 8006f48:	4413      	add	r3, r2
 8006f4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f4e:	461a      	mov	r2, r3
 8006f50:	2301      	movs	r3, #1
 8006f52:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	691b      	ldr	r3, [r3, #16]
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d132      	bne.n	8006fc2 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006f5c:	6879      	ldr	r1, [r7, #4]
 8006f5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f60:	4613      	mov	r3, r2
 8006f62:	00db      	lsls	r3, r3, #3
 8006f64:	1a9b      	subs	r3, r3, r2
 8006f66:	009b      	lsls	r3, r3, #2
 8006f68:	440b      	add	r3, r1
 8006f6a:	3348      	adds	r3, #72	; 0x48
 8006f6c:	6819      	ldr	r1, [r3, #0]
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f72:	4613      	mov	r3, r2
 8006f74:	00db      	lsls	r3, r3, #3
 8006f76:	1a9b      	subs	r3, r3, r2
 8006f78:	009b      	lsls	r3, r3, #2
 8006f7a:	4403      	add	r3, r0
 8006f7c:	3344      	adds	r3, #68	; 0x44
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4419      	add	r1, r3
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f86:	4613      	mov	r3, r2
 8006f88:	00db      	lsls	r3, r3, #3
 8006f8a:	1a9b      	subs	r3, r3, r2
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	4403      	add	r3, r0
 8006f90:	3348      	adds	r3, #72	; 0x48
 8006f92:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d113      	bne.n	8006fc2 <HAL_PCD_IRQHandler+0x31c>
 8006f9a:	6879      	ldr	r1, [r7, #4]
 8006f9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f9e:	4613      	mov	r3, r2
 8006fa0:	00db      	lsls	r3, r3, #3
 8006fa2:	1a9b      	subs	r3, r3, r2
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	440b      	add	r3, r1
 8006fa8:	3350      	adds	r3, #80	; 0x50
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d108      	bne.n	8006fc2 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6818      	ldr	r0, [r3, #0]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006fba:	461a      	mov	r2, r3
 8006fbc:	2101      	movs	r1, #1
 8006fbe:	f006 f9b5 	bl	800d32c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc4:	b2db      	uxtb	r3, r3
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f00d fbc2 	bl	8014752 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	f003 0308 	and.w	r3, r3, #8
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d008      	beq.n	8006fea <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fda:	015a      	lsls	r2, r3, #5
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	4413      	add	r3, r2
 8006fe0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	2308      	movs	r3, #8
 8006fe8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	f003 0310 	and.w	r3, r3, #16
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d008      	beq.n	8007006 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff6:	015a      	lsls	r2, r3, #5
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	4413      	add	r3, r2
 8006ffc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007000:	461a      	mov	r2, r3
 8007002:	2310      	movs	r3, #16
 8007004:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800700c:	2b00      	cmp	r3, #0
 800700e:	d008      	beq.n	8007022 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007012:	015a      	lsls	r2, r3, #5
 8007014:	69fb      	ldr	r3, [r7, #28]
 8007016:	4413      	add	r3, r2
 8007018:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800701c:	461a      	mov	r2, r3
 800701e:	2340      	movs	r3, #64	; 0x40
 8007020:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	f003 0302 	and.w	r3, r3, #2
 8007028:	2b00      	cmp	r3, #0
 800702a:	d008      	beq.n	800703e <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800702c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800702e:	015a      	lsls	r2, r3, #5
 8007030:	69fb      	ldr	r3, [r7, #28]
 8007032:	4413      	add	r3, r2
 8007034:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007038:	461a      	mov	r2, r3
 800703a:	2302      	movs	r3, #2
 800703c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007044:	2b00      	cmp	r3, #0
 8007046:	d003      	beq.n	8007050 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8007048:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 fc0c 	bl	8007868 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8007050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007052:	3301      	adds	r3, #1
 8007054:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8007056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007058:	085b      	lsrs	r3, r3, #1
 800705a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800705c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800705e:	2b00      	cmp	r3, #0
 8007060:	f47f af49 	bne.w	8006ef6 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4618      	mov	r0, r3
 800706a:	f006 f8a2 	bl	800d1b2 <USB_ReadInterrupts>
 800706e:	4603      	mov	r3, r0
 8007070:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007074:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007078:	d114      	bne.n	80070a4 <HAL_PCD_IRQHandler+0x3fe>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800707a:	69fb      	ldr	r3, [r7, #28]
 800707c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	69fa      	ldr	r2, [r7, #28]
 8007084:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007088:	f023 0301 	bic.w	r3, r3, #1
 800708c:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f00d fbd6 	bl	8014840 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	695a      	ldr	r2, [r3, #20]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80070a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4618      	mov	r0, r3
 80070aa:	f006 f882 	bl	800d1b2 <USB_ReadInterrupts>
 80070ae:	4603      	mov	r3, r0
 80070b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80070b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070b8:	d112      	bne.n	80070e0 <HAL_PCD_IRQHandler+0x43a>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80070ba:	69fb      	ldr	r3, [r7, #28]
 80070bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	f003 0301 	and.w	r3, r3, #1
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d102      	bne.n	80070d0 <HAL_PCD_IRQHandler+0x42a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f00d fb92 	bl	80147f4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	695a      	ldr	r2, [r3, #20]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80070de:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4618      	mov	r0, r3
 80070e6:	f006 f864 	bl	800d1b2 <USB_ReadInterrupts>
 80070ea:	4603      	mov	r3, r0
 80070ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80070f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070f4:	f040 80c7 	bne.w	8007286 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	69fa      	ldr	r2, [r7, #28]
 8007102:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007106:	f023 0301 	bic.w	r3, r3, #1
 800710a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2110      	movs	r1, #16
 8007112:	4618      	mov	r0, r3
 8007114:	f005 f942 	bl	800c39c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007118:	2300      	movs	r3, #0
 800711a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800711c:	e056      	b.n	80071cc <HAL_PCD_IRQHandler+0x526>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800711e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007120:	015a      	lsls	r2, r3, #5
 8007122:	69fb      	ldr	r3, [r7, #28]
 8007124:	4413      	add	r3, r2
 8007126:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800712a:	461a      	mov	r2, r3
 800712c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007130:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007134:	015a      	lsls	r2, r3, #5
 8007136:	69fb      	ldr	r3, [r7, #28]
 8007138:	4413      	add	r3, r2
 800713a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007142:	0151      	lsls	r1, r2, #5
 8007144:	69fa      	ldr	r2, [r7, #28]
 8007146:	440a      	add	r2, r1
 8007148:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800714c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007150:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007154:	015a      	lsls	r2, r3, #5
 8007156:	69fb      	ldr	r3, [r7, #28]
 8007158:	4413      	add	r3, r2
 800715a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007162:	0151      	lsls	r1, r2, #5
 8007164:	69fa      	ldr	r2, [r7, #28]
 8007166:	440a      	add	r2, r1
 8007168:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800716c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007170:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007174:	015a      	lsls	r2, r3, #5
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	4413      	add	r3, r2
 800717a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800717e:	461a      	mov	r2, r3
 8007180:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007184:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007188:	015a      	lsls	r2, r3, #5
 800718a:	69fb      	ldr	r3, [r7, #28]
 800718c:	4413      	add	r3, r2
 800718e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007196:	0151      	lsls	r1, r2, #5
 8007198:	69fa      	ldr	r2, [r7, #28]
 800719a:	440a      	add	r2, r1
 800719c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80071a0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80071a4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80071a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071a8:	015a      	lsls	r2, r3, #5
 80071aa:	69fb      	ldr	r3, [r7, #28]
 80071ac:	4413      	add	r3, r2
 80071ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80071b6:	0151      	lsls	r1, r2, #5
 80071b8:	69fa      	ldr	r2, [r7, #28]
 80071ba:	440a      	add	r2, r1
 80071bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80071c0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80071c4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80071c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071c8:	3301      	adds	r3, #1
 80071ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80071d2:	429a      	cmp	r2, r3
 80071d4:	d3a3      	bcc.n	800711e <HAL_PCD_IRQHandler+0x478>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80071d6:	69fb      	ldr	r3, [r7, #28]
 80071d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071dc:	69db      	ldr	r3, [r3, #28]
 80071de:	69fa      	ldr	r2, [r7, #28]
 80071e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80071e4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80071e8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d016      	beq.n	8007220 <HAL_PCD_IRQHandler+0x57a>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80071f2:	69fb      	ldr	r3, [r7, #28]
 80071f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071fc:	69fa      	ldr	r2, [r7, #28]
 80071fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007202:	f043 030b 	orr.w	r3, r3, #11
 8007206:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007212:	69fa      	ldr	r2, [r7, #28]
 8007214:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007218:	f043 030b 	orr.w	r3, r3, #11
 800721c:	6453      	str	r3, [r2, #68]	; 0x44
 800721e:	e015      	b.n	800724c <HAL_PCD_IRQHandler+0x5a6>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007220:	69fb      	ldr	r3, [r7, #28]
 8007222:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007226:	695b      	ldr	r3, [r3, #20]
 8007228:	69fa      	ldr	r2, [r7, #28]
 800722a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800722e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007232:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8007236:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007238:	69fb      	ldr	r3, [r7, #28]
 800723a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800723e:	691b      	ldr	r3, [r3, #16]
 8007240:	69fa      	ldr	r2, [r7, #28]
 8007242:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007246:	f043 030b 	orr.w	r3, r3, #11
 800724a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800724c:	69fb      	ldr	r3, [r7, #28]
 800724e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	69fa      	ldr	r2, [r7, #28]
 8007256:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800725a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800725e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6818      	ldr	r0, [r3, #0]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	691b      	ldr	r3, [r3, #16]
 8007268:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007270:	461a      	mov	r2, r3
 8007272:	f006 f85b 	bl	800d32c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	695a      	ldr	r2, [r3, #20]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007284:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4618      	mov	r0, r3
 800728c:	f005 ff91 	bl	800d1b2 <USB_ReadInterrupts>
 8007290:	4603      	mov	r3, r0
 8007292:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007296:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800729a:	d124      	bne.n	80072e6 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4618      	mov	r0, r3
 80072a2:	f006 f821 	bl	800d2e8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4618      	mov	r0, r3
 80072ac:	f005 f8d2 	bl	800c454 <USB_GetDevSpeed>
 80072b0:	4603      	mov	r3, r0
 80072b2:	461a      	mov	r2, r3
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681c      	ldr	r4, [r3, #0]
 80072bc:	f001 f91e 	bl	80084fc <HAL_RCC_GetHCLKFreq>
 80072c0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	461a      	mov	r2, r3
 80072ca:	4620      	mov	r0, r4
 80072cc:	f004 fe16 	bl	800befc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f00d fa66 	bl	80147a2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	695a      	ldr	r2, [r3, #20]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80072e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4618      	mov	r0, r3
 80072ec:	f005 ff61 	bl	800d1b2 <USB_ReadInterrupts>
 80072f0:	4603      	mov	r3, r0
 80072f2:	f003 0308 	and.w	r3, r3, #8
 80072f6:	2b08      	cmp	r3, #8
 80072f8:	d10a      	bne.n	8007310 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f00d fa43 	bl	8014786 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	695a      	ldr	r2, [r3, #20]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f002 0208 	and.w	r2, r2, #8
 800730e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4618      	mov	r0, r3
 8007316:	f005 ff4c 	bl	800d1b2 <USB_ReadInterrupts>
 800731a:	4603      	mov	r3, r0
 800731c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007320:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007324:	d10f      	bne.n	8007346 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8007326:	2300      	movs	r3, #0
 8007328:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800732a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800732c:	b2db      	uxtb	r3, r3
 800732e:	4619      	mov	r1, r3
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f00d faa5 	bl	8014880 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	695a      	ldr	r2, [r3, #20]
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8007344:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4618      	mov	r0, r3
 800734c:	f005 ff31 	bl	800d1b2 <USB_ReadInterrupts>
 8007350:	4603      	mov	r3, r0
 8007352:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007356:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800735a:	d10f      	bne.n	800737c <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800735c:	2300      	movs	r3, #0
 800735e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8007360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007362:	b2db      	uxtb	r3, r3
 8007364:	4619      	mov	r1, r3
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f00d fa78 	bl	801485c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	695a      	ldr	r2, [r3, #20]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800737a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4618      	mov	r0, r3
 8007382:	f005 ff16 	bl	800d1b2 <USB_ReadInterrupts>
 8007386:	4603      	mov	r3, r0
 8007388:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800738c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007390:	d10a      	bne.n	80073a8 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f00d fa86 	bl	80148a4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	695a      	ldr	r2, [r3, #20]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80073a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4618      	mov	r0, r3
 80073ae:	f005 ff00 	bl	800d1b2 <USB_ReadInterrupts>
 80073b2:	4603      	mov	r3, r0
 80073b4:	f003 0304 	and.w	r3, r3, #4
 80073b8:	2b04      	cmp	r3, #4
 80073ba:	d115      	bne.n	80073e8 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80073c4:	69bb      	ldr	r3, [r7, #24]
 80073c6:	f003 0304 	and.w	r3, r3, #4
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d002      	beq.n	80073d4 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f00d fa76 	bl	80148c0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	6859      	ldr	r1, [r3, #4]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	69ba      	ldr	r2, [r7, #24]
 80073e0:	430a      	orrs	r2, r1
 80073e2:	605a      	str	r2, [r3, #4]
 80073e4:	e000      	b.n	80073e8 <HAL_PCD_IRQHandler+0x742>
      return;
 80073e6:	bf00      	nop
    }
  }
}
 80073e8:	3734      	adds	r7, #52	; 0x34
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd90      	pop	{r4, r7, pc}

080073ee <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80073ee:	b580      	push	{r7, lr}
 80073f0:	b082      	sub	sp, #8
 80073f2:	af00      	add	r7, sp, #0
 80073f4:	6078      	str	r0, [r7, #4]
 80073f6:	460b      	mov	r3, r1
 80073f8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007400:	2b01      	cmp	r3, #1
 8007402:	d101      	bne.n	8007408 <HAL_PCD_SetAddress+0x1a>
 8007404:	2302      	movs	r3, #2
 8007406:	e013      	b.n	8007430 <HAL_PCD_SetAddress+0x42>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2201      	movs	r2, #1
 800740c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	78fa      	ldrb	r2, [r7, #3]
 8007414:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	78fa      	ldrb	r2, [r7, #3]
 800741e:	4611      	mov	r1, r2
 8007420:	4618      	mov	r0, r3
 8007422:	f005 fe61 	bl	800d0e8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2200      	movs	r2, #0
 800742a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800742e:	2300      	movs	r3, #0
}
 8007430:	4618      	mov	r0, r3
 8007432:	3708      	adds	r7, #8
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}

08007438 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	4608      	mov	r0, r1
 8007442:	4611      	mov	r1, r2
 8007444:	461a      	mov	r2, r3
 8007446:	4603      	mov	r3, r0
 8007448:	70fb      	strb	r3, [r7, #3]
 800744a:	460b      	mov	r3, r1
 800744c:	803b      	strh	r3, [r7, #0]
 800744e:	4613      	mov	r3, r2
 8007450:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007452:	2300      	movs	r3, #0
 8007454:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007456:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800745a:	2b00      	cmp	r3, #0
 800745c:	da0f      	bge.n	800747e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800745e:	78fb      	ldrb	r3, [r7, #3]
 8007460:	f003 020f 	and.w	r2, r3, #15
 8007464:	4613      	mov	r3, r2
 8007466:	00db      	lsls	r3, r3, #3
 8007468:	1a9b      	subs	r3, r3, r2
 800746a:	009b      	lsls	r3, r3, #2
 800746c:	3338      	adds	r3, #56	; 0x38
 800746e:	687a      	ldr	r2, [r7, #4]
 8007470:	4413      	add	r3, r2
 8007472:	3304      	adds	r3, #4
 8007474:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2201      	movs	r2, #1
 800747a:	705a      	strb	r2, [r3, #1]
 800747c:	e00f      	b.n	800749e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800747e:	78fb      	ldrb	r3, [r7, #3]
 8007480:	f003 020f 	and.w	r2, r3, #15
 8007484:	4613      	mov	r3, r2
 8007486:	00db      	lsls	r3, r3, #3
 8007488:	1a9b      	subs	r3, r3, r2
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	4413      	add	r3, r2
 8007494:	3304      	adds	r3, #4
 8007496:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2200      	movs	r2, #0
 800749c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800749e:	78fb      	ldrb	r3, [r7, #3]
 80074a0:	f003 030f 	and.w	r3, r3, #15
 80074a4:	b2da      	uxtb	r2, r3
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80074aa:	883a      	ldrh	r2, [r7, #0]
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	78ba      	ldrb	r2, [r7, #2]
 80074b4:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	785b      	ldrb	r3, [r3, #1]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d004      	beq.n	80074c8 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	781b      	ldrb	r3, [r3, #0]
 80074c2:	b29a      	uxth	r2, r3
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80074c8:	78bb      	ldrb	r3, [r7, #2]
 80074ca:	2b02      	cmp	r3, #2
 80074cc:	d102      	bne.n	80074d4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2200      	movs	r2, #0
 80074d2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d101      	bne.n	80074e2 <HAL_PCD_EP_Open+0xaa>
 80074de:	2302      	movs	r3, #2
 80074e0:	e00e      	b.n	8007500 <HAL_PCD_EP_Open+0xc8>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2201      	movs	r2, #1
 80074e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	68f9      	ldr	r1, [r7, #12]
 80074f0:	4618      	mov	r0, r3
 80074f2:	f004 ffd3 	bl	800c49c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80074fe:	7afb      	ldrb	r3, [r7, #11]
}
 8007500:	4618      	mov	r0, r3
 8007502:	3710      	adds	r7, #16
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}

08007508 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b084      	sub	sp, #16
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
 8007510:	460b      	mov	r3, r1
 8007512:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007514:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007518:	2b00      	cmp	r3, #0
 800751a:	da0f      	bge.n	800753c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800751c:	78fb      	ldrb	r3, [r7, #3]
 800751e:	f003 020f 	and.w	r2, r3, #15
 8007522:	4613      	mov	r3, r2
 8007524:	00db      	lsls	r3, r3, #3
 8007526:	1a9b      	subs	r3, r3, r2
 8007528:	009b      	lsls	r3, r3, #2
 800752a:	3338      	adds	r3, #56	; 0x38
 800752c:	687a      	ldr	r2, [r7, #4]
 800752e:	4413      	add	r3, r2
 8007530:	3304      	adds	r3, #4
 8007532:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2201      	movs	r2, #1
 8007538:	705a      	strb	r2, [r3, #1]
 800753a:	e00f      	b.n	800755c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800753c:	78fb      	ldrb	r3, [r7, #3]
 800753e:	f003 020f 	and.w	r2, r3, #15
 8007542:	4613      	mov	r3, r2
 8007544:	00db      	lsls	r3, r3, #3
 8007546:	1a9b      	subs	r3, r3, r2
 8007548:	009b      	lsls	r3, r3, #2
 800754a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800754e:	687a      	ldr	r2, [r7, #4]
 8007550:	4413      	add	r3, r2
 8007552:	3304      	adds	r3, #4
 8007554:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2200      	movs	r2, #0
 800755a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800755c:	78fb      	ldrb	r3, [r7, #3]
 800755e:	f003 030f 	and.w	r3, r3, #15
 8007562:	b2da      	uxtb	r2, r3
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800756e:	2b01      	cmp	r3, #1
 8007570:	d101      	bne.n	8007576 <HAL_PCD_EP_Close+0x6e>
 8007572:	2302      	movs	r3, #2
 8007574:	e00e      	b.n	8007594 <HAL_PCD_EP_Close+0x8c>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2201      	movs	r2, #1
 800757a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	68f9      	ldr	r1, [r7, #12]
 8007584:	4618      	mov	r0, r3
 8007586:	f005 f80f 	bl	800c5a8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8007592:	2300      	movs	r3, #0
}
 8007594:	4618      	mov	r0, r3
 8007596:	3710      	adds	r7, #16
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}

0800759c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b086      	sub	sp, #24
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	60f8      	str	r0, [r7, #12]
 80075a4:	607a      	str	r2, [r7, #4]
 80075a6:	603b      	str	r3, [r7, #0]
 80075a8:	460b      	mov	r3, r1
 80075aa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80075ac:	7afb      	ldrb	r3, [r7, #11]
 80075ae:	f003 020f 	and.w	r2, r3, #15
 80075b2:	4613      	mov	r3, r2
 80075b4:	00db      	lsls	r3, r3, #3
 80075b6:	1a9b      	subs	r3, r3, r2
 80075b8:	009b      	lsls	r3, r3, #2
 80075ba:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80075be:	68fa      	ldr	r2, [r7, #12]
 80075c0:	4413      	add	r3, r2
 80075c2:	3304      	adds	r3, #4
 80075c4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	687a      	ldr	r2, [r7, #4]
 80075ca:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	683a      	ldr	r2, [r7, #0]
 80075d0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	2200      	movs	r2, #0
 80075d6:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	2200      	movs	r2, #0
 80075dc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80075de:	7afb      	ldrb	r3, [r7, #11]
 80075e0:	f003 030f 	and.w	r3, r3, #15
 80075e4:	b2da      	uxtb	r2, r3
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	691b      	ldr	r3, [r3, #16]
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d102      	bne.n	80075f8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80075f2:	687a      	ldr	r2, [r7, #4]
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80075f8:	7afb      	ldrb	r3, [r7, #11]
 80075fa:	f003 030f 	and.w	r3, r3, #15
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d109      	bne.n	8007616 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	6818      	ldr	r0, [r3, #0]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	691b      	ldr	r3, [r3, #16]
 800760a:	b2db      	uxtb	r3, r3
 800760c:	461a      	mov	r2, r3
 800760e:	6979      	ldr	r1, [r7, #20]
 8007610:	f005 faea 	bl	800cbe8 <USB_EP0StartXfer>
 8007614:	e008      	b.n	8007628 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	6818      	ldr	r0, [r3, #0]
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	691b      	ldr	r3, [r3, #16]
 800761e:	b2db      	uxtb	r3, r3
 8007620:	461a      	mov	r2, r3
 8007622:	6979      	ldr	r1, [r7, #20]
 8007624:	f005 f89c 	bl	800c760 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007628:	2300      	movs	r3, #0
}
 800762a:	4618      	mov	r0, r3
 800762c:	3718      	adds	r7, #24
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}

08007632 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007632:	b480      	push	{r7}
 8007634:	b083      	sub	sp, #12
 8007636:	af00      	add	r7, sp, #0
 8007638:	6078      	str	r0, [r7, #4]
 800763a:	460b      	mov	r3, r1
 800763c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800763e:	78fb      	ldrb	r3, [r7, #3]
 8007640:	f003 020f 	and.w	r2, r3, #15
 8007644:	6879      	ldr	r1, [r7, #4]
 8007646:	4613      	mov	r3, r2
 8007648:	00db      	lsls	r3, r3, #3
 800764a:	1a9b      	subs	r3, r3, r2
 800764c:	009b      	lsls	r3, r3, #2
 800764e:	440b      	add	r3, r1
 8007650:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8007654:	681b      	ldr	r3, [r3, #0]
}
 8007656:	4618      	mov	r0, r3
 8007658:	370c      	adds	r7, #12
 800765a:	46bd      	mov	sp, r7
 800765c:	bc80      	pop	{r7}
 800765e:	4770      	bx	lr

08007660 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b086      	sub	sp, #24
 8007664:	af00      	add	r7, sp, #0
 8007666:	60f8      	str	r0, [r7, #12]
 8007668:	607a      	str	r2, [r7, #4]
 800766a:	603b      	str	r3, [r7, #0]
 800766c:	460b      	mov	r3, r1
 800766e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007670:	7afb      	ldrb	r3, [r7, #11]
 8007672:	f003 020f 	and.w	r2, r3, #15
 8007676:	4613      	mov	r3, r2
 8007678:	00db      	lsls	r3, r3, #3
 800767a:	1a9b      	subs	r3, r3, r2
 800767c:	009b      	lsls	r3, r3, #2
 800767e:	3338      	adds	r3, #56	; 0x38
 8007680:	68fa      	ldr	r2, [r7, #12]
 8007682:	4413      	add	r3, r2
 8007684:	3304      	adds	r3, #4
 8007686:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007688:	697b      	ldr	r3, [r7, #20]
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	683a      	ldr	r2, [r7, #0]
 8007692:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	2200      	movs	r2, #0
 8007698:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	2201      	movs	r2, #1
 800769e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80076a0:	7afb      	ldrb	r3, [r7, #11]
 80076a2:	f003 030f 	and.w	r3, r3, #15
 80076a6:	b2da      	uxtb	r2, r3
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	691b      	ldr	r3, [r3, #16]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d102      	bne.n	80076ba <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80076b4:	687a      	ldr	r2, [r7, #4]
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80076ba:	7afb      	ldrb	r3, [r7, #11]
 80076bc:	f003 030f 	and.w	r3, r3, #15
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d109      	bne.n	80076d8 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	6818      	ldr	r0, [r3, #0]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	691b      	ldr	r3, [r3, #16]
 80076cc:	b2db      	uxtb	r3, r3
 80076ce:	461a      	mov	r2, r3
 80076d0:	6979      	ldr	r1, [r7, #20]
 80076d2:	f005 fa89 	bl	800cbe8 <USB_EP0StartXfer>
 80076d6:	e008      	b.n	80076ea <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6818      	ldr	r0, [r3, #0]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	691b      	ldr	r3, [r3, #16]
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	461a      	mov	r2, r3
 80076e4:	6979      	ldr	r1, [r7, #20]
 80076e6:	f005 f83b 	bl	800c760 <USB_EPStartXfer>
  }

  return HAL_OK;
 80076ea:	2300      	movs	r3, #0
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	3718      	adds	r7, #24
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}

080076f4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	460b      	mov	r3, r1
 80076fe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007700:	78fb      	ldrb	r3, [r7, #3]
 8007702:	f003 020f 	and.w	r2, r3, #15
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	429a      	cmp	r2, r3
 800770c:	d901      	bls.n	8007712 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e050      	b.n	80077b4 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007712:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007716:	2b00      	cmp	r3, #0
 8007718:	da0f      	bge.n	800773a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800771a:	78fb      	ldrb	r3, [r7, #3]
 800771c:	f003 020f 	and.w	r2, r3, #15
 8007720:	4613      	mov	r3, r2
 8007722:	00db      	lsls	r3, r3, #3
 8007724:	1a9b      	subs	r3, r3, r2
 8007726:	009b      	lsls	r3, r3, #2
 8007728:	3338      	adds	r3, #56	; 0x38
 800772a:	687a      	ldr	r2, [r7, #4]
 800772c:	4413      	add	r3, r2
 800772e:	3304      	adds	r3, #4
 8007730:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	2201      	movs	r2, #1
 8007736:	705a      	strb	r2, [r3, #1]
 8007738:	e00d      	b.n	8007756 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800773a:	78fa      	ldrb	r2, [r7, #3]
 800773c:	4613      	mov	r3, r2
 800773e:	00db      	lsls	r3, r3, #3
 8007740:	1a9b      	subs	r3, r3, r2
 8007742:	009b      	lsls	r3, r3, #2
 8007744:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	4413      	add	r3, r2
 800774c:	3304      	adds	r3, #4
 800774e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2200      	movs	r2, #0
 8007754:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2201      	movs	r2, #1
 800775a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800775c:	78fb      	ldrb	r3, [r7, #3]
 800775e:	f003 030f 	and.w	r3, r3, #15
 8007762:	b2da      	uxtb	r2, r3
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800776e:	2b01      	cmp	r3, #1
 8007770:	d101      	bne.n	8007776 <HAL_PCD_EP_SetStall+0x82>
 8007772:	2302      	movs	r3, #2
 8007774:	e01e      	b.n	80077b4 <HAL_PCD_EP_SetStall+0xc0>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2201      	movs	r2, #1
 800777a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	68f9      	ldr	r1, [r7, #12]
 8007784:	4618      	mov	r0, r3
 8007786:	f005 fbdd 	bl	800cf44 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800778a:	78fb      	ldrb	r3, [r7, #3]
 800778c:	f003 030f 	and.w	r3, r3, #15
 8007790:	2b00      	cmp	r3, #0
 8007792:	d10a      	bne.n	80077aa <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6818      	ldr	r0, [r3, #0]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	691b      	ldr	r3, [r3, #16]
 800779c:	b2d9      	uxtb	r1, r3
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80077a4:	461a      	mov	r2, r3
 80077a6:	f005 fdc1 	bl	800d32c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80077b2:	2300      	movs	r3, #0
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3710      	adds	r7, #16
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}

080077bc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	460b      	mov	r3, r1
 80077c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80077c8:	78fb      	ldrb	r3, [r7, #3]
 80077ca:	f003 020f 	and.w	r2, r3, #15
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	429a      	cmp	r2, r3
 80077d4:	d901      	bls.n	80077da <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	e042      	b.n	8007860 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80077da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	da0f      	bge.n	8007802 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80077e2:	78fb      	ldrb	r3, [r7, #3]
 80077e4:	f003 020f 	and.w	r2, r3, #15
 80077e8:	4613      	mov	r3, r2
 80077ea:	00db      	lsls	r3, r3, #3
 80077ec:	1a9b      	subs	r3, r3, r2
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	3338      	adds	r3, #56	; 0x38
 80077f2:	687a      	ldr	r2, [r7, #4]
 80077f4:	4413      	add	r3, r2
 80077f6:	3304      	adds	r3, #4
 80077f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2201      	movs	r2, #1
 80077fe:	705a      	strb	r2, [r3, #1]
 8007800:	e00f      	b.n	8007822 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007802:	78fb      	ldrb	r3, [r7, #3]
 8007804:	f003 020f 	and.w	r2, r3, #15
 8007808:	4613      	mov	r3, r2
 800780a:	00db      	lsls	r3, r3, #3
 800780c:	1a9b      	subs	r3, r3, r2
 800780e:	009b      	lsls	r3, r3, #2
 8007810:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	4413      	add	r3, r2
 8007818:	3304      	adds	r3, #4
 800781a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2200      	movs	r2, #0
 8007820:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2200      	movs	r2, #0
 8007826:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007828:	78fb      	ldrb	r3, [r7, #3]
 800782a:	f003 030f 	and.w	r3, r3, #15
 800782e:	b2da      	uxtb	r2, r3
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800783a:	2b01      	cmp	r3, #1
 800783c:	d101      	bne.n	8007842 <HAL_PCD_EP_ClrStall+0x86>
 800783e:	2302      	movs	r3, #2
 8007840:	e00e      	b.n	8007860 <HAL_PCD_EP_ClrStall+0xa4>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2201      	movs	r2, #1
 8007846:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	68f9      	ldr	r1, [r7, #12]
 8007850:	4618      	mov	r0, r3
 8007852:	f005 fbe4 	bl	800d01e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800785e:	2300      	movs	r3, #0
}
 8007860:	4618      	mov	r0, r3
 8007862:	3710      	adds	r7, #16
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}

08007868 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b08a      	sub	sp, #40	; 0x28
 800786c:	af02      	add	r7, sp, #8
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800787c:	683a      	ldr	r2, [r7, #0]
 800787e:	4613      	mov	r3, r2
 8007880:	00db      	lsls	r3, r3, #3
 8007882:	1a9b      	subs	r3, r3, r2
 8007884:	009b      	lsls	r3, r3, #2
 8007886:	3338      	adds	r3, #56	; 0x38
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	4413      	add	r3, r2
 800788c:	3304      	adds	r3, #4
 800788e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	699a      	ldr	r2, [r3, #24]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	695b      	ldr	r3, [r3, #20]
 8007898:	429a      	cmp	r2, r3
 800789a:	d901      	bls.n	80078a0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800789c:	2301      	movs	r3, #1
 800789e:	e06c      	b.n	800797a <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	695a      	ldr	r2, [r3, #20]
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	699b      	ldr	r3, [r3, #24]
 80078a8:	1ad3      	subs	r3, r2, r3
 80078aa:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	69fa      	ldr	r2, [r7, #28]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d902      	bls.n	80078bc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	689b      	ldr	r3, [r3, #8]
 80078ba:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80078bc:	69fb      	ldr	r3, [r7, #28]
 80078be:	3303      	adds	r3, #3
 80078c0:	089b      	lsrs	r3, r3, #2
 80078c2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80078c4:	e02b      	b.n	800791e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	695a      	ldr	r2, [r3, #20]
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	699b      	ldr	r3, [r3, #24]
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	69fa      	ldr	r2, [r7, #28]
 80078d8:	429a      	cmp	r2, r3
 80078da:	d902      	bls.n	80078e2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80078e2:	69fb      	ldr	r3, [r7, #28]
 80078e4:	3303      	adds	r3, #3
 80078e6:	089b      	lsrs	r3, r3, #2
 80078e8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	68d9      	ldr	r1, [r3, #12]
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	b2da      	uxtb	r2, r3
 80078f2:	69fb      	ldr	r3, [r7, #28]
 80078f4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80078fa:	b2db      	uxtb	r3, r3
 80078fc:	9300      	str	r3, [sp, #0]
 80078fe:	4603      	mov	r3, r0
 8007900:	6978      	ldr	r0, [r7, #20]
 8007902:	f005 fac3 	bl	800ce8c <USB_WritePacket>

    ep->xfer_buff  += len;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	68da      	ldr	r2, [r3, #12]
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	441a      	add	r2, r3
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	699a      	ldr	r2, [r3, #24]
 8007916:	69fb      	ldr	r3, [r7, #28]
 8007918:	441a      	add	r2, r3
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	015a      	lsls	r2, r3, #5
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	4413      	add	r3, r2
 8007926:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800792a:	699b      	ldr	r3, [r3, #24]
 800792c:	b29b      	uxth	r3, r3
 800792e:	69ba      	ldr	r2, [r7, #24]
 8007930:	429a      	cmp	r2, r3
 8007932:	d809      	bhi.n	8007948 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	699a      	ldr	r2, [r3, #24]
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800793c:	429a      	cmp	r2, r3
 800793e:	d203      	bcs.n	8007948 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	695b      	ldr	r3, [r3, #20]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d1be      	bne.n	80078c6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	695a      	ldr	r2, [r3, #20]
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	699b      	ldr	r3, [r3, #24]
 8007950:	429a      	cmp	r2, r3
 8007952:	d811      	bhi.n	8007978 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	f003 030f 	and.w	r3, r3, #15
 800795a:	2201      	movs	r2, #1
 800795c:	fa02 f303 	lsl.w	r3, r2, r3
 8007960:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007968:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	43db      	mvns	r3, r3
 800796e:	6939      	ldr	r1, [r7, #16]
 8007970:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007974:	4013      	ands	r3, r2
 8007976:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	3720      	adds	r7, #32
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
	...

08007984 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b086      	sub	sp, #24
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	333c      	adds	r3, #60	; 0x3c
 800799c:	3304      	adds	r3, #4
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	015a      	lsls	r2, r3, #5
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	4413      	add	r3, r2
 80079aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	f040 80a0 	bne.w	8007afc <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	f003 0308 	and.w	r3, r3, #8
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d015      	beq.n	80079f2 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	4a72      	ldr	r2, [pc, #456]	; (8007b94 <PCD_EP_OutXfrComplete_int+0x210>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	f240 80dd 	bls.w	8007b8a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	f000 80d7 	beq.w	8007b8a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	015a      	lsls	r2, r3, #5
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	4413      	add	r3, r2
 80079e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079e8:	461a      	mov	r2, r3
 80079ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079ee:	6093      	str	r3, [r2, #8]
 80079f0:	e0cb      	b.n	8007b8a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	f003 0320 	and.w	r3, r3, #32
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d009      	beq.n	8007a10 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	015a      	lsls	r2, r3, #5
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	4413      	add	r3, r2
 8007a04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a08:	461a      	mov	r2, r3
 8007a0a:	2320      	movs	r3, #32
 8007a0c:	6093      	str	r3, [r2, #8]
 8007a0e:	e0bc      	b.n	8007b8a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	f040 80b7 	bne.w	8007b8a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	4a5d      	ldr	r2, [pc, #372]	; (8007b94 <PCD_EP_OutXfrComplete_int+0x210>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d90f      	bls.n	8007a44 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d00a      	beq.n	8007a44 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	015a      	lsls	r2, r3, #5
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	4413      	add	r3, r2
 8007a36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a3a:	461a      	mov	r2, r3
 8007a3c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a40:	6093      	str	r3, [r2, #8]
 8007a42:	e0a2      	b.n	8007b8a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8007a44:	6879      	ldr	r1, [r7, #4]
 8007a46:	683a      	ldr	r2, [r7, #0]
 8007a48:	4613      	mov	r3, r2
 8007a4a:	00db      	lsls	r3, r3, #3
 8007a4c:	1a9b      	subs	r3, r3, r2
 8007a4e:	009b      	lsls	r3, r3, #2
 8007a50:	440b      	add	r3, r1
 8007a52:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007a56:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	0159      	lsls	r1, r3, #5
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	440b      	add	r3, r1
 8007a60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a64:	691b      	ldr	r3, [r3, #16]
 8007a66:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8007a6a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	683a      	ldr	r2, [r7, #0]
 8007a70:	4613      	mov	r3, r2
 8007a72:	00db      	lsls	r3, r3, #3
 8007a74:	1a9b      	subs	r3, r3, r2
 8007a76:	009b      	lsls	r3, r3, #2
 8007a78:	4403      	add	r3, r0
 8007a7a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8007a7e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8007a80:	6879      	ldr	r1, [r7, #4]
 8007a82:	683a      	ldr	r2, [r7, #0]
 8007a84:	4613      	mov	r3, r2
 8007a86:	00db      	lsls	r3, r3, #3
 8007a88:	1a9b      	subs	r3, r3, r2
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	440b      	add	r3, r1
 8007a8e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007a92:	6819      	ldr	r1, [r3, #0]
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	683a      	ldr	r2, [r7, #0]
 8007a98:	4613      	mov	r3, r2
 8007a9a:	00db      	lsls	r3, r3, #3
 8007a9c:	1a9b      	subs	r3, r3, r2
 8007a9e:	009b      	lsls	r3, r3, #2
 8007aa0:	4403      	add	r3, r0
 8007aa2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4419      	add	r1, r3
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	683a      	ldr	r2, [r7, #0]
 8007aae:	4613      	mov	r3, r2
 8007ab0:	00db      	lsls	r3, r3, #3
 8007ab2:	1a9b      	subs	r3, r3, r2
 8007ab4:	009b      	lsls	r3, r3, #2
 8007ab6:	4403      	add	r3, r0
 8007ab8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007abc:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d114      	bne.n	8007aee <PCD_EP_OutXfrComplete_int+0x16a>
 8007ac4:	6879      	ldr	r1, [r7, #4]
 8007ac6:	683a      	ldr	r2, [r7, #0]
 8007ac8:	4613      	mov	r3, r2
 8007aca:	00db      	lsls	r3, r3, #3
 8007acc:	1a9b      	subs	r3, r3, r2
 8007ace:	009b      	lsls	r3, r3, #2
 8007ad0:	440b      	add	r3, r1
 8007ad2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d108      	bne.n	8007aee <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6818      	ldr	r0, [r3, #0]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007ae6:	461a      	mov	r2, r3
 8007ae8:	2101      	movs	r1, #1
 8007aea:	f005 fc1f 	bl	800d32c <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	4619      	mov	r1, r3
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f00c fe11 	bl	801471c <HAL_PCD_DataOutStageCallback>
 8007afa:	e046      	b.n	8007b8a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	4a26      	ldr	r2, [pc, #152]	; (8007b98 <PCD_EP_OutXfrComplete_int+0x214>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d124      	bne.n	8007b4e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d00a      	beq.n	8007b24 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	015a      	lsls	r2, r3, #5
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	4413      	add	r3, r2
 8007b16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b20:	6093      	str	r3, [r2, #8]
 8007b22:	e032      	b.n	8007b8a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	f003 0320 	and.w	r3, r3, #32
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d008      	beq.n	8007b40 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	015a      	lsls	r2, r3, #5
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	4413      	add	r3, r2
 8007b36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	2320      	movs	r3, #32
 8007b3e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	b2db      	uxtb	r3, r3
 8007b44:	4619      	mov	r1, r3
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f00c fde8 	bl	801471c <HAL_PCD_DataOutStageCallback>
 8007b4c:	e01d      	b.n	8007b8a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d114      	bne.n	8007b7e <PCD_EP_OutXfrComplete_int+0x1fa>
 8007b54:	6879      	ldr	r1, [r7, #4]
 8007b56:	683a      	ldr	r2, [r7, #0]
 8007b58:	4613      	mov	r3, r2
 8007b5a:	00db      	lsls	r3, r3, #3
 8007b5c:	1a9b      	subs	r3, r3, r2
 8007b5e:	009b      	lsls	r3, r3, #2
 8007b60:	440b      	add	r3, r1
 8007b62:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d108      	bne.n	8007b7e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6818      	ldr	r0, [r3, #0]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007b76:	461a      	mov	r2, r3
 8007b78:	2100      	movs	r1, #0
 8007b7a:	f005 fbd7 	bl	800d32c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	b2db      	uxtb	r3, r3
 8007b82:	4619      	mov	r1, r3
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f00c fdc9 	bl	801471c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007b8a:	2300      	movs	r3, #0
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3718      	adds	r7, #24
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}
 8007b94:	4f54300a 	.word	0x4f54300a
 8007b98:	4f54310a 	.word	0x4f54310a

08007b9c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b086      	sub	sp, #24
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
 8007ba4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bac:	697b      	ldr	r3, [r7, #20]
 8007bae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	333c      	adds	r3, #60	; 0x3c
 8007bb4:	3304      	adds	r3, #4
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	015a      	lsls	r2, r3, #5
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	4413      	add	r3, r2
 8007bc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bc6:	689b      	ldr	r3, [r3, #8]
 8007bc8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	4a15      	ldr	r2, [pc, #84]	; (8007c24 <PCD_EP_OutSetupPacket_int+0x88>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d90e      	bls.n	8007bf0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d009      	beq.n	8007bf0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	015a      	lsls	r2, r3, #5
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	4413      	add	r3, r2
 8007be4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007be8:	461a      	mov	r2, r3
 8007bea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007bee:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f00c fd81 	bl	80146f8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	4a0a      	ldr	r2, [pc, #40]	; (8007c24 <PCD_EP_OutSetupPacket_int+0x88>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d90c      	bls.n	8007c18 <PCD_EP_OutSetupPacket_int+0x7c>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	691b      	ldr	r3, [r3, #16]
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d108      	bne.n	8007c18 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6818      	ldr	r0, [r3, #0]
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007c10:	461a      	mov	r2, r3
 8007c12:	2101      	movs	r1, #1
 8007c14:	f005 fb8a 	bl	800d32c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007c18:	2300      	movs	r3, #0
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3718      	adds	r7, #24
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}
 8007c22:	bf00      	nop
 8007c24:	4f54300a 	.word	0x4f54300a

08007c28 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b085      	sub	sp, #20
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	460b      	mov	r3, r1
 8007c32:	70fb      	strb	r3, [r7, #3]
 8007c34:	4613      	mov	r3, r2
 8007c36:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c3e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007c40:	78fb      	ldrb	r3, [r7, #3]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d107      	bne.n	8007c56 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007c46:	883b      	ldrh	r3, [r7, #0]
 8007c48:	0419      	lsls	r1, r3, #16
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	68ba      	ldr	r2, [r7, #8]
 8007c50:	430a      	orrs	r2, r1
 8007c52:	629a      	str	r2, [r3, #40]	; 0x28
 8007c54:	e028      	b.n	8007ca8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c5c:	0c1b      	lsrs	r3, r3, #16
 8007c5e:	68ba      	ldr	r2, [r7, #8]
 8007c60:	4413      	add	r3, r2
 8007c62:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007c64:	2300      	movs	r3, #0
 8007c66:	73fb      	strb	r3, [r7, #15]
 8007c68:	e00d      	b.n	8007c86 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681a      	ldr	r2, [r3, #0]
 8007c6e:	7bfb      	ldrb	r3, [r7, #15]
 8007c70:	3340      	adds	r3, #64	; 0x40
 8007c72:	009b      	lsls	r3, r3, #2
 8007c74:	4413      	add	r3, r2
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	0c1b      	lsrs	r3, r3, #16
 8007c7a:	68ba      	ldr	r2, [r7, #8]
 8007c7c:	4413      	add	r3, r2
 8007c7e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007c80:	7bfb      	ldrb	r3, [r7, #15]
 8007c82:	3301      	adds	r3, #1
 8007c84:	73fb      	strb	r3, [r7, #15]
 8007c86:	7bfa      	ldrb	r2, [r7, #15]
 8007c88:	78fb      	ldrb	r3, [r7, #3]
 8007c8a:	3b01      	subs	r3, #1
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d3ec      	bcc.n	8007c6a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007c90:	883b      	ldrh	r3, [r7, #0]
 8007c92:	0418      	lsls	r0, r3, #16
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6819      	ldr	r1, [r3, #0]
 8007c98:	78fb      	ldrb	r3, [r7, #3]
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	68ba      	ldr	r2, [r7, #8]
 8007c9e:	4302      	orrs	r2, r0
 8007ca0:	3340      	adds	r3, #64	; 0x40
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	440b      	add	r3, r1
 8007ca6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007ca8:	2300      	movs	r3, #0
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3714      	adds	r7, #20
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bc80      	pop	{r7}
 8007cb2:	4770      	bx	lr

08007cb4 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	887a      	ldrh	r2, [r7, #2]
 8007cc6:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007cc8:	2300      	movs	r3, #0
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	370c      	adds	r7, #12
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bc80      	pop	{r7}
 8007cd2:	4770      	bx	lr

08007cd4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b08a      	sub	sp, #40	; 0x28
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d101      	bne.n	8007ce6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e237      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f003 0301 	and.w	r3, r3, #1
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d050      	beq.n	8007d94 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007cf2:	4ba3      	ldr	r3, [pc, #652]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	f003 030c 	and.w	r3, r3, #12
 8007cfa:	2b04      	cmp	r3, #4
 8007cfc:	d00c      	beq.n	8007d18 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007cfe:	4ba0      	ldr	r3, [pc, #640]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007d06:	2b08      	cmp	r3, #8
 8007d08:	d112      	bne.n	8007d30 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007d0a:	4b9d      	ldr	r3, [pc, #628]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d12:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007d16:	d10b      	bne.n	8007d30 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d18:	4b99      	ldr	r3, [pc, #612]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d036      	beq.n	8007d92 <HAL_RCC_OscConfig+0xbe>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d132      	bne.n	8007d92 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	e212      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	685a      	ldr	r2, [r3, #4]
 8007d34:	4b93      	ldr	r3, [pc, #588]	; (8007f84 <HAL_RCC_OscConfig+0x2b0>)
 8007d36:	b2d2      	uxtb	r2, r2
 8007d38:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d013      	beq.n	8007d6a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d42:	f7fb f979 	bl	8003038 <HAL_GetTick>
 8007d46:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d48:	e008      	b.n	8007d5c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007d4a:	f7fb f975 	bl	8003038 <HAL_GetTick>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	6a3b      	ldr	r3, [r7, #32]
 8007d52:	1ad3      	subs	r3, r2, r3
 8007d54:	2b64      	cmp	r3, #100	; 0x64
 8007d56:	d901      	bls.n	8007d5c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8007d58:	2303      	movs	r3, #3
 8007d5a:	e1fc      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d5c:	4b88      	ldr	r3, [pc, #544]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d0f0      	beq.n	8007d4a <HAL_RCC_OscConfig+0x76>
 8007d68:	e014      	b.n	8007d94 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d6a:	f7fb f965 	bl	8003038 <HAL_GetTick>
 8007d6e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007d70:	e008      	b.n	8007d84 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007d72:	f7fb f961 	bl	8003038 <HAL_GetTick>
 8007d76:	4602      	mov	r2, r0
 8007d78:	6a3b      	ldr	r3, [r7, #32]
 8007d7a:	1ad3      	subs	r3, r2, r3
 8007d7c:	2b64      	cmp	r3, #100	; 0x64
 8007d7e:	d901      	bls.n	8007d84 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8007d80:	2303      	movs	r3, #3
 8007d82:	e1e8      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007d84:	4b7e      	ldr	r3, [pc, #504]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d1f0      	bne.n	8007d72 <HAL_RCC_OscConfig+0x9e>
 8007d90:	e000      	b.n	8007d94 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d92:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f003 0302 	and.w	r3, r3, #2
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d077      	beq.n	8007e90 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007da0:	4b77      	ldr	r3, [pc, #476]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	f003 030c 	and.w	r3, r3, #12
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d00b      	beq.n	8007dc4 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007dac:	4b74      	ldr	r3, [pc, #464]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007dae:	689b      	ldr	r3, [r3, #8]
 8007db0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007db4:	2b08      	cmp	r3, #8
 8007db6:	d126      	bne.n	8007e06 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007db8:	4b71      	ldr	r3, [pc, #452]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d120      	bne.n	8007e06 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007dc4:	4b6e      	ldr	r3, [pc, #440]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f003 0302 	and.w	r3, r3, #2
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d005      	beq.n	8007ddc <HAL_RCC_OscConfig+0x108>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	68db      	ldr	r3, [r3, #12]
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d001      	beq.n	8007ddc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e1bc      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ddc:	4b68      	ldr	r3, [pc, #416]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	691b      	ldr	r3, [r3, #16]
 8007de8:	21f8      	movs	r1, #248	; 0xf8
 8007dea:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007dec:	69b9      	ldr	r1, [r7, #24]
 8007dee:	fa91 f1a1 	rbit	r1, r1
 8007df2:	6179      	str	r1, [r7, #20]
  return result;
 8007df4:	6979      	ldr	r1, [r7, #20]
 8007df6:	fab1 f181 	clz	r1, r1
 8007dfa:	b2c9      	uxtb	r1, r1
 8007dfc:	408b      	lsls	r3, r1
 8007dfe:	4960      	ldr	r1, [pc, #384]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007e00:	4313      	orrs	r3, r2
 8007e02:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e04:	e044      	b.n	8007e90 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	68db      	ldr	r3, [r3, #12]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d02a      	beq.n	8007e64 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007e0e:	4b5e      	ldr	r3, [pc, #376]	; (8007f88 <HAL_RCC_OscConfig+0x2b4>)
 8007e10:	2201      	movs	r2, #1
 8007e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e14:	f7fb f910 	bl	8003038 <HAL_GetTick>
 8007e18:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e1a:	e008      	b.n	8007e2e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e1c:	f7fb f90c 	bl	8003038 <HAL_GetTick>
 8007e20:	4602      	mov	r2, r0
 8007e22:	6a3b      	ldr	r3, [r7, #32]
 8007e24:	1ad3      	subs	r3, r2, r3
 8007e26:	2b02      	cmp	r3, #2
 8007e28:	d901      	bls.n	8007e2e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8007e2a:	2303      	movs	r3, #3
 8007e2c:	e193      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e2e:	4b54      	ldr	r3, [pc, #336]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f003 0302 	and.w	r3, r3, #2
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d0f0      	beq.n	8007e1c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e3a:	4b51      	ldr	r3, [pc, #324]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	691b      	ldr	r3, [r3, #16]
 8007e46:	21f8      	movs	r1, #248	; 0xf8
 8007e48:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e4a:	6939      	ldr	r1, [r7, #16]
 8007e4c:	fa91 f1a1 	rbit	r1, r1
 8007e50:	60f9      	str	r1, [r7, #12]
  return result;
 8007e52:	68f9      	ldr	r1, [r7, #12]
 8007e54:	fab1 f181 	clz	r1, r1
 8007e58:	b2c9      	uxtb	r1, r1
 8007e5a:	408b      	lsls	r3, r1
 8007e5c:	4948      	ldr	r1, [pc, #288]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007e5e:	4313      	orrs	r3, r2
 8007e60:	600b      	str	r3, [r1, #0]
 8007e62:	e015      	b.n	8007e90 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007e64:	4b48      	ldr	r3, [pc, #288]	; (8007f88 <HAL_RCC_OscConfig+0x2b4>)
 8007e66:	2200      	movs	r2, #0
 8007e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e6a:	f7fb f8e5 	bl	8003038 <HAL_GetTick>
 8007e6e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e70:	e008      	b.n	8007e84 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e72:	f7fb f8e1 	bl	8003038 <HAL_GetTick>
 8007e76:	4602      	mov	r2, r0
 8007e78:	6a3b      	ldr	r3, [r7, #32]
 8007e7a:	1ad3      	subs	r3, r2, r3
 8007e7c:	2b02      	cmp	r3, #2
 8007e7e:	d901      	bls.n	8007e84 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8007e80:	2303      	movs	r3, #3
 8007e82:	e168      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e84:	4b3e      	ldr	r3, [pc, #248]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f003 0302 	and.w	r3, r3, #2
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d1f0      	bne.n	8007e72 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f003 0308 	and.w	r3, r3, #8
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d030      	beq.n	8007efe <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	695b      	ldr	r3, [r3, #20]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d016      	beq.n	8007ed2 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007ea4:	4b39      	ldr	r3, [pc, #228]	; (8007f8c <HAL_RCC_OscConfig+0x2b8>)
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007eaa:	f7fb f8c5 	bl	8003038 <HAL_GetTick>
 8007eae:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007eb0:	e008      	b.n	8007ec4 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007eb2:	f7fb f8c1 	bl	8003038 <HAL_GetTick>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	6a3b      	ldr	r3, [r7, #32]
 8007eba:	1ad3      	subs	r3, r2, r3
 8007ebc:	2b02      	cmp	r3, #2
 8007ebe:	d901      	bls.n	8007ec4 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8007ec0:	2303      	movs	r3, #3
 8007ec2:	e148      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ec4:	4b2e      	ldr	r3, [pc, #184]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007ec6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ec8:	f003 0302 	and.w	r3, r3, #2
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d0f0      	beq.n	8007eb2 <HAL_RCC_OscConfig+0x1de>
 8007ed0:	e015      	b.n	8007efe <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ed2:	4b2e      	ldr	r3, [pc, #184]	; (8007f8c <HAL_RCC_OscConfig+0x2b8>)
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007ed8:	f7fb f8ae 	bl	8003038 <HAL_GetTick>
 8007edc:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007ede:	e008      	b.n	8007ef2 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007ee0:	f7fb f8aa 	bl	8003038 <HAL_GetTick>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	6a3b      	ldr	r3, [r7, #32]
 8007ee8:	1ad3      	subs	r3, r2, r3
 8007eea:	2b02      	cmp	r3, #2
 8007eec:	d901      	bls.n	8007ef2 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8007eee:	2303      	movs	r3, #3
 8007ef0:	e131      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007ef2:	4b23      	ldr	r3, [pc, #140]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007ef4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ef6:	f003 0302 	and.w	r3, r3, #2
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d1f0      	bne.n	8007ee0 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f003 0304 	and.w	r3, r3, #4
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	f000 8088 	beq.w	800801c <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f12:	4b1b      	ldr	r3, [pc, #108]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d110      	bne.n	8007f40 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f1e:	2300      	movs	r3, #0
 8007f20:	60bb      	str	r3, [r7, #8]
 8007f22:	4b17      	ldr	r3, [pc, #92]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f26:	4a16      	ldr	r2, [pc, #88]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007f28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8007f2e:	4b14      	ldr	r3, [pc, #80]	; (8007f80 <HAL_RCC_OscConfig+0x2ac>)
 8007f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f36:	60bb      	str	r3, [r7, #8]
 8007f38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007f40:	4b13      	ldr	r3, [pc, #76]	; (8007f90 <HAL_RCC_OscConfig+0x2bc>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4a12      	ldr	r2, [pc, #72]	; (8007f90 <HAL_RCC_OscConfig+0x2bc>)
 8007f46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f4a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f4c:	4b10      	ldr	r3, [pc, #64]	; (8007f90 <HAL_RCC_OscConfig+0x2bc>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d123      	bne.n	8007fa0 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007f58:	4b0d      	ldr	r3, [pc, #52]	; (8007f90 <HAL_RCC_OscConfig+0x2bc>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a0c      	ldr	r2, [pc, #48]	; (8007f90 <HAL_RCC_OscConfig+0x2bc>)
 8007f5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f62:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007f64:	f7fb f868 	bl	8003038 <HAL_GetTick>
 8007f68:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f6a:	e013      	b.n	8007f94 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f6c:	f7fb f864 	bl	8003038 <HAL_GetTick>
 8007f70:	4602      	mov	r2, r0
 8007f72:	6a3b      	ldr	r3, [r7, #32]
 8007f74:	1ad3      	subs	r3, r2, r3
 8007f76:	2b02      	cmp	r3, #2
 8007f78:	d90c      	bls.n	8007f94 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 8007f7a:	2303      	movs	r3, #3
 8007f7c:	e0eb      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
 8007f7e:	bf00      	nop
 8007f80:	40023800 	.word	0x40023800
 8007f84:	40023802 	.word	0x40023802
 8007f88:	42470000 	.word	0x42470000
 8007f8c:	42470e80 	.word	0x42470e80
 8007f90:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f94:	4b72      	ldr	r3, [pc, #456]	; (8008160 <HAL_RCC_OscConfig+0x48c>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d0e5      	beq.n	8007f6c <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	689a      	ldr	r2, [r3, #8]
 8007fa4:	4b6f      	ldr	r3, [pc, #444]	; (8008164 <HAL_RCC_OscConfig+0x490>)
 8007fa6:	b2d2      	uxtb	r2, r2
 8007fa8:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d015      	beq.n	8007fde <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007fb2:	f7fb f841 	bl	8003038 <HAL_GetTick>
 8007fb6:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fb8:	e00a      	b.n	8007fd0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007fba:	f7fb f83d 	bl	8003038 <HAL_GetTick>
 8007fbe:	4602      	mov	r2, r0
 8007fc0:	6a3b      	ldr	r3, [r7, #32]
 8007fc2:	1ad3      	subs	r3, r2, r3
 8007fc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d901      	bls.n	8007fd0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007fcc:	2303      	movs	r3, #3
 8007fce:	e0c2      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fd0:	4b65      	ldr	r3, [pc, #404]	; (8008168 <HAL_RCC_OscConfig+0x494>)
 8007fd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fd4:	f003 0302 	and.w	r3, r3, #2
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d0ee      	beq.n	8007fba <HAL_RCC_OscConfig+0x2e6>
 8007fdc:	e014      	b.n	8008008 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007fde:	f7fb f82b 	bl	8003038 <HAL_GetTick>
 8007fe2:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007fe4:	e00a      	b.n	8007ffc <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007fe6:	f7fb f827 	bl	8003038 <HAL_GetTick>
 8007fea:	4602      	mov	r2, r0
 8007fec:	6a3b      	ldr	r3, [r7, #32]
 8007fee:	1ad3      	subs	r3, r2, r3
 8007ff0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d901      	bls.n	8007ffc <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8007ff8:	2303      	movs	r3, #3
 8007ffa:	e0ac      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007ffc:	4b5a      	ldr	r3, [pc, #360]	; (8008168 <HAL_RCC_OscConfig+0x494>)
 8007ffe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008000:	f003 0302 	and.w	r3, r3, #2
 8008004:	2b00      	cmp	r3, #0
 8008006:	d1ee      	bne.n	8007fe6 <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008008:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800800c:	2b01      	cmp	r3, #1
 800800e:	d105      	bne.n	800801c <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008010:	4b55      	ldr	r3, [pc, #340]	; (8008168 <HAL_RCC_OscConfig+0x494>)
 8008012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008014:	4a54      	ldr	r2, [pc, #336]	; (8008168 <HAL_RCC_OscConfig+0x494>)
 8008016:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800801a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	699b      	ldr	r3, [r3, #24]
 8008020:	2b00      	cmp	r3, #0
 8008022:	f000 8097 	beq.w	8008154 <HAL_RCC_OscConfig+0x480>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008026:	4b50      	ldr	r3, [pc, #320]	; (8008168 <HAL_RCC_OscConfig+0x494>)
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	f003 030c 	and.w	r3, r3, #12
 800802e:	2b08      	cmp	r3, #8
 8008030:	d061      	beq.n	80080f6 <HAL_RCC_OscConfig+0x422>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	699b      	ldr	r3, [r3, #24]
 8008036:	2b02      	cmp	r3, #2
 8008038:	d146      	bne.n	80080c8 <HAL_RCC_OscConfig+0x3f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800803a:	4b4c      	ldr	r3, [pc, #304]	; (800816c <HAL_RCC_OscConfig+0x498>)
 800803c:	2200      	movs	r2, #0
 800803e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008040:	f7fa fffa 	bl	8003038 <HAL_GetTick>
 8008044:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008046:	e008      	b.n	800805a <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008048:	f7fa fff6 	bl	8003038 <HAL_GetTick>
 800804c:	4602      	mov	r2, r0
 800804e:	6a3b      	ldr	r3, [r7, #32]
 8008050:	1ad3      	subs	r3, r2, r3
 8008052:	2b64      	cmp	r3, #100	; 0x64
 8008054:	d901      	bls.n	800805a <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 8008056:	2303      	movs	r3, #3
 8008058:	e07d      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800805a:	4b43      	ldr	r3, [pc, #268]	; (8008168 <HAL_RCC_OscConfig+0x494>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008062:	2b00      	cmp	r3, #0
 8008064:	d1f0      	bne.n	8008048 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008066:	4b40      	ldr	r3, [pc, #256]	; (8008168 <HAL_RCC_OscConfig+0x494>)
 8008068:	685a      	ldr	r2, [r3, #4]
 800806a:	4b41      	ldr	r3, [pc, #260]	; (8008170 <HAL_RCC_OscConfig+0x49c>)
 800806c:	4013      	ands	r3, r2
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	69d1      	ldr	r1, [r2, #28]
 8008072:	687a      	ldr	r2, [r7, #4]
 8008074:	6a12      	ldr	r2, [r2, #32]
 8008076:	4311      	orrs	r1, r2
 8008078:	687a      	ldr	r2, [r7, #4]
 800807a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800807c:	0192      	lsls	r2, r2, #6
 800807e:	4311      	orrs	r1, r2
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008084:	0612      	lsls	r2, r2, #24
 8008086:	4311      	orrs	r1, r2
 8008088:	687a      	ldr	r2, [r7, #4]
 800808a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800808c:	0852      	lsrs	r2, r2, #1
 800808e:	3a01      	subs	r2, #1
 8008090:	0412      	lsls	r2, r2, #16
 8008092:	430a      	orrs	r2, r1
 8008094:	4934      	ldr	r1, [pc, #208]	; (8008168 <HAL_RCC_OscConfig+0x494>)
 8008096:	4313      	orrs	r3, r2
 8008098:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800809a:	4b34      	ldr	r3, [pc, #208]	; (800816c <HAL_RCC_OscConfig+0x498>)
 800809c:	2201      	movs	r2, #1
 800809e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080a0:	f7fa ffca 	bl	8003038 <HAL_GetTick>
 80080a4:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80080a6:	e008      	b.n	80080ba <HAL_RCC_OscConfig+0x3e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80080a8:	f7fa ffc6 	bl	8003038 <HAL_GetTick>
 80080ac:	4602      	mov	r2, r0
 80080ae:	6a3b      	ldr	r3, [r7, #32]
 80080b0:	1ad3      	subs	r3, r2, r3
 80080b2:	2b64      	cmp	r3, #100	; 0x64
 80080b4:	d901      	bls.n	80080ba <HAL_RCC_OscConfig+0x3e6>
          {
            return HAL_TIMEOUT;
 80080b6:	2303      	movs	r3, #3
 80080b8:	e04d      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80080ba:	4b2b      	ldr	r3, [pc, #172]	; (8008168 <HAL_RCC_OscConfig+0x494>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d0f0      	beq.n	80080a8 <HAL_RCC_OscConfig+0x3d4>
 80080c6:	e045      	b.n	8008154 <HAL_RCC_OscConfig+0x480>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080c8:	4b28      	ldr	r3, [pc, #160]	; (800816c <HAL_RCC_OscConfig+0x498>)
 80080ca:	2200      	movs	r2, #0
 80080cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080ce:	f7fa ffb3 	bl	8003038 <HAL_GetTick>
 80080d2:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080d4:	e008      	b.n	80080e8 <HAL_RCC_OscConfig+0x414>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80080d6:	f7fa ffaf 	bl	8003038 <HAL_GetTick>
 80080da:	4602      	mov	r2, r0
 80080dc:	6a3b      	ldr	r3, [r7, #32]
 80080de:	1ad3      	subs	r3, r2, r3
 80080e0:	2b64      	cmp	r3, #100	; 0x64
 80080e2:	d901      	bls.n	80080e8 <HAL_RCC_OscConfig+0x414>
          {
            return HAL_TIMEOUT;
 80080e4:	2303      	movs	r3, #3
 80080e6:	e036      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080e8:	4b1f      	ldr	r3, [pc, #124]	; (8008168 <HAL_RCC_OscConfig+0x494>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d1f0      	bne.n	80080d6 <HAL_RCC_OscConfig+0x402>
 80080f4:	e02e      	b.n	8008154 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	699b      	ldr	r3, [r3, #24]
 80080fa:	2b01      	cmp	r3, #1
 80080fc:	d101      	bne.n	8008102 <HAL_RCC_OscConfig+0x42e>
      {
        return HAL_ERROR;
 80080fe:	2301      	movs	r3, #1
 8008100:	e029      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8008102:	4b19      	ldr	r3, [pc, #100]	; (8008168 <HAL_RCC_OscConfig+0x494>)
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008108:	69fb      	ldr	r3, [r7, #28]
 800810a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	69db      	ldr	r3, [r3, #28]
 8008112:	429a      	cmp	r2, r3
 8008114:	d11c      	bne.n	8008150 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008116:	69fb      	ldr	r3, [r7, #28]
 8008118:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008120:	429a      	cmp	r2, r3
 8008122:	d115      	bne.n	8008150 <HAL_RCC_OscConfig+0x47c>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8008124:	69fb      	ldr	r3, [r7, #28]
 8008126:	099b      	lsrs	r3, r3, #6
 8008128:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008130:	429a      	cmp	r2, r3
 8008132:	d10d      	bne.n	8008150 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008134:	69fb      	ldr	r3, [r7, #28]
 8008136:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800813e:	429a      	cmp	r2, r3
 8008140:	d106      	bne.n	8008150 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8008142:	69fb      	ldr	r3, [r7, #28]
 8008144:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800814c:	429a      	cmp	r2, r3
 800814e:	d001      	beq.n	8008154 <HAL_RCC_OscConfig+0x480>
        {
          return HAL_ERROR;
 8008150:	2301      	movs	r3, #1
 8008152:	e000      	b.n	8008156 <HAL_RCC_OscConfig+0x482>
        }
      }
    }
  }
  return HAL_OK;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	3728      	adds	r7, #40	; 0x28
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
 800815e:	bf00      	nop
 8008160:	40007000 	.word	0x40007000
 8008164:	40023870 	.word	0x40023870
 8008168:	40023800 	.word	0x40023800
 800816c:	42470060 	.word	0x42470060
 8008170:	f0bc8000 	.word	0xf0bc8000

08008174 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b086      	sub	sp, #24
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
 800817c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d101      	bne.n	8008188 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008184:	2301      	movs	r3, #1
 8008186:	e0d2      	b.n	800832e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008188:	4b6b      	ldr	r3, [pc, #428]	; (8008338 <HAL_RCC_ClockConfig+0x1c4>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f003 030f 	and.w	r3, r3, #15
 8008190:	683a      	ldr	r2, [r7, #0]
 8008192:	429a      	cmp	r2, r3
 8008194:	d90c      	bls.n	80081b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008196:	4b68      	ldr	r3, [pc, #416]	; (8008338 <HAL_RCC_ClockConfig+0x1c4>)
 8008198:	683a      	ldr	r2, [r7, #0]
 800819a:	b2d2      	uxtb	r2, r2
 800819c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800819e:	4b66      	ldr	r3, [pc, #408]	; (8008338 <HAL_RCC_ClockConfig+0x1c4>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f003 030f 	and.w	r3, r3, #15
 80081a6:	683a      	ldr	r2, [r7, #0]
 80081a8:	429a      	cmp	r2, r3
 80081aa:	d001      	beq.n	80081b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80081ac:	2301      	movs	r3, #1
 80081ae:	e0be      	b.n	800832e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f003 0302 	and.w	r3, r3, #2
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d020      	beq.n	80081fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f003 0304 	and.w	r3, r3, #4
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d005      	beq.n	80081d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80081c8:	4b5c      	ldr	r3, [pc, #368]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 80081ca:	689b      	ldr	r3, [r3, #8]
 80081cc:	4a5b      	ldr	r2, [pc, #364]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 80081ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80081d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f003 0308 	and.w	r3, r3, #8
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d005      	beq.n	80081ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 80081e0:	4b56      	ldr	r3, [pc, #344]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	4a55      	ldr	r2, [pc, #340]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 80081e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80081ea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80081ec:	4b53      	ldr	r3, [pc, #332]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 80081ee:	689b      	ldr	r3, [r3, #8]
 80081f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	689b      	ldr	r3, [r3, #8]
 80081f8:	4950      	ldr	r1, [pc, #320]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 80081fa:	4313      	orrs	r3, r2
 80081fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f003 0301 	and.w	r3, r3, #1
 8008206:	2b00      	cmp	r3, #0
 8008208:	d040      	beq.n	800828c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	685b      	ldr	r3, [r3, #4]
 800820e:	2b01      	cmp	r3, #1
 8008210:	d107      	bne.n	8008222 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008212:	4b4a      	ldr	r3, [pc, #296]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800821a:	2b00      	cmp	r3, #0
 800821c:	d115      	bne.n	800824a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	e085      	b.n	800832e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	2b02      	cmp	r3, #2
 8008228:	d107      	bne.n	800823a <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800822a:	4b44      	ldr	r3, [pc, #272]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008232:	2b00      	cmp	r3, #0
 8008234:	d109      	bne.n	800824a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008236:	2301      	movs	r3, #1
 8008238:	e079      	b.n	800832e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800823a:	4b40      	ldr	r3, [pc, #256]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f003 0302 	and.w	r3, r3, #2
 8008242:	2b00      	cmp	r3, #0
 8008244:	d101      	bne.n	800824a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008246:	2301      	movs	r3, #1
 8008248:	e071      	b.n	800832e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800824a:	4b3c      	ldr	r3, [pc, #240]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 800824c:	689b      	ldr	r3, [r3, #8]
 800824e:	f023 0203 	bic.w	r2, r3, #3
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	685b      	ldr	r3, [r3, #4]
 8008256:	4939      	ldr	r1, [pc, #228]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 8008258:	4313      	orrs	r3, r2
 800825a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800825c:	f7fa feec 	bl	8003038 <HAL_GetTick>
 8008260:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008262:	e00a      	b.n	800827a <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008264:	f7fa fee8 	bl	8003038 <HAL_GetTick>
 8008268:	4602      	mov	r2, r0
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	1ad3      	subs	r3, r2, r3
 800826e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008272:	4293      	cmp	r3, r2
 8008274:	d901      	bls.n	800827a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8008276:	2303      	movs	r3, #3
 8008278:	e059      	b.n	800832e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800827a:	4b30      	ldr	r3, [pc, #192]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	f003 020c 	and.w	r2, r3, #12
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	429a      	cmp	r2, r3
 800828a:	d1eb      	bne.n	8008264 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800828c:	4b2a      	ldr	r3, [pc, #168]	; (8008338 <HAL_RCC_ClockConfig+0x1c4>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f003 030f 	and.w	r3, r3, #15
 8008294:	683a      	ldr	r2, [r7, #0]
 8008296:	429a      	cmp	r2, r3
 8008298:	d20c      	bcs.n	80082b4 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800829a:	4b27      	ldr	r3, [pc, #156]	; (8008338 <HAL_RCC_ClockConfig+0x1c4>)
 800829c:	683a      	ldr	r2, [r7, #0]
 800829e:	b2d2      	uxtb	r2, r2
 80082a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80082a2:	4b25      	ldr	r3, [pc, #148]	; (8008338 <HAL_RCC_ClockConfig+0x1c4>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f003 030f 	and.w	r3, r3, #15
 80082aa:	683a      	ldr	r2, [r7, #0]
 80082ac:	429a      	cmp	r2, r3
 80082ae:	d001      	beq.n	80082b4 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80082b0:	2301      	movs	r3, #1
 80082b2:	e03c      	b.n	800832e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f003 0304 	and.w	r3, r3, #4
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d008      	beq.n	80082d2 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80082c0:	4b1e      	ldr	r3, [pc, #120]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 80082c2:	689b      	ldr	r3, [r3, #8]
 80082c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	68db      	ldr	r3, [r3, #12]
 80082cc:	491b      	ldr	r1, [pc, #108]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 80082ce:	4313      	orrs	r3, r2
 80082d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f003 0308 	and.w	r3, r3, #8
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d009      	beq.n	80082f2 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80082de:	4b17      	ldr	r3, [pc, #92]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	691b      	ldr	r3, [r3, #16]
 80082ea:	00db      	lsls	r3, r3, #3
 80082ec:	4913      	ldr	r1, [pc, #76]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 80082ee:	4313      	orrs	r3, r2
 80082f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80082f2:	f000 f82b 	bl	800834c <HAL_RCC_GetSysClockFreq>
 80082f6:	4601      	mov	r1, r0
 80082f8:	4b10      	ldr	r3, [pc, #64]	; (800833c <HAL_RCC_ClockConfig+0x1c8>)
 80082fa:	689b      	ldr	r3, [r3, #8]
 80082fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008300:	22f0      	movs	r2, #240	; 0xf0
 8008302:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008304:	693a      	ldr	r2, [r7, #16]
 8008306:	fa92 f2a2 	rbit	r2, r2
 800830a:	60fa      	str	r2, [r7, #12]
  return result;
 800830c:	68fa      	ldr	r2, [r7, #12]
 800830e:	fab2 f282 	clz	r2, r2
 8008312:	b2d2      	uxtb	r2, r2
 8008314:	40d3      	lsrs	r3, r2
 8008316:	4a0a      	ldr	r2, [pc, #40]	; (8008340 <HAL_RCC_ClockConfig+0x1cc>)
 8008318:	5cd3      	ldrb	r3, [r2, r3]
 800831a:	fa21 f303 	lsr.w	r3, r1, r3
 800831e:	4a09      	ldr	r2, [pc, #36]	; (8008344 <HAL_RCC_ClockConfig+0x1d0>)
 8008320:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008322:	4b09      	ldr	r3, [pc, #36]	; (8008348 <HAL_RCC_ClockConfig+0x1d4>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4618      	mov	r0, r3
 8008328:	f7fa fe44 	bl	8002fb4 <HAL_InitTick>

  return HAL_OK;
 800832c:	2300      	movs	r3, #0
}
 800832e:	4618      	mov	r0, r3
 8008330:	3718      	adds	r7, #24
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}
 8008336:	bf00      	nop
 8008338:	40023c00 	.word	0x40023c00
 800833c:	40023800 	.word	0x40023800
 8008340:	08018b1c 	.word	0x08018b1c
 8008344:	20000004 	.word	0x20000004
 8008348:	20000008 	.word	0x20000008

0800834c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800834c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800834e:	b085      	sub	sp, #20
 8008350:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008352:	2300      	movs	r3, #0
 8008354:	607b      	str	r3, [r7, #4]
 8008356:	2300      	movs	r3, #0
 8008358:	60fb      	str	r3, [r7, #12]
 800835a:	2300      	movs	r3, #0
 800835c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800835e:	2300      	movs	r3, #0
 8008360:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008362:	4b63      	ldr	r3, [pc, #396]	; (80084f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	f003 030c 	and.w	r3, r3, #12
 800836a:	2b04      	cmp	r3, #4
 800836c:	d007      	beq.n	800837e <HAL_RCC_GetSysClockFreq+0x32>
 800836e:	2b08      	cmp	r3, #8
 8008370:	d008      	beq.n	8008384 <HAL_RCC_GetSysClockFreq+0x38>
 8008372:	2b00      	cmp	r3, #0
 8008374:	f040 80b4 	bne.w	80084e0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008378:	4b5e      	ldr	r3, [pc, #376]	; (80084f4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800837a:	60bb      	str	r3, [r7, #8]
       break;
 800837c:	e0b3      	b.n	80084e6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800837e:	4b5e      	ldr	r3, [pc, #376]	; (80084f8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8008380:	60bb      	str	r3, [r7, #8]
      break;
 8008382:	e0b0      	b.n	80084e6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008384:	4b5a      	ldr	r3, [pc, #360]	; (80084f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800838c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800838e:	4b58      	ldr	r3, [pc, #352]	; (80084f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008396:	2b00      	cmp	r3, #0
 8008398:	d04a      	beq.n	8008430 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800839a:	4b55      	ldr	r3, [pc, #340]	; (80084f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	099b      	lsrs	r3, r3, #6
 80083a0:	f04f 0400 	mov.w	r4, #0
 80083a4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80083a8:	f04f 0200 	mov.w	r2, #0
 80083ac:	ea03 0501 	and.w	r5, r3, r1
 80083b0:	ea04 0602 	and.w	r6, r4, r2
 80083b4:	4629      	mov	r1, r5
 80083b6:	4632      	mov	r2, r6
 80083b8:	f04f 0300 	mov.w	r3, #0
 80083bc:	f04f 0400 	mov.w	r4, #0
 80083c0:	0154      	lsls	r4, r2, #5
 80083c2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80083c6:	014b      	lsls	r3, r1, #5
 80083c8:	4619      	mov	r1, r3
 80083ca:	4622      	mov	r2, r4
 80083cc:	1b49      	subs	r1, r1, r5
 80083ce:	eb62 0206 	sbc.w	r2, r2, r6
 80083d2:	f04f 0300 	mov.w	r3, #0
 80083d6:	f04f 0400 	mov.w	r4, #0
 80083da:	0194      	lsls	r4, r2, #6
 80083dc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80083e0:	018b      	lsls	r3, r1, #6
 80083e2:	1a5b      	subs	r3, r3, r1
 80083e4:	eb64 0402 	sbc.w	r4, r4, r2
 80083e8:	f04f 0100 	mov.w	r1, #0
 80083ec:	f04f 0200 	mov.w	r2, #0
 80083f0:	00e2      	lsls	r2, r4, #3
 80083f2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80083f6:	00d9      	lsls	r1, r3, #3
 80083f8:	460b      	mov	r3, r1
 80083fa:	4614      	mov	r4, r2
 80083fc:	195b      	adds	r3, r3, r5
 80083fe:	eb44 0406 	adc.w	r4, r4, r6
 8008402:	f04f 0100 	mov.w	r1, #0
 8008406:	f04f 0200 	mov.w	r2, #0
 800840a:	0262      	lsls	r2, r4, #9
 800840c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8008410:	0259      	lsls	r1, r3, #9
 8008412:	460b      	mov	r3, r1
 8008414:	4614      	mov	r4, r2
 8008416:	4618      	mov	r0, r3
 8008418:	4621      	mov	r1, r4
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f04f 0400 	mov.w	r4, #0
 8008420:	461a      	mov	r2, r3
 8008422:	4623      	mov	r3, r4
 8008424:	f7f8 fb6c 	bl	8000b00 <__aeabi_uldivmod>
 8008428:	4603      	mov	r3, r0
 800842a:	460c      	mov	r4, r1
 800842c:	60fb      	str	r3, [r7, #12]
 800842e:	e049      	b.n	80084c4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008430:	4b2f      	ldr	r3, [pc, #188]	; (80084f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	099b      	lsrs	r3, r3, #6
 8008436:	f04f 0400 	mov.w	r4, #0
 800843a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800843e:	f04f 0200 	mov.w	r2, #0
 8008442:	ea03 0501 	and.w	r5, r3, r1
 8008446:	ea04 0602 	and.w	r6, r4, r2
 800844a:	4629      	mov	r1, r5
 800844c:	4632      	mov	r2, r6
 800844e:	f04f 0300 	mov.w	r3, #0
 8008452:	f04f 0400 	mov.w	r4, #0
 8008456:	0154      	lsls	r4, r2, #5
 8008458:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800845c:	014b      	lsls	r3, r1, #5
 800845e:	4619      	mov	r1, r3
 8008460:	4622      	mov	r2, r4
 8008462:	1b49      	subs	r1, r1, r5
 8008464:	eb62 0206 	sbc.w	r2, r2, r6
 8008468:	f04f 0300 	mov.w	r3, #0
 800846c:	f04f 0400 	mov.w	r4, #0
 8008470:	0194      	lsls	r4, r2, #6
 8008472:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008476:	018b      	lsls	r3, r1, #6
 8008478:	1a5b      	subs	r3, r3, r1
 800847a:	eb64 0402 	sbc.w	r4, r4, r2
 800847e:	f04f 0100 	mov.w	r1, #0
 8008482:	f04f 0200 	mov.w	r2, #0
 8008486:	00e2      	lsls	r2, r4, #3
 8008488:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800848c:	00d9      	lsls	r1, r3, #3
 800848e:	460b      	mov	r3, r1
 8008490:	4614      	mov	r4, r2
 8008492:	195b      	adds	r3, r3, r5
 8008494:	eb44 0406 	adc.w	r4, r4, r6
 8008498:	f04f 0100 	mov.w	r1, #0
 800849c:	f04f 0200 	mov.w	r2, #0
 80084a0:	02a2      	lsls	r2, r4, #10
 80084a2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80084a6:	0299      	lsls	r1, r3, #10
 80084a8:	460b      	mov	r3, r1
 80084aa:	4614      	mov	r4, r2
 80084ac:	4618      	mov	r0, r3
 80084ae:	4621      	mov	r1, r4
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f04f 0400 	mov.w	r4, #0
 80084b6:	461a      	mov	r2, r3
 80084b8:	4623      	mov	r3, r4
 80084ba:	f7f8 fb21 	bl	8000b00 <__aeabi_uldivmod>
 80084be:	4603      	mov	r3, r0
 80084c0:	460c      	mov	r4, r1
 80084c2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80084c4:	4b0a      	ldr	r3, [pc, #40]	; (80084f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	0c1b      	lsrs	r3, r3, #16
 80084ca:	f003 0303 	and.w	r3, r3, #3
 80084ce:	3301      	adds	r3, #1
 80084d0:	005b      	lsls	r3, r3, #1
 80084d2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80084d4:	68fa      	ldr	r2, [r7, #12]
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80084dc:	60bb      	str	r3, [r7, #8]
      break;
 80084de:	e002      	b.n	80084e6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80084e0:	4b04      	ldr	r3, [pc, #16]	; (80084f4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80084e2:	60bb      	str	r3, [r7, #8]
      break;
 80084e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80084e6:	68bb      	ldr	r3, [r7, #8]
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	3714      	adds	r7, #20
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084f0:	40023800 	.word	0x40023800
 80084f4:	00f42400 	.word	0x00f42400
 80084f8:	007a1200 	.word	0x007a1200

080084fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80084fc:	b480      	push	{r7}
 80084fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008500:	4b02      	ldr	r3, [pc, #8]	; (800850c <HAL_RCC_GetHCLKFreq+0x10>)
 8008502:	681b      	ldr	r3, [r3, #0]
}
 8008504:	4618      	mov	r0, r3
 8008506:	46bd      	mov	sp, r7
 8008508:	bc80      	pop	{r7}
 800850a:	4770      	bx	lr
 800850c:	20000004 	.word	0x20000004

08008510 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b082      	sub	sp, #8
 8008514:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8008516:	f7ff fff1 	bl	80084fc <HAL_RCC_GetHCLKFreq>
 800851a:	4601      	mov	r1, r0
 800851c:	4b0b      	ldr	r3, [pc, #44]	; (800854c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800851e:	689b      	ldr	r3, [r3, #8]
 8008520:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8008524:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8008528:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	fa92 f2a2 	rbit	r2, r2
 8008530:	603a      	str	r2, [r7, #0]
  return result;
 8008532:	683a      	ldr	r2, [r7, #0]
 8008534:	fab2 f282 	clz	r2, r2
 8008538:	b2d2      	uxtb	r2, r2
 800853a:	40d3      	lsrs	r3, r2
 800853c:	4a04      	ldr	r2, [pc, #16]	; (8008550 <HAL_RCC_GetPCLK1Freq+0x40>)
 800853e:	5cd3      	ldrb	r3, [r2, r3]
 8008540:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008544:	4618      	mov	r0, r3
 8008546:	3708      	adds	r7, #8
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}
 800854c:	40023800 	.word	0x40023800
 8008550:	08018b2c 	.word	0x08018b2c

08008554 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b082      	sub	sp, #8
 8008558:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800855a:	f7ff ffcf 	bl	80084fc <HAL_RCC_GetHCLKFreq>
 800855e:	4601      	mov	r1, r0
 8008560:	4b0b      	ldr	r3, [pc, #44]	; (8008590 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8008562:	689b      	ldr	r3, [r3, #8]
 8008564:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008568:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800856c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	fa92 f2a2 	rbit	r2, r2
 8008574:	603a      	str	r2, [r7, #0]
  return result;
 8008576:	683a      	ldr	r2, [r7, #0]
 8008578:	fab2 f282 	clz	r2, r2
 800857c:	b2d2      	uxtb	r2, r2
 800857e:	40d3      	lsrs	r3, r2
 8008580:	4a04      	ldr	r2, [pc, #16]	; (8008594 <HAL_RCC_GetPCLK2Freq+0x40>)
 8008582:	5cd3      	ldrb	r3, [r2, r3]
 8008584:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008588:	4618      	mov	r0, r3
 800858a:	3708      	adds	r7, #8
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}
 8008590:	40023800 	.word	0x40023800
 8008594:	08018b2c 	.word	0x08018b2c

08008598 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b082      	sub	sp, #8
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d101      	bne.n	80085aa <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	e022      	b.n	80085f0 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80085b0:	b2db      	uxtb	r3, r3
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d105      	bne.n	80085c2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2200      	movs	r2, #0
 80085ba:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f7f9 fef5 	bl	80023ac <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2203      	movs	r2, #3
 80085c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f000 f814 	bl	80085f8 <HAL_SD_InitCard>
 80085d0:	4603      	mov	r3, r0
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d001      	beq.n	80085da <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	e00a      	b.n	80085f0 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2200      	movs	r2, #0
 80085de:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2200      	movs	r2, #0
 80085e4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2201      	movs	r2, #1
 80085ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80085ee:	2300      	movs	r3, #0
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3708      	adds	r7, #8
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80085f8:	b5b0      	push	{r4, r5, r7, lr}
 80085fa:	b08e      	sub	sp, #56	; 0x38
 80085fc:	af04      	add	r7, sp, #16
 80085fe:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008600:	2300      	movs	r3, #0
 8008602:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8008604:	2300      	movs	r3, #0
 8008606:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008608:	2300      	movs	r3, #0
 800860a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800860c:	2300      	movs	r3, #0
 800860e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008610:	2300      	movs	r3, #0
 8008612:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8008614:	2376      	movs	r3, #118	; 0x76
 8008616:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681d      	ldr	r5, [r3, #0]
 800861c:	466c      	mov	r4, sp
 800861e:	f107 0314 	add.w	r3, r7, #20
 8008622:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008626:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800862a:	f107 0308 	add.w	r3, r7, #8
 800862e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008630:	4628      	mov	r0, r5
 8008632:	f002 fddf 	bl	800b1f4 <SDIO_Init>
 8008636:	4603      	mov	r3, r0
 8008638:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800863c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008640:	2b00      	cmp	r3, #0
 8008642:	d001      	beq.n	8008648 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8008644:	2301      	movs	r3, #1
 8008646:	e031      	b.n	80086ac <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8008648:	4b1a      	ldr	r3, [pc, #104]	; (80086b4 <HAL_SD_InitCard+0xbc>)
 800864a:	2200      	movs	r2, #0
 800864c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4618      	mov	r0, r3
 8008654:	f002 fe14 	bl	800b280 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8008658:	4b16      	ldr	r3, [pc, #88]	; (80086b4 <HAL_SD_InitCard+0xbc>)
 800865a:	2201      	movs	r2, #1
 800865c:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f001 f8f0 	bl	8009844 <SD_PowerON>
 8008664:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008666:	6a3b      	ldr	r3, [r7, #32]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d00b      	beq.n	8008684 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2201      	movs	r2, #1
 8008670:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008678:	6a3b      	ldr	r3, [r7, #32]
 800867a:	431a      	orrs	r2, r3
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008680:	2301      	movs	r3, #1
 8008682:	e013      	b.n	80086ac <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f001 f80f 	bl	80096a8 <SD_InitCard>
 800868a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800868c:	6a3b      	ldr	r3, [r7, #32]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d00b      	beq.n	80086aa <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2201      	movs	r2, #1
 8008696:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800869e:	6a3b      	ldr	r3, [r7, #32]
 80086a0:	431a      	orrs	r2, r3
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80086a6:	2301      	movs	r3, #1
 80086a8:	e000      	b.n	80086ac <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80086aa:	2300      	movs	r3, #0
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3728      	adds	r7, #40	; 0x28
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bdb0      	pop	{r4, r5, r7, pc}
 80086b4:	422580a0 	.word	0x422580a0

080086b8 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b092      	sub	sp, #72	; 0x48
 80086bc:	af00      	add	r7, sp, #0
 80086be:	60f8      	str	r0, [r7, #12]
 80086c0:	60b9      	str	r1, [r7, #8]
 80086c2:	607a      	str	r2, [r7, #4]
 80086c4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80086c6:	f7fa fcb7 	bl	8003038 <HAL_GetTick>
 80086ca:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d107      	bne.n	80086ea <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086de:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80086e6:	2301      	movs	r3, #1
 80086e8:	e1d9      	b.n	8008a9e <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80086f0:	b2db      	uxtb	r3, r3
 80086f2:	2b01      	cmp	r3, #1
 80086f4:	f040 81cc 	bne.w	8008a90 <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2200      	movs	r2, #0
 80086fc:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80086fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	441a      	add	r2, r3
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008708:	429a      	cmp	r2, r3
 800870a:	d907      	bls.n	800871c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008710:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008718:	2301      	movs	r3, #1
 800871a:	e1c0      	b.n	8008a9e <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2203      	movs	r2, #3
 8008720:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	2200      	movs	r2, #0
 800872a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008730:	2b01      	cmp	r3, #1
 8008732:	d002      	beq.n	800873a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8008734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008736:	025b      	lsls	r3, r3, #9
 8008738:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008742:	4618      	mov	r0, r3
 8008744:	f002 fe2a 	bl	800b39c <SDMMC_CmdBlockLength>
 8008748:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 800874a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800874c:	2b00      	cmp	r3, #0
 800874e:	d00f      	beq.n	8008770 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4a9b      	ldr	r2, [pc, #620]	; (80089c4 <HAL_SD_ReadBlocks+0x30c>)
 8008756:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800875c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800875e:	431a      	orrs	r2, r3
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2201      	movs	r2, #1
 8008768:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800876c:	2301      	movs	r3, #1
 800876e:	e196      	b.n	8008a9e <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008770:	f04f 33ff 	mov.w	r3, #4294967295
 8008774:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	025b      	lsls	r3, r3, #9
 800877a:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800877c:	2390      	movs	r3, #144	; 0x90
 800877e:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008780:	2302      	movs	r3, #2
 8008782:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008784:	2300      	movs	r3, #0
 8008786:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8008788:	2301      	movs	r3, #1
 800878a:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f107 0214 	add.w	r2, r7, #20
 8008794:	4611      	mov	r1, r2
 8008796:	4618      	mov	r0, r3
 8008798:	f002 fdd5 	bl	800b346 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	2b01      	cmp	r3, #1
 80087a0:	d90a      	bls.n	80087b8 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	2202      	movs	r2, #2
 80087a6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80087ae:	4618      	mov	r0, r3
 80087b0:	f002 fe38 	bl	800b424 <SDMMC_CmdReadMultiBlock>
 80087b4:	6478      	str	r0, [r7, #68]	; 0x44
 80087b6:	e009      	b.n	80087cc <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2201      	movs	r2, #1
 80087bc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80087c4:	4618      	mov	r0, r3
 80087c6:	f002 fe0b 	bl	800b3e0 <SDMMC_CmdReadSingleBlock>
 80087ca:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80087cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d012      	beq.n	80087f8 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4a7b      	ldr	r2, [pc, #492]	; (80089c4 <HAL_SD_ReadBlocks+0x30c>)
 80087d8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087e0:	431a      	orrs	r2, r3
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2201      	movs	r2, #1
 80087ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2200      	movs	r2, #0
 80087f2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80087f4:	2301      	movs	r3, #1
 80087f6:	e152      	b.n	8008a9e <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 80087f8:	69bb      	ldr	r3, [r7, #24]
 80087fa:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80087fc:	e061      	b.n	80088c2 <HAL_SD_ReadBlocks+0x20a>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008804:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008808:	2b00      	cmp	r3, #0
 800880a:	d03c      	beq.n	8008886 <HAL_SD_ReadBlocks+0x1ce>
 800880c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800880e:	2b00      	cmp	r3, #0
 8008810:	d039      	beq.n	8008886 <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8008812:	2300      	movs	r3, #0
 8008814:	643b      	str	r3, [r7, #64]	; 0x40
 8008816:	e033      	b.n	8008880 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4618      	mov	r0, r3
 800881e:	f002 fd13 	bl	800b248 <SDIO_ReadFIFO>
 8008822:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8008824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008826:	b2da      	uxtb	r2, r3
 8008828:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800882a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800882c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800882e:	3301      	adds	r3, #1
 8008830:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008834:	3b01      	subs	r3, #1
 8008836:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800883a:	0a1b      	lsrs	r3, r3, #8
 800883c:	b2da      	uxtb	r2, r3
 800883e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008840:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008842:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008844:	3301      	adds	r3, #1
 8008846:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008848:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800884a:	3b01      	subs	r3, #1
 800884c:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800884e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008850:	0c1b      	lsrs	r3, r3, #16
 8008852:	b2da      	uxtb	r2, r3
 8008854:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008856:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008858:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800885a:	3301      	adds	r3, #1
 800885c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800885e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008860:	3b01      	subs	r3, #1
 8008862:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008866:	0e1b      	lsrs	r3, r3, #24
 8008868:	b2da      	uxtb	r2, r3
 800886a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800886c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800886e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008870:	3301      	adds	r3, #1
 8008872:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008874:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008876:	3b01      	subs	r3, #1
 8008878:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 800887a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800887c:	3301      	adds	r3, #1
 800887e:	643b      	str	r3, [r7, #64]	; 0x40
 8008880:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008882:	2b07      	cmp	r3, #7
 8008884:	d9c8      	bls.n	8008818 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008886:	f7fa fbd7 	bl	8003038 <HAL_GetTick>
 800888a:	4602      	mov	r2, r0
 800888c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800888e:	1ad3      	subs	r3, r2, r3
 8008890:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008892:	429a      	cmp	r2, r3
 8008894:	d902      	bls.n	800889c <HAL_SD_ReadBlocks+0x1e4>
 8008896:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008898:	2b00      	cmp	r3, #0
 800889a:	d112      	bne.n	80088c2 <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a48      	ldr	r2, [pc, #288]	; (80089c4 <HAL_SD_ReadBlocks+0x30c>)
 80088a2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088a8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	2201      	movs	r2, #1
 80088b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	2200      	movs	r2, #0
 80088bc:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80088be:	2303      	movs	r3, #3
 80088c0:	e0ed      	b.n	8008a9e <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80088c8:	f240 332a 	movw	r3, #810	; 0x32a
 80088cc:	4013      	ands	r3, r2
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d095      	beq.n	80087fe <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d022      	beq.n	8008926 <HAL_SD_ReadBlocks+0x26e>
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	d91f      	bls.n	8008926 <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088ea:	2b03      	cmp	r3, #3
 80088ec:	d01b      	beq.n	8008926 <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	4618      	mov	r0, r3
 80088f4:	f002 fdfc 	bl	800b4f0 <SDMMC_CmdStopTransfer>
 80088f8:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80088fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d012      	beq.n	8008926 <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4a2f      	ldr	r2, [pc, #188]	; (80089c4 <HAL_SD_ReadBlocks+0x30c>)
 8008906:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800890c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800890e:	431a      	orrs	r2, r3
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2201      	movs	r2, #1
 8008918:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2200      	movs	r2, #0
 8008920:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	e0bb      	b.n	8008a9e <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800892c:	f003 0308 	and.w	r3, r3, #8
 8008930:	2b00      	cmp	r3, #0
 8008932:	d012      	beq.n	800895a <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4a22      	ldr	r2, [pc, #136]	; (80089c4 <HAL_SD_ReadBlocks+0x30c>)
 800893a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008940:	f043 0208 	orr.w	r2, r3, #8
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2201      	movs	r2, #1
 800894c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	2200      	movs	r2, #0
 8008954:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008956:	2301      	movs	r3, #1
 8008958:	e0a1      	b.n	8008a9e <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008960:	f003 0302 	and.w	r3, r3, #2
 8008964:	2b00      	cmp	r3, #0
 8008966:	d012      	beq.n	800898e <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4a15      	ldr	r2, [pc, #84]	; (80089c4 <HAL_SD_ReadBlocks+0x30c>)
 800896e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008974:	f043 0202 	orr.w	r2, r3, #2
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2201      	movs	r2, #1
 8008980:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	2200      	movs	r2, #0
 8008988:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800898a:	2301      	movs	r3, #1
 800898c:	e087      	b.n	8008a9e <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008994:	f003 0320 	and.w	r3, r3, #32
 8008998:	2b00      	cmp	r3, #0
 800899a:	d064      	beq.n	8008a66 <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a08      	ldr	r2, [pc, #32]	; (80089c4 <HAL_SD_ReadBlocks+0x30c>)
 80089a2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089a8:	f043 0220 	orr.w	r2, r3, #32
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2201      	movs	r2, #1
 80089b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2200      	movs	r2, #0
 80089bc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80089be:	2301      	movs	r3, #1
 80089c0:	e06d      	b.n	8008a9e <HAL_SD_ReadBlocks+0x3e6>
 80089c2:	bf00      	nop
 80089c4:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4618      	mov	r0, r3
 80089ce:	f002 fc3b 	bl	800b248 <SDIO_ReadFIFO>
 80089d2:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80089d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089d6:	b2da      	uxtb	r2, r3
 80089d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089da:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80089dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089de:	3301      	adds	r3, #1
 80089e0:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80089e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089e4:	3b01      	subs	r3, #1
 80089e6:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80089e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089ea:	0a1b      	lsrs	r3, r3, #8
 80089ec:	b2da      	uxtb	r2, r3
 80089ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089f0:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80089f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089f4:	3301      	adds	r3, #1
 80089f6:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80089f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089fa:	3b01      	subs	r3, #1
 80089fc:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80089fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a00:	0c1b      	lsrs	r3, r3, #16
 8008a02:	b2da      	uxtb	r2, r3
 8008a04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a06:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008a08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a0a:	3301      	adds	r3, #1
 8008a0c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008a0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a10:	3b01      	subs	r3, #1
 8008a12:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a16:	0e1b      	lsrs	r3, r3, #24
 8008a18:	b2da      	uxtb	r2, r3
 8008a1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a1c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008a1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a20:	3301      	adds	r3, #1
 8008a22:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008a24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a26:	3b01      	subs	r3, #1
 8008a28:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008a2a:	f7fa fb05 	bl	8003038 <HAL_GetTick>
 8008a2e:	4602      	mov	r2, r0
 8008a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a32:	1ad3      	subs	r3, r2, r3
 8008a34:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008a36:	429a      	cmp	r2, r3
 8008a38:	d902      	bls.n	8008a40 <HAL_SD_ReadBlocks+0x388>
 8008a3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d112      	bne.n	8008a66 <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a18      	ldr	r2, [pc, #96]	; (8008aa8 <HAL_SD_ReadBlocks+0x3f0>)
 8008a46:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a4c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	2201      	movs	r2, #1
 8008a58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	2200      	movs	r2, #0
 8008a60:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8008a62:	2301      	movs	r3, #1
 8008a64:	e01b      	b.n	8008a9e <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d002      	beq.n	8008a7a <HAL_SD_ReadBlocks+0x3c2>
 8008a74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d1a6      	bne.n	80089c8 <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f240 523a 	movw	r2, #1338	; 0x53a
 8008a82:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	2201      	movs	r2, #1
 8008a88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	e006      	b.n	8008a9e <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a94:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008a9c:	2301      	movs	r3, #1
  }
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3748      	adds	r7, #72	; 0x48
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}
 8008aa6:	bf00      	nop
 8008aa8:	004005ff 	.word	0x004005ff

08008aac <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b092      	sub	sp, #72	; 0x48
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	60f8      	str	r0, [r7, #12]
 8008ab4:	60b9      	str	r1, [r7, #8]
 8008ab6:	607a      	str	r2, [r7, #4]
 8008ab8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008aba:	f7fa fabd 	bl	8003038 <HAL_GetTick>
 8008abe:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d107      	bne.n	8008ade <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	e184      	b.n	8008de8 <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	f040 8177 	bne.w	8008dda <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2200      	movs	r2, #0
 8008af0:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008af2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	441a      	add	r2, r3
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008afc:	429a      	cmp	r2, r3
 8008afe:	d907      	bls.n	8008b10 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b04:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	e16b      	b.n	8008de8 <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	2203      	movs	r2, #3
 8008b14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b24:	2b01      	cmp	r3, #1
 8008b26:	d002      	beq.n	8008b2e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8008b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b2a:	025b      	lsls	r3, r3, #9
 8008b2c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008b36:	4618      	mov	r0, r3
 8008b38:	f002 fc30 	bl	800b39c <SDMMC_CmdBlockLength>
 8008b3c:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d00f      	beq.n	8008b64 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4a9d      	ldr	r2, [pc, #628]	; (8008dc0 <HAL_SD_WriteBlocks+0x314>)
 8008b4a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008b52:	431a      	orrs	r2, r3
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8008b60:	2301      	movs	r3, #1
 8008b62:	e141      	b.n	8008de8 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008b64:	f04f 33ff 	mov.w	r3, #4294967295
 8008b68:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	025b      	lsls	r3, r3, #9
 8008b6e:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008b70:	2390      	movs	r3, #144	; 0x90
 8008b72:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8008b74:	2300      	movs	r3, #0
 8008b76:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f107 0218 	add.w	r2, r7, #24
 8008b88:	4611      	mov	r1, r2
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f002 fbdb 	bl	800b346 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	2b01      	cmp	r3, #1
 8008b94:	d90a      	bls.n	8008bac <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2220      	movs	r2, #32
 8008b9a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f002 fc82 	bl	800b4ac <SDMMC_CmdWriteMultiBlock>
 8008ba8:	6478      	str	r0, [r7, #68]	; 0x44
 8008baa:	e009      	b.n	8008bc0 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2210      	movs	r2, #16
 8008bb0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f002 fc55 	bl	800b468 <SDMMC_CmdWriteSingleBlock>
 8008bbe:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008bc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d012      	beq.n	8008bec <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a7d      	ldr	r2, [pc, #500]	; (8008dc0 <HAL_SD_WriteBlocks+0x314>)
 8008bcc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008bd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008bd4:	431a      	orrs	r2, r3
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2201      	movs	r2, #1
 8008bde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	2200      	movs	r2, #0
 8008be6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008be8:	2301      	movs	r3, #1
 8008bea:	e0fd      	b.n	8008de8 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8008bec:	69fb      	ldr	r3, [r7, #28]
 8008bee:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008bf0:	e065      	b.n	8008cbe <HAL_SD_WriteBlocks+0x212>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bf8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d040      	beq.n	8008c82 <HAL_SD_WriteBlocks+0x1d6>
 8008c00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d03d      	beq.n	8008c82 <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8008c06:	2300      	movs	r3, #0
 8008c08:	643b      	str	r3, [r7, #64]	; 0x40
 8008c0a:	e037      	b.n	8008c7c <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8008c0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c0e:	781b      	ldrb	r3, [r3, #0]
 8008c10:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008c12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c14:	3301      	adds	r3, #1
 8008c16:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008c18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c1a:	3b01      	subs	r3, #1
 8008c1c:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8008c1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	021a      	lsls	r2, r3, #8
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	4313      	orrs	r3, r2
 8008c28:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008c2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c2c:	3301      	adds	r3, #1
 8008c2e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008c30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c32:	3b01      	subs	r3, #1
 8008c34:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8008c36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c38:	781b      	ldrb	r3, [r3, #0]
 8008c3a:	041a      	lsls	r2, r3, #16
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008c42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c44:	3301      	adds	r3, #1
 8008c46:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008c48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c4a:	3b01      	subs	r3, #1
 8008c4c:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8008c4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c50:	781b      	ldrb	r3, [r3, #0]
 8008c52:	061a      	lsls	r2, r3, #24
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	4313      	orrs	r3, r2
 8008c58:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008c5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c5c:	3301      	adds	r3, #1
 8008c5e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008c60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c62:	3b01      	subs	r3, #1
 8008c64:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f107 0214 	add.w	r2, r7, #20
 8008c6e:	4611      	mov	r1, r2
 8008c70:	4618      	mov	r0, r3
 8008c72:	f002 faf5 	bl	800b260 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8008c76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c78:	3301      	adds	r3, #1
 8008c7a:	643b      	str	r3, [r7, #64]	; 0x40
 8008c7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c7e:	2b07      	cmp	r3, #7
 8008c80:	d9c4      	bls.n	8008c0c <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008c82:	f7fa f9d9 	bl	8003038 <HAL_GetTick>
 8008c86:	4602      	mov	r2, r0
 8008c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c8a:	1ad3      	subs	r3, r2, r3
 8008c8c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	d902      	bls.n	8008c98 <HAL_SD_WriteBlocks+0x1ec>
 8008c92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d112      	bne.n	8008cbe <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a48      	ldr	r2, [pc, #288]	; (8008dc0 <HAL_SD_WriteBlocks+0x314>)
 8008c9e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ca4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ca6:	431a      	orrs	r2, r3
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	2201      	movs	r2, #1
 8008cb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008cba:	2303      	movs	r3, #3
 8008cbc:	e094      	b.n	8008de8 <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008cc4:	f240 331a 	movw	r3, #794	; 0x31a
 8008cc8:	4013      	ands	r3, r2
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d091      	beq.n	8008bf2 <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d022      	beq.n	8008d22 <HAL_SD_WriteBlocks+0x276>
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	2b01      	cmp	r3, #1
 8008ce0:	d91f      	bls.n	8008d22 <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ce6:	2b03      	cmp	r3, #3
 8008ce8:	d01b      	beq.n	8008d22 <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f002 fbfe 	bl	800b4f0 <SDMMC_CmdStopTransfer>
 8008cf4:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008cf6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d012      	beq.n	8008d22 <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a2f      	ldr	r2, [pc, #188]	; (8008dc0 <HAL_SD_WriteBlocks+0x314>)
 8008d02:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d0a:	431a      	orrs	r2, r3
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2201      	movs	r2, #1
 8008d14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008d1e:	2301      	movs	r3, #1
 8008d20:	e062      	b.n	8008de8 <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d28:	f003 0308 	and.w	r3, r3, #8
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d012      	beq.n	8008d56 <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4a22      	ldr	r2, [pc, #136]	; (8008dc0 <HAL_SD_WriteBlocks+0x314>)
 8008d36:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d3c:	f043 0208 	orr.w	r2, r3, #8
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2201      	movs	r2, #1
 8008d48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008d52:	2301      	movs	r3, #1
 8008d54:	e048      	b.n	8008de8 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d5c:	f003 0302 	and.w	r3, r3, #2
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d012      	beq.n	8008d8a <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4a15      	ldr	r2, [pc, #84]	; (8008dc0 <HAL_SD_WriteBlocks+0x314>)
 8008d6a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d70:	f043 0202 	orr.w	r2, r3, #2
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	2200      	movs	r2, #0
 8008d84:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008d86:	2301      	movs	r3, #1
 8008d88:	e02e      	b.n	8008de8 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d90:	f003 0310 	and.w	r3, r3, #16
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d015      	beq.n	8008dc4 <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4a08      	ldr	r2, [pc, #32]	; (8008dc0 <HAL_SD_WriteBlocks+0x314>)
 8008d9e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008da4:	f043 0210 	orr.w	r2, r3, #16
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	2201      	movs	r2, #1
 8008db0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2200      	movs	r2, #0
 8008db8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008dba:	2301      	movs	r3, #1
 8008dbc:	e014      	b.n	8008de8 <HAL_SD_WriteBlocks+0x33c>
 8008dbe:	bf00      	nop
 8008dc0:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f240 523a 	movw	r2, #1338	; 0x53a
 8008dcc:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	e006      	b.n	8008de8 <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dde:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008de6:	2301      	movs	r3, #1
  }
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	3748      	adds	r7, #72	; 0x48
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}

08008df0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b084      	sub	sp, #16
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dfc:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d008      	beq.n	8008e1e <HAL_SD_IRQHandler+0x2e>
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f003 0308 	and.w	r3, r3, #8
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d003      	beq.n	8008e1e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f000 ff2a 	bl	8009c70 <SD_Read_IT>
 8008e1c:	e157      	b.n	80090ce <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	f000 808f 	beq.w	8008f4c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008e36:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e3e:	687a      	ldr	r2, [r7, #4]
 8008e40:	6812      	ldr	r2, [r2, #0]
 8008e42:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8008e46:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8008e4a:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f022 0201 	bic.w	r2, r2, #1
 8008e5a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	f003 0308 	and.w	r3, r3, #8
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d039      	beq.n	8008eda <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	f003 0302 	and.w	r3, r3, #2
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d104      	bne.n	8008e7a <HAL_SD_IRQHandler+0x8a>
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f003 0320 	and.w	r3, r3, #32
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d011      	beq.n	8008e9e <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4618      	mov	r0, r3
 8008e80:	f002 fb36 	bl	800b4f0 <SDMMC_CmdStopTransfer>
 8008e84:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d008      	beq.n	8008e9e <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	431a      	orrs	r2, r3
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008e98:	6878      	ldr	r0, [r7, #4]
 8008e9a:	f000 f921 	bl	80090e0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f240 523a 	movw	r2, #1338	; 0x53a
 8008ea6:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2201      	movs	r2, #1
 8008eac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	f003 0301 	and.w	r3, r3, #1
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d104      	bne.n	8008eca <HAL_SD_IRQHandler+0xda>
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	f003 0302 	and.w	r3, r3, #2
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d003      	beq.n	8008ed2 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f004 fb62 	bl	800d594 <HAL_SD_RxCpltCallback>
 8008ed0:	e0fd      	b.n	80090ce <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f004 fb54 	bl	800d580 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008ed8:	e0f9      	b.n	80090ce <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	f000 80f4 	beq.w	80090ce <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	f003 0320 	and.w	r3, r3, #32
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d011      	beq.n	8008f14 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f002 fafb 	bl	800b4f0 <SDMMC_CmdStopTransfer>
 8008efa:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d008      	beq.n	8008f14 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	431a      	orrs	r2, r3
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f000 f8e6 	bl	80090e0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f003 0301 	and.w	r3, r3, #1
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	f040 80d7 	bne.w	80090ce <HAL_SD_IRQHandler+0x2de>
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	f003 0302 	and.w	r3, r3, #2
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	f040 80d1 	bne.w	80090ce <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f022 0208 	bic.w	r2, r2, #8
 8008f3a:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2201      	movs	r2, #1
 8008f40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f004 fb1b 	bl	800d580 <HAL_SD_TxCpltCallback>
}
 8008f4a:	e0c0      	b.n	80090ce <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d008      	beq.n	8008f6c <HAL_SD_IRQHandler+0x17c>
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f003 0308 	and.w	r3, r3, #8
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d003      	beq.n	8008f6c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f000 fed4 	bl	8009d12 <SD_Write_IT>
 8008f6a:	e0b0      	b.n	80090ce <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f72:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	f000 80a9 	beq.w	80090ce <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f82:	f003 0302 	and.w	r3, r3, #2
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d005      	beq.n	8008f96 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f8e:	f043 0202 	orr.w	r2, r3, #2
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f9c:	f003 0308 	and.w	r3, r3, #8
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d005      	beq.n	8008fb0 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fa8:	f043 0208 	orr.w	r2, r3, #8
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fb6:	f003 0320 	and.w	r3, r3, #32
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d005      	beq.n	8008fca <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fc2:	f043 0220 	orr.w	r2, r3, #32
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fd0:	f003 0310 	and.w	r3, r3, #16
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d005      	beq.n	8008fe4 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fdc:	f043 0210 	orr.w	r2, r3, #16
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f240 723a 	movw	r2, #1850	; 0x73a
 8008fec:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ff4:	687a      	ldr	r2, [r7, #4]
 8008ff6:	6812      	ldr	r2, [r2, #0]
 8008ff8:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8008ffc:	f023 0302 	bic.w	r3, r3, #2
 8009000:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4618      	mov	r0, r3
 8009008:	f002 fa72 	bl	800b4f0 <SDMMC_CmdStopTransfer>
 800900c:	4602      	mov	r2, r0
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009012:	431a      	orrs	r2, r3
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f003 0308 	and.w	r3, r3, #8
 800901e:	2b00      	cmp	r3, #0
 8009020:	d00a      	beq.n	8009038 <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2201      	movs	r2, #1
 8009026:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2200      	movs	r2, #0
 800902e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8009030:	6878      	ldr	r0, [r7, #4]
 8009032:	f000 f855 	bl	80090e0 <HAL_SD_ErrorCallback>
}
 8009036:	e04a      	b.n	80090ce <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800903e:	2b00      	cmp	r3, #0
 8009040:	d045      	beq.n	80090ce <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	f003 0310 	and.w	r3, r3, #16
 8009048:	2b00      	cmp	r3, #0
 800904a:	d104      	bne.n	8009056 <HAL_SD_IRQHandler+0x266>
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	f003 0320 	and.w	r3, r3, #32
 8009052:	2b00      	cmp	r3, #0
 8009054:	d011      	beq.n	800907a <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800905a:	4a1f      	ldr	r2, [pc, #124]	; (80090d8 <HAL_SD_IRQHandler+0x2e8>)
 800905c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009062:	4618      	mov	r0, r3
 8009064:	f7fb fc20 	bl	80048a8 <HAL_DMA_Abort_IT>
 8009068:	4603      	mov	r3, r0
 800906a:	2b00      	cmp	r3, #0
 800906c:	d02f      	beq.n	80090ce <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009072:	4618      	mov	r0, r3
 8009074:	f000 faaa 	bl	80095cc <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009078:	e029      	b.n	80090ce <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	f003 0301 	and.w	r3, r3, #1
 8009080:	2b00      	cmp	r3, #0
 8009082:	d104      	bne.n	800908e <HAL_SD_IRQHandler+0x29e>
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f003 0302 	and.w	r3, r3, #2
 800908a:	2b00      	cmp	r3, #0
 800908c:	d011      	beq.n	80090b2 <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009092:	4a12      	ldr	r2, [pc, #72]	; (80090dc <HAL_SD_IRQHandler+0x2ec>)
 8009094:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800909a:	4618      	mov	r0, r3
 800909c:	f7fb fc04 	bl	80048a8 <HAL_DMA_Abort_IT>
 80090a0:	4603      	mov	r3, r0
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d013      	beq.n	80090ce <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090aa:	4618      	mov	r0, r3
 80090ac:	f000 fac5 	bl	800963a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80090b0:	e00d      	b.n	80090ce <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2200      	movs	r2, #0
 80090b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2201      	movs	r2, #1
 80090bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2200      	movs	r2, #0
 80090c4:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f004 fa50 	bl	800d56c <HAL_SD_AbortCallback>
}
 80090cc:	e7ff      	b.n	80090ce <HAL_SD_IRQHandler+0x2de>
 80090ce:	bf00      	nop
 80090d0:	3710      	adds	r7, #16
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}
 80090d6:	bf00      	nop
 80090d8:	080095cd 	.word	0x080095cd
 80090dc:	0800963b 	.word	0x0800963b

080090e0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b083      	sub	sp, #12
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80090e8:	bf00      	nop
 80090ea:	370c      	adds	r7, #12
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bc80      	pop	{r7}
 80090f0:	4770      	bx	lr
	...

080090f4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b083      	sub	sp, #12
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
 80090fc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009102:	0f9b      	lsrs	r3, r3, #30
 8009104:	b2da      	uxtb	r2, r3
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800910e:	0e9b      	lsrs	r3, r3, #26
 8009110:	b2db      	uxtb	r3, r3
 8009112:	f003 030f 	and.w	r3, r3, #15
 8009116:	b2da      	uxtb	r2, r3
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009120:	0e1b      	lsrs	r3, r3, #24
 8009122:	b2db      	uxtb	r3, r3
 8009124:	f003 0303 	and.w	r3, r3, #3
 8009128:	b2da      	uxtb	r2, r3
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009132:	0c1b      	lsrs	r3, r3, #16
 8009134:	b2da      	uxtb	r2, r3
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800913e:	0a1b      	lsrs	r3, r3, #8
 8009140:	b2da      	uxtb	r2, r3
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800914a:	b2da      	uxtb	r2, r3
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009154:	0d1b      	lsrs	r3, r3, #20
 8009156:	b29a      	uxth	r2, r3
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009160:	0c1b      	lsrs	r3, r3, #16
 8009162:	b2db      	uxtb	r3, r3
 8009164:	f003 030f 	and.w	r3, r3, #15
 8009168:	b2da      	uxtb	r2, r3
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009172:	0bdb      	lsrs	r3, r3, #15
 8009174:	b2db      	uxtb	r3, r3
 8009176:	f003 0301 	and.w	r3, r3, #1
 800917a:	b2da      	uxtb	r2, r3
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009184:	0b9b      	lsrs	r3, r3, #14
 8009186:	b2db      	uxtb	r3, r3
 8009188:	f003 0301 	and.w	r3, r3, #1
 800918c:	b2da      	uxtb	r2, r3
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009196:	0b5b      	lsrs	r3, r3, #13
 8009198:	b2db      	uxtb	r3, r3
 800919a:	f003 0301 	and.w	r3, r3, #1
 800919e:	b2da      	uxtb	r2, r3
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80091a8:	0b1b      	lsrs	r3, r3, #12
 80091aa:	b2db      	uxtb	r3, r3
 80091ac:	f003 0301 	and.w	r3, r3, #1
 80091b0:	b2da      	uxtb	r2, r3
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	2200      	movs	r2, #0
 80091ba:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d163      	bne.n	800928c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80091c8:	009a      	lsls	r2, r3, #2
 80091ca:	f640 73fc 	movw	r3, #4092	; 0xffc
 80091ce:	4013      	ands	r3, r2
 80091d0:	687a      	ldr	r2, [r7, #4]
 80091d2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80091d4:	0f92      	lsrs	r2, r2, #30
 80091d6:	431a      	orrs	r2, r3
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091e0:	0edb      	lsrs	r3, r3, #27
 80091e2:	b2db      	uxtb	r3, r3
 80091e4:	f003 0307 	and.w	r3, r3, #7
 80091e8:	b2da      	uxtb	r2, r3
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091f2:	0e1b      	lsrs	r3, r3, #24
 80091f4:	b2db      	uxtb	r3, r3
 80091f6:	f003 0307 	and.w	r3, r3, #7
 80091fa:	b2da      	uxtb	r2, r3
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009204:	0d5b      	lsrs	r3, r3, #21
 8009206:	b2db      	uxtb	r3, r3
 8009208:	f003 0307 	and.w	r3, r3, #7
 800920c:	b2da      	uxtb	r2, r3
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009216:	0c9b      	lsrs	r3, r3, #18
 8009218:	b2db      	uxtb	r3, r3
 800921a:	f003 0307 	and.w	r3, r3, #7
 800921e:	b2da      	uxtb	r2, r3
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009228:	0bdb      	lsrs	r3, r3, #15
 800922a:	b2db      	uxtb	r3, r3
 800922c:	f003 0307 	and.w	r3, r3, #7
 8009230:	b2da      	uxtb	r2, r3
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	691b      	ldr	r3, [r3, #16]
 800923a:	1c5a      	adds	r2, r3, #1
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	7e1b      	ldrb	r3, [r3, #24]
 8009244:	b2db      	uxtb	r3, r3
 8009246:	f003 0307 	and.w	r3, r3, #7
 800924a:	3302      	adds	r3, #2
 800924c:	2201      	movs	r2, #1
 800924e:	fa02 f303 	lsl.w	r3, r2, r3
 8009252:	687a      	ldr	r2, [r7, #4]
 8009254:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8009256:	fb02 f203 	mul.w	r2, r2, r3
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	7a1b      	ldrb	r3, [r3, #8]
 8009262:	b2db      	uxtb	r3, r3
 8009264:	f003 030f 	and.w	r3, r3, #15
 8009268:	2201      	movs	r2, #1
 800926a:	409a      	lsls	r2, r3
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009274:	687a      	ldr	r2, [r7, #4]
 8009276:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8009278:	0a52      	lsrs	r2, r2, #9
 800927a:	fb02 f203 	mul.w	r2, r2, r3
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009288:	661a      	str	r2, [r3, #96]	; 0x60
 800928a:	e031      	b.n	80092f0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009290:	2b01      	cmp	r3, #1
 8009292:	d11d      	bne.n	80092d0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009298:	041b      	lsls	r3, r3, #16
 800929a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092a2:	0c1b      	lsrs	r3, r3, #16
 80092a4:	431a      	orrs	r2, r3
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	691b      	ldr	r3, [r3, #16]
 80092ae:	3301      	adds	r3, #1
 80092b0:	029a      	lsls	r2, r3, #10
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80092c4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	661a      	str	r2, [r3, #96]	; 0x60
 80092ce:	e00f      	b.n	80092f0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	4a58      	ldr	r2, [pc, #352]	; (8009438 <HAL_SD_GetCardCSD+0x344>)
 80092d6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092dc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2201      	movs	r2, #1
 80092e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80092ec:	2301      	movs	r3, #1
 80092ee:	e09d      	b.n	800942c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092f4:	0b9b      	lsrs	r3, r3, #14
 80092f6:	b2db      	uxtb	r3, r3
 80092f8:	f003 0301 	and.w	r3, r3, #1
 80092fc:	b2da      	uxtb	r2, r3
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009306:	09db      	lsrs	r3, r3, #7
 8009308:	b2db      	uxtb	r3, r3
 800930a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800930e:	b2da      	uxtb	r2, r3
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009318:	b2db      	uxtb	r3, r3
 800931a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800931e:	b2da      	uxtb	r2, r3
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009328:	0fdb      	lsrs	r3, r3, #31
 800932a:	b2da      	uxtb	r2, r3
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009334:	0f5b      	lsrs	r3, r3, #29
 8009336:	b2db      	uxtb	r3, r3
 8009338:	f003 0303 	and.w	r3, r3, #3
 800933c:	b2da      	uxtb	r2, r3
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009346:	0e9b      	lsrs	r3, r3, #26
 8009348:	b2db      	uxtb	r3, r3
 800934a:	f003 0307 	and.w	r3, r3, #7
 800934e:	b2da      	uxtb	r2, r3
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009358:	0d9b      	lsrs	r3, r3, #22
 800935a:	b2db      	uxtb	r3, r3
 800935c:	f003 030f 	and.w	r3, r3, #15
 8009360:	b2da      	uxtb	r2, r3
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800936a:	0d5b      	lsrs	r3, r3, #21
 800936c:	b2db      	uxtb	r3, r3
 800936e:	f003 0301 	and.w	r3, r3, #1
 8009372:	b2da      	uxtb	r2, r3
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	2200      	movs	r2, #0
 800937e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009386:	0c1b      	lsrs	r3, r3, #16
 8009388:	b2db      	uxtb	r3, r3
 800938a:	f003 0301 	and.w	r3, r3, #1
 800938e:	b2da      	uxtb	r2, r3
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800939a:	0bdb      	lsrs	r3, r3, #15
 800939c:	b2db      	uxtb	r3, r3
 800939e:	f003 0301 	and.w	r3, r3, #1
 80093a2:	b2da      	uxtb	r2, r3
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093ae:	0b9b      	lsrs	r3, r3, #14
 80093b0:	b2db      	uxtb	r3, r3
 80093b2:	f003 0301 	and.w	r3, r3, #1
 80093b6:	b2da      	uxtb	r2, r3
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093c2:	0b5b      	lsrs	r3, r3, #13
 80093c4:	b2db      	uxtb	r3, r3
 80093c6:	f003 0301 	and.w	r3, r3, #1
 80093ca:	b2da      	uxtb	r2, r3
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093d6:	0b1b      	lsrs	r3, r3, #12
 80093d8:	b2db      	uxtb	r3, r3
 80093da:	f003 0301 	and.w	r3, r3, #1
 80093de:	b2da      	uxtb	r2, r3
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093ea:	0a9b      	lsrs	r3, r3, #10
 80093ec:	b2db      	uxtb	r3, r3
 80093ee:	f003 0303 	and.w	r3, r3, #3
 80093f2:	b2da      	uxtb	r2, r3
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093fe:	0a1b      	lsrs	r3, r3, #8
 8009400:	b2db      	uxtb	r3, r3
 8009402:	f003 0303 	and.w	r3, r3, #3
 8009406:	b2da      	uxtb	r2, r3
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009412:	085b      	lsrs	r3, r3, #1
 8009414:	b2db      	uxtb	r3, r3
 8009416:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800941a:	b2da      	uxtb	r2, r3
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	2201      	movs	r2, #1
 8009426:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800942a:	2300      	movs	r3, #0
}
 800942c:	4618      	mov	r0, r3
 800942e:	370c      	adds	r7, #12
 8009430:	46bd      	mov	sp, r7
 8009432:	bc80      	pop	{r7}
 8009434:	4770      	bx	lr
 8009436:	bf00      	nop
 8009438:	004005ff 	.word	0x004005ff

0800943c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800943c:	b480      	push	{r7}
 800943e:	b083      	sub	sp, #12
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8009486:	2300      	movs	r3, #0
}
 8009488:	4618      	mov	r0, r3
 800948a:	370c      	adds	r7, #12
 800948c:	46bd      	mov	sp, r7
 800948e:	bc80      	pop	{r7}
 8009490:	4770      	bx	lr
	...

08009494 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8009494:	b5b0      	push	{r4, r5, r7, lr}
 8009496:	b08e      	sub	sp, #56	; 0x38
 8009498:	af04      	add	r7, sp, #16
 800949a:	6078      	str	r0, [r7, #4]
 800949c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2203      	movs	r2, #3
 80094a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094aa:	2b03      	cmp	r3, #3
 80094ac:	d02e      	beq.n	800950c <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094b4:	d106      	bne.n	80094c4 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094ba:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	639a      	str	r2, [r3, #56]	; 0x38
 80094c2:	e029      	b.n	8009518 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80094ca:	d10a      	bne.n	80094e2 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f000 fa6f 	bl	80099b0 <SD_WideBus_Enable>
 80094d2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80094d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094da:	431a      	orrs	r2, r3
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	639a      	str	r2, [r3, #56]	; 0x38
 80094e0:	e01a      	b.n	8009518 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d10a      	bne.n	80094fe <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f000 faac 	bl	8009a46 <SD_WideBus_Disable>
 80094ee:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80094f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094f6:	431a      	orrs	r2, r3
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	639a      	str	r2, [r3, #56]	; 0x38
 80094fc:	e00c      	b.n	8009518 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009502:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	639a      	str	r2, [r3, #56]	; 0x38
 800950a:	e005      	b.n	8009518 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009510:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800951c:	2b00      	cmp	r3, #0
 800951e:	d009      	beq.n	8009534 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4a18      	ldr	r2, [pc, #96]	; (8009588 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8009526:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2201      	movs	r2, #1
 800952c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009530:	2301      	movs	r3, #1
 8009532:	e024      	b.n	800957e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	689b      	ldr	r3, [r3, #8]
 800953e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	68db      	ldr	r3, [r3, #12]
 8009544:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	695b      	ldr	r3, [r3, #20]
 800954e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	699b      	ldr	r3, [r3, #24]
 8009554:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681d      	ldr	r5, [r3, #0]
 800955a:	466c      	mov	r4, sp
 800955c:	f107 0318 	add.w	r3, r7, #24
 8009560:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009564:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009568:	f107 030c 	add.w	r3, r7, #12
 800956c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800956e:	4628      	mov	r0, r5
 8009570:	f001 fe40 	bl	800b1f4 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2201      	movs	r2, #1
 8009578:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800957c:	2300      	movs	r3, #0
}
 800957e:	4618      	mov	r0, r3
 8009580:	3728      	adds	r7, #40	; 0x28
 8009582:	46bd      	mov	sp, r7
 8009584:	bdb0      	pop	{r4, r5, r7, pc}
 8009586:	bf00      	nop
 8009588:	004005ff 	.word	0x004005ff

0800958c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b086      	sub	sp, #24
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009594:	2300      	movs	r3, #0
 8009596:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009598:	f107 030c 	add.w	r3, r7, #12
 800959c:	4619      	mov	r1, r3
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f000 f9de 	bl	8009960 <SD_SendStatus>
 80095a4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80095a6:	697b      	ldr	r3, [r7, #20]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d005      	beq.n	80095b8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	431a      	orrs	r2, r3
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	0a5b      	lsrs	r3, r3, #9
 80095bc:	f003 030f 	and.w	r3, r3, #15
 80095c0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80095c2:	693b      	ldr	r3, [r7, #16]
}
 80095c4:	4618      	mov	r0, r3
 80095c6:	3718      	adds	r7, #24
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}

080095cc <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b084      	sub	sp, #16
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095d8:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f240 523a 	movw	r2, #1338	; 0x53a
 80095e2:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80095e4:	68f8      	ldr	r0, [r7, #12]
 80095e6:	f7ff ffd1 	bl	800958c <HAL_SD_GetCardState>
 80095ea:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2201      	movs	r2, #1
 80095f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	2200      	movs	r2, #0
 80095f8:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	2b06      	cmp	r3, #6
 80095fe:	d002      	beq.n	8009606 <SD_DMATxAbort+0x3a>
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	2b05      	cmp	r3, #5
 8009604:	d10a      	bne.n	800961c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4618      	mov	r0, r3
 800960c:	f001 ff70 	bl	800b4f0 <SDMMC_CmdStopTransfer>
 8009610:	4602      	mov	r2, r0
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009616:	431a      	orrs	r2, r3
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009620:	2b00      	cmp	r3, #0
 8009622:	d103      	bne.n	800962c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009624:	68f8      	ldr	r0, [r7, #12]
 8009626:	f003 ffa1 	bl	800d56c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800962a:	e002      	b.n	8009632 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800962c:	68f8      	ldr	r0, [r7, #12]
 800962e:	f7ff fd57 	bl	80090e0 <HAL_SD_ErrorCallback>
}
 8009632:	bf00      	nop
 8009634:	3710      	adds	r7, #16
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}

0800963a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800963a:	b580      	push	{r7, lr}
 800963c:	b084      	sub	sp, #16
 800963e:	af00      	add	r7, sp, #0
 8009640:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009646:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f240 523a 	movw	r2, #1338	; 0x53a
 8009650:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009652:	68f8      	ldr	r0, [r7, #12]
 8009654:	f7ff ff9a 	bl	800958c <HAL_SD_GetCardState>
 8009658:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	2201      	movs	r2, #1
 800965e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	2200      	movs	r2, #0
 8009666:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	2b06      	cmp	r3, #6
 800966c:	d002      	beq.n	8009674 <SD_DMARxAbort+0x3a>
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	2b05      	cmp	r3, #5
 8009672:	d10a      	bne.n	800968a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	4618      	mov	r0, r3
 800967a:	f001 ff39 	bl	800b4f0 <SDMMC_CmdStopTransfer>
 800967e:	4602      	mov	r2, r0
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009684:	431a      	orrs	r2, r3
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800968e:	2b00      	cmp	r3, #0
 8009690:	d103      	bne.n	800969a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009692:	68f8      	ldr	r0, [r7, #12]
 8009694:	f003 ff6a 	bl	800d56c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009698:	e002      	b.n	80096a0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800969a:	68f8      	ldr	r0, [r7, #12]
 800969c:	f7ff fd20 	bl	80090e0 <HAL_SD_ErrorCallback>
}
 80096a0:	bf00      	nop
 80096a2:	3710      	adds	r7, #16
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80096a8:	b5b0      	push	{r4, r5, r7, lr}
 80096aa:	b094      	sub	sp, #80	; 0x50
 80096ac:	af04      	add	r7, sp, #16
 80096ae:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80096b0:	2301      	movs	r3, #1
 80096b2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	4618      	mov	r0, r3
 80096ba:	f001 fdf0 	bl	800b29e <SDIO_GetPowerState>
 80096be:	4603      	mov	r3, r0
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d102      	bne.n	80096ca <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80096c4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80096c8:	e0b7      	b.n	800983a <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096ce:	2b03      	cmp	r3, #3
 80096d0:	d02f      	beq.n	8009732 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4618      	mov	r0, r3
 80096d8:	f002 f814 	bl	800b704 <SDMMC_CmdSendCID>
 80096dc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80096de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d001      	beq.n	80096e8 <SD_InitCard+0x40>
    {
      return errorstate;
 80096e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096e6:	e0a8      	b.n	800983a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	2100      	movs	r1, #0
 80096ee:	4618      	mov	r0, r3
 80096f0:	f001 fe17 	bl	800b322 <SDIO_GetResponse>
 80096f4:	4602      	mov	r2, r0
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	2104      	movs	r1, #4
 8009700:	4618      	mov	r0, r3
 8009702:	f001 fe0e 	bl	800b322 <SDIO_GetResponse>
 8009706:	4602      	mov	r2, r0
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	2108      	movs	r1, #8
 8009712:	4618      	mov	r0, r3
 8009714:	f001 fe05 	bl	800b322 <SDIO_GetResponse>
 8009718:	4602      	mov	r2, r0
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	210c      	movs	r1, #12
 8009724:	4618      	mov	r0, r3
 8009726:	f001 fdfc 	bl	800b322 <SDIO_GetResponse>
 800972a:	4602      	mov	r2, r0
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009736:	2b03      	cmp	r3, #3
 8009738:	d00d      	beq.n	8009756 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f107 020e 	add.w	r2, r7, #14
 8009742:	4611      	mov	r1, r2
 8009744:	4618      	mov	r0, r3
 8009746:	f002 f81a 	bl	800b77e <SDMMC_CmdSetRelAdd>
 800974a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800974c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800974e:	2b00      	cmp	r3, #0
 8009750:	d001      	beq.n	8009756 <SD_InitCard+0xae>
    {
      return errorstate;
 8009752:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009754:	e071      	b.n	800983a <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800975a:	2b03      	cmp	r3, #3
 800975c:	d036      	beq.n	80097cc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800975e:	89fb      	ldrh	r3, [r7, #14]
 8009760:	461a      	mov	r2, r3
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681a      	ldr	r2, [r3, #0]
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800976e:	041b      	lsls	r3, r3, #16
 8009770:	4619      	mov	r1, r3
 8009772:	4610      	mov	r0, r2
 8009774:	f001 ffe4 	bl	800b740 <SDMMC_CmdSendCSD>
 8009778:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800977a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800977c:	2b00      	cmp	r3, #0
 800977e:	d001      	beq.n	8009784 <SD_InitCard+0xdc>
    {
      return errorstate;
 8009780:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009782:	e05a      	b.n	800983a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	2100      	movs	r1, #0
 800978a:	4618      	mov	r0, r3
 800978c:	f001 fdc9 	bl	800b322 <SDIO_GetResponse>
 8009790:	4602      	mov	r2, r0
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	2104      	movs	r1, #4
 800979c:	4618      	mov	r0, r3
 800979e:	f001 fdc0 	bl	800b322 <SDIO_GetResponse>
 80097a2:	4602      	mov	r2, r0
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	2108      	movs	r1, #8
 80097ae:	4618      	mov	r0, r3
 80097b0:	f001 fdb7 	bl	800b322 <SDIO_GetResponse>
 80097b4:	4602      	mov	r2, r0
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	210c      	movs	r1, #12
 80097c0:	4618      	mov	r0, r3
 80097c2:	f001 fdae 	bl	800b322 <SDIO_GetResponse>
 80097c6:	4602      	mov	r2, r0
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	2104      	movs	r1, #4
 80097d2:	4618      	mov	r0, r3
 80097d4:	f001 fda5 	bl	800b322 <SDIO_GetResponse>
 80097d8:	4603      	mov	r3, r0
 80097da:	0d1a      	lsrs	r2, r3, #20
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80097e0:	f107 0310 	add.w	r3, r7, #16
 80097e4:	4619      	mov	r1, r3
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	f7ff fc84 	bl	80090f4 <HAL_SD_GetCardCSD>
 80097ec:	4603      	mov	r3, r0
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d002      	beq.n	80097f8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80097f2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80097f6:	e020      	b.n	800983a <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6819      	ldr	r1, [r3, #0]
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009800:	041b      	lsls	r3, r3, #16
 8009802:	f04f 0400 	mov.w	r4, #0
 8009806:	461a      	mov	r2, r3
 8009808:	4623      	mov	r3, r4
 800980a:	4608      	mov	r0, r1
 800980c:	f001 fe92 	bl	800b534 <SDMMC_CmdSelDesel>
 8009810:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009814:	2b00      	cmp	r3, #0
 8009816:	d001      	beq.n	800981c <SD_InitCard+0x174>
  {
    return errorstate;
 8009818:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800981a:	e00e      	b.n	800983a <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681d      	ldr	r5, [r3, #0]
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	466c      	mov	r4, sp
 8009824:	f103 0210 	add.w	r2, r3, #16
 8009828:	ca07      	ldmia	r2, {r0, r1, r2}
 800982a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800982e:	3304      	adds	r3, #4
 8009830:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009832:	4628      	mov	r0, r5
 8009834:	f001 fcde 	bl	800b1f4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8009838:	2300      	movs	r3, #0
}
 800983a:	4618      	mov	r0, r3
 800983c:	3740      	adds	r7, #64	; 0x40
 800983e:	46bd      	mov	sp, r7
 8009840:	bdb0      	pop	{r4, r5, r7, pc}
	...

08009844 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b086      	sub	sp, #24
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800984c:	2300      	movs	r3, #0
 800984e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8009850:	2300      	movs	r3, #0
 8009852:	617b      	str	r3, [r7, #20]
 8009854:	2300      	movs	r3, #0
 8009856:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	4618      	mov	r0, r3
 800985e:	f001 fe8c 	bl	800b57a <SDMMC_CmdGoIdleState>
 8009862:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d001      	beq.n	800986e <SD_PowerON+0x2a>
  {
    return errorstate;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	e072      	b.n	8009954 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	4618      	mov	r0, r3
 8009874:	f001 fe9f 	bl	800b5b6 <SDMMC_CmdOperCond>
 8009878:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d00d      	beq.n	800989c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2200      	movs	r2, #0
 8009884:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4618      	mov	r0, r3
 800988c:	f001 fe75 	bl	800b57a <SDMMC_CmdGoIdleState>
 8009890:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d004      	beq.n	80098a2 <SD_PowerON+0x5e>
    {
      return errorstate;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	e05b      	b.n	8009954 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2201      	movs	r2, #1
 80098a0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80098a6:	2b01      	cmp	r3, #1
 80098a8:	d137      	bne.n	800991a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	2100      	movs	r1, #0
 80098b0:	4618      	mov	r0, r3
 80098b2:	f001 fe9f 	bl	800b5f4 <SDMMC_CmdAppCommand>
 80098b6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d02d      	beq.n	800991a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80098be:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80098c2:	e047      	b.n	8009954 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	2100      	movs	r1, #0
 80098ca:	4618      	mov	r0, r3
 80098cc:	f001 fe92 	bl	800b5f4 <SDMMC_CmdAppCommand>
 80098d0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d001      	beq.n	80098dc <SD_PowerON+0x98>
    {
      return errorstate;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	e03b      	b.n	8009954 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	491e      	ldr	r1, [pc, #120]	; (800995c <SD_PowerON+0x118>)
 80098e2:	4618      	mov	r0, r3
 80098e4:	f001 fea8 	bl	800b638 <SDMMC_CmdAppOperCommand>
 80098e8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d002      	beq.n	80098f6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80098f0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80098f4:	e02e      	b.n	8009954 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	2100      	movs	r1, #0
 80098fc:	4618      	mov	r0, r3
 80098fe:	f001 fd10 	bl	800b322 <SDIO_GetResponse>
 8009902:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009904:	697b      	ldr	r3, [r7, #20]
 8009906:	0fdb      	lsrs	r3, r3, #31
 8009908:	2b01      	cmp	r3, #1
 800990a:	d101      	bne.n	8009910 <SD_PowerON+0xcc>
 800990c:	2301      	movs	r3, #1
 800990e:	e000      	b.n	8009912 <SD_PowerON+0xce>
 8009910:	2300      	movs	r3, #0
 8009912:	613b      	str	r3, [r7, #16]

    count++;
 8009914:	68bb      	ldr	r3, [r7, #8]
 8009916:	3301      	adds	r3, #1
 8009918:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009920:	4293      	cmp	r3, r2
 8009922:	d802      	bhi.n	800992a <SD_PowerON+0xe6>
 8009924:	693b      	ldr	r3, [r7, #16]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d0cc      	beq.n	80098c4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009930:	4293      	cmp	r3, r2
 8009932:	d902      	bls.n	800993a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009934:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009938:	e00c      	b.n	8009954 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009940:	2b00      	cmp	r3, #0
 8009942:	d003      	beq.n	800994c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2201      	movs	r2, #1
 8009948:	645a      	str	r2, [r3, #68]	; 0x44
 800994a:	e002      	b.n	8009952 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2200      	movs	r2, #0
 8009950:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8009952:	2300      	movs	r3, #0
}
 8009954:	4618      	mov	r0, r3
 8009956:	3718      	adds	r7, #24
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}
 800995c:	c1100000 	.word	0xc1100000

08009960 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b084      	sub	sp, #16
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d102      	bne.n	8009976 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009970:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009974:	e018      	b.n	80099a8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681a      	ldr	r2, [r3, #0]
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800997e:	041b      	lsls	r3, r3, #16
 8009980:	4619      	mov	r1, r3
 8009982:	4610      	mov	r0, r2
 8009984:	f001 ff1c 	bl	800b7c0 <SDMMC_CmdSendStatus>
 8009988:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d001      	beq.n	8009994 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	e009      	b.n	80099a8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	2100      	movs	r1, #0
 800999a:	4618      	mov	r0, r3
 800999c:	f001 fcc1 	bl	800b322 <SDIO_GetResponse>
 80099a0:	4602      	mov	r2, r0
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80099a6:	2300      	movs	r3, #0
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3710      	adds	r7, #16
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b086      	sub	sp, #24
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80099b8:	2300      	movs	r3, #0
 80099ba:	60fb      	str	r3, [r7, #12]
 80099bc:	2300      	movs	r3, #0
 80099be:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	2100      	movs	r1, #0
 80099c6:	4618      	mov	r0, r3
 80099c8:	f001 fcab 	bl	800b322 <SDIO_GetResponse>
 80099cc:	4603      	mov	r3, r0
 80099ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80099d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80099d6:	d102      	bne.n	80099de <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80099d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80099dc:	e02f      	b.n	8009a3e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80099de:	f107 030c 	add.w	r3, r7, #12
 80099e2:	4619      	mov	r1, r3
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f000 f879 	bl	8009adc <SD_FindSCR>
 80099ea:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d001      	beq.n	80099f6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	e023      	b.n	8009a3e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d01c      	beq.n	8009a3a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681a      	ldr	r2, [r3, #0]
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a08:	041b      	lsls	r3, r3, #16
 8009a0a:	4619      	mov	r1, r3
 8009a0c:	4610      	mov	r0, r2
 8009a0e:	f001 fdf1 	bl	800b5f4 <SDMMC_CmdAppCommand>
 8009a12:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009a14:	697b      	ldr	r3, [r7, #20]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d001      	beq.n	8009a1e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	e00f      	b.n	8009a3e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2102      	movs	r1, #2
 8009a24:	4618      	mov	r0, r3
 8009a26:	f001 fe2a 	bl	800b67e <SDMMC_CmdBusWidth>
 8009a2a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d001      	beq.n	8009a36 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	e003      	b.n	8009a3e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009a36:	2300      	movs	r3, #0
 8009a38:	e001      	b.n	8009a3e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009a3a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	3718      	adds	r7, #24
 8009a42:	46bd      	mov	sp, r7
 8009a44:	bd80      	pop	{r7, pc}

08009a46 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8009a46:	b580      	push	{r7, lr}
 8009a48:	b086      	sub	sp, #24
 8009a4a:	af00      	add	r7, sp, #0
 8009a4c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009a4e:	2300      	movs	r3, #0
 8009a50:	60fb      	str	r3, [r7, #12]
 8009a52:	2300      	movs	r3, #0
 8009a54:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	2100      	movs	r1, #0
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	f001 fc60 	bl	800b322 <SDIO_GetResponse>
 8009a62:	4603      	mov	r3, r0
 8009a64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a68:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009a6c:	d102      	bne.n	8009a74 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009a6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009a72:	e02f      	b.n	8009ad4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009a74:	f107 030c 	add.w	r3, r7, #12
 8009a78:	4619      	mov	r1, r3
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f000 f82e 	bl	8009adc <SD_FindSCR>
 8009a80:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d001      	beq.n	8009a8c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8009a88:	697b      	ldr	r3, [r7, #20]
 8009a8a:	e023      	b.n	8009ad4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009a8c:	693b      	ldr	r3, [r7, #16]
 8009a8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d01c      	beq.n	8009ad0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681a      	ldr	r2, [r3, #0]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a9e:	041b      	lsls	r3, r3, #16
 8009aa0:	4619      	mov	r1, r3
 8009aa2:	4610      	mov	r0, r2
 8009aa4:	f001 fda6 	bl	800b5f4 <SDMMC_CmdAppCommand>
 8009aa8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d001      	beq.n	8009ab4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009ab0:	697b      	ldr	r3, [r7, #20]
 8009ab2:	e00f      	b.n	8009ad4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	2100      	movs	r1, #0
 8009aba:	4618      	mov	r0, r3
 8009abc:	f001 fddf 	bl	800b67e <SDMMC_CmdBusWidth>
 8009ac0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009ac2:	697b      	ldr	r3, [r7, #20]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d001      	beq.n	8009acc <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009ac8:	697b      	ldr	r3, [r7, #20]
 8009aca:	e003      	b.n	8009ad4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009acc:	2300      	movs	r3, #0
 8009ace:	e001      	b.n	8009ad4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009ad0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3718      	adds	r7, #24
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}

08009adc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009adc:	b590      	push	{r4, r7, lr}
 8009ade:	b08f      	sub	sp, #60	; 0x3c
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
 8009ae4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009ae6:	f7f9 faa7 	bl	8003038 <HAL_GetTick>
 8009aea:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8009aec:	2300      	movs	r3, #0
 8009aee:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8009af0:	2300      	movs	r3, #0
 8009af2:	60bb      	str	r3, [r7, #8]
 8009af4:	2300      	movs	r3, #0
 8009af6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	2108      	movs	r1, #8
 8009b02:	4618      	mov	r0, r3
 8009b04:	f001 fc4a 	bl	800b39c <SDMMC_CmdBlockLength>
 8009b08:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d001      	beq.n	8009b14 <SD_FindSCR+0x38>
  {
    return errorstate;
 8009b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b12:	e0a9      	b.n	8009c68 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681a      	ldr	r2, [r3, #0]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b1c:	041b      	lsls	r3, r3, #16
 8009b1e:	4619      	mov	r1, r3
 8009b20:	4610      	mov	r0, r2
 8009b22:	f001 fd67 	bl	800b5f4 <SDMMC_CmdAppCommand>
 8009b26:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d001      	beq.n	8009b32 <SD_FindSCR+0x56>
  {
    return errorstate;
 8009b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b30:	e09a      	b.n	8009c68 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009b32:	f04f 33ff 	mov.w	r3, #4294967295
 8009b36:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8009b38:	2308      	movs	r3, #8
 8009b3a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8009b3c:	2330      	movs	r3, #48	; 0x30
 8009b3e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009b40:	2302      	movs	r3, #2
 8009b42:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009b44:	2300      	movs	r3, #0
 8009b46:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8009b48:	2301      	movs	r3, #1
 8009b4a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f107 0210 	add.w	r2, r7, #16
 8009b54:	4611      	mov	r1, r2
 8009b56:	4618      	mov	r0, r3
 8009b58:	f001 fbf5 	bl	800b346 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4618      	mov	r0, r3
 8009b62:	f001 fdae 	bl	800b6c2 <SDMMC_CmdSendSCR>
 8009b66:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d022      	beq.n	8009bb4 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8009b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b70:	e07a      	b.n	8009c68 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d00e      	beq.n	8009b9e <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6819      	ldr	r1, [r3, #0]
 8009b84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b86:	009b      	lsls	r3, r3, #2
 8009b88:	f107 0208 	add.w	r2, r7, #8
 8009b8c:	18d4      	adds	r4, r2, r3
 8009b8e:	4608      	mov	r0, r1
 8009b90:	f001 fb5a 	bl	800b248 <SDIO_ReadFIFO>
 8009b94:	4603      	mov	r3, r0
 8009b96:	6023      	str	r3, [r4, #0]
      index++;
 8009b98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b9a:	3301      	adds	r3, #1
 8009b9c:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009b9e:	f7f9 fa4b 	bl	8003038 <HAL_GetTick>
 8009ba2:	4602      	mov	r2, r0
 8009ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ba6:	1ad3      	subs	r3, r2, r3
 8009ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bac:	d102      	bne.n	8009bb4 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009bae:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009bb2:	e059      	b.n	8009c68 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009bba:	f240 432a 	movw	r3, #1066	; 0x42a
 8009bbe:	4013      	ands	r3, r2
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d0d6      	beq.n	8009b72 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bca:	f003 0308 	and.w	r3, r3, #8
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d005      	beq.n	8009bde <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	2208      	movs	r2, #8
 8009bd8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009bda:	2308      	movs	r3, #8
 8009bdc:	e044      	b.n	8009c68 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009be4:	f003 0302 	and.w	r3, r3, #2
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d005      	beq.n	8009bf8 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	2202      	movs	r2, #2
 8009bf2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009bf4:	2302      	movs	r3, #2
 8009bf6:	e037      	b.n	8009c68 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bfe:	f003 0320 	and.w	r3, r3, #32
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d005      	beq.n	8009c12 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	2220      	movs	r2, #32
 8009c0c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8009c0e:	2320      	movs	r3, #32
 8009c10:	e02a      	b.n	8009c68 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f240 523a 	movw	r2, #1338	; 0x53a
 8009c1a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	061a      	lsls	r2, r3, #24
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	021b      	lsls	r3, r3, #8
 8009c24:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009c28:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	0a1b      	lsrs	r3, r3, #8
 8009c2e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009c32:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	0e1b      	lsrs	r3, r3, #24
 8009c38:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c3c:	601a      	str	r2, [r3, #0]
    scr++;
 8009c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c40:	3304      	adds	r3, #4
 8009c42:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	061a      	lsls	r2, r3, #24
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	021b      	lsls	r3, r3, #8
 8009c4c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009c50:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	0a1b      	lsrs	r3, r3, #8
 8009c56:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009c5a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	0e1b      	lsrs	r3, r3, #24
 8009c60:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c64:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8009c66:	2300      	movs	r3, #0
}
 8009c68:	4618      	mov	r0, r3
 8009c6a:	373c      	adds	r7, #60	; 0x3c
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	bd90      	pop	{r4, r7, pc}

08009c70 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b086      	sub	sp, #24
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c7c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c82:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d03f      	beq.n	8009d0a <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	617b      	str	r3, [r7, #20]
 8009c8e:	e033      	b.n	8009cf8 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	4618      	mov	r0, r3
 8009c96:	f001 fad7 	bl	800b248 <SDIO_ReadFIFO>
 8009c9a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	b2da      	uxtb	r2, r3
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	3301      	adds	r3, #1
 8009ca8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009caa:	693b      	ldr	r3, [r7, #16]
 8009cac:	3b01      	subs	r3, #1
 8009cae:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	0a1b      	lsrs	r3, r3, #8
 8009cb4:	b2da      	uxtb	r2, r3
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	3301      	adds	r3, #1
 8009cbe:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009cc0:	693b      	ldr	r3, [r7, #16]
 8009cc2:	3b01      	subs	r3, #1
 8009cc4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	0c1b      	lsrs	r3, r3, #16
 8009cca:	b2da      	uxtb	r2, r3
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	3b01      	subs	r3, #1
 8009cda:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	0e1b      	lsrs	r3, r3, #24
 8009ce0:	b2da      	uxtb	r2, r3
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	3301      	adds	r3, #1
 8009cea:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009cec:	693b      	ldr	r3, [r7, #16]
 8009cee:	3b01      	subs	r3, #1
 8009cf0:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8009cf2:	697b      	ldr	r3, [r7, #20]
 8009cf4:	3301      	adds	r3, #1
 8009cf6:	617b      	str	r3, [r7, #20]
 8009cf8:	697b      	ldr	r3, [r7, #20]
 8009cfa:	2b07      	cmp	r3, #7
 8009cfc:	d9c8      	bls.n	8009c90 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	68fa      	ldr	r2, [r7, #12]
 8009d02:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	693a      	ldr	r2, [r7, #16]
 8009d08:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8009d0a:	bf00      	nop
 8009d0c:	3718      	adds	r7, #24
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bd80      	pop	{r7, pc}

08009d12 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8009d12:	b580      	push	{r7, lr}
 8009d14:	b086      	sub	sp, #24
 8009d16:	af00      	add	r7, sp, #0
 8009d18:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6a1b      	ldr	r3, [r3, #32]
 8009d1e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d24:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009d26:	693b      	ldr	r3, [r7, #16]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d043      	beq.n	8009db4 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	617b      	str	r3, [r7, #20]
 8009d30:	e037      	b.n	8009da2 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	781b      	ldrb	r3, [r3, #0]
 8009d36:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	3301      	adds	r3, #1
 8009d3c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	3b01      	subs	r3, #1
 8009d42:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	781b      	ldrb	r3, [r3, #0]
 8009d48:	021a      	lsls	r2, r3, #8
 8009d4a:	68bb      	ldr	r3, [r7, #8]
 8009d4c:	4313      	orrs	r3, r2
 8009d4e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	3301      	adds	r3, #1
 8009d54:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009d56:	693b      	ldr	r3, [r7, #16]
 8009d58:	3b01      	subs	r3, #1
 8009d5a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	781b      	ldrb	r3, [r3, #0]
 8009d60:	041a      	lsls	r2, r3, #16
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	4313      	orrs	r3, r2
 8009d66:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	3301      	adds	r3, #1
 8009d6c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009d6e:	693b      	ldr	r3, [r7, #16]
 8009d70:	3b01      	subs	r3, #1
 8009d72:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	781b      	ldrb	r3, [r3, #0]
 8009d78:	061a      	lsls	r2, r3, #24
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	4313      	orrs	r3, r2
 8009d7e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	3301      	adds	r3, #1
 8009d84:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009d86:	693b      	ldr	r3, [r7, #16]
 8009d88:	3b01      	subs	r3, #1
 8009d8a:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f107 0208 	add.w	r2, r7, #8
 8009d94:	4611      	mov	r1, r2
 8009d96:	4618      	mov	r0, r3
 8009d98:	f001 fa62 	bl	800b260 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	3301      	adds	r3, #1
 8009da0:	617b      	str	r3, [r7, #20]
 8009da2:	697b      	ldr	r3, [r7, #20]
 8009da4:	2b07      	cmp	r3, #7
 8009da6:	d9c4      	bls.n	8009d32 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	68fa      	ldr	r2, [r7, #12]
 8009dac:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	693a      	ldr	r2, [r7, #16]
 8009db2:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009db4:	bf00      	nop
 8009db6:	3718      	adds	r7, #24
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}

08009dbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b082      	sub	sp, #8
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d101      	bne.n	8009dce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009dca:	2301      	movs	r3, #1
 8009dcc:	e07b      	b.n	8009ec6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d108      	bne.n	8009de8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	685b      	ldr	r3, [r3, #4]
 8009dda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009dde:	d009      	beq.n	8009df4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2200      	movs	r2, #0
 8009de4:	61da      	str	r2, [r3, #28]
 8009de6:	e005      	b.n	8009df4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2200      	movs	r2, #0
 8009dec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2200      	movs	r2, #0
 8009df2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2200      	movs	r2, #0
 8009df8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009e00:	b2db      	uxtb	r3, r3
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d106      	bne.n	8009e14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f7f8 fbcc 	bl	80025ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2202      	movs	r2, #2
 8009e18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	681a      	ldr	r2, [r3, #0]
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e2a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	685b      	ldr	r3, [r3, #4]
 8009e30:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	689b      	ldr	r3, [r3, #8]
 8009e38:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009e3c:	431a      	orrs	r2, r3
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	68db      	ldr	r3, [r3, #12]
 8009e42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009e46:	431a      	orrs	r2, r3
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	691b      	ldr	r3, [r3, #16]
 8009e4c:	f003 0302 	and.w	r3, r3, #2
 8009e50:	431a      	orrs	r2, r3
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	695b      	ldr	r3, [r3, #20]
 8009e56:	f003 0301 	and.w	r3, r3, #1
 8009e5a:	431a      	orrs	r2, r3
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	699b      	ldr	r3, [r3, #24]
 8009e60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009e64:	431a      	orrs	r2, r3
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	69db      	ldr	r3, [r3, #28]
 8009e6a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009e6e:	431a      	orrs	r2, r3
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6a1b      	ldr	r3, [r3, #32]
 8009e74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e78:	ea42 0103 	orr.w	r1, r2, r3
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e80:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	430a      	orrs	r2, r1
 8009e8a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	699b      	ldr	r3, [r3, #24]
 8009e90:	0c1b      	lsrs	r3, r3, #16
 8009e92:	f003 0104 	and.w	r1, r3, #4
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e9a:	f003 0210 	and.w	r2, r3, #16
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	430a      	orrs	r2, r1
 8009ea4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	69da      	ldr	r2, [r3, #28]
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009eb4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2200      	movs	r2, #0
 8009eba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2201      	movs	r2, #1
 8009ec0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009ec4:	2300      	movs	r3, #0
}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	3708      	adds	r7, #8
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}

08009ece <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ece:	b580      	push	{r7, lr}
 8009ed0:	b088      	sub	sp, #32
 8009ed2:	af00      	add	r7, sp, #0
 8009ed4:	60f8      	str	r0, [r7, #12]
 8009ed6:	60b9      	str	r1, [r7, #8]
 8009ed8:	603b      	str	r3, [r7, #0]
 8009eda:	4613      	mov	r3, r2
 8009edc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009ee8:	2b01      	cmp	r3, #1
 8009eea:	d101      	bne.n	8009ef0 <HAL_SPI_Transmit+0x22>
 8009eec:	2302      	movs	r3, #2
 8009eee:	e126      	b.n	800a13e <HAL_SPI_Transmit+0x270>
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	2201      	movs	r2, #1
 8009ef4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009ef8:	f7f9 f89e 	bl	8003038 <HAL_GetTick>
 8009efc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009efe:	88fb      	ldrh	r3, [r7, #6]
 8009f00:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009f08:	b2db      	uxtb	r3, r3
 8009f0a:	2b01      	cmp	r3, #1
 8009f0c:	d002      	beq.n	8009f14 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009f0e:	2302      	movs	r3, #2
 8009f10:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009f12:	e10b      	b.n	800a12c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d002      	beq.n	8009f20 <HAL_SPI_Transmit+0x52>
 8009f1a:	88fb      	ldrh	r3, [r7, #6]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d102      	bne.n	8009f26 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009f20:	2301      	movs	r3, #1
 8009f22:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009f24:	e102      	b.n	800a12c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	2203      	movs	r2, #3
 8009f2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2200      	movs	r2, #0
 8009f32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	68ba      	ldr	r2, [r7, #8]
 8009f38:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	88fa      	ldrh	r2, [r7, #6]
 8009f3e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	88fa      	ldrh	r2, [r7, #6]
 8009f44:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	2200      	movs	r2, #0
 8009f4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	2200      	movs	r2, #0
 8009f50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2200      	movs	r2, #0
 8009f56:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	2200      	movs	r2, #0
 8009f62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	689b      	ldr	r3, [r3, #8]
 8009f68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009f6c:	d10f      	bne.n	8009f8e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	681a      	ldr	r2, [r3, #0]
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f7c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	681a      	ldr	r2, [r3, #0]
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009f8c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f98:	2b40      	cmp	r3, #64	; 0x40
 8009f9a:	d007      	beq.n	8009fac <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	681a      	ldr	r2, [r3, #0]
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009faa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	68db      	ldr	r3, [r3, #12]
 8009fb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009fb4:	d14b      	bne.n	800a04e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	685b      	ldr	r3, [r3, #4]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d002      	beq.n	8009fc4 <HAL_SPI_Transmit+0xf6>
 8009fbe:	8afb      	ldrh	r3, [r7, #22]
 8009fc0:	2b01      	cmp	r3, #1
 8009fc2:	d13e      	bne.n	800a042 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fc8:	881a      	ldrh	r2, [r3, #0]
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fd4:	1c9a      	adds	r2, r3, #2
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009fde:	b29b      	uxth	r3, r3
 8009fe0:	3b01      	subs	r3, #1
 8009fe2:	b29a      	uxth	r2, r3
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009fe8:	e02b      	b.n	800a042 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	689b      	ldr	r3, [r3, #8]
 8009ff0:	f003 0302 	and.w	r3, r3, #2
 8009ff4:	2b02      	cmp	r3, #2
 8009ff6:	d112      	bne.n	800a01e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ffc:	881a      	ldrh	r2, [r3, #0]
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a008:	1c9a      	adds	r2, r3, #2
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a012:	b29b      	uxth	r3, r3
 800a014:	3b01      	subs	r3, #1
 800a016:	b29a      	uxth	r2, r3
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	86da      	strh	r2, [r3, #54]	; 0x36
 800a01c:	e011      	b.n	800a042 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a01e:	f7f9 f80b 	bl	8003038 <HAL_GetTick>
 800a022:	4602      	mov	r2, r0
 800a024:	69bb      	ldr	r3, [r7, #24]
 800a026:	1ad3      	subs	r3, r2, r3
 800a028:	683a      	ldr	r2, [r7, #0]
 800a02a:	429a      	cmp	r2, r3
 800a02c:	d803      	bhi.n	800a036 <HAL_SPI_Transmit+0x168>
 800a02e:	683b      	ldr	r3, [r7, #0]
 800a030:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a034:	d102      	bne.n	800a03c <HAL_SPI_Transmit+0x16e>
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d102      	bne.n	800a042 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800a03c:	2303      	movs	r3, #3
 800a03e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a040:	e074      	b.n	800a12c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a046:	b29b      	uxth	r3, r3
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d1ce      	bne.n	8009fea <HAL_SPI_Transmit+0x11c>
 800a04c:	e04c      	b.n	800a0e8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d002      	beq.n	800a05c <HAL_SPI_Transmit+0x18e>
 800a056:	8afb      	ldrh	r3, [r7, #22]
 800a058:	2b01      	cmp	r3, #1
 800a05a:	d140      	bne.n	800a0de <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	330c      	adds	r3, #12
 800a066:	7812      	ldrb	r2, [r2, #0]
 800a068:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a06e:	1c5a      	adds	r2, r3, #1
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a078:	b29b      	uxth	r3, r3
 800a07a:	3b01      	subs	r3, #1
 800a07c:	b29a      	uxth	r2, r3
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a082:	e02c      	b.n	800a0de <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	689b      	ldr	r3, [r3, #8]
 800a08a:	f003 0302 	and.w	r3, r3, #2
 800a08e:	2b02      	cmp	r3, #2
 800a090:	d113      	bne.n	800a0ba <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	330c      	adds	r3, #12
 800a09c:	7812      	ldrb	r2, [r2, #0]
 800a09e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0a4:	1c5a      	adds	r2, r3, #1
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	3b01      	subs	r3, #1
 800a0b2:	b29a      	uxth	r2, r3
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	86da      	strh	r2, [r3, #54]	; 0x36
 800a0b8:	e011      	b.n	800a0de <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a0ba:	f7f8 ffbd 	bl	8003038 <HAL_GetTick>
 800a0be:	4602      	mov	r2, r0
 800a0c0:	69bb      	ldr	r3, [r7, #24]
 800a0c2:	1ad3      	subs	r3, r2, r3
 800a0c4:	683a      	ldr	r2, [r7, #0]
 800a0c6:	429a      	cmp	r2, r3
 800a0c8:	d803      	bhi.n	800a0d2 <HAL_SPI_Transmit+0x204>
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0d0:	d102      	bne.n	800a0d8 <HAL_SPI_Transmit+0x20a>
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d102      	bne.n	800a0de <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800a0d8:	2303      	movs	r3, #3
 800a0da:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a0dc:	e026      	b.n	800a12c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a0e2:	b29b      	uxth	r3, r3
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d1cd      	bne.n	800a084 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a0e8:	69ba      	ldr	r2, [r7, #24]
 800a0ea:	6839      	ldr	r1, [r7, #0]
 800a0ec:	68f8      	ldr	r0, [r7, #12]
 800a0ee:	f000 f9d1 	bl	800a494 <SPI_EndRxTxTransaction>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d002      	beq.n	800a0fe <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	2220      	movs	r2, #32
 800a0fc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	689b      	ldr	r3, [r3, #8]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d10a      	bne.n	800a11c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a106:	2300      	movs	r3, #0
 800a108:	613b      	str	r3, [r7, #16]
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	68db      	ldr	r3, [r3, #12]
 800a110:	613b      	str	r3, [r7, #16]
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	689b      	ldr	r3, [r3, #8]
 800a118:	613b      	str	r3, [r7, #16]
 800a11a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a120:	2b00      	cmp	r3, #0
 800a122:	d002      	beq.n	800a12a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800a124:	2301      	movs	r3, #1
 800a126:	77fb      	strb	r3, [r7, #31]
 800a128:	e000      	b.n	800a12c <HAL_SPI_Transmit+0x25e>
  }

error:
 800a12a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	2201      	movs	r2, #1
 800a130:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	2200      	movs	r2, #0
 800a138:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a13c:	7ffb      	ldrb	r3, [r7, #31]
}
 800a13e:	4618      	mov	r0, r3
 800a140:	3720      	adds	r7, #32
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}
	...

0800a148 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b088      	sub	sp, #32
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	685b      	ldr	r3, [r3, #4]
 800a156:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	689b      	ldr	r3, [r3, #8]
 800a15e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a160:	69bb      	ldr	r3, [r7, #24]
 800a162:	099b      	lsrs	r3, r3, #6
 800a164:	f003 0301 	and.w	r3, r3, #1
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d10f      	bne.n	800a18c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a16c:	69bb      	ldr	r3, [r7, #24]
 800a16e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a172:	2b00      	cmp	r3, #0
 800a174:	d00a      	beq.n	800a18c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a176:	69fb      	ldr	r3, [r7, #28]
 800a178:	099b      	lsrs	r3, r3, #6
 800a17a:	f003 0301 	and.w	r3, r3, #1
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d004      	beq.n	800a18c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	4798      	blx	r3
    return;
 800a18a:	e0d8      	b.n	800a33e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a18c:	69bb      	ldr	r3, [r7, #24]
 800a18e:	085b      	lsrs	r3, r3, #1
 800a190:	f003 0301 	and.w	r3, r3, #1
 800a194:	2b00      	cmp	r3, #0
 800a196:	d00a      	beq.n	800a1ae <HAL_SPI_IRQHandler+0x66>
 800a198:	69fb      	ldr	r3, [r7, #28]
 800a19a:	09db      	lsrs	r3, r3, #7
 800a19c:	f003 0301 	and.w	r3, r3, #1
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d004      	beq.n	800a1ae <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	4798      	blx	r3
    return;
 800a1ac:	e0c7      	b.n	800a33e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a1ae:	69bb      	ldr	r3, [r7, #24]
 800a1b0:	095b      	lsrs	r3, r3, #5
 800a1b2:	f003 0301 	and.w	r3, r3, #1
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d10c      	bne.n	800a1d4 <HAL_SPI_IRQHandler+0x8c>
 800a1ba:	69bb      	ldr	r3, [r7, #24]
 800a1bc:	099b      	lsrs	r3, r3, #6
 800a1be:	f003 0301 	and.w	r3, r3, #1
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d106      	bne.n	800a1d4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a1c6:	69bb      	ldr	r3, [r7, #24]
 800a1c8:	0a1b      	lsrs	r3, r3, #8
 800a1ca:	f003 0301 	and.w	r3, r3, #1
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	f000 80b5 	beq.w	800a33e <HAL_SPI_IRQHandler+0x1f6>
 800a1d4:	69fb      	ldr	r3, [r7, #28]
 800a1d6:	095b      	lsrs	r3, r3, #5
 800a1d8:	f003 0301 	and.w	r3, r3, #1
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	f000 80ae 	beq.w	800a33e <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a1e2:	69bb      	ldr	r3, [r7, #24]
 800a1e4:	099b      	lsrs	r3, r3, #6
 800a1e6:	f003 0301 	and.w	r3, r3, #1
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d023      	beq.n	800a236 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a1f4:	b2db      	uxtb	r3, r3
 800a1f6:	2b03      	cmp	r3, #3
 800a1f8:	d011      	beq.n	800a21e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1fe:	f043 0204 	orr.w	r2, r3, #4
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a206:	2300      	movs	r3, #0
 800a208:	617b      	str	r3, [r7, #20]
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	68db      	ldr	r3, [r3, #12]
 800a210:	617b      	str	r3, [r7, #20]
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	689b      	ldr	r3, [r3, #8]
 800a218:	617b      	str	r3, [r7, #20]
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	e00b      	b.n	800a236 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a21e:	2300      	movs	r3, #0
 800a220:	613b      	str	r3, [r7, #16]
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	68db      	ldr	r3, [r3, #12]
 800a228:	613b      	str	r3, [r7, #16]
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	689b      	ldr	r3, [r3, #8]
 800a230:	613b      	str	r3, [r7, #16]
 800a232:	693b      	ldr	r3, [r7, #16]
        return;
 800a234:	e083      	b.n	800a33e <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a236:	69bb      	ldr	r3, [r7, #24]
 800a238:	095b      	lsrs	r3, r3, #5
 800a23a:	f003 0301 	and.w	r3, r3, #1
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d014      	beq.n	800a26c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a246:	f043 0201 	orr.w	r2, r3, #1
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a24e:	2300      	movs	r3, #0
 800a250:	60fb      	str	r3, [r7, #12]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	60fb      	str	r3, [r7, #12]
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	681a      	ldr	r2, [r3, #0]
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a268:	601a      	str	r2, [r3, #0]
 800a26a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a26c:	69bb      	ldr	r3, [r7, #24]
 800a26e:	0a1b      	lsrs	r3, r3, #8
 800a270:	f003 0301 	and.w	r3, r3, #1
 800a274:	2b00      	cmp	r3, #0
 800a276:	d00c      	beq.n	800a292 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a27c:	f043 0208 	orr.w	r2, r3, #8
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a284:	2300      	movs	r3, #0
 800a286:	60bb      	str	r3, [r7, #8]
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	689b      	ldr	r3, [r3, #8]
 800a28e:	60bb      	str	r3, [r7, #8]
 800a290:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a296:	2b00      	cmp	r3, #0
 800a298:	d050      	beq.n	800a33c <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	685a      	ldr	r2, [r3, #4]
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a2a8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	2201      	movs	r2, #1
 800a2ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a2b2:	69fb      	ldr	r3, [r7, #28]
 800a2b4:	f003 0302 	and.w	r3, r3, #2
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d104      	bne.n	800a2c6 <HAL_SPI_IRQHandler+0x17e>
 800a2bc:	69fb      	ldr	r3, [r7, #28]
 800a2be:	f003 0301 	and.w	r3, r3, #1
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d034      	beq.n	800a330 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	685a      	ldr	r2, [r3, #4]
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f022 0203 	bic.w	r2, r2, #3
 800a2d4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d011      	beq.n	800a302 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2e2:	4a18      	ldr	r2, [pc, #96]	; (800a344 <HAL_SPI_IRQHandler+0x1fc>)
 800a2e4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	f7fa fadc 	bl	80048a8 <HAL_DMA_Abort_IT>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d005      	beq.n	800a302 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a306:	2b00      	cmp	r3, #0
 800a308:	d016      	beq.n	800a338 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a30e:	4a0d      	ldr	r2, [pc, #52]	; (800a344 <HAL_SPI_IRQHandler+0x1fc>)
 800a310:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a316:	4618      	mov	r0, r3
 800a318:	f7fa fac6 	bl	80048a8 <HAL_DMA_Abort_IT>
 800a31c:	4603      	mov	r3, r0
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d00a      	beq.n	800a338 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a326:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800a32e:	e003      	b.n	800a338 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a330:	6878      	ldr	r0, [r7, #4]
 800a332:	f000 f809 	bl	800a348 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a336:	e000      	b.n	800a33a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a338:	bf00      	nop
    return;
 800a33a:	bf00      	nop
 800a33c:	bf00      	nop
  }
}
 800a33e:	3720      	adds	r7, #32
 800a340:	46bd      	mov	sp, r7
 800a342:	bd80      	pop	{r7, pc}
 800a344:	0800a35b 	.word	0x0800a35b

0800a348 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a348:	b480      	push	{r7}
 800a34a:	b083      	sub	sp, #12
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a350:	bf00      	nop
 800a352:	370c      	adds	r7, #12
 800a354:	46bd      	mov	sp, r7
 800a356:	bc80      	pop	{r7}
 800a358:	4770      	bx	lr

0800a35a <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a35a:	b580      	push	{r7, lr}
 800a35c:	b084      	sub	sp, #16
 800a35e:	af00      	add	r7, sp, #0
 800a360:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a366:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	2200      	movs	r2, #0
 800a36c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	2200      	movs	r2, #0
 800a372:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a374:	68f8      	ldr	r0, [r7, #12]
 800a376:	f7ff ffe7 	bl	800a348 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a37a:	bf00      	nop
 800a37c:	3710      	adds	r7, #16
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}
	...

0800a384 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b088      	sub	sp, #32
 800a388:	af00      	add	r7, sp, #0
 800a38a:	60f8      	str	r0, [r7, #12]
 800a38c:	60b9      	str	r1, [r7, #8]
 800a38e:	603b      	str	r3, [r7, #0]
 800a390:	4613      	mov	r3, r2
 800a392:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a394:	f7f8 fe50 	bl	8003038 <HAL_GetTick>
 800a398:	4602      	mov	r2, r0
 800a39a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a39c:	1a9b      	subs	r3, r3, r2
 800a39e:	683a      	ldr	r2, [r7, #0]
 800a3a0:	4413      	add	r3, r2
 800a3a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a3a4:	f7f8 fe48 	bl	8003038 <HAL_GetTick>
 800a3a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a3aa:	4b39      	ldr	r3, [pc, #228]	; (800a490 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	015b      	lsls	r3, r3, #5
 800a3b0:	0d1b      	lsrs	r3, r3, #20
 800a3b2:	69fa      	ldr	r2, [r7, #28]
 800a3b4:	fb02 f303 	mul.w	r3, r2, r3
 800a3b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a3ba:	e054      	b.n	800a466 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3c2:	d050      	beq.n	800a466 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a3c4:	f7f8 fe38 	bl	8003038 <HAL_GetTick>
 800a3c8:	4602      	mov	r2, r0
 800a3ca:	69bb      	ldr	r3, [r7, #24]
 800a3cc:	1ad3      	subs	r3, r2, r3
 800a3ce:	69fa      	ldr	r2, [r7, #28]
 800a3d0:	429a      	cmp	r2, r3
 800a3d2:	d902      	bls.n	800a3da <SPI_WaitFlagStateUntilTimeout+0x56>
 800a3d4:	69fb      	ldr	r3, [r7, #28]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d13d      	bne.n	800a456 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	685a      	ldr	r2, [r3, #4]
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a3e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	685b      	ldr	r3, [r3, #4]
 800a3ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a3f2:	d111      	bne.n	800a418 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	689b      	ldr	r3, [r3, #8]
 800a3f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a3fc:	d004      	beq.n	800a408 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	689b      	ldr	r3, [r3, #8]
 800a402:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a406:	d107      	bne.n	800a418 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	681a      	ldr	r2, [r3, #0]
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a416:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a41c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a420:	d10f      	bne.n	800a442 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	681a      	ldr	r2, [r3, #0]
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a430:	601a      	str	r2, [r3, #0]
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	681a      	ldr	r2, [r3, #0]
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a440:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	2201      	movs	r2, #1
 800a446:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	2200      	movs	r2, #0
 800a44e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a452:	2303      	movs	r3, #3
 800a454:	e017      	b.n	800a486 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d101      	bne.n	800a460 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a45c:	2300      	movs	r3, #0
 800a45e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a460:	697b      	ldr	r3, [r7, #20]
 800a462:	3b01      	subs	r3, #1
 800a464:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	689a      	ldr	r2, [r3, #8]
 800a46c:	68bb      	ldr	r3, [r7, #8]
 800a46e:	4013      	ands	r3, r2
 800a470:	68ba      	ldr	r2, [r7, #8]
 800a472:	429a      	cmp	r2, r3
 800a474:	bf0c      	ite	eq
 800a476:	2301      	moveq	r3, #1
 800a478:	2300      	movne	r3, #0
 800a47a:	b2db      	uxtb	r3, r3
 800a47c:	461a      	mov	r2, r3
 800a47e:	79fb      	ldrb	r3, [r7, #7]
 800a480:	429a      	cmp	r2, r3
 800a482:	d19b      	bne.n	800a3bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a484:	2300      	movs	r3, #0
}
 800a486:	4618      	mov	r0, r3
 800a488:	3720      	adds	r7, #32
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
 800a48e:	bf00      	nop
 800a490:	20000004 	.word	0x20000004

0800a494 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b086      	sub	sp, #24
 800a498:	af02      	add	r7, sp, #8
 800a49a:	60f8      	str	r0, [r7, #12]
 800a49c:	60b9      	str	r1, [r7, #8]
 800a49e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	9300      	str	r3, [sp, #0]
 800a4a4:	68bb      	ldr	r3, [r7, #8]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	2180      	movs	r1, #128	; 0x80
 800a4aa:	68f8      	ldr	r0, [r7, #12]
 800a4ac:	f7ff ff6a 	bl	800a384 <SPI_WaitFlagStateUntilTimeout>
 800a4b0:	4603      	mov	r3, r0
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d007      	beq.n	800a4c6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4ba:	f043 0220 	orr.w	r2, r3, #32
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800a4c2:	2303      	movs	r3, #3
 800a4c4:	e000      	b.n	800a4c8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800a4c6:	2300      	movs	r3, #0
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	3710      	adds	r7, #16
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	bd80      	pop	{r7, pc}

0800a4d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a4d0:	b580      	push	{r7, lr}
 800a4d2:	b082      	sub	sp, #8
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d101      	bne.n	800a4e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a4de:	2301      	movs	r3, #1
 800a4e0:	e041      	b.n	800a566 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a4e8:	b2db      	uxtb	r3, r3
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d106      	bne.n	800a4fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f7f8 f92c 	bl	8002754 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2202      	movs	r2, #2
 800a500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681a      	ldr	r2, [r3, #0]
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	3304      	adds	r3, #4
 800a50c:	4619      	mov	r1, r3
 800a50e:	4610      	mov	r0, r2
 800a510:	f000 f9c8 	bl	800a8a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2201      	movs	r2, #1
 800a518:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2201      	movs	r2, #1
 800a520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2201      	movs	r2, #1
 800a528:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2201      	movs	r2, #1
 800a530:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2201      	movs	r2, #1
 800a538:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2201      	movs	r2, #1
 800a540:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2201      	movs	r2, #1
 800a548:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2201      	movs	r2, #1
 800a550:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2201      	movs	r2, #1
 800a558:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2201      	movs	r2, #1
 800a560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a564:	2300      	movs	r3, #0
}
 800a566:	4618      	mov	r0, r3
 800a568:	3708      	adds	r7, #8
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd80      	pop	{r7, pc}
	...

0800a570 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a570:	b480      	push	{r7}
 800a572:	b085      	sub	sp, #20
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a57e:	b2db      	uxtb	r3, r3
 800a580:	2b01      	cmp	r3, #1
 800a582:	d001      	beq.n	800a588 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a584:	2301      	movs	r3, #1
 800a586:	e046      	b.n	800a616 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2202      	movs	r2, #2
 800a58c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	4a22      	ldr	r2, [pc, #136]	; (800a620 <HAL_TIM_Base_Start+0xb0>)
 800a596:	4293      	cmp	r3, r2
 800a598:	d022      	beq.n	800a5e0 <HAL_TIM_Base_Start+0x70>
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5a2:	d01d      	beq.n	800a5e0 <HAL_TIM_Base_Start+0x70>
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	4a1e      	ldr	r2, [pc, #120]	; (800a624 <HAL_TIM_Base_Start+0xb4>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d018      	beq.n	800a5e0 <HAL_TIM_Base_Start+0x70>
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	4a1d      	ldr	r2, [pc, #116]	; (800a628 <HAL_TIM_Base_Start+0xb8>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d013      	beq.n	800a5e0 <HAL_TIM_Base_Start+0x70>
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	4a1b      	ldr	r2, [pc, #108]	; (800a62c <HAL_TIM_Base_Start+0xbc>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d00e      	beq.n	800a5e0 <HAL_TIM_Base_Start+0x70>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	4a1a      	ldr	r2, [pc, #104]	; (800a630 <HAL_TIM_Base_Start+0xc0>)
 800a5c8:	4293      	cmp	r3, r2
 800a5ca:	d009      	beq.n	800a5e0 <HAL_TIM_Base_Start+0x70>
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	4a18      	ldr	r2, [pc, #96]	; (800a634 <HAL_TIM_Base_Start+0xc4>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d004      	beq.n	800a5e0 <HAL_TIM_Base_Start+0x70>
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	4a17      	ldr	r2, [pc, #92]	; (800a638 <HAL_TIM_Base_Start+0xc8>)
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d111      	bne.n	800a604 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	689b      	ldr	r3, [r3, #8]
 800a5e6:	f003 0307 	and.w	r3, r3, #7
 800a5ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	2b06      	cmp	r3, #6
 800a5f0:	d010      	beq.n	800a614 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	681a      	ldr	r2, [r3, #0]
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f042 0201 	orr.w	r2, r2, #1
 800a600:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a602:	e007      	b.n	800a614 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	681a      	ldr	r2, [r3, #0]
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	f042 0201 	orr.w	r2, r2, #1
 800a612:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a614:	2300      	movs	r3, #0
}
 800a616:	4618      	mov	r0, r3
 800a618:	3714      	adds	r7, #20
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bc80      	pop	{r7}
 800a61e:	4770      	bx	lr
 800a620:	40010000 	.word	0x40010000
 800a624:	40000400 	.word	0x40000400
 800a628:	40000800 	.word	0x40000800
 800a62c:	40000c00 	.word	0x40000c00
 800a630:	40010400 	.word	0x40010400
 800a634:	40014000 	.word	0x40014000
 800a638:	40001800 	.word	0x40001800

0800a63c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b086      	sub	sp, #24
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
 800a644:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d101      	bne.n	800a650 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a64c:	2301      	movs	r3, #1
 800a64e:	e097      	b.n	800a780 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a656:	b2db      	uxtb	r3, r3
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d106      	bne.n	800a66a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2200      	movs	r2, #0
 800a660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f7f8 f8d7 	bl	8002818 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2202      	movs	r2, #2
 800a66e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	689b      	ldr	r3, [r3, #8]
 800a678:	687a      	ldr	r2, [r7, #4]
 800a67a:	6812      	ldr	r2, [r2, #0]
 800a67c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a680:	f023 0307 	bic.w	r3, r3, #7
 800a684:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681a      	ldr	r2, [r3, #0]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	3304      	adds	r3, #4
 800a68e:	4619      	mov	r1, r3
 800a690:	4610      	mov	r0, r2
 800a692:	f000 f907 	bl	800a8a4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	689b      	ldr	r3, [r3, #8]
 800a69c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	699b      	ldr	r3, [r3, #24]
 800a6a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	6a1b      	ldr	r3, [r3, #32]
 800a6ac:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	697a      	ldr	r2, [r7, #20]
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a6be:	f023 0303 	bic.w	r3, r3, #3
 800a6c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	689a      	ldr	r2, [r3, #8]
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	699b      	ldr	r3, [r3, #24]
 800a6cc:	021b      	lsls	r3, r3, #8
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	693a      	ldr	r2, [r7, #16]
 800a6d2:	4313      	orrs	r3, r2
 800a6d4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a6d6:	693b      	ldr	r3, [r7, #16]
 800a6d8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800a6dc:	f023 030c 	bic.w	r3, r3, #12
 800a6e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a6e2:	693b      	ldr	r3, [r7, #16]
 800a6e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a6e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a6ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	68da      	ldr	r2, [r3, #12]
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	69db      	ldr	r3, [r3, #28]
 800a6f6:	021b      	lsls	r3, r3, #8
 800a6f8:	4313      	orrs	r3, r2
 800a6fa:	693a      	ldr	r2, [r7, #16]
 800a6fc:	4313      	orrs	r3, r2
 800a6fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	691b      	ldr	r3, [r3, #16]
 800a704:	011a      	lsls	r2, r3, #4
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	6a1b      	ldr	r3, [r3, #32]
 800a70a:	031b      	lsls	r3, r3, #12
 800a70c:	4313      	orrs	r3, r2
 800a70e:	693a      	ldr	r2, [r7, #16]
 800a710:	4313      	orrs	r3, r2
 800a712:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800a71a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800a722:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	685a      	ldr	r2, [r3, #4]
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	695b      	ldr	r3, [r3, #20]
 800a72c:	011b      	lsls	r3, r3, #4
 800a72e:	4313      	orrs	r3, r2
 800a730:	68fa      	ldr	r2, [r7, #12]
 800a732:	4313      	orrs	r3, r2
 800a734:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	697a      	ldr	r2, [r7, #20]
 800a73c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	693a      	ldr	r2, [r7, #16]
 800a744:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	68fa      	ldr	r2, [r7, #12]
 800a74c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2201      	movs	r2, #1
 800a752:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2201      	movs	r2, #1
 800a75a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2201      	movs	r2, #1
 800a762:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	2201      	movs	r2, #1
 800a76a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2201      	movs	r2, #1
 800a772:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2201      	movs	r2, #1
 800a77a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a77e:	2300      	movs	r3, #0
}
 800a780:	4618      	mov	r0, r3
 800a782:	3718      	adds	r7, #24
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}

0800a788 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b084      	sub	sp, #16
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
 800a790:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a798:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a7a0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a7a8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a7b0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d110      	bne.n	800a7da <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a7b8:	7bfb      	ldrb	r3, [r7, #15]
 800a7ba:	2b01      	cmp	r3, #1
 800a7bc:	d102      	bne.n	800a7c4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800a7be:	7b7b      	ldrb	r3, [r7, #13]
 800a7c0:	2b01      	cmp	r3, #1
 800a7c2:	d001      	beq.n	800a7c8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	e068      	b.n	800a89a <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2202      	movs	r2, #2
 800a7cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2202      	movs	r2, #2
 800a7d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a7d8:	e031      	b.n	800a83e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	2b04      	cmp	r3, #4
 800a7de:	d110      	bne.n	800a802 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a7e0:	7bbb      	ldrb	r3, [r7, #14]
 800a7e2:	2b01      	cmp	r3, #1
 800a7e4:	d102      	bne.n	800a7ec <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a7e6:	7b3b      	ldrb	r3, [r7, #12]
 800a7e8:	2b01      	cmp	r3, #1
 800a7ea:	d001      	beq.n	800a7f0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800a7ec:	2301      	movs	r3, #1
 800a7ee:	e054      	b.n	800a89a <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2202      	movs	r2, #2
 800a7f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2202      	movs	r2, #2
 800a7fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a800:	e01d      	b.n	800a83e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a802:	7bfb      	ldrb	r3, [r7, #15]
 800a804:	2b01      	cmp	r3, #1
 800a806:	d108      	bne.n	800a81a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a808:	7bbb      	ldrb	r3, [r7, #14]
 800a80a:	2b01      	cmp	r3, #1
 800a80c:	d105      	bne.n	800a81a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a80e:	7b7b      	ldrb	r3, [r7, #13]
 800a810:	2b01      	cmp	r3, #1
 800a812:	d102      	bne.n	800a81a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a814:	7b3b      	ldrb	r3, [r7, #12]
 800a816:	2b01      	cmp	r3, #1
 800a818:	d001      	beq.n	800a81e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800a81a:	2301      	movs	r3, #1
 800a81c:	e03d      	b.n	800a89a <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2202      	movs	r2, #2
 800a822:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	2202      	movs	r2, #2
 800a82a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	2202      	movs	r2, #2
 800a832:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	2202      	movs	r2, #2
 800a83a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d002      	beq.n	800a84a <HAL_TIM_Encoder_Start+0xc2>
 800a844:	2b04      	cmp	r3, #4
 800a846:	d008      	beq.n	800a85a <HAL_TIM_Encoder_Start+0xd2>
 800a848:	e00f      	b.n	800a86a <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	2201      	movs	r2, #1
 800a850:	2100      	movs	r1, #0
 800a852:	4618      	mov	r0, r3
 800a854:	f000 f8c4 	bl	800a9e0 <TIM_CCxChannelCmd>
      break;
 800a858:	e016      	b.n	800a888 <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	2201      	movs	r2, #1
 800a860:	2104      	movs	r1, #4
 800a862:	4618      	mov	r0, r3
 800a864:	f000 f8bc 	bl	800a9e0 <TIM_CCxChannelCmd>
      break;
 800a868:	e00e      	b.n	800a888 <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	2201      	movs	r2, #1
 800a870:	2100      	movs	r1, #0
 800a872:	4618      	mov	r0, r3
 800a874:	f000 f8b4 	bl	800a9e0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	2201      	movs	r2, #1
 800a87e:	2104      	movs	r1, #4
 800a880:	4618      	mov	r0, r3
 800a882:	f000 f8ad 	bl	800a9e0 <TIM_CCxChannelCmd>
      break;
 800a886:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	681a      	ldr	r2, [r3, #0]
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	f042 0201 	orr.w	r2, r2, #1
 800a896:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a898:	2300      	movs	r3, #0
}
 800a89a:	4618      	mov	r0, r3
 800a89c:	3710      	adds	r7, #16
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	bd80      	pop	{r7, pc}
	...

0800a8a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b085      	sub	sp, #20
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
 800a8ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4a3f      	ldr	r2, [pc, #252]	; (800a9b4 <TIM_Base_SetConfig+0x110>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d013      	beq.n	800a8e4 <TIM_Base_SetConfig+0x40>
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8c2:	d00f      	beq.n	800a8e4 <TIM_Base_SetConfig+0x40>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	4a3c      	ldr	r2, [pc, #240]	; (800a9b8 <TIM_Base_SetConfig+0x114>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d00b      	beq.n	800a8e4 <TIM_Base_SetConfig+0x40>
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	4a3b      	ldr	r2, [pc, #236]	; (800a9bc <TIM_Base_SetConfig+0x118>)
 800a8d0:	4293      	cmp	r3, r2
 800a8d2:	d007      	beq.n	800a8e4 <TIM_Base_SetConfig+0x40>
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	4a3a      	ldr	r2, [pc, #232]	; (800a9c0 <TIM_Base_SetConfig+0x11c>)
 800a8d8:	4293      	cmp	r3, r2
 800a8da:	d003      	beq.n	800a8e4 <TIM_Base_SetConfig+0x40>
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	4a39      	ldr	r2, [pc, #228]	; (800a9c4 <TIM_Base_SetConfig+0x120>)
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d108      	bne.n	800a8f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	685b      	ldr	r3, [r3, #4]
 800a8f0:	68fa      	ldr	r2, [r7, #12]
 800a8f2:	4313      	orrs	r3, r2
 800a8f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	4a2e      	ldr	r2, [pc, #184]	; (800a9b4 <TIM_Base_SetConfig+0x110>)
 800a8fa:	4293      	cmp	r3, r2
 800a8fc:	d02b      	beq.n	800a956 <TIM_Base_SetConfig+0xb2>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a904:	d027      	beq.n	800a956 <TIM_Base_SetConfig+0xb2>
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	4a2b      	ldr	r2, [pc, #172]	; (800a9b8 <TIM_Base_SetConfig+0x114>)
 800a90a:	4293      	cmp	r3, r2
 800a90c:	d023      	beq.n	800a956 <TIM_Base_SetConfig+0xb2>
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	4a2a      	ldr	r2, [pc, #168]	; (800a9bc <TIM_Base_SetConfig+0x118>)
 800a912:	4293      	cmp	r3, r2
 800a914:	d01f      	beq.n	800a956 <TIM_Base_SetConfig+0xb2>
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	4a29      	ldr	r2, [pc, #164]	; (800a9c0 <TIM_Base_SetConfig+0x11c>)
 800a91a:	4293      	cmp	r3, r2
 800a91c:	d01b      	beq.n	800a956 <TIM_Base_SetConfig+0xb2>
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	4a28      	ldr	r2, [pc, #160]	; (800a9c4 <TIM_Base_SetConfig+0x120>)
 800a922:	4293      	cmp	r3, r2
 800a924:	d017      	beq.n	800a956 <TIM_Base_SetConfig+0xb2>
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	4a27      	ldr	r2, [pc, #156]	; (800a9c8 <TIM_Base_SetConfig+0x124>)
 800a92a:	4293      	cmp	r3, r2
 800a92c:	d013      	beq.n	800a956 <TIM_Base_SetConfig+0xb2>
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	4a26      	ldr	r2, [pc, #152]	; (800a9cc <TIM_Base_SetConfig+0x128>)
 800a932:	4293      	cmp	r3, r2
 800a934:	d00f      	beq.n	800a956 <TIM_Base_SetConfig+0xb2>
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	4a25      	ldr	r2, [pc, #148]	; (800a9d0 <TIM_Base_SetConfig+0x12c>)
 800a93a:	4293      	cmp	r3, r2
 800a93c:	d00b      	beq.n	800a956 <TIM_Base_SetConfig+0xb2>
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	4a24      	ldr	r2, [pc, #144]	; (800a9d4 <TIM_Base_SetConfig+0x130>)
 800a942:	4293      	cmp	r3, r2
 800a944:	d007      	beq.n	800a956 <TIM_Base_SetConfig+0xb2>
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	4a23      	ldr	r2, [pc, #140]	; (800a9d8 <TIM_Base_SetConfig+0x134>)
 800a94a:	4293      	cmp	r3, r2
 800a94c:	d003      	beq.n	800a956 <TIM_Base_SetConfig+0xb2>
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	4a22      	ldr	r2, [pc, #136]	; (800a9dc <TIM_Base_SetConfig+0x138>)
 800a952:	4293      	cmp	r3, r2
 800a954:	d108      	bne.n	800a968 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a95c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	68db      	ldr	r3, [r3, #12]
 800a962:	68fa      	ldr	r2, [r7, #12]
 800a964:	4313      	orrs	r3, r2
 800a966:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	695b      	ldr	r3, [r3, #20]
 800a972:	4313      	orrs	r3, r2
 800a974:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	68fa      	ldr	r2, [r7, #12]
 800a97a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	689a      	ldr	r2, [r3, #8]
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	681a      	ldr	r2, [r3, #0]
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	4a09      	ldr	r2, [pc, #36]	; (800a9b4 <TIM_Base_SetConfig+0x110>)
 800a990:	4293      	cmp	r3, r2
 800a992:	d003      	beq.n	800a99c <TIM_Base_SetConfig+0xf8>
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	4a0b      	ldr	r2, [pc, #44]	; (800a9c4 <TIM_Base_SetConfig+0x120>)
 800a998:	4293      	cmp	r3, r2
 800a99a:	d103      	bne.n	800a9a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	691a      	ldr	r2, [r3, #16]
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2201      	movs	r2, #1
 800a9a8:	615a      	str	r2, [r3, #20]
}
 800a9aa:	bf00      	nop
 800a9ac:	3714      	adds	r7, #20
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bc80      	pop	{r7}
 800a9b2:	4770      	bx	lr
 800a9b4:	40010000 	.word	0x40010000
 800a9b8:	40000400 	.word	0x40000400
 800a9bc:	40000800 	.word	0x40000800
 800a9c0:	40000c00 	.word	0x40000c00
 800a9c4:	40010400 	.word	0x40010400
 800a9c8:	40014000 	.word	0x40014000
 800a9cc:	40014400 	.word	0x40014400
 800a9d0:	40014800 	.word	0x40014800
 800a9d4:	40001800 	.word	0x40001800
 800a9d8:	40001c00 	.word	0x40001c00
 800a9dc:	40002000 	.word	0x40002000

0800a9e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	b087      	sub	sp, #28
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	60f8      	str	r0, [r7, #12]
 800a9e8:	60b9      	str	r1, [r7, #8]
 800a9ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	f003 031f 	and.w	r3, r3, #31
 800a9f2:	2201      	movs	r2, #1
 800a9f4:	fa02 f303 	lsl.w	r3, r2, r3
 800a9f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	6a1a      	ldr	r2, [r3, #32]
 800a9fe:	697b      	ldr	r3, [r7, #20]
 800aa00:	43db      	mvns	r3, r3
 800aa02:	401a      	ands	r2, r3
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	6a1a      	ldr	r2, [r3, #32]
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	f003 031f 	and.w	r3, r3, #31
 800aa12:	6879      	ldr	r1, [r7, #4]
 800aa14:	fa01 f303 	lsl.w	r3, r1, r3
 800aa18:	431a      	orrs	r2, r3
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	621a      	str	r2, [r3, #32]
}
 800aa1e:	bf00      	nop
 800aa20:	371c      	adds	r7, #28
 800aa22:	46bd      	mov	sp, r7
 800aa24:	bc80      	pop	{r7}
 800aa26:	4770      	bx	lr

0800aa28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aa28:	b480      	push	{r7}
 800aa2a:	b085      	sub	sp, #20
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
 800aa30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa38:	2b01      	cmp	r3, #1
 800aa3a:	d101      	bne.n	800aa40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aa3c:	2302      	movs	r3, #2
 800aa3e:	e05a      	b.n	800aaf6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2201      	movs	r2, #1
 800aa44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2202      	movs	r2, #2
 800aa4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	685b      	ldr	r3, [r3, #4]
 800aa56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	689b      	ldr	r3, [r3, #8]
 800aa5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	68fa      	ldr	r2, [r7, #12]
 800aa6e:	4313      	orrs	r3, r2
 800aa70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	68fa      	ldr	r2, [r7, #12]
 800aa78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	4a20      	ldr	r2, [pc, #128]	; (800ab00 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800aa80:	4293      	cmp	r3, r2
 800aa82:	d022      	beq.n	800aaca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa8c:	d01d      	beq.n	800aaca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	4a1c      	ldr	r2, [pc, #112]	; (800ab04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800aa94:	4293      	cmp	r3, r2
 800aa96:	d018      	beq.n	800aaca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	4a1a      	ldr	r2, [pc, #104]	; (800ab08 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800aa9e:	4293      	cmp	r3, r2
 800aaa0:	d013      	beq.n	800aaca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	4a19      	ldr	r2, [pc, #100]	; (800ab0c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	d00e      	beq.n	800aaca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	4a17      	ldr	r2, [pc, #92]	; (800ab10 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d009      	beq.n	800aaca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	4a16      	ldr	r2, [pc, #88]	; (800ab14 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800aabc:	4293      	cmp	r3, r2
 800aabe:	d004      	beq.n	800aaca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	4a14      	ldr	r2, [pc, #80]	; (800ab18 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800aac6:	4293      	cmp	r3, r2
 800aac8:	d10c      	bne.n	800aae4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aad0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	685b      	ldr	r3, [r3, #4]
 800aad6:	68ba      	ldr	r2, [r7, #8]
 800aad8:	4313      	orrs	r3, r2
 800aada:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	68ba      	ldr	r2, [r7, #8]
 800aae2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2201      	movs	r2, #1
 800aae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aaf4:	2300      	movs	r3, #0
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3714      	adds	r7, #20
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bc80      	pop	{r7}
 800aafe:	4770      	bx	lr
 800ab00:	40010000 	.word	0x40010000
 800ab04:	40000400 	.word	0x40000400
 800ab08:	40000800 	.word	0x40000800
 800ab0c:	40000c00 	.word	0x40000c00
 800ab10:	40010400 	.word	0x40010400
 800ab14:	40014000 	.word	0x40014000
 800ab18:	40001800 	.word	0x40001800

0800ab1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b082      	sub	sp, #8
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d101      	bne.n	800ab2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	e03f      	b.n	800abae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ab34:	b2db      	uxtb	r3, r3
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d106      	bne.n	800ab48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ab42:	6878      	ldr	r0, [r7, #4]
 800ab44:	f7f7 feb0 	bl	80028a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2224      	movs	r2, #36	; 0x24
 800ab4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	68da      	ldr	r2, [r3, #12]
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ab5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f000 fa5d 	bl	800b020 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	691a      	ldr	r2, [r3, #16]
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ab74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	695a      	ldr	r2, [r3, #20]
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ab84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	68da      	ldr	r2, [r3, #12]
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ab94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2220      	movs	r2, #32
 800aba0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2220      	movs	r2, #32
 800aba8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800abac:	2300      	movs	r3, #0
}
 800abae:	4618      	mov	r0, r3
 800abb0:	3708      	adds	r7, #8
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}
	...

0800abb8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	b088      	sub	sp, #32
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	68db      	ldr	r3, [r3, #12]
 800abce:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	695b      	ldr	r3, [r3, #20]
 800abd6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800abd8:	2300      	movs	r3, #0
 800abda:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800abdc:	2300      	movs	r3, #0
 800abde:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800abe0:	69fb      	ldr	r3, [r7, #28]
 800abe2:	f003 030f 	and.w	r3, r3, #15
 800abe6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800abe8:	693b      	ldr	r3, [r7, #16]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d10d      	bne.n	800ac0a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800abee:	69fb      	ldr	r3, [r7, #28]
 800abf0:	f003 0320 	and.w	r3, r3, #32
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d008      	beq.n	800ac0a <HAL_UART_IRQHandler+0x52>
 800abf8:	69bb      	ldr	r3, [r7, #24]
 800abfa:	f003 0320 	and.w	r3, r3, #32
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d003      	beq.n	800ac0a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	f000 f98b 	bl	800af1e <UART_Receive_IT>
      return;
 800ac08:	e0d1      	b.n	800adae <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ac0a:	693b      	ldr	r3, [r7, #16]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	f000 80b0 	beq.w	800ad72 <HAL_UART_IRQHandler+0x1ba>
 800ac12:	697b      	ldr	r3, [r7, #20]
 800ac14:	f003 0301 	and.w	r3, r3, #1
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d105      	bne.n	800ac28 <HAL_UART_IRQHandler+0x70>
 800ac1c:	69bb      	ldr	r3, [r7, #24]
 800ac1e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	f000 80a5 	beq.w	800ad72 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ac28:	69fb      	ldr	r3, [r7, #28]
 800ac2a:	f003 0301 	and.w	r3, r3, #1
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d00a      	beq.n	800ac48 <HAL_UART_IRQHandler+0x90>
 800ac32:	69bb      	ldr	r3, [r7, #24]
 800ac34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d005      	beq.n	800ac48 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac40:	f043 0201 	orr.w	r2, r3, #1
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ac48:	69fb      	ldr	r3, [r7, #28]
 800ac4a:	f003 0304 	and.w	r3, r3, #4
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d00a      	beq.n	800ac68 <HAL_UART_IRQHandler+0xb0>
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	f003 0301 	and.w	r3, r3, #1
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d005      	beq.n	800ac68 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac60:	f043 0202 	orr.w	r2, r3, #2
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ac68:	69fb      	ldr	r3, [r7, #28]
 800ac6a:	f003 0302 	and.w	r3, r3, #2
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d00a      	beq.n	800ac88 <HAL_UART_IRQHandler+0xd0>
 800ac72:	697b      	ldr	r3, [r7, #20]
 800ac74:	f003 0301 	and.w	r3, r3, #1
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d005      	beq.n	800ac88 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac80:	f043 0204 	orr.w	r2, r3, #4
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800ac88:	69fb      	ldr	r3, [r7, #28]
 800ac8a:	f003 0308 	and.w	r3, r3, #8
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d00f      	beq.n	800acb2 <HAL_UART_IRQHandler+0xfa>
 800ac92:	69bb      	ldr	r3, [r7, #24]
 800ac94:	f003 0320 	and.w	r3, r3, #32
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d104      	bne.n	800aca6 <HAL_UART_IRQHandler+0xee>
 800ac9c:	697b      	ldr	r3, [r7, #20]
 800ac9e:	f003 0301 	and.w	r3, r3, #1
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d005      	beq.n	800acb2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800acaa:	f043 0208 	orr.w	r2, r3, #8
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d078      	beq.n	800adac <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800acba:	69fb      	ldr	r3, [r7, #28]
 800acbc:	f003 0320 	and.w	r3, r3, #32
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d007      	beq.n	800acd4 <HAL_UART_IRQHandler+0x11c>
 800acc4:	69bb      	ldr	r3, [r7, #24]
 800acc6:	f003 0320 	and.w	r3, r3, #32
 800acca:	2b00      	cmp	r3, #0
 800accc:	d002      	beq.n	800acd4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800acce:	6878      	ldr	r0, [r7, #4]
 800acd0:	f000 f925 	bl	800af1e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	695b      	ldr	r3, [r3, #20]
 800acda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800acde:	2b40      	cmp	r3, #64	; 0x40
 800ace0:	bf0c      	ite	eq
 800ace2:	2301      	moveq	r3, #1
 800ace4:	2300      	movne	r3, #0
 800ace6:	b2db      	uxtb	r3, r3
 800ace8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800acee:	f003 0308 	and.w	r3, r3, #8
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d102      	bne.n	800acfc <HAL_UART_IRQHandler+0x144>
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d031      	beq.n	800ad60 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800acfc:	6878      	ldr	r0, [r7, #4]
 800acfe:	f000 f876 	bl	800adee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	695b      	ldr	r3, [r3, #20]
 800ad08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad0c:	2b40      	cmp	r3, #64	; 0x40
 800ad0e:	d123      	bne.n	800ad58 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	695a      	ldr	r2, [r3, #20]
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ad1e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d013      	beq.n	800ad50 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad2c:	4a21      	ldr	r2, [pc, #132]	; (800adb4 <HAL_UART_IRQHandler+0x1fc>)
 800ad2e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad34:	4618      	mov	r0, r3
 800ad36:	f7f9 fdb7 	bl	80048a8 <HAL_DMA_Abort_IT>
 800ad3a:	4603      	mov	r3, r0
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d016      	beq.n	800ad6e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad46:	687a      	ldr	r2, [r7, #4]
 800ad48:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800ad4a:	4610      	mov	r0, r2
 800ad4c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad4e:	e00e      	b.n	800ad6e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ad50:	6878      	ldr	r0, [r7, #4]
 800ad52:	f000 f843 	bl	800addc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad56:	e00a      	b.n	800ad6e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f000 f83f 	bl	800addc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad5e:	e006      	b.n	800ad6e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ad60:	6878      	ldr	r0, [r7, #4]
 800ad62:	f000 f83b 	bl	800addc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2200      	movs	r2, #0
 800ad6a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800ad6c:	e01e      	b.n	800adac <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad6e:	bf00      	nop
    return;
 800ad70:	e01c      	b.n	800adac <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ad72:	69fb      	ldr	r3, [r7, #28]
 800ad74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d008      	beq.n	800ad8e <HAL_UART_IRQHandler+0x1d6>
 800ad7c:	69bb      	ldr	r3, [r7, #24]
 800ad7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d003      	beq.n	800ad8e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800ad86:	6878      	ldr	r0, [r7, #4]
 800ad88:	f000 f862 	bl	800ae50 <UART_Transmit_IT>
    return;
 800ad8c:	e00f      	b.n	800adae <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ad8e:	69fb      	ldr	r3, [r7, #28]
 800ad90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d00a      	beq.n	800adae <HAL_UART_IRQHandler+0x1f6>
 800ad98:	69bb      	ldr	r3, [r7, #24]
 800ad9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d005      	beq.n	800adae <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f000 f8a3 	bl	800aeee <UART_EndTransmit_IT>
    return;
 800ada8:	bf00      	nop
 800adaa:	e000      	b.n	800adae <HAL_UART_IRQHandler+0x1f6>
    return;
 800adac:	bf00      	nop
  }
}
 800adae:	3720      	adds	r7, #32
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}
 800adb4:	0800ae29 	.word	0x0800ae29

0800adb8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800adb8:	b480      	push	{r7}
 800adba:	b083      	sub	sp, #12
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800adc0:	bf00      	nop
 800adc2:	370c      	adds	r7, #12
 800adc4:	46bd      	mov	sp, r7
 800adc6:	bc80      	pop	{r7}
 800adc8:	4770      	bx	lr

0800adca <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800adca:	b480      	push	{r7}
 800adcc:	b083      	sub	sp, #12
 800adce:	af00      	add	r7, sp, #0
 800add0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800add2:	bf00      	nop
 800add4:	370c      	adds	r7, #12
 800add6:	46bd      	mov	sp, r7
 800add8:	bc80      	pop	{r7}
 800adda:	4770      	bx	lr

0800addc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800addc:	b480      	push	{r7}
 800adde:	b083      	sub	sp, #12
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ade4:	bf00      	nop
 800ade6:	370c      	adds	r7, #12
 800ade8:	46bd      	mov	sp, r7
 800adea:	bc80      	pop	{r7}
 800adec:	4770      	bx	lr

0800adee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800adee:	b480      	push	{r7}
 800adf0:	b083      	sub	sp, #12
 800adf2:	af00      	add	r7, sp, #0
 800adf4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	68da      	ldr	r2, [r3, #12]
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ae04:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	695a      	ldr	r2, [r3, #20]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	f022 0201 	bic.w	r2, r2, #1
 800ae14:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	2220      	movs	r2, #32
 800ae1a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800ae1e:	bf00      	nop
 800ae20:	370c      	adds	r7, #12
 800ae22:	46bd      	mov	sp, r7
 800ae24:	bc80      	pop	{r7}
 800ae26:	4770      	bx	lr

0800ae28 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b084      	sub	sp, #16
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	2200      	movs	r2, #0
 800ae3a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	2200      	movs	r2, #0
 800ae40:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ae42:	68f8      	ldr	r0, [r7, #12]
 800ae44:	f7ff ffca 	bl	800addc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae48:	bf00      	nop
 800ae4a:	3710      	adds	r7, #16
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bd80      	pop	{r7, pc}

0800ae50 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b085      	sub	sp, #20
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ae5e:	b2db      	uxtb	r3, r3
 800ae60:	2b21      	cmp	r3, #33	; 0x21
 800ae62:	d13e      	bne.n	800aee2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	689b      	ldr	r3, [r3, #8]
 800ae68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ae6c:	d114      	bne.n	800ae98 <UART_Transmit_IT+0x48>
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	691b      	ldr	r3, [r3, #16]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d110      	bne.n	800ae98 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	6a1b      	ldr	r3, [r3, #32]
 800ae7a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	881b      	ldrh	r3, [r3, #0]
 800ae80:	461a      	mov	r2, r3
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ae8a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	6a1b      	ldr	r3, [r3, #32]
 800ae90:	1c9a      	adds	r2, r3, #2
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	621a      	str	r2, [r3, #32]
 800ae96:	e008      	b.n	800aeaa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	6a1b      	ldr	r3, [r3, #32]
 800ae9c:	1c59      	adds	r1, r3, #1
 800ae9e:	687a      	ldr	r2, [r7, #4]
 800aea0:	6211      	str	r1, [r2, #32]
 800aea2:	781a      	ldrb	r2, [r3, #0]
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aeae:	b29b      	uxth	r3, r3
 800aeb0:	3b01      	subs	r3, #1
 800aeb2:	b29b      	uxth	r3, r3
 800aeb4:	687a      	ldr	r2, [r7, #4]
 800aeb6:	4619      	mov	r1, r3
 800aeb8:	84d1      	strh	r1, [r2, #38]	; 0x26
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d10f      	bne.n	800aede <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	68da      	ldr	r2, [r3, #12]
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800aecc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	68da      	ldr	r2, [r3, #12]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aedc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800aede:	2300      	movs	r3, #0
 800aee0:	e000      	b.n	800aee4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800aee2:	2302      	movs	r3, #2
  }
}
 800aee4:	4618      	mov	r0, r3
 800aee6:	3714      	adds	r7, #20
 800aee8:	46bd      	mov	sp, r7
 800aeea:	bc80      	pop	{r7}
 800aeec:	4770      	bx	lr

0800aeee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800aeee:	b580      	push	{r7, lr}
 800aef0:	b082      	sub	sp, #8
 800aef2:	af00      	add	r7, sp, #0
 800aef4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	68da      	ldr	r2, [r3, #12]
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800af04:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2220      	movs	r2, #32
 800af0a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800af0e:	6878      	ldr	r0, [r7, #4]
 800af10:	f7ff ff52 	bl	800adb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800af14:	2300      	movs	r3, #0
}
 800af16:	4618      	mov	r0, r3
 800af18:	3708      	adds	r7, #8
 800af1a:	46bd      	mov	sp, r7
 800af1c:	bd80      	pop	{r7, pc}

0800af1e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800af1e:	b580      	push	{r7, lr}
 800af20:	b084      	sub	sp, #16
 800af22:	af00      	add	r7, sp, #0
 800af24:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800af2c:	b2db      	uxtb	r3, r3
 800af2e:	2b22      	cmp	r3, #34	; 0x22
 800af30:	d170      	bne.n	800b014 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	689b      	ldr	r3, [r3, #8]
 800af36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af3a:	d117      	bne.n	800af6c <UART_Receive_IT+0x4e>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	691b      	ldr	r3, [r3, #16]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d113      	bne.n	800af6c <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800af44:	2300      	movs	r3, #0
 800af46:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af4c:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	685b      	ldr	r3, [r3, #4]
 800af54:	b29b      	uxth	r3, r3
 800af56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af5a:	b29a      	uxth	r2, r3
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af64:	1c9a      	adds	r2, r3, #2
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	629a      	str	r2, [r3, #40]	; 0x28
 800af6a:	e026      	b.n	800afba <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af70:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800af72:	2300      	movs	r3, #0
 800af74:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	689b      	ldr	r3, [r3, #8]
 800af7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af7e:	d007      	beq.n	800af90 <UART_Receive_IT+0x72>
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	689b      	ldr	r3, [r3, #8]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d10a      	bne.n	800af9e <UART_Receive_IT+0x80>
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	691b      	ldr	r3, [r3, #16]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d106      	bne.n	800af9e <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	685b      	ldr	r3, [r3, #4]
 800af96:	b2da      	uxtb	r2, r3
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	701a      	strb	r2, [r3, #0]
 800af9c:	e008      	b.n	800afb0 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	685b      	ldr	r3, [r3, #4]
 800afa4:	b2db      	uxtb	r3, r3
 800afa6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800afaa:	b2da      	uxtb	r2, r3
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afb4:	1c5a      	adds	r2, r3, #1
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800afbe:	b29b      	uxth	r3, r3
 800afc0:	3b01      	subs	r3, #1
 800afc2:	b29b      	uxth	r3, r3
 800afc4:	687a      	ldr	r2, [r7, #4]
 800afc6:	4619      	mov	r1, r3
 800afc8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d120      	bne.n	800b010 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	68da      	ldr	r2, [r3, #12]
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	f022 0220 	bic.w	r2, r2, #32
 800afdc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	68da      	ldr	r2, [r3, #12]
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800afec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	695a      	ldr	r2, [r3, #20]
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f022 0201 	bic.w	r2, r2, #1
 800affc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2220      	movs	r2, #32
 800b002:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b006:	6878      	ldr	r0, [r7, #4]
 800b008:	f7ff fedf 	bl	800adca <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800b00c:	2300      	movs	r3, #0
 800b00e:	e002      	b.n	800b016 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 800b010:	2300      	movs	r3, #0
 800b012:	e000      	b.n	800b016 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800b014:	2302      	movs	r3, #2
  }
}
 800b016:	4618      	mov	r0, r3
 800b018:	3710      	adds	r7, #16
 800b01a:	46bd      	mov	sp, r7
 800b01c:	bd80      	pop	{r7, pc}
	...

0800b020 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b084      	sub	sp, #16
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	691b      	ldr	r3, [r3, #16]
 800b02e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	68da      	ldr	r2, [r3, #12]
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	430a      	orrs	r2, r1
 800b03c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	689a      	ldr	r2, [r3, #8]
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	691b      	ldr	r3, [r3, #16]
 800b046:	431a      	orrs	r2, r3
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	695b      	ldr	r3, [r3, #20]
 800b04c:	431a      	orrs	r2, r3
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	69db      	ldr	r3, [r3, #28]
 800b052:	4313      	orrs	r3, r2
 800b054:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	68db      	ldr	r3, [r3, #12]
 800b05c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800b060:	f023 030c 	bic.w	r3, r3, #12
 800b064:	687a      	ldr	r2, [r7, #4]
 800b066:	6812      	ldr	r2, [r2, #0]
 800b068:	68b9      	ldr	r1, [r7, #8]
 800b06a:	430b      	orrs	r3, r1
 800b06c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	695b      	ldr	r3, [r3, #20]
 800b074:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	699a      	ldr	r2, [r3, #24]
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	430a      	orrs	r2, r1
 800b082:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	4a57      	ldr	r2, [pc, #348]	; (800b1e8 <UART_SetConfig+0x1c8>)
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d004      	beq.n	800b098 <UART_SetConfig+0x78>
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	4a56      	ldr	r2, [pc, #344]	; (800b1ec <UART_SetConfig+0x1cc>)
 800b094:	4293      	cmp	r3, r2
 800b096:	d103      	bne.n	800b0a0 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800b098:	f7fd fa5c 	bl	8008554 <HAL_RCC_GetPCLK2Freq>
 800b09c:	60f8      	str	r0, [r7, #12]
 800b09e:	e002      	b.n	800b0a6 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800b0a0:	f7fd fa36 	bl	8008510 <HAL_RCC_GetPCLK1Freq>
 800b0a4:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	69db      	ldr	r3, [r3, #28]
 800b0aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b0ae:	d14c      	bne.n	800b14a <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b0b0:	68fa      	ldr	r2, [r7, #12]
 800b0b2:	4613      	mov	r3, r2
 800b0b4:	009b      	lsls	r3, r3, #2
 800b0b6:	4413      	add	r3, r2
 800b0b8:	009a      	lsls	r2, r3, #2
 800b0ba:	441a      	add	r2, r3
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	685b      	ldr	r3, [r3, #4]
 800b0c0:	005b      	lsls	r3, r3, #1
 800b0c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0c6:	4a4a      	ldr	r2, [pc, #296]	; (800b1f0 <UART_SetConfig+0x1d0>)
 800b0c8:	fba2 2303 	umull	r2, r3, r2, r3
 800b0cc:	095b      	lsrs	r3, r3, #5
 800b0ce:	0119      	lsls	r1, r3, #4
 800b0d0:	68fa      	ldr	r2, [r7, #12]
 800b0d2:	4613      	mov	r3, r2
 800b0d4:	009b      	lsls	r3, r3, #2
 800b0d6:	4413      	add	r3, r2
 800b0d8:	009a      	lsls	r2, r3, #2
 800b0da:	441a      	add	r2, r3
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	685b      	ldr	r3, [r3, #4]
 800b0e0:	005b      	lsls	r3, r3, #1
 800b0e2:	fbb2 f2f3 	udiv	r2, r2, r3
 800b0e6:	4b42      	ldr	r3, [pc, #264]	; (800b1f0 <UART_SetConfig+0x1d0>)
 800b0e8:	fba3 0302 	umull	r0, r3, r3, r2
 800b0ec:	095b      	lsrs	r3, r3, #5
 800b0ee:	2064      	movs	r0, #100	; 0x64
 800b0f0:	fb00 f303 	mul.w	r3, r0, r3
 800b0f4:	1ad3      	subs	r3, r2, r3
 800b0f6:	00db      	lsls	r3, r3, #3
 800b0f8:	3332      	adds	r3, #50	; 0x32
 800b0fa:	4a3d      	ldr	r2, [pc, #244]	; (800b1f0 <UART_SetConfig+0x1d0>)
 800b0fc:	fba2 2303 	umull	r2, r3, r2, r3
 800b100:	095b      	lsrs	r3, r3, #5
 800b102:	005b      	lsls	r3, r3, #1
 800b104:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b108:	4419      	add	r1, r3
 800b10a:	68fa      	ldr	r2, [r7, #12]
 800b10c:	4613      	mov	r3, r2
 800b10e:	009b      	lsls	r3, r3, #2
 800b110:	4413      	add	r3, r2
 800b112:	009a      	lsls	r2, r3, #2
 800b114:	441a      	add	r2, r3
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	685b      	ldr	r3, [r3, #4]
 800b11a:	005b      	lsls	r3, r3, #1
 800b11c:	fbb2 f2f3 	udiv	r2, r2, r3
 800b120:	4b33      	ldr	r3, [pc, #204]	; (800b1f0 <UART_SetConfig+0x1d0>)
 800b122:	fba3 0302 	umull	r0, r3, r3, r2
 800b126:	095b      	lsrs	r3, r3, #5
 800b128:	2064      	movs	r0, #100	; 0x64
 800b12a:	fb00 f303 	mul.w	r3, r0, r3
 800b12e:	1ad3      	subs	r3, r2, r3
 800b130:	00db      	lsls	r3, r3, #3
 800b132:	3332      	adds	r3, #50	; 0x32
 800b134:	4a2e      	ldr	r2, [pc, #184]	; (800b1f0 <UART_SetConfig+0x1d0>)
 800b136:	fba2 2303 	umull	r2, r3, r2, r3
 800b13a:	095b      	lsrs	r3, r3, #5
 800b13c:	f003 0207 	and.w	r2, r3, #7
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	440a      	add	r2, r1
 800b146:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b148:	e04a      	b.n	800b1e0 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b14a:	68fa      	ldr	r2, [r7, #12]
 800b14c:	4613      	mov	r3, r2
 800b14e:	009b      	lsls	r3, r3, #2
 800b150:	4413      	add	r3, r2
 800b152:	009a      	lsls	r2, r3, #2
 800b154:	441a      	add	r2, r3
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	685b      	ldr	r3, [r3, #4]
 800b15a:	009b      	lsls	r3, r3, #2
 800b15c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b160:	4a23      	ldr	r2, [pc, #140]	; (800b1f0 <UART_SetConfig+0x1d0>)
 800b162:	fba2 2303 	umull	r2, r3, r2, r3
 800b166:	095b      	lsrs	r3, r3, #5
 800b168:	0119      	lsls	r1, r3, #4
 800b16a:	68fa      	ldr	r2, [r7, #12]
 800b16c:	4613      	mov	r3, r2
 800b16e:	009b      	lsls	r3, r3, #2
 800b170:	4413      	add	r3, r2
 800b172:	009a      	lsls	r2, r3, #2
 800b174:	441a      	add	r2, r3
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	685b      	ldr	r3, [r3, #4]
 800b17a:	009b      	lsls	r3, r3, #2
 800b17c:	fbb2 f2f3 	udiv	r2, r2, r3
 800b180:	4b1b      	ldr	r3, [pc, #108]	; (800b1f0 <UART_SetConfig+0x1d0>)
 800b182:	fba3 0302 	umull	r0, r3, r3, r2
 800b186:	095b      	lsrs	r3, r3, #5
 800b188:	2064      	movs	r0, #100	; 0x64
 800b18a:	fb00 f303 	mul.w	r3, r0, r3
 800b18e:	1ad3      	subs	r3, r2, r3
 800b190:	011b      	lsls	r3, r3, #4
 800b192:	3332      	adds	r3, #50	; 0x32
 800b194:	4a16      	ldr	r2, [pc, #88]	; (800b1f0 <UART_SetConfig+0x1d0>)
 800b196:	fba2 2303 	umull	r2, r3, r2, r3
 800b19a:	095b      	lsrs	r3, r3, #5
 800b19c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b1a0:	4419      	add	r1, r3
 800b1a2:	68fa      	ldr	r2, [r7, #12]
 800b1a4:	4613      	mov	r3, r2
 800b1a6:	009b      	lsls	r3, r3, #2
 800b1a8:	4413      	add	r3, r2
 800b1aa:	009a      	lsls	r2, r3, #2
 800b1ac:	441a      	add	r2, r3
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	685b      	ldr	r3, [r3, #4]
 800b1b2:	009b      	lsls	r3, r3, #2
 800b1b4:	fbb2 f2f3 	udiv	r2, r2, r3
 800b1b8:	4b0d      	ldr	r3, [pc, #52]	; (800b1f0 <UART_SetConfig+0x1d0>)
 800b1ba:	fba3 0302 	umull	r0, r3, r3, r2
 800b1be:	095b      	lsrs	r3, r3, #5
 800b1c0:	2064      	movs	r0, #100	; 0x64
 800b1c2:	fb00 f303 	mul.w	r3, r0, r3
 800b1c6:	1ad3      	subs	r3, r2, r3
 800b1c8:	011b      	lsls	r3, r3, #4
 800b1ca:	3332      	adds	r3, #50	; 0x32
 800b1cc:	4a08      	ldr	r2, [pc, #32]	; (800b1f0 <UART_SetConfig+0x1d0>)
 800b1ce:	fba2 2303 	umull	r2, r3, r2, r3
 800b1d2:	095b      	lsrs	r3, r3, #5
 800b1d4:	f003 020f 	and.w	r2, r3, #15
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	440a      	add	r2, r1
 800b1de:	609a      	str	r2, [r3, #8]
}
 800b1e0:	bf00      	nop
 800b1e2:	3710      	adds	r7, #16
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}
 800b1e8:	40011000 	.word	0x40011000
 800b1ec:	40011400 	.word	0x40011400
 800b1f0:	51eb851f 	.word	0x51eb851f

0800b1f4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800b1f4:	b084      	sub	sp, #16
 800b1f6:	b480      	push	{r7}
 800b1f8:	b085      	sub	sp, #20
 800b1fa:	af00      	add	r7, sp, #0
 800b1fc:	6078      	str	r0, [r7, #4]
 800b1fe:	f107 001c 	add.w	r0, r7, #28
 800b202:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800b206:	2300      	movs	r3, #0
 800b208:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800b20a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800b20c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800b20e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800b210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800b212:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800b214:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800b216:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800b218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800b21a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800b21c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800b21e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800b220:	68fa      	ldr	r2, [r7, #12]
 800b222:	4313      	orrs	r3, r2
 800b224:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	685b      	ldr	r3, [r3, #4]
 800b22a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800b22e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b232:	68fa      	ldr	r2, [r7, #12]
 800b234:	431a      	orrs	r2, r3
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b23a:	2300      	movs	r3, #0
}
 800b23c:	4618      	mov	r0, r3
 800b23e:	3714      	adds	r7, #20
 800b240:	46bd      	mov	sp, r7
 800b242:	bc80      	pop	{r7}
 800b244:	b004      	add	sp, #16
 800b246:	4770      	bx	lr

0800b248 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800b248:	b480      	push	{r7}
 800b24a:	b083      	sub	sp, #12
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800b256:	4618      	mov	r0, r3
 800b258:	370c      	adds	r7, #12
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bc80      	pop	{r7}
 800b25e:	4770      	bx	lr

0800b260 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800b260:	b480      	push	{r7}
 800b262:	b083      	sub	sp, #12
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
 800b268:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	681a      	ldr	r2, [r3, #0]
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b274:	2300      	movs	r3, #0
}
 800b276:	4618      	mov	r0, r3
 800b278:	370c      	adds	r7, #12
 800b27a:	46bd      	mov	sp, r7
 800b27c:	bc80      	pop	{r7}
 800b27e:	4770      	bx	lr

0800b280 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800b280:	b580      	push	{r7, lr}
 800b282:	b082      	sub	sp, #8
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2203      	movs	r2, #3
 800b28c:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800b28e:	2002      	movs	r0, #2
 800b290:	f7f7 fedc 	bl	800304c <HAL_Delay>
  
  return HAL_OK;
 800b294:	2300      	movs	r3, #0
}
 800b296:	4618      	mov	r0, r3
 800b298:	3708      	adds	r7, #8
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}

0800b29e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800b29e:	b480      	push	{r7}
 800b2a0:	b083      	sub	sp, #12
 800b2a2:	af00      	add	r7, sp, #0
 800b2a4:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	f003 0303 	and.w	r3, r3, #3
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	370c      	adds	r7, #12
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bc80      	pop	{r7}
 800b2b6:	4770      	bx	lr

0800b2b8 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b085      	sub	sp, #20
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
 800b2c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	681a      	ldr	r2, [r3, #0]
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b2d6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800b2dc:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b2de:	683b      	ldr	r3, [r7, #0]
 800b2e0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800b2e2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b2e4:	68fa      	ldr	r2, [r7, #12]
 800b2e6:	4313      	orrs	r3, r2
 800b2e8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	68db      	ldr	r3, [r3, #12]
 800b2ee:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b2f2:	f023 030f 	bic.w	r3, r3, #15
 800b2f6:	68fa      	ldr	r2, [r7, #12]
 800b2f8:	431a      	orrs	r2, r3
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800b2fe:	2300      	movs	r3, #0
}
 800b300:	4618      	mov	r0, r3
 800b302:	3714      	adds	r7, #20
 800b304:	46bd      	mov	sp, r7
 800b306:	bc80      	pop	{r7}
 800b308:	4770      	bx	lr

0800b30a <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800b30a:	b480      	push	{r7}
 800b30c:	b083      	sub	sp, #12
 800b30e:	af00      	add	r7, sp, #0
 800b310:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	691b      	ldr	r3, [r3, #16]
 800b316:	b2db      	uxtb	r3, r3
}
 800b318:	4618      	mov	r0, r3
 800b31a:	370c      	adds	r7, #12
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bc80      	pop	{r7}
 800b320:	4770      	bx	lr

0800b322 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800b322:	b480      	push	{r7}
 800b324:	b085      	sub	sp, #20
 800b326:	af00      	add	r7, sp, #0
 800b328:	6078      	str	r0, [r7, #4]
 800b32a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	3314      	adds	r3, #20
 800b330:	461a      	mov	r2, r3
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	4413      	add	r3, r2
 800b336:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	681b      	ldr	r3, [r3, #0]
}  
 800b33c:	4618      	mov	r0, r3
 800b33e:	3714      	adds	r7, #20
 800b340:	46bd      	mov	sp, r7
 800b342:	bc80      	pop	{r7}
 800b344:	4770      	bx	lr

0800b346 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800b346:	b480      	push	{r7}
 800b348:	b085      	sub	sp, #20
 800b34a:	af00      	add	r7, sp, #0
 800b34c:	6078      	str	r0, [r7, #4]
 800b34e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b350:	2300      	movs	r3, #0
 800b352:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	681a      	ldr	r2, [r3, #0]
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	685a      	ldr	r2, [r3, #4]
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b36c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b372:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b378:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b37a:	68fa      	ldr	r2, [r7, #12]
 800b37c:	4313      	orrs	r3, r2
 800b37e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b384:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	431a      	orrs	r2, r3
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b390:	2300      	movs	r3, #0

}
 800b392:	4618      	mov	r0, r3
 800b394:	3714      	adds	r7, #20
 800b396:	46bd      	mov	sp, r7
 800b398:	bc80      	pop	{r7}
 800b39a:	4770      	bx	lr

0800b39c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b088      	sub	sp, #32
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b3aa:	2310      	movs	r3, #16
 800b3ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b3ae:	2340      	movs	r3, #64	; 0x40
 800b3b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3ba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3bc:	f107 0308 	add.w	r3, r7, #8
 800b3c0:	4619      	mov	r1, r3
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f7ff ff78 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800b3c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b3cc:	2110      	movs	r1, #16
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f000 fa40 	bl	800b854 <SDMMC_GetCmdResp1>
 800b3d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3d6:	69fb      	ldr	r3, [r7, #28]
}
 800b3d8:	4618      	mov	r0, r3
 800b3da:	3720      	adds	r7, #32
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	bd80      	pop	{r7, pc}

0800b3e0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b088      	sub	sp, #32
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
 800b3e8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b3ee:	2311      	movs	r3, #17
 800b3f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b3f2:	2340      	movs	r3, #64	; 0x40
 800b3f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3fe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b400:	f107 0308 	add.w	r3, r7, #8
 800b404:	4619      	mov	r1, r3
 800b406:	6878      	ldr	r0, [r7, #4]
 800b408:	f7ff ff56 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b40c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b410:	2111      	movs	r1, #17
 800b412:	6878      	ldr	r0, [r7, #4]
 800b414:	f000 fa1e 	bl	800b854 <SDMMC_GetCmdResp1>
 800b418:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b41a:	69fb      	ldr	r3, [r7, #28]
}
 800b41c:	4618      	mov	r0, r3
 800b41e:	3720      	adds	r7, #32
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}

0800b424 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b088      	sub	sp, #32
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
 800b42c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b432:	2312      	movs	r3, #18
 800b434:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b436:	2340      	movs	r3, #64	; 0x40
 800b438:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b43a:	2300      	movs	r3, #0
 800b43c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b43e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b442:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b444:	f107 0308 	add.w	r3, r7, #8
 800b448:	4619      	mov	r1, r3
 800b44a:	6878      	ldr	r0, [r7, #4]
 800b44c:	f7ff ff34 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b450:	f241 3288 	movw	r2, #5000	; 0x1388
 800b454:	2112      	movs	r1, #18
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f000 f9fc 	bl	800b854 <SDMMC_GetCmdResp1>
 800b45c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b45e:	69fb      	ldr	r3, [r7, #28]
}
 800b460:	4618      	mov	r0, r3
 800b462:	3720      	adds	r7, #32
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}

0800b468 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b088      	sub	sp, #32
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
 800b470:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b476:	2318      	movs	r3, #24
 800b478:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b47a:	2340      	movs	r3, #64	; 0x40
 800b47c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b47e:	2300      	movs	r3, #0
 800b480:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b482:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b486:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b488:	f107 0308 	add.w	r3, r7, #8
 800b48c:	4619      	mov	r1, r3
 800b48e:	6878      	ldr	r0, [r7, #4]
 800b490:	f7ff ff12 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b494:	f241 3288 	movw	r2, #5000	; 0x1388
 800b498:	2118      	movs	r1, #24
 800b49a:	6878      	ldr	r0, [r7, #4]
 800b49c:	f000 f9da 	bl	800b854 <SDMMC_GetCmdResp1>
 800b4a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b4a2:	69fb      	ldr	r3, [r7, #28]
}
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	3720      	adds	r7, #32
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	bd80      	pop	{r7, pc}

0800b4ac <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b088      	sub	sp, #32
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
 800b4b4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b4ba:	2319      	movs	r3, #25
 800b4bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b4be:	2340      	movs	r3, #64	; 0x40
 800b4c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b4c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4ca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b4cc:	f107 0308 	add.w	r3, r7, #8
 800b4d0:	4619      	mov	r1, r3
 800b4d2:	6878      	ldr	r0, [r7, #4]
 800b4d4:	f7ff fef0 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b4d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b4dc:	2119      	movs	r1, #25
 800b4de:	6878      	ldr	r0, [r7, #4]
 800b4e0:	f000 f9b8 	bl	800b854 <SDMMC_GetCmdResp1>
 800b4e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b4e6:	69fb      	ldr	r3, [r7, #28]
}
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	3720      	adds	r7, #32
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	bd80      	pop	{r7, pc}

0800b4f0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b088      	sub	sp, #32
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b4fc:	230c      	movs	r3, #12
 800b4fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b500:	2340      	movs	r3, #64	; 0x40
 800b502:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b504:	2300      	movs	r3, #0
 800b506:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b508:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b50c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b50e:	f107 0308 	add.w	r3, r7, #8
 800b512:	4619      	mov	r1, r3
 800b514:	6878      	ldr	r0, [r7, #4]
 800b516:	f7ff fecf 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800b51a:	4a05      	ldr	r2, [pc, #20]	; (800b530 <SDMMC_CmdStopTransfer+0x40>)
 800b51c:	210c      	movs	r1, #12
 800b51e:	6878      	ldr	r0, [r7, #4]
 800b520:	f000 f998 	bl	800b854 <SDMMC_GetCmdResp1>
 800b524:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b526:	69fb      	ldr	r3, [r7, #28]
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3720      	adds	r7, #32
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}
 800b530:	05f5e100 	.word	0x05f5e100

0800b534 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b08a      	sub	sp, #40	; 0x28
 800b538:	af00      	add	r7, sp, #0
 800b53a:	60f8      	str	r0, [r7, #12]
 800b53c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b544:	2307      	movs	r3, #7
 800b546:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b548:	2340      	movs	r3, #64	; 0x40
 800b54a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b54c:	2300      	movs	r3, #0
 800b54e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b550:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b554:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b556:	f107 0310 	add.w	r3, r7, #16
 800b55a:	4619      	mov	r1, r3
 800b55c:	68f8      	ldr	r0, [r7, #12]
 800b55e:	f7ff feab 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b562:	f241 3288 	movw	r2, #5000	; 0x1388
 800b566:	2107      	movs	r1, #7
 800b568:	68f8      	ldr	r0, [r7, #12]
 800b56a:	f000 f973 	bl	800b854 <SDMMC_GetCmdResp1>
 800b56e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800b570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b572:	4618      	mov	r0, r3
 800b574:	3728      	adds	r7, #40	; 0x28
 800b576:	46bd      	mov	sp, r7
 800b578:	bd80      	pop	{r7, pc}

0800b57a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b57a:	b580      	push	{r7, lr}
 800b57c:	b088      	sub	sp, #32
 800b57e:	af00      	add	r7, sp, #0
 800b580:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b582:	2300      	movs	r3, #0
 800b584:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b586:	2300      	movs	r3, #0
 800b588:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800b58a:	2300      	movs	r3, #0
 800b58c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b58e:	2300      	movs	r3, #0
 800b590:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b592:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b596:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b598:	f107 0308 	add.w	r3, r7, #8
 800b59c:	4619      	mov	r1, r3
 800b59e:	6878      	ldr	r0, [r7, #4]
 800b5a0:	f7ff fe8a 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800b5a4:	6878      	ldr	r0, [r7, #4]
 800b5a6:	f000 f92d 	bl	800b804 <SDMMC_GetCmdError>
 800b5aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b5ac:	69fb      	ldr	r3, [r7, #28]
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3720      	adds	r7, #32
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}

0800b5b6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800b5b6:	b580      	push	{r7, lr}
 800b5b8:	b088      	sub	sp, #32
 800b5ba:	af00      	add	r7, sp, #0
 800b5bc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b5be:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800b5c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b5c4:	2308      	movs	r3, #8
 800b5c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b5c8:	2340      	movs	r3, #64	; 0x40
 800b5ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b5d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b5d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b5d6:	f107 0308 	add.w	r3, r7, #8
 800b5da:	4619      	mov	r1, r3
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	f7ff fe6b 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800b5e2:	6878      	ldr	r0, [r7, #4]
 800b5e4:	f000 fb16 	bl	800bc14 <SDMMC_GetCmdResp7>
 800b5e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b5ea:	69fb      	ldr	r3, [r7, #28]
}
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	3720      	adds	r7, #32
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}

0800b5f4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b088      	sub	sp, #32
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
 800b5fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b602:	2337      	movs	r3, #55	; 0x37
 800b604:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b606:	2340      	movs	r3, #64	; 0x40
 800b608:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b60a:	2300      	movs	r3, #0
 800b60c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b60e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b612:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b614:	f107 0308 	add.w	r3, r7, #8
 800b618:	4619      	mov	r1, r3
 800b61a:	6878      	ldr	r0, [r7, #4]
 800b61c:	f7ff fe4c 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b620:	f241 3288 	movw	r2, #5000	; 0x1388
 800b624:	2137      	movs	r1, #55	; 0x37
 800b626:	6878      	ldr	r0, [r7, #4]
 800b628:	f000 f914 	bl	800b854 <SDMMC_GetCmdResp1>
 800b62c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b62e:	69fb      	ldr	r3, [r7, #28]
}
 800b630:	4618      	mov	r0, r3
 800b632:	3720      	adds	r7, #32
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}

0800b638 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b088      	sub	sp, #32
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
 800b640:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b642:	683b      	ldr	r3, [r7, #0]
 800b644:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b648:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b64c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b64e:	2329      	movs	r3, #41	; 0x29
 800b650:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b652:	2340      	movs	r3, #64	; 0x40
 800b654:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b656:	2300      	movs	r3, #0
 800b658:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b65a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b65e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b660:	f107 0308 	add.w	r3, r7, #8
 800b664:	4619      	mov	r1, r3
 800b666:	6878      	ldr	r0, [r7, #4]
 800b668:	f7ff fe26 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b66c:	6878      	ldr	r0, [r7, #4]
 800b66e:	f000 fa23 	bl	800bab8 <SDMMC_GetCmdResp3>
 800b672:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b674:	69fb      	ldr	r3, [r7, #28]
}
 800b676:	4618      	mov	r0, r3
 800b678:	3720      	adds	r7, #32
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd80      	pop	{r7, pc}

0800b67e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800b67e:	b580      	push	{r7, lr}
 800b680:	b088      	sub	sp, #32
 800b682:	af00      	add	r7, sp, #0
 800b684:	6078      	str	r0, [r7, #4]
 800b686:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800b68c:	2306      	movs	r3, #6
 800b68e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b690:	2340      	movs	r3, #64	; 0x40
 800b692:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b694:	2300      	movs	r3, #0
 800b696:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b698:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b69c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b69e:	f107 0308 	add.w	r3, r7, #8
 800b6a2:	4619      	mov	r1, r3
 800b6a4:	6878      	ldr	r0, [r7, #4]
 800b6a6:	f7ff fe07 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800b6aa:	f241 3288 	movw	r2, #5000	; 0x1388
 800b6ae:	2106      	movs	r1, #6
 800b6b0:	6878      	ldr	r0, [r7, #4]
 800b6b2:	f000 f8cf 	bl	800b854 <SDMMC_GetCmdResp1>
 800b6b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b6b8:	69fb      	ldr	r3, [r7, #28]
}
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	3720      	adds	r7, #32
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}

0800b6c2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800b6c2:	b580      	push	{r7, lr}
 800b6c4:	b088      	sub	sp, #32
 800b6c6:	af00      	add	r7, sp, #0
 800b6c8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800b6ce:	2333      	movs	r3, #51	; 0x33
 800b6d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b6d2:	2340      	movs	r3, #64	; 0x40
 800b6d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b6da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b6de:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b6e0:	f107 0308 	add.w	r3, r7, #8
 800b6e4:	4619      	mov	r1, r3
 800b6e6:	6878      	ldr	r0, [r7, #4]
 800b6e8:	f7ff fde6 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800b6ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800b6f0:	2133      	movs	r1, #51	; 0x33
 800b6f2:	6878      	ldr	r0, [r7, #4]
 800b6f4:	f000 f8ae 	bl	800b854 <SDMMC_GetCmdResp1>
 800b6f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b6fa:	69fb      	ldr	r3, [r7, #28]
}
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	3720      	adds	r7, #32
 800b700:	46bd      	mov	sp, r7
 800b702:	bd80      	pop	{r7, pc}

0800b704 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b088      	sub	sp, #32
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b70c:	2300      	movs	r3, #0
 800b70e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b710:	2302      	movs	r3, #2
 800b712:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b714:	23c0      	movs	r3, #192	; 0xc0
 800b716:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b718:	2300      	movs	r3, #0
 800b71a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b71c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b720:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b722:	f107 0308 	add.w	r3, r7, #8
 800b726:	4619      	mov	r1, r3
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	f7ff fdc5 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b72e:	6878      	ldr	r0, [r7, #4]
 800b730:	f000 f97c 	bl	800ba2c <SDMMC_GetCmdResp2>
 800b734:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b736:	69fb      	ldr	r3, [r7, #28]
}
 800b738:	4618      	mov	r0, r3
 800b73a:	3720      	adds	r7, #32
 800b73c:	46bd      	mov	sp, r7
 800b73e:	bd80      	pop	{r7, pc}

0800b740 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b740:	b580      	push	{r7, lr}
 800b742:	b088      	sub	sp, #32
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
 800b748:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b74e:	2309      	movs	r3, #9
 800b750:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b752:	23c0      	movs	r3, #192	; 0xc0
 800b754:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b756:	2300      	movs	r3, #0
 800b758:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b75a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b75e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b760:	f107 0308 	add.w	r3, r7, #8
 800b764:	4619      	mov	r1, r3
 800b766:	6878      	ldr	r0, [r7, #4]
 800b768:	f7ff fda6 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b76c:	6878      	ldr	r0, [r7, #4]
 800b76e:	f000 f95d 	bl	800ba2c <SDMMC_GetCmdResp2>
 800b772:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b774:	69fb      	ldr	r3, [r7, #28]
}
 800b776:	4618      	mov	r0, r3
 800b778:	3720      	adds	r7, #32
 800b77a:	46bd      	mov	sp, r7
 800b77c:	bd80      	pop	{r7, pc}

0800b77e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b77e:	b580      	push	{r7, lr}
 800b780:	b088      	sub	sp, #32
 800b782:	af00      	add	r7, sp, #0
 800b784:	6078      	str	r0, [r7, #4]
 800b786:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b788:	2300      	movs	r3, #0
 800b78a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b78c:	2303      	movs	r3, #3
 800b78e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b790:	2340      	movs	r3, #64	; 0x40
 800b792:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b794:	2300      	movs	r3, #0
 800b796:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b798:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b79c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b79e:	f107 0308 	add.w	r3, r7, #8
 800b7a2:	4619      	mov	r1, r3
 800b7a4:	6878      	ldr	r0, [r7, #4]
 800b7a6:	f7ff fd87 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b7aa:	683a      	ldr	r2, [r7, #0]
 800b7ac:	2103      	movs	r1, #3
 800b7ae:	6878      	ldr	r0, [r7, #4]
 800b7b0:	f000 f9bc 	bl	800bb2c <SDMMC_GetCmdResp6>
 800b7b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b7b6:	69fb      	ldr	r3, [r7, #28]
}
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	3720      	adds	r7, #32
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	bd80      	pop	{r7, pc}

0800b7c0 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b088      	sub	sp, #32
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
 800b7c8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b7ce:	230d      	movs	r3, #13
 800b7d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b7d2:	2340      	movs	r3, #64	; 0x40
 800b7d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b7d6:	2300      	movs	r3, #0
 800b7d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b7da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b7de:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b7e0:	f107 0308 	add.w	r3, r7, #8
 800b7e4:	4619      	mov	r1, r3
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f7ff fd66 	bl	800b2b8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b7ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800b7f0:	210d      	movs	r1, #13
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	f000 f82e 	bl	800b854 <SDMMC_GetCmdResp1>
 800b7f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b7fa:	69fb      	ldr	r3, [r7, #28]
}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	3720      	adds	r7, #32
 800b800:	46bd      	mov	sp, r7
 800b802:	bd80      	pop	{r7, pc}

0800b804 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800b804:	b490      	push	{r4, r7}
 800b806:	b082      	sub	sp, #8
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b80c:	4b0f      	ldr	r3, [pc, #60]	; (800b84c <SDMMC_GetCmdError+0x48>)
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	4a0f      	ldr	r2, [pc, #60]	; (800b850 <SDMMC_GetCmdError+0x4c>)
 800b812:	fba2 2303 	umull	r2, r3, r2, r3
 800b816:	0a5b      	lsrs	r3, r3, #9
 800b818:	f241 3288 	movw	r2, #5000	; 0x1388
 800b81c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b820:	4623      	mov	r3, r4
 800b822:	1e5c      	subs	r4, r3, #1
 800b824:	2b00      	cmp	r3, #0
 800b826:	d102      	bne.n	800b82e <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b828:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b82c:	e009      	b.n	800b842 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b836:	2b00      	cmp	r3, #0
 800b838:	d0f2      	beq.n	800b820 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	22c5      	movs	r2, #197	; 0xc5
 800b83e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800b840:	2300      	movs	r3, #0
}
 800b842:	4618      	mov	r0, r3
 800b844:	3708      	adds	r7, #8
 800b846:	46bd      	mov	sp, r7
 800b848:	bc90      	pop	{r4, r7}
 800b84a:	4770      	bx	lr
 800b84c:	20000004 	.word	0x20000004
 800b850:	10624dd3 	.word	0x10624dd3

0800b854 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b854:	b590      	push	{r4, r7, lr}
 800b856:	b087      	sub	sp, #28
 800b858:	af00      	add	r7, sp, #0
 800b85a:	60f8      	str	r0, [r7, #12]
 800b85c:	460b      	mov	r3, r1
 800b85e:	607a      	str	r2, [r7, #4]
 800b860:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b862:	4b6f      	ldr	r3, [pc, #444]	; (800ba20 <SDMMC_GetCmdResp1+0x1cc>)
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	4a6f      	ldr	r2, [pc, #444]	; (800ba24 <SDMMC_GetCmdResp1+0x1d0>)
 800b868:	fba2 2303 	umull	r2, r3, r2, r3
 800b86c:	0a5b      	lsrs	r3, r3, #9
 800b86e:	687a      	ldr	r2, [r7, #4]
 800b870:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b874:	4623      	mov	r3, r4
 800b876:	1e5c      	subs	r4, r3, #1
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d102      	bne.n	800b882 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b87c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b880:	e0c9      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b886:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b888:	697b      	ldr	r3, [r7, #20]
 800b88a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d0f0      	beq.n	800b874 <SDMMC_GetCmdResp1+0x20>
 800b892:	697b      	ldr	r3, [r7, #20]
 800b894:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d1eb      	bne.n	800b874 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8a0:	f003 0304 	and.w	r3, r3, #4
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d004      	beq.n	800b8b2 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	2204      	movs	r2, #4
 800b8ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b8ae:	2304      	movs	r3, #4
 800b8b0:	e0b1      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8b6:	f003 0301 	and.w	r3, r3, #1
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d004      	beq.n	800b8c8 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	2201      	movs	r2, #1
 800b8c2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b8c4:	2301      	movs	r3, #1
 800b8c6:	e0a6      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	22c5      	movs	r2, #197	; 0xc5
 800b8cc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b8ce:	68f8      	ldr	r0, [r7, #12]
 800b8d0:	f7ff fd1b 	bl	800b30a <SDIO_GetCommandResponse>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	461a      	mov	r2, r3
 800b8d8:	7afb      	ldrb	r3, [r7, #11]
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	d001      	beq.n	800b8e2 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b8de:	2301      	movs	r3, #1
 800b8e0:	e099      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b8e2:	2100      	movs	r1, #0
 800b8e4:	68f8      	ldr	r0, [r7, #12]
 800b8e6:	f7ff fd1c 	bl	800b322 <SDIO_GetResponse>
 800b8ea:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b8ec:	693a      	ldr	r2, [r7, #16]
 800b8ee:	4b4e      	ldr	r3, [pc, #312]	; (800ba28 <SDMMC_GetCmdResp1+0x1d4>)
 800b8f0:	4013      	ands	r3, r2
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d101      	bne.n	800b8fa <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	e08d      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b8fa:	693b      	ldr	r3, [r7, #16]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	da02      	bge.n	800b906 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b900:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b904:	e087      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b906:	693b      	ldr	r3, [r7, #16]
 800b908:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d001      	beq.n	800b914 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b910:	2340      	movs	r3, #64	; 0x40
 800b912:	e080      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b914:	693b      	ldr	r3, [r7, #16]
 800b916:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d001      	beq.n	800b922 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b91e:	2380      	movs	r3, #128	; 0x80
 800b920:	e079      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b922:	693b      	ldr	r3, [r7, #16]
 800b924:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d002      	beq.n	800b932 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b92c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b930:	e071      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b932:	693b      	ldr	r3, [r7, #16]
 800b934:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d002      	beq.n	800b942 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b93c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b940:	e069      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b942:	693b      	ldr	r3, [r7, #16]
 800b944:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d002      	beq.n	800b952 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b94c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b950:	e061      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b952:	693b      	ldr	r3, [r7, #16]
 800b954:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d002      	beq.n	800b962 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b95c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b960:	e059      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b962:	693b      	ldr	r3, [r7, #16]
 800b964:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d002      	beq.n	800b972 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b96c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b970:	e051      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b972:	693b      	ldr	r3, [r7, #16]
 800b974:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d002      	beq.n	800b982 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b97c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b980:	e049      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b982:	693b      	ldr	r3, [r7, #16]
 800b984:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d002      	beq.n	800b992 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b98c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b990:	e041      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b992:	693b      	ldr	r3, [r7, #16]
 800b994:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d002      	beq.n	800b9a2 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800b99c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b9a0:	e039      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b9a2:	693b      	ldr	r3, [r7, #16]
 800b9a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d002      	beq.n	800b9b2 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b9ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b9b0:	e031      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b9b2:	693b      	ldr	r3, [r7, #16]
 800b9b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d002      	beq.n	800b9c2 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b9bc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b9c0:	e029      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b9c2:	693b      	ldr	r3, [r7, #16]
 800b9c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d002      	beq.n	800b9d2 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b9cc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b9d0:	e021      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b9d2:	693b      	ldr	r3, [r7, #16]
 800b9d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d002      	beq.n	800b9e2 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b9dc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b9e0:	e019      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b9e2:	693b      	ldr	r3, [r7, #16]
 800b9e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d002      	beq.n	800b9f2 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b9ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b9f0:	e011      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b9f2:	693b      	ldr	r3, [r7, #16]
 800b9f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d002      	beq.n	800ba02 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b9fc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ba00:	e009      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800ba02:	693b      	ldr	r3, [r7, #16]
 800ba04:	f003 0308 	and.w	r3, r3, #8
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d002      	beq.n	800ba12 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800ba0c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800ba10:	e001      	b.n	800ba16 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ba12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	371c      	adds	r7, #28
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd90      	pop	{r4, r7, pc}
 800ba1e:	bf00      	nop
 800ba20:	20000004 	.word	0x20000004
 800ba24:	10624dd3 	.word	0x10624dd3
 800ba28:	fdffe008 	.word	0xfdffe008

0800ba2c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800ba2c:	b490      	push	{r4, r7}
 800ba2e:	b084      	sub	sp, #16
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ba34:	4b1e      	ldr	r3, [pc, #120]	; (800bab0 <SDMMC_GetCmdResp2+0x84>)
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	4a1e      	ldr	r2, [pc, #120]	; (800bab4 <SDMMC_GetCmdResp2+0x88>)
 800ba3a:	fba2 2303 	umull	r2, r3, r2, r3
 800ba3e:	0a5b      	lsrs	r3, r3, #9
 800ba40:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba44:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ba48:	4623      	mov	r3, r4
 800ba4a:	1e5c      	subs	r4, r3, #1
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d102      	bne.n	800ba56 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ba50:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ba54:	e026      	b.n	800baa4 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba5a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d0f0      	beq.n	800ba48 <SDMMC_GetCmdResp2+0x1c>
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d1eb      	bne.n	800ba48 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba74:	f003 0304 	and.w	r3, r3, #4
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d004      	beq.n	800ba86 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2204      	movs	r2, #4
 800ba80:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ba82:	2304      	movs	r3, #4
 800ba84:	e00e      	b.n	800baa4 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba8a:	f003 0301 	and.w	r3, r3, #1
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d004      	beq.n	800ba9c <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	2201      	movs	r2, #1
 800ba96:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ba98:	2301      	movs	r3, #1
 800ba9a:	e003      	b.n	800baa4 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	22c5      	movs	r2, #197	; 0xc5
 800baa0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800baa2:	2300      	movs	r3, #0
}
 800baa4:	4618      	mov	r0, r3
 800baa6:	3710      	adds	r7, #16
 800baa8:	46bd      	mov	sp, r7
 800baaa:	bc90      	pop	{r4, r7}
 800baac:	4770      	bx	lr
 800baae:	bf00      	nop
 800bab0:	20000004 	.word	0x20000004
 800bab4:	10624dd3 	.word	0x10624dd3

0800bab8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800bab8:	b490      	push	{r4, r7}
 800baba:	b084      	sub	sp, #16
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bac0:	4b18      	ldr	r3, [pc, #96]	; (800bb24 <SDMMC_GetCmdResp3+0x6c>)
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	4a18      	ldr	r2, [pc, #96]	; (800bb28 <SDMMC_GetCmdResp3+0x70>)
 800bac6:	fba2 2303 	umull	r2, r3, r2, r3
 800baca:	0a5b      	lsrs	r3, r3, #9
 800bacc:	f241 3288 	movw	r2, #5000	; 0x1388
 800bad0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800bad4:	4623      	mov	r3, r4
 800bad6:	1e5c      	subs	r4, r3, #1
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d102      	bne.n	800bae2 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800badc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bae0:	e01b      	b.n	800bb1a <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bae6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d0f0      	beq.n	800bad4 <SDMMC_GetCmdResp3+0x1c>
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d1eb      	bne.n	800bad4 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb00:	f003 0304 	and.w	r3, r3, #4
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d004      	beq.n	800bb12 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2204      	movs	r2, #4
 800bb0c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bb0e:	2304      	movs	r3, #4
 800bb10:	e003      	b.n	800bb1a <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	22c5      	movs	r2, #197	; 0xc5
 800bb16:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800bb18:	2300      	movs	r3, #0
}
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	3710      	adds	r7, #16
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	bc90      	pop	{r4, r7}
 800bb22:	4770      	bx	lr
 800bb24:	20000004 	.word	0x20000004
 800bb28:	10624dd3 	.word	0x10624dd3

0800bb2c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800bb2c:	b590      	push	{r4, r7, lr}
 800bb2e:	b087      	sub	sp, #28
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	60f8      	str	r0, [r7, #12]
 800bb34:	460b      	mov	r3, r1
 800bb36:	607a      	str	r2, [r7, #4]
 800bb38:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bb3a:	4b34      	ldr	r3, [pc, #208]	; (800bc0c <SDMMC_GetCmdResp6+0xe0>)
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	4a34      	ldr	r2, [pc, #208]	; (800bc10 <SDMMC_GetCmdResp6+0xe4>)
 800bb40:	fba2 2303 	umull	r2, r3, r2, r3
 800bb44:	0a5b      	lsrs	r3, r3, #9
 800bb46:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb4a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800bb4e:	4623      	mov	r3, r4
 800bb50:	1e5c      	subs	r4, r3, #1
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d102      	bne.n	800bb5c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bb56:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bb5a:	e052      	b.n	800bc02 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb60:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d0f0      	beq.n	800bb4e <SDMMC_GetCmdResp6+0x22>
 800bb6c:	697b      	ldr	r3, [r7, #20]
 800bb6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d1eb      	bne.n	800bb4e <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb7a:	f003 0304 	and.w	r3, r3, #4
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d004      	beq.n	800bb8c <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	2204      	movs	r2, #4
 800bb86:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bb88:	2304      	movs	r3, #4
 800bb8a:	e03a      	b.n	800bc02 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb90:	f003 0301 	and.w	r3, r3, #1
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d004      	beq.n	800bba2 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	2201      	movs	r2, #1
 800bb9c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bb9e:	2301      	movs	r3, #1
 800bba0:	e02f      	b.n	800bc02 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800bba2:	68f8      	ldr	r0, [r7, #12]
 800bba4:	f7ff fbb1 	bl	800b30a <SDIO_GetCommandResponse>
 800bba8:	4603      	mov	r3, r0
 800bbaa:	461a      	mov	r2, r3
 800bbac:	7afb      	ldrb	r3, [r7, #11]
 800bbae:	4293      	cmp	r3, r2
 800bbb0:	d001      	beq.n	800bbb6 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bbb2:	2301      	movs	r3, #1
 800bbb4:	e025      	b.n	800bc02 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	22c5      	movs	r2, #197	; 0xc5
 800bbba:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800bbbc:	2100      	movs	r1, #0
 800bbbe:	68f8      	ldr	r0, [r7, #12]
 800bbc0:	f7ff fbaf 	bl	800b322 <SDIO_GetResponse>
 800bbc4:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800bbc6:	693b      	ldr	r3, [r7, #16]
 800bbc8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d106      	bne.n	800bbde <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800bbd0:	693b      	ldr	r3, [r7, #16]
 800bbd2:	0c1b      	lsrs	r3, r3, #16
 800bbd4:	b29a      	uxth	r2, r3
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800bbda:	2300      	movs	r3, #0
 800bbdc:	e011      	b.n	800bc02 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800bbde:	693b      	ldr	r3, [r7, #16]
 800bbe0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d002      	beq.n	800bbee <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800bbe8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bbec:	e009      	b.n	800bc02 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800bbee:	693b      	ldr	r3, [r7, #16]
 800bbf0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d002      	beq.n	800bbfe <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800bbf8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bbfc:	e001      	b.n	800bc02 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800bbfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800bc02:	4618      	mov	r0, r3
 800bc04:	371c      	adds	r7, #28
 800bc06:	46bd      	mov	sp, r7
 800bc08:	bd90      	pop	{r4, r7, pc}
 800bc0a:	bf00      	nop
 800bc0c:	20000004 	.word	0x20000004
 800bc10:	10624dd3 	.word	0x10624dd3

0800bc14 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800bc14:	b490      	push	{r4, r7}
 800bc16:	b084      	sub	sp, #16
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bc1c:	4b21      	ldr	r3, [pc, #132]	; (800bca4 <SDMMC_GetCmdResp7+0x90>)
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	4a21      	ldr	r2, [pc, #132]	; (800bca8 <SDMMC_GetCmdResp7+0x94>)
 800bc22:	fba2 2303 	umull	r2, r3, r2, r3
 800bc26:	0a5b      	lsrs	r3, r3, #9
 800bc28:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc2c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800bc30:	4623      	mov	r3, r4
 800bc32:	1e5c      	subs	r4, r3, #1
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d102      	bne.n	800bc3e <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bc38:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bc3c:	e02c      	b.n	800bc98 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc42:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d0f0      	beq.n	800bc30 <SDMMC_GetCmdResp7+0x1c>
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d1eb      	bne.n	800bc30 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc5c:	f003 0304 	and.w	r3, r3, #4
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d004      	beq.n	800bc6e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2204      	movs	r2, #4
 800bc68:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bc6a:	2304      	movs	r3, #4
 800bc6c:	e014      	b.n	800bc98 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc72:	f003 0301 	and.w	r3, r3, #1
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d004      	beq.n	800bc84 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2201      	movs	r2, #1
 800bc7e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bc80:	2301      	movs	r3, #1
 800bc82:	e009      	b.n	800bc98 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d002      	beq.n	800bc96 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2240      	movs	r2, #64	; 0x40
 800bc94:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800bc96:	2300      	movs	r3, #0
  
}
 800bc98:	4618      	mov	r0, r3
 800bc9a:	3710      	adds	r7, #16
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bc90      	pop	{r4, r7}
 800bca0:	4770      	bx	lr
 800bca2:	bf00      	nop
 800bca4:	20000004 	.word	0x20000004
 800bca8:	10624dd3 	.word	0x10624dd3

0800bcac <LL_TIM_SetPrescaler>:
{
 800bcac:	b480      	push	{r7}
 800bcae:	b083      	sub	sp, #12
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]
 800bcb4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	683a      	ldr	r2, [r7, #0]
 800bcba:	629a      	str	r2, [r3, #40]	; 0x28
}
 800bcbc:	bf00      	nop
 800bcbe:	370c      	adds	r7, #12
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	bc80      	pop	{r7}
 800bcc4:	4770      	bx	lr

0800bcc6 <LL_TIM_SetAutoReload>:
{
 800bcc6:	b480      	push	{r7}
 800bcc8:	b083      	sub	sp, #12
 800bcca:	af00      	add	r7, sp, #0
 800bccc:	6078      	str	r0, [r7, #4]
 800bcce:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	683a      	ldr	r2, [r7, #0]
 800bcd4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800bcd6:	bf00      	nop
 800bcd8:	370c      	adds	r7, #12
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	bc80      	pop	{r7}
 800bcde:	4770      	bx	lr

0800bce0 <LL_TIM_SetRepetitionCounter>:
{
 800bce0:	b480      	push	{r7}
 800bce2:	b083      	sub	sp, #12
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
 800bce8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	683a      	ldr	r2, [r7, #0]
 800bcee:	631a      	str	r2, [r3, #48]	; 0x30
}
 800bcf0:	bf00      	nop
 800bcf2:	370c      	adds	r7, #12
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bc80      	pop	{r7}
 800bcf8:	4770      	bx	lr

0800bcfa <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800bcfa:	b480      	push	{r7}
 800bcfc:	b083      	sub	sp, #12
 800bcfe:	af00      	add	r7, sp, #0
 800bd00:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	695b      	ldr	r3, [r3, #20]
 800bd06:	f043 0201 	orr.w	r2, r3, #1
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	615a      	str	r2, [r3, #20]
}
 800bd0e:	bf00      	nop
 800bd10:	370c      	adds	r7, #12
 800bd12:	46bd      	mov	sp, r7
 800bd14:	bc80      	pop	{r7}
 800bd16:	4770      	bx	lr

0800bd18 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b084      	sub	sp, #16
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
 800bd20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	4a3d      	ldr	r2, [pc, #244]	; (800be20 <LL_TIM_Init+0x108>)
 800bd2c:	4293      	cmp	r3, r2
 800bd2e:	d013      	beq.n	800bd58 <LL_TIM_Init+0x40>
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd36:	d00f      	beq.n	800bd58 <LL_TIM_Init+0x40>
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	4a3a      	ldr	r2, [pc, #232]	; (800be24 <LL_TIM_Init+0x10c>)
 800bd3c:	4293      	cmp	r3, r2
 800bd3e:	d00b      	beq.n	800bd58 <LL_TIM_Init+0x40>
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	4a39      	ldr	r2, [pc, #228]	; (800be28 <LL_TIM_Init+0x110>)
 800bd44:	4293      	cmp	r3, r2
 800bd46:	d007      	beq.n	800bd58 <LL_TIM_Init+0x40>
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	4a38      	ldr	r2, [pc, #224]	; (800be2c <LL_TIM_Init+0x114>)
 800bd4c:	4293      	cmp	r3, r2
 800bd4e:	d003      	beq.n	800bd58 <LL_TIM_Init+0x40>
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	4a37      	ldr	r2, [pc, #220]	; (800be30 <LL_TIM_Init+0x118>)
 800bd54:	4293      	cmp	r3, r2
 800bd56:	d106      	bne.n	800bd66 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	685b      	ldr	r3, [r3, #4]
 800bd62:	4313      	orrs	r3, r2
 800bd64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	4a2d      	ldr	r2, [pc, #180]	; (800be20 <LL_TIM_Init+0x108>)
 800bd6a:	4293      	cmp	r3, r2
 800bd6c:	d02b      	beq.n	800bdc6 <LL_TIM_Init+0xae>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd74:	d027      	beq.n	800bdc6 <LL_TIM_Init+0xae>
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	4a2a      	ldr	r2, [pc, #168]	; (800be24 <LL_TIM_Init+0x10c>)
 800bd7a:	4293      	cmp	r3, r2
 800bd7c:	d023      	beq.n	800bdc6 <LL_TIM_Init+0xae>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	4a29      	ldr	r2, [pc, #164]	; (800be28 <LL_TIM_Init+0x110>)
 800bd82:	4293      	cmp	r3, r2
 800bd84:	d01f      	beq.n	800bdc6 <LL_TIM_Init+0xae>
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	4a28      	ldr	r2, [pc, #160]	; (800be2c <LL_TIM_Init+0x114>)
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d01b      	beq.n	800bdc6 <LL_TIM_Init+0xae>
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	4a27      	ldr	r2, [pc, #156]	; (800be30 <LL_TIM_Init+0x118>)
 800bd92:	4293      	cmp	r3, r2
 800bd94:	d017      	beq.n	800bdc6 <LL_TIM_Init+0xae>
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	4a26      	ldr	r2, [pc, #152]	; (800be34 <LL_TIM_Init+0x11c>)
 800bd9a:	4293      	cmp	r3, r2
 800bd9c:	d013      	beq.n	800bdc6 <LL_TIM_Init+0xae>
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	4a25      	ldr	r2, [pc, #148]	; (800be38 <LL_TIM_Init+0x120>)
 800bda2:	4293      	cmp	r3, r2
 800bda4:	d00f      	beq.n	800bdc6 <LL_TIM_Init+0xae>
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	4a24      	ldr	r2, [pc, #144]	; (800be3c <LL_TIM_Init+0x124>)
 800bdaa:	4293      	cmp	r3, r2
 800bdac:	d00b      	beq.n	800bdc6 <LL_TIM_Init+0xae>
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	4a23      	ldr	r2, [pc, #140]	; (800be40 <LL_TIM_Init+0x128>)
 800bdb2:	4293      	cmp	r3, r2
 800bdb4:	d007      	beq.n	800bdc6 <LL_TIM_Init+0xae>
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	4a22      	ldr	r2, [pc, #136]	; (800be44 <LL_TIM_Init+0x12c>)
 800bdba:	4293      	cmp	r3, r2
 800bdbc:	d003      	beq.n	800bdc6 <LL_TIM_Init+0xae>
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	4a21      	ldr	r2, [pc, #132]	; (800be48 <LL_TIM_Init+0x130>)
 800bdc2:	4293      	cmp	r3, r2
 800bdc4:	d106      	bne.n	800bdd4 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bdcc:	683b      	ldr	r3, [r7, #0]
 800bdce:	68db      	ldr	r3, [r3, #12]
 800bdd0:	4313      	orrs	r3, r2
 800bdd2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	68fa      	ldr	r2, [r7, #12]
 800bdd8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	689b      	ldr	r3, [r3, #8]
 800bdde:	4619      	mov	r1, r3
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	f7ff ff70 	bl	800bcc6 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	881b      	ldrh	r3, [r3, #0]
 800bdea:	4619      	mov	r1, r3
 800bdec:	6878      	ldr	r0, [r7, #4]
 800bdee:	f7ff ff5d 	bl	800bcac <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	4a0a      	ldr	r2, [pc, #40]	; (800be20 <LL_TIM_Init+0x108>)
 800bdf6:	4293      	cmp	r3, r2
 800bdf8:	d003      	beq.n	800be02 <LL_TIM_Init+0xea>
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	4a0c      	ldr	r2, [pc, #48]	; (800be30 <LL_TIM_Init+0x118>)
 800bdfe:	4293      	cmp	r3, r2
 800be00:	d105      	bne.n	800be0e <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800be02:	683b      	ldr	r3, [r7, #0]
 800be04:	691b      	ldr	r3, [r3, #16]
 800be06:	4619      	mov	r1, r3
 800be08:	6878      	ldr	r0, [r7, #4]
 800be0a:	f7ff ff69 	bl	800bce0 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800be0e:	6878      	ldr	r0, [r7, #4]
 800be10:	f7ff ff73 	bl	800bcfa <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800be14:	2300      	movs	r3, #0
}
 800be16:	4618      	mov	r0, r3
 800be18:	3710      	adds	r7, #16
 800be1a:	46bd      	mov	sp, r7
 800be1c:	bd80      	pop	{r7, pc}
 800be1e:	bf00      	nop
 800be20:	40010000 	.word	0x40010000
 800be24:	40000400 	.word	0x40000400
 800be28:	40000800 	.word	0x40000800
 800be2c:	40000c00 	.word	0x40000c00
 800be30:	40010400 	.word	0x40010400
 800be34:	40014000 	.word	0x40014000
 800be38:	40014400 	.word	0x40014400
 800be3c:	40014800 	.word	0x40014800
 800be40:	40001800 	.word	0x40001800
 800be44:	40001c00 	.word	0x40001c00
 800be48:	40002000 	.word	0x40002000

0800be4c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800be4c:	b084      	sub	sp, #16
 800be4e:	b580      	push	{r7, lr}
 800be50:	b084      	sub	sp, #16
 800be52:	af00      	add	r7, sp, #0
 800be54:	6078      	str	r0, [r7, #4]
 800be56:	f107 001c 	add.w	r0, r7, #28
 800be5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800be5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be60:	2b01      	cmp	r3, #1
 800be62:	d122      	bne.n	800beaa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be68:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	68db      	ldr	r3, [r3, #12]
 800be74:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800be78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800be7c:	687a      	ldr	r2, [r7, #4]
 800be7e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	68db      	ldr	r3, [r3, #12]
 800be84:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800be8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be8e:	2b01      	cmp	r3, #1
 800be90:	d105      	bne.n	800be9e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	68db      	ldr	r3, [r3, #12]
 800be96:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800be9e:	6878      	ldr	r0, [r7, #4]
 800bea0:	f001 faa0 	bl	800d3e4 <USB_CoreReset>
 800bea4:	4603      	mov	r3, r0
 800bea6:	73fb      	strb	r3, [r7, #15]
 800bea8:	e010      	b.n	800becc <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	68db      	ldr	r3, [r3, #12]
 800beae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800beb6:	6878      	ldr	r0, [r7, #4]
 800beb8:	f001 fa94 	bl	800d3e4 <USB_CoreReset>
 800bebc:	4603      	mov	r3, r0
 800bebe:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bec4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800becc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bece:	2b01      	cmp	r3, #1
 800bed0:	d10b      	bne.n	800beea <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	689b      	ldr	r3, [r3, #8]
 800bed6:	f043 0206 	orr.w	r2, r3, #6
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	689b      	ldr	r3, [r3, #8]
 800bee2:	f043 0220 	orr.w	r2, r3, #32
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800beea:	7bfb      	ldrb	r3, [r7, #15]
}
 800beec:	4618      	mov	r0, r3
 800beee:	3710      	adds	r7, #16
 800bef0:	46bd      	mov	sp, r7
 800bef2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bef6:	b004      	add	sp, #16
 800bef8:	4770      	bx	lr
	...

0800befc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800befc:	b480      	push	{r7}
 800befe:	b087      	sub	sp, #28
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	60f8      	str	r0, [r7, #12]
 800bf04:	60b9      	str	r1, [r7, #8]
 800bf06:	4613      	mov	r3, r2
 800bf08:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800bf0a:	79fb      	ldrb	r3, [r7, #7]
 800bf0c:	2b02      	cmp	r3, #2
 800bf0e:	d165      	bne.n	800bfdc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800bf10:	68bb      	ldr	r3, [r7, #8]
 800bf12:	4a41      	ldr	r2, [pc, #260]	; (800c018 <USB_SetTurnaroundTime+0x11c>)
 800bf14:	4293      	cmp	r3, r2
 800bf16:	d906      	bls.n	800bf26 <USB_SetTurnaroundTime+0x2a>
 800bf18:	68bb      	ldr	r3, [r7, #8]
 800bf1a:	4a40      	ldr	r2, [pc, #256]	; (800c01c <USB_SetTurnaroundTime+0x120>)
 800bf1c:	4293      	cmp	r3, r2
 800bf1e:	d802      	bhi.n	800bf26 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800bf20:	230f      	movs	r3, #15
 800bf22:	617b      	str	r3, [r7, #20]
 800bf24:	e062      	b.n	800bfec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800bf26:	68bb      	ldr	r3, [r7, #8]
 800bf28:	4a3c      	ldr	r2, [pc, #240]	; (800c01c <USB_SetTurnaroundTime+0x120>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d906      	bls.n	800bf3c <USB_SetTurnaroundTime+0x40>
 800bf2e:	68bb      	ldr	r3, [r7, #8]
 800bf30:	4a3b      	ldr	r2, [pc, #236]	; (800c020 <USB_SetTurnaroundTime+0x124>)
 800bf32:	4293      	cmp	r3, r2
 800bf34:	d802      	bhi.n	800bf3c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800bf36:	230e      	movs	r3, #14
 800bf38:	617b      	str	r3, [r7, #20]
 800bf3a:	e057      	b.n	800bfec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800bf3c:	68bb      	ldr	r3, [r7, #8]
 800bf3e:	4a38      	ldr	r2, [pc, #224]	; (800c020 <USB_SetTurnaroundTime+0x124>)
 800bf40:	4293      	cmp	r3, r2
 800bf42:	d906      	bls.n	800bf52 <USB_SetTurnaroundTime+0x56>
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	4a37      	ldr	r2, [pc, #220]	; (800c024 <USB_SetTurnaroundTime+0x128>)
 800bf48:	4293      	cmp	r3, r2
 800bf4a:	d802      	bhi.n	800bf52 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800bf4c:	230d      	movs	r3, #13
 800bf4e:	617b      	str	r3, [r7, #20]
 800bf50:	e04c      	b.n	800bfec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800bf52:	68bb      	ldr	r3, [r7, #8]
 800bf54:	4a33      	ldr	r2, [pc, #204]	; (800c024 <USB_SetTurnaroundTime+0x128>)
 800bf56:	4293      	cmp	r3, r2
 800bf58:	d906      	bls.n	800bf68 <USB_SetTurnaroundTime+0x6c>
 800bf5a:	68bb      	ldr	r3, [r7, #8]
 800bf5c:	4a32      	ldr	r2, [pc, #200]	; (800c028 <USB_SetTurnaroundTime+0x12c>)
 800bf5e:	4293      	cmp	r3, r2
 800bf60:	d802      	bhi.n	800bf68 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800bf62:	230c      	movs	r3, #12
 800bf64:	617b      	str	r3, [r7, #20]
 800bf66:	e041      	b.n	800bfec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800bf68:	68bb      	ldr	r3, [r7, #8]
 800bf6a:	4a2f      	ldr	r2, [pc, #188]	; (800c028 <USB_SetTurnaroundTime+0x12c>)
 800bf6c:	4293      	cmp	r3, r2
 800bf6e:	d906      	bls.n	800bf7e <USB_SetTurnaroundTime+0x82>
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	4a2e      	ldr	r2, [pc, #184]	; (800c02c <USB_SetTurnaroundTime+0x130>)
 800bf74:	4293      	cmp	r3, r2
 800bf76:	d802      	bhi.n	800bf7e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800bf78:	230b      	movs	r3, #11
 800bf7a:	617b      	str	r3, [r7, #20]
 800bf7c:	e036      	b.n	800bfec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800bf7e:	68bb      	ldr	r3, [r7, #8]
 800bf80:	4a2a      	ldr	r2, [pc, #168]	; (800c02c <USB_SetTurnaroundTime+0x130>)
 800bf82:	4293      	cmp	r3, r2
 800bf84:	d906      	bls.n	800bf94 <USB_SetTurnaroundTime+0x98>
 800bf86:	68bb      	ldr	r3, [r7, #8]
 800bf88:	4a29      	ldr	r2, [pc, #164]	; (800c030 <USB_SetTurnaroundTime+0x134>)
 800bf8a:	4293      	cmp	r3, r2
 800bf8c:	d802      	bhi.n	800bf94 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800bf8e:	230a      	movs	r3, #10
 800bf90:	617b      	str	r3, [r7, #20]
 800bf92:	e02b      	b.n	800bfec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800bf94:	68bb      	ldr	r3, [r7, #8]
 800bf96:	4a26      	ldr	r2, [pc, #152]	; (800c030 <USB_SetTurnaroundTime+0x134>)
 800bf98:	4293      	cmp	r3, r2
 800bf9a:	d906      	bls.n	800bfaa <USB_SetTurnaroundTime+0xae>
 800bf9c:	68bb      	ldr	r3, [r7, #8]
 800bf9e:	4a25      	ldr	r2, [pc, #148]	; (800c034 <USB_SetTurnaroundTime+0x138>)
 800bfa0:	4293      	cmp	r3, r2
 800bfa2:	d802      	bhi.n	800bfaa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800bfa4:	2309      	movs	r3, #9
 800bfa6:	617b      	str	r3, [r7, #20]
 800bfa8:	e020      	b.n	800bfec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800bfaa:	68bb      	ldr	r3, [r7, #8]
 800bfac:	4a21      	ldr	r2, [pc, #132]	; (800c034 <USB_SetTurnaroundTime+0x138>)
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	d906      	bls.n	800bfc0 <USB_SetTurnaroundTime+0xc4>
 800bfb2:	68bb      	ldr	r3, [r7, #8]
 800bfb4:	4a20      	ldr	r2, [pc, #128]	; (800c038 <USB_SetTurnaroundTime+0x13c>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d802      	bhi.n	800bfc0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800bfba:	2308      	movs	r3, #8
 800bfbc:	617b      	str	r3, [r7, #20]
 800bfbe:	e015      	b.n	800bfec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	4a1d      	ldr	r2, [pc, #116]	; (800c038 <USB_SetTurnaroundTime+0x13c>)
 800bfc4:	4293      	cmp	r3, r2
 800bfc6:	d906      	bls.n	800bfd6 <USB_SetTurnaroundTime+0xda>
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	4a1c      	ldr	r2, [pc, #112]	; (800c03c <USB_SetTurnaroundTime+0x140>)
 800bfcc:	4293      	cmp	r3, r2
 800bfce:	d802      	bhi.n	800bfd6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800bfd0:	2307      	movs	r3, #7
 800bfd2:	617b      	str	r3, [r7, #20]
 800bfd4:	e00a      	b.n	800bfec <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800bfd6:	2306      	movs	r3, #6
 800bfd8:	617b      	str	r3, [r7, #20]
 800bfda:	e007      	b.n	800bfec <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800bfdc:	79fb      	ldrb	r3, [r7, #7]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d102      	bne.n	800bfe8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800bfe2:	2309      	movs	r3, #9
 800bfe4:	617b      	str	r3, [r7, #20]
 800bfe6:	e001      	b.n	800bfec <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800bfe8:	2309      	movs	r3, #9
 800bfea:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	68db      	ldr	r3, [r3, #12]
 800bff0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	68da      	ldr	r2, [r3, #12]
 800bffc:	697b      	ldr	r3, [r7, #20]
 800bffe:	029b      	lsls	r3, r3, #10
 800c000:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800c004:	431a      	orrs	r2, r3
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c00a:	2300      	movs	r3, #0
}
 800c00c:	4618      	mov	r0, r3
 800c00e:	371c      	adds	r7, #28
 800c010:	46bd      	mov	sp, r7
 800c012:	bc80      	pop	{r7}
 800c014:	4770      	bx	lr
 800c016:	bf00      	nop
 800c018:	00d8acbf 	.word	0x00d8acbf
 800c01c:	00e4e1bf 	.word	0x00e4e1bf
 800c020:	00f423ff 	.word	0x00f423ff
 800c024:	0106737f 	.word	0x0106737f
 800c028:	011a499f 	.word	0x011a499f
 800c02c:	01312cff 	.word	0x01312cff
 800c030:	014ca43f 	.word	0x014ca43f
 800c034:	016e35ff 	.word	0x016e35ff
 800c038:	01a6ab1f 	.word	0x01a6ab1f
 800c03c:	01e847ff 	.word	0x01e847ff

0800c040 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c040:	b480      	push	{r7}
 800c042:	b083      	sub	sp, #12
 800c044:	af00      	add	r7, sp, #0
 800c046:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	689b      	ldr	r3, [r3, #8]
 800c04c:	f043 0201 	orr.w	r2, r3, #1
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c054:	2300      	movs	r3, #0
}
 800c056:	4618      	mov	r0, r3
 800c058:	370c      	adds	r7, #12
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bc80      	pop	{r7}
 800c05e:	4770      	bx	lr

0800c060 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c060:	b480      	push	{r7}
 800c062:	b083      	sub	sp, #12
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	689b      	ldr	r3, [r3, #8]
 800c06c:	f023 0201 	bic.w	r2, r3, #1
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c074:	2300      	movs	r3, #0
}
 800c076:	4618      	mov	r0, r3
 800c078:	370c      	adds	r7, #12
 800c07a:	46bd      	mov	sp, r7
 800c07c:	bc80      	pop	{r7}
 800c07e:	4770      	bx	lr

0800c080 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b082      	sub	sp, #8
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]
 800c088:	460b      	mov	r3, r1
 800c08a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	68db      	ldr	r3, [r3, #12]
 800c090:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c098:	78fb      	ldrb	r3, [r7, #3]
 800c09a:	2b01      	cmp	r3, #1
 800c09c:	d106      	bne.n	800c0ac <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	68db      	ldr	r3, [r3, #12]
 800c0a2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	60da      	str	r2, [r3, #12]
 800c0aa:	e00b      	b.n	800c0c4 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800c0ac:	78fb      	ldrb	r3, [r7, #3]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d106      	bne.n	800c0c0 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	68db      	ldr	r3, [r3, #12]
 800c0b6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	60da      	str	r2, [r3, #12]
 800c0be:	e001      	b.n	800c0c4 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800c0c0:	2301      	movs	r3, #1
 800c0c2:	e003      	b.n	800c0cc <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800c0c4:	2032      	movs	r0, #50	; 0x32
 800c0c6:	f7f6 ffc1 	bl	800304c <HAL_Delay>

  return HAL_OK;
 800c0ca:	2300      	movs	r3, #0
}
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	3708      	adds	r7, #8
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	bd80      	pop	{r7, pc}

0800c0d4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c0d4:	b084      	sub	sp, #16
 800c0d6:	b580      	push	{r7, lr}
 800c0d8:	b086      	sub	sp, #24
 800c0da:	af00      	add	r7, sp, #0
 800c0dc:	6078      	str	r0, [r7, #4]
 800c0de:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c0e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	613b      	str	r3, [r7, #16]
 800c0f2:	e009      	b.n	800c108 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c0f4:	687a      	ldr	r2, [r7, #4]
 800c0f6:	693b      	ldr	r3, [r7, #16]
 800c0f8:	3340      	adds	r3, #64	; 0x40
 800c0fa:	009b      	lsls	r3, r3, #2
 800c0fc:	4413      	add	r3, r2
 800c0fe:	2200      	movs	r2, #0
 800c100:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c102:	693b      	ldr	r3, [r7, #16]
 800c104:	3301      	adds	r3, #1
 800c106:	613b      	str	r3, [r7, #16]
 800c108:	693b      	ldr	r3, [r7, #16]
 800c10a:	2b0e      	cmp	r3, #14
 800c10c:	d9f2      	bls.n	800c0f4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c10e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c110:	2b00      	cmp	r3, #0
 800c112:	d11c      	bne.n	800c14e <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c11a:	685b      	ldr	r3, [r3, #4]
 800c11c:	68fa      	ldr	r2, [r7, #12]
 800c11e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c122:	f043 0302 	orr.w	r3, r3, #2
 800c126:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c12c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c138:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c144:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	639a      	str	r2, [r3, #56]	; 0x38
 800c14c:	e00b      	b.n	800c166 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c152:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c15e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c16c:	461a      	mov	r2, r3
 800c16e:	2300      	movs	r3, #0
 800c170:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c178:	4619      	mov	r1, r3
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c180:	461a      	mov	r2, r3
 800c182:	680b      	ldr	r3, [r1, #0]
 800c184:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c188:	2b01      	cmp	r3, #1
 800c18a:	d10c      	bne.n	800c1a6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c18c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d104      	bne.n	800c19c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c192:	2100      	movs	r1, #0
 800c194:	6878      	ldr	r0, [r7, #4]
 800c196:	f000 f945 	bl	800c424 <USB_SetDevSpeed>
 800c19a:	e008      	b.n	800c1ae <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c19c:	2101      	movs	r1, #1
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	f000 f940 	bl	800c424 <USB_SetDevSpeed>
 800c1a4:	e003      	b.n	800c1ae <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c1a6:	2103      	movs	r1, #3
 800c1a8:	6878      	ldr	r0, [r7, #4]
 800c1aa:	f000 f93b 	bl	800c424 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c1ae:	2110      	movs	r1, #16
 800c1b0:	6878      	ldr	r0, [r7, #4]
 800c1b2:	f000 f8f3 	bl	800c39c <USB_FlushTxFifo>
 800c1b6:	4603      	mov	r3, r0
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d001      	beq.n	800c1c0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800c1bc:	2301      	movs	r3, #1
 800c1be:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c1c0:	6878      	ldr	r0, [r7, #4]
 800c1c2:	f000 f90f 	bl	800c3e4 <USB_FlushRxFifo>
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d001      	beq.n	800c1d0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800c1cc:	2301      	movs	r3, #1
 800c1ce:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1d6:	461a      	mov	r2, r3
 800c1d8:	2300      	movs	r3, #0
 800c1da:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1e2:	461a      	mov	r2, r3
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1ee:	461a      	mov	r2, r3
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	613b      	str	r3, [r7, #16]
 800c1f8:	e043      	b.n	800c282 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c1fa:	693b      	ldr	r3, [r7, #16]
 800c1fc:	015a      	lsls	r2, r3, #5
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	4413      	add	r3, r2
 800c202:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c20c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c210:	d118      	bne.n	800c244 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d10a      	bne.n	800c22e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c218:	693b      	ldr	r3, [r7, #16]
 800c21a:	015a      	lsls	r2, r3, #5
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	4413      	add	r3, r2
 800c220:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c224:	461a      	mov	r2, r3
 800c226:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c22a:	6013      	str	r3, [r2, #0]
 800c22c:	e013      	b.n	800c256 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c22e:	693b      	ldr	r3, [r7, #16]
 800c230:	015a      	lsls	r2, r3, #5
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	4413      	add	r3, r2
 800c236:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c23a:	461a      	mov	r2, r3
 800c23c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c240:	6013      	str	r3, [r2, #0]
 800c242:	e008      	b.n	800c256 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c244:	693b      	ldr	r3, [r7, #16]
 800c246:	015a      	lsls	r2, r3, #5
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	4413      	add	r3, r2
 800c24c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c250:	461a      	mov	r2, r3
 800c252:	2300      	movs	r3, #0
 800c254:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c256:	693b      	ldr	r3, [r7, #16]
 800c258:	015a      	lsls	r2, r3, #5
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	4413      	add	r3, r2
 800c25e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c262:	461a      	mov	r2, r3
 800c264:	2300      	movs	r3, #0
 800c266:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c268:	693b      	ldr	r3, [r7, #16]
 800c26a:	015a      	lsls	r2, r3, #5
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	4413      	add	r3, r2
 800c270:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c274:	461a      	mov	r2, r3
 800c276:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c27a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	3301      	adds	r3, #1
 800c280:	613b      	str	r3, [r7, #16]
 800c282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c284:	693a      	ldr	r2, [r7, #16]
 800c286:	429a      	cmp	r2, r3
 800c288:	d3b7      	bcc.n	800c1fa <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c28a:	2300      	movs	r3, #0
 800c28c:	613b      	str	r3, [r7, #16]
 800c28e:	e043      	b.n	800c318 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c290:	693b      	ldr	r3, [r7, #16]
 800c292:	015a      	lsls	r2, r3, #5
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	4413      	add	r3, r2
 800c298:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c2a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c2a6:	d118      	bne.n	800c2da <USB_DevInit+0x206>
    {
      if (i == 0U)
 800c2a8:	693b      	ldr	r3, [r7, #16]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d10a      	bne.n	800c2c4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c2ae:	693b      	ldr	r3, [r7, #16]
 800c2b0:	015a      	lsls	r2, r3, #5
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	4413      	add	r3, r2
 800c2b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c2ba:	461a      	mov	r2, r3
 800c2bc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c2c0:	6013      	str	r3, [r2, #0]
 800c2c2:	e013      	b.n	800c2ec <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c2c4:	693b      	ldr	r3, [r7, #16]
 800c2c6:	015a      	lsls	r2, r3, #5
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	4413      	add	r3, r2
 800c2cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c2d0:	461a      	mov	r2, r3
 800c2d2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c2d6:	6013      	str	r3, [r2, #0]
 800c2d8:	e008      	b.n	800c2ec <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c2da:	693b      	ldr	r3, [r7, #16]
 800c2dc:	015a      	lsls	r2, r3, #5
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	4413      	add	r3, r2
 800c2e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c2e6:	461a      	mov	r2, r3
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c2ec:	693b      	ldr	r3, [r7, #16]
 800c2ee:	015a      	lsls	r2, r3, #5
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	4413      	add	r3, r2
 800c2f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c2f8:	461a      	mov	r2, r3
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c2fe:	693b      	ldr	r3, [r7, #16]
 800c300:	015a      	lsls	r2, r3, #5
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	4413      	add	r3, r2
 800c306:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c30a:	461a      	mov	r2, r3
 800c30c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c310:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c312:	693b      	ldr	r3, [r7, #16]
 800c314:	3301      	adds	r3, #1
 800c316:	613b      	str	r3, [r7, #16]
 800c318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c31a:	693a      	ldr	r2, [r7, #16]
 800c31c:	429a      	cmp	r2, r3
 800c31e:	d3b7      	bcc.n	800c290 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c326:	691b      	ldr	r3, [r3, #16]
 800c328:	68fa      	ldr	r2, [r7, #12]
 800c32a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c32e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c332:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2200      	movs	r2, #0
 800c338:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c340:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c344:	2b00      	cmp	r3, #0
 800c346:	d105      	bne.n	800c354 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	699b      	ldr	r3, [r3, #24]
 800c34c:	f043 0210 	orr.w	r2, r3, #16
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	699a      	ldr	r2, [r3, #24]
 800c358:	4b0f      	ldr	r3, [pc, #60]	; (800c398 <USB_DevInit+0x2c4>)
 800c35a:	4313      	orrs	r3, r2
 800c35c:	687a      	ldr	r2, [r7, #4]
 800c35e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c360:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c362:	2b00      	cmp	r3, #0
 800c364:	d005      	beq.n	800c372 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	699b      	ldr	r3, [r3, #24]
 800c36a:	f043 0208 	orr.w	r2, r3, #8
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c372:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c374:	2b01      	cmp	r3, #1
 800c376:	d107      	bne.n	800c388 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	699b      	ldr	r3, [r3, #24]
 800c37c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c380:	f043 0304 	orr.w	r3, r3, #4
 800c384:	687a      	ldr	r2, [r7, #4]
 800c386:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c388:	7dfb      	ldrb	r3, [r7, #23]
}
 800c38a:	4618      	mov	r0, r3
 800c38c:	3718      	adds	r7, #24
 800c38e:	46bd      	mov	sp, r7
 800c390:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c394:	b004      	add	sp, #16
 800c396:	4770      	bx	lr
 800c398:	803c3800 	.word	0x803c3800

0800c39c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c39c:	b480      	push	{r7}
 800c39e:	b085      	sub	sp, #20
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	6078      	str	r0, [r7, #4]
 800c3a4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c3aa:	683b      	ldr	r3, [r7, #0]
 800c3ac:	019b      	lsls	r3, r3, #6
 800c3ae:	f043 0220 	orr.w	r2, r3, #32
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	3301      	adds	r3, #1
 800c3ba:	60fb      	str	r3, [r7, #12]
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	4a08      	ldr	r2, [pc, #32]	; (800c3e0 <USB_FlushTxFifo+0x44>)
 800c3c0:	4293      	cmp	r3, r2
 800c3c2:	d901      	bls.n	800c3c8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800c3c4:	2303      	movs	r3, #3
 800c3c6:	e006      	b.n	800c3d6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	691b      	ldr	r3, [r3, #16]
 800c3cc:	f003 0320 	and.w	r3, r3, #32
 800c3d0:	2b20      	cmp	r3, #32
 800c3d2:	d0f0      	beq.n	800c3b6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800c3d4:	2300      	movs	r3, #0
}
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	3714      	adds	r7, #20
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	bc80      	pop	{r7}
 800c3de:	4770      	bx	lr
 800c3e0:	00030d40 	.word	0x00030d40

0800c3e4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c3e4:	b480      	push	{r7}
 800c3e6:	b085      	sub	sp, #20
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	2210      	movs	r2, #16
 800c3f4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	3301      	adds	r3, #1
 800c3fa:	60fb      	str	r3, [r7, #12]
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	4a08      	ldr	r2, [pc, #32]	; (800c420 <USB_FlushRxFifo+0x3c>)
 800c400:	4293      	cmp	r3, r2
 800c402:	d901      	bls.n	800c408 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800c404:	2303      	movs	r3, #3
 800c406:	e006      	b.n	800c416 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	691b      	ldr	r3, [r3, #16]
 800c40c:	f003 0310 	and.w	r3, r3, #16
 800c410:	2b10      	cmp	r3, #16
 800c412:	d0f0      	beq.n	800c3f6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800c414:	2300      	movs	r3, #0
}
 800c416:	4618      	mov	r0, r3
 800c418:	3714      	adds	r7, #20
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bc80      	pop	{r7}
 800c41e:	4770      	bx	lr
 800c420:	00030d40 	.word	0x00030d40

0800c424 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c424:	b480      	push	{r7}
 800c426:	b085      	sub	sp, #20
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]
 800c42c:	460b      	mov	r3, r1
 800c42e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c43a:	681a      	ldr	r2, [r3, #0]
 800c43c:	78fb      	ldrb	r3, [r7, #3]
 800c43e:	68f9      	ldr	r1, [r7, #12]
 800c440:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c444:	4313      	orrs	r3, r2
 800c446:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c448:	2300      	movs	r3, #0
}
 800c44a:	4618      	mov	r0, r3
 800c44c:	3714      	adds	r7, #20
 800c44e:	46bd      	mov	sp, r7
 800c450:	bc80      	pop	{r7}
 800c452:	4770      	bx	lr

0800c454 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800c454:	b480      	push	{r7}
 800c456:	b087      	sub	sp, #28
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c460:	693b      	ldr	r3, [r7, #16]
 800c462:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c466:	689b      	ldr	r3, [r3, #8]
 800c468:	f003 0306 	and.w	r3, r3, #6
 800c46c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d102      	bne.n	800c47a <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c474:	2300      	movs	r3, #0
 800c476:	75fb      	strb	r3, [r7, #23]
 800c478:	e00a      	b.n	800c490 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	2b02      	cmp	r3, #2
 800c47e:	d002      	beq.n	800c486 <USB_GetDevSpeed+0x32>
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	2b06      	cmp	r3, #6
 800c484:	d102      	bne.n	800c48c <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c486:	2302      	movs	r3, #2
 800c488:	75fb      	strb	r3, [r7, #23]
 800c48a:	e001      	b.n	800c490 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c48c:	230f      	movs	r3, #15
 800c48e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c490:	7dfb      	ldrb	r3, [r7, #23]
}
 800c492:	4618      	mov	r0, r3
 800c494:	371c      	adds	r7, #28
 800c496:	46bd      	mov	sp, r7
 800c498:	bc80      	pop	{r7}
 800c49a:	4770      	bx	lr

0800c49c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c49c:	b480      	push	{r7}
 800c49e:	b085      	sub	sp, #20
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
 800c4a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c4aa:	683b      	ldr	r3, [r7, #0]
 800c4ac:	781b      	ldrb	r3, [r3, #0]
 800c4ae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c4b0:	683b      	ldr	r3, [r7, #0]
 800c4b2:	785b      	ldrb	r3, [r3, #1]
 800c4b4:	2b01      	cmp	r3, #1
 800c4b6:	d13a      	bne.n	800c52e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4be:	69da      	ldr	r2, [r3, #28]
 800c4c0:	683b      	ldr	r3, [r7, #0]
 800c4c2:	781b      	ldrb	r3, [r3, #0]
 800c4c4:	f003 030f 	and.w	r3, r3, #15
 800c4c8:	2101      	movs	r1, #1
 800c4ca:	fa01 f303 	lsl.w	r3, r1, r3
 800c4ce:	b29b      	uxth	r3, r3
 800c4d0:	68f9      	ldr	r1, [r7, #12]
 800c4d2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c4d6:	4313      	orrs	r3, r2
 800c4d8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c4da:	68bb      	ldr	r3, [r7, #8]
 800c4dc:	015a      	lsls	r2, r3, #5
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	4413      	add	r3, r2
 800c4e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d155      	bne.n	800c59c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c4f0:	68bb      	ldr	r3, [r7, #8]
 800c4f2:	015a      	lsls	r2, r3, #5
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	4413      	add	r3, r2
 800c4f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c4fc:	681a      	ldr	r2, [r3, #0]
 800c4fe:	683b      	ldr	r3, [r7, #0]
 800c500:	689b      	ldr	r3, [r3, #8]
 800c502:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c506:	683b      	ldr	r3, [r7, #0]
 800c508:	78db      	ldrb	r3, [r3, #3]
 800c50a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c50c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c50e:	68bb      	ldr	r3, [r7, #8]
 800c510:	059b      	lsls	r3, r3, #22
 800c512:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c514:	4313      	orrs	r3, r2
 800c516:	68ba      	ldr	r2, [r7, #8]
 800c518:	0151      	lsls	r1, r2, #5
 800c51a:	68fa      	ldr	r2, [r7, #12]
 800c51c:	440a      	add	r2, r1
 800c51e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c522:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c526:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c52a:	6013      	str	r3, [r2, #0]
 800c52c:	e036      	b.n	800c59c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c534:	69da      	ldr	r2, [r3, #28]
 800c536:	683b      	ldr	r3, [r7, #0]
 800c538:	781b      	ldrb	r3, [r3, #0]
 800c53a:	f003 030f 	and.w	r3, r3, #15
 800c53e:	2101      	movs	r1, #1
 800c540:	fa01 f303 	lsl.w	r3, r1, r3
 800c544:	041b      	lsls	r3, r3, #16
 800c546:	68f9      	ldr	r1, [r7, #12]
 800c548:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c54c:	4313      	orrs	r3, r2
 800c54e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800c550:	68bb      	ldr	r3, [r7, #8]
 800c552:	015a      	lsls	r2, r3, #5
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	4413      	add	r3, r2
 800c558:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c562:	2b00      	cmp	r3, #0
 800c564:	d11a      	bne.n	800c59c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	015a      	lsls	r2, r3, #5
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	4413      	add	r3, r2
 800c56e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c572:	681a      	ldr	r2, [r3, #0]
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	689b      	ldr	r3, [r3, #8]
 800c578:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800c57c:	683b      	ldr	r3, [r7, #0]
 800c57e:	78db      	ldrb	r3, [r3, #3]
 800c580:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c582:	430b      	orrs	r3, r1
 800c584:	4313      	orrs	r3, r2
 800c586:	68ba      	ldr	r2, [r7, #8]
 800c588:	0151      	lsls	r1, r2, #5
 800c58a:	68fa      	ldr	r2, [r7, #12]
 800c58c:	440a      	add	r2, r1
 800c58e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c592:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c596:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c59a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800c59c:	2300      	movs	r3, #0
}
 800c59e:	4618      	mov	r0, r3
 800c5a0:	3714      	adds	r7, #20
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bc80      	pop	{r7}
 800c5a6:	4770      	bx	lr

0800c5a8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b085      	sub	sp, #20
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
 800c5b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	781b      	ldrb	r3, [r3, #0]
 800c5ba:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	785b      	ldrb	r3, [r3, #1]
 800c5c0:	2b01      	cmp	r3, #1
 800c5c2:	d161      	bne.n	800c688 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c5c4:	68bb      	ldr	r3, [r7, #8]
 800c5c6:	015a      	lsls	r2, r3, #5
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	4413      	add	r3, r2
 800c5cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c5d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c5da:	d11f      	bne.n	800c61c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c5dc:	68bb      	ldr	r3, [r7, #8]
 800c5de:	015a      	lsls	r2, r3, #5
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	4413      	add	r3, r2
 800c5e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	68ba      	ldr	r2, [r7, #8]
 800c5ec:	0151      	lsls	r1, r2, #5
 800c5ee:	68fa      	ldr	r2, [r7, #12]
 800c5f0:	440a      	add	r2, r1
 800c5f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c5f6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c5fa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800c5fc:	68bb      	ldr	r3, [r7, #8]
 800c5fe:	015a      	lsls	r2, r3, #5
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	4413      	add	r3, r2
 800c604:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	68ba      	ldr	r2, [r7, #8]
 800c60c:	0151      	lsls	r1, r2, #5
 800c60e:	68fa      	ldr	r2, [r7, #12]
 800c610:	440a      	add	r2, r1
 800c612:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c616:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c61a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c622:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	781b      	ldrb	r3, [r3, #0]
 800c628:	f003 030f 	and.w	r3, r3, #15
 800c62c:	2101      	movs	r1, #1
 800c62e:	fa01 f303 	lsl.w	r3, r1, r3
 800c632:	b29b      	uxth	r3, r3
 800c634:	43db      	mvns	r3, r3
 800c636:	68f9      	ldr	r1, [r7, #12]
 800c638:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c63c:	4013      	ands	r3, r2
 800c63e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c646:	69da      	ldr	r2, [r3, #28]
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	781b      	ldrb	r3, [r3, #0]
 800c64c:	f003 030f 	and.w	r3, r3, #15
 800c650:	2101      	movs	r1, #1
 800c652:	fa01 f303 	lsl.w	r3, r1, r3
 800c656:	b29b      	uxth	r3, r3
 800c658:	43db      	mvns	r3, r3
 800c65a:	68f9      	ldr	r1, [r7, #12]
 800c65c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c660:	4013      	ands	r3, r2
 800c662:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c664:	68bb      	ldr	r3, [r7, #8]
 800c666:	015a      	lsls	r2, r3, #5
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	4413      	add	r3, r2
 800c66c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c670:	681a      	ldr	r2, [r3, #0]
 800c672:	68bb      	ldr	r3, [r7, #8]
 800c674:	0159      	lsls	r1, r3, #5
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	440b      	add	r3, r1
 800c67a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c67e:	4619      	mov	r1, r3
 800c680:	4b35      	ldr	r3, [pc, #212]	; (800c758 <USB_DeactivateEndpoint+0x1b0>)
 800c682:	4013      	ands	r3, r2
 800c684:	600b      	str	r3, [r1, #0]
 800c686:	e060      	b.n	800c74a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c688:	68bb      	ldr	r3, [r7, #8]
 800c68a:	015a      	lsls	r2, r3, #5
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	4413      	add	r3, r2
 800c690:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c69a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c69e:	d11f      	bne.n	800c6e0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c6a0:	68bb      	ldr	r3, [r7, #8]
 800c6a2:	015a      	lsls	r2, r3, #5
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	4413      	add	r3, r2
 800c6a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	68ba      	ldr	r2, [r7, #8]
 800c6b0:	0151      	lsls	r1, r2, #5
 800c6b2:	68fa      	ldr	r2, [r7, #12]
 800c6b4:	440a      	add	r2, r1
 800c6b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c6ba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c6be:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800c6c0:	68bb      	ldr	r3, [r7, #8]
 800c6c2:	015a      	lsls	r2, r3, #5
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	4413      	add	r3, r2
 800c6c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	68ba      	ldr	r2, [r7, #8]
 800c6d0:	0151      	lsls	r1, r2, #5
 800c6d2:	68fa      	ldr	r2, [r7, #12]
 800c6d4:	440a      	add	r2, r1
 800c6d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c6da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c6de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c6e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	781b      	ldrb	r3, [r3, #0]
 800c6ec:	f003 030f 	and.w	r3, r3, #15
 800c6f0:	2101      	movs	r1, #1
 800c6f2:	fa01 f303 	lsl.w	r3, r1, r3
 800c6f6:	041b      	lsls	r3, r3, #16
 800c6f8:	43db      	mvns	r3, r3
 800c6fa:	68f9      	ldr	r1, [r7, #12]
 800c6fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c700:	4013      	ands	r3, r2
 800c702:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c70a:	69da      	ldr	r2, [r3, #28]
 800c70c:	683b      	ldr	r3, [r7, #0]
 800c70e:	781b      	ldrb	r3, [r3, #0]
 800c710:	f003 030f 	and.w	r3, r3, #15
 800c714:	2101      	movs	r1, #1
 800c716:	fa01 f303 	lsl.w	r3, r1, r3
 800c71a:	041b      	lsls	r3, r3, #16
 800c71c:	43db      	mvns	r3, r3
 800c71e:	68f9      	ldr	r1, [r7, #12]
 800c720:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c724:	4013      	ands	r3, r2
 800c726:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c728:	68bb      	ldr	r3, [r7, #8]
 800c72a:	015a      	lsls	r2, r3, #5
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	4413      	add	r3, r2
 800c730:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c734:	681a      	ldr	r2, [r3, #0]
 800c736:	68bb      	ldr	r3, [r7, #8]
 800c738:	0159      	lsls	r1, r3, #5
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	440b      	add	r3, r1
 800c73e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c742:	4619      	mov	r1, r3
 800c744:	4b05      	ldr	r3, [pc, #20]	; (800c75c <USB_DeactivateEndpoint+0x1b4>)
 800c746:	4013      	ands	r3, r2
 800c748:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c74a:	2300      	movs	r3, #0
}
 800c74c:	4618      	mov	r0, r3
 800c74e:	3714      	adds	r7, #20
 800c750:	46bd      	mov	sp, r7
 800c752:	bc80      	pop	{r7}
 800c754:	4770      	bx	lr
 800c756:	bf00      	nop
 800c758:	ec337800 	.word	0xec337800
 800c75c:	eff37800 	.word	0xeff37800

0800c760 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c760:	b580      	push	{r7, lr}
 800c762:	b08a      	sub	sp, #40	; 0x28
 800c764:	af02      	add	r7, sp, #8
 800c766:	60f8      	str	r0, [r7, #12]
 800c768:	60b9      	str	r1, [r7, #8]
 800c76a:	4613      	mov	r3, r2
 800c76c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c772:	68bb      	ldr	r3, [r7, #8]
 800c774:	781b      	ldrb	r3, [r3, #0]
 800c776:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c778:	68bb      	ldr	r3, [r7, #8]
 800c77a:	785b      	ldrb	r3, [r3, #1]
 800c77c:	2b01      	cmp	r3, #1
 800c77e:	f040 815c 	bne.w	800ca3a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c782:	68bb      	ldr	r3, [r7, #8]
 800c784:	695b      	ldr	r3, [r3, #20]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d132      	bne.n	800c7f0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c78a:	69bb      	ldr	r3, [r7, #24]
 800c78c:	015a      	lsls	r2, r3, #5
 800c78e:	69fb      	ldr	r3, [r7, #28]
 800c790:	4413      	add	r3, r2
 800c792:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c796:	691b      	ldr	r3, [r3, #16]
 800c798:	69ba      	ldr	r2, [r7, #24]
 800c79a:	0151      	lsls	r1, r2, #5
 800c79c:	69fa      	ldr	r2, [r7, #28]
 800c79e:	440a      	add	r2, r1
 800c7a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c7a4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c7a8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c7ac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c7ae:	69bb      	ldr	r3, [r7, #24]
 800c7b0:	015a      	lsls	r2, r3, #5
 800c7b2:	69fb      	ldr	r3, [r7, #28]
 800c7b4:	4413      	add	r3, r2
 800c7b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7ba:	691b      	ldr	r3, [r3, #16]
 800c7bc:	69ba      	ldr	r2, [r7, #24]
 800c7be:	0151      	lsls	r1, r2, #5
 800c7c0:	69fa      	ldr	r2, [r7, #28]
 800c7c2:	440a      	add	r2, r1
 800c7c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c7c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c7cc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c7ce:	69bb      	ldr	r3, [r7, #24]
 800c7d0:	015a      	lsls	r2, r3, #5
 800c7d2:	69fb      	ldr	r3, [r7, #28]
 800c7d4:	4413      	add	r3, r2
 800c7d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7da:	691b      	ldr	r3, [r3, #16]
 800c7dc:	69ba      	ldr	r2, [r7, #24]
 800c7de:	0151      	lsls	r1, r2, #5
 800c7e0:	69fa      	ldr	r2, [r7, #28]
 800c7e2:	440a      	add	r2, r1
 800c7e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c7e8:	0cdb      	lsrs	r3, r3, #19
 800c7ea:	04db      	lsls	r3, r3, #19
 800c7ec:	6113      	str	r3, [r2, #16]
 800c7ee:	e074      	b.n	800c8da <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c7f0:	69bb      	ldr	r3, [r7, #24]
 800c7f2:	015a      	lsls	r2, r3, #5
 800c7f4:	69fb      	ldr	r3, [r7, #28]
 800c7f6:	4413      	add	r3, r2
 800c7f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7fc:	691b      	ldr	r3, [r3, #16]
 800c7fe:	69ba      	ldr	r2, [r7, #24]
 800c800:	0151      	lsls	r1, r2, #5
 800c802:	69fa      	ldr	r2, [r7, #28]
 800c804:	440a      	add	r2, r1
 800c806:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c80a:	0cdb      	lsrs	r3, r3, #19
 800c80c:	04db      	lsls	r3, r3, #19
 800c80e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c810:	69bb      	ldr	r3, [r7, #24]
 800c812:	015a      	lsls	r2, r3, #5
 800c814:	69fb      	ldr	r3, [r7, #28]
 800c816:	4413      	add	r3, r2
 800c818:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c81c:	691b      	ldr	r3, [r3, #16]
 800c81e:	69ba      	ldr	r2, [r7, #24]
 800c820:	0151      	lsls	r1, r2, #5
 800c822:	69fa      	ldr	r2, [r7, #28]
 800c824:	440a      	add	r2, r1
 800c826:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c82a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c82e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c832:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800c834:	69bb      	ldr	r3, [r7, #24]
 800c836:	015a      	lsls	r2, r3, #5
 800c838:	69fb      	ldr	r3, [r7, #28]
 800c83a:	4413      	add	r3, r2
 800c83c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c840:	691a      	ldr	r2, [r3, #16]
 800c842:	68bb      	ldr	r3, [r7, #8]
 800c844:	6959      	ldr	r1, [r3, #20]
 800c846:	68bb      	ldr	r3, [r7, #8]
 800c848:	689b      	ldr	r3, [r3, #8]
 800c84a:	440b      	add	r3, r1
 800c84c:	1e59      	subs	r1, r3, #1
 800c84e:	68bb      	ldr	r3, [r7, #8]
 800c850:	689b      	ldr	r3, [r3, #8]
 800c852:	fbb1 f3f3 	udiv	r3, r1, r3
 800c856:	04d9      	lsls	r1, r3, #19
 800c858:	4b9d      	ldr	r3, [pc, #628]	; (800cad0 <USB_EPStartXfer+0x370>)
 800c85a:	400b      	ands	r3, r1
 800c85c:	69b9      	ldr	r1, [r7, #24]
 800c85e:	0148      	lsls	r0, r1, #5
 800c860:	69f9      	ldr	r1, [r7, #28]
 800c862:	4401      	add	r1, r0
 800c864:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c868:	4313      	orrs	r3, r2
 800c86a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c86c:	69bb      	ldr	r3, [r7, #24]
 800c86e:	015a      	lsls	r2, r3, #5
 800c870:	69fb      	ldr	r3, [r7, #28]
 800c872:	4413      	add	r3, r2
 800c874:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c878:	691a      	ldr	r2, [r3, #16]
 800c87a:	68bb      	ldr	r3, [r7, #8]
 800c87c:	695b      	ldr	r3, [r3, #20]
 800c87e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c882:	69b9      	ldr	r1, [r7, #24]
 800c884:	0148      	lsls	r0, r1, #5
 800c886:	69f9      	ldr	r1, [r7, #28]
 800c888:	4401      	add	r1, r0
 800c88a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c88e:	4313      	orrs	r3, r2
 800c890:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800c892:	68bb      	ldr	r3, [r7, #8]
 800c894:	78db      	ldrb	r3, [r3, #3]
 800c896:	2b01      	cmp	r3, #1
 800c898:	d11f      	bne.n	800c8da <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c89a:	69bb      	ldr	r3, [r7, #24]
 800c89c:	015a      	lsls	r2, r3, #5
 800c89e:	69fb      	ldr	r3, [r7, #28]
 800c8a0:	4413      	add	r3, r2
 800c8a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8a6:	691b      	ldr	r3, [r3, #16]
 800c8a8:	69ba      	ldr	r2, [r7, #24]
 800c8aa:	0151      	lsls	r1, r2, #5
 800c8ac:	69fa      	ldr	r2, [r7, #28]
 800c8ae:	440a      	add	r2, r1
 800c8b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c8b4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800c8b8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800c8ba:	69bb      	ldr	r3, [r7, #24]
 800c8bc:	015a      	lsls	r2, r3, #5
 800c8be:	69fb      	ldr	r3, [r7, #28]
 800c8c0:	4413      	add	r3, r2
 800c8c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8c6:	691b      	ldr	r3, [r3, #16]
 800c8c8:	69ba      	ldr	r2, [r7, #24]
 800c8ca:	0151      	lsls	r1, r2, #5
 800c8cc:	69fa      	ldr	r2, [r7, #28]
 800c8ce:	440a      	add	r2, r1
 800c8d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c8d4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c8d8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800c8da:	79fb      	ldrb	r3, [r7, #7]
 800c8dc:	2b01      	cmp	r3, #1
 800c8de:	d14b      	bne.n	800c978 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c8e0:	68bb      	ldr	r3, [r7, #8]
 800c8e2:	691b      	ldr	r3, [r3, #16]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d009      	beq.n	800c8fc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c8e8:	69bb      	ldr	r3, [r7, #24]
 800c8ea:	015a      	lsls	r2, r3, #5
 800c8ec:	69fb      	ldr	r3, [r7, #28]
 800c8ee:	4413      	add	r3, r2
 800c8f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8f4:	461a      	mov	r2, r3
 800c8f6:	68bb      	ldr	r3, [r7, #8]
 800c8f8:	691b      	ldr	r3, [r3, #16]
 800c8fa:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c8fc:	68bb      	ldr	r3, [r7, #8]
 800c8fe:	78db      	ldrb	r3, [r3, #3]
 800c900:	2b01      	cmp	r3, #1
 800c902:	d128      	bne.n	800c956 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c904:	69fb      	ldr	r3, [r7, #28]
 800c906:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c90a:	689b      	ldr	r3, [r3, #8]
 800c90c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c910:	2b00      	cmp	r3, #0
 800c912:	d110      	bne.n	800c936 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c914:	69bb      	ldr	r3, [r7, #24]
 800c916:	015a      	lsls	r2, r3, #5
 800c918:	69fb      	ldr	r3, [r7, #28]
 800c91a:	4413      	add	r3, r2
 800c91c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	69ba      	ldr	r2, [r7, #24]
 800c924:	0151      	lsls	r1, r2, #5
 800c926:	69fa      	ldr	r2, [r7, #28]
 800c928:	440a      	add	r2, r1
 800c92a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c92e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c932:	6013      	str	r3, [r2, #0]
 800c934:	e00f      	b.n	800c956 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c936:	69bb      	ldr	r3, [r7, #24]
 800c938:	015a      	lsls	r2, r3, #5
 800c93a:	69fb      	ldr	r3, [r7, #28]
 800c93c:	4413      	add	r3, r2
 800c93e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	69ba      	ldr	r2, [r7, #24]
 800c946:	0151      	lsls	r1, r2, #5
 800c948:	69fa      	ldr	r2, [r7, #28]
 800c94a:	440a      	add	r2, r1
 800c94c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c950:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c954:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c956:	69bb      	ldr	r3, [r7, #24]
 800c958:	015a      	lsls	r2, r3, #5
 800c95a:	69fb      	ldr	r3, [r7, #28]
 800c95c:	4413      	add	r3, r2
 800c95e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	69ba      	ldr	r2, [r7, #24]
 800c966:	0151      	lsls	r1, r2, #5
 800c968:	69fa      	ldr	r2, [r7, #28]
 800c96a:	440a      	add	r2, r1
 800c96c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c970:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c974:	6013      	str	r3, [r2, #0]
 800c976:	e12f      	b.n	800cbd8 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c978:	69bb      	ldr	r3, [r7, #24]
 800c97a:	015a      	lsls	r2, r3, #5
 800c97c:	69fb      	ldr	r3, [r7, #28]
 800c97e:	4413      	add	r3, r2
 800c980:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	69ba      	ldr	r2, [r7, #24]
 800c988:	0151      	lsls	r1, r2, #5
 800c98a:	69fa      	ldr	r2, [r7, #28]
 800c98c:	440a      	add	r2, r1
 800c98e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c992:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c996:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c998:	68bb      	ldr	r3, [r7, #8]
 800c99a:	78db      	ldrb	r3, [r3, #3]
 800c99c:	2b01      	cmp	r3, #1
 800c99e:	d015      	beq.n	800c9cc <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c9a0:	68bb      	ldr	r3, [r7, #8]
 800c9a2:	695b      	ldr	r3, [r3, #20]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	f000 8117 	beq.w	800cbd8 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c9aa:	69fb      	ldr	r3, [r7, #28]
 800c9ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c9b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	781b      	ldrb	r3, [r3, #0]
 800c9b6:	f003 030f 	and.w	r3, r3, #15
 800c9ba:	2101      	movs	r1, #1
 800c9bc:	fa01 f303 	lsl.w	r3, r1, r3
 800c9c0:	69f9      	ldr	r1, [r7, #28]
 800c9c2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c9c6:	4313      	orrs	r3, r2
 800c9c8:	634b      	str	r3, [r1, #52]	; 0x34
 800c9ca:	e105      	b.n	800cbd8 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c9cc:	69fb      	ldr	r3, [r7, #28]
 800c9ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c9d2:	689b      	ldr	r3, [r3, #8]
 800c9d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d110      	bne.n	800c9fe <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c9dc:	69bb      	ldr	r3, [r7, #24]
 800c9de:	015a      	lsls	r2, r3, #5
 800c9e0:	69fb      	ldr	r3, [r7, #28]
 800c9e2:	4413      	add	r3, r2
 800c9e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	69ba      	ldr	r2, [r7, #24]
 800c9ec:	0151      	lsls	r1, r2, #5
 800c9ee:	69fa      	ldr	r2, [r7, #28]
 800c9f0:	440a      	add	r2, r1
 800c9f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c9f6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c9fa:	6013      	str	r3, [r2, #0]
 800c9fc:	e00f      	b.n	800ca1e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c9fe:	69bb      	ldr	r3, [r7, #24]
 800ca00:	015a      	lsls	r2, r3, #5
 800ca02:	69fb      	ldr	r3, [r7, #28]
 800ca04:	4413      	add	r3, r2
 800ca06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	69ba      	ldr	r2, [r7, #24]
 800ca0e:	0151      	lsls	r1, r2, #5
 800ca10:	69fa      	ldr	r2, [r7, #28]
 800ca12:	440a      	add	r2, r1
 800ca14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ca1c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ca1e:	68bb      	ldr	r3, [r7, #8]
 800ca20:	68d9      	ldr	r1, [r3, #12]
 800ca22:	68bb      	ldr	r3, [r7, #8]
 800ca24:	781a      	ldrb	r2, [r3, #0]
 800ca26:	68bb      	ldr	r3, [r7, #8]
 800ca28:	695b      	ldr	r3, [r3, #20]
 800ca2a:	b298      	uxth	r0, r3
 800ca2c:	79fb      	ldrb	r3, [r7, #7]
 800ca2e:	9300      	str	r3, [sp, #0]
 800ca30:	4603      	mov	r3, r0
 800ca32:	68f8      	ldr	r0, [r7, #12]
 800ca34:	f000 fa2a 	bl	800ce8c <USB_WritePacket>
 800ca38:	e0ce      	b.n	800cbd8 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ca3a:	69bb      	ldr	r3, [r7, #24]
 800ca3c:	015a      	lsls	r2, r3, #5
 800ca3e:	69fb      	ldr	r3, [r7, #28]
 800ca40:	4413      	add	r3, r2
 800ca42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca46:	691b      	ldr	r3, [r3, #16]
 800ca48:	69ba      	ldr	r2, [r7, #24]
 800ca4a:	0151      	lsls	r1, r2, #5
 800ca4c:	69fa      	ldr	r2, [r7, #28]
 800ca4e:	440a      	add	r2, r1
 800ca50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca54:	0cdb      	lsrs	r3, r3, #19
 800ca56:	04db      	lsls	r3, r3, #19
 800ca58:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ca5a:	69bb      	ldr	r3, [r7, #24]
 800ca5c:	015a      	lsls	r2, r3, #5
 800ca5e:	69fb      	ldr	r3, [r7, #28]
 800ca60:	4413      	add	r3, r2
 800ca62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca66:	691b      	ldr	r3, [r3, #16]
 800ca68:	69ba      	ldr	r2, [r7, #24]
 800ca6a:	0151      	lsls	r1, r2, #5
 800ca6c:	69fa      	ldr	r2, [r7, #28]
 800ca6e:	440a      	add	r2, r1
 800ca70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca74:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ca78:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ca7c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800ca7e:	68bb      	ldr	r3, [r7, #8]
 800ca80:	695b      	ldr	r3, [r3, #20]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d126      	bne.n	800cad4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800ca86:	69bb      	ldr	r3, [r7, #24]
 800ca88:	015a      	lsls	r2, r3, #5
 800ca8a:	69fb      	ldr	r3, [r7, #28]
 800ca8c:	4413      	add	r3, r2
 800ca8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca92:	691a      	ldr	r2, [r3, #16]
 800ca94:	68bb      	ldr	r3, [r7, #8]
 800ca96:	689b      	ldr	r3, [r3, #8]
 800ca98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ca9c:	69b9      	ldr	r1, [r7, #24]
 800ca9e:	0148      	lsls	r0, r1, #5
 800caa0:	69f9      	ldr	r1, [r7, #28]
 800caa2:	4401      	add	r1, r0
 800caa4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800caa8:	4313      	orrs	r3, r2
 800caaa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800caac:	69bb      	ldr	r3, [r7, #24]
 800caae:	015a      	lsls	r2, r3, #5
 800cab0:	69fb      	ldr	r3, [r7, #28]
 800cab2:	4413      	add	r3, r2
 800cab4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cab8:	691b      	ldr	r3, [r3, #16]
 800caba:	69ba      	ldr	r2, [r7, #24]
 800cabc:	0151      	lsls	r1, r2, #5
 800cabe:	69fa      	ldr	r2, [r7, #28]
 800cac0:	440a      	add	r2, r1
 800cac2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cac6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800caca:	6113      	str	r3, [r2, #16]
 800cacc:	e036      	b.n	800cb3c <USB_EPStartXfer+0x3dc>
 800cace:	bf00      	nop
 800cad0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800cad4:	68bb      	ldr	r3, [r7, #8]
 800cad6:	695a      	ldr	r2, [r3, #20]
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	689b      	ldr	r3, [r3, #8]
 800cadc:	4413      	add	r3, r2
 800cade:	1e5a      	subs	r2, r3, #1
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	689b      	ldr	r3, [r3, #8]
 800cae4:	fbb2 f3f3 	udiv	r3, r2, r3
 800cae8:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800caea:	69bb      	ldr	r3, [r7, #24]
 800caec:	015a      	lsls	r2, r3, #5
 800caee:	69fb      	ldr	r3, [r7, #28]
 800caf0:	4413      	add	r3, r2
 800caf2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800caf6:	691a      	ldr	r2, [r3, #16]
 800caf8:	8afb      	ldrh	r3, [r7, #22]
 800cafa:	04d9      	lsls	r1, r3, #19
 800cafc:	4b39      	ldr	r3, [pc, #228]	; (800cbe4 <USB_EPStartXfer+0x484>)
 800cafe:	400b      	ands	r3, r1
 800cb00:	69b9      	ldr	r1, [r7, #24]
 800cb02:	0148      	lsls	r0, r1, #5
 800cb04:	69f9      	ldr	r1, [r7, #28]
 800cb06:	4401      	add	r1, r0
 800cb08:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cb0c:	4313      	orrs	r3, r2
 800cb0e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800cb10:	69bb      	ldr	r3, [r7, #24]
 800cb12:	015a      	lsls	r2, r3, #5
 800cb14:	69fb      	ldr	r3, [r7, #28]
 800cb16:	4413      	add	r3, r2
 800cb18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb1c:	691a      	ldr	r2, [r3, #16]
 800cb1e:	68bb      	ldr	r3, [r7, #8]
 800cb20:	689b      	ldr	r3, [r3, #8]
 800cb22:	8af9      	ldrh	r1, [r7, #22]
 800cb24:	fb01 f303 	mul.w	r3, r1, r3
 800cb28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cb2c:	69b9      	ldr	r1, [r7, #24]
 800cb2e:	0148      	lsls	r0, r1, #5
 800cb30:	69f9      	ldr	r1, [r7, #28]
 800cb32:	4401      	add	r1, r0
 800cb34:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cb38:	4313      	orrs	r3, r2
 800cb3a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800cb3c:	79fb      	ldrb	r3, [r7, #7]
 800cb3e:	2b01      	cmp	r3, #1
 800cb40:	d10d      	bne.n	800cb5e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	68db      	ldr	r3, [r3, #12]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d009      	beq.n	800cb5e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800cb4a:	68bb      	ldr	r3, [r7, #8]
 800cb4c:	68d9      	ldr	r1, [r3, #12]
 800cb4e:	69bb      	ldr	r3, [r7, #24]
 800cb50:	015a      	lsls	r2, r3, #5
 800cb52:	69fb      	ldr	r3, [r7, #28]
 800cb54:	4413      	add	r3, r2
 800cb56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb5a:	460a      	mov	r2, r1
 800cb5c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800cb5e:	68bb      	ldr	r3, [r7, #8]
 800cb60:	78db      	ldrb	r3, [r3, #3]
 800cb62:	2b01      	cmp	r3, #1
 800cb64:	d128      	bne.n	800cbb8 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cb66:	69fb      	ldr	r3, [r7, #28]
 800cb68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb6c:	689b      	ldr	r3, [r3, #8]
 800cb6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d110      	bne.n	800cb98 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800cb76:	69bb      	ldr	r3, [r7, #24]
 800cb78:	015a      	lsls	r2, r3, #5
 800cb7a:	69fb      	ldr	r3, [r7, #28]
 800cb7c:	4413      	add	r3, r2
 800cb7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	69ba      	ldr	r2, [r7, #24]
 800cb86:	0151      	lsls	r1, r2, #5
 800cb88:	69fa      	ldr	r2, [r7, #28]
 800cb8a:	440a      	add	r2, r1
 800cb8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cb90:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cb94:	6013      	str	r3, [r2, #0]
 800cb96:	e00f      	b.n	800cbb8 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800cb98:	69bb      	ldr	r3, [r7, #24]
 800cb9a:	015a      	lsls	r2, r3, #5
 800cb9c:	69fb      	ldr	r3, [r7, #28]
 800cb9e:	4413      	add	r3, r2
 800cba0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	69ba      	ldr	r2, [r7, #24]
 800cba8:	0151      	lsls	r1, r2, #5
 800cbaa:	69fa      	ldr	r2, [r7, #28]
 800cbac:	440a      	add	r2, r1
 800cbae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cbb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cbb6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800cbb8:	69bb      	ldr	r3, [r7, #24]
 800cbba:	015a      	lsls	r2, r3, #5
 800cbbc:	69fb      	ldr	r3, [r7, #28]
 800cbbe:	4413      	add	r3, r2
 800cbc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	69ba      	ldr	r2, [r7, #24]
 800cbc8:	0151      	lsls	r1, r2, #5
 800cbca:	69fa      	ldr	r2, [r7, #28]
 800cbcc:	440a      	add	r2, r1
 800cbce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cbd2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cbd6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cbd8:	2300      	movs	r3, #0
}
 800cbda:	4618      	mov	r0, r3
 800cbdc:	3720      	adds	r7, #32
 800cbde:	46bd      	mov	sp, r7
 800cbe0:	bd80      	pop	{r7, pc}
 800cbe2:	bf00      	nop
 800cbe4:	1ff80000 	.word	0x1ff80000

0800cbe8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800cbe8:	b480      	push	{r7}
 800cbea:	b087      	sub	sp, #28
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	60f8      	str	r0, [r7, #12]
 800cbf0:	60b9      	str	r1, [r7, #8]
 800cbf2:	4613      	mov	r3, r2
 800cbf4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800cbfa:	68bb      	ldr	r3, [r7, #8]
 800cbfc:	781b      	ldrb	r3, [r3, #0]
 800cbfe:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cc00:	68bb      	ldr	r3, [r7, #8]
 800cc02:	785b      	ldrb	r3, [r3, #1]
 800cc04:	2b01      	cmp	r3, #1
 800cc06:	f040 80cd 	bne.w	800cda4 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800cc0a:	68bb      	ldr	r3, [r7, #8]
 800cc0c:	695b      	ldr	r3, [r3, #20]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d132      	bne.n	800cc78 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cc12:	693b      	ldr	r3, [r7, #16]
 800cc14:	015a      	lsls	r2, r3, #5
 800cc16:	697b      	ldr	r3, [r7, #20]
 800cc18:	4413      	add	r3, r2
 800cc1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc1e:	691b      	ldr	r3, [r3, #16]
 800cc20:	693a      	ldr	r2, [r7, #16]
 800cc22:	0151      	lsls	r1, r2, #5
 800cc24:	697a      	ldr	r2, [r7, #20]
 800cc26:	440a      	add	r2, r1
 800cc28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc2c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cc30:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cc34:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cc36:	693b      	ldr	r3, [r7, #16]
 800cc38:	015a      	lsls	r2, r3, #5
 800cc3a:	697b      	ldr	r3, [r7, #20]
 800cc3c:	4413      	add	r3, r2
 800cc3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc42:	691b      	ldr	r3, [r3, #16]
 800cc44:	693a      	ldr	r2, [r7, #16]
 800cc46:	0151      	lsls	r1, r2, #5
 800cc48:	697a      	ldr	r2, [r7, #20]
 800cc4a:	440a      	add	r2, r1
 800cc4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc50:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cc54:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cc56:	693b      	ldr	r3, [r7, #16]
 800cc58:	015a      	lsls	r2, r3, #5
 800cc5a:	697b      	ldr	r3, [r7, #20]
 800cc5c:	4413      	add	r3, r2
 800cc5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc62:	691b      	ldr	r3, [r3, #16]
 800cc64:	693a      	ldr	r2, [r7, #16]
 800cc66:	0151      	lsls	r1, r2, #5
 800cc68:	697a      	ldr	r2, [r7, #20]
 800cc6a:	440a      	add	r2, r1
 800cc6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc70:	0cdb      	lsrs	r3, r3, #19
 800cc72:	04db      	lsls	r3, r3, #19
 800cc74:	6113      	str	r3, [r2, #16]
 800cc76:	e04e      	b.n	800cd16 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cc78:	693b      	ldr	r3, [r7, #16]
 800cc7a:	015a      	lsls	r2, r3, #5
 800cc7c:	697b      	ldr	r3, [r7, #20]
 800cc7e:	4413      	add	r3, r2
 800cc80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc84:	691b      	ldr	r3, [r3, #16]
 800cc86:	693a      	ldr	r2, [r7, #16]
 800cc88:	0151      	lsls	r1, r2, #5
 800cc8a:	697a      	ldr	r2, [r7, #20]
 800cc8c:	440a      	add	r2, r1
 800cc8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc92:	0cdb      	lsrs	r3, r3, #19
 800cc94:	04db      	lsls	r3, r3, #19
 800cc96:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cc98:	693b      	ldr	r3, [r7, #16]
 800cc9a:	015a      	lsls	r2, r3, #5
 800cc9c:	697b      	ldr	r3, [r7, #20]
 800cc9e:	4413      	add	r3, r2
 800cca0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cca4:	691b      	ldr	r3, [r3, #16]
 800cca6:	693a      	ldr	r2, [r7, #16]
 800cca8:	0151      	lsls	r1, r2, #5
 800ccaa:	697a      	ldr	r2, [r7, #20]
 800ccac:	440a      	add	r2, r1
 800ccae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ccb2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ccb6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ccba:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800ccbc:	68bb      	ldr	r3, [r7, #8]
 800ccbe:	695a      	ldr	r2, [r3, #20]
 800ccc0:	68bb      	ldr	r3, [r7, #8]
 800ccc2:	689b      	ldr	r3, [r3, #8]
 800ccc4:	429a      	cmp	r2, r3
 800ccc6:	d903      	bls.n	800ccd0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800ccc8:	68bb      	ldr	r3, [r7, #8]
 800ccca:	689a      	ldr	r2, [r3, #8]
 800cccc:	68bb      	ldr	r3, [r7, #8]
 800ccce:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ccd0:	693b      	ldr	r3, [r7, #16]
 800ccd2:	015a      	lsls	r2, r3, #5
 800ccd4:	697b      	ldr	r3, [r7, #20]
 800ccd6:	4413      	add	r3, r2
 800ccd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ccdc:	691b      	ldr	r3, [r3, #16]
 800ccde:	693a      	ldr	r2, [r7, #16]
 800cce0:	0151      	lsls	r1, r2, #5
 800cce2:	697a      	ldr	r2, [r7, #20]
 800cce4:	440a      	add	r2, r1
 800cce6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ccea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ccee:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ccf0:	693b      	ldr	r3, [r7, #16]
 800ccf2:	015a      	lsls	r2, r3, #5
 800ccf4:	697b      	ldr	r3, [r7, #20]
 800ccf6:	4413      	add	r3, r2
 800ccf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ccfc:	691a      	ldr	r2, [r3, #16]
 800ccfe:	68bb      	ldr	r3, [r7, #8]
 800cd00:	695b      	ldr	r3, [r3, #20]
 800cd02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cd06:	6939      	ldr	r1, [r7, #16]
 800cd08:	0148      	lsls	r0, r1, #5
 800cd0a:	6979      	ldr	r1, [r7, #20]
 800cd0c:	4401      	add	r1, r0
 800cd0e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800cd12:	4313      	orrs	r3, r2
 800cd14:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800cd16:	79fb      	ldrb	r3, [r7, #7]
 800cd18:	2b01      	cmp	r3, #1
 800cd1a:	d11e      	bne.n	800cd5a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cd1c:	68bb      	ldr	r3, [r7, #8]
 800cd1e:	691b      	ldr	r3, [r3, #16]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d009      	beq.n	800cd38 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	015a      	lsls	r2, r3, #5
 800cd28:	697b      	ldr	r3, [r7, #20]
 800cd2a:	4413      	add	r3, r2
 800cd2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd30:	461a      	mov	r2, r3
 800cd32:	68bb      	ldr	r3, [r7, #8]
 800cd34:	691b      	ldr	r3, [r3, #16]
 800cd36:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cd38:	693b      	ldr	r3, [r7, #16]
 800cd3a:	015a      	lsls	r2, r3, #5
 800cd3c:	697b      	ldr	r3, [r7, #20]
 800cd3e:	4413      	add	r3, r2
 800cd40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	693a      	ldr	r2, [r7, #16]
 800cd48:	0151      	lsls	r1, r2, #5
 800cd4a:	697a      	ldr	r2, [r7, #20]
 800cd4c:	440a      	add	r2, r1
 800cd4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cd52:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cd56:	6013      	str	r3, [r2, #0]
 800cd58:	e092      	b.n	800ce80 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cd5a:	693b      	ldr	r3, [r7, #16]
 800cd5c:	015a      	lsls	r2, r3, #5
 800cd5e:	697b      	ldr	r3, [r7, #20]
 800cd60:	4413      	add	r3, r2
 800cd62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	693a      	ldr	r2, [r7, #16]
 800cd6a:	0151      	lsls	r1, r2, #5
 800cd6c:	697a      	ldr	r2, [r7, #20]
 800cd6e:	440a      	add	r2, r1
 800cd70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cd74:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cd78:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800cd7a:	68bb      	ldr	r3, [r7, #8]
 800cd7c:	695b      	ldr	r3, [r3, #20]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d07e      	beq.n	800ce80 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800cd82:	697b      	ldr	r3, [r7, #20]
 800cd84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cd8a:	68bb      	ldr	r3, [r7, #8]
 800cd8c:	781b      	ldrb	r3, [r3, #0]
 800cd8e:	f003 030f 	and.w	r3, r3, #15
 800cd92:	2101      	movs	r1, #1
 800cd94:	fa01 f303 	lsl.w	r3, r1, r3
 800cd98:	6979      	ldr	r1, [r7, #20]
 800cd9a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cd9e:	4313      	orrs	r3, r2
 800cda0:	634b      	str	r3, [r1, #52]	; 0x34
 800cda2:	e06d      	b.n	800ce80 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800cda4:	693b      	ldr	r3, [r7, #16]
 800cda6:	015a      	lsls	r2, r3, #5
 800cda8:	697b      	ldr	r3, [r7, #20]
 800cdaa:	4413      	add	r3, r2
 800cdac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cdb0:	691b      	ldr	r3, [r3, #16]
 800cdb2:	693a      	ldr	r2, [r7, #16]
 800cdb4:	0151      	lsls	r1, r2, #5
 800cdb6:	697a      	ldr	r2, [r7, #20]
 800cdb8:	440a      	add	r2, r1
 800cdba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cdbe:	0cdb      	lsrs	r3, r3, #19
 800cdc0:	04db      	lsls	r3, r3, #19
 800cdc2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800cdc4:	693b      	ldr	r3, [r7, #16]
 800cdc6:	015a      	lsls	r2, r3, #5
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	4413      	add	r3, r2
 800cdcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cdd0:	691b      	ldr	r3, [r3, #16]
 800cdd2:	693a      	ldr	r2, [r7, #16]
 800cdd4:	0151      	lsls	r1, r2, #5
 800cdd6:	697a      	ldr	r2, [r7, #20]
 800cdd8:	440a      	add	r2, r1
 800cdda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cdde:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cde2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cde6:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800cde8:	68bb      	ldr	r3, [r7, #8]
 800cdea:	695b      	ldr	r3, [r3, #20]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d003      	beq.n	800cdf8 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800cdf0:	68bb      	ldr	r3, [r7, #8]
 800cdf2:	689a      	ldr	r2, [r3, #8]
 800cdf4:	68bb      	ldr	r3, [r7, #8]
 800cdf6:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cdf8:	693b      	ldr	r3, [r7, #16]
 800cdfa:	015a      	lsls	r2, r3, #5
 800cdfc:	697b      	ldr	r3, [r7, #20]
 800cdfe:	4413      	add	r3, r2
 800ce00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce04:	691b      	ldr	r3, [r3, #16]
 800ce06:	693a      	ldr	r2, [r7, #16]
 800ce08:	0151      	lsls	r1, r2, #5
 800ce0a:	697a      	ldr	r2, [r7, #20]
 800ce0c:	440a      	add	r2, r1
 800ce0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ce12:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ce16:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800ce18:	693b      	ldr	r3, [r7, #16]
 800ce1a:	015a      	lsls	r2, r3, #5
 800ce1c:	697b      	ldr	r3, [r7, #20]
 800ce1e:	4413      	add	r3, r2
 800ce20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce24:	691a      	ldr	r2, [r3, #16]
 800ce26:	68bb      	ldr	r3, [r7, #8]
 800ce28:	689b      	ldr	r3, [r3, #8]
 800ce2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ce2e:	6939      	ldr	r1, [r7, #16]
 800ce30:	0148      	lsls	r0, r1, #5
 800ce32:	6979      	ldr	r1, [r7, #20]
 800ce34:	4401      	add	r1, r0
 800ce36:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ce3a:	4313      	orrs	r3, r2
 800ce3c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800ce3e:	79fb      	ldrb	r3, [r7, #7]
 800ce40:	2b01      	cmp	r3, #1
 800ce42:	d10d      	bne.n	800ce60 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ce44:	68bb      	ldr	r3, [r7, #8]
 800ce46:	68db      	ldr	r3, [r3, #12]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d009      	beq.n	800ce60 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ce4c:	68bb      	ldr	r3, [r7, #8]
 800ce4e:	68d9      	ldr	r1, [r3, #12]
 800ce50:	693b      	ldr	r3, [r7, #16]
 800ce52:	015a      	lsls	r2, r3, #5
 800ce54:	697b      	ldr	r3, [r7, #20]
 800ce56:	4413      	add	r3, r2
 800ce58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce5c:	460a      	mov	r2, r1
 800ce5e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ce60:	693b      	ldr	r3, [r7, #16]
 800ce62:	015a      	lsls	r2, r3, #5
 800ce64:	697b      	ldr	r3, [r7, #20]
 800ce66:	4413      	add	r3, r2
 800ce68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	693a      	ldr	r2, [r7, #16]
 800ce70:	0151      	lsls	r1, r2, #5
 800ce72:	697a      	ldr	r2, [r7, #20]
 800ce74:	440a      	add	r2, r1
 800ce76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ce7a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ce7e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ce80:	2300      	movs	r3, #0
}
 800ce82:	4618      	mov	r0, r3
 800ce84:	371c      	adds	r7, #28
 800ce86:	46bd      	mov	sp, r7
 800ce88:	bc80      	pop	{r7}
 800ce8a:	4770      	bx	lr

0800ce8c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ce8c:	b480      	push	{r7}
 800ce8e:	b089      	sub	sp, #36	; 0x24
 800ce90:	af00      	add	r7, sp, #0
 800ce92:	60f8      	str	r0, [r7, #12]
 800ce94:	60b9      	str	r1, [r7, #8]
 800ce96:	4611      	mov	r1, r2
 800ce98:	461a      	mov	r2, r3
 800ce9a:	460b      	mov	r3, r1
 800ce9c:	71fb      	strb	r3, [r7, #7]
 800ce9e:	4613      	mov	r3, r2
 800cea0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800cea6:	68bb      	ldr	r3, [r7, #8]
 800cea8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800ceaa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d11a      	bne.n	800cee8 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ceb2:	88bb      	ldrh	r3, [r7, #4]
 800ceb4:	3303      	adds	r3, #3
 800ceb6:	089b      	lsrs	r3, r3, #2
 800ceb8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ceba:	2300      	movs	r3, #0
 800cebc:	61bb      	str	r3, [r7, #24]
 800cebe:	e00f      	b.n	800cee0 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800cec0:	79fb      	ldrb	r3, [r7, #7]
 800cec2:	031a      	lsls	r2, r3, #12
 800cec4:	697b      	ldr	r3, [r7, #20]
 800cec6:	4413      	add	r3, r2
 800cec8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cecc:	461a      	mov	r2, r3
 800cece:	69fb      	ldr	r3, [r7, #28]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ced4:	69fb      	ldr	r3, [r7, #28]
 800ced6:	3304      	adds	r3, #4
 800ced8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ceda:	69bb      	ldr	r3, [r7, #24]
 800cedc:	3301      	adds	r3, #1
 800cede:	61bb      	str	r3, [r7, #24]
 800cee0:	69ba      	ldr	r2, [r7, #24]
 800cee2:	693b      	ldr	r3, [r7, #16]
 800cee4:	429a      	cmp	r2, r3
 800cee6:	d3eb      	bcc.n	800cec0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800cee8:	2300      	movs	r3, #0
}
 800ceea:	4618      	mov	r0, r3
 800ceec:	3724      	adds	r7, #36	; 0x24
 800ceee:	46bd      	mov	sp, r7
 800cef0:	bc80      	pop	{r7}
 800cef2:	4770      	bx	lr

0800cef4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800cef4:	b480      	push	{r7}
 800cef6:	b089      	sub	sp, #36	; 0x24
 800cef8:	af00      	add	r7, sp, #0
 800cefa:	60f8      	str	r0, [r7, #12]
 800cefc:	60b9      	str	r1, [r7, #8]
 800cefe:	4613      	mov	r3, r2
 800cf00:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800cf06:	68bb      	ldr	r3, [r7, #8]
 800cf08:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800cf0a:	88fb      	ldrh	r3, [r7, #6]
 800cf0c:	3303      	adds	r3, #3
 800cf0e:	089b      	lsrs	r3, r3, #2
 800cf10:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800cf12:	2300      	movs	r3, #0
 800cf14:	61bb      	str	r3, [r7, #24]
 800cf16:	e00b      	b.n	800cf30 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800cf18:	697b      	ldr	r3, [r7, #20]
 800cf1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf1e:	681a      	ldr	r2, [r3, #0]
 800cf20:	69fb      	ldr	r3, [r7, #28]
 800cf22:	601a      	str	r2, [r3, #0]
    pDest++;
 800cf24:	69fb      	ldr	r3, [r7, #28]
 800cf26:	3304      	adds	r3, #4
 800cf28:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800cf2a:	69bb      	ldr	r3, [r7, #24]
 800cf2c:	3301      	adds	r3, #1
 800cf2e:	61bb      	str	r3, [r7, #24]
 800cf30:	69ba      	ldr	r2, [r7, #24]
 800cf32:	693b      	ldr	r3, [r7, #16]
 800cf34:	429a      	cmp	r2, r3
 800cf36:	d3ef      	bcc.n	800cf18 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800cf38:	69fb      	ldr	r3, [r7, #28]
}
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	3724      	adds	r7, #36	; 0x24
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	bc80      	pop	{r7}
 800cf42:	4770      	bx	lr

0800cf44 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cf44:	b480      	push	{r7}
 800cf46:	b085      	sub	sp, #20
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
 800cf4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cf52:	683b      	ldr	r3, [r7, #0]
 800cf54:	781b      	ldrb	r3, [r3, #0]
 800cf56:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cf58:	683b      	ldr	r3, [r7, #0]
 800cf5a:	785b      	ldrb	r3, [r3, #1]
 800cf5c:	2b01      	cmp	r3, #1
 800cf5e:	d12c      	bne.n	800cfba <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800cf60:	68bb      	ldr	r3, [r7, #8]
 800cf62:	015a      	lsls	r2, r3, #5
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	4413      	add	r3, r2
 800cf68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	db12      	blt.n	800cf98 <USB_EPSetStall+0x54>
 800cf72:	68bb      	ldr	r3, [r7, #8]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d00f      	beq.n	800cf98 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800cf78:	68bb      	ldr	r3, [r7, #8]
 800cf7a:	015a      	lsls	r2, r3, #5
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	4413      	add	r3, r2
 800cf80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	68ba      	ldr	r2, [r7, #8]
 800cf88:	0151      	lsls	r1, r2, #5
 800cf8a:	68fa      	ldr	r2, [r7, #12]
 800cf8c:	440a      	add	r2, r1
 800cf8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf92:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800cf96:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800cf98:	68bb      	ldr	r3, [r7, #8]
 800cf9a:	015a      	lsls	r2, r3, #5
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	4413      	add	r3, r2
 800cfa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	68ba      	ldr	r2, [r7, #8]
 800cfa8:	0151      	lsls	r1, r2, #5
 800cfaa:	68fa      	ldr	r2, [r7, #12]
 800cfac:	440a      	add	r2, r1
 800cfae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cfb2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cfb6:	6013      	str	r3, [r2, #0]
 800cfb8:	e02b      	b.n	800d012 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800cfba:	68bb      	ldr	r3, [r7, #8]
 800cfbc:	015a      	lsls	r2, r3, #5
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	4413      	add	r3, r2
 800cfc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	db12      	blt.n	800cff2 <USB_EPSetStall+0xae>
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d00f      	beq.n	800cff2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800cfd2:	68bb      	ldr	r3, [r7, #8]
 800cfd4:	015a      	lsls	r2, r3, #5
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	4413      	add	r3, r2
 800cfda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	68ba      	ldr	r2, [r7, #8]
 800cfe2:	0151      	lsls	r1, r2, #5
 800cfe4:	68fa      	ldr	r2, [r7, #12]
 800cfe6:	440a      	add	r2, r1
 800cfe8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cfec:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800cff0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800cff2:	68bb      	ldr	r3, [r7, #8]
 800cff4:	015a      	lsls	r2, r3, #5
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	4413      	add	r3, r2
 800cffa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	68ba      	ldr	r2, [r7, #8]
 800d002:	0151      	lsls	r1, r2, #5
 800d004:	68fa      	ldr	r2, [r7, #12]
 800d006:	440a      	add	r2, r1
 800d008:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d00c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d010:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d012:	2300      	movs	r3, #0
}
 800d014:	4618      	mov	r0, r3
 800d016:	3714      	adds	r7, #20
 800d018:	46bd      	mov	sp, r7
 800d01a:	bc80      	pop	{r7}
 800d01c:	4770      	bx	lr

0800d01e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d01e:	b480      	push	{r7}
 800d020:	b085      	sub	sp, #20
 800d022:	af00      	add	r7, sp, #0
 800d024:	6078      	str	r0, [r7, #4]
 800d026:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d02c:	683b      	ldr	r3, [r7, #0]
 800d02e:	781b      	ldrb	r3, [r3, #0]
 800d030:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d032:	683b      	ldr	r3, [r7, #0]
 800d034:	785b      	ldrb	r3, [r3, #1]
 800d036:	2b01      	cmp	r3, #1
 800d038:	d128      	bne.n	800d08c <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d03a:	68bb      	ldr	r3, [r7, #8]
 800d03c:	015a      	lsls	r2, r3, #5
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	4413      	add	r3, r2
 800d042:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	68ba      	ldr	r2, [r7, #8]
 800d04a:	0151      	lsls	r1, r2, #5
 800d04c:	68fa      	ldr	r2, [r7, #12]
 800d04e:	440a      	add	r2, r1
 800d050:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d054:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d058:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d05a:	683b      	ldr	r3, [r7, #0]
 800d05c:	78db      	ldrb	r3, [r3, #3]
 800d05e:	2b03      	cmp	r3, #3
 800d060:	d003      	beq.n	800d06a <USB_EPClearStall+0x4c>
 800d062:	683b      	ldr	r3, [r7, #0]
 800d064:	78db      	ldrb	r3, [r3, #3]
 800d066:	2b02      	cmp	r3, #2
 800d068:	d138      	bne.n	800d0dc <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d06a:	68bb      	ldr	r3, [r7, #8]
 800d06c:	015a      	lsls	r2, r3, #5
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	4413      	add	r3, r2
 800d072:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	68ba      	ldr	r2, [r7, #8]
 800d07a:	0151      	lsls	r1, r2, #5
 800d07c:	68fa      	ldr	r2, [r7, #12]
 800d07e:	440a      	add	r2, r1
 800d080:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d084:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d088:	6013      	str	r3, [r2, #0]
 800d08a:	e027      	b.n	800d0dc <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d08c:	68bb      	ldr	r3, [r7, #8]
 800d08e:	015a      	lsls	r2, r3, #5
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	4413      	add	r3, r2
 800d094:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	68ba      	ldr	r2, [r7, #8]
 800d09c:	0151      	lsls	r1, r2, #5
 800d09e:	68fa      	ldr	r2, [r7, #12]
 800d0a0:	440a      	add	r2, r1
 800d0a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d0a6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d0aa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	78db      	ldrb	r3, [r3, #3]
 800d0b0:	2b03      	cmp	r3, #3
 800d0b2:	d003      	beq.n	800d0bc <USB_EPClearStall+0x9e>
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	78db      	ldrb	r3, [r3, #3]
 800d0b8:	2b02      	cmp	r3, #2
 800d0ba:	d10f      	bne.n	800d0dc <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d0bc:	68bb      	ldr	r3, [r7, #8]
 800d0be:	015a      	lsls	r2, r3, #5
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	4413      	add	r3, r2
 800d0c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	68ba      	ldr	r2, [r7, #8]
 800d0cc:	0151      	lsls	r1, r2, #5
 800d0ce:	68fa      	ldr	r2, [r7, #12]
 800d0d0:	440a      	add	r2, r1
 800d0d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d0d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d0da:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d0dc:	2300      	movs	r3, #0
}
 800d0de:	4618      	mov	r0, r3
 800d0e0:	3714      	adds	r7, #20
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	bc80      	pop	{r7}
 800d0e6:	4770      	bx	lr

0800d0e8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d0e8:	b480      	push	{r7}
 800d0ea:	b085      	sub	sp, #20
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	6078      	str	r0, [r7, #4]
 800d0f0:	460b      	mov	r3, r1
 800d0f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	68fa      	ldr	r2, [r7, #12]
 800d102:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d106:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800d10a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d112:	681a      	ldr	r2, [r3, #0]
 800d114:	78fb      	ldrb	r3, [r7, #3]
 800d116:	011b      	lsls	r3, r3, #4
 800d118:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800d11c:	68f9      	ldr	r1, [r7, #12]
 800d11e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d122:	4313      	orrs	r3, r2
 800d124:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d126:	2300      	movs	r3, #0
}
 800d128:	4618      	mov	r0, r3
 800d12a:	3714      	adds	r7, #20
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bc80      	pop	{r7}
 800d130:	4770      	bx	lr

0800d132 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d132:	b480      	push	{r7}
 800d134:	b085      	sub	sp, #20
 800d136:	af00      	add	r7, sp, #0
 800d138:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	68fa      	ldr	r2, [r7, #12]
 800d148:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d14c:	f023 0303 	bic.w	r3, r3, #3
 800d150:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d158:	685b      	ldr	r3, [r3, #4]
 800d15a:	68fa      	ldr	r2, [r7, #12]
 800d15c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d160:	f023 0302 	bic.w	r3, r3, #2
 800d164:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d166:	2300      	movs	r3, #0
}
 800d168:	4618      	mov	r0, r3
 800d16a:	3714      	adds	r7, #20
 800d16c:	46bd      	mov	sp, r7
 800d16e:	bc80      	pop	{r7}
 800d170:	4770      	bx	lr

0800d172 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d172:	b480      	push	{r7}
 800d174:	b085      	sub	sp, #20
 800d176:	af00      	add	r7, sp, #0
 800d178:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	68fa      	ldr	r2, [r7, #12]
 800d188:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d18c:	f023 0303 	bic.w	r3, r3, #3
 800d190:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d198:	685b      	ldr	r3, [r3, #4]
 800d19a:	68fa      	ldr	r2, [r7, #12]
 800d19c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d1a0:	f043 0302 	orr.w	r3, r3, #2
 800d1a4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d1a6:	2300      	movs	r3, #0
}
 800d1a8:	4618      	mov	r0, r3
 800d1aa:	3714      	adds	r7, #20
 800d1ac:	46bd      	mov	sp, r7
 800d1ae:	bc80      	pop	{r7}
 800d1b0:	4770      	bx	lr

0800d1b2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d1b2:	b480      	push	{r7}
 800d1b4:	b085      	sub	sp, #20
 800d1b6:	af00      	add	r7, sp, #0
 800d1b8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	695b      	ldr	r3, [r3, #20]
 800d1be:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	699b      	ldr	r3, [r3, #24]
 800d1c4:	68fa      	ldr	r2, [r7, #12]
 800d1c6:	4013      	ands	r3, r2
 800d1c8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d1ca:	68fb      	ldr	r3, [r7, #12]
}
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	3714      	adds	r7, #20
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	bc80      	pop	{r7}
 800d1d4:	4770      	bx	lr

0800d1d6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d1d6:	b480      	push	{r7}
 800d1d8:	b085      	sub	sp, #20
 800d1da:	af00      	add	r7, sp, #0
 800d1dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d1e8:	699b      	ldr	r3, [r3, #24]
 800d1ea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d1f2:	69db      	ldr	r3, [r3, #28]
 800d1f4:	68ba      	ldr	r2, [r7, #8]
 800d1f6:	4013      	ands	r3, r2
 800d1f8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d1fa:	68bb      	ldr	r3, [r7, #8]
 800d1fc:	0c1b      	lsrs	r3, r3, #16
}
 800d1fe:	4618      	mov	r0, r3
 800d200:	3714      	adds	r7, #20
 800d202:	46bd      	mov	sp, r7
 800d204:	bc80      	pop	{r7}
 800d206:	4770      	bx	lr

0800d208 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d208:	b480      	push	{r7}
 800d20a:	b085      	sub	sp, #20
 800d20c:	af00      	add	r7, sp, #0
 800d20e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d21a:	699b      	ldr	r3, [r3, #24]
 800d21c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d224:	69db      	ldr	r3, [r3, #28]
 800d226:	68ba      	ldr	r2, [r7, #8]
 800d228:	4013      	ands	r3, r2
 800d22a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d22c:	68bb      	ldr	r3, [r7, #8]
 800d22e:	b29b      	uxth	r3, r3
}
 800d230:	4618      	mov	r0, r3
 800d232:	3714      	adds	r7, #20
 800d234:	46bd      	mov	sp, r7
 800d236:	bc80      	pop	{r7}
 800d238:	4770      	bx	lr

0800d23a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d23a:	b480      	push	{r7}
 800d23c:	b085      	sub	sp, #20
 800d23e:	af00      	add	r7, sp, #0
 800d240:	6078      	str	r0, [r7, #4]
 800d242:	460b      	mov	r3, r1
 800d244:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d24a:	78fb      	ldrb	r3, [r7, #3]
 800d24c:	015a      	lsls	r2, r3, #5
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	4413      	add	r3, r2
 800d252:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d256:	689b      	ldr	r3, [r3, #8]
 800d258:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d260:	695b      	ldr	r3, [r3, #20]
 800d262:	68ba      	ldr	r2, [r7, #8]
 800d264:	4013      	ands	r3, r2
 800d266:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d268:	68bb      	ldr	r3, [r7, #8]
}
 800d26a:	4618      	mov	r0, r3
 800d26c:	3714      	adds	r7, #20
 800d26e:	46bd      	mov	sp, r7
 800d270:	bc80      	pop	{r7}
 800d272:	4770      	bx	lr

0800d274 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d274:	b480      	push	{r7}
 800d276:	b087      	sub	sp, #28
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
 800d27c:	460b      	mov	r3, r1
 800d27e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d284:	697b      	ldr	r3, [r7, #20]
 800d286:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d28a:	691b      	ldr	r3, [r3, #16]
 800d28c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d28e:	697b      	ldr	r3, [r7, #20]
 800d290:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d296:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d298:	78fb      	ldrb	r3, [r7, #3]
 800d29a:	f003 030f 	and.w	r3, r3, #15
 800d29e:	68fa      	ldr	r2, [r7, #12]
 800d2a0:	fa22 f303 	lsr.w	r3, r2, r3
 800d2a4:	01db      	lsls	r3, r3, #7
 800d2a6:	b2db      	uxtb	r3, r3
 800d2a8:	693a      	ldr	r2, [r7, #16]
 800d2aa:	4313      	orrs	r3, r2
 800d2ac:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d2ae:	78fb      	ldrb	r3, [r7, #3]
 800d2b0:	015a      	lsls	r2, r3, #5
 800d2b2:	697b      	ldr	r3, [r7, #20]
 800d2b4:	4413      	add	r3, r2
 800d2b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2ba:	689b      	ldr	r3, [r3, #8]
 800d2bc:	693a      	ldr	r2, [r7, #16]
 800d2be:	4013      	ands	r3, r2
 800d2c0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d2c2:	68bb      	ldr	r3, [r7, #8]
}
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	371c      	adds	r7, #28
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	bc80      	pop	{r7}
 800d2cc:	4770      	bx	lr

0800d2ce <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d2ce:	b480      	push	{r7}
 800d2d0:	b083      	sub	sp, #12
 800d2d2:	af00      	add	r7, sp, #0
 800d2d4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	695b      	ldr	r3, [r3, #20]
 800d2da:	f003 0301 	and.w	r3, r3, #1
}
 800d2de:	4618      	mov	r0, r3
 800d2e0:	370c      	adds	r7, #12
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	bc80      	pop	{r7}
 800d2e6:	4770      	bx	lr

0800d2e8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d2e8:	b480      	push	{r7}
 800d2ea:	b085      	sub	sp, #20
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	68fa      	ldr	r2, [r7, #12]
 800d2fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d302:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d306:	f023 0307 	bic.w	r3, r3, #7
 800d30a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d312:	685b      	ldr	r3, [r3, #4]
 800d314:	68fa      	ldr	r2, [r7, #12]
 800d316:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d31a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d31e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d320:	2300      	movs	r3, #0
}
 800d322:	4618      	mov	r0, r3
 800d324:	3714      	adds	r7, #20
 800d326:	46bd      	mov	sp, r7
 800d328:	bc80      	pop	{r7}
 800d32a:	4770      	bx	lr

0800d32c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800d32c:	b480      	push	{r7}
 800d32e:	b087      	sub	sp, #28
 800d330:	af00      	add	r7, sp, #0
 800d332:	60f8      	str	r0, [r7, #12]
 800d334:	460b      	mov	r3, r1
 800d336:	607a      	str	r2, [r7, #4]
 800d338:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	333c      	adds	r3, #60	; 0x3c
 800d342:	3304      	adds	r3, #4
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d348:	693b      	ldr	r3, [r7, #16]
 800d34a:	4a25      	ldr	r2, [pc, #148]	; (800d3e0 <USB_EP0_OutStart+0xb4>)
 800d34c:	4293      	cmp	r3, r2
 800d34e:	d90a      	bls.n	800d366 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d350:	697b      	ldr	r3, [r7, #20]
 800d352:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d35c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d360:	d101      	bne.n	800d366 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d362:	2300      	movs	r3, #0
 800d364:	e037      	b.n	800d3d6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d366:	697b      	ldr	r3, [r7, #20]
 800d368:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d36c:	461a      	mov	r2, r3
 800d36e:	2300      	movs	r3, #0
 800d370:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d372:	697b      	ldr	r3, [r7, #20]
 800d374:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d378:	691b      	ldr	r3, [r3, #16]
 800d37a:	697a      	ldr	r2, [r7, #20]
 800d37c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d380:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d384:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d386:	697b      	ldr	r3, [r7, #20]
 800d388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d38c:	691b      	ldr	r3, [r3, #16]
 800d38e:	697a      	ldr	r2, [r7, #20]
 800d390:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d394:	f043 0318 	orr.w	r3, r3, #24
 800d398:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d39a:	697b      	ldr	r3, [r7, #20]
 800d39c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3a0:	691b      	ldr	r3, [r3, #16]
 800d3a2:	697a      	ldr	r2, [r7, #20]
 800d3a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d3a8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800d3ac:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d3ae:	7afb      	ldrb	r3, [r7, #11]
 800d3b0:	2b01      	cmp	r3, #1
 800d3b2:	d10f      	bne.n	800d3d4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d3b4:	697b      	ldr	r3, [r7, #20]
 800d3b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3ba:	461a      	mov	r2, r3
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d3c0:	697b      	ldr	r3, [r7, #20]
 800d3c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	697a      	ldr	r2, [r7, #20]
 800d3ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d3ce:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800d3d2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d3d4:	2300      	movs	r3, #0
}
 800d3d6:	4618      	mov	r0, r3
 800d3d8:	371c      	adds	r7, #28
 800d3da:	46bd      	mov	sp, r7
 800d3dc:	bc80      	pop	{r7}
 800d3de:	4770      	bx	lr
 800d3e0:	4f54300a 	.word	0x4f54300a

0800d3e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d3e4:	b480      	push	{r7}
 800d3e6:	b085      	sub	sp, #20
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	3301      	adds	r3, #1
 800d3f4:	60fb      	str	r3, [r7, #12]
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	4a12      	ldr	r2, [pc, #72]	; (800d444 <USB_CoreReset+0x60>)
 800d3fa:	4293      	cmp	r3, r2
 800d3fc:	d901      	bls.n	800d402 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d3fe:	2303      	movs	r3, #3
 800d400:	e01b      	b.n	800d43a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	691b      	ldr	r3, [r3, #16]
 800d406:	2b00      	cmp	r3, #0
 800d408:	daf2      	bge.n	800d3f0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d40a:	2300      	movs	r3, #0
 800d40c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	691b      	ldr	r3, [r3, #16]
 800d412:	f043 0201 	orr.w	r2, r3, #1
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	3301      	adds	r3, #1
 800d41e:	60fb      	str	r3, [r7, #12]
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	4a08      	ldr	r2, [pc, #32]	; (800d444 <USB_CoreReset+0x60>)
 800d424:	4293      	cmp	r3, r2
 800d426:	d901      	bls.n	800d42c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d428:	2303      	movs	r3, #3
 800d42a:	e006      	b.n	800d43a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	691b      	ldr	r3, [r3, #16]
 800d430:	f003 0301 	and.w	r3, r3, #1
 800d434:	2b01      	cmp	r3, #1
 800d436:	d0f0      	beq.n	800d41a <USB_CoreReset+0x36>

  return HAL_OK;
 800d438:	2300      	movs	r3, #0
}
 800d43a:	4618      	mov	r0, r3
 800d43c:	3714      	adds	r7, #20
 800d43e:	46bd      	mov	sp, r7
 800d440:	bc80      	pop	{r7}
 800d442:	4770      	bx	lr
 800d444:	00030d40 	.word	0x00030d40

0800d448 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800d44c:	4904      	ldr	r1, [pc, #16]	; (800d460 <MX_FATFS_Init+0x18>)
 800d44e:	4805      	ldr	r0, [pc, #20]	; (800d464 <MX_FATFS_Init+0x1c>)
 800d450:	f002 f9bc 	bl	800f7cc <FATFS_LinkDriver>
 800d454:	4603      	mov	r3, r0
 800d456:	461a      	mov	r2, r3
 800d458:	4b03      	ldr	r3, [pc, #12]	; (800d468 <MX_FATFS_Init+0x20>)
 800d45a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800d45c:	bf00      	nop
 800d45e:	bd80      	pop	{r7, pc}
 800d460:	20000a4c 	.word	0x20000a4c
 800d464:	08018b3c 	.word	0x08018b3c
 800d468:	20001298 	.word	0x20001298

0800d46c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b082      	sub	sp, #8
 800d470:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800d472:	2300      	movs	r3, #0
 800d474:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800d476:	f000 f8a9 	bl	800d5cc <BSP_SD_IsDetected>
 800d47a:	4603      	mov	r3, r0
 800d47c:	2b01      	cmp	r3, #1
 800d47e:	d001      	beq.n	800d484 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800d480:	2301      	movs	r3, #1
 800d482:	e012      	b.n	800d4aa <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800d484:	480b      	ldr	r0, [pc, #44]	; (800d4b4 <BSP_SD_Init+0x48>)
 800d486:	f7fb f887 	bl	8008598 <HAL_SD_Init>
 800d48a:	4603      	mov	r3, r0
 800d48c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800d48e:	79fb      	ldrb	r3, [r7, #7]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d109      	bne.n	800d4a8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800d494:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800d498:	4806      	ldr	r0, [pc, #24]	; (800d4b4 <BSP_SD_Init+0x48>)
 800d49a:	f7fb fffb 	bl	8009494 <HAL_SD_ConfigWideBusOperation>
 800d49e:	4603      	mov	r3, r0
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d001      	beq.n	800d4a8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800d4a4:	2301      	movs	r3, #1
 800d4a6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800d4a8:	79fb      	ldrb	r3, [r7, #7]
}
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	3708      	adds	r7, #8
 800d4ae:	46bd      	mov	sp, r7
 800d4b0:	bd80      	pop	{r7, pc}
 800d4b2:	bf00      	nop
 800d4b4:	20000d94 	.word	0x20000d94

0800d4b8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b088      	sub	sp, #32
 800d4bc:	af02      	add	r7, sp, #8
 800d4be:	60f8      	str	r0, [r7, #12]
 800d4c0:	60b9      	str	r1, [r7, #8]
 800d4c2:	607a      	str	r2, [r7, #4]
 800d4c4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800d4ca:	683b      	ldr	r3, [r7, #0]
 800d4cc:	9300      	str	r3, [sp, #0]
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	68ba      	ldr	r2, [r7, #8]
 800d4d2:	68f9      	ldr	r1, [r7, #12]
 800d4d4:	4806      	ldr	r0, [pc, #24]	; (800d4f0 <BSP_SD_ReadBlocks+0x38>)
 800d4d6:	f7fb f8ef 	bl	80086b8 <HAL_SD_ReadBlocks>
 800d4da:	4603      	mov	r3, r0
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d001      	beq.n	800d4e4 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800d4e0:	2301      	movs	r3, #1
 800d4e2:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d4e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	3718      	adds	r7, #24
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	bd80      	pop	{r7, pc}
 800d4ee:	bf00      	nop
 800d4f0:	20000d94 	.word	0x20000d94

0800d4f4 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800d4f4:	b580      	push	{r7, lr}
 800d4f6:	b088      	sub	sp, #32
 800d4f8:	af02      	add	r7, sp, #8
 800d4fa:	60f8      	str	r0, [r7, #12]
 800d4fc:	60b9      	str	r1, [r7, #8]
 800d4fe:	607a      	str	r2, [r7, #4]
 800d500:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800d502:	2300      	movs	r3, #0
 800d504:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800d506:	683b      	ldr	r3, [r7, #0]
 800d508:	9300      	str	r3, [sp, #0]
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	68ba      	ldr	r2, [r7, #8]
 800d50e:	68f9      	ldr	r1, [r7, #12]
 800d510:	4806      	ldr	r0, [pc, #24]	; (800d52c <BSP_SD_WriteBlocks+0x38>)
 800d512:	f7fb facb 	bl	8008aac <HAL_SD_WriteBlocks>
 800d516:	4603      	mov	r3, r0
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d001      	beq.n	800d520 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800d51c:	2301      	movs	r3, #1
 800d51e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d520:	7dfb      	ldrb	r3, [r7, #23]
}
 800d522:	4618      	mov	r0, r3
 800d524:	3718      	adds	r7, #24
 800d526:	46bd      	mov	sp, r7
 800d528:	bd80      	pop	{r7, pc}
 800d52a:	bf00      	nop
 800d52c:	20000d94 	.word	0x20000d94

0800d530 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800d530:	b580      	push	{r7, lr}
 800d532:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800d534:	4805      	ldr	r0, [pc, #20]	; (800d54c <BSP_SD_GetCardState+0x1c>)
 800d536:	f7fc f829 	bl	800958c <HAL_SD_GetCardState>
 800d53a:	4603      	mov	r3, r0
 800d53c:	2b04      	cmp	r3, #4
 800d53e:	bf14      	ite	ne
 800d540:	2301      	movne	r3, #1
 800d542:	2300      	moveq	r3, #0
 800d544:	b2db      	uxtb	r3, r3
}
 800d546:	4618      	mov	r0, r3
 800d548:	bd80      	pop	{r7, pc}
 800d54a:	bf00      	nop
 800d54c:	20000d94 	.word	0x20000d94

0800d550 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800d550:	b580      	push	{r7, lr}
 800d552:	b082      	sub	sp, #8
 800d554:	af00      	add	r7, sp, #0
 800d556:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800d558:	6879      	ldr	r1, [r7, #4]
 800d55a:	4803      	ldr	r0, [pc, #12]	; (800d568 <BSP_SD_GetCardInfo+0x18>)
 800d55c:	f7fb ff6e 	bl	800943c <HAL_SD_GetCardInfo>
}
 800d560:	bf00      	nop
 800d562:	3708      	adds	r7, #8
 800d564:	46bd      	mov	sp, r7
 800d566:	bd80      	pop	{r7, pc}
 800d568:	20000d94 	.word	0x20000d94

0800d56c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800d56c:	b580      	push	{r7, lr}
 800d56e:	b082      	sub	sp, #8
 800d570:	af00      	add	r7, sp, #0
 800d572:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800d574:	f000 f818 	bl	800d5a8 <BSP_SD_AbortCallback>
}
 800d578:	bf00      	nop
 800d57a:	3708      	adds	r7, #8
 800d57c:	46bd      	mov	sp, r7
 800d57e:	bd80      	pop	{r7, pc}

0800d580 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b082      	sub	sp, #8
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800d588:	f000 f814 	bl	800d5b4 <BSP_SD_WriteCpltCallback>
}
 800d58c:	bf00      	nop
 800d58e:	3708      	adds	r7, #8
 800d590:	46bd      	mov	sp, r7
 800d592:	bd80      	pop	{r7, pc}

0800d594 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d594:	b580      	push	{r7, lr}
 800d596:	b082      	sub	sp, #8
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800d59c:	f000 f810 	bl	800d5c0 <BSP_SD_ReadCpltCallback>
}
 800d5a0:	bf00      	nop
 800d5a2:	3708      	adds	r7, #8
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bd80      	pop	{r7, pc}

0800d5a8 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800d5a8:	b480      	push	{r7}
 800d5aa:	af00      	add	r7, sp, #0

}
 800d5ac:	bf00      	nop
 800d5ae:	46bd      	mov	sp, r7
 800d5b0:	bc80      	pop	{r7}
 800d5b2:	4770      	bx	lr

0800d5b4 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800d5b4:	b480      	push	{r7}
 800d5b6:	af00      	add	r7, sp, #0

}
 800d5b8:	bf00      	nop
 800d5ba:	46bd      	mov	sp, r7
 800d5bc:	bc80      	pop	{r7}
 800d5be:	4770      	bx	lr

0800d5c0 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800d5c0:	b480      	push	{r7}
 800d5c2:	af00      	add	r7, sp, #0

}
 800d5c4:	bf00      	nop
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	bc80      	pop	{r7}
 800d5ca:	4770      	bx	lr

0800d5cc <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800d5cc:	b580      	push	{r7, lr}
 800d5ce:	b082      	sub	sp, #8
 800d5d0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800d5d2:	2301      	movs	r3, #1
 800d5d4:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800d5d6:	f000 f80b 	bl	800d5f0 <BSP_PlatformIsDetected>
 800d5da:	4603      	mov	r3, r0
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d101      	bne.n	800d5e4 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800d5e4:	79fb      	ldrb	r3, [r7, #7]
 800d5e6:	b2db      	uxtb	r3, r3
}
 800d5e8:	4618      	mov	r0, r3
 800d5ea:	3708      	adds	r7, #8
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	bd80      	pop	{r7, pc}

0800d5f0 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800d5f0:	b580      	push	{r7, lr}
 800d5f2:	b082      	sub	sp, #8
 800d5f4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800d5fa:	2104      	movs	r1, #4
 800d5fc:	4806      	ldr	r0, [pc, #24]	; (800d618 <BSP_PlatformIsDetected+0x28>)
 800d5fe:	f7f9 f9b3 	bl	8006968 <HAL_GPIO_ReadPin>
 800d602:	4603      	mov	r3, r0
 800d604:	2b00      	cmp	r3, #0
 800d606:	d001      	beq.n	800d60c <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800d608:	2300      	movs	r3, #0
 800d60a:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800d60c:	79fb      	ldrb	r3, [r7, #7]
}
 800d60e:	4618      	mov	r0, r3
 800d610:	3708      	adds	r7, #8
 800d612:	46bd      	mov	sp, r7
 800d614:	bd80      	pop	{r7, pc}
 800d616:	bf00      	nop
 800d618:	40021800 	.word	0x40021800

0800d61c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800d61c:	b580      	push	{r7, lr}
 800d61e:	b084      	sub	sp, #16
 800d620:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800d622:	4b8d      	ldr	r3, [pc, #564]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d624:	22c0      	movs	r2, #192	; 0xc0
 800d626:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800d628:	4b8b      	ldr	r3, [pc, #556]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d62a:	22a8      	movs	r2, #168	; 0xa8
 800d62c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800d62e:	4b8a      	ldr	r3, [pc, #552]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d630:	2201      	movs	r2, #1
 800d632:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 230;
 800d634:	4b88      	ldr	r3, [pc, #544]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d636:	22e6      	movs	r2, #230	; 0xe6
 800d638:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800d63a:	4b88      	ldr	r3, [pc, #544]	; (800d85c <MX_LWIP_Init+0x240>)
 800d63c:	22ff      	movs	r2, #255	; 0xff
 800d63e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800d640:	4b86      	ldr	r3, [pc, #536]	; (800d85c <MX_LWIP_Init+0x240>)
 800d642:	22ff      	movs	r2, #255	; 0xff
 800d644:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800d646:	4b85      	ldr	r3, [pc, #532]	; (800d85c <MX_LWIP_Init+0x240>)
 800d648:	22ff      	movs	r2, #255	; 0xff
 800d64a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800d64c:	4b83      	ldr	r3, [pc, #524]	; (800d85c <MX_LWIP_Init+0x240>)
 800d64e:	2200      	movs	r2, #0
 800d650:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800d652:	4b83      	ldr	r3, [pc, #524]	; (800d860 <MX_LWIP_Init+0x244>)
 800d654:	22c0      	movs	r2, #192	; 0xc0
 800d656:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800d658:	4b81      	ldr	r3, [pc, #516]	; (800d860 <MX_LWIP_Init+0x244>)
 800d65a:	22a8      	movs	r2, #168	; 0xa8
 800d65c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800d65e:	4b80      	ldr	r3, [pc, #512]	; (800d860 <MX_LWIP_Init+0x244>)
 800d660:	2201      	movs	r2, #1
 800d662:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800d664:	4b7e      	ldr	r3, [pc, #504]	; (800d860 <MX_LWIP_Init+0x244>)
 800d666:	2201      	movs	r2, #1
 800d668:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800d66a:	f002 f9ba 	bl	800f9e2 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800d66e:	4b7a      	ldr	r3, [pc, #488]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d670:	781b      	ldrb	r3, [r3, #0]
 800d672:	061a      	lsls	r2, r3, #24
 800d674:	4b78      	ldr	r3, [pc, #480]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d676:	785b      	ldrb	r3, [r3, #1]
 800d678:	041b      	lsls	r3, r3, #16
 800d67a:	431a      	orrs	r2, r3
 800d67c:	4b76      	ldr	r3, [pc, #472]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d67e:	789b      	ldrb	r3, [r3, #2]
 800d680:	021b      	lsls	r3, r3, #8
 800d682:	4313      	orrs	r3, r2
 800d684:	4a74      	ldr	r2, [pc, #464]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d686:	78d2      	ldrb	r2, [r2, #3]
 800d688:	4313      	orrs	r3, r2
 800d68a:	061a      	lsls	r2, r3, #24
 800d68c:	4b72      	ldr	r3, [pc, #456]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d68e:	781b      	ldrb	r3, [r3, #0]
 800d690:	0619      	lsls	r1, r3, #24
 800d692:	4b71      	ldr	r3, [pc, #452]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d694:	785b      	ldrb	r3, [r3, #1]
 800d696:	041b      	lsls	r3, r3, #16
 800d698:	4319      	orrs	r1, r3
 800d69a:	4b6f      	ldr	r3, [pc, #444]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d69c:	789b      	ldrb	r3, [r3, #2]
 800d69e:	021b      	lsls	r3, r3, #8
 800d6a0:	430b      	orrs	r3, r1
 800d6a2:	496d      	ldr	r1, [pc, #436]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d6a4:	78c9      	ldrb	r1, [r1, #3]
 800d6a6:	430b      	orrs	r3, r1
 800d6a8:	021b      	lsls	r3, r3, #8
 800d6aa:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d6ae:	431a      	orrs	r2, r3
 800d6b0:	4b69      	ldr	r3, [pc, #420]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d6b2:	781b      	ldrb	r3, [r3, #0]
 800d6b4:	0619      	lsls	r1, r3, #24
 800d6b6:	4b68      	ldr	r3, [pc, #416]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d6b8:	785b      	ldrb	r3, [r3, #1]
 800d6ba:	041b      	lsls	r3, r3, #16
 800d6bc:	4319      	orrs	r1, r3
 800d6be:	4b66      	ldr	r3, [pc, #408]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d6c0:	789b      	ldrb	r3, [r3, #2]
 800d6c2:	021b      	lsls	r3, r3, #8
 800d6c4:	430b      	orrs	r3, r1
 800d6c6:	4964      	ldr	r1, [pc, #400]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d6c8:	78c9      	ldrb	r1, [r1, #3]
 800d6ca:	430b      	orrs	r3, r1
 800d6cc:	0a1b      	lsrs	r3, r3, #8
 800d6ce:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d6d2:	431a      	orrs	r2, r3
 800d6d4:	4b60      	ldr	r3, [pc, #384]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d6d6:	781b      	ldrb	r3, [r3, #0]
 800d6d8:	0619      	lsls	r1, r3, #24
 800d6da:	4b5f      	ldr	r3, [pc, #380]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d6dc:	785b      	ldrb	r3, [r3, #1]
 800d6de:	041b      	lsls	r3, r3, #16
 800d6e0:	4319      	orrs	r1, r3
 800d6e2:	4b5d      	ldr	r3, [pc, #372]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d6e4:	789b      	ldrb	r3, [r3, #2]
 800d6e6:	021b      	lsls	r3, r3, #8
 800d6e8:	430b      	orrs	r3, r1
 800d6ea:	495b      	ldr	r1, [pc, #364]	; (800d858 <MX_LWIP_Init+0x23c>)
 800d6ec:	78c9      	ldrb	r1, [r1, #3]
 800d6ee:	430b      	orrs	r3, r1
 800d6f0:	0e1b      	lsrs	r3, r3, #24
 800d6f2:	4313      	orrs	r3, r2
 800d6f4:	4a5b      	ldr	r2, [pc, #364]	; (800d864 <MX_LWIP_Init+0x248>)
 800d6f6:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800d6f8:	4b58      	ldr	r3, [pc, #352]	; (800d85c <MX_LWIP_Init+0x240>)
 800d6fa:	781b      	ldrb	r3, [r3, #0]
 800d6fc:	061a      	lsls	r2, r3, #24
 800d6fe:	4b57      	ldr	r3, [pc, #348]	; (800d85c <MX_LWIP_Init+0x240>)
 800d700:	785b      	ldrb	r3, [r3, #1]
 800d702:	041b      	lsls	r3, r3, #16
 800d704:	431a      	orrs	r2, r3
 800d706:	4b55      	ldr	r3, [pc, #340]	; (800d85c <MX_LWIP_Init+0x240>)
 800d708:	789b      	ldrb	r3, [r3, #2]
 800d70a:	021b      	lsls	r3, r3, #8
 800d70c:	4313      	orrs	r3, r2
 800d70e:	4a53      	ldr	r2, [pc, #332]	; (800d85c <MX_LWIP_Init+0x240>)
 800d710:	78d2      	ldrb	r2, [r2, #3]
 800d712:	4313      	orrs	r3, r2
 800d714:	061a      	lsls	r2, r3, #24
 800d716:	4b51      	ldr	r3, [pc, #324]	; (800d85c <MX_LWIP_Init+0x240>)
 800d718:	781b      	ldrb	r3, [r3, #0]
 800d71a:	0619      	lsls	r1, r3, #24
 800d71c:	4b4f      	ldr	r3, [pc, #316]	; (800d85c <MX_LWIP_Init+0x240>)
 800d71e:	785b      	ldrb	r3, [r3, #1]
 800d720:	041b      	lsls	r3, r3, #16
 800d722:	4319      	orrs	r1, r3
 800d724:	4b4d      	ldr	r3, [pc, #308]	; (800d85c <MX_LWIP_Init+0x240>)
 800d726:	789b      	ldrb	r3, [r3, #2]
 800d728:	021b      	lsls	r3, r3, #8
 800d72a:	430b      	orrs	r3, r1
 800d72c:	494b      	ldr	r1, [pc, #300]	; (800d85c <MX_LWIP_Init+0x240>)
 800d72e:	78c9      	ldrb	r1, [r1, #3]
 800d730:	430b      	orrs	r3, r1
 800d732:	021b      	lsls	r3, r3, #8
 800d734:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d738:	431a      	orrs	r2, r3
 800d73a:	4b48      	ldr	r3, [pc, #288]	; (800d85c <MX_LWIP_Init+0x240>)
 800d73c:	781b      	ldrb	r3, [r3, #0]
 800d73e:	0619      	lsls	r1, r3, #24
 800d740:	4b46      	ldr	r3, [pc, #280]	; (800d85c <MX_LWIP_Init+0x240>)
 800d742:	785b      	ldrb	r3, [r3, #1]
 800d744:	041b      	lsls	r3, r3, #16
 800d746:	4319      	orrs	r1, r3
 800d748:	4b44      	ldr	r3, [pc, #272]	; (800d85c <MX_LWIP_Init+0x240>)
 800d74a:	789b      	ldrb	r3, [r3, #2]
 800d74c:	021b      	lsls	r3, r3, #8
 800d74e:	430b      	orrs	r3, r1
 800d750:	4942      	ldr	r1, [pc, #264]	; (800d85c <MX_LWIP_Init+0x240>)
 800d752:	78c9      	ldrb	r1, [r1, #3]
 800d754:	430b      	orrs	r3, r1
 800d756:	0a1b      	lsrs	r3, r3, #8
 800d758:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d75c:	431a      	orrs	r2, r3
 800d75e:	4b3f      	ldr	r3, [pc, #252]	; (800d85c <MX_LWIP_Init+0x240>)
 800d760:	781b      	ldrb	r3, [r3, #0]
 800d762:	0619      	lsls	r1, r3, #24
 800d764:	4b3d      	ldr	r3, [pc, #244]	; (800d85c <MX_LWIP_Init+0x240>)
 800d766:	785b      	ldrb	r3, [r3, #1]
 800d768:	041b      	lsls	r3, r3, #16
 800d76a:	4319      	orrs	r1, r3
 800d76c:	4b3b      	ldr	r3, [pc, #236]	; (800d85c <MX_LWIP_Init+0x240>)
 800d76e:	789b      	ldrb	r3, [r3, #2]
 800d770:	021b      	lsls	r3, r3, #8
 800d772:	430b      	orrs	r3, r1
 800d774:	4939      	ldr	r1, [pc, #228]	; (800d85c <MX_LWIP_Init+0x240>)
 800d776:	78c9      	ldrb	r1, [r1, #3]
 800d778:	430b      	orrs	r3, r1
 800d77a:	0e1b      	lsrs	r3, r3, #24
 800d77c:	4313      	orrs	r3, r2
 800d77e:	4a3a      	ldr	r2, [pc, #232]	; (800d868 <MX_LWIP_Init+0x24c>)
 800d780:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800d782:	4b37      	ldr	r3, [pc, #220]	; (800d860 <MX_LWIP_Init+0x244>)
 800d784:	781b      	ldrb	r3, [r3, #0]
 800d786:	061a      	lsls	r2, r3, #24
 800d788:	4b35      	ldr	r3, [pc, #212]	; (800d860 <MX_LWIP_Init+0x244>)
 800d78a:	785b      	ldrb	r3, [r3, #1]
 800d78c:	041b      	lsls	r3, r3, #16
 800d78e:	431a      	orrs	r2, r3
 800d790:	4b33      	ldr	r3, [pc, #204]	; (800d860 <MX_LWIP_Init+0x244>)
 800d792:	789b      	ldrb	r3, [r3, #2]
 800d794:	021b      	lsls	r3, r3, #8
 800d796:	4313      	orrs	r3, r2
 800d798:	4a31      	ldr	r2, [pc, #196]	; (800d860 <MX_LWIP_Init+0x244>)
 800d79a:	78d2      	ldrb	r2, [r2, #3]
 800d79c:	4313      	orrs	r3, r2
 800d79e:	061a      	lsls	r2, r3, #24
 800d7a0:	4b2f      	ldr	r3, [pc, #188]	; (800d860 <MX_LWIP_Init+0x244>)
 800d7a2:	781b      	ldrb	r3, [r3, #0]
 800d7a4:	0619      	lsls	r1, r3, #24
 800d7a6:	4b2e      	ldr	r3, [pc, #184]	; (800d860 <MX_LWIP_Init+0x244>)
 800d7a8:	785b      	ldrb	r3, [r3, #1]
 800d7aa:	041b      	lsls	r3, r3, #16
 800d7ac:	4319      	orrs	r1, r3
 800d7ae:	4b2c      	ldr	r3, [pc, #176]	; (800d860 <MX_LWIP_Init+0x244>)
 800d7b0:	789b      	ldrb	r3, [r3, #2]
 800d7b2:	021b      	lsls	r3, r3, #8
 800d7b4:	430b      	orrs	r3, r1
 800d7b6:	492a      	ldr	r1, [pc, #168]	; (800d860 <MX_LWIP_Init+0x244>)
 800d7b8:	78c9      	ldrb	r1, [r1, #3]
 800d7ba:	430b      	orrs	r3, r1
 800d7bc:	021b      	lsls	r3, r3, #8
 800d7be:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d7c2:	431a      	orrs	r2, r3
 800d7c4:	4b26      	ldr	r3, [pc, #152]	; (800d860 <MX_LWIP_Init+0x244>)
 800d7c6:	781b      	ldrb	r3, [r3, #0]
 800d7c8:	0619      	lsls	r1, r3, #24
 800d7ca:	4b25      	ldr	r3, [pc, #148]	; (800d860 <MX_LWIP_Init+0x244>)
 800d7cc:	785b      	ldrb	r3, [r3, #1]
 800d7ce:	041b      	lsls	r3, r3, #16
 800d7d0:	4319      	orrs	r1, r3
 800d7d2:	4b23      	ldr	r3, [pc, #140]	; (800d860 <MX_LWIP_Init+0x244>)
 800d7d4:	789b      	ldrb	r3, [r3, #2]
 800d7d6:	021b      	lsls	r3, r3, #8
 800d7d8:	430b      	orrs	r3, r1
 800d7da:	4921      	ldr	r1, [pc, #132]	; (800d860 <MX_LWIP_Init+0x244>)
 800d7dc:	78c9      	ldrb	r1, [r1, #3]
 800d7de:	430b      	orrs	r3, r1
 800d7e0:	0a1b      	lsrs	r3, r3, #8
 800d7e2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d7e6:	431a      	orrs	r2, r3
 800d7e8:	4b1d      	ldr	r3, [pc, #116]	; (800d860 <MX_LWIP_Init+0x244>)
 800d7ea:	781b      	ldrb	r3, [r3, #0]
 800d7ec:	0619      	lsls	r1, r3, #24
 800d7ee:	4b1c      	ldr	r3, [pc, #112]	; (800d860 <MX_LWIP_Init+0x244>)
 800d7f0:	785b      	ldrb	r3, [r3, #1]
 800d7f2:	041b      	lsls	r3, r3, #16
 800d7f4:	4319      	orrs	r1, r3
 800d7f6:	4b1a      	ldr	r3, [pc, #104]	; (800d860 <MX_LWIP_Init+0x244>)
 800d7f8:	789b      	ldrb	r3, [r3, #2]
 800d7fa:	021b      	lsls	r3, r3, #8
 800d7fc:	430b      	orrs	r3, r1
 800d7fe:	4918      	ldr	r1, [pc, #96]	; (800d860 <MX_LWIP_Init+0x244>)
 800d800:	78c9      	ldrb	r1, [r1, #3]
 800d802:	430b      	orrs	r3, r1
 800d804:	0e1b      	lsrs	r3, r3, #24
 800d806:	4313      	orrs	r3, r2
 800d808:	4a18      	ldr	r2, [pc, #96]	; (800d86c <MX_LWIP_Init+0x250>)
 800d80a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800d80c:	4b18      	ldr	r3, [pc, #96]	; (800d870 <MX_LWIP_Init+0x254>)
 800d80e:	9302      	str	r3, [sp, #8]
 800d810:	4b18      	ldr	r3, [pc, #96]	; (800d874 <MX_LWIP_Init+0x258>)
 800d812:	9301      	str	r3, [sp, #4]
 800d814:	2300      	movs	r3, #0
 800d816:	9300      	str	r3, [sp, #0]
 800d818:	4b14      	ldr	r3, [pc, #80]	; (800d86c <MX_LWIP_Init+0x250>)
 800d81a:	4a13      	ldr	r2, [pc, #76]	; (800d868 <MX_LWIP_Init+0x24c>)
 800d81c:	4911      	ldr	r1, [pc, #68]	; (800d864 <MX_LWIP_Init+0x248>)
 800d81e:	4816      	ldr	r0, [pc, #88]	; (800d878 <MX_LWIP_Init+0x25c>)
 800d820:	f002 fcdc 	bl	80101dc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800d824:	4814      	ldr	r0, [pc, #80]	; (800d878 <MX_LWIP_Init+0x25c>)
 800d826:	f002 fdb3 	bl	8010390 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800d82a:	4b13      	ldr	r3, [pc, #76]	; (800d878 <MX_LWIP_Init+0x25c>)
 800d82c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d830:	089b      	lsrs	r3, r3, #2
 800d832:	f003 0301 	and.w	r3, r3, #1
 800d836:	b2db      	uxtb	r3, r3
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d003      	beq.n	800d844 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800d83c:	480e      	ldr	r0, [pc, #56]	; (800d878 <MX_LWIP_Init+0x25c>)
 800d83e:	f002 fdb5 	bl	80103ac <netif_set_up>
 800d842:	e002      	b.n	800d84a <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800d844:	480c      	ldr	r0, [pc, #48]	; (800d878 <MX_LWIP_Init+0x25c>)
 800d846:	f002 fdf5 	bl	8010434 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800d84a:	490c      	ldr	r1, [pc, #48]	; (800d87c <MX_LWIP_Init+0x260>)
 800d84c:	480a      	ldr	r0, [pc, #40]	; (800d878 <MX_LWIP_Init+0x25c>)
 800d84e:	f002 fe13 	bl	8010478 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800d852:	bf00      	nop
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}
 800d858:	20001738 	.word	0x20001738
 800d85c:	20001734 	.word	0x20001734
 800d860:	200016f8 	.word	0x200016f8
 800d864:	20001730 	.word	0x20001730
 800d868:	2000173c 	.word	0x2000173c
 800d86c:	20001740 	.word	0x20001740
 800d870:	08013b61 	.word	0x08013b61
 800d874:	0800de81 	.word	0x0800de81
 800d878:	200016fc 	.word	0x200016fc
 800d87c:	0800deed 	.word	0x0800deed

0800d880 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 800d880:	b580      	push	{r7, lr}
 800d882:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800d884:	4803      	ldr	r0, [pc, #12]	; (800d894 <MX_LWIP_Process+0x14>)
 800d886:	f000 fadb 	bl	800de40 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800d88a:	f003 fc53 	bl	8011134 <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800d88e:	bf00      	nop
 800d890:	bd80      	pop	{r7, pc}
 800d892:	bf00      	nop
 800d894:	200016fc 	.word	0x200016fc

0800d898 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b08e      	sub	sp, #56	; 0x38
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d8a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	601a      	str	r2, [r3, #0]
 800d8a8:	605a      	str	r2, [r3, #4]
 800d8aa:	609a      	str	r2, [r3, #8]
 800d8ac:	60da      	str	r2, [r3, #12]
 800d8ae:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	4a5d      	ldr	r2, [pc, #372]	; (800da2c <HAL_ETH_MspInit+0x194>)
 800d8b6:	4293      	cmp	r3, r2
 800d8b8:	f040 80b4 	bne.w	800da24 <HAL_ETH_MspInit+0x18c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800d8bc:	2300      	movs	r3, #0
 800d8be:	623b      	str	r3, [r7, #32]
 800d8c0:	4b5b      	ldr	r3, [pc, #364]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d8c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8c4:	4a5a      	ldr	r2, [pc, #360]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d8c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800d8ca:	6313      	str	r3, [r2, #48]	; 0x30
 800d8cc:	4b58      	ldr	r3, [pc, #352]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d8ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d8d4:	623b      	str	r3, [r7, #32]
 800d8d6:	6a3b      	ldr	r3, [r7, #32]
 800d8d8:	2300      	movs	r3, #0
 800d8da:	61fb      	str	r3, [r7, #28]
 800d8dc:	4b54      	ldr	r3, [pc, #336]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d8de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8e0:	4a53      	ldr	r2, [pc, #332]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d8e2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d8e6:	6313      	str	r3, [r2, #48]	; 0x30
 800d8e8:	4b51      	ldr	r3, [pc, #324]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d8ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d8f0:	61fb      	str	r3, [r7, #28]
 800d8f2:	69fb      	ldr	r3, [r7, #28]
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	61bb      	str	r3, [r7, #24]
 800d8f8:	4b4d      	ldr	r3, [pc, #308]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d8fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8fc:	4a4c      	ldr	r2, [pc, #304]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d8fe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d902:	6313      	str	r3, [r2, #48]	; 0x30
 800d904:	4b4a      	ldr	r3, [pc, #296]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d908:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d90c:	61bb      	str	r3, [r7, #24]
 800d90e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d910:	2300      	movs	r3, #0
 800d912:	617b      	str	r3, [r7, #20]
 800d914:	4b46      	ldr	r3, [pc, #280]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d918:	4a45      	ldr	r2, [pc, #276]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d91a:	f043 0304 	orr.w	r3, r3, #4
 800d91e:	6313      	str	r3, [r2, #48]	; 0x30
 800d920:	4b43      	ldr	r3, [pc, #268]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d924:	f003 0304 	and.w	r3, r3, #4
 800d928:	617b      	str	r3, [r7, #20]
 800d92a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d92c:	2300      	movs	r3, #0
 800d92e:	613b      	str	r3, [r7, #16]
 800d930:	4b3f      	ldr	r3, [pc, #252]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d934:	4a3e      	ldr	r2, [pc, #248]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d936:	f043 0301 	orr.w	r3, r3, #1
 800d93a:	6313      	str	r3, [r2, #48]	; 0x30
 800d93c:	4b3c      	ldr	r3, [pc, #240]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d93e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d940:	f003 0301 	and.w	r3, r3, #1
 800d944:	613b      	str	r3, [r7, #16]
 800d946:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d948:	2300      	movs	r3, #0
 800d94a:	60fb      	str	r3, [r7, #12]
 800d94c:	4b38      	ldr	r3, [pc, #224]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d94e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d950:	4a37      	ldr	r2, [pc, #220]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d952:	f043 0302 	orr.w	r3, r3, #2
 800d956:	6313      	str	r3, [r2, #48]	; 0x30
 800d958:	4b35      	ldr	r3, [pc, #212]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d95a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d95c:	f003 0302 	and.w	r3, r3, #2
 800d960:	60fb      	str	r3, [r7, #12]
 800d962:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800d964:	2300      	movs	r3, #0
 800d966:	60bb      	str	r3, [r7, #8]
 800d968:	4b31      	ldr	r3, [pc, #196]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d96a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d96c:	4a30      	ldr	r2, [pc, #192]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d96e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d972:	6313      	str	r3, [r2, #48]	; 0x30
 800d974:	4b2e      	ldr	r3, [pc, #184]	; (800da30 <HAL_ETH_MspInit+0x198>)
 800d976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d97c:	60bb      	str	r3, [r7, #8]
 800d97e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800d980:	2332      	movs	r3, #50	; 0x32
 800d982:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d984:	2302      	movs	r3, #2
 800d986:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d988:	2300      	movs	r3, #0
 800d98a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d98c:	2303      	movs	r3, #3
 800d98e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d990:	230b      	movs	r3, #11
 800d992:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d994:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d998:	4619      	mov	r1, r3
 800d99a:	4826      	ldr	r0, [pc, #152]	; (800da34 <HAL_ETH_MspInit+0x19c>)
 800d99c:	f7f8 fe46 	bl	800662c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800d9a0:	2386      	movs	r3, #134	; 0x86
 800d9a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d9a4:	2302      	movs	r3, #2
 800d9a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d9ac:	2303      	movs	r3, #3
 800d9ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d9b0:	230b      	movs	r3, #11
 800d9b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d9b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d9b8:	4619      	mov	r1, r3
 800d9ba:	481f      	ldr	r0, [pc, #124]	; (800da38 <HAL_ETH_MspInit+0x1a0>)
 800d9bc:	f7f8 fe36 	bl	800662c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800d9c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d9c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d9c6:	2302      	movs	r3, #2
 800d9c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d9ce:	2303      	movs	r3, #3
 800d9d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d9d2:	230b      	movs	r3, #11
 800d9d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800d9d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d9da:	4619      	mov	r1, r3
 800d9dc:	4817      	ldr	r0, [pc, #92]	; (800da3c <HAL_ETH_MspInit+0x1a4>)
 800d9de:	f7f8 fe25 	bl	800662c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800d9e2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800d9e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d9e8:	2302      	movs	r3, #2
 800d9ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d9f0:	2303      	movs	r3, #3
 800d9f2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d9f4:	230b      	movs	r3, #11
 800d9f6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800d9f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d9fc:	4619      	mov	r1, r3
 800d9fe:	4810      	ldr	r0, [pc, #64]	; (800da40 <HAL_ETH_MspInit+0x1a8>)
 800da00:	f7f8 fe14 	bl	800662c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 1, 0);
 800da04:	2200      	movs	r2, #0
 800da06:	2101      	movs	r1, #1
 800da08:	203d      	movs	r0, #61	; 0x3d
 800da0a:	f7f6 fe68 	bl	80046de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800da0e:	203d      	movs	r0, #61	; 0x3d
 800da10:	f7f6 fe81 	bl	8004716 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 1, 0);
 800da14:	2200      	movs	r2, #0
 800da16:	2101      	movs	r1, #1
 800da18:	203e      	movs	r0, #62	; 0x3e
 800da1a:	f7f6 fe60 	bl	80046de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800da1e:	203e      	movs	r0, #62	; 0x3e
 800da20:	f7f6 fe79 	bl	8004716 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800da24:	bf00      	nop
 800da26:	3738      	adds	r7, #56	; 0x38
 800da28:	46bd      	mov	sp, r7
 800da2a:	bd80      	pop	{r7, pc}
 800da2c:	40028000 	.word	0x40028000
 800da30:	40023800 	.word	0x40023800
 800da34:	40020800 	.word	0x40020800
 800da38:	40020000 	.word	0x40020000
 800da3c:	40020400 	.word	0x40020400
 800da40:	40021800 	.word	0x40021800

0800da44 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800da44:	b580      	push	{r7, lr}
 800da46:	b086      	sub	sp, #24
 800da48:	af00      	add	r7, sp, #0
 800da4a:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800da4c:	2300      	movs	r3, #0
 800da4e:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800da50:	4b4d      	ldr	r3, [pc, #308]	; (800db88 <low_level_init+0x144>)
 800da52:	4a4e      	ldr	r2, [pc, #312]	; (800db8c <low_level_init+0x148>)
 800da54:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800da56:	4b4c      	ldr	r3, [pc, #304]	; (800db88 <low_level_init+0x144>)
 800da58:	2201      	movs	r2, #1
 800da5a:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800da5c:	4b4a      	ldr	r3, [pc, #296]	; (800db88 <low_level_init+0x144>)
 800da5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800da62:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800da64:	4b48      	ldr	r3, [pc, #288]	; (800db88 <low_level_init+0x144>)
 800da66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800da6a:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800da6c:	4b46      	ldr	r3, [pc, #280]	; (800db88 <low_level_init+0x144>)
 800da6e:	2200      	movs	r2, #0
 800da70:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800da72:	2300      	movs	r3, #0
 800da74:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800da76:	2380      	movs	r3, #128	; 0x80
 800da78:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800da7a:	23e1      	movs	r3, #225	; 0xe1
 800da7c:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800da7e:	2300      	movs	r3, #0
 800da80:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800da82:	2300      	movs	r3, #0
 800da84:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800da86:	2300      	movs	r3, #0
 800da88:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800da8a:	4a3f      	ldr	r2, [pc, #252]	; (800db88 <low_level_init+0x144>)
 800da8c:	f107 0308 	add.w	r3, r7, #8
 800da90:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800da92:	4b3d      	ldr	r3, [pc, #244]	; (800db88 <low_level_init+0x144>)
 800da94:	2200      	movs	r2, #0
 800da96:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800da98:	4b3b      	ldr	r3, [pc, #236]	; (800db88 <low_level_init+0x144>)
 800da9a:	2200      	movs	r2, #0
 800da9c:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800da9e:	4b3a      	ldr	r3, [pc, #232]	; (800db88 <low_level_init+0x144>)
 800daa0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800daa4:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800daa6:	4838      	ldr	r0, [pc, #224]	; (800db88 <low_level_init+0x144>)
 800daa8:	f7f7 f958 	bl	8004d5c <HAL_ETH_Init>
 800daac:	4603      	mov	r3, r0
 800daae:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800dab0:	7dfb      	ldrb	r3, [r7, #23]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d108      	bne.n	800dac8 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800dabc:	f043 0304 	orr.w	r3, r3, #4
 800dac0:	b2da      	uxtb	r2, r3
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800dac8:	2304      	movs	r3, #4
 800daca:	4a31      	ldr	r2, [pc, #196]	; (800db90 <low_level_init+0x14c>)
 800dacc:	4931      	ldr	r1, [pc, #196]	; (800db94 <low_level_init+0x150>)
 800dace:	482e      	ldr	r0, [pc, #184]	; (800db88 <low_level_init+0x144>)
 800dad0:	f7f7 fad2 	bl	8005078 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800dad4:	2304      	movs	r3, #4
 800dad6:	4a30      	ldr	r2, [pc, #192]	; (800db98 <low_level_init+0x154>)
 800dad8:	4930      	ldr	r1, [pc, #192]	; (800db9c <low_level_init+0x158>)
 800dada:	482b      	ldr	r0, [pc, #172]	; (800db88 <low_level_init+0x144>)
 800dadc:	f7f7 fb34 	bl	8005148 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	2206      	movs	r2, #6
 800dae4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800dae8:	4b27      	ldr	r3, [pc, #156]	; (800db88 <low_level_init+0x144>)
 800daea:	695b      	ldr	r3, [r3, #20]
 800daec:	781a      	ldrb	r2, [r3, #0]
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800daf4:	4b24      	ldr	r3, [pc, #144]	; (800db88 <low_level_init+0x144>)
 800daf6:	695b      	ldr	r3, [r3, #20]
 800daf8:	785a      	ldrb	r2, [r3, #1]
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800db00:	4b21      	ldr	r3, [pc, #132]	; (800db88 <low_level_init+0x144>)
 800db02:	695b      	ldr	r3, [r3, #20]
 800db04:	789a      	ldrb	r2, [r3, #2]
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800db0c:	4b1e      	ldr	r3, [pc, #120]	; (800db88 <low_level_init+0x144>)
 800db0e:	695b      	ldr	r3, [r3, #20]
 800db10:	78da      	ldrb	r2, [r3, #3]
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800db18:	4b1b      	ldr	r3, [pc, #108]	; (800db88 <low_level_init+0x144>)
 800db1a:	695b      	ldr	r3, [r3, #20]
 800db1c:	791a      	ldrb	r2, [r3, #4]
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800db24:	4b18      	ldr	r3, [pc, #96]	; (800db88 <low_level_init+0x144>)
 800db26:	695b      	ldr	r3, [r3, #20]
 800db28:	795a      	ldrb	r2, [r3, #5]
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

  /* maximum transfer unit */
  netif->mtu = 1500;
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800db36:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800db3e:	f043 030a 	orr.w	r3, r3, #10
 800db42:	b2da      	uxtb	r2, r3
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800db4a:	480f      	ldr	r0, [pc, #60]	; (800db88 <low_level_init+0x144>)
 800db4c:	f7f7 fe25 	bl	800579a <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800db50:	f107 0310 	add.w	r3, r7, #16
 800db54:	461a      	mov	r2, r3
 800db56:	211d      	movs	r1, #29
 800db58:	480b      	ldr	r0, [pc, #44]	; (800db88 <low_level_init+0x144>)
 800db5a:	f7f7 fd50 	bl	80055fe <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800db5e:	693b      	ldr	r3, [r7, #16]
 800db60:	f043 030b 	orr.w	r3, r3, #11
 800db64:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800db66:	693b      	ldr	r3, [r7, #16]
 800db68:	461a      	mov	r2, r3
 800db6a:	211d      	movs	r1, #29
 800db6c:	4806      	ldr	r0, [pc, #24]	; (800db88 <low_level_init+0x144>)
 800db6e:	f7f7 fdae 	bl	80056ce <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800db72:	f107 0310 	add.w	r3, r7, #16
 800db76:	461a      	mov	r2, r3
 800db78:	211d      	movs	r1, #29
 800db7a:	4803      	ldr	r0, [pc, #12]	; (800db88 <low_level_init+0x144>)
 800db7c:	f7f7 fd3f 	bl	80055fe <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800db80:	bf00      	nop
 800db82:	3718      	adds	r7, #24
 800db84:	46bd      	mov	sp, r7
 800db86:	bd80      	pop	{r7, pc}
 800db88:	20003014 	.word	0x20003014
 800db8c:	40028000 	.word	0x40028000
 800db90:	2000305c 	.word	0x2000305c
 800db94:	20001744 	.word	0x20001744
 800db98:	200017c4 	.word	0x200017c4
 800db9c:	20002f94 	.word	0x20002f94

0800dba0 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800dba0:	b580      	push	{r7, lr}
 800dba2:	b08a      	sub	sp, #40	; 0x28
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]
 800dba8:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800dbaa:	4b4b      	ldr	r3, [pc, #300]	; (800dcd8 <low_level_output+0x138>)
 800dbac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbae:	689b      	ldr	r3, [r3, #8]
 800dbb0:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800dbb2:	2300      	movs	r3, #0
 800dbb4:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800dbba:	2300      	movs	r3, #0
 800dbbc:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800dbc2:	4b45      	ldr	r3, [pc, #276]	; (800dcd8 <low_level_output+0x138>)
 800dbc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbc6:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800dbc8:	2300      	movs	r3, #0
 800dbca:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800dbcc:	683b      	ldr	r3, [r7, #0]
 800dbce:	623b      	str	r3, [r7, #32]
 800dbd0:	e05a      	b.n	800dc88 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800dbd2:	69bb      	ldr	r3, [r7, #24]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	da03      	bge.n	800dbe2 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800dbda:	23f8      	movs	r3, #248	; 0xf8
 800dbdc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800dbe0:	e05c      	b.n	800dc9c <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800dbe2:	6a3b      	ldr	r3, [r7, #32]
 800dbe4:	895b      	ldrh	r3, [r3, #10]
 800dbe6:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800dbe8:	2300      	movs	r3, #0
 800dbea:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800dbec:	e02f      	b.n	800dc4e <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800dbee:	69fa      	ldr	r2, [r7, #28]
 800dbf0:	693b      	ldr	r3, [r7, #16]
 800dbf2:	18d0      	adds	r0, r2, r3
 800dbf4:	6a3b      	ldr	r3, [r7, #32]
 800dbf6:	685a      	ldr	r2, [r3, #4]
 800dbf8:	68bb      	ldr	r3, [r7, #8]
 800dbfa:	18d1      	adds	r1, r2, r3
 800dbfc:	693b      	ldr	r3, [r7, #16]
 800dbfe:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800dc02:	3304      	adds	r3, #4
 800dc04:	461a      	mov	r2, r3
 800dc06:	f007 f868 	bl	8014cda <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800dc0a:	69bb      	ldr	r3, [r7, #24]
 800dc0c:	68db      	ldr	r3, [r3, #12]
 800dc0e:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800dc10:	69bb      	ldr	r3, [r7, #24]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	da03      	bge.n	800dc20 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800dc18:	23f8      	movs	r3, #248	; 0xf8
 800dc1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800dc1e:	e03d      	b.n	800dc9c <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800dc20:	69bb      	ldr	r3, [r7, #24]
 800dc22:	689b      	ldr	r3, [r3, #8]
 800dc24:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800dc26:	693a      	ldr	r2, [r7, #16]
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	4413      	add	r3, r2
 800dc2c:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800dc30:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800dc32:	68ba      	ldr	r2, [r7, #8]
 800dc34:	693b      	ldr	r3, [r7, #16]
 800dc36:	1ad3      	subs	r3, r2, r3
 800dc38:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800dc3c:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800dc3e:	697a      	ldr	r2, [r7, #20]
 800dc40:	693b      	ldr	r3, [r7, #16]
 800dc42:	1ad3      	subs	r3, r2, r3
 800dc44:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800dc48:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800dc4e:	68fa      	ldr	r2, [r7, #12]
 800dc50:	693b      	ldr	r3, [r7, #16]
 800dc52:	4413      	add	r3, r2
 800dc54:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800dc58:	4293      	cmp	r3, r2
 800dc5a:	d8c8      	bhi.n	800dbee <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800dc5c:	69fa      	ldr	r2, [r7, #28]
 800dc5e:	693b      	ldr	r3, [r7, #16]
 800dc60:	18d0      	adds	r0, r2, r3
 800dc62:	6a3b      	ldr	r3, [r7, #32]
 800dc64:	685a      	ldr	r2, [r3, #4]
 800dc66:	68bb      	ldr	r3, [r7, #8]
 800dc68:	4413      	add	r3, r2
 800dc6a:	68fa      	ldr	r2, [r7, #12]
 800dc6c:	4619      	mov	r1, r3
 800dc6e:	f007 f834 	bl	8014cda <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800dc72:	693a      	ldr	r2, [r7, #16]
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	4413      	add	r3, r2
 800dc78:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800dc7a:	697a      	ldr	r2, [r7, #20]
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	4413      	add	r3, r2
 800dc80:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800dc82:	6a3b      	ldr	r3, [r7, #32]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	623b      	str	r3, [r7, #32]
 800dc88:	6a3b      	ldr	r3, [r7, #32]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d1a1      	bne.n	800dbd2 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800dc8e:	6979      	ldr	r1, [r7, #20]
 800dc90:	4811      	ldr	r0, [pc, #68]	; (800dcd8 <low_level_output+0x138>)
 800dc92:	f7f7 fac5 	bl	8005220 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800dc96:	2300      	movs	r3, #0
 800dc98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800dc9c:	4b0e      	ldr	r3, [pc, #56]	; (800dcd8 <low_level_output+0x138>)
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dca4:	3314      	adds	r3, #20
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	f003 0320 	and.w	r3, r3, #32
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d00d      	beq.n	800dccc <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800dcb0:	4b09      	ldr	r3, [pc, #36]	; (800dcd8 <low_level_output+0x138>)
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dcb8:	3314      	adds	r3, #20
 800dcba:	2220      	movs	r2, #32
 800dcbc:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800dcbe:	4b06      	ldr	r3, [pc, #24]	; (800dcd8 <low_level_output+0x138>)
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dcc6:	3304      	adds	r3, #4
 800dcc8:	2200      	movs	r2, #0
 800dcca:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800dccc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	3728      	adds	r7, #40	; 0x28
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}
 800dcd8:	20003014 	.word	0x20003014

0800dcdc <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800dcdc:	b580      	push	{r7, lr}
 800dcde:	b08c      	sub	sp, #48	; 0x30
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800dce4:	2300      	movs	r3, #0
 800dce6:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800dce8:	2300      	movs	r3, #0
 800dcea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800dcec:	2300      	movs	r3, #0
 800dcee:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800dcf4:	2300      	movs	r3, #0
 800dcf6:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800dcf8:	2300      	movs	r3, #0
 800dcfa:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800dcfc:	2300      	movs	r3, #0
 800dcfe:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 800dd00:	484e      	ldr	r0, [pc, #312]	; (800de3c <low_level_input+0x160>)
 800dd02:	f7f7 fb77 	bl	80053f4 <HAL_ETH_GetReceivedFrame>
 800dd06:	4603      	mov	r3, r0
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d001      	beq.n	800dd10 <low_level_input+0x34>

    return NULL;
 800dd0c:	2300      	movs	r3, #0
 800dd0e:	e091      	b.n	800de34 <low_level_input+0x158>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800dd10:	4b4a      	ldr	r3, [pc, #296]	; (800de3c <low_level_input+0x160>)
 800dd12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dd14:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800dd16:	4b49      	ldr	r3, [pc, #292]	; (800de3c <low_level_input+0x160>)
 800dd18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd1a:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800dd1c:	89fb      	ldrh	r3, [r7, #14]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d006      	beq.n	800dd30 <low_level_input+0x54>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800dd22:	89fb      	ldrh	r3, [r7, #14]
 800dd24:	2203      	movs	r2, #3
 800dd26:	4619      	mov	r1, r3
 800dd28:	2004      	movs	r0, #4
 800dd2a:	f002 fbb5 	bl	8010498 <pbuf_alloc>
 800dd2e:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800dd30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d04b      	beq.n	800ddce <low_level_input+0xf2>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800dd36:	4b41      	ldr	r3, [pc, #260]	; (800de3c <low_level_input+0x160>)
 800dd38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd3a:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800dd40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd42:	62bb      	str	r3, [r7, #40]	; 0x28
 800dd44:	e040      	b.n	800ddc8 <low_level_input+0xec>
    {
      byteslefttocopy = q->len;
 800dd46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd48:	895b      	ldrh	r3, [r3, #10]
 800dd4a:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800dd50:	e021      	b.n	800dd96 <low_level_input+0xba>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800dd52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd54:	685a      	ldr	r2, [r3, #4]
 800dd56:	69bb      	ldr	r3, [r7, #24]
 800dd58:	18d0      	adds	r0, r2, r3
 800dd5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd5c:	69fb      	ldr	r3, [r7, #28]
 800dd5e:	18d1      	adds	r1, r2, r3
 800dd60:	69fb      	ldr	r3, [r7, #28]
 800dd62:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800dd66:	3304      	adds	r3, #4
 800dd68:	461a      	mov	r2, r3
 800dd6a:	f006 ffb6 	bl	8014cda <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800dd6e:	6a3b      	ldr	r3, [r7, #32]
 800dd70:	68db      	ldr	r3, [r3, #12]
 800dd72:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800dd74:	6a3b      	ldr	r3, [r7, #32]
 800dd76:	689b      	ldr	r3, [r3, #8]
 800dd78:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800dd7a:	69fa      	ldr	r2, [r7, #28]
 800dd7c:	697b      	ldr	r3, [r7, #20]
 800dd7e:	4413      	add	r3, r2
 800dd80:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800dd84:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800dd86:	69ba      	ldr	r2, [r7, #24]
 800dd88:	69fb      	ldr	r3, [r7, #28]
 800dd8a:	1ad3      	subs	r3, r2, r3
 800dd8c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800dd90:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800dd92:	2300      	movs	r3, #0
 800dd94:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800dd96:	697a      	ldr	r2, [r7, #20]
 800dd98:	69fb      	ldr	r3, [r7, #28]
 800dd9a:	4413      	add	r3, r2
 800dd9c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800dda0:	4293      	cmp	r3, r2
 800dda2:	d8d6      	bhi.n	800dd52 <low_level_input+0x76>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800dda4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dda6:	685a      	ldr	r2, [r3, #4]
 800dda8:	69bb      	ldr	r3, [r7, #24]
 800ddaa:	18d0      	adds	r0, r2, r3
 800ddac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ddae:	69fb      	ldr	r3, [r7, #28]
 800ddb0:	4413      	add	r3, r2
 800ddb2:	697a      	ldr	r2, [r7, #20]
 800ddb4:	4619      	mov	r1, r3
 800ddb6:	f006 ff90 	bl	8014cda <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800ddba:	69fa      	ldr	r2, [r7, #28]
 800ddbc:	697b      	ldr	r3, [r7, #20]
 800ddbe:	4413      	add	r3, r2
 800ddc0:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800ddc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	62bb      	str	r3, [r7, #40]	; 0x28
 800ddc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d1bb      	bne.n	800dd46 <low_level_input+0x6a>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800ddce:	4b1b      	ldr	r3, [pc, #108]	; (800de3c <low_level_input+0x160>)
 800ddd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddd2:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	613b      	str	r3, [r7, #16]
 800ddd8:	e00b      	b.n	800ddf2 <low_level_input+0x116>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800ddda:	6a3b      	ldr	r3, [r7, #32]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800dde2:	6a3b      	ldr	r3, [r7, #32]
 800dde4:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800dde6:	6a3b      	ldr	r3, [r7, #32]
 800dde8:	68db      	ldr	r3, [r3, #12]
 800ddea:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ddec:	693b      	ldr	r3, [r7, #16]
 800ddee:	3301      	adds	r3, #1
 800ddf0:	613b      	str	r3, [r7, #16]
 800ddf2:	4b12      	ldr	r3, [pc, #72]	; (800de3c <low_level_input+0x160>)
 800ddf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddf6:	693a      	ldr	r2, [r7, #16]
 800ddf8:	429a      	cmp	r2, r3
 800ddfa:	d3ee      	bcc.n	800ddda <low_level_input+0xfe>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800ddfc:	4b0f      	ldr	r3, [pc, #60]	; (800de3c <low_level_input+0x160>)
 800ddfe:	2200      	movs	r2, #0
 800de00:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800de02:	4b0e      	ldr	r3, [pc, #56]	; (800de3c <low_level_input+0x160>)
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de0a:	3314      	adds	r3, #20
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800de12:	2b00      	cmp	r3, #0
 800de14:	d00d      	beq.n	800de32 <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800de16:	4b09      	ldr	r3, [pc, #36]	; (800de3c <low_level_input+0x160>)
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de1e:	3314      	adds	r3, #20
 800de20:	2280      	movs	r2, #128	; 0x80
 800de22:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800de24:	4b05      	ldr	r3, [pc, #20]	; (800de3c <low_level_input+0x160>)
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de2c:	3308      	adds	r3, #8
 800de2e:	2200      	movs	r2, #0
 800de30:	601a      	str	r2, [r3, #0]
  }
  return p;
 800de32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800de34:	4618      	mov	r0, r3
 800de36:	3730      	adds	r7, #48	; 0x30
 800de38:	46bd      	mov	sp, r7
 800de3a:	bd80      	pop	{r7, pc}
 800de3c:	20003014 	.word	0x20003014

0800de40 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800de40:	b580      	push	{r7, lr}
 800de42:	b084      	sub	sp, #16
 800de44:	af00      	add	r7, sp, #0
 800de46:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 800de48:	6878      	ldr	r0, [r7, #4]
 800de4a:	f7ff ff47 	bl	800dcdc <low_level_input>
 800de4e:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d010      	beq.n	800de78 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	691b      	ldr	r3, [r3, #16]
 800de5a:	6879      	ldr	r1, [r7, #4]
 800de5c:	68f8      	ldr	r0, [r7, #12]
 800de5e:	4798      	blx	r3
 800de60:	4603      	mov	r3, r0
 800de62:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 800de64:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d006      	beq.n	800de7a <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800de6c:	68f8      	ldr	r0, [r7, #12]
 800de6e:	f002 fe81 	bl	8010b74 <pbuf_free>
    p = NULL;
 800de72:	2300      	movs	r3, #0
 800de74:	60fb      	str	r3, [r7, #12]
 800de76:	e000      	b.n	800de7a <ethernetif_input+0x3a>
  if (p == NULL) return;
 800de78:	bf00      	nop
  }
}
 800de7a:	3710      	adds	r7, #16
 800de7c:	46bd      	mov	sp, r7
 800de7e:	bd80      	pop	{r7, pc}

0800de80 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800de80:	b580      	push	{r7, lr}
 800de82:	b082      	sub	sp, #8
 800de84:	af00      	add	r7, sp, #0
 800de86:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d106      	bne.n	800de9c <ethernetif_init+0x1c>
 800de8e:	4b0e      	ldr	r3, [pc, #56]	; (800dec8 <ethernetif_init+0x48>)
 800de90:	f240 221b 	movw	r2, #539	; 0x21b
 800de94:	490d      	ldr	r1, [pc, #52]	; (800decc <ethernetif_init+0x4c>)
 800de96:	480e      	ldr	r0, [pc, #56]	; (800ded0 <ethernetif_init+0x50>)
 800de98:	f007 fc28 	bl	80156ec <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	2273      	movs	r2, #115	; 0x73
 800dea0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2274      	movs	r2, #116	; 0x74
 800dea8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	4a09      	ldr	r2, [pc, #36]	; (800ded4 <ethernetif_init+0x54>)
 800deb0:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	4a08      	ldr	r2, [pc, #32]	; (800ded8 <ethernetif_init+0x58>)
 800deb6:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800deb8:	6878      	ldr	r0, [r7, #4]
 800deba:	f7ff fdc3 	bl	800da44 <low_level_init>

  return ERR_OK;
 800debe:	2300      	movs	r3, #0
}
 800dec0:	4618      	mov	r0, r3
 800dec2:	3708      	adds	r7, #8
 800dec4:	46bd      	mov	sp, r7
 800dec6:	bd80      	pop	{r7, pc}
 800dec8:	08017978 	.word	0x08017978
 800decc:	08017994 	.word	0x08017994
 800ded0:	080179a4 	.word	0x080179a4
 800ded4:	08012159 	.word	0x08012159
 800ded8:	0800dba1 	.word	0x0800dba1

0800dedc <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800dee0:	f7f5 f8aa 	bl	8003038 <HAL_GetTick>
 800dee4:	4603      	mov	r3, r0
}
 800dee6:	4618      	mov	r0, r3
 800dee8:	bd80      	pop	{r7, pc}
	...

0800deec <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800deec:	b580      	push	{r7, lr}
 800deee:	b084      	sub	sp, #16
 800def0:	af00      	add	r7, sp, #0
 800def2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800def4:	2300      	movs	r3, #0
 800def6:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800def8:	2300      	movs	r3, #0
 800defa:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800df02:	089b      	lsrs	r3, r3, #2
 800df04:	f003 0301 	and.w	r3, r3, #1
 800df08:	b2db      	uxtb	r3, r3
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d05d      	beq.n	800dfca <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800df0e:	4b34      	ldr	r3, [pc, #208]	; (800dfe0 <ethernetif_update_config+0xf4>)
 800df10:	685b      	ldr	r3, [r3, #4]
 800df12:	2b00      	cmp	r3, #0
 800df14:	d03f      	beq.n	800df96 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800df16:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800df1a:	2100      	movs	r1, #0
 800df1c:	4830      	ldr	r0, [pc, #192]	; (800dfe0 <ethernetif_update_config+0xf4>)
 800df1e:	f7f7 fbd6 	bl	80056ce <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800df22:	f7f5 f889 	bl	8003038 <HAL_GetTick>
 800df26:	4603      	mov	r3, r0
 800df28:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800df2a:	f107 0308 	add.w	r3, r7, #8
 800df2e:	461a      	mov	r2, r3
 800df30:	2101      	movs	r1, #1
 800df32:	482b      	ldr	r0, [pc, #172]	; (800dfe0 <ethernetif_update_config+0xf4>)
 800df34:	f7f7 fb63 	bl	80055fe <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800df38:	f7f5 f87e 	bl	8003038 <HAL_GetTick>
 800df3c:	4602      	mov	r2, r0
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	1ad3      	subs	r3, r2, r3
 800df42:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800df46:	d828      	bhi.n	800df9a <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800df48:	68bb      	ldr	r3, [r7, #8]
 800df4a:	f003 0320 	and.w	r3, r3, #32
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d0eb      	beq.n	800df2a <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800df52:	f107 0308 	add.w	r3, r7, #8
 800df56:	461a      	mov	r2, r3
 800df58:	211f      	movs	r1, #31
 800df5a:	4821      	ldr	r0, [pc, #132]	; (800dfe0 <ethernetif_update_config+0xf4>)
 800df5c:	f7f7 fb4f 	bl	80055fe <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800df60:	68bb      	ldr	r3, [r7, #8]
 800df62:	f003 0310 	and.w	r3, r3, #16
 800df66:	2b00      	cmp	r3, #0
 800df68:	d004      	beq.n	800df74 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800df6a:	4b1d      	ldr	r3, [pc, #116]	; (800dfe0 <ethernetif_update_config+0xf4>)
 800df6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800df70:	60da      	str	r2, [r3, #12]
 800df72:	e002      	b.n	800df7a <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800df74:	4b1a      	ldr	r3, [pc, #104]	; (800dfe0 <ethernetif_update_config+0xf4>)
 800df76:	2200      	movs	r2, #0
 800df78:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800df7a:	68bb      	ldr	r3, [r7, #8]
 800df7c:	f003 0304 	and.w	r3, r3, #4
 800df80:	2b00      	cmp	r3, #0
 800df82:	d003      	beq.n	800df8c <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800df84:	4b16      	ldr	r3, [pc, #88]	; (800dfe0 <ethernetif_update_config+0xf4>)
 800df86:	2200      	movs	r2, #0
 800df88:	609a      	str	r2, [r3, #8]
 800df8a:	e016      	b.n	800dfba <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800df8c:	4b14      	ldr	r3, [pc, #80]	; (800dfe0 <ethernetif_update_config+0xf4>)
 800df8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800df92:	609a      	str	r2, [r3, #8]
 800df94:	e011      	b.n	800dfba <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800df96:	bf00      	nop
 800df98:	e000      	b.n	800df9c <ethernetif_update_config+0xb0>
          goto error;
 800df9a:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800df9c:	4b10      	ldr	r3, [pc, #64]	; (800dfe0 <ethernetif_update_config+0xf4>)
 800df9e:	68db      	ldr	r3, [r3, #12]
 800dfa0:	08db      	lsrs	r3, r3, #3
 800dfa2:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800dfa4:	4b0e      	ldr	r3, [pc, #56]	; (800dfe0 <ethernetif_update_config+0xf4>)
 800dfa6:	689b      	ldr	r3, [r3, #8]
 800dfa8:	085b      	lsrs	r3, r3, #1
 800dfaa:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800dfac:	4313      	orrs	r3, r2
 800dfae:	b29b      	uxth	r3, r3
 800dfb0:	461a      	mov	r2, r3
 800dfb2:	2100      	movs	r1, #0
 800dfb4:	480a      	ldr	r0, [pc, #40]	; (800dfe0 <ethernetif_update_config+0xf4>)
 800dfb6:	f7f7 fb8a 	bl	80056ce <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800dfba:	2100      	movs	r1, #0
 800dfbc:	4808      	ldr	r0, [pc, #32]	; (800dfe0 <ethernetif_update_config+0xf4>)
 800dfbe:	f7f7 fc4b 	bl	8005858 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800dfc2:	4807      	ldr	r0, [pc, #28]	; (800dfe0 <ethernetif_update_config+0xf4>)
 800dfc4:	f7f7 fbe9 	bl	800579a <HAL_ETH_Start>
 800dfc8:	e002      	b.n	800dfd0 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800dfca:	4805      	ldr	r0, [pc, #20]	; (800dfe0 <ethernetif_update_config+0xf4>)
 800dfcc:	f7f7 fc14 	bl	80057f8 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800dfd0:	6878      	ldr	r0, [r7, #4]
 800dfd2:	f000 f807 	bl	800dfe4 <ethernetif_notify_conn_changed>
}
 800dfd6:	bf00      	nop
 800dfd8:	3710      	adds	r7, #16
 800dfda:	46bd      	mov	sp, r7
 800dfdc:	bd80      	pop	{r7, pc}
 800dfde:	bf00      	nop
 800dfe0:	20003014 	.word	0x20003014

0800dfe4 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800dfe4:	b480      	push	{r7}
 800dfe6:	b083      	sub	sp, #12
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800dfec:	bf00      	nop
 800dfee:	370c      	adds	r7, #12
 800dff0:	46bd      	mov	sp, r7
 800dff2:	bc80      	pop	{r7}
 800dff4:	4770      	bx	lr

0800dff6 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dff6:	b580      	push	{r7, lr}
 800dff8:	b084      	sub	sp, #16
 800dffa:	af00      	add	r7, sp, #0
 800dffc:	6078      	str	r0, [r7, #4]
 800dffe:	460b      	mov	r3, r1
 800e000:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800e002:	2300      	movs	r3, #0
 800e004:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	7c1b      	ldrb	r3, [r3, #16]
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d115      	bne.n	800e03a <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e00e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e012:	2202      	movs	r2, #2
 800e014:	2181      	movs	r1, #129	; 0x81
 800e016:	6878      	ldr	r0, [r7, #4]
 800e018:	f006 fcc5 	bl	80149a6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	2201      	movs	r2, #1
 800e020:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e022:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e026:	2202      	movs	r2, #2
 800e028:	2101      	movs	r1, #1
 800e02a:	6878      	ldr	r0, [r7, #4]
 800e02c:	f006 fcbb 	bl	80149a6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	2201      	movs	r2, #1
 800e034:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800e038:	e012      	b.n	800e060 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e03a:	2340      	movs	r3, #64	; 0x40
 800e03c:	2202      	movs	r2, #2
 800e03e:	2181      	movs	r1, #129	; 0x81
 800e040:	6878      	ldr	r0, [r7, #4]
 800e042:	f006 fcb0 	bl	80149a6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	2201      	movs	r2, #1
 800e04a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e04c:	2340      	movs	r3, #64	; 0x40
 800e04e:	2202      	movs	r2, #2
 800e050:	2101      	movs	r1, #1
 800e052:	6878      	ldr	r0, [r7, #4]
 800e054:	f006 fca7 	bl	80149a6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	2201      	movs	r2, #1
 800e05c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e060:	2308      	movs	r3, #8
 800e062:	2203      	movs	r2, #3
 800e064:	2182      	movs	r1, #130	; 0x82
 800e066:	6878      	ldr	r0, [r7, #4]
 800e068:	f006 fc9d 	bl	80149a6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	2201      	movs	r2, #1
 800e070:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e072:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800e076:	f006 fe11 	bl	8014c9c <malloc>
 800e07a:	4603      	mov	r3, r0
 800e07c:	461a      	mov	r2, r3
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData,0,sizeof(USBD_CDC_HandleTypeDef)); // THIS LINE WAS ADDED
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e08a:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800e08e:	2100      	movs	r1, #0
 800e090:	4618      	mov	r0, r3
 800e092:	f006 fe2d 	bl	8014cf0 <memset>
  if (pdev->pClassData == NULL)
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d102      	bne.n	800e0a6 <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800e0a0:	2301      	movs	r3, #1
 800e0a2:	73fb      	strb	r3, [r7, #15]
 800e0a4:	e026      	b.n	800e0f4 <USBD_CDC_Init+0xfe>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e0ac:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800e0b8:	68bb      	ldr	r3, [r7, #8]
 800e0ba:	2200      	movs	r2, #0
 800e0bc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800e0c0:	68bb      	ldr	r3, [r7, #8]
 800e0c2:	2200      	movs	r2, #0
 800e0c4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	7c1b      	ldrb	r3, [r3, #16]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d109      	bne.n	800e0e4 <USBD_CDC_Init+0xee>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e0d0:	68bb      	ldr	r3, [r7, #8]
 800e0d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e0d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e0da:	2101      	movs	r1, #1
 800e0dc:	6878      	ldr	r0, [r7, #4]
 800e0de:	f006 fd52 	bl	8014b86 <USBD_LL_PrepareReceive>
 800e0e2:	e007      	b.n	800e0f4 <USBD_CDC_Init+0xfe>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e0e4:	68bb      	ldr	r3, [r7, #8]
 800e0e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e0ea:	2340      	movs	r3, #64	; 0x40
 800e0ec:	2101      	movs	r1, #1
 800e0ee:	6878      	ldr	r0, [r7, #4]
 800e0f0:	f006 fd49 	bl	8014b86 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800e0f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	3710      	adds	r7, #16
 800e0fa:	46bd      	mov	sp, r7
 800e0fc:	bd80      	pop	{r7, pc}

0800e0fe <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e0fe:	b580      	push	{r7, lr}
 800e100:	b084      	sub	sp, #16
 800e102:	af00      	add	r7, sp, #0
 800e104:	6078      	str	r0, [r7, #4]
 800e106:	460b      	mov	r3, r1
 800e108:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800e10a:	2300      	movs	r3, #0
 800e10c:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e10e:	2181      	movs	r1, #129	; 0x81
 800e110:	6878      	ldr	r0, [r7, #4]
 800e112:	f006 fc6e 	bl	80149f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	2200      	movs	r2, #0
 800e11a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e11c:	2101      	movs	r1, #1
 800e11e:	6878      	ldr	r0, [r7, #4]
 800e120:	f006 fc67 	bl	80149f2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	2200      	movs	r2, #0
 800e128:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e12c:	2182      	movs	r1, #130	; 0x82
 800e12e:	6878      	ldr	r0, [r7, #4]
 800e130:	f006 fc5f 	bl	80149f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	2200      	movs	r2, #0
 800e138:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e140:	2b00      	cmp	r3, #0
 800e142:	d00e      	beq.n	800e162 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e14a:	685b      	ldr	r3, [r3, #4]
 800e14c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e154:	4618      	mov	r0, r3
 800e156:	f006 fda9 	bl	8014cac <free>
    pdev->pClassData = NULL;
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	2200      	movs	r2, #0
 800e15e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800e162:	7bfb      	ldrb	r3, [r7, #15]
}
 800e164:	4618      	mov	r0, r3
 800e166:	3710      	adds	r7, #16
 800e168:	46bd      	mov	sp, r7
 800e16a:	bd80      	pop	{r7, pc}

0800e16c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800e16c:	b580      	push	{r7, lr}
 800e16e:	b086      	sub	sp, #24
 800e170:	af00      	add	r7, sp, #0
 800e172:	6078      	str	r0, [r7, #4]
 800e174:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e17c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800e17e:	2300      	movs	r3, #0
 800e180:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800e182:	2300      	movs	r3, #0
 800e184:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800e186:	2300      	movs	r3, #0
 800e188:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e18a:	683b      	ldr	r3, [r7, #0]
 800e18c:	781b      	ldrb	r3, [r3, #0]
 800e18e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e192:	2b00      	cmp	r3, #0
 800e194:	d039      	beq.n	800e20a <USBD_CDC_Setup+0x9e>
 800e196:	2b20      	cmp	r3, #32
 800e198:	d17c      	bne.n	800e294 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800e19a:	683b      	ldr	r3, [r7, #0]
 800e19c:	88db      	ldrh	r3, [r3, #6]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d029      	beq.n	800e1f6 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800e1a2:	683b      	ldr	r3, [r7, #0]
 800e1a4:	781b      	ldrb	r3, [r3, #0]
 800e1a6:	b25b      	sxtb	r3, r3
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	da11      	bge.n	800e1d0 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e1b2:	689b      	ldr	r3, [r3, #8]
 800e1b4:	683a      	ldr	r2, [r7, #0]
 800e1b6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800e1b8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e1ba:	683a      	ldr	r2, [r7, #0]
 800e1bc:	88d2      	ldrh	r2, [r2, #6]
 800e1be:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800e1c0:	6939      	ldr	r1, [r7, #16]
 800e1c2:	683b      	ldr	r3, [r7, #0]
 800e1c4:	88db      	ldrh	r3, [r3, #6]
 800e1c6:	461a      	mov	r2, r3
 800e1c8:	6878      	ldr	r0, [r7, #4]
 800e1ca:	f001 fa31 	bl	800f630 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800e1ce:	e068      	b.n	800e2a2 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800e1d0:	683b      	ldr	r3, [r7, #0]
 800e1d2:	785a      	ldrb	r2, [r3, #1]
 800e1d4:	693b      	ldr	r3, [r7, #16]
 800e1d6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	88db      	ldrh	r3, [r3, #6]
 800e1de:	b2da      	uxtb	r2, r3
 800e1e0:	693b      	ldr	r3, [r7, #16]
 800e1e2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800e1e6:	6939      	ldr	r1, [r7, #16]
 800e1e8:	683b      	ldr	r3, [r7, #0]
 800e1ea:	88db      	ldrh	r3, [r3, #6]
 800e1ec:	461a      	mov	r2, r3
 800e1ee:	6878      	ldr	r0, [r7, #4]
 800e1f0:	f001 fa4c 	bl	800f68c <USBD_CtlPrepareRx>
      break;
 800e1f4:	e055      	b.n	800e2a2 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e1fc:	689b      	ldr	r3, [r3, #8]
 800e1fe:	683a      	ldr	r2, [r7, #0]
 800e200:	7850      	ldrb	r0, [r2, #1]
 800e202:	2200      	movs	r2, #0
 800e204:	6839      	ldr	r1, [r7, #0]
 800e206:	4798      	blx	r3
      break;
 800e208:	e04b      	b.n	800e2a2 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e20a:	683b      	ldr	r3, [r7, #0]
 800e20c:	785b      	ldrb	r3, [r3, #1]
 800e20e:	2b0a      	cmp	r3, #10
 800e210:	d017      	beq.n	800e242 <USBD_CDC_Setup+0xd6>
 800e212:	2b0b      	cmp	r3, #11
 800e214:	d029      	beq.n	800e26a <USBD_CDC_Setup+0xfe>
 800e216:	2b00      	cmp	r3, #0
 800e218:	d133      	bne.n	800e282 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e220:	2b03      	cmp	r3, #3
 800e222:	d107      	bne.n	800e234 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800e224:	f107 030c 	add.w	r3, r7, #12
 800e228:	2202      	movs	r2, #2
 800e22a:	4619      	mov	r1, r3
 800e22c:	6878      	ldr	r0, [r7, #4]
 800e22e:	f001 f9ff 	bl	800f630 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e232:	e02e      	b.n	800e292 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800e234:	6839      	ldr	r1, [r7, #0]
 800e236:	6878      	ldr	r0, [r7, #4]
 800e238:	f001 f990 	bl	800f55c <USBD_CtlError>
            ret = USBD_FAIL;
 800e23c:	2302      	movs	r3, #2
 800e23e:	75fb      	strb	r3, [r7, #23]
          break;
 800e240:	e027      	b.n	800e292 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e248:	2b03      	cmp	r3, #3
 800e24a:	d107      	bne.n	800e25c <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800e24c:	f107 030f 	add.w	r3, r7, #15
 800e250:	2201      	movs	r2, #1
 800e252:	4619      	mov	r1, r3
 800e254:	6878      	ldr	r0, [r7, #4]
 800e256:	f001 f9eb 	bl	800f630 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e25a:	e01a      	b.n	800e292 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800e25c:	6839      	ldr	r1, [r7, #0]
 800e25e:	6878      	ldr	r0, [r7, #4]
 800e260:	f001 f97c 	bl	800f55c <USBD_CtlError>
            ret = USBD_FAIL;
 800e264:	2302      	movs	r3, #2
 800e266:	75fb      	strb	r3, [r7, #23]
          break;
 800e268:	e013      	b.n	800e292 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e270:	2b03      	cmp	r3, #3
 800e272:	d00d      	beq.n	800e290 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800e274:	6839      	ldr	r1, [r7, #0]
 800e276:	6878      	ldr	r0, [r7, #4]
 800e278:	f001 f970 	bl	800f55c <USBD_CtlError>
            ret = USBD_FAIL;
 800e27c:	2302      	movs	r3, #2
 800e27e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e280:	e006      	b.n	800e290 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800e282:	6839      	ldr	r1, [r7, #0]
 800e284:	6878      	ldr	r0, [r7, #4]
 800e286:	f001 f969 	bl	800f55c <USBD_CtlError>
          ret = USBD_FAIL;
 800e28a:	2302      	movs	r3, #2
 800e28c:	75fb      	strb	r3, [r7, #23]
          break;
 800e28e:	e000      	b.n	800e292 <USBD_CDC_Setup+0x126>
          break;
 800e290:	bf00      	nop
      }
      break;
 800e292:	e006      	b.n	800e2a2 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800e294:	6839      	ldr	r1, [r7, #0]
 800e296:	6878      	ldr	r0, [r7, #4]
 800e298:	f001 f960 	bl	800f55c <USBD_CtlError>
      ret = USBD_FAIL;
 800e29c:	2302      	movs	r3, #2
 800e29e:	75fb      	strb	r3, [r7, #23]
      break;
 800e2a0:	bf00      	nop
  }

  return ret;
 800e2a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2a4:	4618      	mov	r0, r3
 800e2a6:	3718      	adds	r7, #24
 800e2a8:	46bd      	mov	sp, r7
 800e2aa:	bd80      	pop	{r7, pc}

0800e2ac <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e2ac:	b580      	push	{r7, lr}
 800e2ae:	b084      	sub	sp, #16
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	6078      	str	r0, [r7, #4]
 800e2b4:	460b      	mov	r3, r1
 800e2b6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e2be:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e2c6:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d03a      	beq.n	800e348 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e2d2:	78fa      	ldrb	r2, [r7, #3]
 800e2d4:	6879      	ldr	r1, [r7, #4]
 800e2d6:	4613      	mov	r3, r2
 800e2d8:	009b      	lsls	r3, r3, #2
 800e2da:	4413      	add	r3, r2
 800e2dc:	009b      	lsls	r3, r3, #2
 800e2de:	440b      	add	r3, r1
 800e2e0:	331c      	adds	r3, #28
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d029      	beq.n	800e33c <USBD_CDC_DataIn+0x90>
 800e2e8:	78fa      	ldrb	r2, [r7, #3]
 800e2ea:	6879      	ldr	r1, [r7, #4]
 800e2ec:	4613      	mov	r3, r2
 800e2ee:	009b      	lsls	r3, r3, #2
 800e2f0:	4413      	add	r3, r2
 800e2f2:	009b      	lsls	r3, r3, #2
 800e2f4:	440b      	add	r3, r1
 800e2f6:	331c      	adds	r3, #28
 800e2f8:	681a      	ldr	r2, [r3, #0]
 800e2fa:	78f9      	ldrb	r1, [r7, #3]
 800e2fc:	68b8      	ldr	r0, [r7, #8]
 800e2fe:	460b      	mov	r3, r1
 800e300:	00db      	lsls	r3, r3, #3
 800e302:	1a5b      	subs	r3, r3, r1
 800e304:	009b      	lsls	r3, r3, #2
 800e306:	4403      	add	r3, r0
 800e308:	3344      	adds	r3, #68	; 0x44
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	fbb2 f1f3 	udiv	r1, r2, r3
 800e310:	fb03 f301 	mul.w	r3, r3, r1
 800e314:	1ad3      	subs	r3, r2, r3
 800e316:	2b00      	cmp	r3, #0
 800e318:	d110      	bne.n	800e33c <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800e31a:	78fa      	ldrb	r2, [r7, #3]
 800e31c:	6879      	ldr	r1, [r7, #4]
 800e31e:	4613      	mov	r3, r2
 800e320:	009b      	lsls	r3, r3, #2
 800e322:	4413      	add	r3, r2
 800e324:	009b      	lsls	r3, r3, #2
 800e326:	440b      	add	r3, r1
 800e328:	331c      	adds	r3, #28
 800e32a:	2200      	movs	r2, #0
 800e32c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e32e:	78f9      	ldrb	r1, [r7, #3]
 800e330:	2300      	movs	r3, #0
 800e332:	2200      	movs	r2, #0
 800e334:	6878      	ldr	r0, [r7, #4]
 800e336:	f006 fc03 	bl	8014b40 <USBD_LL_Transmit>
 800e33a:	e003      	b.n	800e344 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	2200      	movs	r2, #0
 800e340:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800e344:	2300      	movs	r3, #0
 800e346:	e000      	b.n	800e34a <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800e348:	2302      	movs	r3, #2
  }
}
 800e34a:	4618      	mov	r0, r3
 800e34c:	3710      	adds	r7, #16
 800e34e:	46bd      	mov	sp, r7
 800e350:	bd80      	pop	{r7, pc}

0800e352 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e352:	b580      	push	{r7, lr}
 800e354:	b084      	sub	sp, #16
 800e356:	af00      	add	r7, sp, #0
 800e358:	6078      	str	r0, [r7, #4]
 800e35a:	460b      	mov	r3, r1
 800e35c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e364:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e366:	78fb      	ldrb	r3, [r7, #3]
 800e368:	4619      	mov	r1, r3
 800e36a:	6878      	ldr	r0, [r7, #4]
 800e36c:	f006 fc2e 	bl	8014bcc <USBD_LL_GetRxDataSize>
 800e370:	4602      	mov	r2, r0
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d00d      	beq.n	800e39e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e388:	68db      	ldr	r3, [r3, #12]
 800e38a:	68fa      	ldr	r2, [r7, #12]
 800e38c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800e390:	68fa      	ldr	r2, [r7, #12]
 800e392:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800e396:	4611      	mov	r1, r2
 800e398:	4798      	blx	r3

    return USBD_OK;
 800e39a:	2300      	movs	r3, #0
 800e39c:	e000      	b.n	800e3a0 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800e39e:	2302      	movs	r3, #2
  }
}
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	3710      	adds	r7, #16
 800e3a4:	46bd      	mov	sp, r7
 800e3a6:	bd80      	pop	{r7, pc}

0800e3a8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e3a8:	b580      	push	{r7, lr}
 800e3aa:	b084      	sub	sp, #16
 800e3ac:	af00      	add	r7, sp, #0
 800e3ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e3b6:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d015      	beq.n	800e3ee <USBD_CDC_EP0_RxReady+0x46>
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e3c8:	2bff      	cmp	r3, #255	; 0xff
 800e3ca:	d010      	beq.n	800e3ee <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e3d2:	689b      	ldr	r3, [r3, #8]
 800e3d4:	68fa      	ldr	r2, [r7, #12]
 800e3d6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800e3da:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e3dc:	68fa      	ldr	r2, [r7, #12]
 800e3de:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e3e2:	b292      	uxth	r2, r2
 800e3e4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	22ff      	movs	r2, #255	; 0xff
 800e3ea:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800e3ee:	2300      	movs	r3, #0
}
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	3710      	adds	r7, #16
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	bd80      	pop	{r7, pc}

0800e3f8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e3f8:	b480      	push	{r7}
 800e3fa:	b083      	sub	sp, #12
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	2243      	movs	r2, #67	; 0x43
 800e404:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800e406:	4b03      	ldr	r3, [pc, #12]	; (800e414 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e408:	4618      	mov	r0, r3
 800e40a:	370c      	adds	r7, #12
 800e40c:	46bd      	mov	sp, r7
 800e40e:	bc80      	pop	{r7}
 800e410:	4770      	bx	lr
 800e412:	bf00      	nop
 800e414:	20000098 	.word	0x20000098

0800e418 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e418:	b480      	push	{r7}
 800e41a:	b083      	sub	sp, #12
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	2243      	movs	r2, #67	; 0x43
 800e424:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800e426:	4b03      	ldr	r3, [pc, #12]	; (800e434 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e428:	4618      	mov	r0, r3
 800e42a:	370c      	adds	r7, #12
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bc80      	pop	{r7}
 800e430:	4770      	bx	lr
 800e432:	bf00      	nop
 800e434:	20000054 	.word	0x20000054

0800e438 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e438:	b480      	push	{r7}
 800e43a:	b083      	sub	sp, #12
 800e43c:	af00      	add	r7, sp, #0
 800e43e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	2243      	movs	r2, #67	; 0x43
 800e444:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800e446:	4b03      	ldr	r3, [pc, #12]	; (800e454 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e448:	4618      	mov	r0, r3
 800e44a:	370c      	adds	r7, #12
 800e44c:	46bd      	mov	sp, r7
 800e44e:	bc80      	pop	{r7}
 800e450:	4770      	bx	lr
 800e452:	bf00      	nop
 800e454:	200000dc 	.word	0x200000dc

0800e458 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e458:	b480      	push	{r7}
 800e45a:	b083      	sub	sp, #12
 800e45c:	af00      	add	r7, sp, #0
 800e45e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	220a      	movs	r2, #10
 800e464:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800e466:	4b03      	ldr	r3, [pc, #12]	; (800e474 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e468:	4618      	mov	r0, r3
 800e46a:	370c      	adds	r7, #12
 800e46c:	46bd      	mov	sp, r7
 800e46e:	bc80      	pop	{r7}
 800e470:	4770      	bx	lr
 800e472:	bf00      	nop
 800e474:	20000010 	.word	0x20000010

0800e478 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800e478:	b480      	push	{r7}
 800e47a:	b085      	sub	sp, #20
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
 800e480:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800e482:	2302      	movs	r3, #2
 800e484:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800e486:	683b      	ldr	r3, [r7, #0]
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d005      	beq.n	800e498 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	683a      	ldr	r2, [r7, #0]
 800e490:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800e494:	2300      	movs	r3, #0
 800e496:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e498:	7bfb      	ldrb	r3, [r7, #15]
}
 800e49a:	4618      	mov	r0, r3
 800e49c:	3714      	adds	r7, #20
 800e49e:	46bd      	mov	sp, r7
 800e4a0:	bc80      	pop	{r7}
 800e4a2:	4770      	bx	lr

0800e4a4 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800e4a4:	b480      	push	{r7}
 800e4a6:	b087      	sub	sp, #28
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	60f8      	str	r0, [r7, #12]
 800e4ac:	60b9      	str	r1, [r7, #8]
 800e4ae:	4613      	mov	r3, r2
 800e4b0:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e4b8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800e4ba:	697b      	ldr	r3, [r7, #20]
 800e4bc:	68ba      	ldr	r2, [r7, #8]
 800e4be:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800e4c2:	88fa      	ldrh	r2, [r7, #6]
 800e4c4:	697b      	ldr	r3, [r7, #20]
 800e4c6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800e4ca:	2300      	movs	r3, #0
}
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	371c      	adds	r7, #28
 800e4d0:	46bd      	mov	sp, r7
 800e4d2:	bc80      	pop	{r7}
 800e4d4:	4770      	bx	lr

0800e4d6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800e4d6:	b480      	push	{r7}
 800e4d8:	b085      	sub	sp, #20
 800e4da:	af00      	add	r7, sp, #0
 800e4dc:	6078      	str	r0, [r7, #4]
 800e4de:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e4e6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	683a      	ldr	r2, [r7, #0]
 800e4ec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800e4f0:	2300      	movs	r3, #0
}
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	3714      	adds	r7, #20
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	bc80      	pop	{r7}
 800e4fa:	4770      	bx	lr

0800e4fc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e4fc:	b580      	push	{r7, lr}
 800e4fe:	b084      	sub	sp, #16
 800e500:	af00      	add	r7, sp, #0
 800e502:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e50a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e512:	2b00      	cmp	r3, #0
 800e514:	d01c      	beq.n	800e550 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d115      	bne.n	800e54c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	2201      	movs	r2, #1
 800e524:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800e53e:	b29b      	uxth	r3, r3
 800e540:	2181      	movs	r1, #129	; 0x81
 800e542:	6878      	ldr	r0, [r7, #4]
 800e544:	f006 fafc 	bl	8014b40 <USBD_LL_Transmit>

      return USBD_OK;
 800e548:	2300      	movs	r3, #0
 800e54a:	e002      	b.n	800e552 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800e54c:	2301      	movs	r3, #1
 800e54e:	e000      	b.n	800e552 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800e550:	2302      	movs	r3, #2
  }
}
 800e552:	4618      	mov	r0, r3
 800e554:	3710      	adds	r7, #16
 800e556:	46bd      	mov	sp, r7
 800e558:	bd80      	pop	{r7, pc}

0800e55a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e55a:	b580      	push	{r7, lr}
 800e55c:	b084      	sub	sp, #16
 800e55e:	af00      	add	r7, sp, #0
 800e560:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e568:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e570:	2b00      	cmp	r3, #0
 800e572:	d017      	beq.n	800e5a4 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	7c1b      	ldrb	r3, [r3, #16]
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d109      	bne.n	800e590 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e582:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e586:	2101      	movs	r1, #1
 800e588:	6878      	ldr	r0, [r7, #4]
 800e58a:	f006 fafc 	bl	8014b86 <USBD_LL_PrepareReceive>
 800e58e:	e007      	b.n	800e5a0 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e596:	2340      	movs	r3, #64	; 0x40
 800e598:	2101      	movs	r1, #1
 800e59a:	6878      	ldr	r0, [r7, #4]
 800e59c:	f006 faf3 	bl	8014b86 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	e000      	b.n	800e5a6 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800e5a4:	2302      	movs	r3, #2
  }
}
 800e5a6:	4618      	mov	r0, r3
 800e5a8:	3710      	adds	r7, #16
 800e5aa:	46bd      	mov	sp, r7
 800e5ac:	bd80      	pop	{r7, pc}

0800e5ae <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e5ae:	b580      	push	{r7, lr}
 800e5b0:	b084      	sub	sp, #16
 800e5b2:	af00      	add	r7, sp, #0
 800e5b4:	60f8      	str	r0, [r7, #12]
 800e5b6:	60b9      	str	r1, [r7, #8]
 800e5b8:	4613      	mov	r3, r2
 800e5ba:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d101      	bne.n	800e5c6 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800e5c2:	2302      	movs	r3, #2
 800e5c4:	e01a      	b.n	800e5fc <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d003      	beq.n	800e5d8 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e5d8:	68bb      	ldr	r3, [r7, #8]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d003      	beq.n	800e5e6 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	68ba      	ldr	r2, [r7, #8]
 800e5e2:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	2201      	movs	r2, #1
 800e5ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	79fa      	ldrb	r2, [r7, #7]
 800e5f2:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800e5f4:	68f8      	ldr	r0, [r7, #12]
 800e5f6:	f006 f971 	bl	80148dc <USBD_LL_Init>

  return USBD_OK;
 800e5fa:	2300      	movs	r3, #0
}
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	3710      	adds	r7, #16
 800e600:	46bd      	mov	sp, r7
 800e602:	bd80      	pop	{r7, pc}

0800e604 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e604:	b480      	push	{r7}
 800e606:	b085      	sub	sp, #20
 800e608:	af00      	add	r7, sp, #0
 800e60a:	6078      	str	r0, [r7, #4]
 800e60c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800e60e:	2300      	movs	r3, #0
 800e610:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800e612:	683b      	ldr	r3, [r7, #0]
 800e614:	2b00      	cmp	r3, #0
 800e616:	d006      	beq.n	800e626 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	683a      	ldr	r2, [r7, #0]
 800e61c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800e620:	2300      	movs	r3, #0
 800e622:	73fb      	strb	r3, [r7, #15]
 800e624:	e001      	b.n	800e62a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800e626:	2302      	movs	r3, #2
 800e628:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e62a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e62c:	4618      	mov	r0, r3
 800e62e:	3714      	adds	r7, #20
 800e630:	46bd      	mov	sp, r7
 800e632:	bc80      	pop	{r7}
 800e634:	4770      	bx	lr

0800e636 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e636:	b580      	push	{r7, lr}
 800e638:	b082      	sub	sp, #8
 800e63a:	af00      	add	r7, sp, #0
 800e63c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800e63e:	6878      	ldr	r0, [r7, #4]
 800e640:	f006 f996 	bl	8014970 <USBD_LL_Start>

  return USBD_OK;
 800e644:	2300      	movs	r3, #0
}
 800e646:	4618      	mov	r0, r3
 800e648:	3708      	adds	r7, #8
 800e64a:	46bd      	mov	sp, r7
 800e64c:	bd80      	pop	{r7, pc}

0800e64e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800e64e:	b480      	push	{r7}
 800e650:	b083      	sub	sp, #12
 800e652:	af00      	add	r7, sp, #0
 800e654:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e656:	2300      	movs	r3, #0
}
 800e658:	4618      	mov	r0, r3
 800e65a:	370c      	adds	r7, #12
 800e65c:	46bd      	mov	sp, r7
 800e65e:	bc80      	pop	{r7}
 800e660:	4770      	bx	lr

0800e662 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800e662:	b580      	push	{r7, lr}
 800e664:	b084      	sub	sp, #16
 800e666:	af00      	add	r7, sp, #0
 800e668:	6078      	str	r0, [r7, #4]
 800e66a:	460b      	mov	r3, r1
 800e66c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800e66e:	2302      	movs	r3, #2
 800e670:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d00c      	beq.n	800e696 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	78fa      	ldrb	r2, [r7, #3]
 800e686:	4611      	mov	r1, r2
 800e688:	6878      	ldr	r0, [r7, #4]
 800e68a:	4798      	blx	r3
 800e68c:	4603      	mov	r3, r0
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d101      	bne.n	800e696 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800e692:	2300      	movs	r3, #0
 800e694:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800e696:	7bfb      	ldrb	r3, [r7, #15]
}
 800e698:	4618      	mov	r0, r3
 800e69a:	3710      	adds	r7, #16
 800e69c:	46bd      	mov	sp, r7
 800e69e:	bd80      	pop	{r7, pc}

0800e6a0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800e6a0:	b580      	push	{r7, lr}
 800e6a2:	b082      	sub	sp, #8
 800e6a4:	af00      	add	r7, sp, #0
 800e6a6:	6078      	str	r0, [r7, #4]
 800e6a8:	460b      	mov	r3, r1
 800e6aa:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e6b2:	685b      	ldr	r3, [r3, #4]
 800e6b4:	78fa      	ldrb	r2, [r7, #3]
 800e6b6:	4611      	mov	r1, r2
 800e6b8:	6878      	ldr	r0, [r7, #4]
 800e6ba:	4798      	blx	r3

  return USBD_OK;
 800e6bc:	2300      	movs	r3, #0
}
 800e6be:	4618      	mov	r0, r3
 800e6c0:	3708      	adds	r7, #8
 800e6c2:	46bd      	mov	sp, r7
 800e6c4:	bd80      	pop	{r7, pc}

0800e6c6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e6c6:	b580      	push	{r7, lr}
 800e6c8:	b082      	sub	sp, #8
 800e6ca:	af00      	add	r7, sp, #0
 800e6cc:	6078      	str	r0, [r7, #4]
 800e6ce:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e6d6:	6839      	ldr	r1, [r7, #0]
 800e6d8:	4618      	mov	r0, r3
 800e6da:	f000 ff03 	bl	800f4e4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	2201      	movs	r2, #1
 800e6e2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800e6ec:	461a      	mov	r2, r3
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800e6fa:	f003 031f 	and.w	r3, r3, #31
 800e6fe:	2b01      	cmp	r3, #1
 800e700:	d00c      	beq.n	800e71c <USBD_LL_SetupStage+0x56>
 800e702:	2b01      	cmp	r3, #1
 800e704:	d302      	bcc.n	800e70c <USBD_LL_SetupStage+0x46>
 800e706:	2b02      	cmp	r3, #2
 800e708:	d010      	beq.n	800e72c <USBD_LL_SetupStage+0x66>
 800e70a:	e017      	b.n	800e73c <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e712:	4619      	mov	r1, r3
 800e714:	6878      	ldr	r0, [r7, #4]
 800e716:	f000 fa03 	bl	800eb20 <USBD_StdDevReq>
      break;
 800e71a:	e01a      	b.n	800e752 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e722:	4619      	mov	r1, r3
 800e724:	6878      	ldr	r0, [r7, #4]
 800e726:	f000 fa65 	bl	800ebf4 <USBD_StdItfReq>
      break;
 800e72a:	e012      	b.n	800e752 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e732:	4619      	mov	r1, r3
 800e734:	6878      	ldr	r0, [r7, #4]
 800e736:	f000 faa3 	bl	800ec80 <USBD_StdEPReq>
      break;
 800e73a:	e00a      	b.n	800e752 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800e742:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e746:	b2db      	uxtb	r3, r3
 800e748:	4619      	mov	r1, r3
 800e74a:	6878      	ldr	r0, [r7, #4]
 800e74c:	f006 f970 	bl	8014a30 <USBD_LL_StallEP>
      break;
 800e750:	bf00      	nop
  }

  return USBD_OK;
 800e752:	2300      	movs	r3, #0
}
 800e754:	4618      	mov	r0, r3
 800e756:	3708      	adds	r7, #8
 800e758:	46bd      	mov	sp, r7
 800e75a:	bd80      	pop	{r7, pc}

0800e75c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e75c:	b580      	push	{r7, lr}
 800e75e:	b086      	sub	sp, #24
 800e760:	af00      	add	r7, sp, #0
 800e762:	60f8      	str	r0, [r7, #12]
 800e764:	460b      	mov	r3, r1
 800e766:	607a      	str	r2, [r7, #4]
 800e768:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800e76a:	7afb      	ldrb	r3, [r7, #11]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d14b      	bne.n	800e808 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800e776:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e77e:	2b03      	cmp	r3, #3
 800e780:	d134      	bne.n	800e7ec <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800e782:	697b      	ldr	r3, [r7, #20]
 800e784:	68da      	ldr	r2, [r3, #12]
 800e786:	697b      	ldr	r3, [r7, #20]
 800e788:	691b      	ldr	r3, [r3, #16]
 800e78a:	429a      	cmp	r2, r3
 800e78c:	d919      	bls.n	800e7c2 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800e78e:	697b      	ldr	r3, [r7, #20]
 800e790:	68da      	ldr	r2, [r3, #12]
 800e792:	697b      	ldr	r3, [r7, #20]
 800e794:	691b      	ldr	r3, [r3, #16]
 800e796:	1ad2      	subs	r2, r2, r3
 800e798:	697b      	ldr	r3, [r7, #20]
 800e79a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e79c:	697b      	ldr	r3, [r7, #20]
 800e79e:	68da      	ldr	r2, [r3, #12]
 800e7a0:	697b      	ldr	r3, [r7, #20]
 800e7a2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800e7a4:	429a      	cmp	r2, r3
 800e7a6:	d203      	bcs.n	800e7b0 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e7a8:	697b      	ldr	r3, [r7, #20]
 800e7aa:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800e7ac:	b29b      	uxth	r3, r3
 800e7ae:	e002      	b.n	800e7b6 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e7b0:	697b      	ldr	r3, [r7, #20]
 800e7b2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800e7b4:	b29b      	uxth	r3, r3
 800e7b6:	461a      	mov	r2, r3
 800e7b8:	6879      	ldr	r1, [r7, #4]
 800e7ba:	68f8      	ldr	r0, [r7, #12]
 800e7bc:	f000 ff84 	bl	800f6c8 <USBD_CtlContinueRx>
 800e7c0:	e038      	b.n	800e834 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e7c8:	691b      	ldr	r3, [r3, #16]
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d00a      	beq.n	800e7e4 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800e7d4:	2b03      	cmp	r3, #3
 800e7d6:	d105      	bne.n	800e7e4 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e7de:	691b      	ldr	r3, [r3, #16]
 800e7e0:	68f8      	ldr	r0, [r7, #12]
 800e7e2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800e7e4:	68f8      	ldr	r0, [r7, #12]
 800e7e6:	f000 ff81 	bl	800f6ec <USBD_CtlSendStatus>
 800e7ea:	e023      	b.n	800e834 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e7f2:	2b05      	cmp	r3, #5
 800e7f4:	d11e      	bne.n	800e834 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	2200      	movs	r2, #0
 800e7fa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800e7fe:	2100      	movs	r1, #0
 800e800:	68f8      	ldr	r0, [r7, #12]
 800e802:	f006 f915 	bl	8014a30 <USBD_LL_StallEP>
 800e806:	e015      	b.n	800e834 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e80e:	699b      	ldr	r3, [r3, #24]
 800e810:	2b00      	cmp	r3, #0
 800e812:	d00d      	beq.n	800e830 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800e81a:	2b03      	cmp	r3, #3
 800e81c:	d108      	bne.n	800e830 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e824:	699b      	ldr	r3, [r3, #24]
 800e826:	7afa      	ldrb	r2, [r7, #11]
 800e828:	4611      	mov	r1, r2
 800e82a:	68f8      	ldr	r0, [r7, #12]
 800e82c:	4798      	blx	r3
 800e82e:	e001      	b.n	800e834 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800e830:	2302      	movs	r3, #2
 800e832:	e000      	b.n	800e836 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800e834:	2300      	movs	r3, #0
}
 800e836:	4618      	mov	r0, r3
 800e838:	3718      	adds	r7, #24
 800e83a:	46bd      	mov	sp, r7
 800e83c:	bd80      	pop	{r7, pc}

0800e83e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e83e:	b580      	push	{r7, lr}
 800e840:	b086      	sub	sp, #24
 800e842:	af00      	add	r7, sp, #0
 800e844:	60f8      	str	r0, [r7, #12]
 800e846:	460b      	mov	r3, r1
 800e848:	607a      	str	r2, [r7, #4]
 800e84a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800e84c:	7afb      	ldrb	r3, [r7, #11]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d17f      	bne.n	800e952 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	3314      	adds	r3, #20
 800e856:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e85e:	2b02      	cmp	r3, #2
 800e860:	d15c      	bne.n	800e91c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800e862:	697b      	ldr	r3, [r7, #20]
 800e864:	68da      	ldr	r2, [r3, #12]
 800e866:	697b      	ldr	r3, [r7, #20]
 800e868:	691b      	ldr	r3, [r3, #16]
 800e86a:	429a      	cmp	r2, r3
 800e86c:	d915      	bls.n	800e89a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800e86e:	697b      	ldr	r3, [r7, #20]
 800e870:	68da      	ldr	r2, [r3, #12]
 800e872:	697b      	ldr	r3, [r7, #20]
 800e874:	691b      	ldr	r3, [r3, #16]
 800e876:	1ad2      	subs	r2, r2, r3
 800e878:	697b      	ldr	r3, [r7, #20]
 800e87a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800e87c:	697b      	ldr	r3, [r7, #20]
 800e87e:	68db      	ldr	r3, [r3, #12]
 800e880:	b29b      	uxth	r3, r3
 800e882:	461a      	mov	r2, r3
 800e884:	6879      	ldr	r1, [r7, #4]
 800e886:	68f8      	ldr	r0, [r7, #12]
 800e888:	f000 feee 	bl	800f668 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e88c:	2300      	movs	r3, #0
 800e88e:	2200      	movs	r2, #0
 800e890:	2100      	movs	r1, #0
 800e892:	68f8      	ldr	r0, [r7, #12]
 800e894:	f006 f977 	bl	8014b86 <USBD_LL_PrepareReceive>
 800e898:	e04e      	b.n	800e938 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800e89a:	697b      	ldr	r3, [r7, #20]
 800e89c:	689b      	ldr	r3, [r3, #8]
 800e89e:	697a      	ldr	r2, [r7, #20]
 800e8a0:	6912      	ldr	r2, [r2, #16]
 800e8a2:	fbb3 f1f2 	udiv	r1, r3, r2
 800e8a6:	fb02 f201 	mul.w	r2, r2, r1
 800e8aa:	1a9b      	subs	r3, r3, r2
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d11c      	bne.n	800e8ea <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800e8b0:	697b      	ldr	r3, [r7, #20]
 800e8b2:	689a      	ldr	r2, [r3, #8]
 800e8b4:	697b      	ldr	r3, [r7, #20]
 800e8b6:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800e8b8:	429a      	cmp	r2, r3
 800e8ba:	d316      	bcc.n	800e8ea <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800e8bc:	697b      	ldr	r3, [r7, #20]
 800e8be:	689a      	ldr	r2, [r3, #8]
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e8c6:	429a      	cmp	r2, r3
 800e8c8:	d20f      	bcs.n	800e8ea <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e8ca:	2200      	movs	r2, #0
 800e8cc:	2100      	movs	r1, #0
 800e8ce:	68f8      	ldr	r0, [r7, #12]
 800e8d0:	f000 feca 	bl	800f668 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	2200      	movs	r2, #0
 800e8d8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e8dc:	2300      	movs	r3, #0
 800e8de:	2200      	movs	r2, #0
 800e8e0:	2100      	movs	r1, #0
 800e8e2:	68f8      	ldr	r0, [r7, #12]
 800e8e4:	f006 f94f 	bl	8014b86 <USBD_LL_PrepareReceive>
 800e8e8:	e026      	b.n	800e938 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e8f0:	68db      	ldr	r3, [r3, #12]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d00a      	beq.n	800e90c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800e8fc:	2b03      	cmp	r3, #3
 800e8fe:	d105      	bne.n	800e90c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e906:	68db      	ldr	r3, [r3, #12]
 800e908:	68f8      	ldr	r0, [r7, #12]
 800e90a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800e90c:	2180      	movs	r1, #128	; 0x80
 800e90e:	68f8      	ldr	r0, [r7, #12]
 800e910:	f006 f88e 	bl	8014a30 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800e914:	68f8      	ldr	r0, [r7, #12]
 800e916:	f000 fefc 	bl	800f712 <USBD_CtlReceiveStatus>
 800e91a:	e00d      	b.n	800e938 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e922:	2b04      	cmp	r3, #4
 800e924:	d004      	beq.n	800e930 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800e926:	68fb      	ldr	r3, [r7, #12]
 800e928:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d103      	bne.n	800e938 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800e930:	2180      	movs	r1, #128	; 0x80
 800e932:	68f8      	ldr	r0, [r7, #12]
 800e934:	f006 f87c 	bl	8014a30 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800e93e:	2b01      	cmp	r3, #1
 800e940:	d11d      	bne.n	800e97e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800e942:	68f8      	ldr	r0, [r7, #12]
 800e944:	f7ff fe83 	bl	800e64e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	2200      	movs	r2, #0
 800e94c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800e950:	e015      	b.n	800e97e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e958:	695b      	ldr	r3, [r3, #20]
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d00d      	beq.n	800e97a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800e964:	2b03      	cmp	r3, #3
 800e966:	d108      	bne.n	800e97a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e96e:	695b      	ldr	r3, [r3, #20]
 800e970:	7afa      	ldrb	r2, [r7, #11]
 800e972:	4611      	mov	r1, r2
 800e974:	68f8      	ldr	r0, [r7, #12]
 800e976:	4798      	blx	r3
 800e978:	e001      	b.n	800e97e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800e97a:	2302      	movs	r3, #2
 800e97c:	e000      	b.n	800e980 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800e97e:	2300      	movs	r3, #0
}
 800e980:	4618      	mov	r0, r3
 800e982:	3718      	adds	r7, #24
 800e984:	46bd      	mov	sp, r7
 800e986:	bd80      	pop	{r7, pc}

0800e988 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e988:	b580      	push	{r7, lr}
 800e98a:	b082      	sub	sp, #8
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e990:	2340      	movs	r3, #64	; 0x40
 800e992:	2200      	movs	r2, #0
 800e994:	2100      	movs	r1, #0
 800e996:	6878      	ldr	r0, [r7, #4]
 800e998:	f006 f805 	bl	80149a6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	2201      	movs	r2, #1
 800e9a0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	2240      	movs	r2, #64	; 0x40
 800e9a8:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e9ac:	2340      	movs	r3, #64	; 0x40
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	2180      	movs	r1, #128	; 0x80
 800e9b2:	6878      	ldr	r0, [r7, #4]
 800e9b4:	f005 fff7 	bl	80149a6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	2201      	movs	r2, #1
 800e9bc:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	2240      	movs	r2, #64	; 0x40
 800e9c2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	2201      	movs	r2, #1
 800e9c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	2200      	movs	r2, #0
 800e9d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	2200      	movs	r2, #0
 800e9d8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	2200      	movs	r2, #0
 800e9de:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d009      	beq.n	800ea00 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e9f2:	685b      	ldr	r3, [r3, #4]
 800e9f4:	687a      	ldr	r2, [r7, #4]
 800e9f6:	6852      	ldr	r2, [r2, #4]
 800e9f8:	b2d2      	uxtb	r2, r2
 800e9fa:	4611      	mov	r1, r2
 800e9fc:	6878      	ldr	r0, [r7, #4]
 800e9fe:	4798      	blx	r3
  }

  return USBD_OK;
 800ea00:	2300      	movs	r3, #0
}
 800ea02:	4618      	mov	r0, r3
 800ea04:	3708      	adds	r7, #8
 800ea06:	46bd      	mov	sp, r7
 800ea08:	bd80      	pop	{r7, pc}

0800ea0a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ea0a:	b480      	push	{r7}
 800ea0c:	b083      	sub	sp, #12
 800ea0e:	af00      	add	r7, sp, #0
 800ea10:	6078      	str	r0, [r7, #4]
 800ea12:	460b      	mov	r3, r1
 800ea14:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	78fa      	ldrb	r2, [r7, #3]
 800ea1a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ea1c:	2300      	movs	r3, #0
}
 800ea1e:	4618      	mov	r0, r3
 800ea20:	370c      	adds	r7, #12
 800ea22:	46bd      	mov	sp, r7
 800ea24:	bc80      	pop	{r7}
 800ea26:	4770      	bx	lr

0800ea28 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ea28:	b480      	push	{r7}
 800ea2a:	b083      	sub	sp, #12
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	2204      	movs	r2, #4
 800ea40:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ea44:	2300      	movs	r3, #0
}
 800ea46:	4618      	mov	r0, r3
 800ea48:	370c      	adds	r7, #12
 800ea4a:	46bd      	mov	sp, r7
 800ea4c:	bc80      	pop	{r7}
 800ea4e:	4770      	bx	lr

0800ea50 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ea50:	b480      	push	{r7}
 800ea52:	b083      	sub	sp, #12
 800ea54:	af00      	add	r7, sp, #0
 800ea56:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ea5e:	2b04      	cmp	r3, #4
 800ea60:	d105      	bne.n	800ea6e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800ea6e:	2300      	movs	r3, #0
}
 800ea70:	4618      	mov	r0, r3
 800ea72:	370c      	adds	r7, #12
 800ea74:	46bd      	mov	sp, r7
 800ea76:	bc80      	pop	{r7}
 800ea78:	4770      	bx	lr

0800ea7a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ea7a:	b580      	push	{r7, lr}
 800ea7c:	b082      	sub	sp, #8
 800ea7e:	af00      	add	r7, sp, #0
 800ea80:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ea88:	2b03      	cmp	r3, #3
 800ea8a:	d10b      	bne.n	800eaa4 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ea92:	69db      	ldr	r3, [r3, #28]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d005      	beq.n	800eaa4 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ea9e:	69db      	ldr	r3, [r3, #28]
 800eaa0:	6878      	ldr	r0, [r7, #4]
 800eaa2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800eaa4:	2300      	movs	r3, #0
}
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	3708      	adds	r7, #8
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	bd80      	pop	{r7, pc}

0800eaae <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800eaae:	b480      	push	{r7}
 800eab0:	b083      	sub	sp, #12
 800eab2:	af00      	add	r7, sp, #0
 800eab4:	6078      	str	r0, [r7, #4]
 800eab6:	460b      	mov	r3, r1
 800eab8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800eaba:	2300      	movs	r3, #0
}
 800eabc:	4618      	mov	r0, r3
 800eabe:	370c      	adds	r7, #12
 800eac0:	46bd      	mov	sp, r7
 800eac2:	bc80      	pop	{r7}
 800eac4:	4770      	bx	lr

0800eac6 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800eac6:	b480      	push	{r7}
 800eac8:	b083      	sub	sp, #12
 800eaca:	af00      	add	r7, sp, #0
 800eacc:	6078      	str	r0, [r7, #4]
 800eace:	460b      	mov	r3, r1
 800ead0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800ead2:	2300      	movs	r3, #0
}
 800ead4:	4618      	mov	r0, r3
 800ead6:	370c      	adds	r7, #12
 800ead8:	46bd      	mov	sp, r7
 800eada:	bc80      	pop	{r7}
 800eadc:	4770      	bx	lr

0800eade <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800eade:	b480      	push	{r7}
 800eae0:	b083      	sub	sp, #12
 800eae2:	af00      	add	r7, sp, #0
 800eae4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800eae6:	2300      	movs	r3, #0
}
 800eae8:	4618      	mov	r0, r3
 800eaea:	370c      	adds	r7, #12
 800eaec:	46bd      	mov	sp, r7
 800eaee:	bc80      	pop	{r7}
 800eaf0:	4770      	bx	lr

0800eaf2 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800eaf2:	b580      	push	{r7, lr}
 800eaf4:	b082      	sub	sp, #8
 800eaf6:	af00      	add	r7, sp, #0
 800eaf8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	2201      	movs	r2, #1
 800eafe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eb08:	685b      	ldr	r3, [r3, #4]
 800eb0a:	687a      	ldr	r2, [r7, #4]
 800eb0c:	6852      	ldr	r2, [r2, #4]
 800eb0e:	b2d2      	uxtb	r2, r2
 800eb10:	4611      	mov	r1, r2
 800eb12:	6878      	ldr	r0, [r7, #4]
 800eb14:	4798      	blx	r3

  return USBD_OK;
 800eb16:	2300      	movs	r3, #0
}
 800eb18:	4618      	mov	r0, r3
 800eb1a:	3708      	adds	r7, #8
 800eb1c:	46bd      	mov	sp, r7
 800eb1e:	bd80      	pop	{r7, pc}

0800eb20 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800eb20:	b580      	push	{r7, lr}
 800eb22:	b084      	sub	sp, #16
 800eb24:	af00      	add	r7, sp, #0
 800eb26:	6078      	str	r0, [r7, #4]
 800eb28:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eb2e:	683b      	ldr	r3, [r7, #0]
 800eb30:	781b      	ldrb	r3, [r3, #0]
 800eb32:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800eb36:	2b20      	cmp	r3, #32
 800eb38:	d004      	beq.n	800eb44 <USBD_StdDevReq+0x24>
 800eb3a:	2b40      	cmp	r3, #64	; 0x40
 800eb3c:	d002      	beq.n	800eb44 <USBD_StdDevReq+0x24>
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d008      	beq.n	800eb54 <USBD_StdDevReq+0x34>
 800eb42:	e04c      	b.n	800ebde <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eb4a:	689b      	ldr	r3, [r3, #8]
 800eb4c:	6839      	ldr	r1, [r7, #0]
 800eb4e:	6878      	ldr	r0, [r7, #4]
 800eb50:	4798      	blx	r3
      break;
 800eb52:	e049      	b.n	800ebe8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800eb54:	683b      	ldr	r3, [r7, #0]
 800eb56:	785b      	ldrb	r3, [r3, #1]
 800eb58:	2b09      	cmp	r3, #9
 800eb5a:	d83a      	bhi.n	800ebd2 <USBD_StdDevReq+0xb2>
 800eb5c:	a201      	add	r2, pc, #4	; (adr r2, 800eb64 <USBD_StdDevReq+0x44>)
 800eb5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb62:	bf00      	nop
 800eb64:	0800ebb5 	.word	0x0800ebb5
 800eb68:	0800ebc9 	.word	0x0800ebc9
 800eb6c:	0800ebd3 	.word	0x0800ebd3
 800eb70:	0800ebbf 	.word	0x0800ebbf
 800eb74:	0800ebd3 	.word	0x0800ebd3
 800eb78:	0800eb97 	.word	0x0800eb97
 800eb7c:	0800eb8d 	.word	0x0800eb8d
 800eb80:	0800ebd3 	.word	0x0800ebd3
 800eb84:	0800ebab 	.word	0x0800ebab
 800eb88:	0800eba1 	.word	0x0800eba1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800eb8c:	6839      	ldr	r1, [r7, #0]
 800eb8e:	6878      	ldr	r0, [r7, #4]
 800eb90:	f000 f9d4 	bl	800ef3c <USBD_GetDescriptor>
          break;
 800eb94:	e022      	b.n	800ebdc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800eb96:	6839      	ldr	r1, [r7, #0]
 800eb98:	6878      	ldr	r0, [r7, #4]
 800eb9a:	f000 fb37 	bl	800f20c <USBD_SetAddress>
          break;
 800eb9e:	e01d      	b.n	800ebdc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800eba0:	6839      	ldr	r1, [r7, #0]
 800eba2:	6878      	ldr	r0, [r7, #4]
 800eba4:	f000 fb74 	bl	800f290 <USBD_SetConfig>
          break;
 800eba8:	e018      	b.n	800ebdc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ebaa:	6839      	ldr	r1, [r7, #0]
 800ebac:	6878      	ldr	r0, [r7, #4]
 800ebae:	f000 fbfd 	bl	800f3ac <USBD_GetConfig>
          break;
 800ebb2:	e013      	b.n	800ebdc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ebb4:	6839      	ldr	r1, [r7, #0]
 800ebb6:	6878      	ldr	r0, [r7, #4]
 800ebb8:	f000 fc2c 	bl	800f414 <USBD_GetStatus>
          break;
 800ebbc:	e00e      	b.n	800ebdc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ebbe:	6839      	ldr	r1, [r7, #0]
 800ebc0:	6878      	ldr	r0, [r7, #4]
 800ebc2:	f000 fc5a 	bl	800f47a <USBD_SetFeature>
          break;
 800ebc6:	e009      	b.n	800ebdc <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ebc8:	6839      	ldr	r1, [r7, #0]
 800ebca:	6878      	ldr	r0, [r7, #4]
 800ebcc:	f000 fc69 	bl	800f4a2 <USBD_ClrFeature>
          break;
 800ebd0:	e004      	b.n	800ebdc <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800ebd2:	6839      	ldr	r1, [r7, #0]
 800ebd4:	6878      	ldr	r0, [r7, #4]
 800ebd6:	f000 fcc1 	bl	800f55c <USBD_CtlError>
          break;
 800ebda:	bf00      	nop
      }
      break;
 800ebdc:	e004      	b.n	800ebe8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800ebde:	6839      	ldr	r1, [r7, #0]
 800ebe0:	6878      	ldr	r0, [r7, #4]
 800ebe2:	f000 fcbb 	bl	800f55c <USBD_CtlError>
      break;
 800ebe6:	bf00      	nop
  }

  return ret;
 800ebe8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebea:	4618      	mov	r0, r3
 800ebec:	3710      	adds	r7, #16
 800ebee:	46bd      	mov	sp, r7
 800ebf0:	bd80      	pop	{r7, pc}
 800ebf2:	bf00      	nop

0800ebf4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b084      	sub	sp, #16
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
 800ebfc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ebfe:	2300      	movs	r3, #0
 800ec00:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ec02:	683b      	ldr	r3, [r7, #0]
 800ec04:	781b      	ldrb	r3, [r3, #0]
 800ec06:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ec0a:	2b20      	cmp	r3, #32
 800ec0c:	d003      	beq.n	800ec16 <USBD_StdItfReq+0x22>
 800ec0e:	2b40      	cmp	r3, #64	; 0x40
 800ec10:	d001      	beq.n	800ec16 <USBD_StdItfReq+0x22>
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	d12a      	bne.n	800ec6c <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ec1c:	3b01      	subs	r3, #1
 800ec1e:	2b02      	cmp	r3, #2
 800ec20:	d81d      	bhi.n	800ec5e <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ec22:	683b      	ldr	r3, [r7, #0]
 800ec24:	889b      	ldrh	r3, [r3, #4]
 800ec26:	b2db      	uxtb	r3, r3
 800ec28:	2b01      	cmp	r3, #1
 800ec2a:	d813      	bhi.n	800ec54 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ec32:	689b      	ldr	r3, [r3, #8]
 800ec34:	6839      	ldr	r1, [r7, #0]
 800ec36:	6878      	ldr	r0, [r7, #4]
 800ec38:	4798      	blx	r3
 800ec3a:	4603      	mov	r3, r0
 800ec3c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ec3e:	683b      	ldr	r3, [r7, #0]
 800ec40:	88db      	ldrh	r3, [r3, #6]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d110      	bne.n	800ec68 <USBD_StdItfReq+0x74>
 800ec46:	7bfb      	ldrb	r3, [r7, #15]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d10d      	bne.n	800ec68 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800ec4c:	6878      	ldr	r0, [r7, #4]
 800ec4e:	f000 fd4d 	bl	800f6ec <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ec52:	e009      	b.n	800ec68 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800ec54:	6839      	ldr	r1, [r7, #0]
 800ec56:	6878      	ldr	r0, [r7, #4]
 800ec58:	f000 fc80 	bl	800f55c <USBD_CtlError>
          break;
 800ec5c:	e004      	b.n	800ec68 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800ec5e:	6839      	ldr	r1, [r7, #0]
 800ec60:	6878      	ldr	r0, [r7, #4]
 800ec62:	f000 fc7b 	bl	800f55c <USBD_CtlError>
          break;
 800ec66:	e000      	b.n	800ec6a <USBD_StdItfReq+0x76>
          break;
 800ec68:	bf00      	nop
      }
      break;
 800ec6a:	e004      	b.n	800ec76 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800ec6c:	6839      	ldr	r1, [r7, #0]
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	f000 fc74 	bl	800f55c <USBD_CtlError>
      break;
 800ec74:	bf00      	nop
  }

  return USBD_OK;
 800ec76:	2300      	movs	r3, #0
}
 800ec78:	4618      	mov	r0, r3
 800ec7a:	3710      	adds	r7, #16
 800ec7c:	46bd      	mov	sp, r7
 800ec7e:	bd80      	pop	{r7, pc}

0800ec80 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800ec80:	b580      	push	{r7, lr}
 800ec82:	b084      	sub	sp, #16
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	6078      	str	r0, [r7, #4]
 800ec88:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800ec8a:	2300      	movs	r3, #0
 800ec8c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800ec8e:	683b      	ldr	r3, [r7, #0]
 800ec90:	889b      	ldrh	r3, [r3, #4]
 800ec92:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	781b      	ldrb	r3, [r3, #0]
 800ec98:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ec9c:	2b20      	cmp	r3, #32
 800ec9e:	d004      	beq.n	800ecaa <USBD_StdEPReq+0x2a>
 800eca0:	2b40      	cmp	r3, #64	; 0x40
 800eca2:	d002      	beq.n	800ecaa <USBD_StdEPReq+0x2a>
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d008      	beq.n	800ecba <USBD_StdEPReq+0x3a>
 800eca8:	e13d      	b.n	800ef26 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ecb0:	689b      	ldr	r3, [r3, #8]
 800ecb2:	6839      	ldr	r1, [r7, #0]
 800ecb4:	6878      	ldr	r0, [r7, #4]
 800ecb6:	4798      	blx	r3
      break;
 800ecb8:	e13a      	b.n	800ef30 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800ecba:	683b      	ldr	r3, [r7, #0]
 800ecbc:	781b      	ldrb	r3, [r3, #0]
 800ecbe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ecc2:	2b20      	cmp	r3, #32
 800ecc4:	d10a      	bne.n	800ecdc <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eccc:	689b      	ldr	r3, [r3, #8]
 800ecce:	6839      	ldr	r1, [r7, #0]
 800ecd0:	6878      	ldr	r0, [r7, #4]
 800ecd2:	4798      	blx	r3
 800ecd4:	4603      	mov	r3, r0
 800ecd6:	73fb      	strb	r3, [r7, #15]

        return ret;
 800ecd8:	7bfb      	ldrb	r3, [r7, #15]
 800ecda:	e12a      	b.n	800ef32 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	785b      	ldrb	r3, [r3, #1]
 800ece0:	2b01      	cmp	r3, #1
 800ece2:	d03e      	beq.n	800ed62 <USBD_StdEPReq+0xe2>
 800ece4:	2b03      	cmp	r3, #3
 800ece6:	d002      	beq.n	800ecee <USBD_StdEPReq+0x6e>
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d070      	beq.n	800edce <USBD_StdEPReq+0x14e>
 800ecec:	e115      	b.n	800ef1a <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ecf4:	2b02      	cmp	r3, #2
 800ecf6:	d002      	beq.n	800ecfe <USBD_StdEPReq+0x7e>
 800ecf8:	2b03      	cmp	r3, #3
 800ecfa:	d015      	beq.n	800ed28 <USBD_StdEPReq+0xa8>
 800ecfc:	e02b      	b.n	800ed56 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ecfe:	7bbb      	ldrb	r3, [r7, #14]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d00c      	beq.n	800ed1e <USBD_StdEPReq+0x9e>
 800ed04:	7bbb      	ldrb	r3, [r7, #14]
 800ed06:	2b80      	cmp	r3, #128	; 0x80
 800ed08:	d009      	beq.n	800ed1e <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ed0a:	7bbb      	ldrb	r3, [r7, #14]
 800ed0c:	4619      	mov	r1, r3
 800ed0e:	6878      	ldr	r0, [r7, #4]
 800ed10:	f005 fe8e 	bl	8014a30 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ed14:	2180      	movs	r1, #128	; 0x80
 800ed16:	6878      	ldr	r0, [r7, #4]
 800ed18:	f005 fe8a 	bl	8014a30 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ed1c:	e020      	b.n	800ed60 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800ed1e:	6839      	ldr	r1, [r7, #0]
 800ed20:	6878      	ldr	r0, [r7, #4]
 800ed22:	f000 fc1b 	bl	800f55c <USBD_CtlError>
              break;
 800ed26:	e01b      	b.n	800ed60 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ed28:	683b      	ldr	r3, [r7, #0]
 800ed2a:	885b      	ldrh	r3, [r3, #2]
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d10e      	bne.n	800ed4e <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800ed30:	7bbb      	ldrb	r3, [r7, #14]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d00b      	beq.n	800ed4e <USBD_StdEPReq+0xce>
 800ed36:	7bbb      	ldrb	r3, [r7, #14]
 800ed38:	2b80      	cmp	r3, #128	; 0x80
 800ed3a:	d008      	beq.n	800ed4e <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ed3c:	683b      	ldr	r3, [r7, #0]
 800ed3e:	88db      	ldrh	r3, [r3, #6]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d104      	bne.n	800ed4e <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800ed44:	7bbb      	ldrb	r3, [r7, #14]
 800ed46:	4619      	mov	r1, r3
 800ed48:	6878      	ldr	r0, [r7, #4]
 800ed4a:	f005 fe71 	bl	8014a30 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800ed4e:	6878      	ldr	r0, [r7, #4]
 800ed50:	f000 fccc 	bl	800f6ec <USBD_CtlSendStatus>

              break;
 800ed54:	e004      	b.n	800ed60 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800ed56:	6839      	ldr	r1, [r7, #0]
 800ed58:	6878      	ldr	r0, [r7, #4]
 800ed5a:	f000 fbff 	bl	800f55c <USBD_CtlError>
              break;
 800ed5e:	bf00      	nop
          }
          break;
 800ed60:	e0e0      	b.n	800ef24 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ed68:	2b02      	cmp	r3, #2
 800ed6a:	d002      	beq.n	800ed72 <USBD_StdEPReq+0xf2>
 800ed6c:	2b03      	cmp	r3, #3
 800ed6e:	d015      	beq.n	800ed9c <USBD_StdEPReq+0x11c>
 800ed70:	e026      	b.n	800edc0 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ed72:	7bbb      	ldrb	r3, [r7, #14]
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d00c      	beq.n	800ed92 <USBD_StdEPReq+0x112>
 800ed78:	7bbb      	ldrb	r3, [r7, #14]
 800ed7a:	2b80      	cmp	r3, #128	; 0x80
 800ed7c:	d009      	beq.n	800ed92 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ed7e:	7bbb      	ldrb	r3, [r7, #14]
 800ed80:	4619      	mov	r1, r3
 800ed82:	6878      	ldr	r0, [r7, #4]
 800ed84:	f005 fe54 	bl	8014a30 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ed88:	2180      	movs	r1, #128	; 0x80
 800ed8a:	6878      	ldr	r0, [r7, #4]
 800ed8c:	f005 fe50 	bl	8014a30 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ed90:	e01c      	b.n	800edcc <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800ed92:	6839      	ldr	r1, [r7, #0]
 800ed94:	6878      	ldr	r0, [r7, #4]
 800ed96:	f000 fbe1 	bl	800f55c <USBD_CtlError>
              break;
 800ed9a:	e017      	b.n	800edcc <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ed9c:	683b      	ldr	r3, [r7, #0]
 800ed9e:	885b      	ldrh	r3, [r3, #2]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d112      	bne.n	800edca <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800eda4:	7bbb      	ldrb	r3, [r7, #14]
 800eda6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d004      	beq.n	800edb8 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800edae:	7bbb      	ldrb	r3, [r7, #14]
 800edb0:	4619      	mov	r1, r3
 800edb2:	6878      	ldr	r0, [r7, #4]
 800edb4:	f005 fe5b 	bl	8014a6e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800edb8:	6878      	ldr	r0, [r7, #4]
 800edba:	f000 fc97 	bl	800f6ec <USBD_CtlSendStatus>
              }
              break;
 800edbe:	e004      	b.n	800edca <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800edc0:	6839      	ldr	r1, [r7, #0]
 800edc2:	6878      	ldr	r0, [r7, #4]
 800edc4:	f000 fbca 	bl	800f55c <USBD_CtlError>
              break;
 800edc8:	e000      	b.n	800edcc <USBD_StdEPReq+0x14c>
              break;
 800edca:	bf00      	nop
          }
          break;
 800edcc:	e0aa      	b.n	800ef24 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800edd4:	2b02      	cmp	r3, #2
 800edd6:	d002      	beq.n	800edde <USBD_StdEPReq+0x15e>
 800edd8:	2b03      	cmp	r3, #3
 800edda:	d032      	beq.n	800ee42 <USBD_StdEPReq+0x1c2>
 800eddc:	e097      	b.n	800ef0e <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800edde:	7bbb      	ldrb	r3, [r7, #14]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d007      	beq.n	800edf4 <USBD_StdEPReq+0x174>
 800ede4:	7bbb      	ldrb	r3, [r7, #14]
 800ede6:	2b80      	cmp	r3, #128	; 0x80
 800ede8:	d004      	beq.n	800edf4 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800edea:	6839      	ldr	r1, [r7, #0]
 800edec:	6878      	ldr	r0, [r7, #4]
 800edee:	f000 fbb5 	bl	800f55c <USBD_CtlError>
                break;
 800edf2:	e091      	b.n	800ef18 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800edf4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	da0b      	bge.n	800ee14 <USBD_StdEPReq+0x194>
 800edfc:	7bbb      	ldrb	r3, [r7, #14]
 800edfe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ee02:	4613      	mov	r3, r2
 800ee04:	009b      	lsls	r3, r3, #2
 800ee06:	4413      	add	r3, r2
 800ee08:	009b      	lsls	r3, r3, #2
 800ee0a:	3310      	adds	r3, #16
 800ee0c:	687a      	ldr	r2, [r7, #4]
 800ee0e:	4413      	add	r3, r2
 800ee10:	3304      	adds	r3, #4
 800ee12:	e00b      	b.n	800ee2c <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ee14:	7bbb      	ldrb	r3, [r7, #14]
 800ee16:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ee1a:	4613      	mov	r3, r2
 800ee1c:	009b      	lsls	r3, r3, #2
 800ee1e:	4413      	add	r3, r2
 800ee20:	009b      	lsls	r3, r3, #2
 800ee22:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ee26:	687a      	ldr	r2, [r7, #4]
 800ee28:	4413      	add	r3, r2
 800ee2a:	3304      	adds	r3, #4
 800ee2c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ee2e:	68bb      	ldr	r3, [r7, #8]
 800ee30:	2200      	movs	r2, #0
 800ee32:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ee34:	68bb      	ldr	r3, [r7, #8]
 800ee36:	2202      	movs	r2, #2
 800ee38:	4619      	mov	r1, r3
 800ee3a:	6878      	ldr	r0, [r7, #4]
 800ee3c:	f000 fbf8 	bl	800f630 <USBD_CtlSendData>
              break;
 800ee40:	e06a      	b.n	800ef18 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ee42:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	da11      	bge.n	800ee6e <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ee4a:	7bbb      	ldrb	r3, [r7, #14]
 800ee4c:	f003 020f 	and.w	r2, r3, #15
 800ee50:	6879      	ldr	r1, [r7, #4]
 800ee52:	4613      	mov	r3, r2
 800ee54:	009b      	lsls	r3, r3, #2
 800ee56:	4413      	add	r3, r2
 800ee58:	009b      	lsls	r3, r3, #2
 800ee5a:	440b      	add	r3, r1
 800ee5c:	3318      	adds	r3, #24
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d117      	bne.n	800ee94 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800ee64:	6839      	ldr	r1, [r7, #0]
 800ee66:	6878      	ldr	r0, [r7, #4]
 800ee68:	f000 fb78 	bl	800f55c <USBD_CtlError>
                  break;
 800ee6c:	e054      	b.n	800ef18 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ee6e:	7bbb      	ldrb	r3, [r7, #14]
 800ee70:	f003 020f 	and.w	r2, r3, #15
 800ee74:	6879      	ldr	r1, [r7, #4]
 800ee76:	4613      	mov	r3, r2
 800ee78:	009b      	lsls	r3, r3, #2
 800ee7a:	4413      	add	r3, r2
 800ee7c:	009b      	lsls	r3, r3, #2
 800ee7e:	440b      	add	r3, r1
 800ee80:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d104      	bne.n	800ee94 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800ee8a:	6839      	ldr	r1, [r7, #0]
 800ee8c:	6878      	ldr	r0, [r7, #4]
 800ee8e:	f000 fb65 	bl	800f55c <USBD_CtlError>
                  break;
 800ee92:	e041      	b.n	800ef18 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ee94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	da0b      	bge.n	800eeb4 <USBD_StdEPReq+0x234>
 800ee9c:	7bbb      	ldrb	r3, [r7, #14]
 800ee9e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800eea2:	4613      	mov	r3, r2
 800eea4:	009b      	lsls	r3, r3, #2
 800eea6:	4413      	add	r3, r2
 800eea8:	009b      	lsls	r3, r3, #2
 800eeaa:	3310      	adds	r3, #16
 800eeac:	687a      	ldr	r2, [r7, #4]
 800eeae:	4413      	add	r3, r2
 800eeb0:	3304      	adds	r3, #4
 800eeb2:	e00b      	b.n	800eecc <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800eeb4:	7bbb      	ldrb	r3, [r7, #14]
 800eeb6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800eeba:	4613      	mov	r3, r2
 800eebc:	009b      	lsls	r3, r3, #2
 800eebe:	4413      	add	r3, r2
 800eec0:	009b      	lsls	r3, r3, #2
 800eec2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800eec6:	687a      	ldr	r2, [r7, #4]
 800eec8:	4413      	add	r3, r2
 800eeca:	3304      	adds	r3, #4
 800eecc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800eece:	7bbb      	ldrb	r3, [r7, #14]
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d002      	beq.n	800eeda <USBD_StdEPReq+0x25a>
 800eed4:	7bbb      	ldrb	r3, [r7, #14]
 800eed6:	2b80      	cmp	r3, #128	; 0x80
 800eed8:	d103      	bne.n	800eee2 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800eeda:	68bb      	ldr	r3, [r7, #8]
 800eedc:	2200      	movs	r2, #0
 800eede:	601a      	str	r2, [r3, #0]
 800eee0:	e00e      	b.n	800ef00 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800eee2:	7bbb      	ldrb	r3, [r7, #14]
 800eee4:	4619      	mov	r1, r3
 800eee6:	6878      	ldr	r0, [r7, #4]
 800eee8:	f005 fde0 	bl	8014aac <USBD_LL_IsStallEP>
 800eeec:	4603      	mov	r3, r0
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d003      	beq.n	800eefa <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800eef2:	68bb      	ldr	r3, [r7, #8]
 800eef4:	2201      	movs	r2, #1
 800eef6:	601a      	str	r2, [r3, #0]
 800eef8:	e002      	b.n	800ef00 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800eefa:	68bb      	ldr	r3, [r7, #8]
 800eefc:	2200      	movs	r2, #0
 800eefe:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ef00:	68bb      	ldr	r3, [r7, #8]
 800ef02:	2202      	movs	r2, #2
 800ef04:	4619      	mov	r1, r3
 800ef06:	6878      	ldr	r0, [r7, #4]
 800ef08:	f000 fb92 	bl	800f630 <USBD_CtlSendData>
              break;
 800ef0c:	e004      	b.n	800ef18 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800ef0e:	6839      	ldr	r1, [r7, #0]
 800ef10:	6878      	ldr	r0, [r7, #4]
 800ef12:	f000 fb23 	bl	800f55c <USBD_CtlError>
              break;
 800ef16:	bf00      	nop
          }
          break;
 800ef18:	e004      	b.n	800ef24 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800ef1a:	6839      	ldr	r1, [r7, #0]
 800ef1c:	6878      	ldr	r0, [r7, #4]
 800ef1e:	f000 fb1d 	bl	800f55c <USBD_CtlError>
          break;
 800ef22:	bf00      	nop
      }
      break;
 800ef24:	e004      	b.n	800ef30 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800ef26:	6839      	ldr	r1, [r7, #0]
 800ef28:	6878      	ldr	r0, [r7, #4]
 800ef2a:	f000 fb17 	bl	800f55c <USBD_CtlError>
      break;
 800ef2e:	bf00      	nop
  }

  return ret;
 800ef30:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef32:	4618      	mov	r0, r3
 800ef34:	3710      	adds	r7, #16
 800ef36:	46bd      	mov	sp, r7
 800ef38:	bd80      	pop	{r7, pc}
	...

0800ef3c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800ef3c:	b580      	push	{r7, lr}
 800ef3e:	b084      	sub	sp, #16
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	6078      	str	r0, [r7, #4]
 800ef44:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ef46:	2300      	movs	r3, #0
 800ef48:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ef4e:	2300      	movs	r3, #0
 800ef50:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ef52:	683b      	ldr	r3, [r7, #0]
 800ef54:	885b      	ldrh	r3, [r3, #2]
 800ef56:	0a1b      	lsrs	r3, r3, #8
 800ef58:	b29b      	uxth	r3, r3
 800ef5a:	3b01      	subs	r3, #1
 800ef5c:	2b06      	cmp	r3, #6
 800ef5e:	f200 8128 	bhi.w	800f1b2 <USBD_GetDescriptor+0x276>
 800ef62:	a201      	add	r2, pc, #4	; (adr r2, 800ef68 <USBD_GetDescriptor+0x2c>)
 800ef64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef68:	0800ef85 	.word	0x0800ef85
 800ef6c:	0800ef9d 	.word	0x0800ef9d
 800ef70:	0800efdd 	.word	0x0800efdd
 800ef74:	0800f1b3 	.word	0x0800f1b3
 800ef78:	0800f1b3 	.word	0x0800f1b3
 800ef7c:	0800f153 	.word	0x0800f153
 800ef80:	0800f17f 	.word	0x0800f17f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	687a      	ldr	r2, [r7, #4]
 800ef8e:	7c12      	ldrb	r2, [r2, #16]
 800ef90:	f107 0108 	add.w	r1, r7, #8
 800ef94:	4610      	mov	r0, r2
 800ef96:	4798      	blx	r3
 800ef98:	60f8      	str	r0, [r7, #12]
      break;
 800ef9a:	e112      	b.n	800f1c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	7c1b      	ldrb	r3, [r3, #16]
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d10d      	bne.n	800efc0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800efaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800efac:	f107 0208 	add.w	r2, r7, #8
 800efb0:	4610      	mov	r0, r2
 800efb2:	4798      	blx	r3
 800efb4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	3301      	adds	r3, #1
 800efba:	2202      	movs	r2, #2
 800efbc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800efbe:	e100      	b.n	800f1c2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800efc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800efc8:	f107 0208 	add.w	r2, r7, #8
 800efcc:	4610      	mov	r0, r2
 800efce:	4798      	blx	r3
 800efd0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	3301      	adds	r3, #1
 800efd6:	2202      	movs	r2, #2
 800efd8:	701a      	strb	r2, [r3, #0]
      break;
 800efda:	e0f2      	b.n	800f1c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800efdc:	683b      	ldr	r3, [r7, #0]
 800efde:	885b      	ldrh	r3, [r3, #2]
 800efe0:	b2db      	uxtb	r3, r3
 800efe2:	2b05      	cmp	r3, #5
 800efe4:	f200 80ac 	bhi.w	800f140 <USBD_GetDescriptor+0x204>
 800efe8:	a201      	add	r2, pc, #4	; (adr r2, 800eff0 <USBD_GetDescriptor+0xb4>)
 800efea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efee:	bf00      	nop
 800eff0:	0800f009 	.word	0x0800f009
 800eff4:	0800f03d 	.word	0x0800f03d
 800eff8:	0800f071 	.word	0x0800f071
 800effc:	0800f0a5 	.word	0x0800f0a5
 800f000:	0800f0d9 	.word	0x0800f0d9
 800f004:	0800f10d 	.word	0x0800f10d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f00e:	685b      	ldr	r3, [r3, #4]
 800f010:	2b00      	cmp	r3, #0
 800f012:	d00b      	beq.n	800f02c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f01a:	685b      	ldr	r3, [r3, #4]
 800f01c:	687a      	ldr	r2, [r7, #4]
 800f01e:	7c12      	ldrb	r2, [r2, #16]
 800f020:	f107 0108 	add.w	r1, r7, #8
 800f024:	4610      	mov	r0, r2
 800f026:	4798      	blx	r3
 800f028:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f02a:	e091      	b.n	800f150 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f02c:	6839      	ldr	r1, [r7, #0]
 800f02e:	6878      	ldr	r0, [r7, #4]
 800f030:	f000 fa94 	bl	800f55c <USBD_CtlError>
            err++;
 800f034:	7afb      	ldrb	r3, [r7, #11]
 800f036:	3301      	adds	r3, #1
 800f038:	72fb      	strb	r3, [r7, #11]
          break;
 800f03a:	e089      	b.n	800f150 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f042:	689b      	ldr	r3, [r3, #8]
 800f044:	2b00      	cmp	r3, #0
 800f046:	d00b      	beq.n	800f060 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f04e:	689b      	ldr	r3, [r3, #8]
 800f050:	687a      	ldr	r2, [r7, #4]
 800f052:	7c12      	ldrb	r2, [r2, #16]
 800f054:	f107 0108 	add.w	r1, r7, #8
 800f058:	4610      	mov	r0, r2
 800f05a:	4798      	blx	r3
 800f05c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f05e:	e077      	b.n	800f150 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f060:	6839      	ldr	r1, [r7, #0]
 800f062:	6878      	ldr	r0, [r7, #4]
 800f064:	f000 fa7a 	bl	800f55c <USBD_CtlError>
            err++;
 800f068:	7afb      	ldrb	r3, [r7, #11]
 800f06a:	3301      	adds	r3, #1
 800f06c:	72fb      	strb	r3, [r7, #11]
          break;
 800f06e:	e06f      	b.n	800f150 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f076:	68db      	ldr	r3, [r3, #12]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d00b      	beq.n	800f094 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f082:	68db      	ldr	r3, [r3, #12]
 800f084:	687a      	ldr	r2, [r7, #4]
 800f086:	7c12      	ldrb	r2, [r2, #16]
 800f088:	f107 0108 	add.w	r1, r7, #8
 800f08c:	4610      	mov	r0, r2
 800f08e:	4798      	blx	r3
 800f090:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f092:	e05d      	b.n	800f150 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f094:	6839      	ldr	r1, [r7, #0]
 800f096:	6878      	ldr	r0, [r7, #4]
 800f098:	f000 fa60 	bl	800f55c <USBD_CtlError>
            err++;
 800f09c:	7afb      	ldrb	r3, [r7, #11]
 800f09e:	3301      	adds	r3, #1
 800f0a0:	72fb      	strb	r3, [r7, #11]
          break;
 800f0a2:	e055      	b.n	800f150 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f0aa:	691b      	ldr	r3, [r3, #16]
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d00b      	beq.n	800f0c8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f0b6:	691b      	ldr	r3, [r3, #16]
 800f0b8:	687a      	ldr	r2, [r7, #4]
 800f0ba:	7c12      	ldrb	r2, [r2, #16]
 800f0bc:	f107 0108 	add.w	r1, r7, #8
 800f0c0:	4610      	mov	r0, r2
 800f0c2:	4798      	blx	r3
 800f0c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f0c6:	e043      	b.n	800f150 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f0c8:	6839      	ldr	r1, [r7, #0]
 800f0ca:	6878      	ldr	r0, [r7, #4]
 800f0cc:	f000 fa46 	bl	800f55c <USBD_CtlError>
            err++;
 800f0d0:	7afb      	ldrb	r3, [r7, #11]
 800f0d2:	3301      	adds	r3, #1
 800f0d4:	72fb      	strb	r3, [r7, #11]
          break;
 800f0d6:	e03b      	b.n	800f150 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f0de:	695b      	ldr	r3, [r3, #20]
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d00b      	beq.n	800f0fc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f0ea:	695b      	ldr	r3, [r3, #20]
 800f0ec:	687a      	ldr	r2, [r7, #4]
 800f0ee:	7c12      	ldrb	r2, [r2, #16]
 800f0f0:	f107 0108 	add.w	r1, r7, #8
 800f0f4:	4610      	mov	r0, r2
 800f0f6:	4798      	blx	r3
 800f0f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f0fa:	e029      	b.n	800f150 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f0fc:	6839      	ldr	r1, [r7, #0]
 800f0fe:	6878      	ldr	r0, [r7, #4]
 800f100:	f000 fa2c 	bl	800f55c <USBD_CtlError>
            err++;
 800f104:	7afb      	ldrb	r3, [r7, #11]
 800f106:	3301      	adds	r3, #1
 800f108:	72fb      	strb	r3, [r7, #11]
          break;
 800f10a:	e021      	b.n	800f150 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f112:	699b      	ldr	r3, [r3, #24]
 800f114:	2b00      	cmp	r3, #0
 800f116:	d00b      	beq.n	800f130 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f11e:	699b      	ldr	r3, [r3, #24]
 800f120:	687a      	ldr	r2, [r7, #4]
 800f122:	7c12      	ldrb	r2, [r2, #16]
 800f124:	f107 0108 	add.w	r1, r7, #8
 800f128:	4610      	mov	r0, r2
 800f12a:	4798      	blx	r3
 800f12c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f12e:	e00f      	b.n	800f150 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f130:	6839      	ldr	r1, [r7, #0]
 800f132:	6878      	ldr	r0, [r7, #4]
 800f134:	f000 fa12 	bl	800f55c <USBD_CtlError>
            err++;
 800f138:	7afb      	ldrb	r3, [r7, #11]
 800f13a:	3301      	adds	r3, #1
 800f13c:	72fb      	strb	r3, [r7, #11]
          break;
 800f13e:	e007      	b.n	800f150 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800f140:	6839      	ldr	r1, [r7, #0]
 800f142:	6878      	ldr	r0, [r7, #4]
 800f144:	f000 fa0a 	bl	800f55c <USBD_CtlError>
          err++;
 800f148:	7afb      	ldrb	r3, [r7, #11]
 800f14a:	3301      	adds	r3, #1
 800f14c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800f14e:	e038      	b.n	800f1c2 <USBD_GetDescriptor+0x286>
 800f150:	e037      	b.n	800f1c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	7c1b      	ldrb	r3, [r3, #16]
 800f156:	2b00      	cmp	r3, #0
 800f158:	d109      	bne.n	800f16e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f162:	f107 0208 	add.w	r2, r7, #8
 800f166:	4610      	mov	r0, r2
 800f168:	4798      	blx	r3
 800f16a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f16c:	e029      	b.n	800f1c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f16e:	6839      	ldr	r1, [r7, #0]
 800f170:	6878      	ldr	r0, [r7, #4]
 800f172:	f000 f9f3 	bl	800f55c <USBD_CtlError>
        err++;
 800f176:	7afb      	ldrb	r3, [r7, #11]
 800f178:	3301      	adds	r3, #1
 800f17a:	72fb      	strb	r3, [r7, #11]
      break;
 800f17c:	e021      	b.n	800f1c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	7c1b      	ldrb	r3, [r3, #16]
 800f182:	2b00      	cmp	r3, #0
 800f184:	d10d      	bne.n	800f1a2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f18c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f18e:	f107 0208 	add.w	r2, r7, #8
 800f192:	4610      	mov	r0, r2
 800f194:	4798      	blx	r3
 800f196:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	3301      	adds	r3, #1
 800f19c:	2207      	movs	r2, #7
 800f19e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f1a0:	e00f      	b.n	800f1c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f1a2:	6839      	ldr	r1, [r7, #0]
 800f1a4:	6878      	ldr	r0, [r7, #4]
 800f1a6:	f000 f9d9 	bl	800f55c <USBD_CtlError>
        err++;
 800f1aa:	7afb      	ldrb	r3, [r7, #11]
 800f1ac:	3301      	adds	r3, #1
 800f1ae:	72fb      	strb	r3, [r7, #11]
      break;
 800f1b0:	e007      	b.n	800f1c2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800f1b2:	6839      	ldr	r1, [r7, #0]
 800f1b4:	6878      	ldr	r0, [r7, #4]
 800f1b6:	f000 f9d1 	bl	800f55c <USBD_CtlError>
      err++;
 800f1ba:	7afb      	ldrb	r3, [r7, #11]
 800f1bc:	3301      	adds	r3, #1
 800f1be:	72fb      	strb	r3, [r7, #11]
      break;
 800f1c0:	bf00      	nop
  }

  if (err != 0U)
 800f1c2:	7afb      	ldrb	r3, [r7, #11]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d11c      	bne.n	800f202 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800f1c8:	893b      	ldrh	r3, [r7, #8]
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d011      	beq.n	800f1f2 <USBD_GetDescriptor+0x2b6>
 800f1ce:	683b      	ldr	r3, [r7, #0]
 800f1d0:	88db      	ldrh	r3, [r3, #6]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d00d      	beq.n	800f1f2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800f1d6:	683b      	ldr	r3, [r7, #0]
 800f1d8:	88da      	ldrh	r2, [r3, #6]
 800f1da:	893b      	ldrh	r3, [r7, #8]
 800f1dc:	4293      	cmp	r3, r2
 800f1de:	bf28      	it	cs
 800f1e0:	4613      	movcs	r3, r2
 800f1e2:	b29b      	uxth	r3, r3
 800f1e4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f1e6:	893b      	ldrh	r3, [r7, #8]
 800f1e8:	461a      	mov	r2, r3
 800f1ea:	68f9      	ldr	r1, [r7, #12]
 800f1ec:	6878      	ldr	r0, [r7, #4]
 800f1ee:	f000 fa1f 	bl	800f630 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800f1f2:	683b      	ldr	r3, [r7, #0]
 800f1f4:	88db      	ldrh	r3, [r3, #6]
 800f1f6:	2b00      	cmp	r3, #0
 800f1f8:	d104      	bne.n	800f204 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800f1fa:	6878      	ldr	r0, [r7, #4]
 800f1fc:	f000 fa76 	bl	800f6ec <USBD_CtlSendStatus>
 800f200:	e000      	b.n	800f204 <USBD_GetDescriptor+0x2c8>
    return;
 800f202:	bf00      	nop
    }
  }
}
 800f204:	3710      	adds	r7, #16
 800f206:	46bd      	mov	sp, r7
 800f208:	bd80      	pop	{r7, pc}
 800f20a:	bf00      	nop

0800f20c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f20c:	b580      	push	{r7, lr}
 800f20e:	b084      	sub	sp, #16
 800f210:	af00      	add	r7, sp, #0
 800f212:	6078      	str	r0, [r7, #4]
 800f214:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f216:	683b      	ldr	r3, [r7, #0]
 800f218:	889b      	ldrh	r3, [r3, #4]
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d130      	bne.n	800f280 <USBD_SetAddress+0x74>
 800f21e:	683b      	ldr	r3, [r7, #0]
 800f220:	88db      	ldrh	r3, [r3, #6]
 800f222:	2b00      	cmp	r3, #0
 800f224:	d12c      	bne.n	800f280 <USBD_SetAddress+0x74>
 800f226:	683b      	ldr	r3, [r7, #0]
 800f228:	885b      	ldrh	r3, [r3, #2]
 800f22a:	2b7f      	cmp	r3, #127	; 0x7f
 800f22c:	d828      	bhi.n	800f280 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f22e:	683b      	ldr	r3, [r7, #0]
 800f230:	885b      	ldrh	r3, [r3, #2]
 800f232:	b2db      	uxtb	r3, r3
 800f234:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f238:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f240:	2b03      	cmp	r3, #3
 800f242:	d104      	bne.n	800f24e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800f244:	6839      	ldr	r1, [r7, #0]
 800f246:	6878      	ldr	r0, [r7, #4]
 800f248:	f000 f988 	bl	800f55c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f24c:	e01c      	b.n	800f288 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	7bfa      	ldrb	r2, [r7, #15]
 800f252:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f256:	7bfb      	ldrb	r3, [r7, #15]
 800f258:	4619      	mov	r1, r3
 800f25a:	6878      	ldr	r0, [r7, #4]
 800f25c:	f005 fc51 	bl	8014b02 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800f260:	6878      	ldr	r0, [r7, #4]
 800f262:	f000 fa43 	bl	800f6ec <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f266:	7bfb      	ldrb	r3, [r7, #15]
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d004      	beq.n	800f276 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	2202      	movs	r2, #2
 800f270:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f274:	e008      	b.n	800f288 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	2201      	movs	r2, #1
 800f27a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f27e:	e003      	b.n	800f288 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f280:	6839      	ldr	r1, [r7, #0]
 800f282:	6878      	ldr	r0, [r7, #4]
 800f284:	f000 f96a 	bl	800f55c <USBD_CtlError>
  }
}
 800f288:	bf00      	nop
 800f28a:	3710      	adds	r7, #16
 800f28c:	46bd      	mov	sp, r7
 800f28e:	bd80      	pop	{r7, pc}

0800f290 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f290:	b580      	push	{r7, lr}
 800f292:	b082      	sub	sp, #8
 800f294:	af00      	add	r7, sp, #0
 800f296:	6078      	str	r0, [r7, #4]
 800f298:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f29a:	683b      	ldr	r3, [r7, #0]
 800f29c:	885b      	ldrh	r3, [r3, #2]
 800f29e:	b2da      	uxtb	r2, r3
 800f2a0:	4b41      	ldr	r3, [pc, #260]	; (800f3a8 <USBD_SetConfig+0x118>)
 800f2a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f2a4:	4b40      	ldr	r3, [pc, #256]	; (800f3a8 <USBD_SetConfig+0x118>)
 800f2a6:	781b      	ldrb	r3, [r3, #0]
 800f2a8:	2b01      	cmp	r3, #1
 800f2aa:	d904      	bls.n	800f2b6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800f2ac:	6839      	ldr	r1, [r7, #0]
 800f2ae:	6878      	ldr	r0, [r7, #4]
 800f2b0:	f000 f954 	bl	800f55c <USBD_CtlError>
 800f2b4:	e075      	b.n	800f3a2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f2bc:	2b02      	cmp	r3, #2
 800f2be:	d002      	beq.n	800f2c6 <USBD_SetConfig+0x36>
 800f2c0:	2b03      	cmp	r3, #3
 800f2c2:	d023      	beq.n	800f30c <USBD_SetConfig+0x7c>
 800f2c4:	e062      	b.n	800f38c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800f2c6:	4b38      	ldr	r3, [pc, #224]	; (800f3a8 <USBD_SetConfig+0x118>)
 800f2c8:	781b      	ldrb	r3, [r3, #0]
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d01a      	beq.n	800f304 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800f2ce:	4b36      	ldr	r3, [pc, #216]	; (800f3a8 <USBD_SetConfig+0x118>)
 800f2d0:	781b      	ldrb	r3, [r3, #0]
 800f2d2:	461a      	mov	r2, r3
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	2203      	movs	r2, #3
 800f2dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800f2e0:	4b31      	ldr	r3, [pc, #196]	; (800f3a8 <USBD_SetConfig+0x118>)
 800f2e2:	781b      	ldrb	r3, [r3, #0]
 800f2e4:	4619      	mov	r1, r3
 800f2e6:	6878      	ldr	r0, [r7, #4]
 800f2e8:	f7ff f9bb 	bl	800e662 <USBD_SetClassConfig>
 800f2ec:	4603      	mov	r3, r0
 800f2ee:	2b02      	cmp	r3, #2
 800f2f0:	d104      	bne.n	800f2fc <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800f2f2:	6839      	ldr	r1, [r7, #0]
 800f2f4:	6878      	ldr	r0, [r7, #4]
 800f2f6:	f000 f931 	bl	800f55c <USBD_CtlError>
            return;
 800f2fa:	e052      	b.n	800f3a2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800f2fc:	6878      	ldr	r0, [r7, #4]
 800f2fe:	f000 f9f5 	bl	800f6ec <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800f302:	e04e      	b.n	800f3a2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f304:	6878      	ldr	r0, [r7, #4]
 800f306:	f000 f9f1 	bl	800f6ec <USBD_CtlSendStatus>
        break;
 800f30a:	e04a      	b.n	800f3a2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800f30c:	4b26      	ldr	r3, [pc, #152]	; (800f3a8 <USBD_SetConfig+0x118>)
 800f30e:	781b      	ldrb	r3, [r3, #0]
 800f310:	2b00      	cmp	r3, #0
 800f312:	d112      	bne.n	800f33a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	2202      	movs	r2, #2
 800f318:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800f31c:	4b22      	ldr	r3, [pc, #136]	; (800f3a8 <USBD_SetConfig+0x118>)
 800f31e:	781b      	ldrb	r3, [r3, #0]
 800f320:	461a      	mov	r2, r3
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800f326:	4b20      	ldr	r3, [pc, #128]	; (800f3a8 <USBD_SetConfig+0x118>)
 800f328:	781b      	ldrb	r3, [r3, #0]
 800f32a:	4619      	mov	r1, r3
 800f32c:	6878      	ldr	r0, [r7, #4]
 800f32e:	f7ff f9b7 	bl	800e6a0 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800f332:	6878      	ldr	r0, [r7, #4]
 800f334:	f000 f9da 	bl	800f6ec <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800f338:	e033      	b.n	800f3a2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800f33a:	4b1b      	ldr	r3, [pc, #108]	; (800f3a8 <USBD_SetConfig+0x118>)
 800f33c:	781b      	ldrb	r3, [r3, #0]
 800f33e:	461a      	mov	r2, r3
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	685b      	ldr	r3, [r3, #4]
 800f344:	429a      	cmp	r2, r3
 800f346:	d01d      	beq.n	800f384 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	685b      	ldr	r3, [r3, #4]
 800f34c:	b2db      	uxtb	r3, r3
 800f34e:	4619      	mov	r1, r3
 800f350:	6878      	ldr	r0, [r7, #4]
 800f352:	f7ff f9a5 	bl	800e6a0 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800f356:	4b14      	ldr	r3, [pc, #80]	; (800f3a8 <USBD_SetConfig+0x118>)
 800f358:	781b      	ldrb	r3, [r3, #0]
 800f35a:	461a      	mov	r2, r3
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800f360:	4b11      	ldr	r3, [pc, #68]	; (800f3a8 <USBD_SetConfig+0x118>)
 800f362:	781b      	ldrb	r3, [r3, #0]
 800f364:	4619      	mov	r1, r3
 800f366:	6878      	ldr	r0, [r7, #4]
 800f368:	f7ff f97b 	bl	800e662 <USBD_SetClassConfig>
 800f36c:	4603      	mov	r3, r0
 800f36e:	2b02      	cmp	r3, #2
 800f370:	d104      	bne.n	800f37c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800f372:	6839      	ldr	r1, [r7, #0]
 800f374:	6878      	ldr	r0, [r7, #4]
 800f376:	f000 f8f1 	bl	800f55c <USBD_CtlError>
            return;
 800f37a:	e012      	b.n	800f3a2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f37c:	6878      	ldr	r0, [r7, #4]
 800f37e:	f000 f9b5 	bl	800f6ec <USBD_CtlSendStatus>
        break;
 800f382:	e00e      	b.n	800f3a2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f384:	6878      	ldr	r0, [r7, #4]
 800f386:	f000 f9b1 	bl	800f6ec <USBD_CtlSendStatus>
        break;
 800f38a:	e00a      	b.n	800f3a2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800f38c:	6839      	ldr	r1, [r7, #0]
 800f38e:	6878      	ldr	r0, [r7, #4]
 800f390:	f000 f8e4 	bl	800f55c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800f394:	4b04      	ldr	r3, [pc, #16]	; (800f3a8 <USBD_SetConfig+0x118>)
 800f396:	781b      	ldrb	r3, [r3, #0]
 800f398:	4619      	mov	r1, r3
 800f39a:	6878      	ldr	r0, [r7, #4]
 800f39c:	f7ff f980 	bl	800e6a0 <USBD_ClrClassConfig>
        break;
 800f3a0:	bf00      	nop
    }
  }
}
 800f3a2:	3708      	adds	r7, #8
 800f3a4:	46bd      	mov	sp, r7
 800f3a6:	bd80      	pop	{r7, pc}
 800f3a8:	200004a8 	.word	0x200004a8

0800f3ac <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f3ac:	b580      	push	{r7, lr}
 800f3ae:	b082      	sub	sp, #8
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
 800f3b4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f3b6:	683b      	ldr	r3, [r7, #0]
 800f3b8:	88db      	ldrh	r3, [r3, #6]
 800f3ba:	2b01      	cmp	r3, #1
 800f3bc:	d004      	beq.n	800f3c8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f3be:	6839      	ldr	r1, [r7, #0]
 800f3c0:	6878      	ldr	r0, [r7, #4]
 800f3c2:	f000 f8cb 	bl	800f55c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f3c6:	e021      	b.n	800f40c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f3ce:	2b01      	cmp	r3, #1
 800f3d0:	db17      	blt.n	800f402 <USBD_GetConfig+0x56>
 800f3d2:	2b02      	cmp	r3, #2
 800f3d4:	dd02      	ble.n	800f3dc <USBD_GetConfig+0x30>
 800f3d6:	2b03      	cmp	r3, #3
 800f3d8:	d00b      	beq.n	800f3f2 <USBD_GetConfig+0x46>
 800f3da:	e012      	b.n	800f402 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	2200      	movs	r2, #0
 800f3e0:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	3308      	adds	r3, #8
 800f3e6:	2201      	movs	r2, #1
 800f3e8:	4619      	mov	r1, r3
 800f3ea:	6878      	ldr	r0, [r7, #4]
 800f3ec:	f000 f920 	bl	800f630 <USBD_CtlSendData>
        break;
 800f3f0:	e00c      	b.n	800f40c <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	3304      	adds	r3, #4
 800f3f6:	2201      	movs	r2, #1
 800f3f8:	4619      	mov	r1, r3
 800f3fa:	6878      	ldr	r0, [r7, #4]
 800f3fc:	f000 f918 	bl	800f630 <USBD_CtlSendData>
        break;
 800f400:	e004      	b.n	800f40c <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800f402:	6839      	ldr	r1, [r7, #0]
 800f404:	6878      	ldr	r0, [r7, #4]
 800f406:	f000 f8a9 	bl	800f55c <USBD_CtlError>
        break;
 800f40a:	bf00      	nop
}
 800f40c:	bf00      	nop
 800f40e:	3708      	adds	r7, #8
 800f410:	46bd      	mov	sp, r7
 800f412:	bd80      	pop	{r7, pc}

0800f414 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f414:	b580      	push	{r7, lr}
 800f416:	b082      	sub	sp, #8
 800f418:	af00      	add	r7, sp, #0
 800f41a:	6078      	str	r0, [r7, #4]
 800f41c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f424:	3b01      	subs	r3, #1
 800f426:	2b02      	cmp	r3, #2
 800f428:	d81e      	bhi.n	800f468 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f42a:	683b      	ldr	r3, [r7, #0]
 800f42c:	88db      	ldrh	r3, [r3, #6]
 800f42e:	2b02      	cmp	r3, #2
 800f430:	d004      	beq.n	800f43c <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800f432:	6839      	ldr	r1, [r7, #0]
 800f434:	6878      	ldr	r0, [r7, #4]
 800f436:	f000 f891 	bl	800f55c <USBD_CtlError>
        break;
 800f43a:	e01a      	b.n	800f472 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	2201      	movs	r2, #1
 800f440:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d005      	beq.n	800f458 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	68db      	ldr	r3, [r3, #12]
 800f450:	f043 0202 	orr.w	r2, r3, #2
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	330c      	adds	r3, #12
 800f45c:	2202      	movs	r2, #2
 800f45e:	4619      	mov	r1, r3
 800f460:	6878      	ldr	r0, [r7, #4]
 800f462:	f000 f8e5 	bl	800f630 <USBD_CtlSendData>
      break;
 800f466:	e004      	b.n	800f472 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800f468:	6839      	ldr	r1, [r7, #0]
 800f46a:	6878      	ldr	r0, [r7, #4]
 800f46c:	f000 f876 	bl	800f55c <USBD_CtlError>
      break;
 800f470:	bf00      	nop
  }
}
 800f472:	bf00      	nop
 800f474:	3708      	adds	r7, #8
 800f476:	46bd      	mov	sp, r7
 800f478:	bd80      	pop	{r7, pc}

0800f47a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f47a:	b580      	push	{r7, lr}
 800f47c:	b082      	sub	sp, #8
 800f47e:	af00      	add	r7, sp, #0
 800f480:	6078      	str	r0, [r7, #4]
 800f482:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f484:	683b      	ldr	r3, [r7, #0]
 800f486:	885b      	ldrh	r3, [r3, #2]
 800f488:	2b01      	cmp	r3, #1
 800f48a:	d106      	bne.n	800f49a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	2201      	movs	r2, #1
 800f490:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800f494:	6878      	ldr	r0, [r7, #4]
 800f496:	f000 f929 	bl	800f6ec <USBD_CtlSendStatus>
  }
}
 800f49a:	bf00      	nop
 800f49c:	3708      	adds	r7, #8
 800f49e:	46bd      	mov	sp, r7
 800f4a0:	bd80      	pop	{r7, pc}

0800f4a2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f4a2:	b580      	push	{r7, lr}
 800f4a4:	b082      	sub	sp, #8
 800f4a6:	af00      	add	r7, sp, #0
 800f4a8:	6078      	str	r0, [r7, #4]
 800f4aa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f4b2:	3b01      	subs	r3, #1
 800f4b4:	2b02      	cmp	r3, #2
 800f4b6:	d80b      	bhi.n	800f4d0 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f4b8:	683b      	ldr	r3, [r7, #0]
 800f4ba:	885b      	ldrh	r3, [r3, #2]
 800f4bc:	2b01      	cmp	r3, #1
 800f4be:	d10c      	bne.n	800f4da <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	2200      	movs	r2, #0
 800f4c4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800f4c8:	6878      	ldr	r0, [r7, #4]
 800f4ca:	f000 f90f 	bl	800f6ec <USBD_CtlSendStatus>
      }
      break;
 800f4ce:	e004      	b.n	800f4da <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800f4d0:	6839      	ldr	r1, [r7, #0]
 800f4d2:	6878      	ldr	r0, [r7, #4]
 800f4d4:	f000 f842 	bl	800f55c <USBD_CtlError>
      break;
 800f4d8:	e000      	b.n	800f4dc <USBD_ClrFeature+0x3a>
      break;
 800f4da:	bf00      	nop
  }
}
 800f4dc:	bf00      	nop
 800f4de:	3708      	adds	r7, #8
 800f4e0:	46bd      	mov	sp, r7
 800f4e2:	bd80      	pop	{r7, pc}

0800f4e4 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f4e4:	b480      	push	{r7}
 800f4e6:	b083      	sub	sp, #12
 800f4e8:	af00      	add	r7, sp, #0
 800f4ea:	6078      	str	r0, [r7, #4]
 800f4ec:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800f4ee:	683b      	ldr	r3, [r7, #0]
 800f4f0:	781a      	ldrb	r2, [r3, #0]
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800f4f6:	683b      	ldr	r3, [r7, #0]
 800f4f8:	785a      	ldrb	r2, [r3, #1]
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800f4fe:	683b      	ldr	r3, [r7, #0]
 800f500:	3302      	adds	r3, #2
 800f502:	781b      	ldrb	r3, [r3, #0]
 800f504:	b29a      	uxth	r2, r3
 800f506:	683b      	ldr	r3, [r7, #0]
 800f508:	3303      	adds	r3, #3
 800f50a:	781b      	ldrb	r3, [r3, #0]
 800f50c:	b29b      	uxth	r3, r3
 800f50e:	021b      	lsls	r3, r3, #8
 800f510:	b29b      	uxth	r3, r3
 800f512:	4413      	add	r3, r2
 800f514:	b29a      	uxth	r2, r3
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800f51a:	683b      	ldr	r3, [r7, #0]
 800f51c:	3304      	adds	r3, #4
 800f51e:	781b      	ldrb	r3, [r3, #0]
 800f520:	b29a      	uxth	r2, r3
 800f522:	683b      	ldr	r3, [r7, #0]
 800f524:	3305      	adds	r3, #5
 800f526:	781b      	ldrb	r3, [r3, #0]
 800f528:	b29b      	uxth	r3, r3
 800f52a:	021b      	lsls	r3, r3, #8
 800f52c:	b29b      	uxth	r3, r3
 800f52e:	4413      	add	r3, r2
 800f530:	b29a      	uxth	r2, r3
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800f536:	683b      	ldr	r3, [r7, #0]
 800f538:	3306      	adds	r3, #6
 800f53a:	781b      	ldrb	r3, [r3, #0]
 800f53c:	b29a      	uxth	r2, r3
 800f53e:	683b      	ldr	r3, [r7, #0]
 800f540:	3307      	adds	r3, #7
 800f542:	781b      	ldrb	r3, [r3, #0]
 800f544:	b29b      	uxth	r3, r3
 800f546:	021b      	lsls	r3, r3, #8
 800f548:	b29b      	uxth	r3, r3
 800f54a:	4413      	add	r3, r2
 800f54c:	b29a      	uxth	r2, r3
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	80da      	strh	r2, [r3, #6]

}
 800f552:	bf00      	nop
 800f554:	370c      	adds	r7, #12
 800f556:	46bd      	mov	sp, r7
 800f558:	bc80      	pop	{r7}
 800f55a:	4770      	bx	lr

0800f55c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800f55c:	b580      	push	{r7, lr}
 800f55e:	b082      	sub	sp, #8
 800f560:	af00      	add	r7, sp, #0
 800f562:	6078      	str	r0, [r7, #4]
 800f564:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800f566:	2180      	movs	r1, #128	; 0x80
 800f568:	6878      	ldr	r0, [r7, #4]
 800f56a:	f005 fa61 	bl	8014a30 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800f56e:	2100      	movs	r1, #0
 800f570:	6878      	ldr	r0, [r7, #4]
 800f572:	f005 fa5d 	bl	8014a30 <USBD_LL_StallEP>
}
 800f576:	bf00      	nop
 800f578:	3708      	adds	r7, #8
 800f57a:	46bd      	mov	sp, r7
 800f57c:	bd80      	pop	{r7, pc}

0800f57e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f57e:	b580      	push	{r7, lr}
 800f580:	b086      	sub	sp, #24
 800f582:	af00      	add	r7, sp, #0
 800f584:	60f8      	str	r0, [r7, #12]
 800f586:	60b9      	str	r1, [r7, #8]
 800f588:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f58a:	2300      	movs	r3, #0
 800f58c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	2b00      	cmp	r3, #0
 800f592:	d032      	beq.n	800f5fa <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800f594:	68f8      	ldr	r0, [r7, #12]
 800f596:	f000 f834 	bl	800f602 <USBD_GetLen>
 800f59a:	4603      	mov	r3, r0
 800f59c:	3301      	adds	r3, #1
 800f59e:	b29b      	uxth	r3, r3
 800f5a0:	005b      	lsls	r3, r3, #1
 800f5a2:	b29a      	uxth	r2, r3
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800f5a8:	7dfb      	ldrb	r3, [r7, #23]
 800f5aa:	1c5a      	adds	r2, r3, #1
 800f5ac:	75fa      	strb	r2, [r7, #23]
 800f5ae:	461a      	mov	r2, r3
 800f5b0:	68bb      	ldr	r3, [r7, #8]
 800f5b2:	4413      	add	r3, r2
 800f5b4:	687a      	ldr	r2, [r7, #4]
 800f5b6:	7812      	ldrb	r2, [r2, #0]
 800f5b8:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800f5ba:	7dfb      	ldrb	r3, [r7, #23]
 800f5bc:	1c5a      	adds	r2, r3, #1
 800f5be:	75fa      	strb	r2, [r7, #23]
 800f5c0:	461a      	mov	r2, r3
 800f5c2:	68bb      	ldr	r3, [r7, #8]
 800f5c4:	4413      	add	r3, r2
 800f5c6:	2203      	movs	r2, #3
 800f5c8:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800f5ca:	e012      	b.n	800f5f2 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	1c5a      	adds	r2, r3, #1
 800f5d0:	60fa      	str	r2, [r7, #12]
 800f5d2:	7dfa      	ldrb	r2, [r7, #23]
 800f5d4:	1c51      	adds	r1, r2, #1
 800f5d6:	75f9      	strb	r1, [r7, #23]
 800f5d8:	4611      	mov	r1, r2
 800f5da:	68ba      	ldr	r2, [r7, #8]
 800f5dc:	440a      	add	r2, r1
 800f5de:	781b      	ldrb	r3, [r3, #0]
 800f5e0:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800f5e2:	7dfb      	ldrb	r3, [r7, #23]
 800f5e4:	1c5a      	adds	r2, r3, #1
 800f5e6:	75fa      	strb	r2, [r7, #23]
 800f5e8:	461a      	mov	r2, r3
 800f5ea:	68bb      	ldr	r3, [r7, #8]
 800f5ec:	4413      	add	r3, r2
 800f5ee:	2200      	movs	r2, #0
 800f5f0:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	781b      	ldrb	r3, [r3, #0]
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d1e8      	bne.n	800f5cc <USBD_GetString+0x4e>
    }
  }
}
 800f5fa:	bf00      	nop
 800f5fc:	3718      	adds	r7, #24
 800f5fe:	46bd      	mov	sp, r7
 800f600:	bd80      	pop	{r7, pc}

0800f602 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f602:	b480      	push	{r7}
 800f604:	b085      	sub	sp, #20
 800f606:	af00      	add	r7, sp, #0
 800f608:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f60a:	2300      	movs	r3, #0
 800f60c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800f60e:	e005      	b.n	800f61c <USBD_GetLen+0x1a>
  {
    len++;
 800f610:	7bfb      	ldrb	r3, [r7, #15]
 800f612:	3301      	adds	r3, #1
 800f614:	73fb      	strb	r3, [r7, #15]
    buf++;
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	3301      	adds	r3, #1
 800f61a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	781b      	ldrb	r3, [r3, #0]
 800f620:	2b00      	cmp	r3, #0
 800f622:	d1f5      	bne.n	800f610 <USBD_GetLen+0xe>
  }

  return len;
 800f624:	7bfb      	ldrb	r3, [r7, #15]
}
 800f626:	4618      	mov	r0, r3
 800f628:	3714      	adds	r7, #20
 800f62a:	46bd      	mov	sp, r7
 800f62c:	bc80      	pop	{r7}
 800f62e:	4770      	bx	lr

0800f630 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800f630:	b580      	push	{r7, lr}
 800f632:	b084      	sub	sp, #16
 800f634:	af00      	add	r7, sp, #0
 800f636:	60f8      	str	r0, [r7, #12]
 800f638:	60b9      	str	r1, [r7, #8]
 800f63a:	4613      	mov	r3, r2
 800f63c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	2202      	movs	r2, #2
 800f642:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800f646:	88fa      	ldrh	r2, [r7, #6]
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800f64c:	88fa      	ldrh	r2, [r7, #6]
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f652:	88fb      	ldrh	r3, [r7, #6]
 800f654:	68ba      	ldr	r2, [r7, #8]
 800f656:	2100      	movs	r1, #0
 800f658:	68f8      	ldr	r0, [r7, #12]
 800f65a:	f005 fa71 	bl	8014b40 <USBD_LL_Transmit>

  return USBD_OK;
 800f65e:	2300      	movs	r3, #0
}
 800f660:	4618      	mov	r0, r3
 800f662:	3710      	adds	r7, #16
 800f664:	46bd      	mov	sp, r7
 800f666:	bd80      	pop	{r7, pc}

0800f668 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800f668:	b580      	push	{r7, lr}
 800f66a:	b084      	sub	sp, #16
 800f66c:	af00      	add	r7, sp, #0
 800f66e:	60f8      	str	r0, [r7, #12]
 800f670:	60b9      	str	r1, [r7, #8]
 800f672:	4613      	mov	r3, r2
 800f674:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f676:	88fb      	ldrh	r3, [r7, #6]
 800f678:	68ba      	ldr	r2, [r7, #8]
 800f67a:	2100      	movs	r1, #0
 800f67c:	68f8      	ldr	r0, [r7, #12]
 800f67e:	f005 fa5f 	bl	8014b40 <USBD_LL_Transmit>

  return USBD_OK;
 800f682:	2300      	movs	r3, #0
}
 800f684:	4618      	mov	r0, r3
 800f686:	3710      	adds	r7, #16
 800f688:	46bd      	mov	sp, r7
 800f68a:	bd80      	pop	{r7, pc}

0800f68c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800f68c:	b580      	push	{r7, lr}
 800f68e:	b084      	sub	sp, #16
 800f690:	af00      	add	r7, sp, #0
 800f692:	60f8      	str	r0, [r7, #12]
 800f694:	60b9      	str	r1, [r7, #8]
 800f696:	4613      	mov	r3, r2
 800f698:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	2203      	movs	r2, #3
 800f69e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800f6a2:	88fa      	ldrh	r2, [r7, #6]
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800f6aa:	88fa      	ldrh	r2, [r7, #6]
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f6b2:	88fb      	ldrh	r3, [r7, #6]
 800f6b4:	68ba      	ldr	r2, [r7, #8]
 800f6b6:	2100      	movs	r1, #0
 800f6b8:	68f8      	ldr	r0, [r7, #12]
 800f6ba:	f005 fa64 	bl	8014b86 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f6be:	2300      	movs	r3, #0
}
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	3710      	adds	r7, #16
 800f6c4:	46bd      	mov	sp, r7
 800f6c6:	bd80      	pop	{r7, pc}

0800f6c8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800f6c8:	b580      	push	{r7, lr}
 800f6ca:	b084      	sub	sp, #16
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	60f8      	str	r0, [r7, #12]
 800f6d0:	60b9      	str	r1, [r7, #8]
 800f6d2:	4613      	mov	r3, r2
 800f6d4:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f6d6:	88fb      	ldrh	r3, [r7, #6]
 800f6d8:	68ba      	ldr	r2, [r7, #8]
 800f6da:	2100      	movs	r1, #0
 800f6dc:	68f8      	ldr	r0, [r7, #12]
 800f6de:	f005 fa52 	bl	8014b86 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f6e2:	2300      	movs	r3, #0
}
 800f6e4:	4618      	mov	r0, r3
 800f6e6:	3710      	adds	r7, #16
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	bd80      	pop	{r7, pc}

0800f6ec <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f6ec:	b580      	push	{r7, lr}
 800f6ee:	b082      	sub	sp, #8
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	2204      	movs	r2, #4
 800f6f8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f6fc:	2300      	movs	r3, #0
 800f6fe:	2200      	movs	r2, #0
 800f700:	2100      	movs	r1, #0
 800f702:	6878      	ldr	r0, [r7, #4]
 800f704:	f005 fa1c 	bl	8014b40 <USBD_LL_Transmit>

  return USBD_OK;
 800f708:	2300      	movs	r3, #0
}
 800f70a:	4618      	mov	r0, r3
 800f70c:	3708      	adds	r7, #8
 800f70e:	46bd      	mov	sp, r7
 800f710:	bd80      	pop	{r7, pc}

0800f712 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f712:	b580      	push	{r7, lr}
 800f714:	b082      	sub	sp, #8
 800f716:	af00      	add	r7, sp, #0
 800f718:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	2205      	movs	r2, #5
 800f71e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f722:	2300      	movs	r3, #0
 800f724:	2200      	movs	r2, #0
 800f726:	2100      	movs	r1, #0
 800f728:	6878      	ldr	r0, [r7, #4]
 800f72a:	f005 fa2c 	bl	8014b86 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f72e:	2300      	movs	r3, #0
}
 800f730:	4618      	mov	r0, r3
 800f732:	3708      	adds	r7, #8
 800f734:	46bd      	mov	sp, r7
 800f736:	bd80      	pop	{r7, pc}

0800f738 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f738:	b480      	push	{r7}
 800f73a:	b087      	sub	sp, #28
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	60f8      	str	r0, [r7, #12]
 800f740:	60b9      	str	r1, [r7, #8]
 800f742:	4613      	mov	r3, r2
 800f744:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f746:	2301      	movs	r3, #1
 800f748:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f74a:	2300      	movs	r3, #0
 800f74c:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800f74e:	4b1e      	ldr	r3, [pc, #120]	; (800f7c8 <FATFS_LinkDriverEx+0x90>)
 800f750:	7a5b      	ldrb	r3, [r3, #9]
 800f752:	b2db      	uxtb	r3, r3
 800f754:	2b01      	cmp	r3, #1
 800f756:	d831      	bhi.n	800f7bc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f758:	4b1b      	ldr	r3, [pc, #108]	; (800f7c8 <FATFS_LinkDriverEx+0x90>)
 800f75a:	7a5b      	ldrb	r3, [r3, #9]
 800f75c:	b2db      	uxtb	r3, r3
 800f75e:	461a      	mov	r2, r3
 800f760:	4b19      	ldr	r3, [pc, #100]	; (800f7c8 <FATFS_LinkDriverEx+0x90>)
 800f762:	2100      	movs	r1, #0
 800f764:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800f766:	4b18      	ldr	r3, [pc, #96]	; (800f7c8 <FATFS_LinkDriverEx+0x90>)
 800f768:	7a5b      	ldrb	r3, [r3, #9]
 800f76a:	b2db      	uxtb	r3, r3
 800f76c:	4a16      	ldr	r2, [pc, #88]	; (800f7c8 <FATFS_LinkDriverEx+0x90>)
 800f76e:	009b      	lsls	r3, r3, #2
 800f770:	4413      	add	r3, r2
 800f772:	68fa      	ldr	r2, [r7, #12]
 800f774:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800f776:	4b14      	ldr	r3, [pc, #80]	; (800f7c8 <FATFS_LinkDriverEx+0x90>)
 800f778:	7a5b      	ldrb	r3, [r3, #9]
 800f77a:	b2db      	uxtb	r3, r3
 800f77c:	461a      	mov	r2, r3
 800f77e:	4b12      	ldr	r3, [pc, #72]	; (800f7c8 <FATFS_LinkDriverEx+0x90>)
 800f780:	4413      	add	r3, r2
 800f782:	79fa      	ldrb	r2, [r7, #7]
 800f784:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f786:	4b10      	ldr	r3, [pc, #64]	; (800f7c8 <FATFS_LinkDriverEx+0x90>)
 800f788:	7a5b      	ldrb	r3, [r3, #9]
 800f78a:	b2db      	uxtb	r3, r3
 800f78c:	1c5a      	adds	r2, r3, #1
 800f78e:	b2d1      	uxtb	r1, r2
 800f790:	4a0d      	ldr	r2, [pc, #52]	; (800f7c8 <FATFS_LinkDriverEx+0x90>)
 800f792:	7251      	strb	r1, [r2, #9]
 800f794:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f796:	7dbb      	ldrb	r3, [r7, #22]
 800f798:	3330      	adds	r3, #48	; 0x30
 800f79a:	b2da      	uxtb	r2, r3
 800f79c:	68bb      	ldr	r3, [r7, #8]
 800f79e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f7a0:	68bb      	ldr	r3, [r7, #8]
 800f7a2:	3301      	adds	r3, #1
 800f7a4:	223a      	movs	r2, #58	; 0x3a
 800f7a6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f7a8:	68bb      	ldr	r3, [r7, #8]
 800f7aa:	3302      	adds	r3, #2
 800f7ac:	222f      	movs	r2, #47	; 0x2f
 800f7ae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f7b0:	68bb      	ldr	r3, [r7, #8]
 800f7b2:	3303      	adds	r3, #3
 800f7b4:	2200      	movs	r2, #0
 800f7b6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f7b8:	2300      	movs	r3, #0
 800f7ba:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800f7bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800f7be:	4618      	mov	r0, r3
 800f7c0:	371c      	adds	r7, #28
 800f7c2:	46bd      	mov	sp, r7
 800f7c4:	bc80      	pop	{r7}
 800f7c6:	4770      	bx	lr
 800f7c8:	200004ac 	.word	0x200004ac

0800f7cc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800f7cc:	b580      	push	{r7, lr}
 800f7ce:	b082      	sub	sp, #8
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	6078      	str	r0, [r7, #4]
 800f7d4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f7d6:	2200      	movs	r2, #0
 800f7d8:	6839      	ldr	r1, [r7, #0]
 800f7da:	6878      	ldr	r0, [r7, #4]
 800f7dc:	f7ff ffac 	bl	800f738 <FATFS_LinkDriverEx>
 800f7e0:	4603      	mov	r3, r0
}
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	3708      	adds	r7, #8
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	bd80      	pop	{r7, pc}
	...

0800f7ec <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800f7ec:	b580      	push	{r7, lr}
 800f7ee:	b082      	sub	sp, #8
 800f7f0:	af00      	add	r7, sp, #0
 800f7f2:	4603      	mov	r3, r0
 800f7f4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800f7f6:	4b0b      	ldr	r3, [pc, #44]	; (800f824 <SD_initialize+0x38>)
 800f7f8:	2201      	movs	r2, #1
 800f7fa:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800f7fc:	f7fd fe36 	bl	800d46c <BSP_SD_Init>
 800f800:	4603      	mov	r3, r0
 800f802:	2b00      	cmp	r3, #0
 800f804:	d107      	bne.n	800f816 <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800f806:	4b07      	ldr	r3, [pc, #28]	; (800f824 <SD_initialize+0x38>)
 800f808:	781b      	ldrb	r3, [r3, #0]
 800f80a:	b2db      	uxtb	r3, r3
 800f80c:	f023 0301 	bic.w	r3, r3, #1
 800f810:	b2da      	uxtb	r2, r3
 800f812:	4b04      	ldr	r3, [pc, #16]	; (800f824 <SD_initialize+0x38>)
 800f814:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800f816:	4b03      	ldr	r3, [pc, #12]	; (800f824 <SD_initialize+0x38>)
 800f818:	781b      	ldrb	r3, [r3, #0]
 800f81a:	b2db      	uxtb	r3, r3
}
 800f81c:	4618      	mov	r0, r3
 800f81e:	3708      	adds	r7, #8
 800f820:	46bd      	mov	sp, r7
 800f822:	bd80      	pop	{r7, pc}
 800f824:	2000011f 	.word	0x2000011f

0800f828 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800f828:	b580      	push	{r7, lr}
 800f82a:	b082      	sub	sp, #8
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	4603      	mov	r3, r0
 800f830:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800f832:	4b0b      	ldr	r3, [pc, #44]	; (800f860 <SD_status+0x38>)
 800f834:	2201      	movs	r2, #1
 800f836:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800f838:	f7fd fe7a 	bl	800d530 <BSP_SD_GetCardState>
 800f83c:	4603      	mov	r3, r0
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d107      	bne.n	800f852 <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800f842:	4b07      	ldr	r3, [pc, #28]	; (800f860 <SD_status+0x38>)
 800f844:	781b      	ldrb	r3, [r3, #0]
 800f846:	b2db      	uxtb	r3, r3
 800f848:	f023 0301 	bic.w	r3, r3, #1
 800f84c:	b2da      	uxtb	r2, r3
 800f84e:	4b04      	ldr	r3, [pc, #16]	; (800f860 <SD_status+0x38>)
 800f850:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800f852:	4b03      	ldr	r3, [pc, #12]	; (800f860 <SD_status+0x38>)
 800f854:	781b      	ldrb	r3, [r3, #0]
 800f856:	b2db      	uxtb	r3, r3
}
 800f858:	4618      	mov	r0, r3
 800f85a:	3708      	adds	r7, #8
 800f85c:	46bd      	mov	sp, r7
 800f85e:	bd80      	pop	{r7, pc}
 800f860:	2000011f 	.word	0x2000011f

0800f864 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800f864:	b580      	push	{r7, lr}
 800f866:	b086      	sub	sp, #24
 800f868:	af00      	add	r7, sp, #0
 800f86a:	60b9      	str	r1, [r7, #8]
 800f86c:	607a      	str	r2, [r7, #4]
 800f86e:	603b      	str	r3, [r7, #0]
 800f870:	4603      	mov	r3, r0
 800f872:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f874:	2301      	movs	r3, #1
 800f876:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800f878:	4b0f      	ldr	r3, [pc, #60]	; (800f8b8 <SD_read+0x54>)
 800f87a:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 800f87c:	4b0f      	ldr	r3, [pc, #60]	; (800f8bc <SD_read+0x58>)
 800f87e:	683a      	ldr	r2, [r7, #0]
 800f880:	6879      	ldr	r1, [r7, #4]
 800f882:	68b8      	ldr	r0, [r7, #8]
 800f884:	f7fd fe18 	bl	800d4b8 <BSP_SD_ReadBlocks>
 800f888:	4603      	mov	r3, r0
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d10e      	bne.n	800f8ac <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800f88e:	e006      	b.n	800f89e <SD_read+0x3a>
    {
      if (timeout-- == 0)
 800f890:	693b      	ldr	r3, [r7, #16]
 800f892:	1e5a      	subs	r2, r3, #1
 800f894:	613a      	str	r2, [r7, #16]
 800f896:	2b00      	cmp	r3, #0
 800f898:	d101      	bne.n	800f89e <SD_read+0x3a>
      {
        return RES_ERROR;
 800f89a:	2301      	movs	r3, #1
 800f89c:	e007      	b.n	800f8ae <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800f89e:	f7fd fe47 	bl	800d530 <BSP_SD_GetCardState>
 800f8a2:	4603      	mov	r3, r0
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d1f3      	bne.n	800f890 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 800f8a8:	2300      	movs	r3, #0
 800f8aa:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800f8ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800f8ae:	4618      	mov	r0, r3
 800f8b0:	3718      	adds	r7, #24
 800f8b2:	46bd      	mov	sp, r7
 800f8b4:	bd80      	pop	{r7, pc}
 800f8b6:	bf00      	nop
 800f8b8:	000186a0 	.word	0x000186a0
 800f8bc:	05f5e100 	.word	0x05f5e100

0800f8c0 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800f8c0:	b580      	push	{r7, lr}
 800f8c2:	b086      	sub	sp, #24
 800f8c4:	af00      	add	r7, sp, #0
 800f8c6:	60b9      	str	r1, [r7, #8]
 800f8c8:	607a      	str	r2, [r7, #4]
 800f8ca:	603b      	str	r3, [r7, #0]
 800f8cc:	4603      	mov	r3, r0
 800f8ce:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f8d0:	2301      	movs	r3, #1
 800f8d2:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800f8d4:	4b0f      	ldr	r3, [pc, #60]	; (800f914 <SD_write+0x54>)
 800f8d6:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 800f8d8:	4b0f      	ldr	r3, [pc, #60]	; (800f918 <SD_write+0x58>)
 800f8da:	683a      	ldr	r2, [r7, #0]
 800f8dc:	6879      	ldr	r1, [r7, #4]
 800f8de:	68b8      	ldr	r0, [r7, #8]
 800f8e0:	f7fd fe08 	bl	800d4f4 <BSP_SD_WriteBlocks>
 800f8e4:	4603      	mov	r3, r0
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d10e      	bne.n	800f908 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800f8ea:	e006      	b.n	800f8fa <SD_write+0x3a>
    {
      if (timeout-- == 0)
 800f8ec:	693b      	ldr	r3, [r7, #16]
 800f8ee:	1e5a      	subs	r2, r3, #1
 800f8f0:	613a      	str	r2, [r7, #16]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d101      	bne.n	800f8fa <SD_write+0x3a>
      {
        return RES_ERROR;
 800f8f6:	2301      	movs	r3, #1
 800f8f8:	e007      	b.n	800f90a <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800f8fa:	f7fd fe19 	bl	800d530 <BSP_SD_GetCardState>
 800f8fe:	4603      	mov	r3, r0
 800f900:	2b00      	cmp	r3, #0
 800f902:	d1f3      	bne.n	800f8ec <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 800f904:	2300      	movs	r3, #0
 800f906:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800f908:	7dfb      	ldrb	r3, [r7, #23]
}
 800f90a:	4618      	mov	r0, r3
 800f90c:	3718      	adds	r7, #24
 800f90e:	46bd      	mov	sp, r7
 800f910:	bd80      	pop	{r7, pc}
 800f912:	bf00      	nop
 800f914:	000186a0 	.word	0x000186a0
 800f918:	05f5e100 	.word	0x05f5e100

0800f91c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800f91c:	b580      	push	{r7, lr}
 800f91e:	b08c      	sub	sp, #48	; 0x30
 800f920:	af00      	add	r7, sp, #0
 800f922:	4603      	mov	r3, r0
 800f924:	603a      	str	r2, [r7, #0]
 800f926:	71fb      	strb	r3, [r7, #7]
 800f928:	460b      	mov	r3, r1
 800f92a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800f92c:	2301      	movs	r3, #1
 800f92e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800f932:	4b24      	ldr	r3, [pc, #144]	; (800f9c4 <SD_ioctl+0xa8>)
 800f934:	781b      	ldrb	r3, [r3, #0]
 800f936:	b2db      	uxtb	r3, r3
 800f938:	f003 0301 	and.w	r3, r3, #1
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d001      	beq.n	800f944 <SD_ioctl+0x28>
 800f940:	2303      	movs	r3, #3
 800f942:	e03b      	b.n	800f9bc <SD_ioctl+0xa0>
  
  switch (cmd)
 800f944:	79bb      	ldrb	r3, [r7, #6]
 800f946:	2b03      	cmp	r3, #3
 800f948:	d833      	bhi.n	800f9b2 <SD_ioctl+0x96>
 800f94a:	a201      	add	r2, pc, #4	; (adr r2, 800f950 <SD_ioctl+0x34>)
 800f94c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f950:	0800f961 	.word	0x0800f961
 800f954:	0800f969 	.word	0x0800f969
 800f958:	0800f981 	.word	0x0800f981
 800f95c:	0800f99b 	.word	0x0800f99b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800f960:	2300      	movs	r3, #0
 800f962:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f966:	e027      	b.n	800f9b8 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800f968:	f107 030c 	add.w	r3, r7, #12
 800f96c:	4618      	mov	r0, r3
 800f96e:	f7fd fdef 	bl	800d550 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800f972:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f974:	683b      	ldr	r3, [r7, #0]
 800f976:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f978:	2300      	movs	r3, #0
 800f97a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f97e:	e01b      	b.n	800f9b8 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f980:	f107 030c 	add.w	r3, r7, #12
 800f984:	4618      	mov	r0, r3
 800f986:	f7fd fde3 	bl	800d550 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800f98a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f98c:	b29a      	uxth	r2, r3
 800f98e:	683b      	ldr	r3, [r7, #0]
 800f990:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800f992:	2300      	movs	r3, #0
 800f994:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f998:	e00e      	b.n	800f9b8 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f99a:	f107 030c 	add.w	r3, r7, #12
 800f99e:	4618      	mov	r0, r3
 800f9a0:	f7fd fdd6 	bl	800d550 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 800f9a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f9a6:	683b      	ldr	r3, [r7, #0]
 800f9a8:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f9b0:	e002      	b.n	800f9b8 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800f9b2:	2304      	movs	r3, #4
 800f9b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 800f9b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800f9bc:	4618      	mov	r0, r3
 800f9be:	3730      	adds	r7, #48	; 0x30
 800f9c0:	46bd      	mov	sp, r7
 800f9c2:	bd80      	pop	{r7, pc}
 800f9c4:	2000011f 	.word	0x2000011f

0800f9c8 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800f9c8:	b480      	push	{r7}
 800f9ca:	b083      	sub	sp, #12
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	4603      	mov	r3, r0
 800f9d0:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 800f9d2:	88fb      	ldrh	r3, [r7, #6]
 800f9d4:	ba5b      	rev16	r3, r3
 800f9d6:	b29b      	uxth	r3, r3
}
 800f9d8:	4618      	mov	r0, r3
 800f9da:	370c      	adds	r7, #12
 800f9dc:	46bd      	mov	sp, r7
 800f9de:	bc80      	pop	{r7}
 800f9e0:	4770      	bx	lr

0800f9e2 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800f9e2:	b580      	push	{r7, lr}
 800f9e4:	b082      	sub	sp, #8
 800f9e6:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800f9ec:	f000 f8a4 	bl	800fb38 <mem_init>
  memp_init();
 800f9f0:	f000 fb34 	bl	801005c <memp_init>
  pbuf_init();
  netif_init();
 800f9f4:	f000 fbec 	bl	80101d0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800f9f8:	f001 fbe6 	bl	80111c8 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800f9fc:	f001 face 	bl	8010f9c <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800fa00:	bf00      	nop
 800fa02:	3708      	adds	r7, #8
 800fa04:	46bd      	mov	sp, r7
 800fa06:	bd80      	pop	{r7, pc}

0800fa08 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b084      	sub	sp, #16
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800fa10:	4b40      	ldr	r3, [pc, #256]	; (800fb14 <plug_holes+0x10c>)
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	687a      	ldr	r2, [r7, #4]
 800fa16:	429a      	cmp	r2, r3
 800fa18:	d206      	bcs.n	800fa28 <plug_holes+0x20>
 800fa1a:	4b3f      	ldr	r3, [pc, #252]	; (800fb18 <plug_holes+0x110>)
 800fa1c:	f240 125d 	movw	r2, #349	; 0x15d
 800fa20:	493e      	ldr	r1, [pc, #248]	; (800fb1c <plug_holes+0x114>)
 800fa22:	483f      	ldr	r0, [pc, #252]	; (800fb20 <plug_holes+0x118>)
 800fa24:	f005 fe62 	bl	80156ec <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800fa28:	4b3e      	ldr	r3, [pc, #248]	; (800fb24 <plug_holes+0x11c>)
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	687a      	ldr	r2, [r7, #4]
 800fa2e:	429a      	cmp	r2, r3
 800fa30:	d306      	bcc.n	800fa40 <plug_holes+0x38>
 800fa32:	4b39      	ldr	r3, [pc, #228]	; (800fb18 <plug_holes+0x110>)
 800fa34:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800fa38:	493b      	ldr	r1, [pc, #236]	; (800fb28 <plug_holes+0x120>)
 800fa3a:	4839      	ldr	r0, [pc, #228]	; (800fb20 <plug_holes+0x118>)
 800fa3c:	f005 fe56 	bl	80156ec <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	791b      	ldrb	r3, [r3, #4]
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d006      	beq.n	800fa56 <plug_holes+0x4e>
 800fa48:	4b33      	ldr	r3, [pc, #204]	; (800fb18 <plug_holes+0x110>)
 800fa4a:	f240 125f 	movw	r2, #351	; 0x15f
 800fa4e:	4937      	ldr	r1, [pc, #220]	; (800fb2c <plug_holes+0x124>)
 800fa50:	4833      	ldr	r0, [pc, #204]	; (800fb20 <plug_holes+0x118>)
 800fa52:	f005 fe4b 	bl	80156ec <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	881b      	ldrh	r3, [r3, #0]
 800fa5a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fa5e:	d906      	bls.n	800fa6e <plug_holes+0x66>
 800fa60:	4b2d      	ldr	r3, [pc, #180]	; (800fb18 <plug_holes+0x110>)
 800fa62:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800fa66:	4932      	ldr	r1, [pc, #200]	; (800fb30 <plug_holes+0x128>)
 800fa68:	482d      	ldr	r0, [pc, #180]	; (800fb20 <plug_holes+0x118>)
 800fa6a:	f005 fe3f 	bl	80156ec <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800fa6e:	4b29      	ldr	r3, [pc, #164]	; (800fb14 <plug_holes+0x10c>)
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	687a      	ldr	r2, [r7, #4]
 800fa74:	8812      	ldrh	r2, [r2, #0]
 800fa76:	4413      	add	r3, r2
 800fa78:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800fa7a:	687a      	ldr	r2, [r7, #4]
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	429a      	cmp	r2, r3
 800fa80:	d01f      	beq.n	800fac2 <plug_holes+0xba>
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	791b      	ldrb	r3, [r3, #4]
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d11b      	bne.n	800fac2 <plug_holes+0xba>
 800fa8a:	4b26      	ldr	r3, [pc, #152]	; (800fb24 <plug_holes+0x11c>)
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	68fa      	ldr	r2, [r7, #12]
 800fa90:	429a      	cmp	r2, r3
 800fa92:	d016      	beq.n	800fac2 <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800fa94:	4b27      	ldr	r3, [pc, #156]	; (800fb34 <plug_holes+0x12c>)
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	68fa      	ldr	r2, [r7, #12]
 800fa9a:	429a      	cmp	r2, r3
 800fa9c:	d102      	bne.n	800faa4 <plug_holes+0x9c>
      lfree = mem;
 800fa9e:	4a25      	ldr	r2, [pc, #148]	; (800fb34 <plug_holes+0x12c>)
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800faa4:	68fb      	ldr	r3, [r7, #12]
 800faa6:	881a      	ldrh	r2, [r3, #0]
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	4a19      	ldr	r2, [pc, #100]	; (800fb14 <plug_holes+0x10c>)
 800fab0:	6812      	ldr	r2, [r2, #0]
 800fab2:	1a99      	subs	r1, r3, r2
 800fab4:	4b17      	ldr	r3, [pc, #92]	; (800fb14 <plug_holes+0x10c>)
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	68fa      	ldr	r2, [r7, #12]
 800faba:	8812      	ldrh	r2, [r2, #0]
 800fabc:	4413      	add	r3, r2
 800fabe:	b28a      	uxth	r2, r1
 800fac0:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800fac2:	4b14      	ldr	r3, [pc, #80]	; (800fb14 <plug_holes+0x10c>)
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	687a      	ldr	r2, [r7, #4]
 800fac8:	8852      	ldrh	r2, [r2, #2]
 800faca:	4413      	add	r3, r2
 800facc:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800face:	68ba      	ldr	r2, [r7, #8]
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	429a      	cmp	r2, r3
 800fad4:	d01a      	beq.n	800fb0c <plug_holes+0x104>
 800fad6:	68bb      	ldr	r3, [r7, #8]
 800fad8:	791b      	ldrb	r3, [r3, #4]
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d116      	bne.n	800fb0c <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800fade:	4b15      	ldr	r3, [pc, #84]	; (800fb34 <plug_holes+0x12c>)
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	687a      	ldr	r2, [r7, #4]
 800fae4:	429a      	cmp	r2, r3
 800fae6:	d102      	bne.n	800faee <plug_holes+0xe6>
      lfree = pmem;
 800fae8:	4a12      	ldr	r2, [pc, #72]	; (800fb34 <plug_holes+0x12c>)
 800faea:	68bb      	ldr	r3, [r7, #8]
 800faec:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	881a      	ldrh	r2, [r3, #0]
 800faf2:	68bb      	ldr	r3, [r7, #8]
 800faf4:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800faf6:	68bb      	ldr	r3, [r7, #8]
 800faf8:	4a06      	ldr	r2, [pc, #24]	; (800fb14 <plug_holes+0x10c>)
 800fafa:	6812      	ldr	r2, [r2, #0]
 800fafc:	1a99      	subs	r1, r3, r2
 800fafe:	4b05      	ldr	r3, [pc, #20]	; (800fb14 <plug_holes+0x10c>)
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	687a      	ldr	r2, [r7, #4]
 800fb04:	8812      	ldrh	r2, [r2, #0]
 800fb06:	4413      	add	r3, r2
 800fb08:	b28a      	uxth	r2, r1
 800fb0a:	805a      	strh	r2, [r3, #2]
  }
}
 800fb0c:	bf00      	nop
 800fb0e:	3710      	adds	r7, #16
 800fb10:	46bd      	mov	sp, r7
 800fb12:	bd80      	pop	{r7, pc}
 800fb14:	200004b8 	.word	0x200004b8
 800fb18:	080179cc 	.word	0x080179cc
 800fb1c:	080179fc 	.word	0x080179fc
 800fb20:	08017a14 	.word	0x08017a14
 800fb24:	200004bc 	.word	0x200004bc
 800fb28:	08017a3c 	.word	0x08017a3c
 800fb2c:	08017a58 	.word	0x08017a58
 800fb30:	08017a74 	.word	0x08017a74
 800fb34:	200004c0 	.word	0x200004c0

0800fb38 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800fb38:	b480      	push	{r7}
 800fb3a:	b083      	sub	sp, #12
 800fb3c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800fb3e:	4b18      	ldr	r3, [pc, #96]	; (800fba0 <mem_init+0x68>)
 800fb40:	3303      	adds	r3, #3
 800fb42:	f023 0303 	bic.w	r3, r3, #3
 800fb46:	461a      	mov	r2, r3
 800fb48:	4b16      	ldr	r3, [pc, #88]	; (800fba4 <mem_init+0x6c>)
 800fb4a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800fb4c:	4b15      	ldr	r3, [pc, #84]	; (800fba4 <mem_init+0x6c>)
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800fb58:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	2200      	movs	r2, #0
 800fb5e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	2200      	movs	r2, #0
 800fb64:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800fb66:	4b0f      	ldr	r3, [pc, #60]	; (800fba4 <mem_init+0x6c>)
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 800fb6e:	4a0e      	ldr	r2, [pc, #56]	; (800fba8 <mem_init+0x70>)
 800fb70:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800fb72:	4b0d      	ldr	r3, [pc, #52]	; (800fba8 <mem_init+0x70>)
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	2201      	movs	r2, #1
 800fb78:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800fb7a:	4b0b      	ldr	r3, [pc, #44]	; (800fba8 <mem_init+0x70>)
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800fb82:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800fb84:	4b08      	ldr	r3, [pc, #32]	; (800fba8 <mem_init+0x70>)
 800fb86:	681b      	ldr	r3, [r3, #0]
 800fb88:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800fb8c:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800fb8e:	4b05      	ldr	r3, [pc, #20]	; (800fba4 <mem_init+0x6c>)
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	4a06      	ldr	r2, [pc, #24]	; (800fbac <mem_init+0x74>)
 800fb94:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800fb96:	bf00      	nop
 800fb98:	370c      	adds	r7, #12
 800fb9a:	46bd      	mov	sp, r7
 800fb9c:	bc80      	pop	{r7}
 800fb9e:	4770      	bx	lr
 800fba0:	20004844 	.word	0x20004844
 800fba4:	200004b8 	.word	0x200004b8
 800fba8:	200004bc 	.word	0x200004bc
 800fbac:	200004c0 	.word	0x200004c0

0800fbb0 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800fbb0:	b580      	push	{r7, lr}
 800fbb2:	b084      	sub	sp, #16
 800fbb4:	af00      	add	r7, sp, #0
 800fbb6:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d043      	beq.n	800fc46 <mem_free+0x96>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	f003 0303 	and.w	r3, r3, #3
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d006      	beq.n	800fbd6 <mem_free+0x26>
 800fbc8:	4b22      	ldr	r3, [pc, #136]	; (800fc54 <mem_free+0xa4>)
 800fbca:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800fbce:	4922      	ldr	r1, [pc, #136]	; (800fc58 <mem_free+0xa8>)
 800fbd0:	4822      	ldr	r0, [pc, #136]	; (800fc5c <mem_free+0xac>)
 800fbd2:	f005 fd8b 	bl	80156ec <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800fbd6:	4b22      	ldr	r3, [pc, #136]	; (800fc60 <mem_free+0xb0>)
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	687a      	ldr	r2, [r7, #4]
 800fbdc:	429a      	cmp	r2, r3
 800fbde:	d304      	bcc.n	800fbea <mem_free+0x3a>
 800fbe0:	4b20      	ldr	r3, [pc, #128]	; (800fc64 <mem_free+0xb4>)
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	687a      	ldr	r2, [r7, #4]
 800fbe6:	429a      	cmp	r2, r3
 800fbe8:	d306      	bcc.n	800fbf8 <mem_free+0x48>
 800fbea:	4b1a      	ldr	r3, [pc, #104]	; (800fc54 <mem_free+0xa4>)
 800fbec:	f240 12af 	movw	r2, #431	; 0x1af
 800fbf0:	491d      	ldr	r1, [pc, #116]	; (800fc68 <mem_free+0xb8>)
 800fbf2:	481a      	ldr	r0, [pc, #104]	; (800fc5c <mem_free+0xac>)
 800fbf4:	f005 fd7a 	bl	80156ec <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800fbf8:	4b19      	ldr	r3, [pc, #100]	; (800fc60 <mem_free+0xb0>)
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	687a      	ldr	r2, [r7, #4]
 800fbfe:	429a      	cmp	r2, r3
 800fc00:	d323      	bcc.n	800fc4a <mem_free+0x9a>
 800fc02:	4b18      	ldr	r3, [pc, #96]	; (800fc64 <mem_free+0xb4>)
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	687a      	ldr	r2, [r7, #4]
 800fc08:	429a      	cmp	r2, r3
 800fc0a:	d21e      	bcs.n	800fc4a <mem_free+0x9a>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	3b08      	subs	r3, #8
 800fc10:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	791b      	ldrb	r3, [r3, #4]
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d106      	bne.n	800fc28 <mem_free+0x78>
 800fc1a:	4b0e      	ldr	r3, [pc, #56]	; (800fc54 <mem_free+0xa4>)
 800fc1c:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800fc20:	4912      	ldr	r1, [pc, #72]	; (800fc6c <mem_free+0xbc>)
 800fc22:	480e      	ldr	r0, [pc, #56]	; (800fc5c <mem_free+0xac>)
 800fc24:	f005 fd62 	bl	80156ec <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	2200      	movs	r2, #0
 800fc2c:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800fc2e:	4b10      	ldr	r3, [pc, #64]	; (800fc70 <mem_free+0xc0>)
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	68fa      	ldr	r2, [r7, #12]
 800fc34:	429a      	cmp	r2, r3
 800fc36:	d202      	bcs.n	800fc3e <mem_free+0x8e>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800fc38:	4a0d      	ldr	r2, [pc, #52]	; (800fc70 <mem_free+0xc0>)
 800fc3a:	68fb      	ldr	r3, [r7, #12]
 800fc3c:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800fc3e:	68f8      	ldr	r0, [r7, #12]
 800fc40:	f7ff fee2 	bl	800fa08 <plug_holes>
 800fc44:	e002      	b.n	800fc4c <mem_free+0x9c>
    return;
 800fc46:	bf00      	nop
 800fc48:	e000      	b.n	800fc4c <mem_free+0x9c>
    return;
 800fc4a:	bf00      	nop
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800fc4c:	3710      	adds	r7, #16
 800fc4e:	46bd      	mov	sp, r7
 800fc50:	bd80      	pop	{r7, pc}
 800fc52:	bf00      	nop
 800fc54:	080179cc 	.word	0x080179cc
 800fc58:	08017aa0 	.word	0x08017aa0
 800fc5c:	08017a14 	.word	0x08017a14
 800fc60:	200004b8 	.word	0x200004b8
 800fc64:	200004bc 	.word	0x200004bc
 800fc68:	08017ac4 	.word	0x08017ac4
 800fc6c:	08017adc 	.word	0x08017adc
 800fc70:	200004c0 	.word	0x200004c0

0800fc74 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800fc74:	b580      	push	{r7, lr}
 800fc76:	b086      	sub	sp, #24
 800fc78:	af00      	add	r7, sp, #0
 800fc7a:	6078      	str	r0, [r7, #4]
 800fc7c:	460b      	mov	r3, r1
 800fc7e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800fc80:	887b      	ldrh	r3, [r7, #2]
 800fc82:	3303      	adds	r3, #3
 800fc84:	b29b      	uxth	r3, r3
 800fc86:	f023 0303 	bic.w	r3, r3, #3
 800fc8a:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 800fc8c:	887b      	ldrh	r3, [r7, #2]
 800fc8e:	2b0b      	cmp	r3, #11
 800fc90:	d801      	bhi.n	800fc96 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800fc92:	230c      	movs	r3, #12
 800fc94:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800fc96:	887b      	ldrh	r3, [r7, #2]
 800fc98:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fc9c:	d901      	bls.n	800fca2 <mem_trim+0x2e>
    return NULL;
 800fc9e:	2300      	movs	r3, #0
 800fca0:	e0b1      	b.n	800fe06 <mem_trim+0x192>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800fca2:	4b5b      	ldr	r3, [pc, #364]	; (800fe10 <mem_trim+0x19c>)
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	687a      	ldr	r2, [r7, #4]
 800fca8:	429a      	cmp	r2, r3
 800fcaa:	d304      	bcc.n	800fcb6 <mem_trim+0x42>
 800fcac:	4b59      	ldr	r3, [pc, #356]	; (800fe14 <mem_trim+0x1a0>)
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	687a      	ldr	r2, [r7, #4]
 800fcb2:	429a      	cmp	r2, r3
 800fcb4:	d306      	bcc.n	800fcc4 <mem_trim+0x50>
 800fcb6:	4b58      	ldr	r3, [pc, #352]	; (800fe18 <mem_trim+0x1a4>)
 800fcb8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800fcbc:	4957      	ldr	r1, [pc, #348]	; (800fe1c <mem_trim+0x1a8>)
 800fcbe:	4858      	ldr	r0, [pc, #352]	; (800fe20 <mem_trim+0x1ac>)
 800fcc0:	f005 fd14 	bl	80156ec <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800fcc4:	4b52      	ldr	r3, [pc, #328]	; (800fe10 <mem_trim+0x19c>)
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	687a      	ldr	r2, [r7, #4]
 800fcca:	429a      	cmp	r2, r3
 800fccc:	d304      	bcc.n	800fcd8 <mem_trim+0x64>
 800fcce:	4b51      	ldr	r3, [pc, #324]	; (800fe14 <mem_trim+0x1a0>)
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	687a      	ldr	r2, [r7, #4]
 800fcd4:	429a      	cmp	r2, r3
 800fcd6:	d301      	bcc.n	800fcdc <mem_trim+0x68>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	e094      	b.n	800fe06 <mem_trim+0x192>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	3b08      	subs	r3, #8
 800fce0:	617b      	str	r3, [r7, #20]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800fce2:	697b      	ldr	r3, [r7, #20]
 800fce4:	4a4a      	ldr	r2, [pc, #296]	; (800fe10 <mem_trim+0x19c>)
 800fce6:	6812      	ldr	r2, [r2, #0]
 800fce8:	1a9b      	subs	r3, r3, r2
 800fcea:	827b      	strh	r3, [r7, #18]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800fcec:	697b      	ldr	r3, [r7, #20]
 800fcee:	881a      	ldrh	r2, [r3, #0]
 800fcf0:	8a7b      	ldrh	r3, [r7, #18]
 800fcf2:	1ad3      	subs	r3, r2, r3
 800fcf4:	b29b      	uxth	r3, r3
 800fcf6:	3b08      	subs	r3, #8
 800fcf8:	823b      	strh	r3, [r7, #16]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800fcfa:	887a      	ldrh	r2, [r7, #2]
 800fcfc:	8a3b      	ldrh	r3, [r7, #16]
 800fcfe:	429a      	cmp	r2, r3
 800fd00:	d906      	bls.n	800fd10 <mem_trim+0x9c>
 800fd02:	4b45      	ldr	r3, [pc, #276]	; (800fe18 <mem_trim+0x1a4>)
 800fd04:	f240 2206 	movw	r2, #518	; 0x206
 800fd08:	4946      	ldr	r1, [pc, #280]	; (800fe24 <mem_trim+0x1b0>)
 800fd0a:	4845      	ldr	r0, [pc, #276]	; (800fe20 <mem_trim+0x1ac>)
 800fd0c:	f005 fcee 	bl	80156ec <iprintf>
  if (newsize > size) {
 800fd10:	887a      	ldrh	r2, [r7, #2]
 800fd12:	8a3b      	ldrh	r3, [r7, #16]
 800fd14:	429a      	cmp	r2, r3
 800fd16:	d901      	bls.n	800fd1c <mem_trim+0xa8>
    /* not supported */
    return NULL;
 800fd18:	2300      	movs	r3, #0
 800fd1a:	e074      	b.n	800fe06 <mem_trim+0x192>
  }
  if (newsize == size) {
 800fd1c:	887a      	ldrh	r2, [r7, #2]
 800fd1e:	8a3b      	ldrh	r3, [r7, #16]
 800fd20:	429a      	cmp	r2, r3
 800fd22:	d101      	bne.n	800fd28 <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	e06e      	b.n	800fe06 <mem_trim+0x192>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800fd28:	4b39      	ldr	r3, [pc, #228]	; (800fe10 <mem_trim+0x19c>)
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	697a      	ldr	r2, [r7, #20]
 800fd2e:	8812      	ldrh	r2, [r2, #0]
 800fd30:	4413      	add	r3, r2
 800fd32:	60fb      	str	r3, [r7, #12]
  if (mem2->used == 0) {
 800fd34:	68fb      	ldr	r3, [r7, #12]
 800fd36:	791b      	ldrb	r3, [r3, #4]
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d131      	bne.n	800fda0 <mem_trim+0x12c>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800fd3c:	68fb      	ldr	r3, [r7, #12]
 800fd3e:	881b      	ldrh	r3, [r3, #0]
 800fd40:	813b      	strh	r3, [r7, #8]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800fd42:	8a7a      	ldrh	r2, [r7, #18]
 800fd44:	887b      	ldrh	r3, [r7, #2]
 800fd46:	4413      	add	r3, r2
 800fd48:	b29b      	uxth	r3, r3
 800fd4a:	3308      	adds	r3, #8
 800fd4c:	817b      	strh	r3, [r7, #10]
    if (lfree == mem2) {
 800fd4e:	4b36      	ldr	r3, [pc, #216]	; (800fe28 <mem_trim+0x1b4>)
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	68fa      	ldr	r2, [r7, #12]
 800fd54:	429a      	cmp	r2, r3
 800fd56:	d105      	bne.n	800fd64 <mem_trim+0xf0>
      lfree = (struct mem *)(void *)&ram[ptr2];
 800fd58:	4b2d      	ldr	r3, [pc, #180]	; (800fe10 <mem_trim+0x19c>)
 800fd5a:	681a      	ldr	r2, [r3, #0]
 800fd5c:	897b      	ldrh	r3, [r7, #10]
 800fd5e:	4413      	add	r3, r2
 800fd60:	4a31      	ldr	r2, [pc, #196]	; (800fe28 <mem_trim+0x1b4>)
 800fd62:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800fd64:	4b2a      	ldr	r3, [pc, #168]	; (800fe10 <mem_trim+0x19c>)
 800fd66:	681a      	ldr	r2, [r3, #0]
 800fd68:	897b      	ldrh	r3, [r7, #10]
 800fd6a:	4413      	add	r3, r2
 800fd6c:	60fb      	str	r3, [r7, #12]
    mem2->used = 0;
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	2200      	movs	r2, #0
 800fd72:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	893a      	ldrh	r2, [r7, #8]
 800fd78:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	8a7a      	ldrh	r2, [r7, #18]
 800fd7e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800fd80:	697b      	ldr	r3, [r7, #20]
 800fd82:	897a      	ldrh	r2, [r7, #10]
 800fd84:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800fd86:	68fb      	ldr	r3, [r7, #12]
 800fd88:	881b      	ldrh	r3, [r3, #0]
 800fd8a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fd8e:	d039      	beq.n	800fe04 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800fd90:	4b1f      	ldr	r3, [pc, #124]	; (800fe10 <mem_trim+0x19c>)
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	68fa      	ldr	r2, [r7, #12]
 800fd96:	8812      	ldrh	r2, [r2, #0]
 800fd98:	4413      	add	r3, r2
 800fd9a:	897a      	ldrh	r2, [r7, #10]
 800fd9c:	805a      	strh	r2, [r3, #2]
 800fd9e:	e031      	b.n	800fe04 <mem_trim+0x190>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800fda0:	887b      	ldrh	r3, [r7, #2]
 800fda2:	f103 0214 	add.w	r2, r3, #20
 800fda6:	8a3b      	ldrh	r3, [r7, #16]
 800fda8:	429a      	cmp	r2, r3
 800fdaa:	d82b      	bhi.n	800fe04 <mem_trim+0x190>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800fdac:	8a7a      	ldrh	r2, [r7, #18]
 800fdae:	887b      	ldrh	r3, [r7, #2]
 800fdb0:	4413      	add	r3, r2
 800fdb2:	b29b      	uxth	r3, r3
 800fdb4:	3308      	adds	r3, #8
 800fdb6:	817b      	strh	r3, [r7, #10]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800fdb8:	4b15      	ldr	r3, [pc, #84]	; (800fe10 <mem_trim+0x19c>)
 800fdba:	681a      	ldr	r2, [r3, #0]
 800fdbc:	897b      	ldrh	r3, [r7, #10]
 800fdbe:	4413      	add	r3, r2
 800fdc0:	60fb      	str	r3, [r7, #12]
    if (mem2 < lfree) {
 800fdc2:	4b19      	ldr	r3, [pc, #100]	; (800fe28 <mem_trim+0x1b4>)
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	68fa      	ldr	r2, [r7, #12]
 800fdc8:	429a      	cmp	r2, r3
 800fdca:	d202      	bcs.n	800fdd2 <mem_trim+0x15e>
      lfree = mem2;
 800fdcc:	4a16      	ldr	r2, [pc, #88]	; (800fe28 <mem_trim+0x1b4>)
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	2200      	movs	r2, #0
 800fdd6:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800fdd8:	697b      	ldr	r3, [r7, #20]
 800fdda:	881a      	ldrh	r2, [r3, #0]
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800fde0:	68fb      	ldr	r3, [r7, #12]
 800fde2:	8a7a      	ldrh	r2, [r7, #18]
 800fde4:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800fde6:	697b      	ldr	r3, [r7, #20]
 800fde8:	897a      	ldrh	r2, [r7, #10]
 800fdea:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	881b      	ldrh	r3, [r3, #0]
 800fdf0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fdf4:	d006      	beq.n	800fe04 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800fdf6:	4b06      	ldr	r3, [pc, #24]	; (800fe10 <mem_trim+0x19c>)
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	68fa      	ldr	r2, [r7, #12]
 800fdfc:	8812      	ldrh	r2, [r2, #0]
 800fdfe:	4413      	add	r3, r2
 800fe00:	897a      	ldrh	r2, [r7, #10]
 800fe02:	805a      	strh	r2, [r3, #2]
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800fe04:	687b      	ldr	r3, [r7, #4]
}
 800fe06:	4618      	mov	r0, r3
 800fe08:	3718      	adds	r7, #24
 800fe0a:	46bd      	mov	sp, r7
 800fe0c:	bd80      	pop	{r7, pc}
 800fe0e:	bf00      	nop
 800fe10:	200004b8 	.word	0x200004b8
 800fe14:	200004bc 	.word	0x200004bc
 800fe18:	080179cc 	.word	0x080179cc
 800fe1c:	08017af0 	.word	0x08017af0
 800fe20:	08017a14 	.word	0x08017a14
 800fe24:	08017b08 	.word	0x08017b08
 800fe28:	200004c0 	.word	0x200004c0

0800fe2c <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800fe2c:	b580      	push	{r7, lr}
 800fe2e:	b088      	sub	sp, #32
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	4603      	mov	r3, r0
 800fe34:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800fe36:	88fb      	ldrh	r3, [r7, #6]
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	d101      	bne.n	800fe40 <mem_malloc+0x14>
    return NULL;
 800fe3c:	2300      	movs	r3, #0
 800fe3e:	e0c8      	b.n	800ffd2 <mem_malloc+0x1a6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800fe40:	88fb      	ldrh	r3, [r7, #6]
 800fe42:	3303      	adds	r3, #3
 800fe44:	b29b      	uxth	r3, r3
 800fe46:	f023 0303 	bic.w	r3, r3, #3
 800fe4a:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800fe4c:	88fb      	ldrh	r3, [r7, #6]
 800fe4e:	2b0b      	cmp	r3, #11
 800fe50:	d801      	bhi.n	800fe56 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800fe52:	230c      	movs	r3, #12
 800fe54:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 800fe56:	88fb      	ldrh	r3, [r7, #6]
 800fe58:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fe5c:	d901      	bls.n	800fe62 <mem_malloc+0x36>
    return NULL;
 800fe5e:	2300      	movs	r3, #0
 800fe60:	e0b7      	b.n	800ffd2 <mem_malloc+0x1a6>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800fe62:	4b5e      	ldr	r3, [pc, #376]	; (800ffdc <mem_malloc+0x1b0>)
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	461a      	mov	r2, r3
 800fe68:	4b5d      	ldr	r3, [pc, #372]	; (800ffe0 <mem_malloc+0x1b4>)
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	1ad3      	subs	r3, r2, r3
 800fe6e:	83fb      	strh	r3, [r7, #30]
 800fe70:	e0a7      	b.n	800ffc2 <mem_malloc+0x196>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800fe72:	4b5b      	ldr	r3, [pc, #364]	; (800ffe0 <mem_malloc+0x1b4>)
 800fe74:	681a      	ldr	r2, [r3, #0]
 800fe76:	8bfb      	ldrh	r3, [r7, #30]
 800fe78:	4413      	add	r3, r2
 800fe7a:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800fe7c:	697b      	ldr	r3, [r7, #20]
 800fe7e:	791b      	ldrb	r3, [r3, #4]
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	f040 8098 	bne.w	800ffb6 <mem_malloc+0x18a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800fe86:	697b      	ldr	r3, [r7, #20]
 800fe88:	881b      	ldrh	r3, [r3, #0]
 800fe8a:	461a      	mov	r2, r3
 800fe8c:	8bfb      	ldrh	r3, [r7, #30]
 800fe8e:	1ad3      	subs	r3, r2, r3
 800fe90:	f1a3 0208 	sub.w	r2, r3, #8
 800fe94:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 800fe96:	429a      	cmp	r2, r3
 800fe98:	f0c0 808d 	bcc.w	800ffb6 <mem_malloc+0x18a>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800fe9c:	697b      	ldr	r3, [r7, #20]
 800fe9e:	881b      	ldrh	r3, [r3, #0]
 800fea0:	461a      	mov	r2, r3
 800fea2:	8bfb      	ldrh	r3, [r7, #30]
 800fea4:	1ad3      	subs	r3, r2, r3
 800fea6:	f1a3 0208 	sub.w	r2, r3, #8
 800feaa:	88fb      	ldrh	r3, [r7, #6]
 800feac:	3314      	adds	r3, #20
 800feae:	429a      	cmp	r2, r3
 800feb0:	d327      	bcc.n	800ff02 <mem_malloc+0xd6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800feb2:	8bfa      	ldrh	r2, [r7, #30]
 800feb4:	88fb      	ldrh	r3, [r7, #6]
 800feb6:	4413      	add	r3, r2
 800feb8:	b29b      	uxth	r3, r3
 800feba:	3308      	adds	r3, #8
 800febc:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800febe:	4b48      	ldr	r3, [pc, #288]	; (800ffe0 <mem_malloc+0x1b4>)
 800fec0:	681a      	ldr	r2, [r3, #0]
 800fec2:	8a7b      	ldrh	r3, [r7, #18]
 800fec4:	4413      	add	r3, r2
 800fec6:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	2200      	movs	r2, #0
 800fecc:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800fece:	697b      	ldr	r3, [r7, #20]
 800fed0:	881a      	ldrh	r2, [r3, #0]
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	8bfa      	ldrh	r2, [r7, #30]
 800feda:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800fedc:	697b      	ldr	r3, [r7, #20]
 800fede:	8a7a      	ldrh	r2, [r7, #18]
 800fee0:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800fee2:	697b      	ldr	r3, [r7, #20]
 800fee4:	2201      	movs	r2, #1
 800fee6:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	881b      	ldrh	r3, [r3, #0]
 800feec:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fef0:	d00a      	beq.n	800ff08 <mem_malloc+0xdc>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800fef2:	4b3b      	ldr	r3, [pc, #236]	; (800ffe0 <mem_malloc+0x1b4>)
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	68fa      	ldr	r2, [r7, #12]
 800fef8:	8812      	ldrh	r2, [r2, #0]
 800fefa:	4413      	add	r3, r2
 800fefc:	8a7a      	ldrh	r2, [r7, #18]
 800fefe:	805a      	strh	r2, [r3, #2]
 800ff00:	e002      	b.n	800ff08 <mem_malloc+0xdc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800ff02:	697b      	ldr	r3, [r7, #20]
 800ff04:	2201      	movs	r2, #1
 800ff06:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800ff08:	4b34      	ldr	r3, [pc, #208]	; (800ffdc <mem_malloc+0x1b0>)
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	697a      	ldr	r2, [r7, #20]
 800ff0e:	429a      	cmp	r2, r3
 800ff10:	d127      	bne.n	800ff62 <mem_malloc+0x136>
          struct mem *cur = lfree;
 800ff12:	4b32      	ldr	r3, [pc, #200]	; (800ffdc <mem_malloc+0x1b0>)
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800ff18:	e005      	b.n	800ff26 <mem_malloc+0xfa>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800ff1a:	4b31      	ldr	r3, [pc, #196]	; (800ffe0 <mem_malloc+0x1b4>)
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	69ba      	ldr	r2, [r7, #24]
 800ff20:	8812      	ldrh	r2, [r2, #0]
 800ff22:	4413      	add	r3, r2
 800ff24:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 800ff26:	69bb      	ldr	r3, [r7, #24]
 800ff28:	791b      	ldrb	r3, [r3, #4]
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d004      	beq.n	800ff38 <mem_malloc+0x10c>
 800ff2e:	4b2d      	ldr	r3, [pc, #180]	; (800ffe4 <mem_malloc+0x1b8>)
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	69ba      	ldr	r2, [r7, #24]
 800ff34:	429a      	cmp	r2, r3
 800ff36:	d1f0      	bne.n	800ff1a <mem_malloc+0xee>
          }
          lfree = cur;
 800ff38:	4a28      	ldr	r2, [pc, #160]	; (800ffdc <mem_malloc+0x1b0>)
 800ff3a:	69bb      	ldr	r3, [r7, #24]
 800ff3c:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800ff3e:	4b27      	ldr	r3, [pc, #156]	; (800ffdc <mem_malloc+0x1b0>)
 800ff40:	681a      	ldr	r2, [r3, #0]
 800ff42:	4b28      	ldr	r3, [pc, #160]	; (800ffe4 <mem_malloc+0x1b8>)
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	429a      	cmp	r2, r3
 800ff48:	d00b      	beq.n	800ff62 <mem_malloc+0x136>
 800ff4a:	4b24      	ldr	r3, [pc, #144]	; (800ffdc <mem_malloc+0x1b0>)
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	791b      	ldrb	r3, [r3, #4]
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d006      	beq.n	800ff62 <mem_malloc+0x136>
 800ff54:	4b24      	ldr	r3, [pc, #144]	; (800ffe8 <mem_malloc+0x1bc>)
 800ff56:	f240 22cf 	movw	r2, #719	; 0x2cf
 800ff5a:	4924      	ldr	r1, [pc, #144]	; (800ffec <mem_malloc+0x1c0>)
 800ff5c:	4824      	ldr	r0, [pc, #144]	; (800fff0 <mem_malloc+0x1c4>)
 800ff5e:	f005 fbc5 	bl	80156ec <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800ff62:	88fa      	ldrh	r2, [r7, #6]
 800ff64:	697b      	ldr	r3, [r7, #20]
 800ff66:	4413      	add	r3, r2
 800ff68:	3308      	adds	r3, #8
 800ff6a:	4a1e      	ldr	r2, [pc, #120]	; (800ffe4 <mem_malloc+0x1b8>)
 800ff6c:	6812      	ldr	r2, [r2, #0]
 800ff6e:	4293      	cmp	r3, r2
 800ff70:	d906      	bls.n	800ff80 <mem_malloc+0x154>
 800ff72:	4b1d      	ldr	r3, [pc, #116]	; (800ffe8 <mem_malloc+0x1bc>)
 800ff74:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800ff78:	491e      	ldr	r1, [pc, #120]	; (800fff4 <mem_malloc+0x1c8>)
 800ff7a:	481d      	ldr	r0, [pc, #116]	; (800fff0 <mem_malloc+0x1c4>)
 800ff7c:	f005 fbb6 	bl	80156ec <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800ff80:	697b      	ldr	r3, [r7, #20]
 800ff82:	f003 0303 	and.w	r3, r3, #3
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d006      	beq.n	800ff98 <mem_malloc+0x16c>
 800ff8a:	4b17      	ldr	r3, [pc, #92]	; (800ffe8 <mem_malloc+0x1bc>)
 800ff8c:	f240 22d6 	movw	r2, #726	; 0x2d6
 800ff90:	4919      	ldr	r1, [pc, #100]	; (800fff8 <mem_malloc+0x1cc>)
 800ff92:	4817      	ldr	r0, [pc, #92]	; (800fff0 <mem_malloc+0x1c4>)
 800ff94:	f005 fbaa 	bl	80156ec <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800ff98:	697b      	ldr	r3, [r7, #20]
 800ff9a:	f003 0303 	and.w	r3, r3, #3
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d006      	beq.n	800ffb0 <mem_malloc+0x184>
 800ffa2:	4b11      	ldr	r3, [pc, #68]	; (800ffe8 <mem_malloc+0x1bc>)
 800ffa4:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800ffa8:	4914      	ldr	r1, [pc, #80]	; (800fffc <mem_malloc+0x1d0>)
 800ffaa:	4811      	ldr	r0, [pc, #68]	; (800fff0 <mem_malloc+0x1c4>)
 800ffac:	f005 fb9e 	bl	80156ec <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800ffb0:	697b      	ldr	r3, [r7, #20]
 800ffb2:	3308      	adds	r3, #8
 800ffb4:	e00d      	b.n	800ffd2 <mem_malloc+0x1a6>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800ffb6:	4b0a      	ldr	r3, [pc, #40]	; (800ffe0 <mem_malloc+0x1b4>)
 800ffb8:	681a      	ldr	r2, [r3, #0]
 800ffba:	8bfb      	ldrh	r3, [r7, #30]
 800ffbc:	4413      	add	r3, r2
 800ffbe:	881b      	ldrh	r3, [r3, #0]
 800ffc0:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800ffc2:	8bfa      	ldrh	r2, [r7, #30]
 800ffc4:	88fb      	ldrh	r3, [r7, #6]
 800ffc6:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800ffca:	429a      	cmp	r2, r3
 800ffcc:	f4ff af51 	bcc.w	800fe72 <mem_malloc+0x46>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
 800ffd0:	2300      	movs	r3, #0
}
 800ffd2:	4618      	mov	r0, r3
 800ffd4:	3720      	adds	r7, #32
 800ffd6:	46bd      	mov	sp, r7
 800ffd8:	bd80      	pop	{r7, pc}
 800ffda:	bf00      	nop
 800ffdc:	200004c0 	.word	0x200004c0
 800ffe0:	200004b8 	.word	0x200004b8
 800ffe4:	200004bc 	.word	0x200004bc
 800ffe8:	080179cc 	.word	0x080179cc
 800ffec:	08017b28 	.word	0x08017b28
 800fff0:	08017a14 	.word	0x08017a14
 800fff4:	08017b44 	.word	0x08017b44
 800fff8:	08017b74 	.word	0x08017b74
 800fffc:	08017ba4 	.word	0x08017ba4

08010000 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8010000:	b480      	push	{r7}
 8010002:	b085      	sub	sp, #20
 8010004:	af00      	add	r7, sp, #0
 8010006:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	689b      	ldr	r3, [r3, #8]
 801000c:	2200      	movs	r2, #0
 801000e:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	685b      	ldr	r3, [r3, #4]
 8010014:	3303      	adds	r3, #3
 8010016:	f023 0303 	bic.w	r3, r3, #3
 801001a:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 801001c:	2300      	movs	r3, #0
 801001e:	60fb      	str	r3, [r7, #12]
 8010020:	e011      	b.n	8010046 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	689b      	ldr	r3, [r3, #8]
 8010026:	681a      	ldr	r2, [r3, #0]
 8010028:	68bb      	ldr	r3, [r7, #8]
 801002a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	689b      	ldr	r3, [r3, #8]
 8010030:	68ba      	ldr	r2, [r7, #8]
 8010032:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	881b      	ldrh	r3, [r3, #0]
 8010038:	461a      	mov	r2, r3
 801003a:	68bb      	ldr	r3, [r7, #8]
 801003c:	4413      	add	r3, r2
 801003e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	3301      	adds	r3, #1
 8010044:	60fb      	str	r3, [r7, #12]
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	885b      	ldrh	r3, [r3, #2]
 801004a:	461a      	mov	r2, r3
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	4293      	cmp	r3, r2
 8010050:	dbe7      	blt.n	8010022 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8010052:	bf00      	nop
 8010054:	3714      	adds	r7, #20
 8010056:	46bd      	mov	sp, r7
 8010058:	bc80      	pop	{r7}
 801005a:	4770      	bx	lr

0801005c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 801005c:	b580      	push	{r7, lr}
 801005e:	b082      	sub	sp, #8
 8010060:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8010062:	2300      	movs	r3, #0
 8010064:	80fb      	strh	r3, [r7, #6]
 8010066:	e009      	b.n	801007c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8010068:	88fb      	ldrh	r3, [r7, #6]
 801006a:	4a08      	ldr	r2, [pc, #32]	; (801008c <memp_init+0x30>)
 801006c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010070:	4618      	mov	r0, r3
 8010072:	f7ff ffc5 	bl	8010000 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8010076:	88fb      	ldrh	r3, [r7, #6]
 8010078:	3301      	adds	r3, #1
 801007a:	80fb      	strh	r3, [r7, #6]
 801007c:	88fb      	ldrh	r3, [r7, #6]
 801007e:	2b05      	cmp	r3, #5
 8010080:	d9f2      	bls.n	8010068 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8010082:	bf00      	nop
 8010084:	3708      	adds	r7, #8
 8010086:	46bd      	mov	sp, r7
 8010088:	bd80      	pop	{r7, pc}
 801008a:	bf00      	nop
 801008c:	08018b98 	.word	0x08018b98

08010090 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 8010090:	b580      	push	{r7, lr}
 8010092:	b084      	sub	sp, #16
 8010094:	af00      	add	r7, sp, #0
 8010096:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	689b      	ldr	r3, [r3, #8]
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d012      	beq.n	80100cc <do_memp_malloc_pool+0x3c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	689b      	ldr	r3, [r3, #8]
 80100aa:	68fa      	ldr	r2, [r7, #12]
 80100ac:	6812      	ldr	r2, [r2, #0]
 80100ae:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80100b0:	68fb      	ldr	r3, [r7, #12]
 80100b2:	f003 0303 	and.w	r3, r3, #3
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d006      	beq.n	80100c8 <do_memp_malloc_pool+0x38>
 80100ba:	4b07      	ldr	r3, [pc, #28]	; (80100d8 <do_memp_malloc_pool+0x48>)
 80100bc:	f240 1249 	movw	r2, #329	; 0x149
 80100c0:	4906      	ldr	r1, [pc, #24]	; (80100dc <do_memp_malloc_pool+0x4c>)
 80100c2:	4807      	ldr	r0, [pc, #28]	; (80100e0 <do_memp_malloc_pool+0x50>)
 80100c4:	f005 fb12 	bl	80156ec <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 80100c8:	68fb      	ldr	r3, [r7, #12]
 80100ca:	e000      	b.n	80100ce <do_memp_malloc_pool+0x3e>
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
 80100cc:	2300      	movs	r3, #0
}
 80100ce:	4618      	mov	r0, r3
 80100d0:	3710      	adds	r7, #16
 80100d2:	46bd      	mov	sp, r7
 80100d4:	bd80      	pop	{r7, pc}
 80100d6:	bf00      	nop
 80100d8:	08017bc8 	.word	0x08017bc8
 80100dc:	08017bf8 	.word	0x08017bf8
 80100e0:	08017c1c 	.word	0x08017c1c

080100e4 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 80100e4:	b580      	push	{r7, lr}
 80100e6:	b084      	sub	sp, #16
 80100e8:	af00      	add	r7, sp, #0
 80100ea:	4603      	mov	r3, r0
 80100ec:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80100ee:	79fb      	ldrb	r3, [r7, #7]
 80100f0:	2b05      	cmp	r3, #5
 80100f2:	d908      	bls.n	8010106 <memp_malloc+0x22>
 80100f4:	4b0a      	ldr	r3, [pc, #40]	; (8010120 <memp_malloc+0x3c>)
 80100f6:	f240 1287 	movw	r2, #391	; 0x187
 80100fa:	490a      	ldr	r1, [pc, #40]	; (8010124 <memp_malloc+0x40>)
 80100fc:	480a      	ldr	r0, [pc, #40]	; (8010128 <memp_malloc+0x44>)
 80100fe:	f005 faf5 	bl	80156ec <iprintf>
 8010102:	2300      	movs	r3, #0
 8010104:	e008      	b.n	8010118 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8010106:	79fb      	ldrb	r3, [r7, #7]
 8010108:	4a08      	ldr	r2, [pc, #32]	; (801012c <memp_malloc+0x48>)
 801010a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801010e:	4618      	mov	r0, r3
 8010110:	f7ff ffbe 	bl	8010090 <do_memp_malloc_pool>
 8010114:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8010116:	68fb      	ldr	r3, [r7, #12]
}
 8010118:	4618      	mov	r0, r3
 801011a:	3710      	adds	r7, #16
 801011c:	46bd      	mov	sp, r7
 801011e:	bd80      	pop	{r7, pc}
 8010120:	08017bc8 	.word	0x08017bc8
 8010124:	08017c58 	.word	0x08017c58
 8010128:	08017c1c 	.word	0x08017c1c
 801012c:	08018b98 	.word	0x08018b98

08010130 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 8010130:	b580      	push	{r7, lr}
 8010132:	b084      	sub	sp, #16
 8010134:	af00      	add	r7, sp, #0
 8010136:	6078      	str	r0, [r7, #4]
 8010138:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801013a:	683b      	ldr	r3, [r7, #0]
 801013c:	f003 0303 	and.w	r3, r3, #3
 8010140:	2b00      	cmp	r3, #0
 8010142:	d006      	beq.n	8010152 <do_memp_free_pool+0x22>
 8010144:	4b0a      	ldr	r3, [pc, #40]	; (8010170 <do_memp_free_pool+0x40>)
 8010146:	f240 129d 	movw	r2, #413	; 0x19d
 801014a:	490a      	ldr	r1, [pc, #40]	; (8010174 <do_memp_free_pool+0x44>)
 801014c:	480a      	ldr	r0, [pc, #40]	; (8010178 <do_memp_free_pool+0x48>)
 801014e:	f005 facd 	bl	80156ec <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 8010152:	683b      	ldr	r3, [r7, #0]
 8010154:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	689b      	ldr	r3, [r3, #8]
 801015a:	681a      	ldr	r2, [r3, #0]
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	689b      	ldr	r3, [r3, #8]
 8010164:	68fa      	ldr	r2, [r7, #12]
 8010166:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8010168:	bf00      	nop
 801016a:	3710      	adds	r7, #16
 801016c:	46bd      	mov	sp, r7
 801016e:	bd80      	pop	{r7, pc}
 8010170:	08017bc8 	.word	0x08017bc8
 8010174:	08017c78 	.word	0x08017c78
 8010178:	08017c1c 	.word	0x08017c1c

0801017c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 801017c:	b580      	push	{r7, lr}
 801017e:	b082      	sub	sp, #8
 8010180:	af00      	add	r7, sp, #0
 8010182:	4603      	mov	r3, r0
 8010184:	6039      	str	r1, [r7, #0]
 8010186:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8010188:	79fb      	ldrb	r3, [r7, #7]
 801018a:	2b05      	cmp	r3, #5
 801018c:	d907      	bls.n	801019e <memp_free+0x22>
 801018e:	4b0c      	ldr	r3, [pc, #48]	; (80101c0 <memp_free+0x44>)
 8010190:	f240 12db 	movw	r2, #475	; 0x1db
 8010194:	490b      	ldr	r1, [pc, #44]	; (80101c4 <memp_free+0x48>)
 8010196:	480c      	ldr	r0, [pc, #48]	; (80101c8 <memp_free+0x4c>)
 8010198:	f005 faa8 	bl	80156ec <iprintf>
 801019c:	e00c      	b.n	80101b8 <memp_free+0x3c>

  if (mem == NULL) {
 801019e:	683b      	ldr	r3, [r7, #0]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d008      	beq.n	80101b6 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80101a4:	79fb      	ldrb	r3, [r7, #7]
 80101a6:	4a09      	ldr	r2, [pc, #36]	; (80101cc <memp_free+0x50>)
 80101a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80101ac:	6839      	ldr	r1, [r7, #0]
 80101ae:	4618      	mov	r0, r3
 80101b0:	f7ff ffbe 	bl	8010130 <do_memp_free_pool>
 80101b4:	e000      	b.n	80101b8 <memp_free+0x3c>
    return;
 80101b6:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80101b8:	3708      	adds	r7, #8
 80101ba:	46bd      	mov	sp, r7
 80101bc:	bd80      	pop	{r7, pc}
 80101be:	bf00      	nop
 80101c0:	08017bc8 	.word	0x08017bc8
 80101c4:	08017c98 	.word	0x08017c98
 80101c8:	08017c1c 	.word	0x08017c1c
 80101cc:	08018b98 	.word	0x08018b98

080101d0 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80101d0:	b480      	push	{r7}
 80101d2:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80101d4:	bf00      	nop
 80101d6:	46bd      	mov	sp, r7
 80101d8:	bc80      	pop	{r7}
 80101da:	4770      	bx	lr

080101dc <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80101dc:	b580      	push	{r7, lr}
 80101de:	b084      	sub	sp, #16
 80101e0:	af00      	add	r7, sp, #0
 80101e2:	60f8      	str	r0, [r7, #12]
 80101e4:	60b9      	str	r1, [r7, #8]
 80101e6:	607a      	str	r2, [r7, #4]
 80101e8:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 80101ea:	69fb      	ldr	r3, [r7, #28]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d105      	bne.n	80101fc <netif_add+0x20>
 80101f0:	4b21      	ldr	r3, [pc, #132]	; (8010278 <netif_add+0x9c>)
 80101f2:	22fb      	movs	r2, #251	; 0xfb
 80101f4:	4921      	ldr	r1, [pc, #132]	; (801027c <netif_add+0xa0>)
 80101f6:	4822      	ldr	r0, [pc, #136]	; (8010280 <netif_add+0xa4>)
 80101f8:	f005 fa78 	bl	80156ec <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	2200      	movs	r2, #0
 8010200:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	2200      	movs	r2, #0
 8010206:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	2200      	movs	r2, #0
 801020c:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	2200      	movs	r2, #0
 8010212:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	2203      	movs	r2, #3
 801021a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	2200      	movs	r2, #0
 8010222:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	69ba      	ldr	r2, [r7, #24]
 8010228:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 801022a:	4b16      	ldr	r3, [pc, #88]	; (8010284 <netif_add+0xa8>)
 801022c:	781b      	ldrb	r3, [r3, #0]
 801022e:	1c5a      	adds	r2, r3, #1
 8010230:	b2d1      	uxtb	r1, r2
 8010232:	4a14      	ldr	r2, [pc, #80]	; (8010284 <netif_add+0xa8>)
 8010234:	7011      	strb	r1, [r2, #0]
 8010236:	68fa      	ldr	r2, [r7, #12]
 8010238:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	6a3a      	ldr	r2, [r7, #32]
 8010240:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8010242:	683b      	ldr	r3, [r7, #0]
 8010244:	687a      	ldr	r2, [r7, #4]
 8010246:	68b9      	ldr	r1, [r7, #8]
 8010248:	68f8      	ldr	r0, [r7, #12]
 801024a:	f000 f81f 	bl	801028c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801024e:	69fb      	ldr	r3, [r7, #28]
 8010250:	68f8      	ldr	r0, [r7, #12]
 8010252:	4798      	blx	r3
 8010254:	4603      	mov	r3, r0
 8010256:	2b00      	cmp	r3, #0
 8010258:	d001      	beq.n	801025e <netif_add+0x82>
    return NULL;
 801025a:	2300      	movs	r3, #0
 801025c:	e007      	b.n	801026e <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801025e:	4b0a      	ldr	r3, [pc, #40]	; (8010288 <netif_add+0xac>)
 8010260:	681a      	ldr	r2, [r3, #0]
 8010262:	68fb      	ldr	r3, [r7, #12]
 8010264:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8010266:	4a08      	ldr	r2, [pc, #32]	; (8010288 <netif_add+0xac>)
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 801026c:	68fb      	ldr	r3, [r7, #12]
}
 801026e:	4618      	mov	r0, r3
 8010270:	3710      	adds	r7, #16
 8010272:	46bd      	mov	sp, r7
 8010274:	bd80      	pop	{r7, pc}
 8010276:	bf00      	nop
 8010278:	08017cb4 	.word	0x08017cb4
 801027c:	08017ce8 	.word	0x08017ce8
 8010280:	08017d00 	.word	0x08017d00
 8010284:	200004dc 	.word	0x200004dc
 8010288:	20007858 	.word	0x20007858

0801028c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 801028c:	b580      	push	{r7, lr}
 801028e:	b084      	sub	sp, #16
 8010290:	af00      	add	r7, sp, #0
 8010292:	60f8      	str	r0, [r7, #12]
 8010294:	60b9      	str	r1, [r7, #8]
 8010296:	607a      	str	r2, [r7, #4]
 8010298:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 801029a:	68bb      	ldr	r3, [r7, #8]
 801029c:	2b00      	cmp	r3, #0
 801029e:	d003      	beq.n	80102a8 <netif_set_addr+0x1c>
 80102a0:	68bb      	ldr	r3, [r7, #8]
 80102a2:	681b      	ldr	r3, [r3, #0]
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d10c      	bne.n	80102c2 <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 80102a8:	68b9      	ldr	r1, [r7, #8]
 80102aa:	68f8      	ldr	r0, [r7, #12]
 80102ac:	f000 f81a 	bl	80102e4 <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 80102b0:	6879      	ldr	r1, [r7, #4]
 80102b2:	68f8      	ldr	r0, [r7, #12]
 80102b4:	f000 f859 	bl	801036a <netif_set_netmask>
    netif_set_gw(netif, gw);
 80102b8:	6839      	ldr	r1, [r7, #0]
 80102ba:	68f8      	ldr	r0, [r7, #12]
 80102bc:	f000 f842 	bl	8010344 <netif_set_gw>
 80102c0:	e00b      	b.n	80102da <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 80102c2:	6879      	ldr	r1, [r7, #4]
 80102c4:	68f8      	ldr	r0, [r7, #12]
 80102c6:	f000 f850 	bl	801036a <netif_set_netmask>
    netif_set_gw(netif, gw);
 80102ca:	6839      	ldr	r1, [r7, #0]
 80102cc:	68f8      	ldr	r0, [r7, #12]
 80102ce:	f000 f839 	bl	8010344 <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 80102d2:	68b9      	ldr	r1, [r7, #8]
 80102d4:	68f8      	ldr	r0, [r7, #12]
 80102d6:	f000 f805 	bl	80102e4 <netif_set_ipaddr>
  }
}
 80102da:	bf00      	nop
 80102dc:	3710      	adds	r7, #16
 80102de:	46bd      	mov	sp, r7
 80102e0:	bd80      	pop	{r7, pc}
	...

080102e4 <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80102e4:	b580      	push	{r7, lr}
 80102e6:	b084      	sub	sp, #16
 80102e8:	af00      	add	r7, sp, #0
 80102ea:	6078      	str	r0, [r7, #4]
 80102ec:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 80102ee:	683b      	ldr	r3, [r7, #0]
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d003      	beq.n	80102fc <netif_set_ipaddr+0x18>
 80102f4:	683b      	ldr	r3, [r7, #0]
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	60fb      	str	r3, [r7, #12]
 80102fa:	e002      	b.n	8010302 <netif_set_ipaddr+0x1e>
 80102fc:	4b10      	ldr	r3, [pc, #64]	; (8010340 <netif_set_ipaddr+0x5c>)
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 8010302:	68fa      	ldr	r2, [r7, #12]
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	3304      	adds	r3, #4
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	429a      	cmp	r2, r3
 801030c:	d014      	beq.n	8010338 <netif_set_ipaddr+0x54>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	3304      	adds	r3, #4
 8010312:	f107 020c 	add.w	r2, r7, #12
 8010316:	4611      	mov	r1, r2
 8010318:	4618      	mov	r0, r3
 801031a:	f001 fad1 	bl	80118c0 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801031e:	683b      	ldr	r3, [r7, #0]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d002      	beq.n	801032a <netif_set_ipaddr+0x46>
 8010324:	683b      	ldr	r3, [r7, #0]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	e000      	b.n	801032c <netif_set_ipaddr+0x48>
 801032a:	2300      	movs	r3, #0
 801032c:	687a      	ldr	r2, [r7, #4]
 801032e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8010330:	2101      	movs	r1, #1
 8010332:	6878      	ldr	r0, [r7, #4]
 8010334:	f000 f85d 	bl	80103f2 <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 8010338:	bf00      	nop
 801033a:	3710      	adds	r7, #16
 801033c:	46bd      	mov	sp, r7
 801033e:	bd80      	pop	{r7, pc}
 8010340:	08018bc0 	.word	0x08018bc0

08010344 <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 8010344:	b480      	push	{r7}
 8010346:	b083      	sub	sp, #12
 8010348:	af00      	add	r7, sp, #0
 801034a:	6078      	str	r0, [r7, #4]
 801034c:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 801034e:	683b      	ldr	r3, [r7, #0]
 8010350:	2b00      	cmp	r3, #0
 8010352:	d002      	beq.n	801035a <netif_set_gw+0x16>
 8010354:	683b      	ldr	r3, [r7, #0]
 8010356:	681b      	ldr	r3, [r3, #0]
 8010358:	e000      	b.n	801035c <netif_set_gw+0x18>
 801035a:	2300      	movs	r3, #0
 801035c:	687a      	ldr	r2, [r7, #4]
 801035e:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 8010360:	bf00      	nop
 8010362:	370c      	adds	r7, #12
 8010364:	46bd      	mov	sp, r7
 8010366:	bc80      	pop	{r7}
 8010368:	4770      	bx	lr

0801036a <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 801036a:	b480      	push	{r7}
 801036c:	b083      	sub	sp, #12
 801036e:	af00      	add	r7, sp, #0
 8010370:	6078      	str	r0, [r7, #4]
 8010372:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8010374:	683b      	ldr	r3, [r7, #0]
 8010376:	2b00      	cmp	r3, #0
 8010378:	d002      	beq.n	8010380 <netif_set_netmask+0x16>
 801037a:	683b      	ldr	r3, [r7, #0]
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	e000      	b.n	8010382 <netif_set_netmask+0x18>
 8010380:	2300      	movs	r3, #0
 8010382:	687a      	ldr	r2, [r7, #4]
 8010384:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 8010386:	bf00      	nop
 8010388:	370c      	adds	r7, #12
 801038a:	46bd      	mov	sp, r7
 801038c:	bc80      	pop	{r7}
 801038e:	4770      	bx	lr

08010390 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8010390:	b480      	push	{r7}
 8010392:	b083      	sub	sp, #12
 8010394:	af00      	add	r7, sp, #0
 8010396:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8010398:	4a03      	ldr	r2, [pc, #12]	; (80103a8 <netif_set_default+0x18>)
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 801039e:	bf00      	nop
 80103a0:	370c      	adds	r7, #12
 80103a2:	46bd      	mov	sp, r7
 80103a4:	bc80      	pop	{r7}
 80103a6:	4770      	bx	lr
 80103a8:	2000785c 	.word	0x2000785c

080103ac <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 80103ac:	b580      	push	{r7, lr}
 80103ae:	b082      	sub	sp, #8
 80103b0:	af00      	add	r7, sp, #0
 80103b2:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80103ba:	f003 0301 	and.w	r3, r3, #1
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d113      	bne.n	80103ea <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80103c8:	f043 0301 	orr.w	r3, r3, #1
 80103cc:	b2da      	uxtb	r2, r3
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80103da:	f003 0304 	and.w	r3, r3, #4
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d003      	beq.n	80103ea <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 80103e2:	2103      	movs	r1, #3
 80103e4:	6878      	ldr	r0, [r7, #4]
 80103e6:	f000 f804 	bl	80103f2 <netif_issue_reports>
    }
  }
}
 80103ea:	bf00      	nop
 80103ec:	3708      	adds	r7, #8
 80103ee:	46bd      	mov	sp, r7
 80103f0:	bd80      	pop	{r7, pc}

080103f2 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 80103f2:	b580      	push	{r7, lr}
 80103f4:	b082      	sub	sp, #8
 80103f6:	af00      	add	r7, sp, #0
 80103f8:	6078      	str	r0, [r7, #4]
 80103fa:	460b      	mov	r3, r1
 80103fc:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80103fe:	78fb      	ldrb	r3, [r7, #3]
 8010400:	f003 0301 	and.w	r3, r3, #1
 8010404:	2b00      	cmp	r3, #0
 8010406:	d011      	beq.n	801042c <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	3304      	adds	r3, #4
 801040c:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801040e:	2b00      	cmp	r3, #0
 8010410:	d00c      	beq.n	801042c <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010418:	f003 0308 	and.w	r3, r3, #8
 801041c:	2b00      	cmp	r3, #0
 801041e:	d005      	beq.n	801042c <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	3304      	adds	r3, #4
 8010424:	4619      	mov	r1, r3
 8010426:	6878      	ldr	r0, [r7, #4]
 8010428:	f002 f97c 	bl	8012724 <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 801042c:	bf00      	nop
 801042e:	3708      	adds	r7, #8
 8010430:	46bd      	mov	sp, r7
 8010432:	bd80      	pop	{r7, pc}

08010434 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8010434:	b580      	push	{r7, lr}
 8010436:	b082      	sub	sp, #8
 8010438:	af00      	add	r7, sp, #0
 801043a:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010442:	f003 0301 	and.w	r3, r3, #1
 8010446:	2b00      	cmp	r3, #0
 8010448:	d012      	beq.n	8010470 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010450:	f023 0301 	bic.w	r3, r3, #1
 8010454:	b2da      	uxtb	r2, r3
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010462:	f003 0308 	and.w	r3, r3, #8
 8010466:	2b00      	cmp	r3, #0
 8010468:	d002      	beq.n	8010470 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 801046a:	6878      	ldr	r0, [r7, #4]
 801046c:	f001 fd20 	bl	8011eb0 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8010470:	bf00      	nop
 8010472:	3708      	adds	r7, #8
 8010474:	46bd      	mov	sp, r7
 8010476:	bd80      	pop	{r7, pc}

08010478 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8010478:	b480      	push	{r7}
 801047a:	b083      	sub	sp, #12
 801047c:	af00      	add	r7, sp, #0
 801047e:	6078      	str	r0, [r7, #4]
 8010480:	6039      	str	r1, [r7, #0]
  if (netif) {
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	2b00      	cmp	r3, #0
 8010486:	d002      	beq.n	801048e <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	683a      	ldr	r2, [r7, #0]
 801048c:	61da      	str	r2, [r3, #28]
  }
}
 801048e:	bf00      	nop
 8010490:	370c      	adds	r7, #12
 8010492:	46bd      	mov	sp, r7
 8010494:	bc80      	pop	{r7}
 8010496:	4770      	bx	lr

08010498 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010498:	b580      	push	{r7, lr}
 801049a:	b088      	sub	sp, #32
 801049c:	af00      	add	r7, sp, #0
 801049e:	4603      	mov	r3, r0
 80104a0:	71fb      	strb	r3, [r7, #7]
 80104a2:	460b      	mov	r3, r1
 80104a4:	80bb      	strh	r3, [r7, #4]
 80104a6:	4613      	mov	r3, r2
 80104a8:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 80104aa:	79fb      	ldrb	r3, [r7, #7]
 80104ac:	2b04      	cmp	r3, #4
 80104ae:	d81c      	bhi.n	80104ea <pbuf_alloc+0x52>
 80104b0:	a201      	add	r2, pc, #4	; (adr r2, 80104b8 <pbuf_alloc+0x20>)
 80104b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104b6:	bf00      	nop
 80104b8:	080104cd 	.word	0x080104cd
 80104bc:	080104d3 	.word	0x080104d3
 80104c0:	080104d9 	.word	0x080104d9
 80104c4:	080104df 	.word	0x080104df
 80104c8:	080104e5 	.word	0x080104e5
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 80104cc:	2336      	movs	r3, #54	; 0x36
 80104ce:	82fb      	strh	r3, [r7, #22]
    break;
 80104d0:	e014      	b.n	80104fc <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 80104d2:	2322      	movs	r3, #34	; 0x22
 80104d4:	82fb      	strh	r3, [r7, #22]
    break;
 80104d6:	e011      	b.n	80104fc <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 80104d8:	230e      	movs	r3, #14
 80104da:	82fb      	strh	r3, [r7, #22]
    break;
 80104dc:	e00e      	b.n	80104fc <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 80104de:	2300      	movs	r3, #0
 80104e0:	82fb      	strh	r3, [r7, #22]
    break;
 80104e2:	e00b      	b.n	80104fc <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 80104e4:	2300      	movs	r3, #0
 80104e6:	82fb      	strh	r3, [r7, #22]
    break;
 80104e8:	e008      	b.n	80104fc <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 80104ea:	4ba3      	ldr	r3, [pc, #652]	; (8010778 <pbuf_alloc+0x2e0>)
 80104ec:	f44f 728b 	mov.w	r2, #278	; 0x116
 80104f0:	49a2      	ldr	r1, [pc, #648]	; (801077c <pbuf_alloc+0x2e4>)
 80104f2:	48a3      	ldr	r0, [pc, #652]	; (8010780 <pbuf_alloc+0x2e8>)
 80104f4:	f005 f8fa 	bl	80156ec <iprintf>
    return NULL;
 80104f8:	2300      	movs	r3, #0
 80104fa:	e159      	b.n	80107b0 <pbuf_alloc+0x318>
  }

  switch (type) {
 80104fc:	79bb      	ldrb	r3, [r7, #6]
 80104fe:	2b03      	cmp	r3, #3
 8010500:	f200 8130 	bhi.w	8010764 <pbuf_alloc+0x2cc>
 8010504:	a201      	add	r2, pc, #4	; (adr r2, 801050c <pbuf_alloc+0x74>)
 8010506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801050a:	bf00      	nop
 801050c:	080106a5 	.word	0x080106a5
 8010510:	08010731 	.word	0x08010731
 8010514:	08010731 	.word	0x08010731
 8010518:	0801051d 	.word	0x0801051d
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801051c:	2005      	movs	r0, #5
 801051e:	f7ff fde1 	bl	80100e4 <memp_malloc>
 8010522:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 8010524:	69fb      	ldr	r3, [r7, #28]
 8010526:	2b00      	cmp	r3, #0
 8010528:	d101      	bne.n	801052e <pbuf_alloc+0x96>
      PBUF_POOL_IS_EMPTY();
      return NULL;
 801052a:	2300      	movs	r3, #0
 801052c:	e140      	b.n	80107b0 <pbuf_alloc+0x318>
    }
    p->type = type;
 801052e:	69fb      	ldr	r3, [r7, #28]
 8010530:	79ba      	ldrb	r2, [r7, #6]
 8010532:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 8010534:	69fb      	ldr	r3, [r7, #28]
 8010536:	2200      	movs	r2, #0
 8010538:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 801053a:	8afb      	ldrh	r3, [r7, #22]
 801053c:	3310      	adds	r3, #16
 801053e:	69fa      	ldr	r2, [r7, #28]
 8010540:	4413      	add	r3, r2
 8010542:	3303      	adds	r3, #3
 8010544:	f023 0303 	bic.w	r3, r3, #3
 8010548:	461a      	mov	r2, r3
 801054a:	69fb      	ldr	r3, [r7, #28]
 801054c:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 801054e:	69fb      	ldr	r3, [r7, #28]
 8010550:	685b      	ldr	r3, [r3, #4]
 8010552:	f003 0303 	and.w	r3, r3, #3
 8010556:	2b00      	cmp	r3, #0
 8010558:	d006      	beq.n	8010568 <pbuf_alloc+0xd0>
 801055a:	4b87      	ldr	r3, [pc, #540]	; (8010778 <pbuf_alloc+0x2e0>)
 801055c:	f240 1229 	movw	r2, #297	; 0x129
 8010560:	4988      	ldr	r1, [pc, #544]	; (8010784 <pbuf_alloc+0x2ec>)
 8010562:	4887      	ldr	r0, [pc, #540]	; (8010780 <pbuf_alloc+0x2e8>)
 8010564:	f005 f8c2 	bl	80156ec <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 8010568:	69fb      	ldr	r3, [r7, #28]
 801056a:	88ba      	ldrh	r2, [r7, #4]
 801056c:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 801056e:	8afb      	ldrh	r3, [r7, #22]
 8010570:	3303      	adds	r3, #3
 8010572:	f023 0303 	bic.w	r3, r3, #3
 8010576:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 801057a:	88bb      	ldrh	r3, [r7, #4]
 801057c:	4293      	cmp	r3, r2
 801057e:	bf28      	it	cs
 8010580:	4613      	movcs	r3, r2
 8010582:	b29a      	uxth	r2, r3
 8010584:	69fb      	ldr	r3, [r7, #28]
 8010586:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 8010588:	69fb      	ldr	r3, [r7, #28]
 801058a:	685b      	ldr	r3, [r3, #4]
 801058c:	69fa      	ldr	r2, [r7, #28]
 801058e:	8952      	ldrh	r2, [r2, #10]
 8010590:	441a      	add	r2, r3
 8010592:	69fb      	ldr	r3, [r7, #28]
 8010594:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8010598:	429a      	cmp	r2, r3
 801059a:	d906      	bls.n	80105aa <pbuf_alloc+0x112>
 801059c:	4b76      	ldr	r3, [pc, #472]	; (8010778 <pbuf_alloc+0x2e0>)
 801059e:	f44f 7298 	mov.w	r2, #304	; 0x130
 80105a2:	4979      	ldr	r1, [pc, #484]	; (8010788 <pbuf_alloc+0x2f0>)
 80105a4:	4876      	ldr	r0, [pc, #472]	; (8010780 <pbuf_alloc+0x2e8>)
 80105a6:	f005 f8a1 	bl	80156ec <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80105aa:	8afb      	ldrh	r3, [r7, #22]
 80105ac:	3303      	adds	r3, #3
 80105ae:	f023 0303 	bic.w	r3, r3, #3
 80105b2:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 80105b6:	d106      	bne.n	80105c6 <pbuf_alloc+0x12e>
 80105b8:	4b6f      	ldr	r3, [pc, #444]	; (8010778 <pbuf_alloc+0x2e0>)
 80105ba:	f44f 7299 	mov.w	r2, #306	; 0x132
 80105be:	4973      	ldr	r1, [pc, #460]	; (801078c <pbuf_alloc+0x2f4>)
 80105c0:	486f      	ldr	r0, [pc, #444]	; (8010780 <pbuf_alloc+0x2e8>)
 80105c2:	f005 f893 	bl	80156ec <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 80105c6:	69fb      	ldr	r3, [r7, #28]
 80105c8:	2201      	movs	r2, #1
 80105ca:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 80105cc:	69fb      	ldr	r3, [r7, #28]
 80105ce:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 80105d0:	88bb      	ldrh	r3, [r7, #4]
 80105d2:	69fa      	ldr	r2, [r7, #28]
 80105d4:	8952      	ldrh	r2, [r2, #10]
 80105d6:	1a9b      	subs	r3, r3, r2
 80105d8:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 80105da:	e05f      	b.n	801069c <pbuf_alloc+0x204>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80105dc:	2005      	movs	r0, #5
 80105de:	f7ff fd81 	bl	80100e4 <memp_malloc>
 80105e2:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d104      	bne.n	80105f4 <pbuf_alloc+0x15c>
        PBUF_POOL_IS_EMPTY();
        /* free chain so far allocated */
        pbuf_free(p);
 80105ea:	69f8      	ldr	r0, [r7, #28]
 80105ec:	f000 fac2 	bl	8010b74 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 80105f0:	2300      	movs	r3, #0
 80105f2:	e0dd      	b.n	80107b0 <pbuf_alloc+0x318>
      }
      q->type = type;
 80105f4:	68fb      	ldr	r3, [r7, #12]
 80105f6:	79ba      	ldrb	r2, [r7, #6]
 80105f8:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 80105fa:	68fb      	ldr	r3, [r7, #12]
 80105fc:	2200      	movs	r2, #0
 80105fe:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	2200      	movs	r2, #0
 8010604:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 8010606:	69bb      	ldr	r3, [r7, #24]
 8010608:	68fa      	ldr	r2, [r7, #12]
 801060a:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 801060c:	693b      	ldr	r3, [r7, #16]
 801060e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8010612:	4293      	cmp	r3, r2
 8010614:	dd06      	ble.n	8010624 <pbuf_alloc+0x18c>
 8010616:	4b58      	ldr	r3, [pc, #352]	; (8010778 <pbuf_alloc+0x2e0>)
 8010618:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 801061c:	495c      	ldr	r1, [pc, #368]	; (8010790 <pbuf_alloc+0x2f8>)
 801061e:	4858      	ldr	r0, [pc, #352]	; (8010780 <pbuf_alloc+0x2e8>)
 8010620:	f005 f864 	bl	80156ec <iprintf>
      q->tot_len = (u16_t)rem_len;
 8010624:	693b      	ldr	r3, [r7, #16]
 8010626:	b29a      	uxth	r2, r3
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 801062c:	693b      	ldr	r3, [r7, #16]
 801062e:	b29b      	uxth	r3, r3
 8010630:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8010634:	bf28      	it	cs
 8010636:	f44f 7314 	movcs.w	r3, #592	; 0x250
 801063a:	b29a      	uxth	r2, r3
 801063c:	68fb      	ldr	r3, [r7, #12]
 801063e:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	f103 0210 	add.w	r2, r3, #16
 8010646:	68fb      	ldr	r3, [r7, #12]
 8010648:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	685b      	ldr	r3, [r3, #4]
 801064e:	f003 0303 	and.w	r3, r3, #3
 8010652:	2b00      	cmp	r3, #0
 8010654:	d006      	beq.n	8010664 <pbuf_alloc+0x1cc>
 8010656:	4b48      	ldr	r3, [pc, #288]	; (8010778 <pbuf_alloc+0x2e0>)
 8010658:	f44f 72a9 	mov.w	r2, #338	; 0x152
 801065c:	494d      	ldr	r1, [pc, #308]	; (8010794 <pbuf_alloc+0x2fc>)
 801065e:	4848      	ldr	r0, [pc, #288]	; (8010780 <pbuf_alloc+0x2e8>)
 8010660:	f005 f844 	bl	80156ec <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 8010664:	69fb      	ldr	r3, [r7, #28]
 8010666:	685b      	ldr	r3, [r3, #4]
 8010668:	69fa      	ldr	r2, [r7, #28]
 801066a:	8952      	ldrh	r2, [r2, #10]
 801066c:	441a      	add	r2, r3
 801066e:	69fb      	ldr	r3, [r7, #28]
 8010670:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8010674:	429a      	cmp	r2, r3
 8010676:	d906      	bls.n	8010686 <pbuf_alloc+0x1ee>
 8010678:	4b3f      	ldr	r3, [pc, #252]	; (8010778 <pbuf_alloc+0x2e0>)
 801067a:	f240 1255 	movw	r2, #341	; 0x155
 801067e:	4942      	ldr	r1, [pc, #264]	; (8010788 <pbuf_alloc+0x2f0>)
 8010680:	483f      	ldr	r0, [pc, #252]	; (8010780 <pbuf_alloc+0x2e8>)
 8010682:	f005 f833 	bl	80156ec <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	2201      	movs	r2, #1
 801068a:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	895b      	ldrh	r3, [r3, #10]
 8010690:	461a      	mov	r2, r3
 8010692:	693b      	ldr	r3, [r7, #16]
 8010694:	1a9b      	subs	r3, r3, r2
 8010696:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 801069c:	693b      	ldr	r3, [r7, #16]
 801069e:	2b00      	cmp	r3, #0
 80106a0:	dc9c      	bgt.n	80105dc <pbuf_alloc+0x144>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 80106a2:	e07e      	b.n	80107a2 <pbuf_alloc+0x30a>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 80106a4:	8afb      	ldrh	r3, [r7, #22]
 80106a6:	3313      	adds	r3, #19
 80106a8:	b29b      	uxth	r3, r3
 80106aa:	f023 0303 	bic.w	r3, r3, #3
 80106ae:	b29a      	uxth	r2, r3
 80106b0:	88bb      	ldrh	r3, [r7, #4]
 80106b2:	3303      	adds	r3, #3
 80106b4:	b29b      	uxth	r3, r3
 80106b6:	f023 0303 	bic.w	r3, r3, #3
 80106ba:	b29b      	uxth	r3, r3
 80106bc:	4413      	add	r3, r2
 80106be:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 80106c0:	897a      	ldrh	r2, [r7, #10]
 80106c2:	88bb      	ldrh	r3, [r7, #4]
 80106c4:	3303      	adds	r3, #3
 80106c6:	f023 0303 	bic.w	r3, r3, #3
 80106ca:	429a      	cmp	r2, r3
 80106cc:	d201      	bcs.n	80106d2 <pbuf_alloc+0x23a>
        return NULL;
 80106ce:	2300      	movs	r3, #0
 80106d0:	e06e      	b.n	80107b0 <pbuf_alloc+0x318>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 80106d2:	897b      	ldrh	r3, [r7, #10]
 80106d4:	4618      	mov	r0, r3
 80106d6:	f7ff fba9 	bl	800fe2c <mem_malloc>
 80106da:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 80106dc:	69fb      	ldr	r3, [r7, #28]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d101      	bne.n	80106e6 <pbuf_alloc+0x24e>
      return NULL;
 80106e2:	2300      	movs	r3, #0
 80106e4:	e064      	b.n	80107b0 <pbuf_alloc+0x318>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 80106e6:	8afb      	ldrh	r3, [r7, #22]
 80106e8:	3310      	adds	r3, #16
 80106ea:	69fa      	ldr	r2, [r7, #28]
 80106ec:	4413      	add	r3, r2
 80106ee:	3303      	adds	r3, #3
 80106f0:	f023 0303 	bic.w	r3, r3, #3
 80106f4:	461a      	mov	r2, r3
 80106f6:	69fb      	ldr	r3, [r7, #28]
 80106f8:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 80106fa:	69fb      	ldr	r3, [r7, #28]
 80106fc:	88ba      	ldrh	r2, [r7, #4]
 80106fe:	811a      	strh	r2, [r3, #8]
 8010700:	69fb      	ldr	r3, [r7, #28]
 8010702:	891a      	ldrh	r2, [r3, #8]
 8010704:	69fb      	ldr	r3, [r7, #28]
 8010706:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 8010708:	69fb      	ldr	r3, [r7, #28]
 801070a:	2200      	movs	r2, #0
 801070c:	601a      	str	r2, [r3, #0]
    p->type = type;
 801070e:	69fb      	ldr	r3, [r7, #28]
 8010710:	79ba      	ldrb	r2, [r7, #6]
 8010712:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8010714:	69fb      	ldr	r3, [r7, #28]
 8010716:	685b      	ldr	r3, [r3, #4]
 8010718:	f003 0303 	and.w	r3, r3, #3
 801071c:	2b00      	cmp	r3, #0
 801071e:	d03f      	beq.n	80107a0 <pbuf_alloc+0x308>
 8010720:	4b15      	ldr	r3, [pc, #84]	; (8010778 <pbuf_alloc+0x2e0>)
 8010722:	f240 1277 	movw	r2, #375	; 0x177
 8010726:	491c      	ldr	r1, [pc, #112]	; (8010798 <pbuf_alloc+0x300>)
 8010728:	4815      	ldr	r0, [pc, #84]	; (8010780 <pbuf_alloc+0x2e8>)
 801072a:	f004 ffdf 	bl	80156ec <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 801072e:	e037      	b.n	80107a0 <pbuf_alloc+0x308>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8010730:	2004      	movs	r0, #4
 8010732:	f7ff fcd7 	bl	80100e4 <memp_malloc>
 8010736:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 8010738:	69fb      	ldr	r3, [r7, #28]
 801073a:	2b00      	cmp	r3, #0
 801073c:	d101      	bne.n	8010742 <pbuf_alloc+0x2aa>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 801073e:	2300      	movs	r3, #0
 8010740:	e036      	b.n	80107b0 <pbuf_alloc+0x318>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 8010742:	69fb      	ldr	r3, [r7, #28]
 8010744:	2200      	movs	r2, #0
 8010746:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 8010748:	69fb      	ldr	r3, [r7, #28]
 801074a:	88ba      	ldrh	r2, [r7, #4]
 801074c:	811a      	strh	r2, [r3, #8]
 801074e:	69fb      	ldr	r3, [r7, #28]
 8010750:	891a      	ldrh	r2, [r3, #8]
 8010752:	69fb      	ldr	r3, [r7, #28]
 8010754:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 8010756:	69fb      	ldr	r3, [r7, #28]
 8010758:	2200      	movs	r2, #0
 801075a:	601a      	str	r2, [r3, #0]
    p->type = type;
 801075c:	69fb      	ldr	r3, [r7, #28]
 801075e:	79ba      	ldrb	r2, [r7, #6]
 8010760:	731a      	strb	r2, [r3, #12]
    break;
 8010762:	e01e      	b.n	80107a2 <pbuf_alloc+0x30a>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8010764:	4b04      	ldr	r3, [pc, #16]	; (8010778 <pbuf_alloc+0x2e0>)
 8010766:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 801076a:	490c      	ldr	r1, [pc, #48]	; (801079c <pbuf_alloc+0x304>)
 801076c:	4804      	ldr	r0, [pc, #16]	; (8010780 <pbuf_alloc+0x2e8>)
 801076e:	f004 ffbd 	bl	80156ec <iprintf>
    return NULL;
 8010772:	2300      	movs	r3, #0
 8010774:	e01c      	b.n	80107b0 <pbuf_alloc+0x318>
 8010776:	bf00      	nop
 8010778:	08017d28 	.word	0x08017d28
 801077c:	08017d58 	.word	0x08017d58
 8010780:	08017d74 	.word	0x08017d74
 8010784:	08017d9c 	.word	0x08017d9c
 8010788:	08017dcc 	.word	0x08017dcc
 801078c:	08017e00 	.word	0x08017e00
 8010790:	08017e34 	.word	0x08017e34
 8010794:	08017e48 	.word	0x08017e48
 8010798:	08017e78 	.word	0x08017e78
 801079c:	08017ea4 	.word	0x08017ea4
    break;
 80107a0:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 80107a2:	69fb      	ldr	r3, [r7, #28]
 80107a4:	2201      	movs	r2, #1
 80107a6:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 80107a8:	69fb      	ldr	r3, [r7, #28]
 80107aa:	2200      	movs	r2, #0
 80107ac:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80107ae:	69fb      	ldr	r3, [r7, #28]
}
 80107b0:	4618      	mov	r0, r3
 80107b2:	3720      	adds	r7, #32
 80107b4:	46bd      	mov	sp, r7
 80107b6:	bd80      	pop	{r7, pc}

080107b8 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 80107b8:	b580      	push	{r7, lr}
 80107ba:	b084      	sub	sp, #16
 80107bc:	af00      	add	r7, sp, #0
 80107be:	603b      	str	r3, [r7, #0]
 80107c0:	4603      	mov	r3, r0
 80107c2:	71fb      	strb	r3, [r7, #7]
 80107c4:	460b      	mov	r3, r1
 80107c6:	80bb      	strh	r3, [r7, #4]
 80107c8:	4613      	mov	r3, r2
 80107ca:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 80107cc:	79fb      	ldrb	r3, [r7, #7]
 80107ce:	2b04      	cmp	r3, #4
 80107d0:	d81b      	bhi.n	801080a <pbuf_alloced_custom+0x52>
 80107d2:	a201      	add	r2, pc, #4	; (adr r2, 80107d8 <pbuf_alloced_custom+0x20>)
 80107d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107d8:	080107ed 	.word	0x080107ed
 80107dc:	080107f3 	.word	0x080107f3
 80107e0:	080107f9 	.word	0x080107f9
 80107e4:	080107ff 	.word	0x080107ff
 80107e8:	08010805 	.word	0x08010805
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 80107ec:	2336      	movs	r3, #54	; 0x36
 80107ee:	81fb      	strh	r3, [r7, #14]
    break;
 80107f0:	e014      	b.n	801081c <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 80107f2:	2322      	movs	r3, #34	; 0x22
 80107f4:	81fb      	strh	r3, [r7, #14]
    break;
 80107f6:	e011      	b.n	801081c <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 80107f8:	230e      	movs	r3, #14
 80107fa:	81fb      	strh	r3, [r7, #14]
    break;
 80107fc:	e00e      	b.n	801081c <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 80107fe:	2300      	movs	r3, #0
 8010800:	81fb      	strh	r3, [r7, #14]
    break;
 8010802:	e00b      	b.n	801081c <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 8010804:	2300      	movs	r3, #0
 8010806:	81fb      	strh	r3, [r7, #14]
    break;
 8010808:	e008      	b.n	801081c <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 801080a:	4b1d      	ldr	r3, [pc, #116]	; (8010880 <pbuf_alloced_custom+0xc8>)
 801080c:	f240 12c5 	movw	r2, #453	; 0x1c5
 8010810:	491c      	ldr	r1, [pc, #112]	; (8010884 <pbuf_alloced_custom+0xcc>)
 8010812:	481d      	ldr	r0, [pc, #116]	; (8010888 <pbuf_alloced_custom+0xd0>)
 8010814:	f004 ff6a 	bl	80156ec <iprintf>
    return NULL;
 8010818:	2300      	movs	r3, #0
 801081a:	e02d      	b.n	8010878 <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801081c:	89fb      	ldrh	r3, [r7, #14]
 801081e:	3303      	adds	r3, #3
 8010820:	f023 0203 	bic.w	r2, r3, #3
 8010824:	88bb      	ldrh	r3, [r7, #4]
 8010826:	441a      	add	r2, r3
 8010828:	8bbb      	ldrh	r3, [r7, #28]
 801082a:	429a      	cmp	r2, r3
 801082c:	d901      	bls.n	8010832 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 801082e:	2300      	movs	r3, #0
 8010830:	e022      	b.n	8010878 <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 8010832:	683b      	ldr	r3, [r7, #0]
 8010834:	2200      	movs	r2, #0
 8010836:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 8010838:	69bb      	ldr	r3, [r7, #24]
 801083a:	2b00      	cmp	r3, #0
 801083c:	d008      	beq.n	8010850 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 801083e:	89fb      	ldrh	r3, [r7, #14]
 8010840:	3303      	adds	r3, #3
 8010842:	f023 0303 	bic.w	r3, r3, #3
 8010846:	69ba      	ldr	r2, [r7, #24]
 8010848:	441a      	add	r2, r3
 801084a:	683b      	ldr	r3, [r7, #0]
 801084c:	605a      	str	r2, [r3, #4]
 801084e:	e002      	b.n	8010856 <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 8010850:	683b      	ldr	r3, [r7, #0]
 8010852:	2200      	movs	r2, #0
 8010854:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 8010856:	683b      	ldr	r3, [r7, #0]
 8010858:	2202      	movs	r2, #2
 801085a:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 801085c:	683b      	ldr	r3, [r7, #0]
 801085e:	88ba      	ldrh	r2, [r7, #4]
 8010860:	811a      	strh	r2, [r3, #8]
 8010862:	683b      	ldr	r3, [r7, #0]
 8010864:	891a      	ldrh	r2, [r3, #8]
 8010866:	683b      	ldr	r3, [r7, #0]
 8010868:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 801086a:	683b      	ldr	r3, [r7, #0]
 801086c:	79ba      	ldrb	r2, [r7, #6]
 801086e:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 8010870:	683b      	ldr	r3, [r7, #0]
 8010872:	2201      	movs	r2, #1
 8010874:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 8010876:	683b      	ldr	r3, [r7, #0]
}
 8010878:	4618      	mov	r0, r3
 801087a:	3710      	adds	r7, #16
 801087c:	46bd      	mov	sp, r7
 801087e:	bd80      	pop	{r7, pc}
 8010880:	08017d28 	.word	0x08017d28
 8010884:	08017ec0 	.word	0x08017ec0
 8010888:	08017d74 	.word	0x08017d74

0801088c <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 801088c:	b580      	push	{r7, lr}
 801088e:	b086      	sub	sp, #24
 8010890:	af00      	add	r7, sp, #0
 8010892:	6078      	str	r0, [r7, #4]
 8010894:	460b      	mov	r3, r1
 8010896:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	2b00      	cmp	r3, #0
 801089c:	d106      	bne.n	80108ac <pbuf_realloc+0x20>
 801089e:	4b4b      	ldr	r3, [pc, #300]	; (80109cc <pbuf_realloc+0x140>)
 80108a0:	f240 12f3 	movw	r2, #499	; 0x1f3
 80108a4:	494a      	ldr	r1, [pc, #296]	; (80109d0 <pbuf_realloc+0x144>)
 80108a6:	484b      	ldr	r0, [pc, #300]	; (80109d4 <pbuf_realloc+0x148>)
 80108a8:	f004 ff20 	bl	80156ec <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	7b1b      	ldrb	r3, [r3, #12]
 80108b0:	2b03      	cmp	r3, #3
 80108b2:	d012      	beq.n	80108da <pbuf_realloc+0x4e>
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	7b1b      	ldrb	r3, [r3, #12]
 80108b8:	2b01      	cmp	r3, #1
 80108ba:	d00e      	beq.n	80108da <pbuf_realloc+0x4e>
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	7b1b      	ldrb	r3, [r3, #12]
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d00a      	beq.n	80108da <pbuf_realloc+0x4e>
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	7b1b      	ldrb	r3, [r3, #12]
 80108c8:	2b02      	cmp	r3, #2
 80108ca:	d006      	beq.n	80108da <pbuf_realloc+0x4e>
 80108cc:	4b3f      	ldr	r3, [pc, #252]	; (80109cc <pbuf_realloc+0x140>)
 80108ce:	f240 12f7 	movw	r2, #503	; 0x1f7
 80108d2:	4941      	ldr	r1, [pc, #260]	; (80109d8 <pbuf_realloc+0x14c>)
 80108d4:	483f      	ldr	r0, [pc, #252]	; (80109d4 <pbuf_realloc+0x148>)
 80108d6:	f004 ff09 	bl	80156ec <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	891b      	ldrh	r3, [r3, #8]
 80108de:	887a      	ldrh	r2, [r7, #2]
 80108e0:	429a      	cmp	r2, r3
 80108e2:	d26f      	bcs.n	80109c4 <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 80108e4:	887b      	ldrh	r3, [r7, #2]
 80108e6:	687a      	ldr	r2, [r7, #4]
 80108e8:	8912      	ldrh	r2, [r2, #8]
 80108ea:	1a9b      	subs	r3, r3, r2
 80108ec:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80108ee:	887b      	ldrh	r3, [r7, #2]
 80108f0:	827b      	strh	r3, [r7, #18]
  q = p;
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80108f6:	e025      	b.n	8010944 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 80108f8:	697b      	ldr	r3, [r7, #20]
 80108fa:	895b      	ldrh	r3, [r3, #10]
 80108fc:	8a7a      	ldrh	r2, [r7, #18]
 80108fe:	1ad3      	subs	r3, r2, r3
 8010900:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8010908:	4293      	cmp	r3, r2
 801090a:	dd06      	ble.n	801091a <pbuf_realloc+0x8e>
 801090c:	4b2f      	ldr	r3, [pc, #188]	; (80109cc <pbuf_realloc+0x140>)
 801090e:	f240 220b 	movw	r2, #523	; 0x20b
 8010912:	4932      	ldr	r1, [pc, #200]	; (80109dc <pbuf_realloc+0x150>)
 8010914:	482f      	ldr	r0, [pc, #188]	; (80109d4 <pbuf_realloc+0x148>)
 8010916:	f004 fee9 	bl	80156ec <iprintf>
    q->tot_len += (u16_t)grow;
 801091a:	697b      	ldr	r3, [r7, #20]
 801091c:	891a      	ldrh	r2, [r3, #8]
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	b29b      	uxth	r3, r3
 8010922:	4413      	add	r3, r2
 8010924:	b29a      	uxth	r2, r3
 8010926:	697b      	ldr	r3, [r7, #20]
 8010928:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801092a:	697b      	ldr	r3, [r7, #20]
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8010930:	697b      	ldr	r3, [r7, #20]
 8010932:	2b00      	cmp	r3, #0
 8010934:	d106      	bne.n	8010944 <pbuf_realloc+0xb8>
 8010936:	4b25      	ldr	r3, [pc, #148]	; (80109cc <pbuf_realloc+0x140>)
 8010938:	f240 220f 	movw	r2, #527	; 0x20f
 801093c:	4928      	ldr	r1, [pc, #160]	; (80109e0 <pbuf_realloc+0x154>)
 801093e:	4825      	ldr	r0, [pc, #148]	; (80109d4 <pbuf_realloc+0x148>)
 8010940:	f004 fed4 	bl	80156ec <iprintf>
  while (rem_len > q->len) {
 8010944:	697b      	ldr	r3, [r7, #20]
 8010946:	895b      	ldrh	r3, [r3, #10]
 8010948:	8a7a      	ldrh	r2, [r7, #18]
 801094a:	429a      	cmp	r2, r3
 801094c:	d8d4      	bhi.n	80108f8 <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 801094e:	697b      	ldr	r3, [r7, #20]
 8010950:	7b1b      	ldrb	r3, [r3, #12]
 8010952:	2b00      	cmp	r3, #0
 8010954:	d122      	bne.n	801099c <pbuf_realloc+0x110>
 8010956:	697b      	ldr	r3, [r7, #20]
 8010958:	895b      	ldrh	r3, [r3, #10]
 801095a:	8a7a      	ldrh	r2, [r7, #18]
 801095c:	429a      	cmp	r2, r3
 801095e:	d01d      	beq.n	801099c <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8010960:	697b      	ldr	r3, [r7, #20]
 8010962:	7b5b      	ldrb	r3, [r3, #13]
 8010964:	f003 0302 	and.w	r3, r3, #2
 8010968:	2b00      	cmp	r3, #0
 801096a:	d117      	bne.n	801099c <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 801096c:	697b      	ldr	r3, [r7, #20]
 801096e:	685b      	ldr	r3, [r3, #4]
 8010970:	461a      	mov	r2, r3
 8010972:	697b      	ldr	r3, [r7, #20]
 8010974:	1ad3      	subs	r3, r2, r3
 8010976:	b29a      	uxth	r2, r3
 8010978:	8a7b      	ldrh	r3, [r7, #18]
 801097a:	4413      	add	r3, r2
 801097c:	b29b      	uxth	r3, r3
 801097e:	4619      	mov	r1, r3
 8010980:	6978      	ldr	r0, [r7, #20]
 8010982:	f7ff f977 	bl	800fc74 <mem_trim>
 8010986:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8010988:	697b      	ldr	r3, [r7, #20]
 801098a:	2b00      	cmp	r3, #0
 801098c:	d106      	bne.n	801099c <pbuf_realloc+0x110>
 801098e:	4b0f      	ldr	r3, [pc, #60]	; (80109cc <pbuf_realloc+0x140>)
 8010990:	f240 221d 	movw	r2, #541	; 0x21d
 8010994:	4913      	ldr	r1, [pc, #76]	; (80109e4 <pbuf_realloc+0x158>)
 8010996:	480f      	ldr	r0, [pc, #60]	; (80109d4 <pbuf_realloc+0x148>)
 8010998:	f004 fea8 	bl	80156ec <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 801099c:	697b      	ldr	r3, [r7, #20]
 801099e:	8a7a      	ldrh	r2, [r7, #18]
 80109a0:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80109a2:	697b      	ldr	r3, [r7, #20]
 80109a4:	895a      	ldrh	r2, [r3, #10]
 80109a6:	697b      	ldr	r3, [r7, #20]
 80109a8:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80109aa:	697b      	ldr	r3, [r7, #20]
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	d004      	beq.n	80109bc <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80109b2:	697b      	ldr	r3, [r7, #20]
 80109b4:	681b      	ldr	r3, [r3, #0]
 80109b6:	4618      	mov	r0, r3
 80109b8:	f000 f8dc 	bl	8010b74 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80109bc:	697b      	ldr	r3, [r7, #20]
 80109be:	2200      	movs	r2, #0
 80109c0:	601a      	str	r2, [r3, #0]
 80109c2:	e000      	b.n	80109c6 <pbuf_realloc+0x13a>
    return;
 80109c4:	bf00      	nop

}
 80109c6:	3718      	adds	r7, #24
 80109c8:	46bd      	mov	sp, r7
 80109ca:	bd80      	pop	{r7, pc}
 80109cc:	08017d28 	.word	0x08017d28
 80109d0:	08017ee4 	.word	0x08017ee4
 80109d4:	08017d74 	.word	0x08017d74
 80109d8:	08017efc 	.word	0x08017efc
 80109dc:	08017f18 	.word	0x08017f18
 80109e0:	08017f2c 	.word	0x08017f2c
 80109e4:	08017f44 	.word	0x08017f44

080109e8 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80109e8:	b580      	push	{r7, lr}
 80109ea:	b084      	sub	sp, #16
 80109ec:	af00      	add	r7, sp, #0
 80109ee:	6078      	str	r0, [r7, #4]
 80109f0:	460b      	mov	r3, r1
 80109f2:	807b      	strh	r3, [r7, #2]
 80109f4:	4613      	mov	r3, r2
 80109f6:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	d106      	bne.n	8010a0c <pbuf_header_impl+0x24>
 80109fe:	4b46      	ldr	r3, [pc, #280]	; (8010b18 <pbuf_header_impl+0x130>)
 8010a00:	f240 223f 	movw	r2, #575	; 0x23f
 8010a04:	4945      	ldr	r1, [pc, #276]	; (8010b1c <pbuf_header_impl+0x134>)
 8010a06:	4846      	ldr	r0, [pc, #280]	; (8010b20 <pbuf_header_impl+0x138>)
 8010a08:	f004 fe70 	bl	80156ec <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 8010a0c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d002      	beq.n	8010a1a <pbuf_header_impl+0x32>
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d101      	bne.n	8010a1e <pbuf_header_impl+0x36>
    return 0;
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	e078      	b.n	8010b10 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 8010a1e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	da10      	bge.n	8010a48 <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 8010a26:	887b      	ldrh	r3, [r7, #2]
 8010a28:	425b      	negs	r3, r3
 8010a2a:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	895b      	ldrh	r3, [r3, #10]
 8010a30:	89fa      	ldrh	r2, [r7, #14]
 8010a32:	429a      	cmp	r2, r3
 8010a34:	d90a      	bls.n	8010a4c <pbuf_header_impl+0x64>
 8010a36:	4b38      	ldr	r3, [pc, #224]	; (8010b18 <pbuf_header_impl+0x130>)
 8010a38:	f240 2247 	movw	r2, #583	; 0x247
 8010a3c:	4939      	ldr	r1, [pc, #228]	; (8010b24 <pbuf_header_impl+0x13c>)
 8010a3e:	4838      	ldr	r0, [pc, #224]	; (8010b20 <pbuf_header_impl+0x138>)
 8010a40:	f004 fe54 	bl	80156ec <iprintf>
 8010a44:	2301      	movs	r3, #1
 8010a46:	e063      	b.n	8010b10 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 8010a48:	887b      	ldrh	r3, [r7, #2]
 8010a4a:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	7b1b      	ldrb	r3, [r3, #12]
 8010a50:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	685b      	ldr	r3, [r3, #4]
 8010a56:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 8010a58:	89bb      	ldrh	r3, [r7, #12]
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d002      	beq.n	8010a64 <pbuf_header_impl+0x7c>
 8010a5e:	89bb      	ldrh	r3, [r7, #12]
 8010a60:	2b03      	cmp	r3, #3
 8010a62:	d112      	bne.n	8010a8a <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	685a      	ldr	r2, [r3, #4]
 8010a68:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010a6c:	425b      	negs	r3, r3
 8010a6e:	441a      	add	r2, r3
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	685a      	ldr	r2, [r3, #4]
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	3310      	adds	r3, #16
 8010a7c:	429a      	cmp	r2, r3
 8010a7e:	d238      	bcs.n	8010af2 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	68ba      	ldr	r2, [r7, #8]
 8010a84:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 8010a86:	2301      	movs	r3, #1
 8010a88:	e042      	b.n	8010b10 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 8010a8a:	89bb      	ldrh	r3, [r7, #12]
 8010a8c:	2b02      	cmp	r3, #2
 8010a8e:	d002      	beq.n	8010a96 <pbuf_header_impl+0xae>
 8010a90:	89bb      	ldrh	r3, [r7, #12]
 8010a92:	2b01      	cmp	r3, #1
 8010a94:	d124      	bne.n	8010ae0 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 8010a96:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	da0d      	bge.n	8010aba <pbuf_header_impl+0xd2>
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	895b      	ldrh	r3, [r3, #10]
 8010aa2:	89fa      	ldrh	r2, [r7, #14]
 8010aa4:	429a      	cmp	r2, r3
 8010aa6:	d808      	bhi.n	8010aba <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	685a      	ldr	r2, [r3, #4]
 8010aac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010ab0:	425b      	negs	r3, r3
 8010ab2:	441a      	add	r2, r3
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	605a      	str	r2, [r3, #4]
 8010ab8:	e011      	b.n	8010ade <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 8010aba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	dd0b      	ble.n	8010ada <pbuf_header_impl+0xf2>
 8010ac2:	787b      	ldrb	r3, [r7, #1]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d008      	beq.n	8010ada <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	685a      	ldr	r2, [r3, #4]
 8010acc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010ad0:	425b      	negs	r3, r3
 8010ad2:	441a      	add	r2, r3
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	605a      	str	r2, [r3, #4]
 8010ad8:	e001      	b.n	8010ade <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8010ada:	2301      	movs	r3, #1
 8010adc:	e018      	b.n	8010b10 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 8010ade:	e008      	b.n	8010af2 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 8010ae0:	4b0d      	ldr	r3, [pc, #52]	; (8010b18 <pbuf_header_impl+0x130>)
 8010ae2:	f240 2277 	movw	r2, #631	; 0x277
 8010ae6:	4910      	ldr	r1, [pc, #64]	; (8010b28 <pbuf_header_impl+0x140>)
 8010ae8:	480d      	ldr	r0, [pc, #52]	; (8010b20 <pbuf_header_impl+0x138>)
 8010aea:	f004 fdff 	bl	80156ec <iprintf>
    return 1;
 8010aee:	2301      	movs	r3, #1
 8010af0:	e00e      	b.n	8010b10 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	895a      	ldrh	r2, [r3, #10]
 8010af6:	887b      	ldrh	r3, [r7, #2]
 8010af8:	4413      	add	r3, r2
 8010afa:	b29a      	uxth	r2, r3
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 8010b00:	687b      	ldr	r3, [r7, #4]
 8010b02:	891a      	ldrh	r2, [r3, #8]
 8010b04:	887b      	ldrh	r3, [r7, #2]
 8010b06:	4413      	add	r3, r2
 8010b08:	b29a      	uxth	r2, r3
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 8010b0e:	2300      	movs	r3, #0
}
 8010b10:	4618      	mov	r0, r3
 8010b12:	3710      	adds	r7, #16
 8010b14:	46bd      	mov	sp, r7
 8010b16:	bd80      	pop	{r7, pc}
 8010b18:	08017d28 	.word	0x08017d28
 8010b1c:	08017f60 	.word	0x08017f60
 8010b20:	08017d74 	.word	0x08017d74
 8010b24:	08017f6c 	.word	0x08017f6c
 8010b28:	08017f8c 	.word	0x08017f8c

08010b2c <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 8010b2c:	b580      	push	{r7, lr}
 8010b2e:	b082      	sub	sp, #8
 8010b30:	af00      	add	r7, sp, #0
 8010b32:	6078      	str	r0, [r7, #4]
 8010b34:	460b      	mov	r3, r1
 8010b36:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 8010b38:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010b3c:	2200      	movs	r2, #0
 8010b3e:	4619      	mov	r1, r3
 8010b40:	6878      	ldr	r0, [r7, #4]
 8010b42:	f7ff ff51 	bl	80109e8 <pbuf_header_impl>
 8010b46:	4603      	mov	r3, r0
}
 8010b48:	4618      	mov	r0, r3
 8010b4a:	3708      	adds	r7, #8
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	bd80      	pop	{r7, pc}

08010b50 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	b082      	sub	sp, #8
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	6078      	str	r0, [r7, #4]
 8010b58:	460b      	mov	r3, r1
 8010b5a:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 8010b5c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010b60:	2201      	movs	r2, #1
 8010b62:	4619      	mov	r1, r3
 8010b64:	6878      	ldr	r0, [r7, #4]
 8010b66:	f7ff ff3f 	bl	80109e8 <pbuf_header_impl>
 8010b6a:	4603      	mov	r3, r0
}
 8010b6c:	4618      	mov	r0, r3
 8010b6e:	3708      	adds	r7, #8
 8010b70:	46bd      	mov	sp, r7
 8010b72:	bd80      	pop	{r7, pc}

08010b74 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8010b74:	b580      	push	{r7, lr}
 8010b76:	b086      	sub	sp, #24
 8010b78:	af00      	add	r7, sp, #0
 8010b7a:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d10b      	bne.n	8010b9a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d106      	bne.n	8010b96 <pbuf_free+0x22>
 8010b88:	4b3e      	ldr	r3, [pc, #248]	; (8010c84 <pbuf_free+0x110>)
 8010b8a:	f240 22d2 	movw	r2, #722	; 0x2d2
 8010b8e:	493e      	ldr	r1, [pc, #248]	; (8010c88 <pbuf_free+0x114>)
 8010b90:	483e      	ldr	r0, [pc, #248]	; (8010c8c <pbuf_free+0x118>)
 8010b92:	f004 fdab 	bl	80156ec <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8010b96:	2300      	movs	r3, #0
 8010b98:	e070      	b.n	8010c7c <pbuf_free+0x108>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	7b1b      	ldrb	r3, [r3, #12]
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d012      	beq.n	8010bc8 <pbuf_free+0x54>
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	7b1b      	ldrb	r3, [r3, #12]
 8010ba6:	2b01      	cmp	r3, #1
 8010ba8:	d00e      	beq.n	8010bc8 <pbuf_free+0x54>
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	7b1b      	ldrb	r3, [r3, #12]
 8010bae:	2b02      	cmp	r3, #2
 8010bb0:	d00a      	beq.n	8010bc8 <pbuf_free+0x54>
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	7b1b      	ldrb	r3, [r3, #12]
 8010bb6:	2b03      	cmp	r3, #3
 8010bb8:	d006      	beq.n	8010bc8 <pbuf_free+0x54>
 8010bba:	4b32      	ldr	r3, [pc, #200]	; (8010c84 <pbuf_free+0x110>)
 8010bbc:	f240 22de 	movw	r2, #734	; 0x2de
 8010bc0:	4933      	ldr	r1, [pc, #204]	; (8010c90 <pbuf_free+0x11c>)
 8010bc2:	4832      	ldr	r0, [pc, #200]	; (8010c8c <pbuf_free+0x118>)
 8010bc4:	f004 fd92 	bl	80156ec <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 8010bc8:	2300      	movs	r3, #0
 8010bca:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8010bcc:	e052      	b.n	8010c74 <pbuf_free+0x100>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	89db      	ldrh	r3, [r3, #14]
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d106      	bne.n	8010be4 <pbuf_free+0x70>
 8010bd6:	4b2b      	ldr	r3, [pc, #172]	; (8010c84 <pbuf_free+0x110>)
 8010bd8:	f240 22eb 	movw	r2, #747	; 0x2eb
 8010bdc:	492d      	ldr	r1, [pc, #180]	; (8010c94 <pbuf_free+0x120>)
 8010bde:	482b      	ldr	r0, [pc, #172]	; (8010c8c <pbuf_free+0x118>)
 8010be0:	f004 fd84 	bl	80156ec <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	89db      	ldrh	r3, [r3, #14]
 8010be8:	3b01      	subs	r3, #1
 8010bea:	b29a      	uxth	r2, r3
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	81da      	strh	r2, [r3, #14]
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	89db      	ldrh	r3, [r3, #14]
 8010bf4:	82bb      	strh	r3, [r7, #20]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8010bf6:	8abb      	ldrh	r3, [r7, #20]
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d139      	bne.n	8010c70 <pbuf_free+0xfc>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	681b      	ldr	r3, [r3, #0]
 8010c00:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	7b1b      	ldrb	r3, [r3, #12]
 8010c06:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	7b5b      	ldrb	r3, [r3, #13]
 8010c0c:	f003 0302 	and.w	r3, r3, #2
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d011      	beq.n	8010c38 <pbuf_free+0xc4>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8010c18:	68bb      	ldr	r3, [r7, #8]
 8010c1a:	691b      	ldr	r3, [r3, #16]
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d106      	bne.n	8010c2e <pbuf_free+0xba>
 8010c20:	4b18      	ldr	r3, [pc, #96]	; (8010c84 <pbuf_free+0x110>)
 8010c22:	f240 22f9 	movw	r2, #761	; 0x2f9
 8010c26:	491c      	ldr	r1, [pc, #112]	; (8010c98 <pbuf_free+0x124>)
 8010c28:	4818      	ldr	r0, [pc, #96]	; (8010c8c <pbuf_free+0x118>)
 8010c2a:	f004 fd5f 	bl	80156ec <iprintf>
        pc->custom_free_function(p);
 8010c2e:	68bb      	ldr	r3, [r7, #8]
 8010c30:	691b      	ldr	r3, [r3, #16]
 8010c32:	6878      	ldr	r0, [r7, #4]
 8010c34:	4798      	blx	r3
 8010c36:	e015      	b.n	8010c64 <pbuf_free+0xf0>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 8010c38:	89fb      	ldrh	r3, [r7, #14]
 8010c3a:	2b03      	cmp	r3, #3
 8010c3c:	d104      	bne.n	8010c48 <pbuf_free+0xd4>
          memp_free(MEMP_PBUF_POOL, p);
 8010c3e:	6879      	ldr	r1, [r7, #4]
 8010c40:	2005      	movs	r0, #5
 8010c42:	f7ff fa9b 	bl	801017c <memp_free>
 8010c46:	e00d      	b.n	8010c64 <pbuf_free+0xf0>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 8010c48:	89fb      	ldrh	r3, [r7, #14]
 8010c4a:	2b01      	cmp	r3, #1
 8010c4c:	d002      	beq.n	8010c54 <pbuf_free+0xe0>
 8010c4e:	89fb      	ldrh	r3, [r7, #14]
 8010c50:	2b02      	cmp	r3, #2
 8010c52:	d104      	bne.n	8010c5e <pbuf_free+0xea>
          memp_free(MEMP_PBUF, p);
 8010c54:	6879      	ldr	r1, [r7, #4]
 8010c56:	2004      	movs	r0, #4
 8010c58:	f7ff fa90 	bl	801017c <memp_free>
 8010c5c:	e002      	b.n	8010c64 <pbuf_free+0xf0>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 8010c5e:	6878      	ldr	r0, [r7, #4]
 8010c60:	f7fe ffa6 	bl	800fbb0 <mem_free>
        }
      }
      count++;
 8010c64:	7dfb      	ldrb	r3, [r7, #23]
 8010c66:	3301      	adds	r3, #1
 8010c68:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 8010c6a:	693b      	ldr	r3, [r7, #16]
 8010c6c:	607b      	str	r3, [r7, #4]
 8010c6e:	e001      	b.n	8010c74 <pbuf_free+0x100>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 8010c70:	2300      	movs	r3, #0
 8010c72:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d1a9      	bne.n	8010bce <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8010c7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8010c7c:	4618      	mov	r0, r3
 8010c7e:	3718      	adds	r7, #24
 8010c80:	46bd      	mov	sp, r7
 8010c82:	bd80      	pop	{r7, pc}
 8010c84:	08017d28 	.word	0x08017d28
 8010c88:	08017f60 	.word	0x08017f60
 8010c8c:	08017d74 	.word	0x08017d74
 8010c90:	08017f9c 	.word	0x08017f9c
 8010c94:	08017fb4 	.word	0x08017fb4
 8010c98:	08017fcc 	.word	0x08017fcc

08010c9c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8010c9c:	b480      	push	{r7}
 8010c9e:	b085      	sub	sp, #20
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8010ca4:	2300      	movs	r3, #0
 8010ca6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8010ca8:	e005      	b.n	8010cb6 <pbuf_clen+0x1a>
    ++len;
 8010caa:	89fb      	ldrh	r3, [r7, #14]
 8010cac:	3301      	adds	r3, #1
 8010cae:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d1f6      	bne.n	8010caa <pbuf_clen+0xe>
  }
  return len;
 8010cbc:	89fb      	ldrh	r3, [r7, #14]
}
 8010cbe:	4618      	mov	r0, r3
 8010cc0:	3714      	adds	r7, #20
 8010cc2:	46bd      	mov	sp, r7
 8010cc4:	bc80      	pop	{r7}
 8010cc6:	4770      	bx	lr

08010cc8 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8010cc8:	b580      	push	{r7, lr}
 8010cca:	b082      	sub	sp, #8
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d010      	beq.n	8010cf8 <pbuf_ref+0x30>
    SYS_ARCH_INC(p->ref, 1);
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	89db      	ldrh	r3, [r3, #14]
 8010cda:	3301      	adds	r3, #1
 8010cdc:	b29a      	uxth	r2, r3
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	81da      	strh	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	89db      	ldrh	r3, [r3, #14]
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d106      	bne.n	8010cf8 <pbuf_ref+0x30>
 8010cea:	4b05      	ldr	r3, [pc, #20]	; (8010d00 <pbuf_ref+0x38>)
 8010cec:	f240 3239 	movw	r2, #825	; 0x339
 8010cf0:	4904      	ldr	r1, [pc, #16]	; (8010d04 <pbuf_ref+0x3c>)
 8010cf2:	4805      	ldr	r0, [pc, #20]	; (8010d08 <pbuf_ref+0x40>)
 8010cf4:	f004 fcfa 	bl	80156ec <iprintf>
  }
}
 8010cf8:	bf00      	nop
 8010cfa:	3708      	adds	r7, #8
 8010cfc:	46bd      	mov	sp, r7
 8010cfe:	bd80      	pop	{r7, pc}
 8010d00:	08017d28 	.word	0x08017d28
 8010d04:	08017ff0 	.word	0x08017ff0
 8010d08:	08017d74 	.word	0x08017d74

08010d0c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8010d0c:	b580      	push	{r7, lr}
 8010d0e:	b084      	sub	sp, #16
 8010d10:	af00      	add	r7, sp, #0
 8010d12:	6078      	str	r0, [r7, #4]
 8010d14:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d002      	beq.n	8010d22 <pbuf_cat+0x16>
 8010d1c:	683b      	ldr	r3, [r7, #0]
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d107      	bne.n	8010d32 <pbuf_cat+0x26>
 8010d22:	4b20      	ldr	r3, [pc, #128]	; (8010da4 <pbuf_cat+0x98>)
 8010d24:	f240 324d 	movw	r2, #845	; 0x34d
 8010d28:	491f      	ldr	r1, [pc, #124]	; (8010da8 <pbuf_cat+0x9c>)
 8010d2a:	4820      	ldr	r0, [pc, #128]	; (8010dac <pbuf_cat+0xa0>)
 8010d2c:	f004 fcde 	bl	80156ec <iprintf>
 8010d30:	e034      	b.n	8010d9c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	60fb      	str	r3, [r7, #12]
 8010d36:	e00a      	b.n	8010d4e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	891a      	ldrh	r2, [r3, #8]
 8010d3c:	683b      	ldr	r3, [r7, #0]
 8010d3e:	891b      	ldrh	r3, [r3, #8]
 8010d40:	4413      	add	r3, r2
 8010d42:	b29a      	uxth	r2, r3
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8010d48:	68fb      	ldr	r3, [r7, #12]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	60fb      	str	r3, [r7, #12]
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d1f0      	bne.n	8010d38 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8010d56:	68fb      	ldr	r3, [r7, #12]
 8010d58:	891a      	ldrh	r2, [r3, #8]
 8010d5a:	68fb      	ldr	r3, [r7, #12]
 8010d5c:	895b      	ldrh	r3, [r3, #10]
 8010d5e:	429a      	cmp	r2, r3
 8010d60:	d006      	beq.n	8010d70 <pbuf_cat+0x64>
 8010d62:	4b10      	ldr	r3, [pc, #64]	; (8010da4 <pbuf_cat+0x98>)
 8010d64:	f240 3255 	movw	r2, #853	; 0x355
 8010d68:	4911      	ldr	r1, [pc, #68]	; (8010db0 <pbuf_cat+0xa4>)
 8010d6a:	4810      	ldr	r0, [pc, #64]	; (8010dac <pbuf_cat+0xa0>)
 8010d6c:	f004 fcbe 	bl	80156ec <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	2b00      	cmp	r3, #0
 8010d76:	d006      	beq.n	8010d86 <pbuf_cat+0x7a>
 8010d78:	4b0a      	ldr	r3, [pc, #40]	; (8010da4 <pbuf_cat+0x98>)
 8010d7a:	f240 3256 	movw	r2, #854	; 0x356
 8010d7e:	490d      	ldr	r1, [pc, #52]	; (8010db4 <pbuf_cat+0xa8>)
 8010d80:	480a      	ldr	r0, [pc, #40]	; (8010dac <pbuf_cat+0xa0>)
 8010d82:	f004 fcb3 	bl	80156ec <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	891a      	ldrh	r2, [r3, #8]
 8010d8a:	683b      	ldr	r3, [r7, #0]
 8010d8c:	891b      	ldrh	r3, [r3, #8]
 8010d8e:	4413      	add	r3, r2
 8010d90:	b29a      	uxth	r2, r3
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8010d96:	68fb      	ldr	r3, [r7, #12]
 8010d98:	683a      	ldr	r2, [r7, #0]
 8010d9a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8010d9c:	3710      	adds	r7, #16
 8010d9e:	46bd      	mov	sp, r7
 8010da0:	bd80      	pop	{r7, pc}
 8010da2:	bf00      	nop
 8010da4:	08017d28 	.word	0x08017d28
 8010da8:	08018004 	.word	0x08018004
 8010dac:	08017d74 	.word	0x08017d74
 8010db0:	0801803c 	.word	0x0801803c
 8010db4:	0801806c 	.word	0x0801806c

08010db8 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8010db8:	b580      	push	{r7, lr}
 8010dba:	b082      	sub	sp, #8
 8010dbc:	af00      	add	r7, sp, #0
 8010dbe:	6078      	str	r0, [r7, #4]
 8010dc0:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8010dc2:	6839      	ldr	r1, [r7, #0]
 8010dc4:	6878      	ldr	r0, [r7, #4]
 8010dc6:	f7ff ffa1 	bl	8010d0c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8010dca:	6838      	ldr	r0, [r7, #0]
 8010dcc:	f7ff ff7c 	bl	8010cc8 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8010dd0:	bf00      	nop
 8010dd2:	3708      	adds	r7, #8
 8010dd4:	46bd      	mov	sp, r7
 8010dd6:	bd80      	pop	{r7, pc}

08010dd8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8010dd8:	b580      	push	{r7, lr}
 8010dda:	b084      	sub	sp, #16
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	6078      	str	r0, [r7, #4]
 8010de0:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 8010de2:	2300      	movs	r3, #0
 8010de4:	81fb      	strh	r3, [r7, #14]
 8010de6:	2300      	movs	r3, #0
 8010de8:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d008      	beq.n	8010e02 <pbuf_copy+0x2a>
 8010df0:	683b      	ldr	r3, [r7, #0]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d005      	beq.n	8010e02 <pbuf_copy+0x2a>
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	891a      	ldrh	r2, [r3, #8]
 8010dfa:	683b      	ldr	r3, [r7, #0]
 8010dfc:	891b      	ldrh	r3, [r3, #8]
 8010dfe:	429a      	cmp	r2, r3
 8010e00:	d209      	bcs.n	8010e16 <pbuf_copy+0x3e>
 8010e02:	4b54      	ldr	r3, [pc, #336]	; (8010f54 <pbuf_copy+0x17c>)
 8010e04:	f240 32bd 	movw	r2, #957	; 0x3bd
 8010e08:	4953      	ldr	r1, [pc, #332]	; (8010f58 <pbuf_copy+0x180>)
 8010e0a:	4854      	ldr	r0, [pc, #336]	; (8010f5c <pbuf_copy+0x184>)
 8010e0c:	f004 fc6e 	bl	80156ec <iprintf>
 8010e10:	f06f 030f 	mvn.w	r3, #15
 8010e14:	e099      	b.n	8010f4a <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	895b      	ldrh	r3, [r3, #10]
 8010e1a:	461a      	mov	r2, r3
 8010e1c:	89fb      	ldrh	r3, [r7, #14]
 8010e1e:	1ad2      	subs	r2, r2, r3
 8010e20:	683b      	ldr	r3, [r7, #0]
 8010e22:	895b      	ldrh	r3, [r3, #10]
 8010e24:	4619      	mov	r1, r3
 8010e26:	89bb      	ldrh	r3, [r7, #12]
 8010e28:	1acb      	subs	r3, r1, r3
 8010e2a:	429a      	cmp	r2, r3
 8010e2c:	db05      	blt.n	8010e3a <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8010e2e:	683b      	ldr	r3, [r7, #0]
 8010e30:	895a      	ldrh	r2, [r3, #10]
 8010e32:	89bb      	ldrh	r3, [r7, #12]
 8010e34:	1ad3      	subs	r3, r2, r3
 8010e36:	817b      	strh	r3, [r7, #10]
 8010e38:	e004      	b.n	8010e44 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	895a      	ldrh	r2, [r3, #10]
 8010e3e:	89fb      	ldrh	r3, [r7, #14]
 8010e40:	1ad3      	subs	r3, r2, r3
 8010e42:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	685a      	ldr	r2, [r3, #4]
 8010e48:	89fb      	ldrh	r3, [r7, #14]
 8010e4a:	18d0      	adds	r0, r2, r3
 8010e4c:	683b      	ldr	r3, [r7, #0]
 8010e4e:	685a      	ldr	r2, [r3, #4]
 8010e50:	89bb      	ldrh	r3, [r7, #12]
 8010e52:	4413      	add	r3, r2
 8010e54:	897a      	ldrh	r2, [r7, #10]
 8010e56:	4619      	mov	r1, r3
 8010e58:	f003 ff3f 	bl	8014cda <memcpy>
    offset_to += len;
 8010e5c:	89fa      	ldrh	r2, [r7, #14]
 8010e5e:	897b      	ldrh	r3, [r7, #10]
 8010e60:	4413      	add	r3, r2
 8010e62:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 8010e64:	89ba      	ldrh	r2, [r7, #12]
 8010e66:	897b      	ldrh	r3, [r7, #10]
 8010e68:	4413      	add	r3, r2
 8010e6a:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	895b      	ldrh	r3, [r3, #10]
 8010e70:	89fa      	ldrh	r2, [r7, #14]
 8010e72:	429a      	cmp	r2, r3
 8010e74:	d906      	bls.n	8010e84 <pbuf_copy+0xac>
 8010e76:	4b37      	ldr	r3, [pc, #220]	; (8010f54 <pbuf_copy+0x17c>)
 8010e78:	f240 32cd 	movw	r2, #973	; 0x3cd
 8010e7c:	4938      	ldr	r1, [pc, #224]	; (8010f60 <pbuf_copy+0x188>)
 8010e7e:	4837      	ldr	r0, [pc, #220]	; (8010f5c <pbuf_copy+0x184>)
 8010e80:	f004 fc34 	bl	80156ec <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8010e84:	683b      	ldr	r3, [r7, #0]
 8010e86:	895b      	ldrh	r3, [r3, #10]
 8010e88:	89ba      	ldrh	r2, [r7, #12]
 8010e8a:	429a      	cmp	r2, r3
 8010e8c:	d906      	bls.n	8010e9c <pbuf_copy+0xc4>
 8010e8e:	4b31      	ldr	r3, [pc, #196]	; (8010f54 <pbuf_copy+0x17c>)
 8010e90:	f240 32ce 	movw	r2, #974	; 0x3ce
 8010e94:	4933      	ldr	r1, [pc, #204]	; (8010f64 <pbuf_copy+0x18c>)
 8010e96:	4831      	ldr	r0, [pc, #196]	; (8010f5c <pbuf_copy+0x184>)
 8010e98:	f004 fc28 	bl	80156ec <iprintf>
    if (offset_from >= p_from->len) {
 8010e9c:	683b      	ldr	r3, [r7, #0]
 8010e9e:	895b      	ldrh	r3, [r3, #10]
 8010ea0:	89ba      	ldrh	r2, [r7, #12]
 8010ea2:	429a      	cmp	r2, r3
 8010ea4:	d304      	bcc.n	8010eb0 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 8010ea6:	2300      	movs	r3, #0
 8010ea8:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 8010eaa:	683b      	ldr	r3, [r7, #0]
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	895b      	ldrh	r3, [r3, #10]
 8010eb4:	89fa      	ldrh	r2, [r7, #14]
 8010eb6:	429a      	cmp	r2, r3
 8010eb8:	d114      	bne.n	8010ee4 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 8010eba:	2300      	movs	r3, #0
 8010ebc:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d10c      	bne.n	8010ee4 <pbuf_copy+0x10c>
 8010eca:	683b      	ldr	r3, [r7, #0]
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d009      	beq.n	8010ee4 <pbuf_copy+0x10c>
 8010ed0:	4b20      	ldr	r3, [pc, #128]	; (8010f54 <pbuf_copy+0x17c>)
 8010ed2:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8010ed6:	4924      	ldr	r1, [pc, #144]	; (8010f68 <pbuf_copy+0x190>)
 8010ed8:	4820      	ldr	r0, [pc, #128]	; (8010f5c <pbuf_copy+0x184>)
 8010eda:	f004 fc07 	bl	80156ec <iprintf>
 8010ede:	f06f 030f 	mvn.w	r3, #15
 8010ee2:	e032      	b.n	8010f4a <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8010ee4:	683b      	ldr	r3, [r7, #0]
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d013      	beq.n	8010f12 <pbuf_copy+0x13a>
 8010eea:	683b      	ldr	r3, [r7, #0]
 8010eec:	895a      	ldrh	r2, [r3, #10]
 8010eee:	683b      	ldr	r3, [r7, #0]
 8010ef0:	891b      	ldrh	r3, [r3, #8]
 8010ef2:	429a      	cmp	r2, r3
 8010ef4:	d10d      	bne.n	8010f12 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010ef6:	683b      	ldr	r3, [r7, #0]
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d009      	beq.n	8010f12 <pbuf_copy+0x13a>
 8010efe:	4b15      	ldr	r3, [pc, #84]	; (8010f54 <pbuf_copy+0x17c>)
 8010f00:	f240 32de 	movw	r2, #990	; 0x3de
 8010f04:	4919      	ldr	r1, [pc, #100]	; (8010f6c <pbuf_copy+0x194>)
 8010f06:	4815      	ldr	r0, [pc, #84]	; (8010f5c <pbuf_copy+0x184>)
 8010f08:	f004 fbf0 	bl	80156ec <iprintf>
 8010f0c:	f06f 0305 	mvn.w	r3, #5
 8010f10:	e01b      	b.n	8010f4a <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d013      	beq.n	8010f40 <pbuf_copy+0x168>
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	895a      	ldrh	r2, [r3, #10]
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	891b      	ldrh	r3, [r3, #8]
 8010f20:	429a      	cmp	r2, r3
 8010f22:	d10d      	bne.n	8010f40 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d009      	beq.n	8010f40 <pbuf_copy+0x168>
 8010f2c:	4b09      	ldr	r3, [pc, #36]	; (8010f54 <pbuf_copy+0x17c>)
 8010f2e:	f240 32e3 	movw	r2, #995	; 0x3e3
 8010f32:	490e      	ldr	r1, [pc, #56]	; (8010f6c <pbuf_copy+0x194>)
 8010f34:	4809      	ldr	r0, [pc, #36]	; (8010f5c <pbuf_copy+0x184>)
 8010f36:	f004 fbd9 	bl	80156ec <iprintf>
 8010f3a:	f06f 0305 	mvn.w	r3, #5
 8010f3e:	e004      	b.n	8010f4a <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010f40:	683b      	ldr	r3, [r7, #0]
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	f47f af67 	bne.w	8010e16 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8010f48:	2300      	movs	r3, #0
}
 8010f4a:	4618      	mov	r0, r3
 8010f4c:	3710      	adds	r7, #16
 8010f4e:	46bd      	mov	sp, r7
 8010f50:	bd80      	pop	{r7, pc}
 8010f52:	bf00      	nop
 8010f54:	08017d28 	.word	0x08017d28
 8010f58:	080180b8 	.word	0x080180b8
 8010f5c:	08017d74 	.word	0x08017d74
 8010f60:	080180e8 	.word	0x080180e8
 8010f64:	08018100 	.word	0x08018100
 8010f68:	0801811c 	.word	0x0801811c
 8010f6c:	0801812c 	.word	0x0801812c

08010f70 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 8010f70:	b580      	push	{r7, lr}
 8010f72:	b084      	sub	sp, #16
 8010f74:	af00      	add	r7, sp, #0
 8010f76:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	685b      	ldr	r3, [r3, #4]
 8010f80:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 8010f82:	68fb      	ldr	r3, [r7, #12]
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	687a      	ldr	r2, [r7, #4]
 8010f88:	4903      	ldr	r1, [pc, #12]	; (8010f98 <cyclic_timer+0x28>)
 8010f8a:	4618      	mov	r0, r3
 8010f8c:	f000 f82e 	bl	8010fec <sys_timeout>
}
 8010f90:	bf00      	nop
 8010f92:	3710      	adds	r7, #16
 8010f94:	46bd      	mov	sp, r7
 8010f96:	bd80      	pop	{r7, pc}
 8010f98:	08010f71 	.word	0x08010f71

08010f9c <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8010f9c:	b580      	push	{r7, lr}
 8010f9e:	b082      	sub	sp, #8
 8010fa0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8010fa2:	2300      	movs	r3, #0
 8010fa4:	607b      	str	r3, [r7, #4]
 8010fa6:	e00e      	b.n	8010fc6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 8010fa8:	4a0d      	ldr	r2, [pc, #52]	; (8010fe0 <sys_timeouts_init+0x44>)
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	00db      	lsls	r3, r3, #3
 8010fb4:	4a0a      	ldr	r2, [pc, #40]	; (8010fe0 <sys_timeouts_init+0x44>)
 8010fb6:	4413      	add	r3, r2
 8010fb8:	461a      	mov	r2, r3
 8010fba:	490a      	ldr	r1, [pc, #40]	; (8010fe4 <sys_timeouts_init+0x48>)
 8010fbc:	f000 f816 	bl	8010fec <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	3301      	adds	r3, #1
 8010fc4:	607b      	str	r3, [r7, #4]
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	2b01      	cmp	r3, #1
 8010fca:	d9ed      	bls.n	8010fa8 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 8010fcc:	f7fc ff86 	bl	800dedc <sys_now>
 8010fd0:	4602      	mov	r2, r0
 8010fd2:	4b05      	ldr	r3, [pc, #20]	; (8010fe8 <sys_timeouts_init+0x4c>)
 8010fd4:	601a      	str	r2, [r3, #0]
}
 8010fd6:	bf00      	nop
 8010fd8:	3708      	adds	r7, #8
 8010fda:	46bd      	mov	sp, r7
 8010fdc:	bd80      	pop	{r7, pc}
 8010fde:	bf00      	nop
 8010fe0:	08018bb0 	.word	0x08018bb0
 8010fe4:	08010f71 	.word	0x08010f71
 8010fe8:	200004e4 	.word	0x200004e4

08010fec <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8010fec:	b580      	push	{r7, lr}
 8010fee:	b088      	sub	sp, #32
 8010ff0:	af00      	add	r7, sp, #0
 8010ff2:	60f8      	str	r0, [r7, #12]
 8010ff4:	60b9      	str	r1, [r7, #8]
 8010ff6:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8010ff8:	2003      	movs	r0, #3
 8010ffa:	f7ff f873 	bl	80100e4 <memp_malloc>
 8010ffe:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 8011000:	697b      	ldr	r3, [r7, #20]
 8011002:	2b00      	cmp	r3, #0
 8011004:	d10a      	bne.n	801101c <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8011006:	697b      	ldr	r3, [r7, #20]
 8011008:	2b00      	cmp	r3, #0
 801100a:	f040 8084 	bne.w	8011116 <sys_timeout+0x12a>
 801100e:	4b44      	ldr	r3, [pc, #272]	; (8011120 <sys_timeout+0x134>)
 8011010:	22d4      	movs	r2, #212	; 0xd4
 8011012:	4944      	ldr	r1, [pc, #272]	; (8011124 <sys_timeout+0x138>)
 8011014:	4844      	ldr	r0, [pc, #272]	; (8011128 <sys_timeout+0x13c>)
 8011016:	f004 fb69 	bl	80156ec <iprintf>
    return;
 801101a:	e07c      	b.n	8011116 <sys_timeout+0x12a>
  }

  now = sys_now();
 801101c:	f7fc ff5e 	bl	800dedc <sys_now>
 8011020:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 8011022:	4b42      	ldr	r3, [pc, #264]	; (801112c <sys_timeout+0x140>)
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	2b00      	cmp	r3, #0
 8011028:	d105      	bne.n	8011036 <sys_timeout+0x4a>
    diff = 0;
 801102a:	2300      	movs	r3, #0
 801102c:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 801102e:	4a40      	ldr	r2, [pc, #256]	; (8011130 <sys_timeout+0x144>)
 8011030:	693b      	ldr	r3, [r7, #16]
 8011032:	6013      	str	r3, [r2, #0]
 8011034:	e004      	b.n	8011040 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 8011036:	4b3e      	ldr	r3, [pc, #248]	; (8011130 <sys_timeout+0x144>)
 8011038:	681b      	ldr	r3, [r3, #0]
 801103a:	693a      	ldr	r2, [r7, #16]
 801103c:	1ad3      	subs	r3, r2, r3
 801103e:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 8011040:	697b      	ldr	r3, [r7, #20]
 8011042:	2200      	movs	r2, #0
 8011044:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8011046:	697b      	ldr	r3, [r7, #20]
 8011048:	68ba      	ldr	r2, [r7, #8]
 801104a:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801104c:	697b      	ldr	r3, [r7, #20]
 801104e:	687a      	ldr	r2, [r7, #4]
 8011050:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 8011052:	68fa      	ldr	r2, [r7, #12]
 8011054:	69bb      	ldr	r3, [r7, #24]
 8011056:	441a      	add	r2, r3
 8011058:	697b      	ldr	r3, [r7, #20]
 801105a:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801105c:	4b33      	ldr	r3, [pc, #204]	; (801112c <sys_timeout+0x140>)
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	2b00      	cmp	r3, #0
 8011062:	d103      	bne.n	801106c <sys_timeout+0x80>
    next_timeout = timeout;
 8011064:	4a31      	ldr	r2, [pc, #196]	; (801112c <sys_timeout+0x140>)
 8011066:	697b      	ldr	r3, [r7, #20]
 8011068:	6013      	str	r3, [r2, #0]
    return;
 801106a:	e055      	b.n	8011118 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 801106c:	4b2f      	ldr	r3, [pc, #188]	; (801112c <sys_timeout+0x140>)
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	685b      	ldr	r3, [r3, #4]
 8011072:	68fa      	ldr	r2, [r7, #12]
 8011074:	429a      	cmp	r2, r3
 8011076:	d20f      	bcs.n	8011098 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 8011078:	4b2c      	ldr	r3, [pc, #176]	; (801112c <sys_timeout+0x140>)
 801107a:	681b      	ldr	r3, [r3, #0]
 801107c:	6859      	ldr	r1, [r3, #4]
 801107e:	4b2b      	ldr	r3, [pc, #172]	; (801112c <sys_timeout+0x140>)
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	68fa      	ldr	r2, [r7, #12]
 8011084:	1a8a      	subs	r2, r1, r2
 8011086:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 8011088:	4b28      	ldr	r3, [pc, #160]	; (801112c <sys_timeout+0x140>)
 801108a:	681a      	ldr	r2, [r3, #0]
 801108c:	697b      	ldr	r3, [r7, #20]
 801108e:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8011090:	4a26      	ldr	r2, [pc, #152]	; (801112c <sys_timeout+0x140>)
 8011092:	697b      	ldr	r3, [r7, #20]
 8011094:	6013      	str	r3, [r2, #0]
 8011096:	e03f      	b.n	8011118 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8011098:	4b24      	ldr	r3, [pc, #144]	; (801112c <sys_timeout+0x140>)
 801109a:	681b      	ldr	r3, [r3, #0]
 801109c:	61fb      	str	r3, [r7, #28]
 801109e:	e036      	b.n	801110e <sys_timeout+0x122>
      timeout->time -= t->time;
 80110a0:	697b      	ldr	r3, [r7, #20]
 80110a2:	685a      	ldr	r2, [r3, #4]
 80110a4:	69fb      	ldr	r3, [r7, #28]
 80110a6:	685b      	ldr	r3, [r3, #4]
 80110a8:	1ad2      	subs	r2, r2, r3
 80110aa:	697b      	ldr	r3, [r7, #20]
 80110ac:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 80110ae:	69fb      	ldr	r3, [r7, #28]
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d006      	beq.n	80110c4 <sys_timeout+0xd8>
 80110b6:	69fb      	ldr	r3, [r7, #28]
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	685a      	ldr	r2, [r3, #4]
 80110bc:	697b      	ldr	r3, [r7, #20]
 80110be:	685b      	ldr	r3, [r3, #4]
 80110c0:	429a      	cmp	r2, r3
 80110c2:	d921      	bls.n	8011108 <sys_timeout+0x11c>
        if (t->next != NULL) {
 80110c4:	69fb      	ldr	r3, [r7, #28]
 80110c6:	681b      	ldr	r3, [r3, #0]
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d009      	beq.n	80110e0 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 80110cc:	69fb      	ldr	r3, [r7, #28]
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	6859      	ldr	r1, [r3, #4]
 80110d2:	697b      	ldr	r3, [r7, #20]
 80110d4:	685a      	ldr	r2, [r3, #4]
 80110d6:	69fb      	ldr	r3, [r7, #28]
 80110d8:	681b      	ldr	r3, [r3, #0]
 80110da:	1a8a      	subs	r2, r1, r2
 80110dc:	605a      	str	r2, [r3, #4]
 80110de:	e00b      	b.n	80110f8 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 80110e0:	697b      	ldr	r3, [r7, #20]
 80110e2:	685b      	ldr	r3, [r3, #4]
 80110e4:	68fa      	ldr	r2, [r7, #12]
 80110e6:	429a      	cmp	r2, r3
 80110e8:	d206      	bcs.n	80110f8 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 80110ea:	4b10      	ldr	r3, [pc, #64]	; (801112c <sys_timeout+0x140>)
 80110ec:	681b      	ldr	r3, [r3, #0]
 80110ee:	685a      	ldr	r2, [r3, #4]
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	441a      	add	r2, r3
 80110f4:	697b      	ldr	r3, [r7, #20]
 80110f6:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 80110f8:	69fb      	ldr	r3, [r7, #28]
 80110fa:	681a      	ldr	r2, [r3, #0]
 80110fc:	697b      	ldr	r3, [r7, #20]
 80110fe:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8011100:	69fb      	ldr	r3, [r7, #28]
 8011102:	697a      	ldr	r2, [r7, #20]
 8011104:	601a      	str	r2, [r3, #0]
        break;
 8011106:	e007      	b.n	8011118 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 8011108:	69fb      	ldr	r3, [r7, #28]
 801110a:	681b      	ldr	r3, [r3, #0]
 801110c:	61fb      	str	r3, [r7, #28]
 801110e:	69fb      	ldr	r3, [r7, #28]
 8011110:	2b00      	cmp	r3, #0
 8011112:	d1c5      	bne.n	80110a0 <sys_timeout+0xb4>
 8011114:	e000      	b.n	8011118 <sys_timeout+0x12c>
    return;
 8011116:	bf00      	nop
      }
    }
  }
}
 8011118:	3720      	adds	r7, #32
 801111a:	46bd      	mov	sp, r7
 801111c:	bd80      	pop	{r7, pc}
 801111e:	bf00      	nop
 8011120:	08018234 	.word	0x08018234
 8011124:	08018268 	.word	0x08018268
 8011128:	080182a8 	.word	0x080182a8
 801112c:	200004e0 	.word	0x200004e0
 8011130:	200004e4 	.word	0x200004e4

08011134 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 8011134:	b580      	push	{r7, lr}
 8011136:	b086      	sub	sp, #24
 8011138:	af00      	add	r7, sp, #0
  if (next_timeout) {
 801113a:	4b21      	ldr	r3, [pc, #132]	; (80111c0 <sys_check_timeouts+0x8c>)
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	2b00      	cmp	r3, #0
 8011140:	d039      	beq.n	80111b6 <sys_check_timeouts+0x82>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 8011142:	f7fc fecb 	bl	800dedc <sys_now>
 8011146:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 8011148:	4b1e      	ldr	r3, [pc, #120]	; (80111c4 <sys_check_timeouts+0x90>)
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	68fa      	ldr	r2, [r7, #12]
 801114e:	1ad3      	subs	r3, r2, r3
 8011150:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 8011152:	2300      	movs	r3, #0
 8011154:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 8011156:	4b1a      	ldr	r3, [pc, #104]	; (80111c0 <sys_check_timeouts+0x8c>)
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 801115c:	68bb      	ldr	r3, [r7, #8]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d026      	beq.n	80111b0 <sys_check_timeouts+0x7c>
 8011162:	68bb      	ldr	r3, [r7, #8]
 8011164:	685b      	ldr	r3, [r3, #4]
 8011166:	697a      	ldr	r2, [r7, #20]
 8011168:	429a      	cmp	r2, r3
 801116a:	d321      	bcc.n	80111b0 <sys_check_timeouts+0x7c>
        /* timeout has expired */
        had_one = 1;
 801116c:	2301      	movs	r3, #1
 801116e:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 8011170:	68bb      	ldr	r3, [r7, #8]
 8011172:	685a      	ldr	r2, [r3, #4]
 8011174:	4b13      	ldr	r3, [pc, #76]	; (80111c4 <sys_check_timeouts+0x90>)
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	4413      	add	r3, r2
 801117a:	4a12      	ldr	r2, [pc, #72]	; (80111c4 <sys_check_timeouts+0x90>)
 801117c:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 801117e:	68bb      	ldr	r3, [r7, #8]
 8011180:	685b      	ldr	r3, [r3, #4]
 8011182:	697a      	ldr	r2, [r7, #20]
 8011184:	1ad3      	subs	r3, r2, r3
 8011186:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 8011188:	68bb      	ldr	r3, [r7, #8]
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	4a0c      	ldr	r2, [pc, #48]	; (80111c0 <sys_check_timeouts+0x8c>)
 801118e:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 8011190:	68bb      	ldr	r3, [r7, #8]
 8011192:	689b      	ldr	r3, [r3, #8]
 8011194:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 8011196:	68bb      	ldr	r3, [r7, #8]
 8011198:	68db      	ldr	r3, [r3, #12]
 801119a:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801119c:	68b9      	ldr	r1, [r7, #8]
 801119e:	2003      	movs	r0, #3
 80111a0:	f7fe ffec 	bl	801017c <memp_free>
        if (handler != NULL) {
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d002      	beq.n	80111b0 <sys_check_timeouts+0x7c>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
#endif /* !NO_SYS */
          handler(arg);
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	6838      	ldr	r0, [r7, #0]
 80111ae:	4798      	blx	r3
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 80111b0:	7cfb      	ldrb	r3, [r7, #19]
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d1cd      	bne.n	8011152 <sys_check_timeouts+0x1e>
  }
}
 80111b6:	bf00      	nop
 80111b8:	3718      	adds	r7, #24
 80111ba:	46bd      	mov	sp, r7
 80111bc:	bd80      	pop	{r7, pc}
 80111be:	bf00      	nop
 80111c0:	200004e0 	.word	0x200004e0
 80111c4:	200004e4 	.word	0x200004e4

080111c8 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80111c8:	b480      	push	{r7}
 80111ca:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 80111cc:	bf00      	nop
 80111ce:	46bd      	mov	sp, r7
 80111d0:	bc80      	pop	{r7}
 80111d2:	4770      	bx	lr

080111d4 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 80111d4:	b480      	push	{r7}
 80111d6:	b083      	sub	sp, #12
 80111d8:	af00      	add	r7, sp, #0
  u16_t n = 0;
 80111da:	2300      	movs	r3, #0
 80111dc:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80111de:	4b17      	ldr	r3, [pc, #92]	; (801123c <udp_new_port+0x68>)
 80111e0:	881b      	ldrh	r3, [r3, #0]
 80111e2:	1c5a      	adds	r2, r3, #1
 80111e4:	b291      	uxth	r1, r2
 80111e6:	4a15      	ldr	r2, [pc, #84]	; (801123c <udp_new_port+0x68>)
 80111e8:	8011      	strh	r1, [r2, #0]
 80111ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80111ee:	4293      	cmp	r3, r2
 80111f0:	d103      	bne.n	80111fa <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80111f2:	4b12      	ldr	r3, [pc, #72]	; (801123c <udp_new_port+0x68>)
 80111f4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80111f8:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80111fa:	4b11      	ldr	r3, [pc, #68]	; (8011240 <udp_new_port+0x6c>)
 80111fc:	681b      	ldr	r3, [r3, #0]
 80111fe:	603b      	str	r3, [r7, #0]
 8011200:	e011      	b.n	8011226 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8011202:	683b      	ldr	r3, [r7, #0]
 8011204:	8a5a      	ldrh	r2, [r3, #18]
 8011206:	4b0d      	ldr	r3, [pc, #52]	; (801123c <udp_new_port+0x68>)
 8011208:	881b      	ldrh	r3, [r3, #0]
 801120a:	429a      	cmp	r2, r3
 801120c:	d108      	bne.n	8011220 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801120e:	88fb      	ldrh	r3, [r7, #6]
 8011210:	3301      	adds	r3, #1
 8011212:	80fb      	strh	r3, [r7, #6]
 8011214:	88fb      	ldrh	r3, [r7, #6]
 8011216:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801121a:	d3e0      	bcc.n	80111de <udp_new_port+0xa>
        return 0;
 801121c:	2300      	movs	r3, #0
 801121e:	e007      	b.n	8011230 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8011220:	683b      	ldr	r3, [r7, #0]
 8011222:	68db      	ldr	r3, [r3, #12]
 8011224:	603b      	str	r3, [r7, #0]
 8011226:	683b      	ldr	r3, [r7, #0]
 8011228:	2b00      	cmp	r3, #0
 801122a:	d1ea      	bne.n	8011202 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801122c:	4b03      	ldr	r3, [pc, #12]	; (801123c <udp_new_port+0x68>)
 801122e:	881b      	ldrh	r3, [r3, #0]
}
 8011230:	4618      	mov	r0, r3
 8011232:	370c      	adds	r7, #12
 8011234:	46bd      	mov	sp, r7
 8011236:	bc80      	pop	{r7}
 8011238:	4770      	bx	lr
 801123a:	bf00      	nop
 801123c:	20000120 	.word	0x20000120
 8011240:	20007860 	.word	0x20007860

08011244 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8011244:	b480      	push	{r7}
 8011246:	b085      	sub	sp, #20
 8011248:	af00      	add	r7, sp, #0
 801124a:	60f8      	str	r0, [r7, #12]
 801124c:	60b9      	str	r1, [r7, #8]
 801124e:	4613      	mov	r3, r2
 8011250:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8011252:	79fb      	ldrb	r3, [r7, #7]
 8011254:	2b00      	cmp	r3, #0
 8011256:	d018      	beq.n	801128a <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011258:	68fb      	ldr	r3, [r7, #12]
 801125a:	2b00      	cmp	r3, #0
 801125c:	d013      	beq.n	8011286 <udp_input_local_match+0x42>
 801125e:	68fb      	ldr	r3, [r7, #12]
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	2b00      	cmp	r3, #0
 8011264:	d00f      	beq.n	8011286 <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8011266:	4b13      	ldr	r3, [pc, #76]	; (80112b4 <udp_input_local_match+0x70>)
 8011268:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801126a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801126e:	d00a      	beq.n	8011286 <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8011270:	68fb      	ldr	r3, [r7, #12]
 8011272:	681a      	ldr	r2, [r3, #0]
 8011274:	4b0f      	ldr	r3, [pc, #60]	; (80112b4 <udp_input_local_match+0x70>)
 8011276:	695b      	ldr	r3, [r3, #20]
 8011278:	405a      	eors	r2, r3
 801127a:	68bb      	ldr	r3, [r7, #8]
 801127c:	3308      	adds	r3, #8
 801127e:	681b      	ldr	r3, [r3, #0]
 8011280:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8011282:	2b00      	cmp	r3, #0
 8011284:	d110      	bne.n	80112a8 <udp_input_local_match+0x64>
          return 1;
 8011286:	2301      	movs	r3, #1
 8011288:	e00f      	b.n	80112aa <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	2b00      	cmp	r3, #0
 801128e:	d009      	beq.n	80112a4 <udp_input_local_match+0x60>
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	681b      	ldr	r3, [r3, #0]
 8011294:	2b00      	cmp	r3, #0
 8011296:	d005      	beq.n	80112a4 <udp_input_local_match+0x60>
 8011298:	68fb      	ldr	r3, [r7, #12]
 801129a:	681a      	ldr	r2, [r3, #0]
 801129c:	4b05      	ldr	r3, [pc, #20]	; (80112b4 <udp_input_local_match+0x70>)
 801129e:	695b      	ldr	r3, [r3, #20]
 80112a0:	429a      	cmp	r2, r3
 80112a2:	d101      	bne.n	80112a8 <udp_input_local_match+0x64>
      return 1;
 80112a4:	2301      	movs	r3, #1
 80112a6:	e000      	b.n	80112aa <udp_input_local_match+0x66>
    }
  }

  return 0;
 80112a8:	2300      	movs	r3, #0
}
 80112aa:	4618      	mov	r0, r3
 80112ac:	3714      	adds	r7, #20
 80112ae:	46bd      	mov	sp, r7
 80112b0:	bc80      	pop	{r7}
 80112b2:	4770      	bx	lr
 80112b4:	2000482c 	.word	0x2000482c

080112b8 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80112b8:	b590      	push	{r4, r7, lr}
 80112ba:	b08d      	sub	sp, #52	; 0x34
 80112bc:	af02      	add	r7, sp, #8
 80112be:	6078      	str	r0, [r7, #4]
 80112c0:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80112c2:	2300      	movs	r3, #0
 80112c4:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	895b      	ldrh	r3, [r3, #10]
 80112ca:	2b07      	cmp	r3, #7
 80112cc:	d803      	bhi.n	80112d6 <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80112ce:	6878      	ldr	r0, [r7, #4]
 80112d0:	f7ff fc50 	bl	8010b74 <pbuf_free>
    goto end;
 80112d4:	e0c6      	b.n	8011464 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	685b      	ldr	r3, [r3, #4]
 80112da:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80112dc:	4b63      	ldr	r3, [pc, #396]	; (801146c <udp_input+0x1b4>)
 80112de:	695a      	ldr	r2, [r3, #20]
 80112e0:	4b62      	ldr	r3, [pc, #392]	; (801146c <udp_input+0x1b4>)
 80112e2:	681b      	ldr	r3, [r3, #0]
 80112e4:	4619      	mov	r1, r3
 80112e6:	4610      	mov	r0, r2
 80112e8:	f001 fe2e 	bl	8012f48 <ip4_addr_isbroadcast_u32>
 80112ec:	4603      	mov	r3, r0
 80112ee:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80112f0:	697b      	ldr	r3, [r7, #20]
 80112f2:	881b      	ldrh	r3, [r3, #0]
 80112f4:	b29b      	uxth	r3, r3
 80112f6:	4618      	mov	r0, r3
 80112f8:	f7fe fb66 	bl	800f9c8 <lwip_htons>
 80112fc:	4603      	mov	r3, r0
 80112fe:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8011300:	697b      	ldr	r3, [r7, #20]
 8011302:	885b      	ldrh	r3, [r3, #2]
 8011304:	b29b      	uxth	r3, r3
 8011306:	4618      	mov	r0, r3
 8011308:	f7fe fb5e 	bl	800f9c8 <lwip_htons>
 801130c:	4603      	mov	r3, r0
 801130e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8011310:	2300      	movs	r3, #0
 8011312:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8011314:	2300      	movs	r3, #0
 8011316:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8011318:	2300      	movs	r3, #0
 801131a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801131c:	4b54      	ldr	r3, [pc, #336]	; (8011470 <udp_input+0x1b8>)
 801131e:	681b      	ldr	r3, [r3, #0]
 8011320:	627b      	str	r3, [r7, #36]	; 0x24
 8011322:	e03b      	b.n	801139c <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8011324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011326:	8a5b      	ldrh	r3, [r3, #18]
 8011328:	89fa      	ldrh	r2, [r7, #14]
 801132a:	429a      	cmp	r2, r3
 801132c:	d131      	bne.n	8011392 <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801132e:	7cfb      	ldrb	r3, [r7, #19]
 8011330:	461a      	mov	r2, r3
 8011332:	6839      	ldr	r1, [r7, #0]
 8011334:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011336:	f7ff ff85 	bl	8011244 <udp_input_local_match>
 801133a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801133c:	2b00      	cmp	r3, #0
 801133e:	d028      	beq.n	8011392 <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 8011340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011342:	7c1b      	ldrb	r3, [r3, #16]
 8011344:	f003 0304 	and.w	r3, r3, #4
 8011348:	2b00      	cmp	r3, #0
 801134a:	d104      	bne.n	8011356 <udp_input+0x9e>
 801134c:	69fb      	ldr	r3, [r7, #28]
 801134e:	2b00      	cmp	r3, #0
 8011350:	d101      	bne.n	8011356 <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 8011352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011354:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8011356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011358:	8a9b      	ldrh	r3, [r3, #20]
 801135a:	8a3a      	ldrh	r2, [r7, #16]
 801135c:	429a      	cmp	r2, r3
 801135e:	d118      	bne.n	8011392 <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8011360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011362:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8011364:	2b00      	cmp	r3, #0
 8011366:	d005      	beq.n	8011374 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8011368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801136a:	685a      	ldr	r2, [r3, #4]
 801136c:	4b3f      	ldr	r3, [pc, #252]	; (801146c <udp_input+0x1b4>)
 801136e:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8011370:	429a      	cmp	r2, r3
 8011372:	d10e      	bne.n	8011392 <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8011374:	6a3b      	ldr	r3, [r7, #32]
 8011376:	2b00      	cmp	r3, #0
 8011378:	d014      	beq.n	80113a4 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801137a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801137c:	68da      	ldr	r2, [r3, #12]
 801137e:	6a3b      	ldr	r3, [r7, #32]
 8011380:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8011382:	4b3b      	ldr	r3, [pc, #236]	; (8011470 <udp_input+0x1b8>)
 8011384:	681a      	ldr	r2, [r3, #0]
 8011386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011388:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801138a:	4a39      	ldr	r2, [pc, #228]	; (8011470 <udp_input+0x1b8>)
 801138c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801138e:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8011390:	e008      	b.n	80113a4 <udp_input+0xec>
      }
    }

    prev = pcb;
 8011392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011394:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8011396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011398:	68db      	ldr	r3, [r3, #12]
 801139a:	627b      	str	r3, [r7, #36]	; 0x24
 801139c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d1c0      	bne.n	8011324 <udp_input+0x6c>
 80113a2:	e000      	b.n	80113a6 <udp_input+0xee>
        break;
 80113a4:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80113a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d101      	bne.n	80113b0 <udp_input+0xf8>
    pcb = uncon_pcb;
 80113ac:	69fb      	ldr	r3, [r7, #28]
 80113ae:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80113b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113b2:	2b00      	cmp	r3, #0
 80113b4:	d002      	beq.n	80113bc <udp_input+0x104>
    for_us = 1;
 80113b6:	2301      	movs	r3, #1
 80113b8:	76fb      	strb	r3, [r7, #27]
 80113ba:	e00a      	b.n	80113d2 <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80113bc:	683b      	ldr	r3, [r7, #0]
 80113be:	3304      	adds	r3, #4
 80113c0:	681a      	ldr	r2, [r3, #0]
 80113c2:	4b2a      	ldr	r3, [pc, #168]	; (801146c <udp_input+0x1b4>)
 80113c4:	695b      	ldr	r3, [r3, #20]
 80113c6:	429a      	cmp	r2, r3
 80113c8:	bf0c      	ite	eq
 80113ca:	2301      	moveq	r3, #1
 80113cc:	2300      	movne	r3, #0
 80113ce:	b2db      	uxtb	r3, r3
 80113d0:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80113d2:	7efb      	ldrb	r3, [r7, #27]
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d042      	beq.n	801145e <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 80113d8:	f06f 0107 	mvn.w	r1, #7
 80113dc:	6878      	ldr	r0, [r7, #4]
 80113de:	f7ff fba5 	bl	8010b2c <pbuf_header>
 80113e2:	4603      	mov	r3, r0
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	d00a      	beq.n	80113fe <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 80113e8:	4b22      	ldr	r3, [pc, #136]	; (8011474 <udp_input+0x1bc>)
 80113ea:	f240 1255 	movw	r2, #341	; 0x155
 80113ee:	4922      	ldr	r1, [pc, #136]	; (8011478 <udp_input+0x1c0>)
 80113f0:	4822      	ldr	r0, [pc, #136]	; (801147c <udp_input+0x1c4>)
 80113f2:	f004 f97b 	bl	80156ec <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80113f6:	6878      	ldr	r0, [r7, #4]
 80113f8:	f7ff fbbc 	bl	8010b74 <pbuf_free>
      goto end;
 80113fc:	e032      	b.n	8011464 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 80113fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011400:	2b00      	cmp	r3, #0
 8011402:	d012      	beq.n	801142a <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8011404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011406:	699b      	ldr	r3, [r3, #24]
 8011408:	2b00      	cmp	r3, #0
 801140a:	d00a      	beq.n	8011422 <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801140c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801140e:	699c      	ldr	r4, [r3, #24]
 8011410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011412:	69d8      	ldr	r0, [r3, #28]
 8011414:	8a3b      	ldrh	r3, [r7, #16]
 8011416:	9300      	str	r3, [sp, #0]
 8011418:	4b19      	ldr	r3, [pc, #100]	; (8011480 <udp_input+0x1c8>)
 801141a:	687a      	ldr	r2, [r7, #4]
 801141c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801141e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8011420:	e021      	b.n	8011466 <udp_input+0x1ae>
        pbuf_free(p);
 8011422:	6878      	ldr	r0, [r7, #4]
 8011424:	f7ff fba6 	bl	8010b74 <pbuf_free>
        goto end;
 8011428:	e01c      	b.n	8011464 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801142a:	7cfb      	ldrb	r3, [r7, #19]
 801142c:	2b00      	cmp	r3, #0
 801142e:	d112      	bne.n	8011456 <udp_input+0x19e>
 8011430:	4b0e      	ldr	r3, [pc, #56]	; (801146c <udp_input+0x1b4>)
 8011432:	695b      	ldr	r3, [r3, #20]
 8011434:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011438:	2be0      	cmp	r3, #224	; 0xe0
 801143a:	d00c      	beq.n	8011456 <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801143c:	4b0b      	ldr	r3, [pc, #44]	; (801146c <udp_input+0x1b4>)
 801143e:	899b      	ldrh	r3, [r3, #12]
 8011440:	3308      	adds	r3, #8
 8011442:	b29b      	uxth	r3, r3
 8011444:	b21b      	sxth	r3, r3
 8011446:	4619      	mov	r1, r3
 8011448:	6878      	ldr	r0, [r7, #4]
 801144a:	f7ff fb81 	bl	8010b50 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801144e:	2103      	movs	r1, #3
 8011450:	6878      	ldr	r0, [r7, #4]
 8011452:	f001 fa7f 	bl	8012954 <icmp_dest_unreach>
      pbuf_free(p);
 8011456:	6878      	ldr	r0, [r7, #4]
 8011458:	f7ff fb8c 	bl	8010b74 <pbuf_free>
  return;
 801145c:	e003      	b.n	8011466 <udp_input+0x1ae>
    pbuf_free(p);
 801145e:	6878      	ldr	r0, [r7, #4]
 8011460:	f7ff fb88 	bl	8010b74 <pbuf_free>
  return;
 8011464:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8011466:	372c      	adds	r7, #44	; 0x2c
 8011468:	46bd      	mov	sp, r7
 801146a:	bd90      	pop	{r4, r7, pc}
 801146c:	2000482c 	.word	0x2000482c
 8011470:	20007860 	.word	0x20007860
 8011474:	080182d0 	.word	0x080182d0
 8011478:	08018300 	.word	0x08018300
 801147c:	08018314 	.word	0x08018314
 8011480:	2000483c 	.word	0x2000483c

08011484 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8011484:	b580      	push	{r7, lr}
 8011486:	b082      	sub	sp, #8
 8011488:	af00      	add	r7, sp, #0
 801148a:	6078      	str	r0, [r7, #4]
 801148c:	6039      	str	r1, [r7, #0]
  if ((pcb == NULL) || IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	2b00      	cmp	r3, #0
 8011492:	d102      	bne.n	801149a <udp_send+0x16>
    return ERR_VAL;
 8011494:	f06f 0305 	mvn.w	r3, #5
 8011498:	e008      	b.n	80114ac <udp_send+0x28>
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	1d1a      	adds	r2, r3, #4
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	8a9b      	ldrh	r3, [r3, #20]
 80114a2:	6839      	ldr	r1, [r7, #0]
 80114a4:	6878      	ldr	r0, [r7, #4]
 80114a6:	f000 f805 	bl	80114b4 <udp_sendto>
 80114aa:	4603      	mov	r3, r0
}
 80114ac:	4618      	mov	r0, r3
 80114ae:	3708      	adds	r7, #8
 80114b0:	46bd      	mov	sp, r7
 80114b2:	bd80      	pop	{r7, pc}

080114b4 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port)
{
 80114b4:	b580      	push	{r7, lr}
 80114b6:	b088      	sub	sp, #32
 80114b8:	af02      	add	r7, sp, #8
 80114ba:	60f8      	str	r0, [r7, #12]
 80114bc:	60b9      	str	r1, [r7, #8]
 80114be:	607a      	str	r2, [r7, #4]
 80114c0:	807b      	strh	r3, [r7, #2]
udp_sendto_chksum(struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *dst_ip,
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;
  const ip_addr_t *dst_ip_route = dst_ip;
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	617b      	str	r3, [r7, #20]

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 80114c6:	68fb      	ldr	r3, [r7, #12]
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	d002      	beq.n	80114d2 <udp_sendto+0x1e>
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	d102      	bne.n	80114d8 <udp_sendto+0x24>
    return ERR_VAL;
 80114d2:	f06f 0305 	mvn.w	r3, #5
 80114d6:	e013      	b.n	8011500 <udp_sendto+0x4c>
  /* find the outgoing network interface for this packet */
  if(IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    /* Don't call ip_route() with IP_ANY_TYPE */
    netif = ip_route(IP46_ADDR_ANY(IP_GET_TYPE(dst_ip_route)), dst_ip_route);
  } else {
    netif = ip_route(&pcb->local_ip, dst_ip_route);
 80114d8:	6978      	ldr	r0, [r7, #20]
 80114da:	f001 fac3 	bl	8012a64 <ip4_route>
 80114de:	6138      	str	r0, [r7, #16]
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 80114e0:	693b      	ldr	r3, [r7, #16]
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d102      	bne.n	80114ec <udp_sendto+0x38>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 80114e6:	f06f 0303 	mvn.w	r3, #3
 80114ea:	e009      	b.n	8011500 <udp_sendto+0x4c>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 80114ec:	887a      	ldrh	r2, [r7, #2]
 80114ee:	693b      	ldr	r3, [r7, #16]
 80114f0:	9300      	str	r3, [sp, #0]
 80114f2:	4613      	mov	r3, r2
 80114f4:	687a      	ldr	r2, [r7, #4]
 80114f6:	68b9      	ldr	r1, [r7, #8]
 80114f8:	68f8      	ldr	r0, [r7, #12]
 80114fa:	f000 f805 	bl	8011508 <udp_sendto_if>
 80114fe:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8011500:	4618      	mov	r0, r3
 8011502:	3718      	adds	r7, #24
 8011504:	46bd      	mov	sp, r7
 8011506:	bd80      	pop	{r7, pc}

08011508 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8011508:	b580      	push	{r7, lr}
 801150a:	b088      	sub	sp, #32
 801150c:	af02      	add	r7, sp, #8
 801150e:	60f8      	str	r0, [r7, #12]
 8011510:	60b9      	str	r1, [r7, #8]
 8011512:	607a      	str	r2, [r7, #4]
 8011514:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 8011516:	68fb      	ldr	r3, [r7, #12]
 8011518:	2b00      	cmp	r3, #0
 801151a:	d002      	beq.n	8011522 <udp_sendto_if+0x1a>
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	2b00      	cmp	r3, #0
 8011520:	d102      	bne.n	8011528 <udp_sendto_if+0x20>
    return ERR_VAL;
 8011522:	f06f 0305 	mvn.w	r3, #5
 8011526:	e028      	b.n	801157a <udp_sendto_if+0x72>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011528:	68fb      	ldr	r3, [r7, #12]
 801152a:	2b00      	cmp	r3, #0
 801152c:	d009      	beq.n	8011542 <udp_sendto_if+0x3a>
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	681b      	ldr	r3, [r3, #0]
 8011532:	2b00      	cmp	r3, #0
 8011534:	d005      	beq.n	8011542 <udp_sendto_if+0x3a>
      ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8011536:	68fb      	ldr	r3, [r7, #12]
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801153e:	2be0      	cmp	r3, #224	; 0xe0
 8011540:	d103      	bne.n	801154a <udp_sendto_if+0x42>
    /* if the local_ip is any or multicast
     * use the outgoing network interface IP address as source address */
    src_ip = netif_ip_addr4(netif);
 8011542:	6a3b      	ldr	r3, [r7, #32]
 8011544:	3304      	adds	r3, #4
 8011546:	617b      	str	r3, [r7, #20]
 8011548:	e00b      	b.n	8011562 <udp_sendto_if+0x5a>
  } else {
    /* check if UDP PCB local IP address is correct
     * this could be an old address if netif->ip_addr has changed */
    if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801154a:	68fb      	ldr	r3, [r7, #12]
 801154c:	681a      	ldr	r2, [r3, #0]
 801154e:	6a3b      	ldr	r3, [r7, #32]
 8011550:	3304      	adds	r3, #4
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	429a      	cmp	r2, r3
 8011556:	d002      	beq.n	801155e <udp_sendto_if+0x56>
      /* local_ip doesn't match, drop the packet */
      return ERR_RTE;
 8011558:	f06f 0303 	mvn.w	r3, #3
 801155c:	e00d      	b.n	801157a <udp_sendto_if+0x72>
    }
    /* use UDP PCB local IP address as source address */
    src_ip = &pcb->local_ip;
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	617b      	str	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8011562:	887a      	ldrh	r2, [r7, #2]
 8011564:	697b      	ldr	r3, [r7, #20]
 8011566:	9301      	str	r3, [sp, #4]
 8011568:	6a3b      	ldr	r3, [r7, #32]
 801156a:	9300      	str	r3, [sp, #0]
 801156c:	4613      	mov	r3, r2
 801156e:	687a      	ldr	r2, [r7, #4]
 8011570:	68b9      	ldr	r1, [r7, #8]
 8011572:	68f8      	ldr	r0, [r7, #12]
 8011574:	f000 f806 	bl	8011584 <udp_sendto_if_src>
 8011578:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801157a:	4618      	mov	r0, r3
 801157c:	3718      	adds	r7, #24
 801157e:	46bd      	mov	sp, r7
 8011580:	bd80      	pop	{r7, pc}
	...

08011584 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8011584:	b580      	push	{r7, lr}
 8011586:	b08c      	sub	sp, #48	; 0x30
 8011588:	af04      	add	r7, sp, #16
 801158a:	60f8      	str	r0, [r7, #12]
 801158c:	60b9      	str	r1, [r7, #8]
 801158e:	607a      	str	r2, [r7, #4]
 8011590:	807b      	strh	r3, [r7, #2]
  err_t err;
  struct pbuf *q; /* q will be sent down the stack */
  u8_t ip_proto;
  u8_t ttl;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, src_ip) ||
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	2b00      	cmp	r3, #0
 8011596:	d002      	beq.n	801159e <udp_sendto_if_src+0x1a>
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	2b00      	cmp	r3, #0
 801159c:	d102      	bne.n	80115a4 <udp_sendto_if_src+0x20>
      !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
    return ERR_VAL;
 801159e:	f06f 0305 	mvn.w	r3, #5
 80115a2:	e07e      	b.n	80116a2 <udp_sendto_if_src+0x11e>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 80115a4:	68fb      	ldr	r3, [r7, #12]
 80115a6:	8a5b      	ldrh	r3, [r3, #18]
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d10f      	bne.n	80115cc <udp_sendto_if_src+0x48>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80115ac:	68f9      	ldr	r1, [r7, #12]
 80115ae:	68fb      	ldr	r3, [r7, #12]
 80115b0:	8a5b      	ldrh	r3, [r3, #18]
 80115b2:	461a      	mov	r2, r3
 80115b4:	68f8      	ldr	r0, [r7, #12]
 80115b6:	f000 f87f 	bl	80116b8 <udp_bind>
 80115ba:	4603      	mov	r3, r0
 80115bc:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 80115be:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	d002      	beq.n	80115cc <udp_sendto_if_src+0x48>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 80115c6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80115ca:	e06a      	b.n	80116a2 <udp_sendto_if_src+0x11e>
    }
  }

  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_header(p, UDP_HLEN)) {
 80115cc:	2108      	movs	r1, #8
 80115ce:	68b8      	ldr	r0, [r7, #8]
 80115d0:	f7ff faac 	bl	8010b2c <pbuf_header>
 80115d4:	4603      	mov	r3, r0
 80115d6:	2b00      	cmp	r3, #0
 80115d8:	d014      	beq.n	8011604 <udp_sendto_if_src+0x80>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 80115da:	2200      	movs	r2, #0
 80115dc:	2108      	movs	r1, #8
 80115de:	2001      	movs	r0, #1
 80115e0:	f7fe ff5a 	bl	8010498 <pbuf_alloc>
 80115e4:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 80115e6:	69fb      	ldr	r3, [r7, #28]
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	d102      	bne.n	80115f2 <udp_sendto_if_src+0x6e>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 80115ec:	f04f 33ff 	mov.w	r3, #4294967295
 80115f0:	e057      	b.n	80116a2 <udp_sendto_if_src+0x11e>
    }
    if (p->tot_len != 0) {
 80115f2:	68bb      	ldr	r3, [r7, #8]
 80115f4:	891b      	ldrh	r3, [r3, #8]
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d006      	beq.n	8011608 <udp_sendto_if_src+0x84>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 80115fa:	68b9      	ldr	r1, [r7, #8]
 80115fc:	69f8      	ldr	r0, [r7, #28]
 80115fe:	f7ff fbdb 	bl	8010db8 <pbuf_chain>
 8011602:	e001      	b.n	8011608 <udp_sendto_if_src+0x84>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8011604:	68bb      	ldr	r3, [r7, #8]
 8011606:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8011608:	69fb      	ldr	r3, [r7, #28]
 801160a:	895b      	ldrh	r3, [r3, #10]
 801160c:	2b07      	cmp	r3, #7
 801160e:	d806      	bhi.n	801161e <udp_sendto_if_src+0x9a>
 8011610:	4b26      	ldr	r3, [pc, #152]	; (80116ac <udp_sendto_if_src+0x128>)
 8011612:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8011616:	4926      	ldr	r1, [pc, #152]	; (80116b0 <udp_sendto_if_src+0x12c>)
 8011618:	4826      	ldr	r0, [pc, #152]	; (80116b4 <udp_sendto_if_src+0x130>)
 801161a:	f004 f867 	bl	80156ec <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801161e:	69fb      	ldr	r3, [r7, #28]
 8011620:	685b      	ldr	r3, [r3, #4]
 8011622:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8011624:	68fb      	ldr	r3, [r7, #12]
 8011626:	8a5b      	ldrh	r3, [r3, #18]
 8011628:	4618      	mov	r0, r3
 801162a:	f7fe f9cd 	bl	800f9c8 <lwip_htons>
 801162e:	4603      	mov	r3, r0
 8011630:	461a      	mov	r2, r3
 8011632:	697b      	ldr	r3, [r7, #20]
 8011634:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8011636:	887b      	ldrh	r3, [r7, #2]
 8011638:	4618      	mov	r0, r3
 801163a:	f7fe f9c5 	bl	800f9c8 <lwip_htons>
 801163e:	4603      	mov	r3, r0
 8011640:	461a      	mov	r2, r3
 8011642:	697b      	ldr	r3, [r7, #20]
 8011644:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8011646:	697b      	ldr	r3, [r7, #20]
 8011648:	2200      	movs	r2, #0
 801164a:	719a      	strb	r2, [r3, #6]
 801164c:	2200      	movs	r2, #0
 801164e:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8011650:	69fb      	ldr	r3, [r7, #28]
 8011652:	891b      	ldrh	r3, [r3, #8]
 8011654:	4618      	mov	r0, r3
 8011656:	f7fe f9b7 	bl	800f9c8 <lwip_htons>
 801165a:	4603      	mov	r3, r0
 801165c:	461a      	mov	r2, r3
 801165e:	697b      	ldr	r3, [r7, #20]
 8011660:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8011662:	2311      	movs	r3, #17
 8011664:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	7a9b      	ldrb	r3, [r3, #10]
 801166a:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801166c:	68fb      	ldr	r3, [r7, #12]
 801166e:	7a5b      	ldrb	r3, [r3, #9]
 8011670:	7cb9      	ldrb	r1, [r7, #18]
 8011672:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011674:	9202      	str	r2, [sp, #8]
 8011676:	7cfa      	ldrb	r2, [r7, #19]
 8011678:	9201      	str	r2, [sp, #4]
 801167a:	9300      	str	r3, [sp, #0]
 801167c:	460b      	mov	r3, r1
 801167e:	687a      	ldr	r2, [r7, #4]
 8011680:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011682:	69f8      	ldr	r0, [r7, #28]
 8011684:	f001 fbb8 	bl	8012df8 <ip4_output_if_src>
 8011688:	4603      	mov	r3, r0
 801168a:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801168c:	69fa      	ldr	r2, [r7, #28]
 801168e:	68bb      	ldr	r3, [r7, #8]
 8011690:	429a      	cmp	r2, r3
 8011692:	d004      	beq.n	801169e <udp_sendto_if_src+0x11a>
    /* free the header pbuf */
    pbuf_free(q);
 8011694:	69f8      	ldr	r0, [r7, #28]
 8011696:	f7ff fa6d 	bl	8010b74 <pbuf_free>
    q = NULL;
 801169a:	2300      	movs	r3, #0
 801169c:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801169e:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 80116a2:	4618      	mov	r0, r3
 80116a4:	3720      	adds	r7, #32
 80116a6:	46bd      	mov	sp, r7
 80116a8:	bd80      	pop	{r7, pc}
 80116aa:	bf00      	nop
 80116ac:	080182d0 	.word	0x080182d0
 80116b0:	0801833c 	.word	0x0801833c
 80116b4:	08018314 	.word	0x08018314

080116b8 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80116b8:	b580      	push	{r7, lr}
 80116ba:	b086      	sub	sp, #24
 80116bc:	af00      	add	r7, sp, #0
 80116be:	60f8      	str	r0, [r7, #12]
 80116c0:	60b9      	str	r1, [r7, #8]
 80116c2:	4613      	mov	r3, r2
 80116c4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80116c6:	68bb      	ldr	r3, [r7, #8]
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d101      	bne.n	80116d0 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 80116cc:	4b30      	ldr	r3, [pc, #192]	; (8011790 <udp_bind+0xd8>)
 80116ce:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d002      	beq.n	80116dc <udp_bind+0x24>
 80116d6:	68bb      	ldr	r3, [r7, #8]
 80116d8:	2b00      	cmp	r3, #0
 80116da:	d102      	bne.n	80116e2 <udp_bind+0x2a>
    return ERR_VAL;
 80116dc:	f06f 0305 	mvn.w	r3, #5
 80116e0:	e052      	b.n	8011788 <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 80116e2:	2300      	movs	r3, #0
 80116e4:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80116e6:	4b2b      	ldr	r3, [pc, #172]	; (8011794 <udp_bind+0xdc>)
 80116e8:	681b      	ldr	r3, [r3, #0]
 80116ea:	617b      	str	r3, [r7, #20]
 80116ec:	e009      	b.n	8011702 <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80116ee:	68fa      	ldr	r2, [r7, #12]
 80116f0:	697b      	ldr	r3, [r7, #20]
 80116f2:	429a      	cmp	r2, r3
 80116f4:	d102      	bne.n	80116fc <udp_bind+0x44>
      rebind = 1;
 80116f6:	2301      	movs	r3, #1
 80116f8:	74fb      	strb	r3, [r7, #19]
      break;
 80116fa:	e005      	b.n	8011708 <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80116fc:	697b      	ldr	r3, [r7, #20]
 80116fe:	68db      	ldr	r3, [r3, #12]
 8011700:	617b      	str	r3, [r7, #20]
 8011702:	697b      	ldr	r3, [r7, #20]
 8011704:	2b00      	cmp	r3, #0
 8011706:	d1f2      	bne.n	80116ee <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 8011708:	88fb      	ldrh	r3, [r7, #6]
 801170a:	2b00      	cmp	r3, #0
 801170c:	d109      	bne.n	8011722 <udp_bind+0x6a>
    port = udp_new_port();
 801170e:	f7ff fd61 	bl	80111d4 <udp_new_port>
 8011712:	4603      	mov	r3, r0
 8011714:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8011716:	88fb      	ldrh	r3, [r7, #6]
 8011718:	2b00      	cmp	r3, #0
 801171a:	d11e      	bne.n	801175a <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801171c:	f06f 0307 	mvn.w	r3, #7
 8011720:	e032      	b.n	8011788 <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011722:	4b1c      	ldr	r3, [pc, #112]	; (8011794 <udp_bind+0xdc>)
 8011724:	681b      	ldr	r3, [r3, #0]
 8011726:	617b      	str	r3, [r7, #20]
 8011728:	e014      	b.n	8011754 <udp_bind+0x9c>
      if (pcb != ipcb) {
 801172a:	68fa      	ldr	r2, [r7, #12]
 801172c:	697b      	ldr	r3, [r7, #20]
 801172e:	429a      	cmp	r2, r3
 8011730:	d00d      	beq.n	801174e <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8011732:	697b      	ldr	r3, [r7, #20]
 8011734:	8a5b      	ldrh	r3, [r3, #18]
 8011736:	88fa      	ldrh	r2, [r7, #6]
 8011738:	429a      	cmp	r2, r3
 801173a:	d108      	bne.n	801174e <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 801173c:	697b      	ldr	r3, [r7, #20]
 801173e:	681a      	ldr	r2, [r3, #0]
 8011740:	68bb      	ldr	r3, [r7, #8]
 8011742:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8011744:	429a      	cmp	r2, r3
 8011746:	d102      	bne.n	801174e <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8011748:	f06f 0307 	mvn.w	r3, #7
 801174c:	e01c      	b.n	8011788 <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801174e:	697b      	ldr	r3, [r7, #20]
 8011750:	68db      	ldr	r3, [r3, #12]
 8011752:	617b      	str	r3, [r7, #20]
 8011754:	697b      	ldr	r3, [r7, #20]
 8011756:	2b00      	cmp	r3, #0
 8011758:	d1e7      	bne.n	801172a <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801175a:	68bb      	ldr	r3, [r7, #8]
 801175c:	2b00      	cmp	r3, #0
 801175e:	d002      	beq.n	8011766 <udp_bind+0xae>
 8011760:	68bb      	ldr	r3, [r7, #8]
 8011762:	681b      	ldr	r3, [r3, #0]
 8011764:	e000      	b.n	8011768 <udp_bind+0xb0>
 8011766:	2300      	movs	r3, #0
 8011768:	68fa      	ldr	r2, [r7, #12]
 801176a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801176c:	68fb      	ldr	r3, [r7, #12]
 801176e:	88fa      	ldrh	r2, [r7, #6]
 8011770:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8011772:	7cfb      	ldrb	r3, [r7, #19]
 8011774:	2b00      	cmp	r3, #0
 8011776:	d106      	bne.n	8011786 <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8011778:	4b06      	ldr	r3, [pc, #24]	; (8011794 <udp_bind+0xdc>)
 801177a:	681a      	ldr	r2, [r3, #0]
 801177c:	68fb      	ldr	r3, [r7, #12]
 801177e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8011780:	4a04      	ldr	r2, [pc, #16]	; (8011794 <udp_bind+0xdc>)
 8011782:	68fb      	ldr	r3, [r7, #12]
 8011784:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8011786:	2300      	movs	r3, #0
}
 8011788:	4618      	mov	r0, r3
 801178a:	3718      	adds	r7, #24
 801178c:	46bd      	mov	sp, r7
 801178e:	bd80      	pop	{r7, pc}
 8011790:	08018bc0 	.word	0x08018bc0
 8011794:	20007860 	.word	0x20007860

08011798 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8011798:	b580      	push	{r7, lr}
 801179a:	b086      	sub	sp, #24
 801179c:	af00      	add	r7, sp, #0
 801179e:	60f8      	str	r0, [r7, #12]
 80117a0:	60b9      	str	r1, [r7, #8]
 80117a2:	4613      	mov	r3, r2
 80117a4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  if ((pcb == NULL) || (ipaddr == NULL)) {
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	d002      	beq.n	80117b2 <udp_connect+0x1a>
 80117ac:	68bb      	ldr	r3, [r7, #8]
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d102      	bne.n	80117b8 <udp_connect+0x20>
    return ERR_VAL;
 80117b2:	f06f 0305 	mvn.w	r3, #5
 80117b6:	e03e      	b.n	8011836 <udp_connect+0x9e>
  }

  if (pcb->local_port == 0) {
 80117b8:	68fb      	ldr	r3, [r7, #12]
 80117ba:	8a5b      	ldrh	r3, [r3, #18]
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d10f      	bne.n	80117e0 <udp_connect+0x48>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80117c0:	68f9      	ldr	r1, [r7, #12]
 80117c2:	68fb      	ldr	r3, [r7, #12]
 80117c4:	8a5b      	ldrh	r3, [r3, #18]
 80117c6:	461a      	mov	r2, r3
 80117c8:	68f8      	ldr	r0, [r7, #12]
 80117ca:	f7ff ff75 	bl	80116b8 <udp_bind>
 80117ce:	4603      	mov	r3, r0
 80117d0:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 80117d2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d002      	beq.n	80117e0 <udp_connect+0x48>
      return err;
 80117da:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80117de:	e02a      	b.n	8011836 <udp_connect+0x9e>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 80117e0:	68bb      	ldr	r3, [r7, #8]
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d002      	beq.n	80117ec <udp_connect+0x54>
 80117e6:	68bb      	ldr	r3, [r7, #8]
 80117e8:	681b      	ldr	r3, [r3, #0]
 80117ea:	e000      	b.n	80117ee <udp_connect+0x56>
 80117ec:	2300      	movs	r3, #0
 80117ee:	68fa      	ldr	r2, [r7, #12]
 80117f0:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 80117f2:	68fb      	ldr	r3, [r7, #12]
 80117f4:	88fa      	ldrh	r2, [r7, #6]
 80117f6:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 80117f8:	68fb      	ldr	r3, [r7, #12]
 80117fa:	7c1b      	ldrb	r3, [r3, #16]
 80117fc:	f043 0304 	orr.w	r3, r3, #4
 8011800:	b2da      	uxtb	r2, r3
 8011802:	68fb      	ldr	r3, [r7, #12]
 8011804:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                      &pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011806:	4b0e      	ldr	r3, [pc, #56]	; (8011840 <udp_connect+0xa8>)
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	617b      	str	r3, [r7, #20]
 801180c:	e008      	b.n	8011820 <udp_connect+0x88>
    if (pcb == ipcb) {
 801180e:	68fa      	ldr	r2, [r7, #12]
 8011810:	697b      	ldr	r3, [r7, #20]
 8011812:	429a      	cmp	r2, r3
 8011814:	d101      	bne.n	801181a <udp_connect+0x82>
      /* already on the list, just return */
      return ERR_OK;
 8011816:	2300      	movs	r3, #0
 8011818:	e00d      	b.n	8011836 <udp_connect+0x9e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801181a:	697b      	ldr	r3, [r7, #20]
 801181c:	68db      	ldr	r3, [r3, #12]
 801181e:	617b      	str	r3, [r7, #20]
 8011820:	697b      	ldr	r3, [r7, #20]
 8011822:	2b00      	cmp	r3, #0
 8011824:	d1f3      	bne.n	801180e <udp_connect+0x76>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8011826:	4b06      	ldr	r3, [pc, #24]	; (8011840 <udp_connect+0xa8>)
 8011828:	681a      	ldr	r2, [r3, #0]
 801182a:	68fb      	ldr	r3, [r7, #12]
 801182c:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 801182e:	4a04      	ldr	r2, [pc, #16]	; (8011840 <udp_connect+0xa8>)
 8011830:	68fb      	ldr	r3, [r7, #12]
 8011832:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 8011834:	2300      	movs	r3, #0
}
 8011836:	4618      	mov	r0, r3
 8011838:	3718      	adds	r7, #24
 801183a:	46bd      	mov	sp, r7
 801183c:	bd80      	pop	{r7, pc}
 801183e:	bf00      	nop
 8011840:	20007860 	.word	0x20007860

08011844 <udp_disconnect>:
 *
 * @param pcb the udp pcb to disconnect.
 */
void
udp_disconnect(struct udp_pcb *pcb)
{
 8011844:	b480      	push	{r7}
 8011846:	b083      	sub	sp, #12
 8011848:	af00      	add	r7, sp, #0
 801184a:	6078      	str	r0, [r7, #4]
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	2200      	movs	r2, #0
 8011850:	605a      	str	r2, [r3, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	2200      	movs	r2, #0
 8011856:	829a      	strh	r2, [r3, #20]
  /* mark PCB as unconnected */
  pcb->flags &= ~UDP_FLAGS_CONNECTED;
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	7c1b      	ldrb	r3, [r3, #16]
 801185c:	f023 0304 	bic.w	r3, r3, #4
 8011860:	b2da      	uxtb	r2, r3
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	741a      	strb	r2, [r3, #16]
}
 8011866:	bf00      	nop
 8011868:	370c      	adds	r7, #12
 801186a:	46bd      	mov	sp, r7
 801186c:	bc80      	pop	{r7}
 801186e:	4770      	bx	lr

08011870 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8011870:	b480      	push	{r7}
 8011872:	b085      	sub	sp, #20
 8011874:	af00      	add	r7, sp, #0
 8011876:	60f8      	str	r0, [r7, #12]
 8011878:	60b9      	str	r1, [r7, #8]
 801187a:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 801187c:	68fb      	ldr	r3, [r7, #12]
 801187e:	68ba      	ldr	r2, [r7, #8]
 8011880:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	687a      	ldr	r2, [r7, #4]
 8011886:	61da      	str	r2, [r3, #28]
}
 8011888:	bf00      	nop
 801188a:	3714      	adds	r7, #20
 801188c:	46bd      	mov	sp, r7
 801188e:	bc80      	pop	{r7}
 8011890:	4770      	bx	lr

08011892 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8011892:	b580      	push	{r7, lr}
 8011894:	b082      	sub	sp, #8
 8011896:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8011898:	2000      	movs	r0, #0
 801189a:	f7fe fc23 	bl	80100e4 <memp_malloc>
 801189e:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d007      	beq.n	80118b6 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 80118a6:	2220      	movs	r2, #32
 80118a8:	2100      	movs	r1, #0
 80118aa:	6878      	ldr	r0, [r7, #4]
 80118ac:	f003 fa20 	bl	8014cf0 <memset>
    pcb->ttl = UDP_TTL;
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	22ff      	movs	r2, #255	; 0xff
 80118b4:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 80118b6:	687b      	ldr	r3, [r7, #4]
}
 80118b8:	4618      	mov	r0, r3
 80118ba:	3708      	adds	r7, #8
 80118bc:	46bd      	mov	sp, r7
 80118be:	bd80      	pop	{r7, pc}

080118c0 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 80118c0:	b480      	push	{r7}
 80118c2:	b085      	sub	sp, #20
 80118c4:	af00      	add	r7, sp, #0
 80118c6:	6078      	str	r0, [r7, #4]
 80118c8:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d01e      	beq.n	801190e <udp_netif_ip_addr_changed+0x4e>
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	681b      	ldr	r3, [r3, #0]
 80118d4:	2b00      	cmp	r3, #0
 80118d6:	d01a      	beq.n	801190e <udp_netif_ip_addr_changed+0x4e>
 80118d8:	683b      	ldr	r3, [r7, #0]
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d017      	beq.n	801190e <udp_netif_ip_addr_changed+0x4e>
 80118de:	683b      	ldr	r3, [r7, #0]
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	d013      	beq.n	801190e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80118e6:	4b0c      	ldr	r3, [pc, #48]	; (8011918 <udp_netif_ip_addr_changed+0x58>)
 80118e8:	681b      	ldr	r3, [r3, #0]
 80118ea:	60fb      	str	r3, [r7, #12]
 80118ec:	e00c      	b.n	8011908 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	681a      	ldr	r2, [r3, #0]
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	429a      	cmp	r2, r3
 80118f8:	d103      	bne.n	8011902 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80118fa:	683b      	ldr	r3, [r7, #0]
 80118fc:	681a      	ldr	r2, [r3, #0]
 80118fe:	68fb      	ldr	r3, [r7, #12]
 8011900:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	68db      	ldr	r3, [r3, #12]
 8011906:	60fb      	str	r3, [r7, #12]
 8011908:	68fb      	ldr	r3, [r7, #12]
 801190a:	2b00      	cmp	r3, #0
 801190c:	d1ef      	bne.n	80118ee <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801190e:	bf00      	nop
 8011910:	3714      	adds	r7, #20
 8011912:	46bd      	mov	sp, r7
 8011914:	bc80      	pop	{r7}
 8011916:	4770      	bx	lr
 8011918:	20007860 	.word	0x20007860

0801191c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801191c:	b580      	push	{r7, lr}
 801191e:	b082      	sub	sp, #8
 8011920:	af00      	add	r7, sp, #0
 8011922:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8011924:	4915      	ldr	r1, [pc, #84]	; (801197c <etharp_free_entry+0x60>)
 8011926:	687a      	ldr	r2, [r7, #4]
 8011928:	4613      	mov	r3, r2
 801192a:	005b      	lsls	r3, r3, #1
 801192c:	4413      	add	r3, r2
 801192e:	00db      	lsls	r3, r3, #3
 8011930:	440b      	add	r3, r1
 8011932:	681b      	ldr	r3, [r3, #0]
 8011934:	2b00      	cmp	r3, #0
 8011936:	d013      	beq.n	8011960 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8011938:	4910      	ldr	r1, [pc, #64]	; (801197c <etharp_free_entry+0x60>)
 801193a:	687a      	ldr	r2, [r7, #4]
 801193c:	4613      	mov	r3, r2
 801193e:	005b      	lsls	r3, r3, #1
 8011940:	4413      	add	r3, r2
 8011942:	00db      	lsls	r3, r3, #3
 8011944:	440b      	add	r3, r1
 8011946:	681b      	ldr	r3, [r3, #0]
 8011948:	4618      	mov	r0, r3
 801194a:	f7ff f913 	bl	8010b74 <pbuf_free>
    arp_table[i].q = NULL;
 801194e:	490b      	ldr	r1, [pc, #44]	; (801197c <etharp_free_entry+0x60>)
 8011950:	687a      	ldr	r2, [r7, #4]
 8011952:	4613      	mov	r3, r2
 8011954:	005b      	lsls	r3, r3, #1
 8011956:	4413      	add	r3, r2
 8011958:	00db      	lsls	r3, r3, #3
 801195a:	440b      	add	r3, r1
 801195c:	2200      	movs	r2, #0
 801195e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8011960:	4906      	ldr	r1, [pc, #24]	; (801197c <etharp_free_entry+0x60>)
 8011962:	687a      	ldr	r2, [r7, #4]
 8011964:	4613      	mov	r3, r2
 8011966:	005b      	lsls	r3, r3, #1
 8011968:	4413      	add	r3, r2
 801196a:	00db      	lsls	r3, r3, #3
 801196c:	440b      	add	r3, r1
 801196e:	3314      	adds	r3, #20
 8011970:	2200      	movs	r2, #0
 8011972:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8011974:	bf00      	nop
 8011976:	3708      	adds	r7, #8
 8011978:	46bd      	mov	sp, r7
 801197a:	bd80      	pop	{r7, pc}
 801197c:	200004e8 	.word	0x200004e8

08011980 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8011980:	b580      	push	{r7, lr}
 8011982:	b082      	sub	sp, #8
 8011984:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011986:	2300      	movs	r3, #0
 8011988:	71fb      	strb	r3, [r7, #7]
 801198a:	e096      	b.n	8011aba <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801198c:	79fa      	ldrb	r2, [r7, #7]
 801198e:	494f      	ldr	r1, [pc, #316]	; (8011acc <etharp_tmr+0x14c>)
 8011990:	4613      	mov	r3, r2
 8011992:	005b      	lsls	r3, r3, #1
 8011994:	4413      	add	r3, r2
 8011996:	00db      	lsls	r3, r3, #3
 8011998:	440b      	add	r3, r1
 801199a:	3314      	adds	r3, #20
 801199c:	781b      	ldrb	r3, [r3, #0]
 801199e:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 80119a0:	79bb      	ldrb	r3, [r7, #6]
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	f000 8086 	beq.w	8011ab4 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 80119a8:	79fa      	ldrb	r2, [r7, #7]
 80119aa:	4948      	ldr	r1, [pc, #288]	; (8011acc <etharp_tmr+0x14c>)
 80119ac:	4613      	mov	r3, r2
 80119ae:	005b      	lsls	r3, r3, #1
 80119b0:	4413      	add	r3, r2
 80119b2:	00db      	lsls	r3, r3, #3
 80119b4:	440b      	add	r3, r1
 80119b6:	3312      	adds	r3, #18
 80119b8:	881b      	ldrh	r3, [r3, #0]
 80119ba:	3301      	adds	r3, #1
 80119bc:	b298      	uxth	r0, r3
 80119be:	4943      	ldr	r1, [pc, #268]	; (8011acc <etharp_tmr+0x14c>)
 80119c0:	4613      	mov	r3, r2
 80119c2:	005b      	lsls	r3, r3, #1
 80119c4:	4413      	add	r3, r2
 80119c6:	00db      	lsls	r3, r3, #3
 80119c8:	440b      	add	r3, r1
 80119ca:	3312      	adds	r3, #18
 80119cc:	4602      	mov	r2, r0
 80119ce:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80119d0:	79fa      	ldrb	r2, [r7, #7]
 80119d2:	493e      	ldr	r1, [pc, #248]	; (8011acc <etharp_tmr+0x14c>)
 80119d4:	4613      	mov	r3, r2
 80119d6:	005b      	lsls	r3, r3, #1
 80119d8:	4413      	add	r3, r2
 80119da:	00db      	lsls	r3, r3, #3
 80119dc:	440b      	add	r3, r1
 80119de:	3312      	adds	r3, #18
 80119e0:	881b      	ldrh	r3, [r3, #0]
 80119e2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80119e6:	d215      	bcs.n	8011a14 <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80119e8:	79fa      	ldrb	r2, [r7, #7]
 80119ea:	4938      	ldr	r1, [pc, #224]	; (8011acc <etharp_tmr+0x14c>)
 80119ec:	4613      	mov	r3, r2
 80119ee:	005b      	lsls	r3, r3, #1
 80119f0:	4413      	add	r3, r2
 80119f2:	00db      	lsls	r3, r3, #3
 80119f4:	440b      	add	r3, r1
 80119f6:	3314      	adds	r3, #20
 80119f8:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80119fa:	2b01      	cmp	r3, #1
 80119fc:	d10f      	bne.n	8011a1e <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80119fe:	79fa      	ldrb	r2, [r7, #7]
 8011a00:	4932      	ldr	r1, [pc, #200]	; (8011acc <etharp_tmr+0x14c>)
 8011a02:	4613      	mov	r3, r2
 8011a04:	005b      	lsls	r3, r3, #1
 8011a06:	4413      	add	r3, r2
 8011a08:	00db      	lsls	r3, r3, #3
 8011a0a:	440b      	add	r3, r1
 8011a0c:	3312      	adds	r3, #18
 8011a0e:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8011a10:	2b04      	cmp	r3, #4
 8011a12:	d904      	bls.n	8011a1e <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8011a14:	79fb      	ldrb	r3, [r7, #7]
 8011a16:	4618      	mov	r0, r3
 8011a18:	f7ff ff80 	bl	801191c <etharp_free_entry>
 8011a1c:	e04a      	b.n	8011ab4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8011a1e:	79fa      	ldrb	r2, [r7, #7]
 8011a20:	492a      	ldr	r1, [pc, #168]	; (8011acc <etharp_tmr+0x14c>)
 8011a22:	4613      	mov	r3, r2
 8011a24:	005b      	lsls	r3, r3, #1
 8011a26:	4413      	add	r3, r2
 8011a28:	00db      	lsls	r3, r3, #3
 8011a2a:	440b      	add	r3, r1
 8011a2c:	3314      	adds	r3, #20
 8011a2e:	781b      	ldrb	r3, [r3, #0]
 8011a30:	2b03      	cmp	r3, #3
 8011a32:	d10a      	bne.n	8011a4a <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8011a34:	79fa      	ldrb	r2, [r7, #7]
 8011a36:	4925      	ldr	r1, [pc, #148]	; (8011acc <etharp_tmr+0x14c>)
 8011a38:	4613      	mov	r3, r2
 8011a3a:	005b      	lsls	r3, r3, #1
 8011a3c:	4413      	add	r3, r2
 8011a3e:	00db      	lsls	r3, r3, #3
 8011a40:	440b      	add	r3, r1
 8011a42:	3314      	adds	r3, #20
 8011a44:	2204      	movs	r2, #4
 8011a46:	701a      	strb	r2, [r3, #0]
 8011a48:	e034      	b.n	8011ab4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8011a4a:	79fa      	ldrb	r2, [r7, #7]
 8011a4c:	491f      	ldr	r1, [pc, #124]	; (8011acc <etharp_tmr+0x14c>)
 8011a4e:	4613      	mov	r3, r2
 8011a50:	005b      	lsls	r3, r3, #1
 8011a52:	4413      	add	r3, r2
 8011a54:	00db      	lsls	r3, r3, #3
 8011a56:	440b      	add	r3, r1
 8011a58:	3314      	adds	r3, #20
 8011a5a:	781b      	ldrb	r3, [r3, #0]
 8011a5c:	2b04      	cmp	r3, #4
 8011a5e:	d10a      	bne.n	8011a76 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8011a60:	79fa      	ldrb	r2, [r7, #7]
 8011a62:	491a      	ldr	r1, [pc, #104]	; (8011acc <etharp_tmr+0x14c>)
 8011a64:	4613      	mov	r3, r2
 8011a66:	005b      	lsls	r3, r3, #1
 8011a68:	4413      	add	r3, r2
 8011a6a:	00db      	lsls	r3, r3, #3
 8011a6c:	440b      	add	r3, r1
 8011a6e:	3314      	adds	r3, #20
 8011a70:	2202      	movs	r2, #2
 8011a72:	701a      	strb	r2, [r3, #0]
 8011a74:	e01e      	b.n	8011ab4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8011a76:	79fa      	ldrb	r2, [r7, #7]
 8011a78:	4914      	ldr	r1, [pc, #80]	; (8011acc <etharp_tmr+0x14c>)
 8011a7a:	4613      	mov	r3, r2
 8011a7c:	005b      	lsls	r3, r3, #1
 8011a7e:	4413      	add	r3, r2
 8011a80:	00db      	lsls	r3, r3, #3
 8011a82:	440b      	add	r3, r1
 8011a84:	3314      	adds	r3, #20
 8011a86:	781b      	ldrb	r3, [r3, #0]
 8011a88:	2b01      	cmp	r3, #1
 8011a8a:	d113      	bne.n	8011ab4 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8011a8c:	79fa      	ldrb	r2, [r7, #7]
 8011a8e:	490f      	ldr	r1, [pc, #60]	; (8011acc <etharp_tmr+0x14c>)
 8011a90:	4613      	mov	r3, r2
 8011a92:	005b      	lsls	r3, r3, #1
 8011a94:	4413      	add	r3, r2
 8011a96:	00db      	lsls	r3, r3, #3
 8011a98:	440b      	add	r3, r1
 8011a9a:	3308      	adds	r3, #8
 8011a9c:	6818      	ldr	r0, [r3, #0]
 8011a9e:	79fa      	ldrb	r2, [r7, #7]
 8011aa0:	4613      	mov	r3, r2
 8011aa2:	005b      	lsls	r3, r3, #1
 8011aa4:	4413      	add	r3, r2
 8011aa6:	00db      	lsls	r3, r3, #3
 8011aa8:	4a08      	ldr	r2, [pc, #32]	; (8011acc <etharp_tmr+0x14c>)
 8011aaa:	4413      	add	r3, r2
 8011aac:	3304      	adds	r3, #4
 8011aae:	4619      	mov	r1, r3
 8011ab0:	f000 fe38 	bl	8012724 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011ab4:	79fb      	ldrb	r3, [r7, #7]
 8011ab6:	3301      	adds	r3, #1
 8011ab8:	71fb      	strb	r3, [r7, #7]
 8011aba:	79fb      	ldrb	r3, [r7, #7]
 8011abc:	2b09      	cmp	r3, #9
 8011abe:	f67f af65 	bls.w	801198c <etharp_tmr+0xc>
      }
    }
  }
}
 8011ac2:	bf00      	nop
 8011ac4:	3708      	adds	r7, #8
 8011ac6:	46bd      	mov	sp, r7
 8011ac8:	bd80      	pop	{r7, pc}
 8011aca:	bf00      	nop
 8011acc:	200004e8 	.word	0x200004e8

08011ad0 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 8011ad0:	b580      	push	{r7, lr}
 8011ad2:	b088      	sub	sp, #32
 8011ad4:	af00      	add	r7, sp, #0
 8011ad6:	60f8      	str	r0, [r7, #12]
 8011ad8:	460b      	mov	r3, r1
 8011ada:	607a      	str	r2, [r7, #4]
 8011adc:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8011ade:	230a      	movs	r3, #10
 8011ae0:	77fb      	strb	r3, [r7, #31]
 8011ae2:	230a      	movs	r3, #10
 8011ae4:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 8011ae6:	230a      	movs	r3, #10
 8011ae8:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 8011aea:	2300      	movs	r3, #0
 8011aec:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 8011aee:	230a      	movs	r3, #10
 8011af0:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8011af2:	2300      	movs	r3, #0
 8011af4:	833b      	strh	r3, [r7, #24]
 8011af6:	2300      	movs	r3, #0
 8011af8:	82fb      	strh	r3, [r7, #22]
 8011afa:	2300      	movs	r3, #0
 8011afc:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011afe:	2300      	movs	r3, #0
 8011b00:	773b      	strb	r3, [r7, #28]
 8011b02:	e093      	b.n	8011c2c <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 8011b04:	7f3a      	ldrb	r2, [r7, #28]
 8011b06:	4990      	ldr	r1, [pc, #576]	; (8011d48 <etharp_find_entry+0x278>)
 8011b08:	4613      	mov	r3, r2
 8011b0a:	005b      	lsls	r3, r3, #1
 8011b0c:	4413      	add	r3, r2
 8011b0e:	00db      	lsls	r3, r3, #3
 8011b10:	440b      	add	r3, r1
 8011b12:	3314      	adds	r3, #20
 8011b14:	781b      	ldrb	r3, [r3, #0]
 8011b16:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8011b18:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8011b1c:	2b0a      	cmp	r3, #10
 8011b1e:	d105      	bne.n	8011b2c <etharp_find_entry+0x5c>
 8011b20:	7cfb      	ldrb	r3, [r7, #19]
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d102      	bne.n	8011b2c <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 8011b26:	7f3b      	ldrb	r3, [r7, #28]
 8011b28:	777b      	strb	r3, [r7, #29]
 8011b2a:	e07c      	b.n	8011c26 <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 8011b2c:	7cfb      	ldrb	r3, [r7, #19]
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	d079      	beq.n	8011c26 <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8011b32:	7cfb      	ldrb	r3, [r7, #19]
 8011b34:	2b01      	cmp	r3, #1
 8011b36:	d009      	beq.n	8011b4c <etharp_find_entry+0x7c>
 8011b38:	7cfb      	ldrb	r3, [r7, #19]
 8011b3a:	2b01      	cmp	r3, #1
 8011b3c:	d806      	bhi.n	8011b4c <etharp_find_entry+0x7c>
 8011b3e:	4b83      	ldr	r3, [pc, #524]	; (8011d4c <etharp_find_entry+0x27c>)
 8011b40:	f44f 7293 	mov.w	r2, #294	; 0x126
 8011b44:	4982      	ldr	r1, [pc, #520]	; (8011d50 <etharp_find_entry+0x280>)
 8011b46:	4883      	ldr	r0, [pc, #524]	; (8011d54 <etharp_find_entry+0x284>)
 8011b48:	f003 fdd0 	bl	80156ec <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d00f      	beq.n	8011b72 <etharp_find_entry+0xa2>
 8011b52:	68fb      	ldr	r3, [r7, #12]
 8011b54:	6819      	ldr	r1, [r3, #0]
 8011b56:	7f3a      	ldrb	r2, [r7, #28]
 8011b58:	487b      	ldr	r0, [pc, #492]	; (8011d48 <etharp_find_entry+0x278>)
 8011b5a:	4613      	mov	r3, r2
 8011b5c:	005b      	lsls	r3, r3, #1
 8011b5e:	4413      	add	r3, r2
 8011b60:	00db      	lsls	r3, r3, #3
 8011b62:	4403      	add	r3, r0
 8011b64:	3304      	adds	r3, #4
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	4299      	cmp	r1, r3
 8011b6a:	d102      	bne.n	8011b72 <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 8011b6c:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8011b70:	e0e5      	b.n	8011d3e <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8011b72:	7cfb      	ldrb	r3, [r7, #19]
 8011b74:	2b01      	cmp	r3, #1
 8011b76:	d13b      	bne.n	8011bf0 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8011b78:	7f3a      	ldrb	r2, [r7, #28]
 8011b7a:	4973      	ldr	r1, [pc, #460]	; (8011d48 <etharp_find_entry+0x278>)
 8011b7c:	4613      	mov	r3, r2
 8011b7e:	005b      	lsls	r3, r3, #1
 8011b80:	4413      	add	r3, r2
 8011b82:	00db      	lsls	r3, r3, #3
 8011b84:	440b      	add	r3, r1
 8011b86:	681b      	ldr	r3, [r3, #0]
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d018      	beq.n	8011bbe <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 8011b8c:	7f3a      	ldrb	r2, [r7, #28]
 8011b8e:	496e      	ldr	r1, [pc, #440]	; (8011d48 <etharp_find_entry+0x278>)
 8011b90:	4613      	mov	r3, r2
 8011b92:	005b      	lsls	r3, r3, #1
 8011b94:	4413      	add	r3, r2
 8011b96:	00db      	lsls	r3, r3, #3
 8011b98:	440b      	add	r3, r1
 8011b9a:	3312      	adds	r3, #18
 8011b9c:	881b      	ldrh	r3, [r3, #0]
 8011b9e:	8b3a      	ldrh	r2, [r7, #24]
 8011ba0:	429a      	cmp	r2, r3
 8011ba2:	d840      	bhi.n	8011c26 <etharp_find_entry+0x156>
            old_queue = i;
 8011ba4:	7f3b      	ldrb	r3, [r7, #28]
 8011ba6:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 8011ba8:	7f3a      	ldrb	r2, [r7, #28]
 8011baa:	4967      	ldr	r1, [pc, #412]	; (8011d48 <etharp_find_entry+0x278>)
 8011bac:	4613      	mov	r3, r2
 8011bae:	005b      	lsls	r3, r3, #1
 8011bb0:	4413      	add	r3, r2
 8011bb2:	00db      	lsls	r3, r3, #3
 8011bb4:	440b      	add	r3, r1
 8011bb6:	3312      	adds	r3, #18
 8011bb8:	881b      	ldrh	r3, [r3, #0]
 8011bba:	833b      	strh	r3, [r7, #24]
 8011bbc:	e033      	b.n	8011c26 <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8011bbe:	7f3a      	ldrb	r2, [r7, #28]
 8011bc0:	4961      	ldr	r1, [pc, #388]	; (8011d48 <etharp_find_entry+0x278>)
 8011bc2:	4613      	mov	r3, r2
 8011bc4:	005b      	lsls	r3, r3, #1
 8011bc6:	4413      	add	r3, r2
 8011bc8:	00db      	lsls	r3, r3, #3
 8011bca:	440b      	add	r3, r1
 8011bcc:	3312      	adds	r3, #18
 8011bce:	881b      	ldrh	r3, [r3, #0]
 8011bd0:	8afa      	ldrh	r2, [r7, #22]
 8011bd2:	429a      	cmp	r2, r3
 8011bd4:	d827      	bhi.n	8011c26 <etharp_find_entry+0x156>
            old_pending = i;
 8011bd6:	7f3b      	ldrb	r3, [r7, #28]
 8011bd8:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 8011bda:	7f3a      	ldrb	r2, [r7, #28]
 8011bdc:	495a      	ldr	r1, [pc, #360]	; (8011d48 <etharp_find_entry+0x278>)
 8011bde:	4613      	mov	r3, r2
 8011be0:	005b      	lsls	r3, r3, #1
 8011be2:	4413      	add	r3, r2
 8011be4:	00db      	lsls	r3, r3, #3
 8011be6:	440b      	add	r3, r1
 8011be8:	3312      	adds	r3, #18
 8011bea:	881b      	ldrh	r3, [r3, #0]
 8011bec:	82fb      	strh	r3, [r7, #22]
 8011bee:	e01a      	b.n	8011c26 <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8011bf0:	7cfb      	ldrb	r3, [r7, #19]
 8011bf2:	2b01      	cmp	r3, #1
 8011bf4:	d917      	bls.n	8011c26 <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8011bf6:	7f3a      	ldrb	r2, [r7, #28]
 8011bf8:	4953      	ldr	r1, [pc, #332]	; (8011d48 <etharp_find_entry+0x278>)
 8011bfa:	4613      	mov	r3, r2
 8011bfc:	005b      	lsls	r3, r3, #1
 8011bfe:	4413      	add	r3, r2
 8011c00:	00db      	lsls	r3, r3, #3
 8011c02:	440b      	add	r3, r1
 8011c04:	3312      	adds	r3, #18
 8011c06:	881b      	ldrh	r3, [r3, #0]
 8011c08:	8aba      	ldrh	r2, [r7, #20]
 8011c0a:	429a      	cmp	r2, r3
 8011c0c:	d80b      	bhi.n	8011c26 <etharp_find_entry+0x156>
            old_stable = i;
 8011c0e:	7f3b      	ldrb	r3, [r7, #28]
 8011c10:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 8011c12:	7f3a      	ldrb	r2, [r7, #28]
 8011c14:	494c      	ldr	r1, [pc, #304]	; (8011d48 <etharp_find_entry+0x278>)
 8011c16:	4613      	mov	r3, r2
 8011c18:	005b      	lsls	r3, r3, #1
 8011c1a:	4413      	add	r3, r2
 8011c1c:	00db      	lsls	r3, r3, #3
 8011c1e:	440b      	add	r3, r1
 8011c20:	3312      	adds	r3, #18
 8011c22:	881b      	ldrh	r3, [r3, #0]
 8011c24:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011c26:	7f3b      	ldrb	r3, [r7, #28]
 8011c28:	3301      	adds	r3, #1
 8011c2a:	773b      	strb	r3, [r7, #28]
 8011c2c:	7f3b      	ldrb	r3, [r7, #28]
 8011c2e:	2b09      	cmp	r3, #9
 8011c30:	f67f af68 	bls.w	8011b04 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8011c34:	7afb      	ldrb	r3, [r7, #11]
 8011c36:	f003 0302 	and.w	r3, r3, #2
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d108      	bne.n	8011c50 <etharp_find_entry+0x180>
 8011c3e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8011c42:	2b0a      	cmp	r3, #10
 8011c44:	d107      	bne.n	8011c56 <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8011c46:	7afb      	ldrb	r3, [r7, #11]
 8011c48:	f003 0301 	and.w	r3, r3, #1
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d102      	bne.n	8011c56 <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 8011c50:	f04f 33ff 	mov.w	r3, #4294967295
 8011c54:	e073      	b.n	8011d3e <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8011c56:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8011c5a:	2b09      	cmp	r3, #9
 8011c5c:	dc02      	bgt.n	8011c64 <etharp_find_entry+0x194>
    i = empty;
 8011c5e:	7f7b      	ldrb	r3, [r7, #29]
 8011c60:	773b      	strb	r3, [r7, #28]
 8011c62:	e036      	b.n	8011cd2 <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8011c64:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8011c68:	2b09      	cmp	r3, #9
 8011c6a:	dc13      	bgt.n	8011c94 <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 8011c6c:	7fbb      	ldrb	r3, [r7, #30]
 8011c6e:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8011c70:	7f3a      	ldrb	r2, [r7, #28]
 8011c72:	4935      	ldr	r1, [pc, #212]	; (8011d48 <etharp_find_entry+0x278>)
 8011c74:	4613      	mov	r3, r2
 8011c76:	005b      	lsls	r3, r3, #1
 8011c78:	4413      	add	r3, r2
 8011c7a:	00db      	lsls	r3, r3, #3
 8011c7c:	440b      	add	r3, r1
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d018      	beq.n	8011cb6 <etharp_find_entry+0x1e6>
 8011c84:	4b31      	ldr	r3, [pc, #196]	; (8011d4c <etharp_find_entry+0x27c>)
 8011c86:	f240 126f 	movw	r2, #367	; 0x16f
 8011c8a:	4933      	ldr	r1, [pc, #204]	; (8011d58 <etharp_find_entry+0x288>)
 8011c8c:	4831      	ldr	r0, [pc, #196]	; (8011d54 <etharp_find_entry+0x284>)
 8011c8e:	f003 fd2d 	bl	80156ec <iprintf>
 8011c92:	e010      	b.n	8011cb6 <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8011c94:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8011c98:	2b09      	cmp	r3, #9
 8011c9a:	dc02      	bgt.n	8011ca2 <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 8011c9c:	7ffb      	ldrb	r3, [r7, #31]
 8011c9e:	773b      	strb	r3, [r7, #28]
 8011ca0:	e009      	b.n	8011cb6 <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8011ca2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8011ca6:	2b09      	cmp	r3, #9
 8011ca8:	dc02      	bgt.n	8011cb0 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8011caa:	7efb      	ldrb	r3, [r7, #27]
 8011cac:	773b      	strb	r3, [r7, #28]
 8011cae:	e002      	b.n	8011cb6 <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 8011cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8011cb4:	e043      	b.n	8011d3e <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8011cb6:	7f3b      	ldrb	r3, [r7, #28]
 8011cb8:	2b09      	cmp	r3, #9
 8011cba:	d906      	bls.n	8011cca <etharp_find_entry+0x1fa>
 8011cbc:	4b23      	ldr	r3, [pc, #140]	; (8011d4c <etharp_find_entry+0x27c>)
 8011cbe:	f240 1281 	movw	r2, #385	; 0x181
 8011cc2:	4926      	ldr	r1, [pc, #152]	; (8011d5c <etharp_find_entry+0x28c>)
 8011cc4:	4823      	ldr	r0, [pc, #140]	; (8011d54 <etharp_find_entry+0x284>)
 8011cc6:	f003 fd11 	bl	80156ec <iprintf>
    etharp_free_entry(i);
 8011cca:	7f3b      	ldrb	r3, [r7, #28]
 8011ccc:	4618      	mov	r0, r3
 8011cce:	f7ff fe25 	bl	801191c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8011cd2:	7f3b      	ldrb	r3, [r7, #28]
 8011cd4:	2b09      	cmp	r3, #9
 8011cd6:	d906      	bls.n	8011ce6 <etharp_find_entry+0x216>
 8011cd8:	4b1c      	ldr	r3, [pc, #112]	; (8011d4c <etharp_find_entry+0x27c>)
 8011cda:	f240 1285 	movw	r2, #389	; 0x185
 8011cde:	491f      	ldr	r1, [pc, #124]	; (8011d5c <etharp_find_entry+0x28c>)
 8011ce0:	481c      	ldr	r0, [pc, #112]	; (8011d54 <etharp_find_entry+0x284>)
 8011ce2:	f003 fd03 	bl	80156ec <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8011ce6:	7f3a      	ldrb	r2, [r7, #28]
 8011ce8:	4917      	ldr	r1, [pc, #92]	; (8011d48 <etharp_find_entry+0x278>)
 8011cea:	4613      	mov	r3, r2
 8011cec:	005b      	lsls	r3, r3, #1
 8011cee:	4413      	add	r3, r2
 8011cf0:	00db      	lsls	r3, r3, #3
 8011cf2:	440b      	add	r3, r1
 8011cf4:	3314      	adds	r3, #20
 8011cf6:	781b      	ldrb	r3, [r3, #0]
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	d006      	beq.n	8011d0a <etharp_find_entry+0x23a>
 8011cfc:	4b13      	ldr	r3, [pc, #76]	; (8011d4c <etharp_find_entry+0x27c>)
 8011cfe:	f240 1287 	movw	r2, #391	; 0x187
 8011d02:	4917      	ldr	r1, [pc, #92]	; (8011d60 <etharp_find_entry+0x290>)
 8011d04:	4813      	ldr	r0, [pc, #76]	; (8011d54 <etharp_find_entry+0x284>)
 8011d06:	f003 fcf1 	bl	80156ec <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8011d0a:	68fb      	ldr	r3, [r7, #12]
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	d00a      	beq.n	8011d26 <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8011d10:	7f3a      	ldrb	r2, [r7, #28]
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	6819      	ldr	r1, [r3, #0]
 8011d16:	480c      	ldr	r0, [pc, #48]	; (8011d48 <etharp_find_entry+0x278>)
 8011d18:	4613      	mov	r3, r2
 8011d1a:	005b      	lsls	r3, r3, #1
 8011d1c:	4413      	add	r3, r2
 8011d1e:	00db      	lsls	r3, r3, #3
 8011d20:	4403      	add	r3, r0
 8011d22:	3304      	adds	r3, #4
 8011d24:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8011d26:	7f3a      	ldrb	r2, [r7, #28]
 8011d28:	4907      	ldr	r1, [pc, #28]	; (8011d48 <etharp_find_entry+0x278>)
 8011d2a:	4613      	mov	r3, r2
 8011d2c:	005b      	lsls	r3, r3, #1
 8011d2e:	4413      	add	r3, r2
 8011d30:	00db      	lsls	r3, r3, #3
 8011d32:	440b      	add	r3, r1
 8011d34:	3312      	adds	r3, #18
 8011d36:	2200      	movs	r2, #0
 8011d38:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 8011d3a:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 8011d3e:	4618      	mov	r0, r3
 8011d40:	3720      	adds	r7, #32
 8011d42:	46bd      	mov	sp, r7
 8011d44:	bd80      	pop	{r7, pc}
 8011d46:	bf00      	nop
 8011d48:	200004e8 	.word	0x200004e8
 8011d4c:	0801836c 	.word	0x0801836c
 8011d50:	080183a4 	.word	0x080183a4
 8011d54:	080183e4 	.word	0x080183e4
 8011d58:	0801840c 	.word	0x0801840c
 8011d5c:	08018424 	.word	0x08018424
 8011d60:	08018438 	.word	0x08018438

08011d64 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8011d64:	b580      	push	{r7, lr}
 8011d66:	b088      	sub	sp, #32
 8011d68:	af02      	add	r7, sp, #8
 8011d6a:	60f8      	str	r0, [r7, #12]
 8011d6c:	60b9      	str	r1, [r7, #8]
 8011d6e:	607a      	str	r2, [r7, #4]
 8011d70:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8011d72:	68fb      	ldr	r3, [r7, #12]
 8011d74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011d78:	2b06      	cmp	r3, #6
 8011d7a:	d006      	beq.n	8011d8a <etharp_update_arp_entry+0x26>
 8011d7c:	4b48      	ldr	r3, [pc, #288]	; (8011ea0 <etharp_update_arp_entry+0x13c>)
 8011d7e:	f240 12ab 	movw	r2, #427	; 0x1ab
 8011d82:	4948      	ldr	r1, [pc, #288]	; (8011ea4 <etharp_update_arp_entry+0x140>)
 8011d84:	4848      	ldr	r0, [pc, #288]	; (8011ea8 <etharp_update_arp_entry+0x144>)
 8011d86:	f003 fcb1 	bl	80156ec <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8011d8a:	68bb      	ldr	r3, [r7, #8]
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d012      	beq.n	8011db6 <etharp_update_arp_entry+0x52>
 8011d90:	68bb      	ldr	r3, [r7, #8]
 8011d92:	681b      	ldr	r3, [r3, #0]
 8011d94:	2b00      	cmp	r3, #0
 8011d96:	d00e      	beq.n	8011db6 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8011d98:	68bb      	ldr	r3, [r7, #8]
 8011d9a:	681b      	ldr	r3, [r3, #0]
 8011d9c:	68f9      	ldr	r1, [r7, #12]
 8011d9e:	4618      	mov	r0, r3
 8011da0:	f001 f8d2 	bl	8012f48 <ip4_addr_isbroadcast_u32>
 8011da4:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d105      	bne.n	8011db6 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8011daa:	68bb      	ldr	r3, [r7, #8]
 8011dac:	681b      	ldr	r3, [r3, #0]
 8011dae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8011db2:	2be0      	cmp	r3, #224	; 0xe0
 8011db4:	d102      	bne.n	8011dbc <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8011db6:	f06f 030f 	mvn.w	r3, #15
 8011dba:	e06c      	b.n	8011e96 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8011dbc:	78fb      	ldrb	r3, [r7, #3]
 8011dbe:	68fa      	ldr	r2, [r7, #12]
 8011dc0:	4619      	mov	r1, r3
 8011dc2:	68b8      	ldr	r0, [r7, #8]
 8011dc4:	f7ff fe84 	bl	8011ad0 <etharp_find_entry>
 8011dc8:	4603      	mov	r3, r0
 8011dca:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 8011dcc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	da02      	bge.n	8011dda <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8011dd4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011dd8:	e05d      	b.n	8011e96 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8011dda:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8011dde:	4933      	ldr	r1, [pc, #204]	; (8011eac <etharp_update_arp_entry+0x148>)
 8011de0:	4613      	mov	r3, r2
 8011de2:	005b      	lsls	r3, r3, #1
 8011de4:	4413      	add	r3, r2
 8011de6:	00db      	lsls	r3, r3, #3
 8011de8:	440b      	add	r3, r1
 8011dea:	3314      	adds	r3, #20
 8011dec:	2202      	movs	r2, #2
 8011dee:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8011df0:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8011df4:	492d      	ldr	r1, [pc, #180]	; (8011eac <etharp_update_arp_entry+0x148>)
 8011df6:	4613      	mov	r3, r2
 8011df8:	005b      	lsls	r3, r3, #1
 8011dfa:	4413      	add	r3, r2
 8011dfc:	00db      	lsls	r3, r3, #3
 8011dfe:	440b      	add	r3, r1
 8011e00:	3308      	adds	r3, #8
 8011e02:	68fa      	ldr	r2, [r7, #12]
 8011e04:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 8011e06:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8011e0a:	4613      	mov	r3, r2
 8011e0c:	005b      	lsls	r3, r3, #1
 8011e0e:	4413      	add	r3, r2
 8011e10:	00db      	lsls	r3, r3, #3
 8011e12:	3308      	adds	r3, #8
 8011e14:	4a25      	ldr	r2, [pc, #148]	; (8011eac <etharp_update_arp_entry+0x148>)
 8011e16:	4413      	add	r3, r2
 8011e18:	3304      	adds	r3, #4
 8011e1a:	2206      	movs	r2, #6
 8011e1c:	6879      	ldr	r1, [r7, #4]
 8011e1e:	4618      	mov	r0, r3
 8011e20:	f002 ff5b 	bl	8014cda <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8011e24:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8011e28:	4920      	ldr	r1, [pc, #128]	; (8011eac <etharp_update_arp_entry+0x148>)
 8011e2a:	4613      	mov	r3, r2
 8011e2c:	005b      	lsls	r3, r3, #1
 8011e2e:	4413      	add	r3, r2
 8011e30:	00db      	lsls	r3, r3, #3
 8011e32:	440b      	add	r3, r1
 8011e34:	3312      	adds	r3, #18
 8011e36:	2200      	movs	r2, #0
 8011e38:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8011e3a:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8011e3e:	491b      	ldr	r1, [pc, #108]	; (8011eac <etharp_update_arp_entry+0x148>)
 8011e40:	4613      	mov	r3, r2
 8011e42:	005b      	lsls	r3, r3, #1
 8011e44:	4413      	add	r3, r2
 8011e46:	00db      	lsls	r3, r3, #3
 8011e48:	440b      	add	r3, r1
 8011e4a:	681b      	ldr	r3, [r3, #0]
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d021      	beq.n	8011e94 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8011e50:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8011e54:	4915      	ldr	r1, [pc, #84]	; (8011eac <etharp_update_arp_entry+0x148>)
 8011e56:	4613      	mov	r3, r2
 8011e58:	005b      	lsls	r3, r3, #1
 8011e5a:	4413      	add	r3, r2
 8011e5c:	00db      	lsls	r3, r3, #3
 8011e5e:	440b      	add	r3, r1
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8011e64:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8011e68:	4910      	ldr	r1, [pc, #64]	; (8011eac <etharp_update_arp_entry+0x148>)
 8011e6a:	4613      	mov	r3, r2
 8011e6c:	005b      	lsls	r3, r3, #1
 8011e6e:	4413      	add	r3, r2
 8011e70:	00db      	lsls	r3, r3, #3
 8011e72:	440b      	add	r3, r1
 8011e74:	2200      	movs	r2, #0
 8011e76:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8011e78:	68fb      	ldr	r3, [r7, #12]
 8011e7a:	f103 0229 	add.w	r2, r3, #41	; 0x29
 8011e7e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011e82:	9300      	str	r3, [sp, #0]
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	6939      	ldr	r1, [r7, #16]
 8011e88:	68f8      	ldr	r0, [r7, #12]
 8011e8a:	f001 fefd 	bl	8013c88 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8011e8e:	6938      	ldr	r0, [r7, #16]
 8011e90:	f7fe fe70 	bl	8010b74 <pbuf_free>
  }
  return ERR_OK;
 8011e94:	2300      	movs	r3, #0
}
 8011e96:	4618      	mov	r0, r3
 8011e98:	3718      	adds	r7, #24
 8011e9a:	46bd      	mov	sp, r7
 8011e9c:	bd80      	pop	{r7, pc}
 8011e9e:	bf00      	nop
 8011ea0:	0801836c 	.word	0x0801836c
 8011ea4:	08018464 	.word	0x08018464
 8011ea8:	080183e4 	.word	0x080183e4
 8011eac:	200004e8 	.word	0x200004e8

08011eb0 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8011eb0:	b580      	push	{r7, lr}
 8011eb2:	b084      	sub	sp, #16
 8011eb4:	af00      	add	r7, sp, #0
 8011eb6:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011eb8:	2300      	movs	r3, #0
 8011eba:	73fb      	strb	r3, [r7, #15]
 8011ebc:	e01f      	b.n	8011efe <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 8011ebe:	7bfa      	ldrb	r2, [r7, #15]
 8011ec0:	4912      	ldr	r1, [pc, #72]	; (8011f0c <etharp_cleanup_netif+0x5c>)
 8011ec2:	4613      	mov	r3, r2
 8011ec4:	005b      	lsls	r3, r3, #1
 8011ec6:	4413      	add	r3, r2
 8011ec8:	00db      	lsls	r3, r3, #3
 8011eca:	440b      	add	r3, r1
 8011ecc:	3314      	adds	r3, #20
 8011ece:	781b      	ldrb	r3, [r3, #0]
 8011ed0:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8011ed2:	7bbb      	ldrb	r3, [r7, #14]
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d00f      	beq.n	8011ef8 <etharp_cleanup_netif+0x48>
 8011ed8:	7bfa      	ldrb	r2, [r7, #15]
 8011eda:	490c      	ldr	r1, [pc, #48]	; (8011f0c <etharp_cleanup_netif+0x5c>)
 8011edc:	4613      	mov	r3, r2
 8011ede:	005b      	lsls	r3, r3, #1
 8011ee0:	4413      	add	r3, r2
 8011ee2:	00db      	lsls	r3, r3, #3
 8011ee4:	440b      	add	r3, r1
 8011ee6:	3308      	adds	r3, #8
 8011ee8:	681b      	ldr	r3, [r3, #0]
 8011eea:	687a      	ldr	r2, [r7, #4]
 8011eec:	429a      	cmp	r2, r3
 8011eee:	d103      	bne.n	8011ef8 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 8011ef0:	7bfb      	ldrb	r3, [r7, #15]
 8011ef2:	4618      	mov	r0, r3
 8011ef4:	f7ff fd12 	bl	801191c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011ef8:	7bfb      	ldrb	r3, [r7, #15]
 8011efa:	3301      	adds	r3, #1
 8011efc:	73fb      	strb	r3, [r7, #15]
 8011efe:	7bfb      	ldrb	r3, [r7, #15]
 8011f00:	2b09      	cmp	r3, #9
 8011f02:	d9dc      	bls.n	8011ebe <etharp_cleanup_netif+0xe>
    }
  }
}
 8011f04:	bf00      	nop
 8011f06:	3710      	adds	r7, #16
 8011f08:	46bd      	mov	sp, r7
 8011f0a:	bd80      	pop	{r7, pc}
 8011f0c:	200004e8 	.word	0x200004e8

08011f10 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8011f10:	b5b0      	push	{r4, r5, r7, lr}
 8011f12:	b08a      	sub	sp, #40	; 0x28
 8011f14:	af04      	add	r7, sp, #16
 8011f16:	6078      	str	r0, [r7, #4]
 8011f18:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8011f1a:	683b      	ldr	r3, [r7, #0]
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d107      	bne.n	8011f30 <etharp_input+0x20>
 8011f20:	4b3d      	ldr	r3, [pc, #244]	; (8012018 <etharp_input+0x108>)
 8011f22:	f44f 7222 	mov.w	r2, #648	; 0x288
 8011f26:	493d      	ldr	r1, [pc, #244]	; (801201c <etharp_input+0x10c>)
 8011f28:	483d      	ldr	r0, [pc, #244]	; (8012020 <etharp_input+0x110>)
 8011f2a:	f003 fbdf 	bl	80156ec <iprintf>
 8011f2e:	e06f      	b.n	8012010 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	685b      	ldr	r3, [r3, #4]
 8011f34:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8011f36:	693b      	ldr	r3, [r7, #16]
 8011f38:	881b      	ldrh	r3, [r3, #0]
 8011f3a:	b29b      	uxth	r3, r3
 8011f3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011f40:	d10c      	bne.n	8011f5c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8011f42:	693b      	ldr	r3, [r7, #16]
 8011f44:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8011f46:	2b06      	cmp	r3, #6
 8011f48:	d108      	bne.n	8011f5c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8011f4a:	693b      	ldr	r3, [r7, #16]
 8011f4c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8011f4e:	2b04      	cmp	r3, #4
 8011f50:	d104      	bne.n	8011f5c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8011f52:	693b      	ldr	r3, [r7, #16]
 8011f54:	885b      	ldrh	r3, [r3, #2]
 8011f56:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8011f58:	2b08      	cmp	r3, #8
 8011f5a:	d003      	beq.n	8011f64 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8011f5c:	6878      	ldr	r0, [r7, #4]
 8011f5e:	f7fe fe09 	bl	8010b74 <pbuf_free>
    return;
 8011f62:	e055      	b.n	8012010 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 8011f64:	693b      	ldr	r3, [r7, #16]
 8011f66:	330e      	adds	r3, #14
 8011f68:	681b      	ldr	r3, [r3, #0]
 8011f6a:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 8011f6c:	693b      	ldr	r3, [r7, #16]
 8011f6e:	3318      	adds	r3, #24
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011f74:	683b      	ldr	r3, [r7, #0]
 8011f76:	3304      	adds	r3, #4
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d102      	bne.n	8011f84 <etharp_input+0x74>
    for_us = 0;
 8011f7e:	2300      	movs	r3, #0
 8011f80:	75fb      	strb	r3, [r7, #23]
 8011f82:	e009      	b.n	8011f98 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8011f84:	68ba      	ldr	r2, [r7, #8]
 8011f86:	683b      	ldr	r3, [r7, #0]
 8011f88:	3304      	adds	r3, #4
 8011f8a:	681b      	ldr	r3, [r3, #0]
 8011f8c:	429a      	cmp	r2, r3
 8011f8e:	bf0c      	ite	eq
 8011f90:	2301      	moveq	r3, #1
 8011f92:	2300      	movne	r3, #0
 8011f94:	b2db      	uxtb	r3, r3
 8011f96:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8011f98:	693b      	ldr	r3, [r7, #16]
 8011f9a:	f103 0208 	add.w	r2, r3, #8
 8011f9e:	7dfb      	ldrb	r3, [r7, #23]
 8011fa0:	2b00      	cmp	r3, #0
 8011fa2:	d001      	beq.n	8011fa8 <etharp_input+0x98>
 8011fa4:	2301      	movs	r3, #1
 8011fa6:	e000      	b.n	8011faa <etharp_input+0x9a>
 8011fa8:	2302      	movs	r3, #2
 8011faa:	f107 010c 	add.w	r1, r7, #12
 8011fae:	6838      	ldr	r0, [r7, #0]
 8011fb0:	f7ff fed8 	bl	8011d64 <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8011fb4:	693b      	ldr	r3, [r7, #16]
 8011fb6:	88db      	ldrh	r3, [r3, #6]
 8011fb8:	b29b      	uxth	r3, r3
 8011fba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011fbe:	d003      	beq.n	8011fc8 <etharp_input+0xb8>
 8011fc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011fc4:	d01e      	beq.n	8012004 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 8011fc6:	e020      	b.n	801200a <etharp_input+0xfa>
    if (for_us) {
 8011fc8:	7dfb      	ldrb	r3, [r7, #23]
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d01c      	beq.n	8012008 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8011fce:	683b      	ldr	r3, [r7, #0]
 8011fd0:	f103 0029 	add.w	r0, r3, #41	; 0x29
 8011fd4:	693b      	ldr	r3, [r7, #16]
 8011fd6:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8011fda:	683b      	ldr	r3, [r7, #0]
 8011fdc:	f103 0529 	add.w	r5, r3, #41	; 0x29
 8011fe0:	683b      	ldr	r3, [r7, #0]
 8011fe2:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 8011fe4:	693a      	ldr	r2, [r7, #16]
 8011fe6:	3208      	adds	r2, #8
      etharp_raw(netif,
 8011fe8:	2102      	movs	r1, #2
 8011fea:	9103      	str	r1, [sp, #12]
 8011fec:	f107 010c 	add.w	r1, r7, #12
 8011ff0:	9102      	str	r1, [sp, #8]
 8011ff2:	9201      	str	r2, [sp, #4]
 8011ff4:	9300      	str	r3, [sp, #0]
 8011ff6:	462b      	mov	r3, r5
 8011ff8:	4622      	mov	r2, r4
 8011ffa:	4601      	mov	r1, r0
 8011ffc:	6838      	ldr	r0, [r7, #0]
 8011ffe:	f000 fae3 	bl	80125c8 <etharp_raw>
    break;
 8012002:	e001      	b.n	8012008 <etharp_input+0xf8>
    break;
 8012004:	bf00      	nop
 8012006:	e000      	b.n	801200a <etharp_input+0xfa>
    break;
 8012008:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801200a:	6878      	ldr	r0, [r7, #4]
 801200c:	f7fe fdb2 	bl	8010b74 <pbuf_free>
}
 8012010:	3718      	adds	r7, #24
 8012012:	46bd      	mov	sp, r7
 8012014:	bdb0      	pop	{r4, r5, r7, pc}
 8012016:	bf00      	nop
 8012018:	0801836c 	.word	0x0801836c
 801201c:	080184bc 	.word	0x080184bc
 8012020:	080183e4 	.word	0x080183e4

08012024 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 8012024:	b580      	push	{r7, lr}
 8012026:	b086      	sub	sp, #24
 8012028:	af02      	add	r7, sp, #8
 801202a:	60f8      	str	r0, [r7, #12]
 801202c:	60b9      	str	r1, [r7, #8]
 801202e:	4613      	mov	r3, r2
 8012030:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8012032:	79fa      	ldrb	r2, [r7, #7]
 8012034:	4944      	ldr	r1, [pc, #272]	; (8012148 <etharp_output_to_arp_index+0x124>)
 8012036:	4613      	mov	r3, r2
 8012038:	005b      	lsls	r3, r3, #1
 801203a:	4413      	add	r3, r2
 801203c:	00db      	lsls	r3, r3, #3
 801203e:	440b      	add	r3, r1
 8012040:	3314      	adds	r3, #20
 8012042:	781b      	ldrb	r3, [r3, #0]
 8012044:	2b01      	cmp	r3, #1
 8012046:	d806      	bhi.n	8012056 <etharp_output_to_arp_index+0x32>
 8012048:	4b40      	ldr	r3, [pc, #256]	; (801214c <etharp_output_to_arp_index+0x128>)
 801204a:	f240 22ed 	movw	r2, #749	; 0x2ed
 801204e:	4940      	ldr	r1, [pc, #256]	; (8012150 <etharp_output_to_arp_index+0x12c>)
 8012050:	4840      	ldr	r0, [pc, #256]	; (8012154 <etharp_output_to_arp_index+0x130>)
 8012052:	f003 fb4b 	bl	80156ec <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8012056:	79fa      	ldrb	r2, [r7, #7]
 8012058:	493b      	ldr	r1, [pc, #236]	; (8012148 <etharp_output_to_arp_index+0x124>)
 801205a:	4613      	mov	r3, r2
 801205c:	005b      	lsls	r3, r3, #1
 801205e:	4413      	add	r3, r2
 8012060:	00db      	lsls	r3, r3, #3
 8012062:	440b      	add	r3, r1
 8012064:	3314      	adds	r3, #20
 8012066:	781b      	ldrb	r3, [r3, #0]
 8012068:	2b02      	cmp	r3, #2
 801206a:	d153      	bne.n	8012114 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801206c:	79fa      	ldrb	r2, [r7, #7]
 801206e:	4936      	ldr	r1, [pc, #216]	; (8012148 <etharp_output_to_arp_index+0x124>)
 8012070:	4613      	mov	r3, r2
 8012072:	005b      	lsls	r3, r3, #1
 8012074:	4413      	add	r3, r2
 8012076:	00db      	lsls	r3, r3, #3
 8012078:	440b      	add	r3, r1
 801207a:	3312      	adds	r3, #18
 801207c:	881b      	ldrh	r3, [r3, #0]
 801207e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8012082:	d919      	bls.n	80120b8 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8012084:	79fa      	ldrb	r2, [r7, #7]
 8012086:	4613      	mov	r3, r2
 8012088:	005b      	lsls	r3, r3, #1
 801208a:	4413      	add	r3, r2
 801208c:	00db      	lsls	r3, r3, #3
 801208e:	4a2e      	ldr	r2, [pc, #184]	; (8012148 <etharp_output_to_arp_index+0x124>)
 8012090:	4413      	add	r3, r2
 8012092:	3304      	adds	r3, #4
 8012094:	4619      	mov	r1, r3
 8012096:	68f8      	ldr	r0, [r7, #12]
 8012098:	f000 fb44 	bl	8012724 <etharp_request>
 801209c:	4603      	mov	r3, r0
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d138      	bne.n	8012114 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80120a2:	79fa      	ldrb	r2, [r7, #7]
 80120a4:	4928      	ldr	r1, [pc, #160]	; (8012148 <etharp_output_to_arp_index+0x124>)
 80120a6:	4613      	mov	r3, r2
 80120a8:	005b      	lsls	r3, r3, #1
 80120aa:	4413      	add	r3, r2
 80120ac:	00db      	lsls	r3, r3, #3
 80120ae:	440b      	add	r3, r1
 80120b0:	3314      	adds	r3, #20
 80120b2:	2203      	movs	r2, #3
 80120b4:	701a      	strb	r2, [r3, #0]
 80120b6:	e02d      	b.n	8012114 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80120b8:	79fa      	ldrb	r2, [r7, #7]
 80120ba:	4923      	ldr	r1, [pc, #140]	; (8012148 <etharp_output_to_arp_index+0x124>)
 80120bc:	4613      	mov	r3, r2
 80120be:	005b      	lsls	r3, r3, #1
 80120c0:	4413      	add	r3, r2
 80120c2:	00db      	lsls	r3, r3, #3
 80120c4:	440b      	add	r3, r1
 80120c6:	3312      	adds	r3, #18
 80120c8:	881b      	ldrh	r3, [r3, #0]
 80120ca:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80120ce:	d321      	bcc.n	8012114 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80120d0:	79fa      	ldrb	r2, [r7, #7]
 80120d2:	4613      	mov	r3, r2
 80120d4:	005b      	lsls	r3, r3, #1
 80120d6:	4413      	add	r3, r2
 80120d8:	00db      	lsls	r3, r3, #3
 80120da:	4a1b      	ldr	r2, [pc, #108]	; (8012148 <etharp_output_to_arp_index+0x124>)
 80120dc:	4413      	add	r3, r2
 80120de:	1d19      	adds	r1, r3, #4
 80120e0:	79fa      	ldrb	r2, [r7, #7]
 80120e2:	4613      	mov	r3, r2
 80120e4:	005b      	lsls	r3, r3, #1
 80120e6:	4413      	add	r3, r2
 80120e8:	00db      	lsls	r3, r3, #3
 80120ea:	3308      	adds	r3, #8
 80120ec:	4a16      	ldr	r2, [pc, #88]	; (8012148 <etharp_output_to_arp_index+0x124>)
 80120ee:	4413      	add	r3, r2
 80120f0:	3304      	adds	r3, #4
 80120f2:	461a      	mov	r2, r3
 80120f4:	68f8      	ldr	r0, [r7, #12]
 80120f6:	f000 faf3 	bl	80126e0 <etharp_request_dst>
 80120fa:	4603      	mov	r3, r0
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d109      	bne.n	8012114 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8012100:	79fa      	ldrb	r2, [r7, #7]
 8012102:	4911      	ldr	r1, [pc, #68]	; (8012148 <etharp_output_to_arp_index+0x124>)
 8012104:	4613      	mov	r3, r2
 8012106:	005b      	lsls	r3, r3, #1
 8012108:	4413      	add	r3, r2
 801210a:	00db      	lsls	r3, r3, #3
 801210c:	440b      	add	r3, r1
 801210e:	3314      	adds	r3, #20
 8012110:	2203      	movs	r2, #3
 8012112:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	f103 0129 	add.w	r1, r3, #41	; 0x29
 801211a:	79fa      	ldrb	r2, [r7, #7]
 801211c:	4613      	mov	r3, r2
 801211e:	005b      	lsls	r3, r3, #1
 8012120:	4413      	add	r3, r2
 8012122:	00db      	lsls	r3, r3, #3
 8012124:	3308      	adds	r3, #8
 8012126:	4a08      	ldr	r2, [pc, #32]	; (8012148 <etharp_output_to_arp_index+0x124>)
 8012128:	4413      	add	r3, r2
 801212a:	1d1a      	adds	r2, r3, #4
 801212c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012130:	9300      	str	r3, [sp, #0]
 8012132:	4613      	mov	r3, r2
 8012134:	460a      	mov	r2, r1
 8012136:	68b9      	ldr	r1, [r7, #8]
 8012138:	68f8      	ldr	r0, [r7, #12]
 801213a:	f001 fda5 	bl	8013c88 <ethernet_output>
 801213e:	4603      	mov	r3, r0
}
 8012140:	4618      	mov	r0, r3
 8012142:	3710      	adds	r7, #16
 8012144:	46bd      	mov	sp, r7
 8012146:	bd80      	pop	{r7, pc}
 8012148:	200004e8 	.word	0x200004e8
 801214c:	0801836c 	.word	0x0801836c
 8012150:	080184dc 	.word	0x080184dc
 8012154:	080183e4 	.word	0x080183e4

08012158 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8012158:	b580      	push	{r7, lr}
 801215a:	b08a      	sub	sp, #40	; 0x28
 801215c:	af02      	add	r7, sp, #8
 801215e:	60f8      	str	r0, [r7, #12]
 8012160:	60b9      	str	r1, [r7, #8]
 8012162:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8012168:	68fb      	ldr	r3, [r7, #12]
 801216a:	2b00      	cmp	r3, #0
 801216c:	d106      	bne.n	801217c <etharp_output+0x24>
 801216e:	4b69      	ldr	r3, [pc, #420]	; (8012314 <etharp_output+0x1bc>)
 8012170:	f240 321b 	movw	r2, #795	; 0x31b
 8012174:	4968      	ldr	r1, [pc, #416]	; (8012318 <etharp_output+0x1c0>)
 8012176:	4869      	ldr	r0, [pc, #420]	; (801231c <etharp_output+0x1c4>)
 8012178:	f003 fab8 	bl	80156ec <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801217c:	68bb      	ldr	r3, [r7, #8]
 801217e:	2b00      	cmp	r3, #0
 8012180:	d106      	bne.n	8012190 <etharp_output+0x38>
 8012182:	4b64      	ldr	r3, [pc, #400]	; (8012314 <etharp_output+0x1bc>)
 8012184:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8012188:	4965      	ldr	r1, [pc, #404]	; (8012320 <etharp_output+0x1c8>)
 801218a:	4864      	ldr	r0, [pc, #400]	; (801231c <etharp_output+0x1c4>)
 801218c:	f003 faae 	bl	80156ec <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	2b00      	cmp	r3, #0
 8012194:	d106      	bne.n	80121a4 <etharp_output+0x4c>
 8012196:	4b5f      	ldr	r3, [pc, #380]	; (8012314 <etharp_output+0x1bc>)
 8012198:	f240 321d 	movw	r2, #797	; 0x31d
 801219c:	4961      	ldr	r1, [pc, #388]	; (8012324 <etharp_output+0x1cc>)
 801219e:	485f      	ldr	r0, [pc, #380]	; (801231c <etharp_output+0x1c4>)
 80121a0:	f003 faa4 	bl	80156ec <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	681b      	ldr	r3, [r3, #0]
 80121a8:	68f9      	ldr	r1, [r7, #12]
 80121aa:	4618      	mov	r0, r3
 80121ac:	f000 fecc 	bl	8012f48 <ip4_addr_isbroadcast_u32>
 80121b0:	4603      	mov	r3, r0
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d002      	beq.n	80121bc <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80121b6:	4b5c      	ldr	r3, [pc, #368]	; (8012328 <etharp_output+0x1d0>)
 80121b8:	61fb      	str	r3, [r7, #28]
 80121ba:	e09b      	b.n	80122f4 <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80121c4:	2be0      	cmp	r3, #224	; 0xe0
 80121c6:	d118      	bne.n	80121fa <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80121c8:	2301      	movs	r3, #1
 80121ca:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80121cc:	2300      	movs	r3, #0
 80121ce:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80121d0:	235e      	movs	r3, #94	; 0x5e
 80121d2:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	3301      	adds	r3, #1
 80121d8:	781b      	ldrb	r3, [r3, #0]
 80121da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80121de:	b2db      	uxtb	r3, r3
 80121e0:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	3302      	adds	r3, #2
 80121e6:	781b      	ldrb	r3, [r3, #0]
 80121e8:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	3303      	adds	r3, #3
 80121ee:	781b      	ldrb	r3, [r3, #0]
 80121f0:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80121f2:	f107 0310 	add.w	r3, r7, #16
 80121f6:	61fb      	str	r3, [r7, #28]
 80121f8:	e07c      	b.n	80122f4 <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	681a      	ldr	r2, [r3, #0]
 80121fe:	68fb      	ldr	r3, [r7, #12]
 8012200:	3304      	adds	r3, #4
 8012202:	681b      	ldr	r3, [r3, #0]
 8012204:	405a      	eors	r2, r3
 8012206:	68fb      	ldr	r3, [r7, #12]
 8012208:	3308      	adds	r3, #8
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	4013      	ands	r3, r2
 801220e:	2b00      	cmp	r3, #0
 8012210:	d012      	beq.n	8012238 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	681b      	ldr	r3, [r3, #0]
 8012216:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8012218:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801221c:	4293      	cmp	r3, r2
 801221e:	d00b      	beq.n	8012238 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8012220:	68fb      	ldr	r3, [r7, #12]
 8012222:	330c      	adds	r3, #12
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d003      	beq.n	8012232 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801222a:	68fb      	ldr	r3, [r7, #12]
 801222c:	330c      	adds	r3, #12
 801222e:	61bb      	str	r3, [r7, #24]
 8012230:	e002      	b.n	8012238 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8012232:	f06f 0303 	mvn.w	r3, #3
 8012236:	e069      	b.n	801230c <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8012238:	4b3c      	ldr	r3, [pc, #240]	; (801232c <etharp_output+0x1d4>)
 801223a:	781b      	ldrb	r3, [r3, #0]
 801223c:	4619      	mov	r1, r3
 801223e:	4a3c      	ldr	r2, [pc, #240]	; (8012330 <etharp_output+0x1d8>)
 8012240:	460b      	mov	r3, r1
 8012242:	005b      	lsls	r3, r3, #1
 8012244:	440b      	add	r3, r1
 8012246:	00db      	lsls	r3, r3, #3
 8012248:	4413      	add	r3, r2
 801224a:	3314      	adds	r3, #20
 801224c:	781b      	ldrb	r3, [r3, #0]
 801224e:	2b01      	cmp	r3, #1
 8012250:	d917      	bls.n	8012282 <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8012252:	69bb      	ldr	r3, [r7, #24]
 8012254:	681a      	ldr	r2, [r3, #0]
 8012256:	4b35      	ldr	r3, [pc, #212]	; (801232c <etharp_output+0x1d4>)
 8012258:	781b      	ldrb	r3, [r3, #0]
 801225a:	4618      	mov	r0, r3
 801225c:	4934      	ldr	r1, [pc, #208]	; (8012330 <etharp_output+0x1d8>)
 801225e:	4603      	mov	r3, r0
 8012260:	005b      	lsls	r3, r3, #1
 8012262:	4403      	add	r3, r0
 8012264:	00db      	lsls	r3, r3, #3
 8012266:	440b      	add	r3, r1
 8012268:	3304      	adds	r3, #4
 801226a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801226c:	429a      	cmp	r2, r3
 801226e:	d108      	bne.n	8012282 <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8012270:	4b2e      	ldr	r3, [pc, #184]	; (801232c <etharp_output+0x1d4>)
 8012272:	781b      	ldrb	r3, [r3, #0]
 8012274:	461a      	mov	r2, r3
 8012276:	68b9      	ldr	r1, [r7, #8]
 8012278:	68f8      	ldr	r0, [r7, #12]
 801227a:	f7ff fed3 	bl	8012024 <etharp_output_to_arp_index>
 801227e:	4603      	mov	r3, r0
 8012280:	e044      	b.n	801230c <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8012282:	2300      	movs	r3, #0
 8012284:	75fb      	strb	r3, [r7, #23]
 8012286:	e02a      	b.n	80122de <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8012288:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801228c:	4928      	ldr	r1, [pc, #160]	; (8012330 <etharp_output+0x1d8>)
 801228e:	4613      	mov	r3, r2
 8012290:	005b      	lsls	r3, r3, #1
 8012292:	4413      	add	r3, r2
 8012294:	00db      	lsls	r3, r3, #3
 8012296:	440b      	add	r3, r1
 8012298:	3314      	adds	r3, #20
 801229a:	781b      	ldrb	r3, [r3, #0]
 801229c:	2b01      	cmp	r3, #1
 801229e:	d918      	bls.n	80122d2 <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80122a0:	69bb      	ldr	r3, [r7, #24]
 80122a2:	6819      	ldr	r1, [r3, #0]
 80122a4:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80122a8:	4821      	ldr	r0, [pc, #132]	; (8012330 <etharp_output+0x1d8>)
 80122aa:	4613      	mov	r3, r2
 80122ac:	005b      	lsls	r3, r3, #1
 80122ae:	4413      	add	r3, r2
 80122b0:	00db      	lsls	r3, r3, #3
 80122b2:	4403      	add	r3, r0
 80122b4:	3304      	adds	r3, #4
 80122b6:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80122b8:	4299      	cmp	r1, r3
 80122ba:	d10a      	bne.n	80122d2 <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 80122bc:	7dfa      	ldrb	r2, [r7, #23]
 80122be:	4b1b      	ldr	r3, [pc, #108]	; (801232c <etharp_output+0x1d4>)
 80122c0:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80122c2:	7dfb      	ldrb	r3, [r7, #23]
 80122c4:	461a      	mov	r2, r3
 80122c6:	68b9      	ldr	r1, [r7, #8]
 80122c8:	68f8      	ldr	r0, [r7, #12]
 80122ca:	f7ff feab 	bl	8012024 <etharp_output_to_arp_index>
 80122ce:	4603      	mov	r3, r0
 80122d0:	e01c      	b.n	801230c <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80122d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80122d6:	b2db      	uxtb	r3, r3
 80122d8:	3301      	adds	r3, #1
 80122da:	b2db      	uxtb	r3, r3
 80122dc:	75fb      	strb	r3, [r7, #23]
 80122de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80122e2:	2b09      	cmp	r3, #9
 80122e4:	ddd0      	ble.n	8012288 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80122e6:	68ba      	ldr	r2, [r7, #8]
 80122e8:	69b9      	ldr	r1, [r7, #24]
 80122ea:	68f8      	ldr	r0, [r7, #12]
 80122ec:	f000 f822 	bl	8012334 <etharp_query>
 80122f0:	4603      	mov	r3, r0
 80122f2:	e00b      	b.n	801230c <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 80122f4:	68fb      	ldr	r3, [r7, #12]
 80122f6:	f103 0229 	add.w	r2, r3, #41	; 0x29
 80122fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80122fe:	9300      	str	r3, [sp, #0]
 8012300:	69fb      	ldr	r3, [r7, #28]
 8012302:	68b9      	ldr	r1, [r7, #8]
 8012304:	68f8      	ldr	r0, [r7, #12]
 8012306:	f001 fcbf 	bl	8013c88 <ethernet_output>
 801230a:	4603      	mov	r3, r0
}
 801230c:	4618      	mov	r0, r3
 801230e:	3720      	adds	r7, #32
 8012310:	46bd      	mov	sp, r7
 8012312:	bd80      	pop	{r7, pc}
 8012314:	0801836c 	.word	0x0801836c
 8012318:	080184bc 	.word	0x080184bc
 801231c:	080183e4 	.word	0x080183e4
 8012320:	0801850c 	.word	0x0801850c
 8012324:	080184ac 	.word	0x080184ac
 8012328:	08018bc4 	.word	0x08018bc4
 801232c:	200005d8 	.word	0x200005d8
 8012330:	200004e8 	.word	0x200004e8

08012334 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8012334:	b580      	push	{r7, lr}
 8012336:	b08c      	sub	sp, #48	; 0x30
 8012338:	af02      	add	r7, sp, #8
 801233a:	60f8      	str	r0, [r7, #12]
 801233c:	60b9      	str	r1, [r7, #8]
 801233e:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 8012340:	68fb      	ldr	r3, [r7, #12]
 8012342:	3329      	adds	r3, #41	; 0x29
 8012344:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8012346:	23ff      	movs	r3, #255	; 0xff
 8012348:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801234c:	2300      	movs	r3, #0
 801234e:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8012350:	68bb      	ldr	r3, [r7, #8]
 8012352:	681b      	ldr	r3, [r3, #0]
 8012354:	68f9      	ldr	r1, [r7, #12]
 8012356:	4618      	mov	r0, r3
 8012358:	f000 fdf6 	bl	8012f48 <ip4_addr_isbroadcast_u32>
 801235c:	4603      	mov	r3, r0
 801235e:	2b00      	cmp	r3, #0
 8012360:	d10c      	bne.n	801237c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8012362:	68bb      	ldr	r3, [r7, #8]
 8012364:	681b      	ldr	r3, [r3, #0]
 8012366:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801236a:	2be0      	cmp	r3, #224	; 0xe0
 801236c:	d006      	beq.n	801237c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801236e:	68bb      	ldr	r3, [r7, #8]
 8012370:	2b00      	cmp	r3, #0
 8012372:	d003      	beq.n	801237c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8012374:	68bb      	ldr	r3, [r7, #8]
 8012376:	681b      	ldr	r3, [r3, #0]
 8012378:	2b00      	cmp	r3, #0
 801237a:	d102      	bne.n	8012382 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801237c:	f06f 030f 	mvn.w	r3, #15
 8012380:	e10f      	b.n	80125a2 <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8012382:	68fa      	ldr	r2, [r7, #12]
 8012384:	2101      	movs	r1, #1
 8012386:	68b8      	ldr	r0, [r7, #8]
 8012388:	f7ff fba2 	bl	8011ad0 <etharp_find_entry>
 801238c:	4603      	mov	r3, r0
 801238e:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 8012390:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012394:	2b00      	cmp	r3, #0
 8012396:	da02      	bge.n	801239e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 8012398:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801239c:	e101      	b.n	80125a2 <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801239e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80123a2:	4982      	ldr	r1, [pc, #520]	; (80125ac <etharp_query+0x278>)
 80123a4:	4613      	mov	r3, r2
 80123a6:	005b      	lsls	r3, r3, #1
 80123a8:	4413      	add	r3, r2
 80123aa:	00db      	lsls	r3, r3, #3
 80123ac:	440b      	add	r3, r1
 80123ae:	3314      	adds	r3, #20
 80123b0:	781b      	ldrb	r3, [r3, #0]
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d117      	bne.n	80123e6 <etharp_query+0xb2>
    is_new_entry = 1;
 80123b6:	2301      	movs	r3, #1
 80123b8:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80123ba:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80123be:	497b      	ldr	r1, [pc, #492]	; (80125ac <etharp_query+0x278>)
 80123c0:	4613      	mov	r3, r2
 80123c2:	005b      	lsls	r3, r3, #1
 80123c4:	4413      	add	r3, r2
 80123c6:	00db      	lsls	r3, r3, #3
 80123c8:	440b      	add	r3, r1
 80123ca:	3314      	adds	r3, #20
 80123cc:	2201      	movs	r2, #1
 80123ce:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80123d0:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80123d4:	4975      	ldr	r1, [pc, #468]	; (80125ac <etharp_query+0x278>)
 80123d6:	4613      	mov	r3, r2
 80123d8:	005b      	lsls	r3, r3, #1
 80123da:	4413      	add	r3, r2
 80123dc:	00db      	lsls	r3, r3, #3
 80123de:	440b      	add	r3, r1
 80123e0:	3308      	adds	r3, #8
 80123e2:	68fa      	ldr	r2, [r7, #12]
 80123e4:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80123e6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80123ea:	4970      	ldr	r1, [pc, #448]	; (80125ac <etharp_query+0x278>)
 80123ec:	4613      	mov	r3, r2
 80123ee:	005b      	lsls	r3, r3, #1
 80123f0:	4413      	add	r3, r2
 80123f2:	00db      	lsls	r3, r3, #3
 80123f4:	440b      	add	r3, r1
 80123f6:	3314      	adds	r3, #20
 80123f8:	781b      	ldrb	r3, [r3, #0]
 80123fa:	2b01      	cmp	r3, #1
 80123fc:	d012      	beq.n	8012424 <etharp_query+0xf0>
 80123fe:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012402:	496a      	ldr	r1, [pc, #424]	; (80125ac <etharp_query+0x278>)
 8012404:	4613      	mov	r3, r2
 8012406:	005b      	lsls	r3, r3, #1
 8012408:	4413      	add	r3, r2
 801240a:	00db      	lsls	r3, r3, #3
 801240c:	440b      	add	r3, r1
 801240e:	3314      	adds	r3, #20
 8012410:	781b      	ldrb	r3, [r3, #0]
 8012412:	2b01      	cmp	r3, #1
 8012414:	d806      	bhi.n	8012424 <etharp_query+0xf0>
 8012416:	4b66      	ldr	r3, [pc, #408]	; (80125b0 <etharp_query+0x27c>)
 8012418:	f240 32c9 	movw	r2, #969	; 0x3c9
 801241c:	4965      	ldr	r1, [pc, #404]	; (80125b4 <etharp_query+0x280>)
 801241e:	4866      	ldr	r0, [pc, #408]	; (80125b8 <etharp_query+0x284>)
 8012420:	f003 f964 	bl	80156ec <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8012424:	6a3b      	ldr	r3, [r7, #32]
 8012426:	2b00      	cmp	r3, #0
 8012428:	d102      	bne.n	8012430 <etharp_query+0xfc>
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	2b00      	cmp	r3, #0
 801242e:	d10c      	bne.n	801244a <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8012430:	68b9      	ldr	r1, [r7, #8]
 8012432:	68f8      	ldr	r0, [r7, #12]
 8012434:	f000 f976 	bl	8012724 <etharp_request>
 8012438:	4603      	mov	r3, r0
 801243a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	2b00      	cmp	r3, #0
 8012442:	d102      	bne.n	801244a <etharp_query+0x116>
      return result;
 8012444:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012448:	e0ab      	b.n	80125a2 <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	2b00      	cmp	r3, #0
 801244e:	d106      	bne.n	801245e <etharp_query+0x12a>
 8012450:	4b57      	ldr	r3, [pc, #348]	; (80125b0 <etharp_query+0x27c>)
 8012452:	f240 32db 	movw	r2, #987	; 0x3db
 8012456:	4959      	ldr	r1, [pc, #356]	; (80125bc <etharp_query+0x288>)
 8012458:	4857      	ldr	r0, [pc, #348]	; (80125b8 <etharp_query+0x284>)
 801245a:	f003 f947 	bl	80156ec <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801245e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012462:	4952      	ldr	r1, [pc, #328]	; (80125ac <etharp_query+0x278>)
 8012464:	4613      	mov	r3, r2
 8012466:	005b      	lsls	r3, r3, #1
 8012468:	4413      	add	r3, r2
 801246a:	00db      	lsls	r3, r3, #3
 801246c:	440b      	add	r3, r1
 801246e:	3314      	adds	r3, #20
 8012470:	781b      	ldrb	r3, [r3, #0]
 8012472:	2b01      	cmp	r3, #1
 8012474:	d919      	bls.n	80124aa <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 8012476:	7cfa      	ldrb	r2, [r7, #19]
 8012478:	4b51      	ldr	r3, [pc, #324]	; (80125c0 <etharp_query+0x28c>)
 801247a:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801247c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012480:	4613      	mov	r3, r2
 8012482:	005b      	lsls	r3, r3, #1
 8012484:	4413      	add	r3, r2
 8012486:	00db      	lsls	r3, r3, #3
 8012488:	3308      	adds	r3, #8
 801248a:	4a48      	ldr	r2, [pc, #288]	; (80125ac <etharp_query+0x278>)
 801248c:	4413      	add	r3, r2
 801248e:	1d1a      	adds	r2, r3, #4
 8012490:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012494:	9300      	str	r3, [sp, #0]
 8012496:	4613      	mov	r3, r2
 8012498:	697a      	ldr	r2, [r7, #20]
 801249a:	6879      	ldr	r1, [r7, #4]
 801249c:	68f8      	ldr	r0, [r7, #12]
 801249e:	f001 fbf3 	bl	8013c88 <ethernet_output>
 80124a2:	4603      	mov	r3, r0
 80124a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80124a8:	e079      	b.n	801259e <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80124aa:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80124ae:	493f      	ldr	r1, [pc, #252]	; (80125ac <etharp_query+0x278>)
 80124b0:	4613      	mov	r3, r2
 80124b2:	005b      	lsls	r3, r3, #1
 80124b4:	4413      	add	r3, r2
 80124b6:	00db      	lsls	r3, r3, #3
 80124b8:	440b      	add	r3, r1
 80124ba:	3314      	adds	r3, #20
 80124bc:	781b      	ldrb	r3, [r3, #0]
 80124be:	2b01      	cmp	r3, #1
 80124c0:	d16d      	bne.n	801259e <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80124c2:	2300      	movs	r3, #0
 80124c4:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	61fb      	str	r3, [r7, #28]
    while (p) {
 80124ca:	e01a      	b.n	8012502 <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80124cc:	69fb      	ldr	r3, [r7, #28]
 80124ce:	895a      	ldrh	r2, [r3, #10]
 80124d0:	69fb      	ldr	r3, [r7, #28]
 80124d2:	891b      	ldrh	r3, [r3, #8]
 80124d4:	429a      	cmp	r2, r3
 80124d6:	d10a      	bne.n	80124ee <etharp_query+0x1ba>
 80124d8:	69fb      	ldr	r3, [r7, #28]
 80124da:	681b      	ldr	r3, [r3, #0]
 80124dc:	2b00      	cmp	r3, #0
 80124de:	d006      	beq.n	80124ee <etharp_query+0x1ba>
 80124e0:	4b33      	ldr	r3, [pc, #204]	; (80125b0 <etharp_query+0x27c>)
 80124e2:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 80124e6:	4937      	ldr	r1, [pc, #220]	; (80125c4 <etharp_query+0x290>)
 80124e8:	4833      	ldr	r0, [pc, #204]	; (80125b8 <etharp_query+0x284>)
 80124ea:	f003 f8ff 	bl	80156ec <iprintf>
      if (p->type != PBUF_ROM) {
 80124ee:	69fb      	ldr	r3, [r7, #28]
 80124f0:	7b1b      	ldrb	r3, [r3, #12]
 80124f2:	2b01      	cmp	r3, #1
 80124f4:	d002      	beq.n	80124fc <etharp_query+0x1c8>
        copy_needed = 1;
 80124f6:	2301      	movs	r3, #1
 80124f8:	61bb      	str	r3, [r7, #24]
        break;
 80124fa:	e005      	b.n	8012508 <etharp_query+0x1d4>
      }
      p = p->next;
 80124fc:	69fb      	ldr	r3, [r7, #28]
 80124fe:	681b      	ldr	r3, [r3, #0]
 8012500:	61fb      	str	r3, [r7, #28]
    while (p) {
 8012502:	69fb      	ldr	r3, [r7, #28]
 8012504:	2b00      	cmp	r3, #0
 8012506:	d1e1      	bne.n	80124cc <etharp_query+0x198>
    }
    if (copy_needed) {
 8012508:	69bb      	ldr	r3, [r7, #24]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d017      	beq.n	801253e <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 801250e:	69fb      	ldr	r3, [r7, #28]
 8012510:	891b      	ldrh	r3, [r3, #8]
 8012512:	2200      	movs	r2, #0
 8012514:	4619      	mov	r1, r3
 8012516:	2002      	movs	r0, #2
 8012518:	f7fd ffbe 	bl	8010498 <pbuf_alloc>
 801251c:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 801251e:	69fb      	ldr	r3, [r7, #28]
 8012520:	2b00      	cmp	r3, #0
 8012522:	d011      	beq.n	8012548 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 8012524:	6879      	ldr	r1, [r7, #4]
 8012526:	69f8      	ldr	r0, [r7, #28]
 8012528:	f7fe fc56 	bl	8010dd8 <pbuf_copy>
 801252c:	4603      	mov	r3, r0
 801252e:	2b00      	cmp	r3, #0
 8012530:	d00a      	beq.n	8012548 <etharp_query+0x214>
          pbuf_free(p);
 8012532:	69f8      	ldr	r0, [r7, #28]
 8012534:	f7fe fb1e 	bl	8010b74 <pbuf_free>
          p = NULL;
 8012538:	2300      	movs	r3, #0
 801253a:	61fb      	str	r3, [r7, #28]
 801253c:	e004      	b.n	8012548 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8012542:	69f8      	ldr	r0, [r7, #28]
 8012544:	f7fe fbc0 	bl	8010cc8 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8012548:	69fb      	ldr	r3, [r7, #28]
 801254a:	2b00      	cmp	r3, #0
 801254c:	d024      	beq.n	8012598 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801254e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012552:	4916      	ldr	r1, [pc, #88]	; (80125ac <etharp_query+0x278>)
 8012554:	4613      	mov	r3, r2
 8012556:	005b      	lsls	r3, r3, #1
 8012558:	4413      	add	r3, r2
 801255a:	00db      	lsls	r3, r3, #3
 801255c:	440b      	add	r3, r1
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	2b00      	cmp	r3, #0
 8012562:	d00b      	beq.n	801257c <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 8012564:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012568:	4910      	ldr	r1, [pc, #64]	; (80125ac <etharp_query+0x278>)
 801256a:	4613      	mov	r3, r2
 801256c:	005b      	lsls	r3, r3, #1
 801256e:	4413      	add	r3, r2
 8012570:	00db      	lsls	r3, r3, #3
 8012572:	440b      	add	r3, r1
 8012574:	681b      	ldr	r3, [r3, #0]
 8012576:	4618      	mov	r0, r3
 8012578:	f7fe fafc 	bl	8010b74 <pbuf_free>
      }
      arp_table[i].q = p;
 801257c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012580:	490a      	ldr	r1, [pc, #40]	; (80125ac <etharp_query+0x278>)
 8012582:	4613      	mov	r3, r2
 8012584:	005b      	lsls	r3, r3, #1
 8012586:	4413      	add	r3, r2
 8012588:	00db      	lsls	r3, r3, #3
 801258a:	440b      	add	r3, r1
 801258c:	69fa      	ldr	r2, [r7, #28]
 801258e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8012590:	2300      	movs	r3, #0
 8012592:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012596:	e002      	b.n	801259e <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8012598:	23ff      	movs	r3, #255	; 0xff
 801259a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801259e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80125a2:	4618      	mov	r0, r3
 80125a4:	3728      	adds	r7, #40	; 0x28
 80125a6:	46bd      	mov	sp, r7
 80125a8:	bd80      	pop	{r7, pc}
 80125aa:	bf00      	nop
 80125ac:	200004e8 	.word	0x200004e8
 80125b0:	0801836c 	.word	0x0801836c
 80125b4:	08018518 	.word	0x08018518
 80125b8:	080183e4 	.word	0x080183e4
 80125bc:	0801850c 	.word	0x0801850c
 80125c0:	200005d8 	.word	0x200005d8
 80125c4:	08018540 	.word	0x08018540

080125c8 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80125c8:	b580      	push	{r7, lr}
 80125ca:	b08a      	sub	sp, #40	; 0x28
 80125cc:	af02      	add	r7, sp, #8
 80125ce:	60f8      	str	r0, [r7, #12]
 80125d0:	60b9      	str	r1, [r7, #8]
 80125d2:	607a      	str	r2, [r7, #4]
 80125d4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80125d6:	2300      	movs	r3, #0
 80125d8:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80125da:	68fb      	ldr	r3, [r7, #12]
 80125dc:	2b00      	cmp	r3, #0
 80125de:	d106      	bne.n	80125ee <etharp_raw+0x26>
 80125e0:	4b3a      	ldr	r3, [pc, #232]	; (80126cc <etharp_raw+0x104>)
 80125e2:	f44f 628b 	mov.w	r2, #1112	; 0x458
 80125e6:	493a      	ldr	r1, [pc, #232]	; (80126d0 <etharp_raw+0x108>)
 80125e8:	483a      	ldr	r0, [pc, #232]	; (80126d4 <etharp_raw+0x10c>)
 80125ea:	f003 f87f 	bl	80156ec <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80125ee:	2200      	movs	r2, #0
 80125f0:	211c      	movs	r1, #28
 80125f2:	2002      	movs	r0, #2
 80125f4:	f7fd ff50 	bl	8010498 <pbuf_alloc>
 80125f8:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80125fa:	69bb      	ldr	r3, [r7, #24]
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d102      	bne.n	8012606 <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8012600:	f04f 33ff 	mov.w	r3, #4294967295
 8012604:	e05d      	b.n	80126c2 <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8012606:	69bb      	ldr	r3, [r7, #24]
 8012608:	895b      	ldrh	r3, [r3, #10]
 801260a:	2b1b      	cmp	r3, #27
 801260c:	d806      	bhi.n	801261c <etharp_raw+0x54>
 801260e:	4b2f      	ldr	r3, [pc, #188]	; (80126cc <etharp_raw+0x104>)
 8012610:	f240 4264 	movw	r2, #1124	; 0x464
 8012614:	4930      	ldr	r1, [pc, #192]	; (80126d8 <etharp_raw+0x110>)
 8012616:	482f      	ldr	r0, [pc, #188]	; (80126d4 <etharp_raw+0x10c>)
 8012618:	f003 f868 	bl	80156ec <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801261c:	69bb      	ldr	r3, [r7, #24]
 801261e:	685b      	ldr	r3, [r3, #4]
 8012620:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8012622:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012624:	4618      	mov	r0, r3
 8012626:	f7fd f9cf 	bl	800f9c8 <lwip_htons>
 801262a:	4603      	mov	r3, r0
 801262c:	461a      	mov	r2, r3
 801262e:	697b      	ldr	r3, [r7, #20]
 8012630:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8012632:	68fb      	ldr	r3, [r7, #12]
 8012634:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012638:	2b06      	cmp	r3, #6
 801263a:	d006      	beq.n	801264a <etharp_raw+0x82>
 801263c:	4b23      	ldr	r3, [pc, #140]	; (80126cc <etharp_raw+0x104>)
 801263e:	f240 426b 	movw	r2, #1131	; 0x46b
 8012642:	4926      	ldr	r1, [pc, #152]	; (80126dc <etharp_raw+0x114>)
 8012644:	4823      	ldr	r0, [pc, #140]	; (80126d4 <etharp_raw+0x10c>)
 8012646:	f003 f851 	bl	80156ec <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 801264a:	697b      	ldr	r3, [r7, #20]
 801264c:	3308      	adds	r3, #8
 801264e:	2206      	movs	r2, #6
 8012650:	6839      	ldr	r1, [r7, #0]
 8012652:	4618      	mov	r0, r3
 8012654:	f002 fb41 	bl	8014cda <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 8012658:	697b      	ldr	r3, [r7, #20]
 801265a:	3312      	adds	r3, #18
 801265c:	2206      	movs	r2, #6
 801265e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012660:	4618      	mov	r0, r3
 8012662:	f002 fb3a 	bl	8014cda <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 8012666:	697b      	ldr	r3, [r7, #20]
 8012668:	330e      	adds	r3, #14
 801266a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801266c:	6812      	ldr	r2, [r2, #0]
 801266e:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 8012670:	697b      	ldr	r3, [r7, #20]
 8012672:	3318      	adds	r3, #24
 8012674:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012676:	6812      	ldr	r2, [r2, #0]
 8012678:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 801267a:	697b      	ldr	r3, [r7, #20]
 801267c:	2200      	movs	r2, #0
 801267e:	701a      	strb	r2, [r3, #0]
 8012680:	2200      	movs	r2, #0
 8012682:	f042 0201 	orr.w	r2, r2, #1
 8012686:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8012688:	697b      	ldr	r3, [r7, #20]
 801268a:	2200      	movs	r2, #0
 801268c:	f042 0208 	orr.w	r2, r2, #8
 8012690:	709a      	strb	r2, [r3, #2]
 8012692:	2200      	movs	r2, #0
 8012694:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8012696:	697b      	ldr	r3, [r7, #20]
 8012698:	2206      	movs	r2, #6
 801269a:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801269c:	697b      	ldr	r3, [r7, #20]
 801269e:	2204      	movs	r2, #4
 80126a0:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80126a2:	f640 0306 	movw	r3, #2054	; 0x806
 80126a6:	9300      	str	r3, [sp, #0]
 80126a8:	687b      	ldr	r3, [r7, #4]
 80126aa:	68ba      	ldr	r2, [r7, #8]
 80126ac:	69b9      	ldr	r1, [r7, #24]
 80126ae:	68f8      	ldr	r0, [r7, #12]
 80126b0:	f001 faea 	bl	8013c88 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80126b4:	69b8      	ldr	r0, [r7, #24]
 80126b6:	f7fe fa5d 	bl	8010b74 <pbuf_free>
  p = NULL;
 80126ba:	2300      	movs	r3, #0
 80126bc:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80126be:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80126c2:	4618      	mov	r0, r3
 80126c4:	3720      	adds	r7, #32
 80126c6:	46bd      	mov	sp, r7
 80126c8:	bd80      	pop	{r7, pc}
 80126ca:	bf00      	nop
 80126cc:	0801836c 	.word	0x0801836c
 80126d0:	080184bc 	.word	0x080184bc
 80126d4:	080183e4 	.word	0x080183e4
 80126d8:	0801855c 	.word	0x0801855c
 80126dc:	08018590 	.word	0x08018590

080126e0 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 80126e0:	b580      	push	{r7, lr}
 80126e2:	b088      	sub	sp, #32
 80126e4:	af04      	add	r7, sp, #16
 80126e6:	60f8      	str	r0, [r7, #12]
 80126e8:	60b9      	str	r1, [r7, #8]
 80126ea:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80126ec:	68fb      	ldr	r3, [r7, #12]
 80126ee:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80126f2:	68fb      	ldr	r3, [r7, #12]
 80126f4:	f103 0029 	add.w	r0, r3, #41	; 0x29
 80126f8:	68fb      	ldr	r3, [r7, #12]
 80126fa:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80126fc:	2201      	movs	r2, #1
 80126fe:	9203      	str	r2, [sp, #12]
 8012700:	68ba      	ldr	r2, [r7, #8]
 8012702:	9202      	str	r2, [sp, #8]
 8012704:	4a06      	ldr	r2, [pc, #24]	; (8012720 <etharp_request_dst+0x40>)
 8012706:	9201      	str	r2, [sp, #4]
 8012708:	9300      	str	r3, [sp, #0]
 801270a:	4603      	mov	r3, r0
 801270c:	687a      	ldr	r2, [r7, #4]
 801270e:	68f8      	ldr	r0, [r7, #12]
 8012710:	f7ff ff5a 	bl	80125c8 <etharp_raw>
 8012714:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8012716:	4618      	mov	r0, r3
 8012718:	3710      	adds	r7, #16
 801271a:	46bd      	mov	sp, r7
 801271c:	bd80      	pop	{r7, pc}
 801271e:	bf00      	nop
 8012720:	08018bcc 	.word	0x08018bcc

08012724 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8012724:	b580      	push	{r7, lr}
 8012726:	b082      	sub	sp, #8
 8012728:	af00      	add	r7, sp, #0
 801272a:	6078      	str	r0, [r7, #4]
 801272c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801272e:	4a05      	ldr	r2, [pc, #20]	; (8012744 <etharp_request+0x20>)
 8012730:	6839      	ldr	r1, [r7, #0]
 8012732:	6878      	ldr	r0, [r7, #4]
 8012734:	f7ff ffd4 	bl	80126e0 <etharp_request_dst>
 8012738:	4603      	mov	r3, r0
}
 801273a:	4618      	mov	r0, r3
 801273c:	3708      	adds	r7, #8
 801273e:	46bd      	mov	sp, r7
 8012740:	bd80      	pop	{r7, pc}
 8012742:	bf00      	nop
 8012744:	08018bc4 	.word	0x08018bc4

08012748 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8012748:	b580      	push	{r7, lr}
 801274a:	b08e      	sub	sp, #56	; 0x38
 801274c:	af04      	add	r7, sp, #16
 801274e:	6078      	str	r0, [r7, #4]
 8012750:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8012752:	4b7a      	ldr	r3, [pc, #488]	; (801293c <icmp_input+0x1f4>)
 8012754:	689b      	ldr	r3, [r3, #8]
 8012756:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 8012758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801275a:	781b      	ldrb	r3, [r3, #0]
 801275c:	b29b      	uxth	r3, r3
 801275e:	f003 030f 	and.w	r3, r3, #15
 8012762:	b29b      	uxth	r3, r3
 8012764:	009b      	lsls	r3, r3, #2
 8012766:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8012768:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801276a:	2b13      	cmp	r3, #19
 801276c:	f240 80d1 	bls.w	8012912 <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	895b      	ldrh	r3, [r3, #10]
 8012774:	2b03      	cmp	r3, #3
 8012776:	f240 80ce 	bls.w	8012916 <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	685b      	ldr	r3, [r3, #4]
 801277e:	781b      	ldrb	r3, [r3, #0]
 8012780:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 8012784:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8012788:	2b00      	cmp	r3, #0
 801278a:	f000 80bb 	beq.w	8012904 <icmp_input+0x1bc>
 801278e:	2b08      	cmp	r3, #8
 8012790:	f040 80bb 	bne.w	801290a <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 8012794:	4b6a      	ldr	r3, [pc, #424]	; (8012940 <icmp_input+0x1f8>)
 8012796:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8012798:	4b68      	ldr	r3, [pc, #416]	; (801293c <icmp_input+0x1f4>)
 801279a:	695b      	ldr	r3, [r3, #20]
 801279c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80127a0:	2be0      	cmp	r3, #224	; 0xe0
 80127a2:	f000 80bf 	beq.w	8012924 <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80127a6:	4b65      	ldr	r3, [pc, #404]	; (801293c <icmp_input+0x1f4>)
 80127a8:	695a      	ldr	r2, [r3, #20]
 80127aa:	4b64      	ldr	r3, [pc, #400]	; (801293c <icmp_input+0x1f4>)
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	4619      	mov	r1, r3
 80127b0:	4610      	mov	r0, r2
 80127b2:	f000 fbc9 	bl	8012f48 <ip4_addr_isbroadcast_u32>
 80127b6:	4603      	mov	r3, r0
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	f040 80b5 	bne.w	8012928 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	891b      	ldrh	r3, [r3, #8]
 80127c2:	2b07      	cmp	r3, #7
 80127c4:	f240 80a9 	bls.w	801291a <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 80127c8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80127ca:	330e      	adds	r3, #14
 80127cc:	b29b      	uxth	r3, r3
 80127ce:	b21b      	sxth	r3, r3
 80127d0:	4619      	mov	r1, r3
 80127d2:	6878      	ldr	r0, [r7, #4]
 80127d4:	f7fe f9aa 	bl	8010b2c <pbuf_header>
 80127d8:	4603      	mov	r3, r0
 80127da:	2b00      	cmp	r3, #0
 80127dc:	d046      	beq.n	801286c <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	891a      	ldrh	r2, [r3, #8]
 80127e2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80127e4:	4413      	add	r3, r2
 80127e6:	b29b      	uxth	r3, r3
 80127e8:	2200      	movs	r2, #0
 80127ea:	4619      	mov	r1, r3
 80127ec:	2002      	movs	r0, #2
 80127ee:	f7fd fe53 	bl	8010498 <pbuf_alloc>
 80127f2:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 80127f4:	69bb      	ldr	r3, [r7, #24]
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	f000 8098 	beq.w	801292c <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80127fc:	69bb      	ldr	r3, [r7, #24]
 80127fe:	895b      	ldrh	r3, [r3, #10]
 8012800:	461a      	mov	r2, r3
 8012802:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012804:	3308      	adds	r3, #8
 8012806:	429a      	cmp	r2, r3
 8012808:	d203      	bcs.n	8012812 <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 801280a:	69b8      	ldr	r0, [r7, #24]
 801280c:	f7fe f9b2 	bl	8010b74 <pbuf_free>
        goto icmperr;
 8012810:	e08d      	b.n	801292e <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 8012812:	69bb      	ldr	r3, [r7, #24]
 8012814:	685b      	ldr	r3, [r3, #4]
 8012816:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8012818:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801281a:	4618      	mov	r0, r3
 801281c:	f002 fa5d 	bl	8014cda <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 8012820:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012822:	425b      	negs	r3, r3
 8012824:	b29b      	uxth	r3, r3
 8012826:	b21b      	sxth	r3, r3
 8012828:	4619      	mov	r1, r3
 801282a:	69b8      	ldr	r0, [r7, #24]
 801282c:	f7fe f97e 	bl	8010b2c <pbuf_header>
 8012830:	4603      	mov	r3, r0
 8012832:	2b00      	cmp	r3, #0
 8012834:	d009      	beq.n	801284a <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8012836:	4b43      	ldr	r3, [pc, #268]	; (8012944 <icmp_input+0x1fc>)
 8012838:	22af      	movs	r2, #175	; 0xaf
 801283a:	4943      	ldr	r1, [pc, #268]	; (8012948 <icmp_input+0x200>)
 801283c:	4843      	ldr	r0, [pc, #268]	; (801294c <icmp_input+0x204>)
 801283e:	f002 ff55 	bl	80156ec <iprintf>
        pbuf_free(r);
 8012842:	69b8      	ldr	r0, [r7, #24]
 8012844:	f7fe f996 	bl	8010b74 <pbuf_free>
        goto icmperr;
 8012848:	e071      	b.n	801292e <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 801284a:	6879      	ldr	r1, [r7, #4]
 801284c:	69b8      	ldr	r0, [r7, #24]
 801284e:	f7fe fac3 	bl	8010dd8 <pbuf_copy>
 8012852:	4603      	mov	r3, r0
 8012854:	2b00      	cmp	r3, #0
 8012856:	d003      	beq.n	8012860 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 8012858:	69b8      	ldr	r0, [r7, #24]
 801285a:	f7fe f98b 	bl	8010b74 <pbuf_free>
        goto icmperr;
 801285e:	e066      	b.n	801292e <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 8012860:	6878      	ldr	r0, [r7, #4]
 8012862:	f7fe f987 	bl	8010b74 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 8012866:	69bb      	ldr	r3, [r7, #24]
 8012868:	607b      	str	r3, [r7, #4]
 801286a:	e015      	b.n	8012898 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 801286c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801286e:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 8012872:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8012876:	33f2      	adds	r3, #242	; 0xf2
 8012878:	b29b      	uxth	r3, r3
 801287a:	b21b      	sxth	r3, r3
 801287c:	4619      	mov	r1, r3
 801287e:	6878      	ldr	r0, [r7, #4]
 8012880:	f7fe f954 	bl	8010b2c <pbuf_header>
 8012884:	4603      	mov	r3, r0
 8012886:	2b00      	cmp	r3, #0
 8012888:	d006      	beq.n	8012898 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801288a:	4b2e      	ldr	r3, [pc, #184]	; (8012944 <icmp_input+0x1fc>)
 801288c:	22c0      	movs	r2, #192	; 0xc0
 801288e:	4930      	ldr	r1, [pc, #192]	; (8012950 <icmp_input+0x208>)
 8012890:	482e      	ldr	r0, [pc, #184]	; (801294c <icmp_input+0x204>)
 8012892:	f002 ff2b 	bl	80156ec <iprintf>
        goto icmperr;
 8012896:	e04a      	b.n	801292e <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	685b      	ldr	r3, [r3, #4]
 801289c:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 801289e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80128a2:	4619      	mov	r1, r3
 80128a4:	6878      	ldr	r0, [r7, #4]
 80128a6:	f7fe f941 	bl	8010b2c <pbuf_header>
 80128aa:	4603      	mov	r3, r0
 80128ac:	2b00      	cmp	r3, #0
 80128ae:	d12b      	bne.n	8012908 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	685b      	ldr	r3, [r3, #4]
 80128b4:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 80128b6:	69fb      	ldr	r3, [r7, #28]
 80128b8:	681a      	ldr	r2, [r3, #0]
 80128ba:	693b      	ldr	r3, [r7, #16]
 80128bc:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80128be:	4b1f      	ldr	r3, [pc, #124]	; (801293c <icmp_input+0x1f4>)
 80128c0:	691a      	ldr	r2, [r3, #16]
 80128c2:	693b      	ldr	r3, [r7, #16]
 80128c4:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 80128c6:	697b      	ldr	r3, [r7, #20]
 80128c8:	2200      	movs	r2, #0
 80128ca:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 80128cc:	697b      	ldr	r3, [r7, #20]
 80128ce:	2200      	movs	r2, #0
 80128d0:	709a      	strb	r2, [r3, #2]
 80128d2:	2200      	movs	r2, #0
 80128d4:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 80128d6:	693b      	ldr	r3, [r7, #16]
 80128d8:	22ff      	movs	r2, #255	; 0xff
 80128da:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 80128dc:	693b      	ldr	r3, [r7, #16]
 80128de:	2200      	movs	r2, #0
 80128e0:	729a      	strb	r2, [r3, #10]
 80128e2:	2200      	movs	r2, #0
 80128e4:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80128e6:	683b      	ldr	r3, [r7, #0]
 80128e8:	9302      	str	r3, [sp, #8]
 80128ea:	2301      	movs	r3, #1
 80128ec:	9301      	str	r3, [sp, #4]
 80128ee:	2300      	movs	r3, #0
 80128f0:	9300      	str	r3, [sp, #0]
 80128f2:	23ff      	movs	r3, #255	; 0xff
 80128f4:	2200      	movs	r2, #0
 80128f6:	69f9      	ldr	r1, [r7, #28]
 80128f8:	6878      	ldr	r0, [r7, #4]
 80128fa:	f000 fa53 	bl	8012da4 <ip4_output_if>
 80128fe:	4603      	mov	r3, r0
 8012900:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 8012902:	e001      	b.n	8012908 <icmp_input+0x1c0>
    break;
 8012904:	bf00      	nop
 8012906:	e000      	b.n	801290a <icmp_input+0x1c2>
    break;
 8012908:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801290a:	6878      	ldr	r0, [r7, #4]
 801290c:	f7fe f932 	bl	8010b74 <pbuf_free>
  return;
 8012910:	e011      	b.n	8012936 <icmp_input+0x1ee>
    goto lenerr;
 8012912:	bf00      	nop
 8012914:	e002      	b.n	801291c <icmp_input+0x1d4>
    goto lenerr;
 8012916:	bf00      	nop
 8012918:	e000      	b.n	801291c <icmp_input+0x1d4>
      goto lenerr;
 801291a:	bf00      	nop
lenerr:
  pbuf_free(p);
 801291c:	6878      	ldr	r0, [r7, #4]
 801291e:	f7fe f929 	bl	8010b74 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8012922:	e008      	b.n	8012936 <icmp_input+0x1ee>
      goto icmperr;
 8012924:	bf00      	nop
 8012926:	e002      	b.n	801292e <icmp_input+0x1e6>
      goto icmperr;
 8012928:	bf00      	nop
 801292a:	e000      	b.n	801292e <icmp_input+0x1e6>
        goto icmperr;
 801292c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801292e:	6878      	ldr	r0, [r7, #4]
 8012930:	f7fe f920 	bl	8010b74 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8012934:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8012936:	3728      	adds	r7, #40	; 0x28
 8012938:	46bd      	mov	sp, r7
 801293a:	bd80      	pop	{r7, pc}
 801293c:	2000482c 	.word	0x2000482c
 8012940:	20004840 	.word	0x20004840
 8012944:	080185d4 	.word	0x080185d4
 8012948:	0801860c 	.word	0x0801860c
 801294c:	08018644 	.word	0x08018644
 8012950:	0801866c 	.word	0x0801866c

08012954 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8012954:	b580      	push	{r7, lr}
 8012956:	b082      	sub	sp, #8
 8012958:	af00      	add	r7, sp, #0
 801295a:	6078      	str	r0, [r7, #4]
 801295c:	460b      	mov	r3, r1
 801295e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8012960:	78fb      	ldrb	r3, [r7, #3]
 8012962:	461a      	mov	r2, r3
 8012964:	2103      	movs	r1, #3
 8012966:	6878      	ldr	r0, [r7, #4]
 8012968:	f000 f814 	bl	8012994 <icmp_send_response>
}
 801296c:	bf00      	nop
 801296e:	3708      	adds	r7, #8
 8012970:	46bd      	mov	sp, r7
 8012972:	bd80      	pop	{r7, pc}

08012974 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8012974:	b580      	push	{r7, lr}
 8012976:	b082      	sub	sp, #8
 8012978:	af00      	add	r7, sp, #0
 801297a:	6078      	str	r0, [r7, #4]
 801297c:	460b      	mov	r3, r1
 801297e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8012980:	78fb      	ldrb	r3, [r7, #3]
 8012982:	461a      	mov	r2, r3
 8012984:	210b      	movs	r1, #11
 8012986:	6878      	ldr	r0, [r7, #4]
 8012988:	f000 f804 	bl	8012994 <icmp_send_response>
}
 801298c:	bf00      	nop
 801298e:	3708      	adds	r7, #8
 8012990:	46bd      	mov	sp, r7
 8012992:	bd80      	pop	{r7, pc}

08012994 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8012994:	b580      	push	{r7, lr}
 8012996:	b08c      	sub	sp, #48	; 0x30
 8012998:	af04      	add	r7, sp, #16
 801299a:	6078      	str	r0, [r7, #4]
 801299c:	460b      	mov	r3, r1
 801299e:	70fb      	strb	r3, [r7, #3]
 80129a0:	4613      	mov	r3, r2
 80129a2:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80129a4:	2200      	movs	r2, #0
 80129a6:	2124      	movs	r1, #36	; 0x24
 80129a8:	2001      	movs	r0, #1
 80129aa:	f7fd fd75 	bl	8010498 <pbuf_alloc>
 80129ae:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80129b0:	69fb      	ldr	r3, [r7, #28]
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	d04c      	beq.n	8012a50 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80129b6:	69fb      	ldr	r3, [r7, #28]
 80129b8:	895b      	ldrh	r3, [r3, #10]
 80129ba:	2b23      	cmp	r3, #35	; 0x23
 80129bc:	d806      	bhi.n	80129cc <icmp_send_response+0x38>
 80129be:	4b26      	ldr	r3, [pc, #152]	; (8012a58 <icmp_send_response+0xc4>)
 80129c0:	f44f 72b1 	mov.w	r2, #354	; 0x162
 80129c4:	4925      	ldr	r1, [pc, #148]	; (8012a5c <icmp_send_response+0xc8>)
 80129c6:	4826      	ldr	r0, [pc, #152]	; (8012a60 <icmp_send_response+0xcc>)
 80129c8:	f002 fe90 	bl	80156ec <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	685b      	ldr	r3, [r3, #4]
 80129d0:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80129d2:	69fb      	ldr	r3, [r7, #28]
 80129d4:	685b      	ldr	r3, [r3, #4]
 80129d6:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80129d8:	697b      	ldr	r3, [r7, #20]
 80129da:	78fa      	ldrb	r2, [r7, #3]
 80129dc:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80129de:	697b      	ldr	r3, [r7, #20]
 80129e0:	78ba      	ldrb	r2, [r7, #2]
 80129e2:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80129e4:	697b      	ldr	r3, [r7, #20]
 80129e6:	2200      	movs	r2, #0
 80129e8:	711a      	strb	r2, [r3, #4]
 80129ea:	2200      	movs	r2, #0
 80129ec:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80129ee:	697b      	ldr	r3, [r7, #20]
 80129f0:	2200      	movs	r2, #0
 80129f2:	719a      	strb	r2, [r3, #6]
 80129f4:	2200      	movs	r2, #0
 80129f6:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80129f8:	69fb      	ldr	r3, [r7, #28]
 80129fa:	685b      	ldr	r3, [r3, #4]
 80129fc:	f103 0008 	add.w	r0, r3, #8
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	685b      	ldr	r3, [r3, #4]
 8012a04:	221c      	movs	r2, #28
 8012a06:	4619      	mov	r1, r3
 8012a08:	f002 f967 	bl	8014cda <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8012a0c:	69bb      	ldr	r3, [r7, #24]
 8012a0e:	68db      	ldr	r3, [r3, #12]
 8012a10:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 8012a12:	f107 030c 	add.w	r3, r7, #12
 8012a16:	4618      	mov	r0, r3
 8012a18:	f000 f824 	bl	8012a64 <ip4_route>
 8012a1c:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8012a1e:	693b      	ldr	r3, [r7, #16]
 8012a20:	2b00      	cmp	r3, #0
 8012a22:	d011      	beq.n	8012a48 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8012a24:	697b      	ldr	r3, [r7, #20]
 8012a26:	2200      	movs	r2, #0
 8012a28:	709a      	strb	r2, [r3, #2]
 8012a2a:	2200      	movs	r2, #0
 8012a2c:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8012a2e:	f107 020c 	add.w	r2, r7, #12
 8012a32:	693b      	ldr	r3, [r7, #16]
 8012a34:	9302      	str	r3, [sp, #8]
 8012a36:	2301      	movs	r3, #1
 8012a38:	9301      	str	r3, [sp, #4]
 8012a3a:	2300      	movs	r3, #0
 8012a3c:	9300      	str	r3, [sp, #0]
 8012a3e:	23ff      	movs	r3, #255	; 0xff
 8012a40:	2100      	movs	r1, #0
 8012a42:	69f8      	ldr	r0, [r7, #28]
 8012a44:	f000 f9ae 	bl	8012da4 <ip4_output_if>
  }
  pbuf_free(q);
 8012a48:	69f8      	ldr	r0, [r7, #28]
 8012a4a:	f7fe f893 	bl	8010b74 <pbuf_free>
 8012a4e:	e000      	b.n	8012a52 <icmp_send_response+0xbe>
    return;
 8012a50:	bf00      	nop
}
 8012a52:	3720      	adds	r7, #32
 8012a54:	46bd      	mov	sp, r7
 8012a56:	bd80      	pop	{r7, pc}
 8012a58:	080185d4 	.word	0x080185d4
 8012a5c:	080186a0 	.word	0x080186a0
 8012a60:	08018644 	.word	0x08018644

08012a64 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8012a64:	b480      	push	{r7}
 8012a66:	b085      	sub	sp, #20
 8012a68:	af00      	add	r7, sp, #0
 8012a6a:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8012a6c:	4b30      	ldr	r3, [pc, #192]	; (8012b30 <ip4_route+0xcc>)
 8012a6e:	681b      	ldr	r3, [r3, #0]
 8012a70:	60fb      	str	r3, [r7, #12]
 8012a72:	e036      	b.n	8012ae2 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012a74:	68fb      	ldr	r3, [r7, #12]
 8012a76:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012a7a:	f003 0301 	and.w	r3, r3, #1
 8012a7e:	b2db      	uxtb	r3, r3
 8012a80:	2b00      	cmp	r3, #0
 8012a82:	d02b      	beq.n	8012adc <ip4_route+0x78>
 8012a84:	68fb      	ldr	r3, [r7, #12]
 8012a86:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012a8a:	089b      	lsrs	r3, r3, #2
 8012a8c:	f003 0301 	and.w	r3, r3, #1
 8012a90:	b2db      	uxtb	r3, r3
 8012a92:	2b00      	cmp	r3, #0
 8012a94:	d022      	beq.n	8012adc <ip4_route+0x78>
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	3304      	adds	r3, #4
 8012a9a:	681b      	ldr	r3, [r3, #0]
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	d01d      	beq.n	8012adc <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	681a      	ldr	r2, [r3, #0]
 8012aa4:	68fb      	ldr	r3, [r7, #12]
 8012aa6:	3304      	adds	r3, #4
 8012aa8:	681b      	ldr	r3, [r3, #0]
 8012aaa:	405a      	eors	r2, r3
 8012aac:	68fb      	ldr	r3, [r7, #12]
 8012aae:	3308      	adds	r3, #8
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	4013      	ands	r3, r2
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	d101      	bne.n	8012abc <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8012ab8:	68fb      	ldr	r3, [r7, #12]
 8012aba:	e033      	b.n	8012b24 <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8012abc:	68fb      	ldr	r3, [r7, #12]
 8012abe:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012ac2:	f003 0302 	and.w	r3, r3, #2
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d108      	bne.n	8012adc <ip4_route+0x78>
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	681a      	ldr	r2, [r3, #0]
 8012ace:	68fb      	ldr	r3, [r7, #12]
 8012ad0:	330c      	adds	r3, #12
 8012ad2:	681b      	ldr	r3, [r3, #0]
 8012ad4:	429a      	cmp	r2, r3
 8012ad6:	d101      	bne.n	8012adc <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8012ad8:	68fb      	ldr	r3, [r7, #12]
 8012ada:	e023      	b.n	8012b24 <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8012adc:	68fb      	ldr	r3, [r7, #12]
 8012ade:	681b      	ldr	r3, [r3, #0]
 8012ae0:	60fb      	str	r3, [r7, #12]
 8012ae2:	68fb      	ldr	r3, [r7, #12]
 8012ae4:	2b00      	cmp	r3, #0
 8012ae6:	d1c5      	bne.n	8012a74 <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8012ae8:	4b12      	ldr	r3, [pc, #72]	; (8012b34 <ip4_route+0xd0>)
 8012aea:	681b      	ldr	r3, [r3, #0]
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d015      	beq.n	8012b1c <ip4_route+0xb8>
 8012af0:	4b10      	ldr	r3, [pc, #64]	; (8012b34 <ip4_route+0xd0>)
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012af8:	f003 0301 	and.w	r3, r3, #1
 8012afc:	2b00      	cmp	r3, #0
 8012afe:	d00d      	beq.n	8012b1c <ip4_route+0xb8>
 8012b00:	4b0c      	ldr	r3, [pc, #48]	; (8012b34 <ip4_route+0xd0>)
 8012b02:	681b      	ldr	r3, [r3, #0]
 8012b04:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012b08:	f003 0304 	and.w	r3, r3, #4
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	d005      	beq.n	8012b1c <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 8012b10:	4b08      	ldr	r3, [pc, #32]	; (8012b34 <ip4_route+0xd0>)
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	3304      	adds	r3, #4
 8012b16:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d101      	bne.n	8012b20 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8012b1c:	2300      	movs	r3, #0
 8012b1e:	e001      	b.n	8012b24 <ip4_route+0xc0>
  }

  return netif_default;
 8012b20:	4b04      	ldr	r3, [pc, #16]	; (8012b34 <ip4_route+0xd0>)
 8012b22:	681b      	ldr	r3, [r3, #0]
}
 8012b24:	4618      	mov	r0, r3
 8012b26:	3714      	adds	r7, #20
 8012b28:	46bd      	mov	sp, r7
 8012b2a:	bc80      	pop	{r7}
 8012b2c:	4770      	bx	lr
 8012b2e:	bf00      	nop
 8012b30:	20007858 	.word	0x20007858
 8012b34:	2000785c 	.word	0x2000785c

08012b38 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8012b38:	b580      	push	{r7, lr}
 8012b3a:	b086      	sub	sp, #24
 8012b3c:	af00      	add	r7, sp, #0
 8012b3e:	6078      	str	r0, [r7, #4]
 8012b40:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	685b      	ldr	r3, [r3, #4]
 8012b46:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8012b48:	697b      	ldr	r3, [r7, #20]
 8012b4a:	781b      	ldrb	r3, [r3, #0]
 8012b4c:	091b      	lsrs	r3, r3, #4
 8012b4e:	b2db      	uxtb	r3, r3
 8012b50:	2b04      	cmp	r3, #4
 8012b52:	d004      	beq.n	8012b5e <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8012b54:	6878      	ldr	r0, [r7, #4]
 8012b56:	f7fe f80d 	bl	8010b74 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8012b5a:	2300      	movs	r3, #0
 8012b5c:	e11a      	b.n	8012d94 <ip4_input+0x25c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 8012b5e:	697b      	ldr	r3, [r7, #20]
 8012b60:	781b      	ldrb	r3, [r3, #0]
 8012b62:	b29b      	uxth	r3, r3
 8012b64:	f003 030f 	and.w	r3, r3, #15
 8012b68:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 8012b6a:	897b      	ldrh	r3, [r7, #10]
 8012b6c:	009b      	lsls	r3, r3, #2
 8012b6e:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8012b70:	697b      	ldr	r3, [r7, #20]
 8012b72:	885b      	ldrh	r3, [r3, #2]
 8012b74:	b29b      	uxth	r3, r3
 8012b76:	4618      	mov	r0, r3
 8012b78:	f7fc ff26 	bl	800f9c8 <lwip_htons>
 8012b7c:	4603      	mov	r3, r0
 8012b7e:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	891b      	ldrh	r3, [r3, #8]
 8012b84:	893a      	ldrh	r2, [r7, #8]
 8012b86:	429a      	cmp	r2, r3
 8012b88:	d204      	bcs.n	8012b94 <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 8012b8a:	893b      	ldrh	r3, [r7, #8]
 8012b8c:	4619      	mov	r1, r3
 8012b8e:	6878      	ldr	r0, [r7, #4]
 8012b90:	f7fd fe7c 	bl	801088c <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	895b      	ldrh	r3, [r3, #10]
 8012b98:	897a      	ldrh	r2, [r7, #10]
 8012b9a:	429a      	cmp	r2, r3
 8012b9c:	d807      	bhi.n	8012bae <ip4_input+0x76>
 8012b9e:	687b      	ldr	r3, [r7, #4]
 8012ba0:	891b      	ldrh	r3, [r3, #8]
 8012ba2:	893a      	ldrh	r2, [r7, #8]
 8012ba4:	429a      	cmp	r2, r3
 8012ba6:	d802      	bhi.n	8012bae <ip4_input+0x76>
 8012ba8:	897b      	ldrh	r3, [r7, #10]
 8012baa:	2b13      	cmp	r3, #19
 8012bac:	d804      	bhi.n	8012bb8 <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8012bae:	6878      	ldr	r0, [r7, #4]
 8012bb0:	f7fd ffe0 	bl	8010b74 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8012bb4:	2300      	movs	r3, #0
 8012bb6:	e0ed      	b.n	8012d94 <ip4_input+0x25c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8012bb8:	697b      	ldr	r3, [r7, #20]
 8012bba:	691b      	ldr	r3, [r3, #16]
 8012bbc:	4a77      	ldr	r2, [pc, #476]	; (8012d9c <ip4_input+0x264>)
 8012bbe:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8012bc0:	697b      	ldr	r3, [r7, #20]
 8012bc2:	68db      	ldr	r3, [r3, #12]
 8012bc4:	4a75      	ldr	r2, [pc, #468]	; (8012d9c <ip4_input+0x264>)
 8012bc6:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8012bc8:	4b74      	ldr	r3, [pc, #464]	; (8012d9c <ip4_input+0x264>)
 8012bca:	695b      	ldr	r3, [r3, #20]
 8012bcc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012bd0:	2be0      	cmp	r3, #224	; 0xe0
 8012bd2:	d112      	bne.n	8012bfa <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8012bd4:	683b      	ldr	r3, [r7, #0]
 8012bd6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012bda:	f003 0301 	and.w	r3, r3, #1
 8012bde:	b2db      	uxtb	r3, r3
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d007      	beq.n	8012bf4 <ip4_input+0xbc>
 8012be4:	683b      	ldr	r3, [r7, #0]
 8012be6:	3304      	adds	r3, #4
 8012be8:	681b      	ldr	r3, [r3, #0]
 8012bea:	2b00      	cmp	r3, #0
 8012bec:	d002      	beq.n	8012bf4 <ip4_input+0xbc>
      netif = inp;
 8012bee:	683b      	ldr	r3, [r7, #0]
 8012bf0:	613b      	str	r3, [r7, #16]
 8012bf2:	e041      	b.n	8012c78 <ip4_input+0x140>
    } else {
      netif = NULL;
 8012bf4:	2300      	movs	r3, #0
 8012bf6:	613b      	str	r3, [r7, #16]
 8012bf8:	e03e      	b.n	8012c78 <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 8012bfa:	2301      	movs	r3, #1
 8012bfc:	60fb      	str	r3, [r7, #12]
    netif = inp;
 8012bfe:	683b      	ldr	r3, [r7, #0]
 8012c00:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8012c02:	693b      	ldr	r3, [r7, #16]
 8012c04:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012c08:	f003 0301 	and.w	r3, r3, #1
 8012c0c:	b2db      	uxtb	r3, r3
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	d014      	beq.n	8012c3c <ip4_input+0x104>
 8012c12:	693b      	ldr	r3, [r7, #16]
 8012c14:	3304      	adds	r3, #4
 8012c16:	681b      	ldr	r3, [r3, #0]
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	d00f      	beq.n	8012c3c <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8012c1c:	4b5f      	ldr	r3, [pc, #380]	; (8012d9c <ip4_input+0x264>)
 8012c1e:	695a      	ldr	r2, [r3, #20]
 8012c20:	693b      	ldr	r3, [r7, #16]
 8012c22:	3304      	adds	r3, #4
 8012c24:	681b      	ldr	r3, [r3, #0]
 8012c26:	429a      	cmp	r2, r3
 8012c28:	d026      	beq.n	8012c78 <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8012c2a:	4b5c      	ldr	r3, [pc, #368]	; (8012d9c <ip4_input+0x264>)
 8012c2c:	695b      	ldr	r3, [r3, #20]
 8012c2e:	6939      	ldr	r1, [r7, #16]
 8012c30:	4618      	mov	r0, r3
 8012c32:	f000 f989 	bl	8012f48 <ip4_addr_isbroadcast_u32>
 8012c36:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	d11d      	bne.n	8012c78 <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 8012c3c:	68fb      	ldr	r3, [r7, #12]
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d00d      	beq.n	8012c5e <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 8012c42:	4b56      	ldr	r3, [pc, #344]	; (8012d9c <ip4_input+0x264>)
 8012c44:	695b      	ldr	r3, [r3, #20]
 8012c46:	b2db      	uxtb	r3, r3
 8012c48:	2b7f      	cmp	r3, #127	; 0x7f
 8012c4a:	d102      	bne.n	8012c52 <ip4_input+0x11a>
          netif = NULL;
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	613b      	str	r3, [r7, #16]
          break;
 8012c50:	e012      	b.n	8012c78 <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 8012c52:	2300      	movs	r3, #0
 8012c54:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 8012c56:	4b52      	ldr	r3, [pc, #328]	; (8012da0 <ip4_input+0x268>)
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	613b      	str	r3, [r7, #16]
 8012c5c:	e002      	b.n	8012c64 <ip4_input+0x12c>
      } else {
        netif = netif->next;
 8012c5e:	693b      	ldr	r3, [r7, #16]
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 8012c64:	693a      	ldr	r2, [r7, #16]
 8012c66:	683b      	ldr	r3, [r7, #0]
 8012c68:	429a      	cmp	r2, r3
 8012c6a:	d102      	bne.n	8012c72 <ip4_input+0x13a>
        netif = netif->next;
 8012c6c:	693b      	ldr	r3, [r7, #16]
 8012c6e:	681b      	ldr	r3, [r3, #0]
 8012c70:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 8012c72:	693b      	ldr	r3, [r7, #16]
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d1c4      	bne.n	8012c02 <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8012c78:	4b48      	ldr	r3, [pc, #288]	; (8012d9c <ip4_input+0x264>)
 8012c7a:	691b      	ldr	r3, [r3, #16]
 8012c7c:	6839      	ldr	r1, [r7, #0]
 8012c7e:	4618      	mov	r0, r3
 8012c80:	f000 f962 	bl	8012f48 <ip4_addr_isbroadcast_u32>
 8012c84:	4603      	mov	r3, r0
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	d105      	bne.n	8012c96 <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8012c8a:	4b44      	ldr	r3, [pc, #272]	; (8012d9c <ip4_input+0x264>)
 8012c8c:	691b      	ldr	r3, [r3, #16]
 8012c8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8012c92:	2be0      	cmp	r3, #224	; 0xe0
 8012c94:	d104      	bne.n	8012ca0 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8012c96:	6878      	ldr	r0, [r7, #4]
 8012c98:	f7fd ff6c 	bl	8010b74 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8012c9c:	2300      	movs	r3, #0
 8012c9e:	e079      	b.n	8012d94 <ip4_input+0x25c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8012ca0:	693b      	ldr	r3, [r7, #16]
 8012ca2:	2b00      	cmp	r3, #0
 8012ca4:	d104      	bne.n	8012cb0 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8012ca6:	6878      	ldr	r0, [r7, #4]
 8012ca8:	f7fd ff64 	bl	8010b74 <pbuf_free>
    return ERR_OK;
 8012cac:	2300      	movs	r3, #0
 8012cae:	e071      	b.n	8012d94 <ip4_input+0x25c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8012cb0:	697b      	ldr	r3, [r7, #20]
 8012cb2:	88db      	ldrh	r3, [r3, #6]
 8012cb4:	b29b      	uxth	r3, r3
 8012cb6:	461a      	mov	r2, r3
 8012cb8:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8012cbc:	4013      	ands	r3, r2
 8012cbe:	2b00      	cmp	r3, #0
 8012cc0:	d00b      	beq.n	8012cda <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8012cc2:	6878      	ldr	r0, [r7, #4]
 8012cc4:	f000 fc84 	bl	80135d0 <ip4_reass>
 8012cc8:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	2b00      	cmp	r3, #0
 8012cce:	d101      	bne.n	8012cd4 <ip4_input+0x19c>
      return ERR_OK;
 8012cd0:	2300      	movs	r3, #0
 8012cd2:	e05f      	b.n	8012d94 <ip4_input+0x25c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8012cd4:	687b      	ldr	r3, [r7, #4]
 8012cd6:	685b      	ldr	r3, [r3, #4]
 8012cd8:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8012cda:	4a30      	ldr	r2, [pc, #192]	; (8012d9c <ip4_input+0x264>)
 8012cdc:	693b      	ldr	r3, [r7, #16]
 8012cde:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8012ce0:	4a2e      	ldr	r2, [pc, #184]	; (8012d9c <ip4_input+0x264>)
 8012ce2:	683b      	ldr	r3, [r7, #0]
 8012ce4:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8012ce6:	4a2d      	ldr	r2, [pc, #180]	; (8012d9c <ip4_input+0x264>)
 8012ce8:	697b      	ldr	r3, [r7, #20]
 8012cea:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 8012cec:	697b      	ldr	r3, [r7, #20]
 8012cee:	781b      	ldrb	r3, [r3, #0]
 8012cf0:	b29b      	uxth	r3, r3
 8012cf2:	f003 030f 	and.w	r3, r3, #15
 8012cf6:	b29b      	uxth	r3, r3
 8012cf8:	009b      	lsls	r3, r3, #2
 8012cfa:	b29a      	uxth	r2, r3
 8012cfc:	4b27      	ldr	r3, [pc, #156]	; (8012d9c <ip4_input+0x264>)
 8012cfe:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 8012d00:	897b      	ldrh	r3, [r7, #10]
 8012d02:	425b      	negs	r3, r3
 8012d04:	b29b      	uxth	r3, r3
 8012d06:	b21b      	sxth	r3, r3
 8012d08:	4619      	mov	r1, r3
 8012d0a:	6878      	ldr	r0, [r7, #4]
 8012d0c:	f7fd ff0e 	bl	8010b2c <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 8012d10:	697b      	ldr	r3, [r7, #20]
 8012d12:	7a5b      	ldrb	r3, [r3, #9]
 8012d14:	2b01      	cmp	r3, #1
 8012d16:	d006      	beq.n	8012d26 <ip4_input+0x1ee>
 8012d18:	2b11      	cmp	r3, #17
 8012d1a:	d109      	bne.n	8012d30 <ip4_input+0x1f8>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 8012d1c:	6839      	ldr	r1, [r7, #0]
 8012d1e:	6878      	ldr	r0, [r7, #4]
 8012d20:	f7fe faca 	bl	80112b8 <udp_input>
      break;
 8012d24:	e023      	b.n	8012d6e <ip4_input+0x236>
      break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 8012d26:	6839      	ldr	r1, [r7, #0]
 8012d28:	6878      	ldr	r0, [r7, #4]
 8012d2a:	f7ff fd0d 	bl	8012748 <icmp_input>
      break;
 8012d2e:	e01e      	b.n	8012d6e <ip4_input+0x236>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8012d30:	4b1a      	ldr	r3, [pc, #104]	; (8012d9c <ip4_input+0x264>)
 8012d32:	695b      	ldr	r3, [r3, #20]
 8012d34:	6939      	ldr	r1, [r7, #16]
 8012d36:	4618      	mov	r0, r3
 8012d38:	f000 f906 	bl	8012f48 <ip4_addr_isbroadcast_u32>
 8012d3c:	4603      	mov	r3, r0
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d112      	bne.n	8012d68 <ip4_input+0x230>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8012d42:	4b16      	ldr	r3, [pc, #88]	; (8012d9c <ip4_input+0x264>)
 8012d44:	695b      	ldr	r3, [r3, #20]
 8012d46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8012d4a:	2be0      	cmp	r3, #224	; 0xe0
 8012d4c:	d00c      	beq.n	8012d68 <ip4_input+0x230>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 8012d4e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8012d52:	4619      	mov	r1, r3
 8012d54:	6878      	ldr	r0, [r7, #4]
 8012d56:	f7fd fefb 	bl	8010b50 <pbuf_header_force>
        p->payload = iphdr;
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	697a      	ldr	r2, [r7, #20]
 8012d5e:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8012d60:	2102      	movs	r1, #2
 8012d62:	6878      	ldr	r0, [r7, #4]
 8012d64:	f7ff fdf6 	bl	8012954 <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 8012d68:	6878      	ldr	r0, [r7, #4]
 8012d6a:	f7fd ff03 	bl	8010b74 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8012d6e:	4b0b      	ldr	r3, [pc, #44]	; (8012d9c <ip4_input+0x264>)
 8012d70:	2200      	movs	r2, #0
 8012d72:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8012d74:	4b09      	ldr	r3, [pc, #36]	; (8012d9c <ip4_input+0x264>)
 8012d76:	2200      	movs	r2, #0
 8012d78:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8012d7a:	4b08      	ldr	r3, [pc, #32]	; (8012d9c <ip4_input+0x264>)
 8012d7c:	2200      	movs	r2, #0
 8012d7e:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8012d80:	4b06      	ldr	r3, [pc, #24]	; (8012d9c <ip4_input+0x264>)
 8012d82:	2200      	movs	r2, #0
 8012d84:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8012d86:	4b05      	ldr	r3, [pc, #20]	; (8012d9c <ip4_input+0x264>)
 8012d88:	2200      	movs	r2, #0
 8012d8a:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8012d8c:	4b03      	ldr	r3, [pc, #12]	; (8012d9c <ip4_input+0x264>)
 8012d8e:	2200      	movs	r2, #0
 8012d90:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8012d92:	2300      	movs	r3, #0
}
 8012d94:	4618      	mov	r0, r3
 8012d96:	3718      	adds	r7, #24
 8012d98:	46bd      	mov	sp, r7
 8012d9a:	bd80      	pop	{r7, pc}
 8012d9c:	2000482c 	.word	0x2000482c
 8012da0:	20007858 	.word	0x20007858

08012da4 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8012da4:	b580      	push	{r7, lr}
 8012da6:	b08a      	sub	sp, #40	; 0x28
 8012da8:	af04      	add	r7, sp, #16
 8012daa:	60f8      	str	r0, [r7, #12]
 8012dac:	60b9      	str	r1, [r7, #8]
 8012dae:	607a      	str	r2, [r7, #4]
 8012db0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8012db2:	68bb      	ldr	r3, [r7, #8]
 8012db4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	2b00      	cmp	r3, #0
 8012dba:	d009      	beq.n	8012dd0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8012dbc:	68bb      	ldr	r3, [r7, #8]
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d003      	beq.n	8012dca <ip4_output_if+0x26>
 8012dc2:	68bb      	ldr	r3, [r7, #8]
 8012dc4:	681b      	ldr	r3, [r3, #0]
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	d102      	bne.n	8012dd0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8012dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012dcc:	3304      	adds	r3, #4
 8012dce:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8012dd0:	78fa      	ldrb	r2, [r7, #3]
 8012dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012dd4:	9302      	str	r3, [sp, #8]
 8012dd6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8012dda:	9301      	str	r3, [sp, #4]
 8012ddc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012de0:	9300      	str	r3, [sp, #0]
 8012de2:	4613      	mov	r3, r2
 8012de4:	687a      	ldr	r2, [r7, #4]
 8012de6:	6979      	ldr	r1, [r7, #20]
 8012de8:	68f8      	ldr	r0, [r7, #12]
 8012dea:	f000 f805 	bl	8012df8 <ip4_output_if_src>
 8012dee:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8012df0:	4618      	mov	r0, r3
 8012df2:	3718      	adds	r7, #24
 8012df4:	46bd      	mov	sp, r7
 8012df6:	bd80      	pop	{r7, pc}

08012df8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8012df8:	b580      	push	{r7, lr}
 8012dfa:	b088      	sub	sp, #32
 8012dfc:	af00      	add	r7, sp, #0
 8012dfe:	60f8      	str	r0, [r7, #12]
 8012e00:	60b9      	str	r1, [r7, #8]
 8012e02:	607a      	str	r2, [r7, #4]
 8012e04:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8012e06:	68fb      	ldr	r3, [r7, #12]
 8012e08:	89db      	ldrh	r3, [r3, #14]
 8012e0a:	2b01      	cmp	r3, #1
 8012e0c:	d006      	beq.n	8012e1c <ip4_output_if_src+0x24>
 8012e0e:	4b48      	ldr	r3, [pc, #288]	; (8012f30 <ip4_output_if_src+0x138>)
 8012e10:	f240 3233 	movw	r2, #819	; 0x333
 8012e14:	4947      	ldr	r1, [pc, #284]	; (8012f34 <ip4_output_if_src+0x13c>)
 8012e16:	4848      	ldr	r0, [pc, #288]	; (8012f38 <ip4_output_if_src+0x140>)
 8012e18:	f002 fc68 	bl	80156ec <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d060      	beq.n	8012ee4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8012e22:	2314      	movs	r3, #20
 8012e24:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 8012e26:	2114      	movs	r1, #20
 8012e28:	68f8      	ldr	r0, [r7, #12]
 8012e2a:	f7fd fe7f 	bl	8010b2c <pbuf_header>
 8012e2e:	4603      	mov	r3, r0
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	d002      	beq.n	8012e3a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8012e34:	f06f 0301 	mvn.w	r3, #1
 8012e38:	e075      	b.n	8012f26 <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8012e3a:	68fb      	ldr	r3, [r7, #12]
 8012e3c:	685b      	ldr	r3, [r3, #4]
 8012e3e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8012e40:	68fb      	ldr	r3, [r7, #12]
 8012e42:	895b      	ldrh	r3, [r3, #10]
 8012e44:	2b13      	cmp	r3, #19
 8012e46:	d806      	bhi.n	8012e56 <ip4_output_if_src+0x5e>
 8012e48:	4b39      	ldr	r3, [pc, #228]	; (8012f30 <ip4_output_if_src+0x138>)
 8012e4a:	f240 3261 	movw	r2, #865	; 0x361
 8012e4e:	493b      	ldr	r1, [pc, #236]	; (8012f3c <ip4_output_if_src+0x144>)
 8012e50:	4839      	ldr	r0, [pc, #228]	; (8012f38 <ip4_output_if_src+0x140>)
 8012e52:	f002 fc4b 	bl	80156ec <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8012e56:	69fb      	ldr	r3, [r7, #28]
 8012e58:	78fa      	ldrb	r2, [r7, #3]
 8012e5a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8012e5c:	69fb      	ldr	r3, [r7, #28]
 8012e5e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8012e62:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	681a      	ldr	r2, [r3, #0]
 8012e68:	69fb      	ldr	r3, [r7, #28]
 8012e6a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8012e6c:	8b7b      	ldrh	r3, [r7, #26]
 8012e6e:	089b      	lsrs	r3, r3, #2
 8012e70:	b29b      	uxth	r3, r3
 8012e72:	b2db      	uxtb	r3, r3
 8012e74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012e78:	b2da      	uxtb	r2, r3
 8012e7a:	69fb      	ldr	r3, [r7, #28]
 8012e7c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8012e7e:	69fb      	ldr	r3, [r7, #28]
 8012e80:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8012e84:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8012e86:	68fb      	ldr	r3, [r7, #12]
 8012e88:	891b      	ldrh	r3, [r3, #8]
 8012e8a:	4618      	mov	r0, r3
 8012e8c:	f7fc fd9c 	bl	800f9c8 <lwip_htons>
 8012e90:	4603      	mov	r3, r0
 8012e92:	461a      	mov	r2, r3
 8012e94:	69fb      	ldr	r3, [r7, #28]
 8012e96:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8012e98:	69fb      	ldr	r3, [r7, #28]
 8012e9a:	2200      	movs	r2, #0
 8012e9c:	719a      	strb	r2, [r3, #6]
 8012e9e:	2200      	movs	r2, #0
 8012ea0:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8012ea2:	4b27      	ldr	r3, [pc, #156]	; (8012f40 <ip4_output_if_src+0x148>)
 8012ea4:	881b      	ldrh	r3, [r3, #0]
 8012ea6:	4618      	mov	r0, r3
 8012ea8:	f7fc fd8e 	bl	800f9c8 <lwip_htons>
 8012eac:	4603      	mov	r3, r0
 8012eae:	461a      	mov	r2, r3
 8012eb0:	69fb      	ldr	r3, [r7, #28]
 8012eb2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8012eb4:	4b22      	ldr	r3, [pc, #136]	; (8012f40 <ip4_output_if_src+0x148>)
 8012eb6:	881b      	ldrh	r3, [r3, #0]
 8012eb8:	3301      	adds	r3, #1
 8012eba:	b29a      	uxth	r2, r3
 8012ebc:	4b20      	ldr	r3, [pc, #128]	; (8012f40 <ip4_output_if_src+0x148>)
 8012ebe:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8012ec0:	68bb      	ldr	r3, [r7, #8]
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	d104      	bne.n	8012ed0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8012ec6:	4b1f      	ldr	r3, [pc, #124]	; (8012f44 <ip4_output_if_src+0x14c>)
 8012ec8:	681a      	ldr	r2, [r3, #0]
 8012eca:	69fb      	ldr	r3, [r7, #28]
 8012ecc:	60da      	str	r2, [r3, #12]
 8012ece:	e003      	b.n	8012ed8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8012ed0:	68bb      	ldr	r3, [r7, #8]
 8012ed2:	681a      	ldr	r2, [r3, #0]
 8012ed4:	69fb      	ldr	r3, [r7, #28]
 8012ed6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8012ed8:	69fb      	ldr	r3, [r7, #28]
 8012eda:	2200      	movs	r2, #0
 8012edc:	729a      	strb	r2, [r3, #10]
 8012ede:	2200      	movs	r2, #0
 8012ee0:	72da      	strb	r2, [r3, #11]
 8012ee2:	e008      	b.n	8012ef6 <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 8012ee4:	68fb      	ldr	r3, [r7, #12]
 8012ee6:	685b      	ldr	r3, [r3, #4]
 8012ee8:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8012eea:	69fb      	ldr	r3, [r7, #28]
 8012eec:	691b      	ldr	r3, [r3, #16]
 8012eee:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8012ef0:	f107 0314 	add.w	r3, r7, #20
 8012ef4:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8012ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ef8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	d00c      	beq.n	8012f18 <ip4_output_if_src+0x120>
 8012efe:	68fb      	ldr	r3, [r7, #12]
 8012f00:	891a      	ldrh	r2, [r3, #8]
 8012f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f04:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8012f06:	429a      	cmp	r2, r3
 8012f08:	d906      	bls.n	8012f18 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 8012f0a:	687a      	ldr	r2, [r7, #4]
 8012f0c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012f0e:	68f8      	ldr	r0, [r7, #12]
 8012f10:	f000 fd08 	bl	8013924 <ip4_frag>
 8012f14:	4603      	mov	r3, r0
 8012f16:	e006      	b.n	8012f26 <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8012f18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f1a:	695b      	ldr	r3, [r3, #20]
 8012f1c:	687a      	ldr	r2, [r7, #4]
 8012f1e:	68f9      	ldr	r1, [r7, #12]
 8012f20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012f22:	4798      	blx	r3
 8012f24:	4603      	mov	r3, r0
}
 8012f26:	4618      	mov	r0, r3
 8012f28:	3720      	adds	r7, #32
 8012f2a:	46bd      	mov	sp, r7
 8012f2c:	bd80      	pop	{r7, pc}
 8012f2e:	bf00      	nop
 8012f30:	080186cc 	.word	0x080186cc
 8012f34:	08018700 	.word	0x08018700
 8012f38:	0801870c 	.word	0x0801870c
 8012f3c:	08018734 	.word	0x08018734
 8012f40:	200005da 	.word	0x200005da
 8012f44:	08018bc0 	.word	0x08018bc0

08012f48 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8012f48:	b480      	push	{r7}
 8012f4a:	b085      	sub	sp, #20
 8012f4c:	af00      	add	r7, sp, #0
 8012f4e:	6078      	str	r0, [r7, #4]
 8012f50:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8012f56:	687b      	ldr	r3, [r7, #4]
 8012f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f5c:	d002      	beq.n	8012f64 <ip4_addr_isbroadcast_u32+0x1c>
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d101      	bne.n	8012f68 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8012f64:	2301      	movs	r3, #1
 8012f66:	e02a      	b.n	8012fbe <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8012f68:	683b      	ldr	r3, [r7, #0]
 8012f6a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012f6e:	f003 0302 	and.w	r3, r3, #2
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	d101      	bne.n	8012f7a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8012f76:	2300      	movs	r3, #0
 8012f78:	e021      	b.n	8012fbe <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8012f7a:	683b      	ldr	r3, [r7, #0]
 8012f7c:	3304      	adds	r3, #4
 8012f7e:	681b      	ldr	r3, [r3, #0]
 8012f80:	687a      	ldr	r2, [r7, #4]
 8012f82:	429a      	cmp	r2, r3
 8012f84:	d101      	bne.n	8012f8a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8012f86:	2300      	movs	r3, #0
 8012f88:	e019      	b.n	8012fbe <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8012f8a:	68fa      	ldr	r2, [r7, #12]
 8012f8c:	683b      	ldr	r3, [r7, #0]
 8012f8e:	3304      	adds	r3, #4
 8012f90:	681b      	ldr	r3, [r3, #0]
 8012f92:	405a      	eors	r2, r3
 8012f94:	683b      	ldr	r3, [r7, #0]
 8012f96:	3308      	adds	r3, #8
 8012f98:	681b      	ldr	r3, [r3, #0]
 8012f9a:	4013      	ands	r3, r2
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d10d      	bne.n	8012fbc <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8012fa0:	683b      	ldr	r3, [r7, #0]
 8012fa2:	3308      	adds	r3, #8
 8012fa4:	681b      	ldr	r3, [r3, #0]
 8012fa6:	43da      	mvns	r2, r3
 8012fa8:	687b      	ldr	r3, [r7, #4]
 8012faa:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8012fac:	683b      	ldr	r3, [r7, #0]
 8012fae:	3308      	adds	r3, #8
 8012fb0:	681b      	ldr	r3, [r3, #0]
 8012fb2:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8012fb4:	429a      	cmp	r2, r3
 8012fb6:	d101      	bne.n	8012fbc <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8012fb8:	2301      	movs	r3, #1
 8012fba:	e000      	b.n	8012fbe <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8012fbc:	2300      	movs	r3, #0
  }
}
 8012fbe:	4618      	mov	r0, r3
 8012fc0:	3714      	adds	r7, #20
 8012fc2:	46bd      	mov	sp, r7
 8012fc4:	bc80      	pop	{r7}
 8012fc6:	4770      	bx	lr

08012fc8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8012fc8:	b580      	push	{r7, lr}
 8012fca:	b084      	sub	sp, #16
 8012fcc:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8012fce:	2300      	movs	r3, #0
 8012fd0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8012fd2:	4b12      	ldr	r3, [pc, #72]	; (801301c <ip_reass_tmr+0x54>)
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8012fd8:	e018      	b.n	801300c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8012fda:	68fb      	ldr	r3, [r7, #12]
 8012fdc:	7fdb      	ldrb	r3, [r3, #31]
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d00b      	beq.n	8012ffa <ip_reass_tmr+0x32>
      r->timer--;
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	7fdb      	ldrb	r3, [r3, #31]
 8012fe6:	3b01      	subs	r3, #1
 8012fe8:	b2da      	uxtb	r2, r3
 8012fea:	68fb      	ldr	r3, [r7, #12]
 8012fec:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 8012fee:	68fb      	ldr	r3, [r7, #12]
 8012ff0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	681b      	ldr	r3, [r3, #0]
 8012ff6:	60fb      	str	r3, [r7, #12]
 8012ff8:	e008      	b.n	801300c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8012ffa:	68fb      	ldr	r3, [r7, #12]
 8012ffc:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8012ffe:	68fb      	ldr	r3, [r7, #12]
 8013000:	681b      	ldr	r3, [r3, #0]
 8013002:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8013004:	68b9      	ldr	r1, [r7, #8]
 8013006:	6878      	ldr	r0, [r7, #4]
 8013008:	f000 f80a 	bl	8013020 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	2b00      	cmp	r3, #0
 8013010:	d1e3      	bne.n	8012fda <ip_reass_tmr+0x12>
     }
   }
}
 8013012:	bf00      	nop
 8013014:	3710      	adds	r7, #16
 8013016:	46bd      	mov	sp, r7
 8013018:	bd80      	pop	{r7, pc}
 801301a:	bf00      	nop
 801301c:	200005dc 	.word	0x200005dc

08013020 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8013020:	b580      	push	{r7, lr}
 8013022:	b088      	sub	sp, #32
 8013024:	af00      	add	r7, sp, #0
 8013026:	6078      	str	r0, [r7, #4]
 8013028:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801302a:	2300      	movs	r3, #0
 801302c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801302e:	683a      	ldr	r2, [r7, #0]
 8013030:	687b      	ldr	r3, [r7, #4]
 8013032:	429a      	cmp	r2, r3
 8013034:	d105      	bne.n	8013042 <ip_reass_free_complete_datagram+0x22>
 8013036:	4b45      	ldr	r3, [pc, #276]	; (801314c <ip_reass_free_complete_datagram+0x12c>)
 8013038:	22ab      	movs	r2, #171	; 0xab
 801303a:	4945      	ldr	r1, [pc, #276]	; (8013150 <ip_reass_free_complete_datagram+0x130>)
 801303c:	4845      	ldr	r0, [pc, #276]	; (8013154 <ip_reass_free_complete_datagram+0x134>)
 801303e:	f002 fb55 	bl	80156ec <iprintf>
  if (prev != NULL) {
 8013042:	683b      	ldr	r3, [r7, #0]
 8013044:	2b00      	cmp	r3, #0
 8013046:	d00a      	beq.n	801305e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8013048:	683b      	ldr	r3, [r7, #0]
 801304a:	681b      	ldr	r3, [r3, #0]
 801304c:	687a      	ldr	r2, [r7, #4]
 801304e:	429a      	cmp	r2, r3
 8013050:	d005      	beq.n	801305e <ip_reass_free_complete_datagram+0x3e>
 8013052:	4b3e      	ldr	r3, [pc, #248]	; (801314c <ip_reass_free_complete_datagram+0x12c>)
 8013054:	22ad      	movs	r2, #173	; 0xad
 8013056:	4940      	ldr	r1, [pc, #256]	; (8013158 <ip_reass_free_complete_datagram+0x138>)
 8013058:	483e      	ldr	r0, [pc, #248]	; (8013154 <ip_reass_free_complete_datagram+0x134>)
 801305a:	f002 fb47 	bl	80156ec <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	685b      	ldr	r3, [r3, #4]
 8013062:	685b      	ldr	r3, [r3, #4]
 8013064:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8013066:	697b      	ldr	r3, [r7, #20]
 8013068:	889b      	ldrh	r3, [r3, #4]
 801306a:	b29b      	uxth	r3, r3
 801306c:	2b00      	cmp	r3, #0
 801306e:	d12a      	bne.n	80130c6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	685b      	ldr	r3, [r3, #4]
 8013074:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8013076:	697b      	ldr	r3, [r7, #20]
 8013078:	681a      	ldr	r2, [r3, #0]
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801307e:	69bb      	ldr	r3, [r7, #24]
 8013080:	6858      	ldr	r0, [r3, #4]
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	3308      	adds	r3, #8
 8013086:	2214      	movs	r2, #20
 8013088:	4619      	mov	r1, r3
 801308a:	f001 fe26 	bl	8014cda <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801308e:	2101      	movs	r1, #1
 8013090:	69b8      	ldr	r0, [r7, #24]
 8013092:	f7ff fc6f 	bl	8012974 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8013096:	69b8      	ldr	r0, [r7, #24]
 8013098:	f7fd fe00 	bl	8010c9c <pbuf_clen>
 801309c:	4603      	mov	r3, r0
 801309e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80130a0:	8bfa      	ldrh	r2, [r7, #30]
 80130a2:	8a7b      	ldrh	r3, [r7, #18]
 80130a4:	4413      	add	r3, r2
 80130a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80130aa:	db05      	blt.n	80130b8 <ip_reass_free_complete_datagram+0x98>
 80130ac:	4b27      	ldr	r3, [pc, #156]	; (801314c <ip_reass_free_complete_datagram+0x12c>)
 80130ae:	22bc      	movs	r2, #188	; 0xbc
 80130b0:	492a      	ldr	r1, [pc, #168]	; (801315c <ip_reass_free_complete_datagram+0x13c>)
 80130b2:	4828      	ldr	r0, [pc, #160]	; (8013154 <ip_reass_free_complete_datagram+0x134>)
 80130b4:	f002 fb1a 	bl	80156ec <iprintf>
    pbufs_freed += clen;
 80130b8:	8bfa      	ldrh	r2, [r7, #30]
 80130ba:	8a7b      	ldrh	r3, [r7, #18]
 80130bc:	4413      	add	r3, r2
 80130be:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 80130c0:	69b8      	ldr	r0, [r7, #24]
 80130c2:	f7fd fd57 	bl	8010b74 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	685b      	ldr	r3, [r3, #4]
 80130ca:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80130cc:	e01f      	b.n	801310e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80130ce:	69bb      	ldr	r3, [r7, #24]
 80130d0:	685b      	ldr	r3, [r3, #4]
 80130d2:	617b      	str	r3, [r7, #20]
    pcur = p;
 80130d4:	69bb      	ldr	r3, [r7, #24]
 80130d6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80130d8:	697b      	ldr	r3, [r7, #20]
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80130de:	68f8      	ldr	r0, [r7, #12]
 80130e0:	f7fd fddc 	bl	8010c9c <pbuf_clen>
 80130e4:	4603      	mov	r3, r0
 80130e6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80130e8:	8bfa      	ldrh	r2, [r7, #30]
 80130ea:	8a7b      	ldrh	r3, [r7, #18]
 80130ec:	4413      	add	r3, r2
 80130ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80130f2:	db05      	blt.n	8013100 <ip_reass_free_complete_datagram+0xe0>
 80130f4:	4b15      	ldr	r3, [pc, #84]	; (801314c <ip_reass_free_complete_datagram+0x12c>)
 80130f6:	22cc      	movs	r2, #204	; 0xcc
 80130f8:	4918      	ldr	r1, [pc, #96]	; (801315c <ip_reass_free_complete_datagram+0x13c>)
 80130fa:	4816      	ldr	r0, [pc, #88]	; (8013154 <ip_reass_free_complete_datagram+0x134>)
 80130fc:	f002 faf6 	bl	80156ec <iprintf>
    pbufs_freed += clen;
 8013100:	8bfa      	ldrh	r2, [r7, #30]
 8013102:	8a7b      	ldrh	r3, [r7, #18]
 8013104:	4413      	add	r3, r2
 8013106:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8013108:	68f8      	ldr	r0, [r7, #12]
 801310a:	f7fd fd33 	bl	8010b74 <pbuf_free>
  while (p != NULL) {
 801310e:	69bb      	ldr	r3, [r7, #24]
 8013110:	2b00      	cmp	r3, #0
 8013112:	d1dc      	bne.n	80130ce <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8013114:	6839      	ldr	r1, [r7, #0]
 8013116:	6878      	ldr	r0, [r7, #4]
 8013118:	f000 f8c2 	bl	80132a0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 801311c:	4b10      	ldr	r3, [pc, #64]	; (8013160 <ip_reass_free_complete_datagram+0x140>)
 801311e:	881b      	ldrh	r3, [r3, #0]
 8013120:	8bfa      	ldrh	r2, [r7, #30]
 8013122:	429a      	cmp	r2, r3
 8013124:	d905      	bls.n	8013132 <ip_reass_free_complete_datagram+0x112>
 8013126:	4b09      	ldr	r3, [pc, #36]	; (801314c <ip_reass_free_complete_datagram+0x12c>)
 8013128:	22d2      	movs	r2, #210	; 0xd2
 801312a:	490e      	ldr	r1, [pc, #56]	; (8013164 <ip_reass_free_complete_datagram+0x144>)
 801312c:	4809      	ldr	r0, [pc, #36]	; (8013154 <ip_reass_free_complete_datagram+0x134>)
 801312e:	f002 fadd 	bl	80156ec <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 8013132:	4b0b      	ldr	r3, [pc, #44]	; (8013160 <ip_reass_free_complete_datagram+0x140>)
 8013134:	881a      	ldrh	r2, [r3, #0]
 8013136:	8bfb      	ldrh	r3, [r7, #30]
 8013138:	1ad3      	subs	r3, r2, r3
 801313a:	b29a      	uxth	r2, r3
 801313c:	4b08      	ldr	r3, [pc, #32]	; (8013160 <ip_reass_free_complete_datagram+0x140>)
 801313e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8013140:	8bfb      	ldrh	r3, [r7, #30]
}
 8013142:	4618      	mov	r0, r3
 8013144:	3720      	adds	r7, #32
 8013146:	46bd      	mov	sp, r7
 8013148:	bd80      	pop	{r7, pc}
 801314a:	bf00      	nop
 801314c:	08018764 	.word	0x08018764
 8013150:	080187a0 	.word	0x080187a0
 8013154:	080187ac 	.word	0x080187ac
 8013158:	080187d4 	.word	0x080187d4
 801315c:	080187e8 	.word	0x080187e8
 8013160:	200005e0 	.word	0x200005e0
 8013164:	08018808 	.word	0x08018808

08013168 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8013168:	b580      	push	{r7, lr}
 801316a:	b08a      	sub	sp, #40	; 0x28
 801316c:	af00      	add	r7, sp, #0
 801316e:	6078      	str	r0, [r7, #4]
 8013170:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8013172:	2300      	movs	r3, #0
 8013174:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8013176:	2300      	movs	r3, #0
 8013178:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801317a:	2300      	movs	r3, #0
 801317c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801317e:	2300      	movs	r3, #0
 8013180:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8013182:	2300      	movs	r3, #0
 8013184:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8013186:	4b28      	ldr	r3, [pc, #160]	; (8013228 <ip_reass_remove_oldest_datagram+0xc0>)
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801318c:	e030      	b.n	80131f0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801318e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013190:	695a      	ldr	r2, [r3, #20]
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	68db      	ldr	r3, [r3, #12]
 8013196:	429a      	cmp	r2, r3
 8013198:	d10c      	bne.n	80131b4 <ip_reass_remove_oldest_datagram+0x4c>
 801319a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801319c:	699a      	ldr	r2, [r3, #24]
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	691b      	ldr	r3, [r3, #16]
 80131a2:	429a      	cmp	r2, r3
 80131a4:	d106      	bne.n	80131b4 <ip_reass_remove_oldest_datagram+0x4c>
 80131a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131a8:	899a      	ldrh	r2, [r3, #12]
 80131aa:	687b      	ldr	r3, [r7, #4]
 80131ac:	889b      	ldrh	r3, [r3, #4]
 80131ae:	b29b      	uxth	r3, r3
 80131b0:	429a      	cmp	r2, r3
 80131b2:	d014      	beq.n	80131de <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80131b4:	693b      	ldr	r3, [r7, #16]
 80131b6:	3301      	adds	r3, #1
 80131b8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80131ba:	6a3b      	ldr	r3, [r7, #32]
 80131bc:	2b00      	cmp	r3, #0
 80131be:	d104      	bne.n	80131ca <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80131c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131c2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80131c4:	69fb      	ldr	r3, [r7, #28]
 80131c6:	61bb      	str	r3, [r7, #24]
 80131c8:	e009      	b.n	80131de <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80131ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131cc:	7fda      	ldrb	r2, [r3, #31]
 80131ce:	6a3b      	ldr	r3, [r7, #32]
 80131d0:	7fdb      	ldrb	r3, [r3, #31]
 80131d2:	429a      	cmp	r2, r3
 80131d4:	d803      	bhi.n	80131de <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80131d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131d8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80131da:	69fb      	ldr	r3, [r7, #28]
 80131dc:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80131de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	d001      	beq.n	80131ea <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80131e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131e8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80131ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131ec:	681b      	ldr	r3, [r3, #0]
 80131ee:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80131f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131f2:	2b00      	cmp	r3, #0
 80131f4:	d1cb      	bne.n	801318e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 80131f6:	6a3b      	ldr	r3, [r7, #32]
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d008      	beq.n	801320e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80131fc:	69b9      	ldr	r1, [r7, #24]
 80131fe:	6a38      	ldr	r0, [r7, #32]
 8013200:	f7ff ff0e 	bl	8013020 <ip_reass_free_complete_datagram>
 8013204:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8013206:	697a      	ldr	r2, [r7, #20]
 8013208:	68fb      	ldr	r3, [r7, #12]
 801320a:	4413      	add	r3, r2
 801320c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801320e:	697a      	ldr	r2, [r7, #20]
 8013210:	683b      	ldr	r3, [r7, #0]
 8013212:	429a      	cmp	r2, r3
 8013214:	da02      	bge.n	801321c <ip_reass_remove_oldest_datagram+0xb4>
 8013216:	693b      	ldr	r3, [r7, #16]
 8013218:	2b01      	cmp	r3, #1
 801321a:	dcac      	bgt.n	8013176 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801321c:	697b      	ldr	r3, [r7, #20]
}
 801321e:	4618      	mov	r0, r3
 8013220:	3728      	adds	r7, #40	; 0x28
 8013222:	46bd      	mov	sp, r7
 8013224:	bd80      	pop	{r7, pc}
 8013226:	bf00      	nop
 8013228:	200005dc 	.word	0x200005dc

0801322c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801322c:	b580      	push	{r7, lr}
 801322e:	b084      	sub	sp, #16
 8013230:	af00      	add	r7, sp, #0
 8013232:	6078      	str	r0, [r7, #4]
 8013234:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8013236:	2001      	movs	r0, #1
 8013238:	f7fc ff54 	bl	80100e4 <memp_malloc>
 801323c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801323e:	68fb      	ldr	r3, [r7, #12]
 8013240:	2b00      	cmp	r3, #0
 8013242:	d110      	bne.n	8013266 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8013244:	6839      	ldr	r1, [r7, #0]
 8013246:	6878      	ldr	r0, [r7, #4]
 8013248:	f7ff ff8e 	bl	8013168 <ip_reass_remove_oldest_datagram>
 801324c:	4602      	mov	r2, r0
 801324e:	683b      	ldr	r3, [r7, #0]
 8013250:	4293      	cmp	r3, r2
 8013252:	dc03      	bgt.n	801325c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8013254:	2001      	movs	r0, #1
 8013256:	f7fc ff45 	bl	80100e4 <memp_malloc>
 801325a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801325c:	68fb      	ldr	r3, [r7, #12]
 801325e:	2b00      	cmp	r3, #0
 8013260:	d101      	bne.n	8013266 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 8013262:	2300      	movs	r3, #0
 8013264:	e016      	b.n	8013294 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8013266:	2220      	movs	r2, #32
 8013268:	2100      	movs	r1, #0
 801326a:	68f8      	ldr	r0, [r7, #12]
 801326c:	f001 fd40 	bl	8014cf0 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8013270:	68fb      	ldr	r3, [r7, #12]
 8013272:	2203      	movs	r2, #3
 8013274:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8013276:	4b09      	ldr	r3, [pc, #36]	; (801329c <ip_reass_enqueue_new_datagram+0x70>)
 8013278:	681a      	ldr	r2, [r3, #0]
 801327a:	68fb      	ldr	r3, [r7, #12]
 801327c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801327e:	4a07      	ldr	r2, [pc, #28]	; (801329c <ip_reass_enqueue_new_datagram+0x70>)
 8013280:	68fb      	ldr	r3, [r7, #12]
 8013282:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8013284:	68fb      	ldr	r3, [r7, #12]
 8013286:	3308      	adds	r3, #8
 8013288:	2214      	movs	r2, #20
 801328a:	6879      	ldr	r1, [r7, #4]
 801328c:	4618      	mov	r0, r3
 801328e:	f001 fd24 	bl	8014cda <memcpy>
  return ipr;
 8013292:	68fb      	ldr	r3, [r7, #12]
}
 8013294:	4618      	mov	r0, r3
 8013296:	3710      	adds	r7, #16
 8013298:	46bd      	mov	sp, r7
 801329a:	bd80      	pop	{r7, pc}
 801329c:	200005dc 	.word	0x200005dc

080132a0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80132a0:	b580      	push	{r7, lr}
 80132a2:	b082      	sub	sp, #8
 80132a4:	af00      	add	r7, sp, #0
 80132a6:	6078      	str	r0, [r7, #4]
 80132a8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80132aa:	4b10      	ldr	r3, [pc, #64]	; (80132ec <ip_reass_dequeue_datagram+0x4c>)
 80132ac:	681b      	ldr	r3, [r3, #0]
 80132ae:	687a      	ldr	r2, [r7, #4]
 80132b0:	429a      	cmp	r2, r3
 80132b2:	d104      	bne.n	80132be <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	681b      	ldr	r3, [r3, #0]
 80132b8:	4a0c      	ldr	r2, [pc, #48]	; (80132ec <ip_reass_dequeue_datagram+0x4c>)
 80132ba:	6013      	str	r3, [r2, #0]
 80132bc:	e00d      	b.n	80132da <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80132be:	683b      	ldr	r3, [r7, #0]
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	d106      	bne.n	80132d2 <ip_reass_dequeue_datagram+0x32>
 80132c4:	4b0a      	ldr	r3, [pc, #40]	; (80132f0 <ip_reass_dequeue_datagram+0x50>)
 80132c6:	f240 1245 	movw	r2, #325	; 0x145
 80132ca:	490a      	ldr	r1, [pc, #40]	; (80132f4 <ip_reass_dequeue_datagram+0x54>)
 80132cc:	480a      	ldr	r0, [pc, #40]	; (80132f8 <ip_reass_dequeue_datagram+0x58>)
 80132ce:	f002 fa0d 	bl	80156ec <iprintf>
    prev->next = ipr->next;
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	681a      	ldr	r2, [r3, #0]
 80132d6:	683b      	ldr	r3, [r7, #0]
 80132d8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80132da:	6879      	ldr	r1, [r7, #4]
 80132dc:	2001      	movs	r0, #1
 80132de:	f7fc ff4d 	bl	801017c <memp_free>
}
 80132e2:	bf00      	nop
 80132e4:	3708      	adds	r7, #8
 80132e6:	46bd      	mov	sp, r7
 80132e8:	bd80      	pop	{r7, pc}
 80132ea:	bf00      	nop
 80132ec:	200005dc 	.word	0x200005dc
 80132f0:	08018764 	.word	0x08018764
 80132f4:	08018824 	.word	0x08018824
 80132f8:	080187ac 	.word	0x080187ac

080132fc <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80132fc:	b580      	push	{r7, lr}
 80132fe:	b08c      	sub	sp, #48	; 0x30
 8013300:	af00      	add	r7, sp, #0
 8013302:	60f8      	str	r0, [r7, #12]
 8013304:	60b9      	str	r1, [r7, #8]
 8013306:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 8013308:	2300      	movs	r3, #0
 801330a:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801330c:	2301      	movs	r3, #1
 801330e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 8013310:	68bb      	ldr	r3, [r7, #8]
 8013312:	685b      	ldr	r3, [r3, #4]
 8013314:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8013316:	69fb      	ldr	r3, [r7, #28]
 8013318:	885b      	ldrh	r3, [r3, #2]
 801331a:	b29b      	uxth	r3, r3
 801331c:	4618      	mov	r0, r3
 801331e:	f7fc fb53 	bl	800f9c8 <lwip_htons>
 8013322:	4603      	mov	r3, r0
 8013324:	461a      	mov	r2, r3
 8013326:	69fb      	ldr	r3, [r7, #28]
 8013328:	781b      	ldrb	r3, [r3, #0]
 801332a:	b29b      	uxth	r3, r3
 801332c:	f003 030f 	and.w	r3, r3, #15
 8013330:	b29b      	uxth	r3, r3
 8013332:	009b      	lsls	r3, r3, #2
 8013334:	b29b      	uxth	r3, r3
 8013336:	1ad3      	subs	r3, r2, r3
 8013338:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 801333a:	69fb      	ldr	r3, [r7, #28]
 801333c:	88db      	ldrh	r3, [r3, #6]
 801333e:	b29b      	uxth	r3, r3
 8013340:	4618      	mov	r0, r3
 8013342:	f7fc fb41 	bl	800f9c8 <lwip_htons>
 8013346:	4603      	mov	r3, r0
 8013348:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801334c:	b29b      	uxth	r3, r3
 801334e:	00db      	lsls	r3, r3, #3
 8013350:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 8013352:	68bb      	ldr	r3, [r7, #8]
 8013354:	685b      	ldr	r3, [r3, #4]
 8013356:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8013358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801335a:	2200      	movs	r2, #0
 801335c:	701a      	strb	r2, [r3, #0]
 801335e:	2200      	movs	r2, #0
 8013360:	705a      	strb	r2, [r3, #1]
 8013362:	2200      	movs	r2, #0
 8013364:	709a      	strb	r2, [r3, #2]
 8013366:	2200      	movs	r2, #0
 8013368:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801336a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801336c:	8b3a      	ldrh	r2, [r7, #24]
 801336e:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 8013370:	8b3a      	ldrh	r2, [r7, #24]
 8013372:	8b7b      	ldrh	r3, [r7, #26]
 8013374:	4413      	add	r3, r2
 8013376:	b29a      	uxth	r2, r3
 8013378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801337a:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801337c:	68fb      	ldr	r3, [r7, #12]
 801337e:	685b      	ldr	r3, [r3, #4]
 8013380:	627b      	str	r3, [r7, #36]	; 0x24
 8013382:	e061      	b.n	8013448 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 8013384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013386:	685b      	ldr	r3, [r3, #4]
 8013388:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 801338a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801338c:	889b      	ldrh	r3, [r3, #4]
 801338e:	b29a      	uxth	r2, r3
 8013390:	697b      	ldr	r3, [r7, #20]
 8013392:	889b      	ldrh	r3, [r3, #4]
 8013394:	b29b      	uxth	r3, r3
 8013396:	429a      	cmp	r2, r3
 8013398:	d232      	bcs.n	8013400 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801339a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801339c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801339e:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80133a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133a2:	2b00      	cmp	r3, #0
 80133a4:	d01f      	beq.n	80133e6 <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80133a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133a8:	889b      	ldrh	r3, [r3, #4]
 80133aa:	b29a      	uxth	r2, r3
 80133ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133ae:	88db      	ldrh	r3, [r3, #6]
 80133b0:	b29b      	uxth	r3, r3
 80133b2:	429a      	cmp	r2, r3
 80133b4:	f0c0 80e3 	bcc.w	801357e <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 80133b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133ba:	88db      	ldrh	r3, [r3, #6]
 80133bc:	b29a      	uxth	r2, r3
 80133be:	697b      	ldr	r3, [r7, #20]
 80133c0:	889b      	ldrh	r3, [r3, #4]
 80133c2:	b29b      	uxth	r3, r3
 80133c4:	429a      	cmp	r2, r3
 80133c6:	f200 80da 	bhi.w	801357e <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80133ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133cc:	68ba      	ldr	r2, [r7, #8]
 80133ce:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80133d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133d2:	88db      	ldrh	r3, [r3, #6]
 80133d4:	b29a      	uxth	r2, r3
 80133d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133d8:	889b      	ldrh	r3, [r3, #4]
 80133da:	b29b      	uxth	r3, r3
 80133dc:	429a      	cmp	r2, r3
 80133de:	d037      	beq.n	8013450 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80133e0:	2300      	movs	r3, #0
 80133e2:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80133e4:	e034      	b.n	8013450 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 80133e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133e8:	88db      	ldrh	r3, [r3, #6]
 80133ea:	b29a      	uxth	r2, r3
 80133ec:	697b      	ldr	r3, [r7, #20]
 80133ee:	889b      	ldrh	r3, [r3, #4]
 80133f0:	b29b      	uxth	r3, r3
 80133f2:	429a      	cmp	r2, r3
 80133f4:	f200 80c5 	bhi.w	8013582 <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 80133f8:	68fb      	ldr	r3, [r7, #12]
 80133fa:	68ba      	ldr	r2, [r7, #8]
 80133fc:	605a      	str	r2, [r3, #4]
      break;
 80133fe:	e027      	b.n	8013450 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 8013400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013402:	889b      	ldrh	r3, [r3, #4]
 8013404:	b29a      	uxth	r2, r3
 8013406:	697b      	ldr	r3, [r7, #20]
 8013408:	889b      	ldrh	r3, [r3, #4]
 801340a:	b29b      	uxth	r3, r3
 801340c:	429a      	cmp	r2, r3
 801340e:	f000 80ba 	beq.w	8013586 <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8013412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013414:	889b      	ldrh	r3, [r3, #4]
 8013416:	b29a      	uxth	r2, r3
 8013418:	697b      	ldr	r3, [r7, #20]
 801341a:	88db      	ldrh	r3, [r3, #6]
 801341c:	b29b      	uxth	r3, r3
 801341e:	429a      	cmp	r2, r3
 8013420:	f0c0 80b3 	bcc.w	801358a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8013424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013426:	2b00      	cmp	r3, #0
 8013428:	d009      	beq.n	801343e <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 801342a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801342c:	88db      	ldrh	r3, [r3, #6]
 801342e:	b29a      	uxth	r2, r3
 8013430:	697b      	ldr	r3, [r7, #20]
 8013432:	889b      	ldrh	r3, [r3, #4]
 8013434:	b29b      	uxth	r3, r3
 8013436:	429a      	cmp	r2, r3
 8013438:	d001      	beq.n	801343e <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801343a:	2300      	movs	r3, #0
 801343c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801343e:	697b      	ldr	r3, [r7, #20]
 8013440:	681b      	ldr	r3, [r3, #0]
 8013442:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8013444:	697b      	ldr	r3, [r7, #20]
 8013446:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8013448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801344a:	2b00      	cmp	r3, #0
 801344c:	d19a      	bne.n	8013384 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 801344e:	e000      	b.n	8013452 <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 8013450:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8013452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013454:	2b00      	cmp	r3, #0
 8013456:	d12d      	bne.n	80134b4 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 8013458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801345a:	2b00      	cmp	r3, #0
 801345c:	d01c      	beq.n	8013498 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801345e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013460:	88db      	ldrh	r3, [r3, #6]
 8013462:	b29a      	uxth	r2, r3
 8013464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013466:	889b      	ldrh	r3, [r3, #4]
 8013468:	b29b      	uxth	r3, r3
 801346a:	429a      	cmp	r2, r3
 801346c:	d906      	bls.n	801347c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 801346e:	4b51      	ldr	r3, [pc, #324]	; (80135b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013470:	f240 12ab 	movw	r2, #427	; 0x1ab
 8013474:	4950      	ldr	r1, [pc, #320]	; (80135b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8013476:	4851      	ldr	r0, [pc, #324]	; (80135bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013478:	f002 f938 	bl	80156ec <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801347c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801347e:	68ba      	ldr	r2, [r7, #8]
 8013480:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8013482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013484:	88db      	ldrh	r3, [r3, #6]
 8013486:	b29a      	uxth	r2, r3
 8013488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801348a:	889b      	ldrh	r3, [r3, #4]
 801348c:	b29b      	uxth	r3, r3
 801348e:	429a      	cmp	r2, r3
 8013490:	d010      	beq.n	80134b4 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 8013492:	2300      	movs	r3, #0
 8013494:	623b      	str	r3, [r7, #32]
 8013496:	e00d      	b.n	80134b4 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8013498:	68fb      	ldr	r3, [r7, #12]
 801349a:	685b      	ldr	r3, [r3, #4]
 801349c:	2b00      	cmp	r3, #0
 801349e:	d006      	beq.n	80134ae <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 80134a0:	4b44      	ldr	r3, [pc, #272]	; (80135b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 80134a2:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 80134a6:	4946      	ldr	r1, [pc, #280]	; (80135c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80134a8:	4844      	ldr	r0, [pc, #272]	; (80135bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80134aa:	f002 f91f 	bl	80156ec <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	68ba      	ldr	r2, [r7, #8]
 80134b2:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	2b00      	cmp	r3, #0
 80134b8:	d105      	bne.n	80134c6 <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 80134ba:	68fb      	ldr	r3, [r7, #12]
 80134bc:	7f9b      	ldrb	r3, [r3, #30]
 80134be:	f003 0301 	and.w	r3, r3, #1
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	d059      	beq.n	801357a <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 80134c6:	6a3b      	ldr	r3, [r7, #32]
 80134c8:	2b00      	cmp	r3, #0
 80134ca:	d04f      	beq.n	801356c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 80134cc:	68fb      	ldr	r3, [r7, #12]
 80134ce:	685b      	ldr	r3, [r3, #4]
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	d006      	beq.n	80134e2 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80134d4:	68fb      	ldr	r3, [r7, #12]
 80134d6:	685b      	ldr	r3, [r3, #4]
 80134d8:	685b      	ldr	r3, [r3, #4]
 80134da:	889b      	ldrh	r3, [r3, #4]
 80134dc:	b29b      	uxth	r3, r3
 80134de:	2b00      	cmp	r3, #0
 80134e0:	d002      	beq.n	80134e8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80134e2:	2300      	movs	r3, #0
 80134e4:	623b      	str	r3, [r7, #32]
 80134e6:	e041      	b.n	801356c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80134e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80134ea:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 80134ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80134ee:	681b      	ldr	r3, [r3, #0]
 80134f0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80134f2:	e012      	b.n	801351a <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 80134f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134f6:	685b      	ldr	r3, [r3, #4]
 80134f8:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 80134fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134fc:	88db      	ldrh	r3, [r3, #6]
 80134fe:	b29a      	uxth	r2, r3
 8013500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013502:	889b      	ldrh	r3, [r3, #4]
 8013504:	b29b      	uxth	r3, r3
 8013506:	429a      	cmp	r2, r3
 8013508:	d002      	beq.n	8013510 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 801350a:	2300      	movs	r3, #0
 801350c:	623b      	str	r3, [r7, #32]
            break;
 801350e:	e007      	b.n	8013520 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 8013510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013512:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8013514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013516:	681b      	ldr	r3, [r3, #0]
 8013518:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801351a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801351c:	2b00      	cmp	r3, #0
 801351e:	d1e9      	bne.n	80134f4 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8013520:	6a3b      	ldr	r3, [r7, #32]
 8013522:	2b00      	cmp	r3, #0
 8013524:	d022      	beq.n	801356c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8013526:	68fb      	ldr	r3, [r7, #12]
 8013528:	685b      	ldr	r3, [r3, #4]
 801352a:	2b00      	cmp	r3, #0
 801352c:	d106      	bne.n	801353c <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 801352e:	4b21      	ldr	r3, [pc, #132]	; (80135b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013530:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 8013534:	4923      	ldr	r1, [pc, #140]	; (80135c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8013536:	4821      	ldr	r0, [pc, #132]	; (80135bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013538:	f002 f8d8 	bl	80156ec <iprintf>
          LWIP_ASSERT("sanity check",
 801353c:	68fb      	ldr	r3, [r7, #12]
 801353e:	685b      	ldr	r3, [r3, #4]
 8013540:	685b      	ldr	r3, [r3, #4]
 8013542:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013544:	429a      	cmp	r2, r3
 8013546:	d106      	bne.n	8013556 <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 8013548:	4b1a      	ldr	r3, [pc, #104]	; (80135b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801354a:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 801354e:	491d      	ldr	r1, [pc, #116]	; (80135c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8013550:	481a      	ldr	r0, [pc, #104]	; (80135bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013552:	f002 f8cb 	bl	80156ec <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8013556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	2b00      	cmp	r3, #0
 801355c:	d006      	beq.n	801356c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 801355e:	4b15      	ldr	r3, [pc, #84]	; (80135b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013560:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 8013564:	4918      	ldr	r1, [pc, #96]	; (80135c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8013566:	4815      	ldr	r0, [pc, #84]	; (80135bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013568:	f002 f8c0 	bl	80156ec <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801356c:	6a3b      	ldr	r3, [r7, #32]
 801356e:	2b00      	cmp	r3, #0
 8013570:	bf14      	ite	ne
 8013572:	2301      	movne	r3, #1
 8013574:	2300      	moveq	r3, #0
 8013576:	b2db      	uxtb	r3, r3
 8013578:	e018      	b.n	80135ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801357a:	2300      	movs	r3, #0
 801357c:	e016      	b.n	80135ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 801357e:	bf00      	nop
 8013580:	e004      	b.n	801358c <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 8013582:	bf00      	nop
 8013584:	e002      	b.n	801358c <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8013586:	bf00      	nop
 8013588:	e000      	b.n	801358c <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 801358a:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 801358c:	68b8      	ldr	r0, [r7, #8]
 801358e:	f7fd fb85 	bl	8010c9c <pbuf_clen>
 8013592:	4603      	mov	r3, r0
 8013594:	461a      	mov	r2, r3
 8013596:	4b0d      	ldr	r3, [pc, #52]	; (80135cc <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8013598:	881b      	ldrh	r3, [r3, #0]
 801359a:	1a9b      	subs	r3, r3, r2
 801359c:	b29a      	uxth	r2, r3
 801359e:	4b0b      	ldr	r3, [pc, #44]	; (80135cc <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80135a0:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 80135a2:	68b8      	ldr	r0, [r7, #8]
 80135a4:	f7fd fae6 	bl	8010b74 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 80135a8:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 80135ac:	4618      	mov	r0, r3
 80135ae:	3730      	adds	r7, #48	; 0x30
 80135b0:	46bd      	mov	sp, r7
 80135b2:	bd80      	pop	{r7, pc}
 80135b4:	08018764 	.word	0x08018764
 80135b8:	08018840 	.word	0x08018840
 80135bc:	080187ac 	.word	0x080187ac
 80135c0:	08018860 	.word	0x08018860
 80135c4:	08018898 	.word	0x08018898
 80135c8:	080188a8 	.word	0x080188a8
 80135cc:	200005e0 	.word	0x200005e0

080135d0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80135d0:	b580      	push	{r7, lr}
 80135d2:	b08e      	sub	sp, #56	; 0x38
 80135d4:	af00      	add	r7, sp, #0
 80135d6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	685b      	ldr	r3, [r3, #4]
 80135dc:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 80135de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135e0:	781b      	ldrb	r3, [r3, #0]
 80135e2:	f003 030f 	and.w	r3, r3, #15
 80135e6:	009b      	lsls	r3, r3, #2
 80135e8:	2b14      	cmp	r3, #20
 80135ea:	f040 8131 	bne.w	8013850 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 80135ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135f0:	88db      	ldrh	r3, [r3, #6]
 80135f2:	b29b      	uxth	r3, r3
 80135f4:	4618      	mov	r0, r3
 80135f6:	f7fc f9e7 	bl	800f9c8 <lwip_htons>
 80135fa:	4603      	mov	r3, r0
 80135fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013600:	b29b      	uxth	r3, r3
 8013602:	00db      	lsls	r3, r3, #3
 8013604:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8013606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013608:	885b      	ldrh	r3, [r3, #2]
 801360a:	b29b      	uxth	r3, r3
 801360c:	4618      	mov	r0, r3
 801360e:	f7fc f9db 	bl	800f9c8 <lwip_htons>
 8013612:	4603      	mov	r3, r0
 8013614:	461a      	mov	r2, r3
 8013616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013618:	781b      	ldrb	r3, [r3, #0]
 801361a:	b29b      	uxth	r3, r3
 801361c:	f003 030f 	and.w	r3, r3, #15
 8013620:	b29b      	uxth	r3, r3
 8013622:	009b      	lsls	r3, r3, #2
 8013624:	b29b      	uxth	r3, r3
 8013626:	1ad3      	subs	r3, r2, r3
 8013628:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801362a:	6878      	ldr	r0, [r7, #4]
 801362c:	f7fd fb36 	bl	8010c9c <pbuf_clen>
 8013630:	4603      	mov	r3, r0
 8013632:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8013634:	4b8d      	ldr	r3, [pc, #564]	; (801386c <ip4_reass+0x29c>)
 8013636:	881b      	ldrh	r3, [r3, #0]
 8013638:	461a      	mov	r2, r3
 801363a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801363c:	4413      	add	r3, r2
 801363e:	2b0a      	cmp	r3, #10
 8013640:	dd10      	ble.n	8013664 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8013642:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013644:	4619      	mov	r1, r3
 8013646:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013648:	f7ff fd8e 	bl	8013168 <ip_reass_remove_oldest_datagram>
 801364c:	4603      	mov	r3, r0
 801364e:	2b00      	cmp	r3, #0
 8013650:	f000 8100 	beq.w	8013854 <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8013654:	4b85      	ldr	r3, [pc, #532]	; (801386c <ip4_reass+0x29c>)
 8013656:	881b      	ldrh	r3, [r3, #0]
 8013658:	461a      	mov	r2, r3
 801365a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801365c:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801365e:	2b0a      	cmp	r3, #10
 8013660:	f300 80f8 	bgt.w	8013854 <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8013664:	4b82      	ldr	r3, [pc, #520]	; (8013870 <ip4_reass+0x2a0>)
 8013666:	681b      	ldr	r3, [r3, #0]
 8013668:	633b      	str	r3, [r7, #48]	; 0x30
 801366a:	e015      	b.n	8013698 <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801366c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801366e:	695a      	ldr	r2, [r3, #20]
 8013670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013672:	68db      	ldr	r3, [r3, #12]
 8013674:	429a      	cmp	r2, r3
 8013676:	d10c      	bne.n	8013692 <ip4_reass+0xc2>
 8013678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801367a:	699a      	ldr	r2, [r3, #24]
 801367c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801367e:	691b      	ldr	r3, [r3, #16]
 8013680:	429a      	cmp	r2, r3
 8013682:	d106      	bne.n	8013692 <ip4_reass+0xc2>
 8013684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013686:	899a      	ldrh	r2, [r3, #12]
 8013688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801368a:	889b      	ldrh	r3, [r3, #4]
 801368c:	b29b      	uxth	r3, r3
 801368e:	429a      	cmp	r2, r3
 8013690:	d006      	beq.n	80136a0 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8013692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	633b      	str	r3, [r7, #48]	; 0x30
 8013698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801369a:	2b00      	cmp	r3, #0
 801369c:	d1e6      	bne.n	801366c <ip4_reass+0x9c>
 801369e:	e000      	b.n	80136a2 <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80136a0:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80136a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136a4:	2b00      	cmp	r3, #0
 80136a6:	d109      	bne.n	80136bc <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80136a8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80136aa:	4619      	mov	r1, r3
 80136ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80136ae:	f7ff fdbd 	bl	801322c <ip_reass_enqueue_new_datagram>
 80136b2:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80136b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d11c      	bne.n	80136f4 <ip4_reass+0x124>
      goto nullreturn;
 80136ba:	e0ce      	b.n	801385a <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80136bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136be:	88db      	ldrh	r3, [r3, #6]
 80136c0:	b29b      	uxth	r3, r3
 80136c2:	4618      	mov	r0, r3
 80136c4:	f7fc f980 	bl	800f9c8 <lwip_htons>
 80136c8:	4603      	mov	r3, r0
 80136ca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80136ce:	2b00      	cmp	r3, #0
 80136d0:	d110      	bne.n	80136f4 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80136d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136d4:	89db      	ldrh	r3, [r3, #14]
 80136d6:	4618      	mov	r0, r3
 80136d8:	f7fc f976 	bl	800f9c8 <lwip_htons>
 80136dc:	4603      	mov	r3, r0
 80136de:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	d006      	beq.n	80136f4 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80136e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136e8:	3308      	adds	r3, #8
 80136ea:	2214      	movs	r2, #20
 80136ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80136ee:	4618      	mov	r0, r3
 80136f0:	f001 faf3 	bl	8014cda <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80136f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136f6:	88db      	ldrh	r3, [r3, #6]
 80136f8:	b29b      	uxth	r3, r3
 80136fa:	f003 0320 	and.w	r3, r3, #32
 80136fe:	2b00      	cmp	r3, #0
 8013700:	bf0c      	ite	eq
 8013702:	2301      	moveq	r3, #1
 8013704:	2300      	movne	r3, #0
 8013706:	b2db      	uxtb	r3, r3
 8013708:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801370a:	69fb      	ldr	r3, [r7, #28]
 801370c:	2b00      	cmp	r3, #0
 801370e:	d00e      	beq.n	801372e <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 8013710:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8013712:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013714:	4413      	add	r3, r2
 8013716:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8013718:	8b7a      	ldrh	r2, [r7, #26]
 801371a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801371c:	429a      	cmp	r2, r3
 801371e:	f0c0 8099 	bcc.w	8013854 <ip4_reass+0x284>
 8013722:	8b7b      	ldrh	r3, [r7, #26]
 8013724:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8013728:	4293      	cmp	r3, r2
 801372a:	f200 8093 	bhi.w	8013854 <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801372e:	69fa      	ldr	r2, [r7, #28]
 8013730:	6879      	ldr	r1, [r7, #4]
 8013732:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013734:	f7ff fde2 	bl	80132fc <ip_reass_chain_frag_into_datagram_and_validate>
 8013738:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801373a:	697b      	ldr	r3, [r7, #20]
 801373c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013740:	f000 808a 	beq.w	8013858 <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8013744:	4b49      	ldr	r3, [pc, #292]	; (801386c <ip4_reass+0x29c>)
 8013746:	881a      	ldrh	r2, [r3, #0]
 8013748:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801374a:	4413      	add	r3, r2
 801374c:	b29a      	uxth	r2, r3
 801374e:	4b47      	ldr	r3, [pc, #284]	; (801386c <ip4_reass+0x29c>)
 8013750:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8013752:	69fb      	ldr	r3, [r7, #28]
 8013754:	2b00      	cmp	r3, #0
 8013756:	d00d      	beq.n	8013774 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 8013758:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801375a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801375c:	4413      	add	r3, r2
 801375e:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8013760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013762:	8a7a      	ldrh	r2, [r7, #18]
 8013764:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8013766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013768:	7f9b      	ldrb	r3, [r3, #30]
 801376a:	f043 0301 	orr.w	r3, r3, #1
 801376e:	b2da      	uxtb	r2, r3
 8013770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013772:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8013774:	697b      	ldr	r3, [r7, #20]
 8013776:	2b01      	cmp	r3, #1
 8013778:	d168      	bne.n	801384c <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 801377a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801377c:	8b9b      	ldrh	r3, [r3, #28]
 801377e:	3314      	adds	r3, #20
 8013780:	b29a      	uxth	r2, r3
 8013782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013784:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 8013786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013788:	685b      	ldr	r3, [r3, #4]
 801378a:	685b      	ldr	r3, [r3, #4]
 801378c:	681b      	ldr	r3, [r3, #0]
 801378e:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 8013790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013792:	685b      	ldr	r3, [r3, #4]
 8013794:	685b      	ldr	r3, [r3, #4]
 8013796:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8013798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801379a:	3308      	adds	r3, #8
 801379c:	2214      	movs	r2, #20
 801379e:	4619      	mov	r1, r3
 80137a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80137a2:	f001 fa9a 	bl	8014cda <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 80137a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137a8:	8b9b      	ldrh	r3, [r3, #28]
 80137aa:	4618      	mov	r0, r3
 80137ac:	f7fc f90c 	bl	800f9c8 <lwip_htons>
 80137b0:	4603      	mov	r3, r0
 80137b2:	461a      	mov	r2, r3
 80137b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80137b6:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80137b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80137ba:	2200      	movs	r2, #0
 80137bc:	719a      	strb	r2, [r3, #6]
 80137be:	2200      	movs	r2, #0
 80137c0:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80137c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80137c4:	2200      	movs	r2, #0
 80137c6:	729a      	strb	r2, [r3, #10]
 80137c8:	2200      	movs	r2, #0
 80137ca:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80137cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137ce:	685b      	ldr	r3, [r3, #4]
 80137d0:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80137d2:	e00e      	b.n	80137f2 <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 80137d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80137d6:	685b      	ldr	r3, [r3, #4]
 80137d8:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 80137da:	f06f 0113 	mvn.w	r1, #19
 80137de:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80137e0:	f7fd f9a4 	bl	8010b2c <pbuf_header>
      pbuf_cat(p, r);
 80137e4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80137e6:	6878      	ldr	r0, [r7, #4]
 80137e8:	f7fd fa90 	bl	8010d0c <pbuf_cat>
      r = iprh->next_pbuf;
 80137ec:	68fb      	ldr	r3, [r7, #12]
 80137ee:	681b      	ldr	r3, [r3, #0]
 80137f0:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80137f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d1ed      	bne.n	80137d4 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80137f8:	4b1d      	ldr	r3, [pc, #116]	; (8013870 <ip4_reass+0x2a0>)
 80137fa:	681b      	ldr	r3, [r3, #0]
 80137fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80137fe:	429a      	cmp	r2, r3
 8013800:	d102      	bne.n	8013808 <ip4_reass+0x238>
      ipr_prev = NULL;
 8013802:	2300      	movs	r3, #0
 8013804:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013806:	e010      	b.n	801382a <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8013808:	4b19      	ldr	r3, [pc, #100]	; (8013870 <ip4_reass+0x2a0>)
 801380a:	681b      	ldr	r3, [r3, #0]
 801380c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801380e:	e007      	b.n	8013820 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 8013810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013812:	681b      	ldr	r3, [r3, #0]
 8013814:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013816:	429a      	cmp	r2, r3
 8013818:	d006      	beq.n	8013828 <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801381a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801381c:	681b      	ldr	r3, [r3, #0]
 801381e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013822:	2b00      	cmp	r3, #0
 8013824:	d1f4      	bne.n	8013810 <ip4_reass+0x240>
 8013826:	e000      	b.n	801382a <ip4_reass+0x25a>
          break;
 8013828:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801382a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801382c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801382e:	f7ff fd37 	bl	80132a0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 8013832:	6878      	ldr	r0, [r7, #4]
 8013834:	f7fd fa32 	bl	8010c9c <pbuf_clen>
 8013838:	4603      	mov	r3, r0
 801383a:	461a      	mov	r2, r3
 801383c:	4b0b      	ldr	r3, [pc, #44]	; (801386c <ip4_reass+0x29c>)
 801383e:	881b      	ldrh	r3, [r3, #0]
 8013840:	1a9b      	subs	r3, r3, r2
 8013842:	b29a      	uxth	r2, r3
 8013844:	4b09      	ldr	r3, [pc, #36]	; (801386c <ip4_reass+0x29c>)
 8013846:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	e00a      	b.n	8013862 <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801384c:	2300      	movs	r3, #0
 801384e:	e008      	b.n	8013862 <ip4_reass+0x292>
    goto nullreturn;
 8013850:	bf00      	nop
 8013852:	e002      	b.n	801385a <ip4_reass+0x28a>

nullreturn:
 8013854:	bf00      	nop
 8013856:	e000      	b.n	801385a <ip4_reass+0x28a>
    goto nullreturn;
 8013858:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801385a:	6878      	ldr	r0, [r7, #4]
 801385c:	f7fd f98a 	bl	8010b74 <pbuf_free>
  return NULL;
 8013860:	2300      	movs	r3, #0
}
 8013862:	4618      	mov	r0, r3
 8013864:	3738      	adds	r7, #56	; 0x38
 8013866:	46bd      	mov	sp, r7
 8013868:	bd80      	pop	{r7, pc}
 801386a:	bf00      	nop
 801386c:	200005e0 	.word	0x200005e0
 8013870:	200005dc 	.word	0x200005dc

08013874 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 8013874:	b580      	push	{r7, lr}
 8013876:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 8013878:	2002      	movs	r0, #2
 801387a:	f7fc fc33 	bl	80100e4 <memp_malloc>
 801387e:	4603      	mov	r3, r0
}
 8013880:	4618      	mov	r0, r3
 8013882:	bd80      	pop	{r7, pc}

08013884 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 8013884:	b580      	push	{r7, lr}
 8013886:	b082      	sub	sp, #8
 8013888:	af00      	add	r7, sp, #0
 801388a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	2b00      	cmp	r3, #0
 8013890:	d106      	bne.n	80138a0 <ip_frag_free_pbuf_custom_ref+0x1c>
 8013892:	4b07      	ldr	r3, [pc, #28]	; (80138b0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8013894:	f240 22ae 	movw	r2, #686	; 0x2ae
 8013898:	4906      	ldr	r1, [pc, #24]	; (80138b4 <ip_frag_free_pbuf_custom_ref+0x30>)
 801389a:	4807      	ldr	r0, [pc, #28]	; (80138b8 <ip_frag_free_pbuf_custom_ref+0x34>)
 801389c:	f001 ff26 	bl	80156ec <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80138a0:	6879      	ldr	r1, [r7, #4]
 80138a2:	2002      	movs	r0, #2
 80138a4:	f7fc fc6a 	bl	801017c <memp_free>
}
 80138a8:	bf00      	nop
 80138aa:	3708      	adds	r7, #8
 80138ac:	46bd      	mov	sp, r7
 80138ae:	bd80      	pop	{r7, pc}
 80138b0:	08018764 	.word	0x08018764
 80138b4:	080188cc 	.word	0x080188cc
 80138b8:	080187ac 	.word	0x080187ac

080138bc <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80138bc:	b580      	push	{r7, lr}
 80138be:	b084      	sub	sp, #16
 80138c0:	af00      	add	r7, sp, #0
 80138c2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80138c8:	68fb      	ldr	r3, [r7, #12]
 80138ca:	2b00      	cmp	r3, #0
 80138cc:	d106      	bne.n	80138dc <ipfrag_free_pbuf_custom+0x20>
 80138ce:	4b11      	ldr	r3, [pc, #68]	; (8013914 <ipfrag_free_pbuf_custom+0x58>)
 80138d0:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80138d4:	4910      	ldr	r1, [pc, #64]	; (8013918 <ipfrag_free_pbuf_custom+0x5c>)
 80138d6:	4811      	ldr	r0, [pc, #68]	; (801391c <ipfrag_free_pbuf_custom+0x60>)
 80138d8:	f001 ff08 	bl	80156ec <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 80138dc:	68fa      	ldr	r2, [r7, #12]
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	429a      	cmp	r2, r3
 80138e2:	d006      	beq.n	80138f2 <ipfrag_free_pbuf_custom+0x36>
 80138e4:	4b0b      	ldr	r3, [pc, #44]	; (8013914 <ipfrag_free_pbuf_custom+0x58>)
 80138e6:	f240 22b9 	movw	r2, #697	; 0x2b9
 80138ea:	490d      	ldr	r1, [pc, #52]	; (8013920 <ipfrag_free_pbuf_custom+0x64>)
 80138ec:	480b      	ldr	r0, [pc, #44]	; (801391c <ipfrag_free_pbuf_custom+0x60>)
 80138ee:	f001 fefd 	bl	80156ec <iprintf>
  if (pcr->original != NULL) {
 80138f2:	68fb      	ldr	r3, [r7, #12]
 80138f4:	695b      	ldr	r3, [r3, #20]
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d004      	beq.n	8013904 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80138fa:	68fb      	ldr	r3, [r7, #12]
 80138fc:	695b      	ldr	r3, [r3, #20]
 80138fe:	4618      	mov	r0, r3
 8013900:	f7fd f938 	bl	8010b74 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8013904:	68f8      	ldr	r0, [r7, #12]
 8013906:	f7ff ffbd 	bl	8013884 <ip_frag_free_pbuf_custom_ref>
}
 801390a:	bf00      	nop
 801390c:	3710      	adds	r7, #16
 801390e:	46bd      	mov	sp, r7
 8013910:	bd80      	pop	{r7, pc}
 8013912:	bf00      	nop
 8013914:	08018764 	.word	0x08018764
 8013918:	080188d8 	.word	0x080188d8
 801391c:	080187ac 	.word	0x080187ac
 8013920:	080188e4 	.word	0x080188e4

08013924 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8013924:	b580      	push	{r7, lr}
 8013926:	b092      	sub	sp, #72	; 0x48
 8013928:	af02      	add	r7, sp, #8
 801392a:	60f8      	str	r0, [r7, #12]
 801392c:	60b9      	str	r1, [r7, #8]
 801392e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8013930:	2300      	movs	r3, #0
 8013932:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 8013934:	68bb      	ldr	r3, [r7, #8]
 8013936:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8013938:	3b14      	subs	r3, #20
 801393a:	2b00      	cmp	r3, #0
 801393c:	da00      	bge.n	8013940 <ip4_frag+0x1c>
 801393e:	3307      	adds	r3, #7
 8013940:	10db      	asrs	r3, r3, #3
 8013942:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8013944:	2314      	movs	r3, #20
 8013946:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 8013948:	68fb      	ldr	r3, [r7, #12]
 801394a:	685b      	ldr	r3, [r3, #4]
 801394c:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 801394e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013950:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 8013952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013954:	781b      	ldrb	r3, [r3, #0]
 8013956:	f003 030f 	and.w	r3, r3, #15
 801395a:	009b      	lsls	r3, r3, #2
 801395c:	2b14      	cmp	r3, #20
 801395e:	d009      	beq.n	8013974 <ip4_frag+0x50>
 8013960:	4b79      	ldr	r3, [pc, #484]	; (8013b48 <ip4_frag+0x224>)
 8013962:	f240 22e1 	movw	r2, #737	; 0x2e1
 8013966:	4979      	ldr	r1, [pc, #484]	; (8013b4c <ip4_frag+0x228>)
 8013968:	4879      	ldr	r0, [pc, #484]	; (8013b50 <ip4_frag+0x22c>)
 801396a:	f001 febf 	bl	80156ec <iprintf>
 801396e:	f06f 0305 	mvn.w	r3, #5
 8013972:	e0e5      	b.n	8013b40 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8013974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013976:	88db      	ldrh	r3, [r3, #6]
 8013978:	b29b      	uxth	r3, r3
 801397a:	4618      	mov	r0, r3
 801397c:	f7fc f824 	bl	800f9c8 <lwip_htons>
 8013980:	4603      	mov	r3, r0
 8013982:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 8013984:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013986:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801398a:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 801398c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801398e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8013992:	2b00      	cmp	r3, #0
 8013994:	d009      	beq.n	80139aa <ip4_frag+0x86>
 8013996:	4b6c      	ldr	r3, [pc, #432]	; (8013b48 <ip4_frag+0x224>)
 8013998:	f240 22e6 	movw	r2, #742	; 0x2e6
 801399c:	496d      	ldr	r1, [pc, #436]	; (8013b54 <ip4_frag+0x230>)
 801399e:	486c      	ldr	r0, [pc, #432]	; (8013b50 <ip4_frag+0x22c>)
 80139a0:	f001 fea4 	bl	80156ec <iprintf>
 80139a4:	f06f 0305 	mvn.w	r3, #5
 80139a8:	e0ca      	b.n	8013b40 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 80139aa:	68fb      	ldr	r3, [r7, #12]
 80139ac:	891b      	ldrh	r3, [r3, #8]
 80139ae:	3b14      	subs	r3, #20
 80139b0:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 80139b2:	e0bc      	b.n	8013b2e <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 80139b4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80139b6:	00da      	lsls	r2, r3, #3
 80139b8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80139ba:	4293      	cmp	r3, r2
 80139bc:	bfa8      	it	ge
 80139be:	4613      	movge	r3, r2
 80139c0:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80139c2:	2200      	movs	r2, #0
 80139c4:	2114      	movs	r1, #20
 80139c6:	2002      	movs	r0, #2
 80139c8:	f7fc fd66 	bl	8010498 <pbuf_alloc>
 80139cc:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 80139ce:	6a3b      	ldr	r3, [r7, #32]
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	f000 80b2 	beq.w	8013b3a <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80139d6:	68fb      	ldr	r3, [r7, #12]
 80139d8:	895b      	ldrh	r3, [r3, #10]
 80139da:	2b13      	cmp	r3, #19
 80139dc:	d806      	bhi.n	80139ec <ip4_frag+0xc8>
 80139de:	4b5a      	ldr	r3, [pc, #360]	; (8013b48 <ip4_frag+0x224>)
 80139e0:	f240 3209 	movw	r2, #777	; 0x309
 80139e4:	495c      	ldr	r1, [pc, #368]	; (8013b58 <ip4_frag+0x234>)
 80139e6:	485a      	ldr	r0, [pc, #360]	; (8013b50 <ip4_frag+0x22c>)
 80139e8:	f001 fe80 	bl	80156ec <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80139ec:	6a3b      	ldr	r3, [r7, #32]
 80139ee:	685b      	ldr	r3, [r3, #4]
 80139f0:	2214      	movs	r2, #20
 80139f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80139f4:	4618      	mov	r0, r3
 80139f6:	f001 f970 	bl	8014cda <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80139fa:	6a3b      	ldr	r3, [r7, #32]
 80139fc:	685b      	ldr	r3, [r3, #4]
 80139fe:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 8013a00:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8013a02:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 8013a04:	e04f      	b.n	8013aa6 <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 8013a06:	68fb      	ldr	r3, [r7, #12]
 8013a08:	895a      	ldrh	r2, [r3, #10]
 8013a0a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8013a0c:	1ad3      	subs	r3, r2, r3
 8013a0e:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8013a10:	8b7a      	ldrh	r2, [r7, #26]
 8013a12:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8013a14:	4293      	cmp	r3, r2
 8013a16:	bf28      	it	cs
 8013a18:	4613      	movcs	r3, r2
 8013a1a:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8013a1c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	d105      	bne.n	8013a2e <ip4_frag+0x10a>
        poff = 0;
 8013a22:	2300      	movs	r3, #0
 8013a24:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8013a26:	68fb      	ldr	r3, [r7, #12]
 8013a28:	681b      	ldr	r3, [r3, #0]
 8013a2a:	60fb      	str	r3, [r7, #12]
        continue;
 8013a2c:	e03b      	b.n	8013aa6 <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8013a2e:	f7ff ff21 	bl	8013874 <ip_frag_alloc_pbuf_custom_ref>
 8013a32:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 8013a34:	697b      	ldr	r3, [r7, #20]
 8013a36:	2b00      	cmp	r3, #0
 8013a38:	d103      	bne.n	8013a42 <ip4_frag+0x11e>
        pbuf_free(rambuf);
 8013a3a:	6a38      	ldr	r0, [r7, #32]
 8013a3c:	f7fd f89a 	bl	8010b74 <pbuf_free>
        goto memerr;
 8013a40:	e07c      	b.n	8013b3c <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8013a42:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 8013a44:	68fb      	ldr	r3, [r7, #12]
 8013a46:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8013a48:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8013a4a:	4413      	add	r3, r2
 8013a4c:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 8013a4e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8013a50:	9201      	str	r2, [sp, #4]
 8013a52:	9300      	str	r3, [sp, #0]
 8013a54:	4603      	mov	r3, r0
 8013a56:	2202      	movs	r2, #2
 8013a58:	2004      	movs	r0, #4
 8013a5a:	f7fc fead 	bl	80107b8 <pbuf_alloced_custom>
 8013a5e:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 8013a60:	693b      	ldr	r3, [r7, #16]
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d106      	bne.n	8013a74 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 8013a66:	6978      	ldr	r0, [r7, #20]
 8013a68:	f7ff ff0c 	bl	8013884 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8013a6c:	6a38      	ldr	r0, [r7, #32]
 8013a6e:	f7fd f881 	bl	8010b74 <pbuf_free>
        goto memerr;
 8013a72:	e063      	b.n	8013b3c <ip4_frag+0x218>
      }
      pbuf_ref(p);
 8013a74:	68f8      	ldr	r0, [r7, #12]
 8013a76:	f7fd f927 	bl	8010cc8 <pbuf_ref>
      pcr->original = p;
 8013a7a:	697b      	ldr	r3, [r7, #20]
 8013a7c:	68fa      	ldr	r2, [r7, #12]
 8013a7e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8013a80:	697b      	ldr	r3, [r7, #20]
 8013a82:	4a36      	ldr	r2, [pc, #216]	; (8013b5c <ip4_frag+0x238>)
 8013a84:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8013a86:	6939      	ldr	r1, [r7, #16]
 8013a88:	6a38      	ldr	r0, [r7, #32]
 8013a8a:	f7fd f93f 	bl	8010d0c <pbuf_cat>
      left_to_copy -= newpbuflen;
 8013a8e:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8013a90:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8013a92:	1ad3      	subs	r3, r2, r3
 8013a94:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 8013a96:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8013a98:	2b00      	cmp	r3, #0
 8013a9a:	d004      	beq.n	8013aa6 <ip4_frag+0x182>
        poff = 0;
 8013a9c:	2300      	movs	r3, #0
 8013a9e:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8013aa0:	68fb      	ldr	r3, [r7, #12]
 8013aa2:	681b      	ldr	r3, [r3, #0]
 8013aa4:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8013aa6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	d1ac      	bne.n	8013a06 <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 8013aac:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8013aae:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8013ab0:	4413      	add	r3, r2
 8013ab2:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8013ab4:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8013ab6:	68bb      	ldr	r3, [r7, #8]
 8013ab8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8013aba:	3b14      	subs	r3, #20
 8013abc:	429a      	cmp	r2, r3
 8013abe:	bfd4      	ite	le
 8013ac0:	2301      	movle	r3, #1
 8013ac2:	2300      	movgt	r3, #0
 8013ac4:	b2db      	uxtb	r3, r3
 8013ac6:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8013ac8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8013aca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013ace:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 8013ad0:	69fb      	ldr	r3, [r7, #28]
 8013ad2:	2b00      	cmp	r3, #0
 8013ad4:	d103      	bne.n	8013ade <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 8013ad6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013ad8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8013adc:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8013ade:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013ae0:	4618      	mov	r0, r3
 8013ae2:	f7fb ff71 	bl	800f9c8 <lwip_htons>
 8013ae6:	4603      	mov	r3, r0
 8013ae8:	461a      	mov	r2, r3
 8013aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013aec:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 8013aee:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8013af0:	3314      	adds	r3, #20
 8013af2:	b29b      	uxth	r3, r3
 8013af4:	4618      	mov	r0, r3
 8013af6:	f7fb ff67 	bl	800f9c8 <lwip_htons>
 8013afa:	4603      	mov	r3, r0
 8013afc:	461a      	mov	r2, r3
 8013afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b00:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8013b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b04:	2200      	movs	r2, #0
 8013b06:	729a      	strb	r2, [r3, #10]
 8013b08:	2200      	movs	r2, #0
 8013b0a:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8013b0c:	68bb      	ldr	r3, [r7, #8]
 8013b0e:	695b      	ldr	r3, [r3, #20]
 8013b10:	687a      	ldr	r2, [r7, #4]
 8013b12:	6a39      	ldr	r1, [r7, #32]
 8013b14:	68b8      	ldr	r0, [r7, #8]
 8013b16:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8013b18:	6a38      	ldr	r0, [r7, #32]
 8013b1a:	f7fd f82b 	bl	8010b74 <pbuf_free>
    left -= fragsize;
 8013b1e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8013b20:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8013b22:	1ad3      	subs	r3, r2, r3
 8013b24:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 8013b26:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8013b28:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8013b2a:	4413      	add	r3, r2
 8013b2c:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 8013b2e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013b30:	2b00      	cmp	r3, #0
 8013b32:	f47f af3f 	bne.w	80139b4 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8013b36:	2300      	movs	r3, #0
 8013b38:	e002      	b.n	8013b40 <ip4_frag+0x21c>
      goto memerr;
 8013b3a:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8013b3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013b40:	4618      	mov	r0, r3
 8013b42:	3740      	adds	r7, #64	; 0x40
 8013b44:	46bd      	mov	sp, r7
 8013b46:	bd80      	pop	{r7, pc}
 8013b48:	08018764 	.word	0x08018764
 8013b4c:	080188f0 	.word	0x080188f0
 8013b50:	080187ac 	.word	0x080187ac
 8013b54:	08018918 	.word	0x08018918
 8013b58:	08018934 	.word	0x08018934
 8013b5c:	080138bd 	.word	0x080138bd

08013b60 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8013b60:	b580      	push	{r7, lr}
 8013b62:	b086      	sub	sp, #24
 8013b64:	af00      	add	r7, sp, #0
 8013b66:	6078      	str	r0, [r7, #4]
 8013b68:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 8013b6a:	230e      	movs	r3, #14
 8013b6c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	895b      	ldrh	r3, [r3, #10]
 8013b72:	2b0e      	cmp	r3, #14
 8013b74:	d977      	bls.n	8013c66 <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	685b      	ldr	r3, [r3, #4]
 8013b7a:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8013b7c:	693b      	ldr	r3, [r7, #16]
 8013b7e:	7b1a      	ldrb	r2, [r3, #12]
 8013b80:	7b5b      	ldrb	r3, [r3, #13]
 8013b82:	021b      	lsls	r3, r3, #8
 8013b84:	4313      	orrs	r3, r2
 8013b86:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8013b88:	693b      	ldr	r3, [r7, #16]
 8013b8a:	781b      	ldrb	r3, [r3, #0]
 8013b8c:	f003 0301 	and.w	r3, r3, #1
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d023      	beq.n	8013bdc <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8013b94:	693b      	ldr	r3, [r7, #16]
 8013b96:	781b      	ldrb	r3, [r3, #0]
 8013b98:	2b01      	cmp	r3, #1
 8013b9a:	d10f      	bne.n	8013bbc <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8013b9c:	693b      	ldr	r3, [r7, #16]
 8013b9e:	785b      	ldrb	r3, [r3, #1]
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	d11b      	bne.n	8013bdc <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8013ba4:	693b      	ldr	r3, [r7, #16]
 8013ba6:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8013ba8:	2b5e      	cmp	r3, #94	; 0x5e
 8013baa:	d117      	bne.n	8013bdc <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	7b5b      	ldrb	r3, [r3, #13]
 8013bb0:	f043 0310 	orr.w	r3, r3, #16
 8013bb4:	b2da      	uxtb	r2, r3
 8013bb6:	687b      	ldr	r3, [r7, #4]
 8013bb8:	735a      	strb	r2, [r3, #13]
 8013bba:	e00f      	b.n	8013bdc <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8013bbc:	693b      	ldr	r3, [r7, #16]
 8013bbe:	2206      	movs	r2, #6
 8013bc0:	4930      	ldr	r1, [pc, #192]	; (8013c84 <ethernet_input+0x124>)
 8013bc2:	4618      	mov	r0, r3
 8013bc4:	f001 f87a 	bl	8014cbc <memcmp>
 8013bc8:	4603      	mov	r3, r0
 8013bca:	2b00      	cmp	r3, #0
 8013bcc:	d106      	bne.n	8013bdc <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	7b5b      	ldrb	r3, [r3, #13]
 8013bd2:	f043 0308 	orr.w	r3, r3, #8
 8013bd6:	b2da      	uxtb	r2, r3
 8013bd8:	687b      	ldr	r3, [r7, #4]
 8013bda:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8013bdc:	89fb      	ldrh	r3, [r7, #14]
 8013bde:	2b08      	cmp	r3, #8
 8013be0:	d003      	beq.n	8013bea <ethernet_input+0x8a>
 8013be2:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8013be6:	d01e      	beq.n	8013c26 <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8013be8:	e044      	b.n	8013c74 <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8013bea:	683b      	ldr	r3, [r7, #0]
 8013bec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013bf0:	f003 0308 	and.w	r3, r3, #8
 8013bf4:	2b00      	cmp	r3, #0
 8013bf6:	d038      	beq.n	8013c6a <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	895b      	ldrh	r3, [r3, #10]
 8013bfc:	461a      	mov	r2, r3
 8013bfe:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8013c02:	429a      	cmp	r2, r3
 8013c04:	db33      	blt.n	8013c6e <ethernet_input+0x10e>
 8013c06:	8afb      	ldrh	r3, [r7, #22]
 8013c08:	425b      	negs	r3, r3
 8013c0a:	b29b      	uxth	r3, r3
 8013c0c:	b21b      	sxth	r3, r3
 8013c0e:	4619      	mov	r1, r3
 8013c10:	6878      	ldr	r0, [r7, #4]
 8013c12:	f7fc ff8b 	bl	8010b2c <pbuf_header>
 8013c16:	4603      	mov	r3, r0
 8013c18:	2b00      	cmp	r3, #0
 8013c1a:	d128      	bne.n	8013c6e <ethernet_input+0x10e>
        ip4_input(p, netif);
 8013c1c:	6839      	ldr	r1, [r7, #0]
 8013c1e:	6878      	ldr	r0, [r7, #4]
 8013c20:	f7fe ff8a 	bl	8012b38 <ip4_input>
      break;
 8013c24:	e01d      	b.n	8013c62 <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8013c26:	683b      	ldr	r3, [r7, #0]
 8013c28:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013c2c:	f003 0308 	and.w	r3, r3, #8
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d01e      	beq.n	8013c72 <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	895b      	ldrh	r3, [r3, #10]
 8013c38:	461a      	mov	r2, r3
 8013c3a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8013c3e:	429a      	cmp	r2, r3
 8013c40:	db15      	blt.n	8013c6e <ethernet_input+0x10e>
 8013c42:	8afb      	ldrh	r3, [r7, #22]
 8013c44:	425b      	negs	r3, r3
 8013c46:	b29b      	uxth	r3, r3
 8013c48:	b21b      	sxth	r3, r3
 8013c4a:	4619      	mov	r1, r3
 8013c4c:	6878      	ldr	r0, [r7, #4]
 8013c4e:	f7fc ff6d 	bl	8010b2c <pbuf_header>
 8013c52:	4603      	mov	r3, r0
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d10a      	bne.n	8013c6e <ethernet_input+0x10e>
        etharp_input(p, netif);
 8013c58:	6839      	ldr	r1, [r7, #0]
 8013c5a:	6878      	ldr	r0, [r7, #4]
 8013c5c:	f7fe f958 	bl	8011f10 <etharp_input>
      break;
 8013c60:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8013c62:	2300      	movs	r3, #0
 8013c64:	e00a      	b.n	8013c7c <ethernet_input+0x11c>
    goto free_and_return;
 8013c66:	bf00      	nop
 8013c68:	e004      	b.n	8013c74 <ethernet_input+0x114>
        goto free_and_return;
 8013c6a:	bf00      	nop
 8013c6c:	e002      	b.n	8013c74 <ethernet_input+0x114>

free_and_return:
 8013c6e:	bf00      	nop
 8013c70:	e000      	b.n	8013c74 <ethernet_input+0x114>
        goto free_and_return;
 8013c72:	bf00      	nop
  pbuf_free(p);
 8013c74:	6878      	ldr	r0, [r7, #4]
 8013c76:	f7fc ff7d 	bl	8010b74 <pbuf_free>
  return ERR_OK;
 8013c7a:	2300      	movs	r3, #0
}
 8013c7c:	4618      	mov	r0, r3
 8013c7e:	3718      	adds	r7, #24
 8013c80:	46bd      	mov	sp, r7
 8013c82:	bd80      	pop	{r7, pc}
 8013c84:	08018bc4 	.word	0x08018bc4

08013c88 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 8013c88:	b580      	push	{r7, lr}
 8013c8a:	b086      	sub	sp, #24
 8013c8c:	af00      	add	r7, sp, #0
 8013c8e:	60f8      	str	r0, [r7, #12]
 8013c90:	60b9      	str	r1, [r7, #8]
 8013c92:	607a      	str	r2, [r7, #4]
 8013c94:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8013c96:	8c3b      	ldrh	r3, [r7, #32]
 8013c98:	4618      	mov	r0, r3
 8013c9a:	f7fb fe95 	bl	800f9c8 <lwip_htons>
 8013c9e:	4603      	mov	r3, r0
 8013ca0:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 8013ca2:	210e      	movs	r1, #14
 8013ca4:	68b8      	ldr	r0, [r7, #8]
 8013ca6:	f7fc ff41 	bl	8010b2c <pbuf_header>
 8013caa:	4603      	mov	r3, r0
 8013cac:	2b00      	cmp	r3, #0
 8013cae:	d125      	bne.n	8013cfc <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 8013cb0:	68bb      	ldr	r3, [r7, #8]
 8013cb2:	685b      	ldr	r3, [r3, #4]
 8013cb4:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8013cb6:	693b      	ldr	r3, [r7, #16]
 8013cb8:	8afa      	ldrh	r2, [r7, #22]
 8013cba:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 8013cbc:	693b      	ldr	r3, [r7, #16]
 8013cbe:	2206      	movs	r2, #6
 8013cc0:	6839      	ldr	r1, [r7, #0]
 8013cc2:	4618      	mov	r0, r3
 8013cc4:	f001 f809 	bl	8014cda <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 8013cc8:	693b      	ldr	r3, [r7, #16]
 8013cca:	3306      	adds	r3, #6
 8013ccc:	2206      	movs	r2, #6
 8013cce:	6879      	ldr	r1, [r7, #4]
 8013cd0:	4618      	mov	r0, r3
 8013cd2:	f001 f802 	bl	8014cda <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8013cd6:	68fb      	ldr	r3, [r7, #12]
 8013cd8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013cdc:	2b06      	cmp	r3, #6
 8013cde:	d006      	beq.n	8013cee <ethernet_output+0x66>
 8013ce0:	4b0a      	ldr	r3, [pc, #40]	; (8013d0c <ethernet_output+0x84>)
 8013ce2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8013ce6:	490a      	ldr	r1, [pc, #40]	; (8013d10 <ethernet_output+0x88>)
 8013ce8:	480a      	ldr	r0, [pc, #40]	; (8013d14 <ethernet_output+0x8c>)
 8013cea:	f001 fcff 	bl	80156ec <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8013cee:	68fb      	ldr	r3, [r7, #12]
 8013cf0:	699b      	ldr	r3, [r3, #24]
 8013cf2:	68b9      	ldr	r1, [r7, #8]
 8013cf4:	68f8      	ldr	r0, [r7, #12]
 8013cf6:	4798      	blx	r3
 8013cf8:	4603      	mov	r3, r0
 8013cfa:	e002      	b.n	8013d02 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8013cfc:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8013cfe:	f06f 0301 	mvn.w	r3, #1
}
 8013d02:	4618      	mov	r0, r3
 8013d04:	3718      	adds	r7, #24
 8013d06:	46bd      	mov	sp, r7
 8013d08:	bd80      	pop	{r7, pc}
 8013d0a:	bf00      	nop
 8013d0c:	08018954 	.word	0x08018954
 8013d10:	0801898c 	.word	0x0801898c
 8013d14:	080189c0 	.word	0x080189c0

08013d18 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8013d18:	b580      	push	{r7, lr}
 8013d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8013d1c:	2200      	movs	r2, #0
 8013d1e:	4912      	ldr	r1, [pc, #72]	; (8013d68 <MX_USB_DEVICE_Init+0x50>)
 8013d20:	4812      	ldr	r0, [pc, #72]	; (8013d6c <MX_USB_DEVICE_Init+0x54>)
 8013d22:	f7fa fc44 	bl	800e5ae <USBD_Init>
 8013d26:	4603      	mov	r3, r0
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	d001      	beq.n	8013d30 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8013d2c:	f7ee fa0c 	bl	8002148 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8013d30:	490f      	ldr	r1, [pc, #60]	; (8013d70 <MX_USB_DEVICE_Init+0x58>)
 8013d32:	480e      	ldr	r0, [pc, #56]	; (8013d6c <MX_USB_DEVICE_Init+0x54>)
 8013d34:	f7fa fc66 	bl	800e604 <USBD_RegisterClass>
 8013d38:	4603      	mov	r3, r0
 8013d3a:	2b00      	cmp	r3, #0
 8013d3c:	d001      	beq.n	8013d42 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8013d3e:	f7ee fa03 	bl	8002148 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8013d42:	490c      	ldr	r1, [pc, #48]	; (8013d74 <MX_USB_DEVICE_Init+0x5c>)
 8013d44:	4809      	ldr	r0, [pc, #36]	; (8013d6c <MX_USB_DEVICE_Init+0x54>)
 8013d46:	f7fa fb97 	bl	800e478 <USBD_CDC_RegisterInterface>
 8013d4a:	4603      	mov	r3, r0
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d001      	beq.n	8013d54 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8013d50:	f7ee f9fa 	bl	8002148 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8013d54:	4805      	ldr	r0, [pc, #20]	; (8013d6c <MX_USB_DEVICE_Init+0x54>)
 8013d56:	f7fa fc6e 	bl	800e636 <USBD_Start>
 8013d5a:	4603      	mov	r3, r0
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	d001      	beq.n	8013d64 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8013d60:	f7ee f9f2 	bl	8002148 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8013d64:	bf00      	nop
 8013d66:	bd80      	pop	{r7, pc}
 8013d68:	20000248 	.word	0x20000248
 8013d6c:	20007864 	.word	0x20007864
 8013d70:	2000001c 	.word	0x2000001c
 8013d74:	20000238 	.word	0x20000238

08013d78 <LL_TIM_EnableCounter>:
{
 8013d78:	b480      	push	{r7}
 8013d7a:	b083      	sub	sp, #12
 8013d7c:	af00      	add	r7, sp, #0
 8013d7e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	681b      	ldr	r3, [r3, #0]
 8013d84:	f043 0201 	orr.w	r2, r3, #1
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	601a      	str	r2, [r3, #0]
}
 8013d8c:	bf00      	nop
 8013d8e:	370c      	adds	r7, #12
 8013d90:	46bd      	mov	sp, r7
 8013d92:	bc80      	pop	{r7}
 8013d94:	4770      	bx	lr

08013d96 <LL_TIM_ClearFlag_UPDATE>:
{
 8013d96:	b480      	push	{r7}
 8013d98:	b083      	sub	sp, #12
 8013d9a:	af00      	add	r7, sp, #0
 8013d9c:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	f06f 0201 	mvn.w	r2, #1
 8013da4:	611a      	str	r2, [r3, #16]
}
 8013da6:	bf00      	nop
 8013da8:	370c      	adds	r7, #12
 8013daa:	46bd      	mov	sp, r7
 8013dac:	bc80      	pop	{r7}
 8013dae:	4770      	bx	lr

08013db0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8013db0:	b480      	push	{r7}
 8013db2:	b083      	sub	sp, #12
 8013db4:	af00      	add	r7, sp, #0
 8013db6:	6078      	str	r0, [r7, #4]
 8013db8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8013dba:	683b      	ldr	r3, [r7, #0]
 8013dbc:	041a      	lsls	r2, r3, #16
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	619a      	str	r2, [r3, #24]
}
 8013dc2:	bf00      	nop
 8013dc4:	370c      	adds	r7, #12
 8013dc6:	46bd      	mov	sp, r7
 8013dc8:	bc80      	pop	{r7}
 8013dca:	4770      	bx	lr

08013dcc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8013dcc:	b580      	push	{r7, lr}
 8013dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8013dd0:	2200      	movs	r2, #0
 8013dd2:	4905      	ldr	r1, [pc, #20]	; (8013de8 <CDC_Init_FS+0x1c>)
 8013dd4:	4805      	ldr	r0, [pc, #20]	; (8013dec <CDC_Init_FS+0x20>)
 8013dd6:	f7fa fb65 	bl	800e4a4 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8013dda:	4905      	ldr	r1, [pc, #20]	; (8013df0 <CDC_Init_FS+0x24>)
 8013ddc:	4803      	ldr	r0, [pc, #12]	; (8013dec <CDC_Init_FS+0x20>)
 8013dde:	f7fa fb7a 	bl	800e4d6 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 8013de2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8013de4:	4618      	mov	r0, r3
 8013de6:	bd80      	pop	{r7, pc}
 8013de8:	20007d20 	.word	0x20007d20
 8013dec:	20007864 	.word	0x20007864
 8013df0:	20007bf4 	.word	0x20007bf4

08013df4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8013df4:	b480      	push	{r7}
 8013df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 8013df8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8013dfa:	4618      	mov	r0, r3
 8013dfc:	46bd      	mov	sp, r7
 8013dfe:	bc80      	pop	{r7}
 8013e00:	4770      	bx	lr
	...

08013e04 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8013e04:	b480      	push	{r7}
 8013e06:	b083      	sub	sp, #12
 8013e08:	af00      	add	r7, sp, #0
 8013e0a:	4603      	mov	r3, r0
 8013e0c:	6039      	str	r1, [r7, #0]
 8013e0e:	71fb      	strb	r3, [r7, #7]
 8013e10:	4613      	mov	r3, r2
 8013e12:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 8013e14:	79fb      	ldrb	r3, [r7, #7]
 8013e16:	2b23      	cmp	r3, #35	; 0x23
 8013e18:	d84a      	bhi.n	8013eb0 <CDC_Control_FS+0xac>
 8013e1a:	a201      	add	r2, pc, #4	; (adr r2, 8013e20 <CDC_Control_FS+0x1c>)
 8013e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e20:	08013eb1 	.word	0x08013eb1
 8013e24:	08013eb1 	.word	0x08013eb1
 8013e28:	08013eb1 	.word	0x08013eb1
 8013e2c:	08013eb1 	.word	0x08013eb1
 8013e30:	08013eb1 	.word	0x08013eb1
 8013e34:	08013eb1 	.word	0x08013eb1
 8013e38:	08013eb1 	.word	0x08013eb1
 8013e3c:	08013eb1 	.word	0x08013eb1
 8013e40:	08013eb1 	.word	0x08013eb1
 8013e44:	08013eb1 	.word	0x08013eb1
 8013e48:	08013eb1 	.word	0x08013eb1
 8013e4c:	08013eb1 	.word	0x08013eb1
 8013e50:	08013eb1 	.word	0x08013eb1
 8013e54:	08013eb1 	.word	0x08013eb1
 8013e58:	08013eb1 	.word	0x08013eb1
 8013e5c:	08013eb1 	.word	0x08013eb1
 8013e60:	08013eb1 	.word	0x08013eb1
 8013e64:	08013eb1 	.word	0x08013eb1
 8013e68:	08013eb1 	.word	0x08013eb1
 8013e6c:	08013eb1 	.word	0x08013eb1
 8013e70:	08013eb1 	.word	0x08013eb1
 8013e74:	08013eb1 	.word	0x08013eb1
 8013e78:	08013eb1 	.word	0x08013eb1
 8013e7c:	08013eb1 	.word	0x08013eb1
 8013e80:	08013eb1 	.word	0x08013eb1
 8013e84:	08013eb1 	.word	0x08013eb1
 8013e88:	08013eb1 	.word	0x08013eb1
 8013e8c:	08013eb1 	.word	0x08013eb1
 8013e90:	08013eb1 	.word	0x08013eb1
 8013e94:	08013eb1 	.word	0x08013eb1
 8013e98:	08013eb1 	.word	0x08013eb1
 8013e9c:	08013eb1 	.word	0x08013eb1
 8013ea0:	08013eb1 	.word	0x08013eb1
 8013ea4:	08013eb1 	.word	0x08013eb1
 8013ea8:	08013eb1 	.word	0x08013eb1
 8013eac:	08013eb1 	.word	0x08013eb1
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8013eb0:	bf00      	nop
	}

	return (USBD_OK);
 8013eb2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8013eb4:	4618      	mov	r0, r3
 8013eb6:	370c      	adds	r7, #12
 8013eb8:	46bd      	mov	sp, r7
 8013eba:	bc80      	pop	{r7}
 8013ebc:	4770      	bx	lr
 8013ebe:	bf00      	nop

08013ec0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8013ec0:	b590      	push	{r4, r7, lr}
 8013ec2:	b089      	sub	sp, #36	; 0x24
 8013ec4:	af04      	add	r7, sp, #16
 8013ec6:	6078      	str	r0, [r7, #4]
 8013ec8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8013eca:	6879      	ldr	r1, [r7, #4]
 8013ecc:	48c8      	ldr	r0, [pc, #800]	; (80141f0 <CDC_Receive_FS+0x330>)
 8013ece:	f7fa fb02 	bl	800e4d6 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8013ed2:	48c7      	ldr	r0, [pc, #796]	; (80141f0 <CDC_Receive_FS+0x330>)
 8013ed4:	f7fa fb41 	bl	800e55a <USBD_CDC_ReceivePacket>
	// WebMMS S Version
	if (UFlag == 0)
 8013ed8:	4bc6      	ldr	r3, [pc, #792]	; (80141f4 <CDC_Receive_FS+0x334>)
 8013eda:	781b      	ldrb	r3, [r3, #0]
 8013edc:	2b00      	cmp	r3, #0
 8013ede:	f040 8214 	bne.w	801430a <CDC_Receive_FS+0x44a>
	{
		// UI INPUT DATA
		if (Buf[0] == '#')
 8013ee2:	687b      	ldr	r3, [r7, #4]
 8013ee4:	781b      	ldrb	r3, [r3, #0]
 8013ee6:	2b23      	cmp	r3, #35	; 0x23
 8013ee8:	f040 80cd 	bne.w	8014086 <CDC_Receive_FS+0x1c6>
		{
			if (strncmp(Buf, "#fuck", 4) == 0) // TEST code
 8013eec:	2204      	movs	r2, #4
 8013eee:	49c2      	ldr	r1, [pc, #776]	; (80141f8 <CDC_Receive_FS+0x338>)
 8013ef0:	6878      	ldr	r0, [r7, #4]
 8013ef2:	f001 fc43 	bl	801577c <strncmp>
 8013ef6:	4603      	mov	r3, r0
 8013ef8:	2b00      	cmp	r3, #0
 8013efa:	d103      	bne.n	8013f04 <CDC_Receive_FS+0x44>
			{
				HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8013efc:	2101      	movs	r1, #1
 8013efe:	48bf      	ldr	r0, [pc, #764]	; (80141fc <CDC_Receive_FS+0x33c>)
 8013f00:	f7f2 fd61 	bl	80069c6 <HAL_GPIO_TogglePin>
			}
			if (strncmp(Buf, "#shoot", 6) == 0) // USB 2.0
 8013f04:	2206      	movs	r2, #6
 8013f06:	49be      	ldr	r1, [pc, #760]	; (8014200 <CDC_Receive_FS+0x340>)
 8013f08:	6878      	ldr	r0, [r7, #4]
 8013f0a:	f001 fc37 	bl	801577c <strncmp>
 8013f0e:	4603      	mov	r3, r0
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d115      	bne.n	8013f40 <CDC_Receive_FS+0x80>
			{
				HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 8013f14:	2201      	movs	r2, #1
 8013f16:	2120      	movs	r1, #32
 8013f18:	48ba      	ldr	r0, [pc, #744]	; (8014204 <CDC_Receive_FS+0x344>)
 8013f1a:	f7f2 fd3c 	bl	8006996 <HAL_GPIO_WritePin>
						SET);
				HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 8013f1e:	2201      	movs	r2, #1
 8013f20:	2110      	movs	r1, #16
 8013f22:	48b8      	ldr	r0, [pc, #736]	; (8014204 <CDC_Receive_FS+0x344>)
 8013f24:	f7f2 fd37 	bl	8006996 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 8013f28:	2200      	movs	r2, #0
 8013f2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8013f2e:	48b6      	ldr	r0, [pc, #728]	; (8014208 <CDC_Receive_FS+0x348>)
 8013f30:	f7f2 fd31 	bl	8006996 <HAL_GPIO_WritePin>
				LL_TIM_ClearFlag_UPDATE(TIM3);
 8013f34:	48b5      	ldr	r0, [pc, #724]	; (801420c <CDC_Receive_FS+0x34c>)
 8013f36:	f7ff ff2e 	bl	8013d96 <LL_TIM_ClearFlag_UPDATE>
				LL_TIM_EnableCounter(TIM3);
 8013f3a:	48b4      	ldr	r0, [pc, #720]	; (801420c <CDC_Receive_FS+0x34c>)
 8013f3c:	f7ff ff1c 	bl	8013d78 <LL_TIM_EnableCounter>
			}
			if (strncmp(Buf, "#USB2", 5) == 0) // USB 2.0
 8013f40:	2205      	movs	r2, #5
 8013f42:	49b3      	ldr	r1, [pc, #716]	; (8014210 <CDC_Receive_FS+0x350>)
 8013f44:	6878      	ldr	r0, [r7, #4]
 8013f46:	f001 fc19 	bl	801577c <strncmp>
 8013f4a:	4603      	mov	r3, r0
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	d106      	bne.n	8013f5e <CDC_Receive_FS+0x9e>
			{
				CDC_Transmit_FS("USB Select 2.0\r\n\r\n", 16);
 8013f50:	2110      	movs	r1, #16
 8013f52:	48b0      	ldr	r0, [pc, #704]	; (8014214 <CDC_Receive_FS+0x354>)
 8013f54:	f000 fa3a 	bl	80143cc <CDC_Transmit_FS>
				UFlag = 8;
 8013f58:	4ba6      	ldr	r3, [pc, #664]	; (80141f4 <CDC_Receive_FS+0x334>)
 8013f5a:	2208      	movs	r2, #8
 8013f5c:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#USB3", 5) == 0) // USB 3.0
 8013f5e:	2205      	movs	r2, #5
 8013f60:	49ad      	ldr	r1, [pc, #692]	; (8014218 <CDC_Receive_FS+0x358>)
 8013f62:	6878      	ldr	r0, [r7, #4]
 8013f64:	f001 fc0a 	bl	801577c <strncmp>
 8013f68:	4603      	mov	r3, r0
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d106      	bne.n	8013f7c <CDC_Receive_FS+0xbc>
			{
				CDC_Transmit_FS("USB Select 3.0\r\n\r\n", 16);
 8013f6e:	2110      	movs	r1, #16
 8013f70:	48aa      	ldr	r0, [pc, #680]	; (801421c <CDC_Receive_FS+0x35c>)
 8013f72:	f000 fa2b 	bl	80143cc <CDC_Transmit_FS>
				UFlag = 9;
 8013f76:	4b9f      	ldr	r3, [pc, #636]	; (80141f4 <CDC_Receive_FS+0x334>)
 8013f78:	2209      	movs	r2, #9
 8013f7a:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#dparam", 7) == 0) // Set Radius Parameter
 8013f7c:	2207      	movs	r2, #7
 8013f7e:	49a8      	ldr	r1, [pc, #672]	; (8014220 <CDC_Receive_FS+0x360>)
 8013f80:	6878      	ldr	r0, [r7, #4]
 8013f82:	f001 fbfb 	bl	801577c <strncmp>
 8013f86:	4603      	mov	r3, r0
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d106      	bne.n	8013f9a <CDC_Receive_FS+0xda>
			{
				CDC_Transmit_FS("Input wheel radius.. > ", 23);
 8013f8c:	2117      	movs	r1, #23
 8013f8e:	48a5      	ldr	r0, [pc, #660]	; (8014224 <CDC_Receive_FS+0x364>)
 8013f90:	f000 fa1c 	bl	80143cc <CDC_Transmit_FS>
				UFlag = 2;
 8013f94:	4b97      	ldr	r3, [pc, #604]	; (80141f4 <CDC_Receive_FS+0x334>)
 8013f96:	2202      	movs	r2, #2
 8013f98:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#dsave", 6) == 0) // Save Parameter
 8013f9a:	2206      	movs	r2, #6
 8013f9c:	49a2      	ldr	r1, [pc, #648]	; (8014228 <CDC_Receive_FS+0x368>)
 8013f9e:	6878      	ldr	r0, [r7, #4]
 8013fa0:	f001 fbec 	bl	801577c <strncmp>
 8013fa4:	4603      	mov	r3, r0
 8013fa6:	2b00      	cmp	r3, #0
 8013fa8:	d106      	bne.n	8013fb8 <CDC_Receive_FS+0xf8>
			{
				CDC_Transmit_FS("Saving current param...\r\n", 25);
 8013faa:	2119      	movs	r1, #25
 8013fac:	489f      	ldr	r0, [pc, #636]	; (801422c <CDC_Receive_FS+0x36c>)
 8013fae:	f000 fa0d 	bl	80143cc <CDC_Transmit_FS>
				UFlag = 7;
 8013fb2:	4b90      	ldr	r3, [pc, #576]	; (80141f4 <CDC_Receive_FS+0x334>)
 8013fb4:	2207      	movs	r2, #7
 8013fb6:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#setcds", 7) == 0) // Save Parameter
 8013fb8:	2207      	movs	r2, #7
 8013fba:	499d      	ldr	r1, [pc, #628]	; (8014230 <CDC_Receive_FS+0x370>)
 8013fbc:	6878      	ldr	r0, [r7, #4]
 8013fbe:	f001 fbdd 	bl	801577c <strncmp>
 8013fc2:	4603      	mov	r3, r0
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	d110      	bne.n	8013fea <CDC_Receive_FS+0x12a>
			{
				CDC_Transmit_FS("Set Number of CDS Sensor...\r\n", 29);
 8013fc8:	211d      	movs	r1, #29
 8013fca:	489a      	ldr	r0, [pc, #616]	; (8014234 <CDC_Receive_FS+0x374>)
 8013fcc:	f000 f9fe 	bl	80143cc <CDC_Transmit_FS>
				char data = Buf[7];
 8013fd0:	687b      	ldr	r3, [r7, #4]
 8013fd2:	3307      	adds	r3, #7
 8013fd4:	781b      	ldrb	r3, [r3, #0]
 8013fd6:	737b      	strb	r3, [r7, #13]
				setcdsvalue = atoi(&data);
 8013fd8:	f107 030d 	add.w	r3, r7, #13
 8013fdc:	4618      	mov	r0, r3
 8013fde:	f000 fe35 	bl	8014c4c <atoi>
 8013fe2:	4603      	mov	r3, r0
 8013fe4:	b2da      	uxtb	r2, r3
 8013fe6:	4b94      	ldr	r3, [pc, #592]	; (8014238 <CDC_Receive_FS+0x378>)
 8013fe8:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#stget", 6) == 0) // Save Parameter
 8013fea:	2206      	movs	r2, #6
 8013fec:	4993      	ldr	r1, [pc, #588]	; (801423c <CDC_Receive_FS+0x37c>)
 8013fee:	6878      	ldr	r0, [r7, #4]
 8013ff0:	f001 fbc4 	bl	801577c <strncmp>
 8013ff4:	4603      	mov	r3, r0
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d11f      	bne.n	801403a <CDC_Receive_FS+0x17a>
			{
				sprintf(UTxbuf, "#st,%d,%d,%d,%d,%d\r\n", stb0, stb1, stb2,
 8013ffa:	4b91      	ldr	r3, [pc, #580]	; (8014240 <CDC_Receive_FS+0x380>)
 8013ffc:	881b      	ldrh	r3, [r3, #0]
 8013ffe:	4618      	mov	r0, r3
 8014000:	4b90      	ldr	r3, [pc, #576]	; (8014244 <CDC_Receive_FS+0x384>)
 8014002:	881b      	ldrh	r3, [r3, #0]
 8014004:	461c      	mov	r4, r3
 8014006:	4b90      	ldr	r3, [pc, #576]	; (8014248 <CDC_Receive_FS+0x388>)
 8014008:	881b      	ldrh	r3, [r3, #0]
 801400a:	461a      	mov	r2, r3
 801400c:	4b8f      	ldr	r3, [pc, #572]	; (801424c <CDC_Receive_FS+0x38c>)
 801400e:	881b      	ldrh	r3, [r3, #0]
 8014010:	4619      	mov	r1, r3
 8014012:	4b8f      	ldr	r3, [pc, #572]	; (8014250 <CDC_Receive_FS+0x390>)
 8014014:	881b      	ldrh	r3, [r3, #0]
 8014016:	9302      	str	r3, [sp, #8]
 8014018:	9101      	str	r1, [sp, #4]
 801401a:	9200      	str	r2, [sp, #0]
 801401c:	4623      	mov	r3, r4
 801401e:	4602      	mov	r2, r0
 8014020:	498c      	ldr	r1, [pc, #560]	; (8014254 <CDC_Receive_FS+0x394>)
 8014022:	488d      	ldr	r0, [pc, #564]	; (8014258 <CDC_Receive_FS+0x398>)
 8014024:	f001 fb8a 	bl	801573c <siprintf>
						stb3, stb_all);
				//sprintf(UTxbuf, "#st,%d,%d,%d,%d\r\n", stb0, stb1, stb2, stb3);
				CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
 8014028:	488b      	ldr	r0, [pc, #556]	; (8014258 <CDC_Receive_FS+0x398>)
 801402a:	f7ec f8cd 	bl	80001c8 <strlen>
 801402e:	4603      	mov	r3, r0
 8014030:	b29b      	uxth	r3, r3
 8014032:	4619      	mov	r1, r3
 8014034:	4888      	ldr	r0, [pc, #544]	; (8014258 <CDC_Receive_FS+0x398>)
 8014036:	f000 f9c9 	bl	80143cc <CDC_Transmit_FS>
			}
			if (strncmp(Buf, "#stinit", 7) == 0) // Save Parameter
 801403a:	2207      	movs	r2, #7
 801403c:	4987      	ldr	r1, [pc, #540]	; (801425c <CDC_Receive_FS+0x39c>)
 801403e:	6878      	ldr	r0, [r7, #4]
 8014040:	f001 fb9c 	bl	801577c <strncmp>
 8014044:	4603      	mov	r3, r0
 8014046:	2b00      	cmp	r3, #0
 8014048:	f040 819f 	bne.w	801438a <CDC_Receive_FS+0x4ca>
			{
				stb0 = 0;
 801404c:	4b7c      	ldr	r3, [pc, #496]	; (8014240 <CDC_Receive_FS+0x380>)
 801404e:	2200      	movs	r2, #0
 8014050:	801a      	strh	r2, [r3, #0]
				stb1 = 0;
 8014052:	4b7c      	ldr	r3, [pc, #496]	; (8014244 <CDC_Receive_FS+0x384>)
 8014054:	2200      	movs	r2, #0
 8014056:	801a      	strh	r2, [r3, #0]
				stb2 = 0;
 8014058:	4b7b      	ldr	r3, [pc, #492]	; (8014248 <CDC_Receive_FS+0x388>)
 801405a:	2200      	movs	r2, #0
 801405c:	801a      	strh	r2, [r3, #0]
				stb3 = 0;
 801405e:	4b7b      	ldr	r3, [pc, #492]	; (801424c <CDC_Receive_FS+0x38c>)
 8014060:	2200      	movs	r2, #0
 8014062:	801a      	strh	r2, [r3, #0]
				stb_all = 0;
 8014064:	4b7a      	ldr	r3, [pc, #488]	; (8014250 <CDC_Receive_FS+0x390>)
 8014066:	2200      	movs	r2, #0
 8014068:	801a      	strh	r2, [r3, #0]
				LL_GPIO_ResetOutputPin(LD1_GPIO_Port, LD1_Pin);
 801406a:	2101      	movs	r1, #1
 801406c:	4863      	ldr	r0, [pc, #396]	; (80141fc <CDC_Receive_FS+0x33c>)
 801406e:	f7ff fe9f 	bl	8013db0 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8014072:	2180      	movs	r1, #128	; 0x80
 8014074:	4861      	ldr	r0, [pc, #388]	; (80141fc <CDC_Receive_FS+0x33c>)
 8014076:	f7ff fe9b 	bl	8013db0 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(LD3_GPIO_Port, LD3_Pin);
 801407a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801407e:	485f      	ldr	r0, [pc, #380]	; (80141fc <CDC_Receive_FS+0x33c>)
 8014080:	f7ff fe96 	bl	8013db0 <LL_GPIO_ResetOutputPin>
 8014084:	e181      	b.n	801438a <CDC_Receive_FS+0x4ca>
			}
		}
		else
		{

			switch (Buf[0])
 8014086:	687b      	ldr	r3, [r7, #4]
 8014088:	781b      	ldrb	r3, [r3, #0]
 801408a:	3b32      	subs	r3, #50	; 0x32
 801408c:	2b46      	cmp	r3, #70	; 0x46
 801408e:	f200 8131 	bhi.w	80142f4 <CDC_Receive_FS+0x434>
 8014092:	a201      	add	r2, pc, #4	; (adr r2, 8014098 <CDC_Receive_FS+0x1d8>)
 8014094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014098:	08014285 	.word	0x08014285
 801409c:	0801428d 	.word	0x0801428d
 80140a0:	080142f5 	.word	0x080142f5
 80140a4:	080142f5 	.word	0x080142f5
 80140a8:	080142f5 	.word	0x080142f5
 80140ac:	080142f5 	.word	0x080142f5
 80140b0:	080142f5 	.word	0x080142f5
 80140b4:	080142f5 	.word	0x080142f5
 80140b8:	080142f5 	.word	0x080142f5
 80140bc:	080142f5 	.word	0x080142f5
 80140c0:	080142f5 	.word	0x080142f5
 80140c4:	080142f5 	.word	0x080142f5
 80140c8:	080142f5 	.word	0x080142f5
 80140cc:	080142f5 	.word	0x080142f5
 80140d0:	080142f5 	.word	0x080142f5
 80140d4:	080142c3 	.word	0x080142c3
 80140d8:	080142f5 	.word	0x080142f5
 80140dc:	0801426d 	.word	0x0801426d
 80140e0:	080141e7 	.word	0x080141e7
 80140e4:	080142f5 	.word	0x080142f5
 80140e8:	08014295 	.word	0x08014295
 80140ec:	080142f5 	.word	0x080142f5
 80140f0:	080142f5 	.word	0x080142f5
 80140f4:	080141d7 	.word	0x080141d7
 80140f8:	080142f5 	.word	0x080142f5
 80140fc:	080142f5 	.word	0x080142f5
 8014100:	080141df 	.word	0x080141df
 8014104:	080141b5 	.word	0x080141b5
 8014108:	080142f5 	.word	0x080142f5
 801410c:	080142f5 	.word	0x080142f5
 8014110:	080141cf 	.word	0x080141cf
 8014114:	080142f5 	.word	0x080142f5
 8014118:	080142c3 	.word	0x080142c3
 801411c:	0801427d 	.word	0x0801427d
 8014120:	080142e5 	.word	0x080142e5
 8014124:	080142f5 	.word	0x080142f5
 8014128:	080141cf 	.word	0x080141cf
 801412c:	080141d7 	.word	0x080141d7
 8014130:	08014275 	.word	0x08014275
 8014134:	080142f5 	.word	0x080142f5
 8014138:	080142f5 	.word	0x080142f5
 801413c:	080142f5 	.word	0x080142f5
 8014140:	080142f5 	.word	0x080142f5
 8014144:	080142f5 	.word	0x080142f5
 8014148:	080142f5 	.word	0x080142f5
 801414c:	080142f5 	.word	0x080142f5
 8014150:	080142f5 	.word	0x080142f5
 8014154:	080142c3 	.word	0x080142c3
 8014158:	080142f5 	.word	0x080142f5
 801415c:	0801426d 	.word	0x0801426d
 8014160:	080141e7 	.word	0x080141e7
 8014164:	080142f5 	.word	0x080142f5
 8014168:	08014295 	.word	0x08014295
 801416c:	080142f5 	.word	0x080142f5
 8014170:	080142f5 	.word	0x080142f5
 8014174:	080141d7 	.word	0x080141d7
 8014178:	080142f5 	.word	0x080142f5
 801417c:	080142f5 	.word	0x080142f5
 8014180:	080141df 	.word	0x080141df
 8014184:	080141b5 	.word	0x080141b5
 8014188:	080142f5 	.word	0x080142f5
 801418c:	080142f5 	.word	0x080142f5
 8014190:	080141cf 	.word	0x080141cf
 8014194:	080142f5 	.word	0x080142f5
 8014198:	080142c3 	.word	0x080142c3
 801419c:	0801427d 	.word	0x0801427d
 80141a0:	080142e5 	.word	0x080142e5
 80141a4:	080142f5 	.word	0x080142f5
 80141a8:	080141cf 	.word	0x080141cf
 80141ac:	080141d7 	.word	0x080141d7
 80141b0:	08014275 	.word	0x08014275
			{
			// SHELL INPUT DATA
			case 'M':
			case 'm':

				CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 80141b4:	482a      	ldr	r0, [pc, #168]	; (8014260 <CDC_Receive_FS+0x3a0>)
 80141b6:	f7ec f807 	bl	80001c8 <strlen>
 80141ba:	4603      	mov	r3, r0
 80141bc:	b29b      	uxth	r3, r3
 80141be:	4619      	mov	r1, r3
 80141c0:	4827      	ldr	r0, [pc, #156]	; (8014260 <CDC_Receive_FS+0x3a0>)
 80141c2:	f000 f903 	bl	80143cc <CDC_Transmit_FS>
				bufptr = URxbuf;
 80141c6:	4b27      	ldr	r3, [pc, #156]	; (8014264 <CDC_Receive_FS+0x3a4>)
 80141c8:	4a27      	ldr	r2, [pc, #156]	; (8014268 <CDC_Receive_FS+0x3a8>)
 80141ca:	601a      	str	r2, [r3, #0]
				break;
 80141cc:	e0dd      	b.n	801438a <CDC_Receive_FS+0x4ca>
			case 'V':
			case 'v':
			case 'P':
			case 'p':
				UFlag = 1;
 80141ce:	4b09      	ldr	r3, [pc, #36]	; (80141f4 <CDC_Receive_FS+0x334>)
 80141d0:	2201      	movs	r2, #1
 80141d2:	701a      	strb	r2, [r3, #0]
				break;
 80141d4:	e0d9      	b.n	801438a <CDC_Receive_FS+0x4ca>
			case 'I':
			case 'i':
			case 'W':
			case 'w':
				UFlag = 2;
 80141d6:	4b07      	ldr	r3, [pc, #28]	; (80141f4 <CDC_Receive_FS+0x334>)
 80141d8:	2202      	movs	r2, #2
 80141da:	701a      	strb	r2, [r3, #0]
				break;
 80141dc:	e0d5      	b.n	801438a <CDC_Receive_FS+0x4ca>
			case 'L':
			case 'l':
				UFlag = 3;
 80141de:	4b05      	ldr	r3, [pc, #20]	; (80141f4 <CDC_Receive_FS+0x334>)
 80141e0:	2203      	movs	r2, #3
 80141e2:	701a      	strb	r2, [r3, #0]
				break;
 80141e4:	e0d1      	b.n	801438a <CDC_Receive_FS+0x4ca>
			case 'D':
			case 'd':
				UFlag = 4;
 80141e6:	4b03      	ldr	r3, [pc, #12]	; (80141f4 <CDC_Receive_FS+0x334>)
 80141e8:	2204      	movs	r2, #4
 80141ea:	701a      	strb	r2, [r3, #0]
				break;
 80141ec:	e0cd      	b.n	801438a <CDC_Receive_FS+0x4ca>
 80141ee:	bf00      	nop
 80141f0:	20007864 	.word	0x20007864
 80141f4:	20000489 	.word	0x20000489
 80141f8:	080189e8 	.word	0x080189e8
 80141fc:	40020400 	.word	0x40020400
 8014200:	080189f0 	.word	0x080189f0
 8014204:	40021800 	.word	0x40021800
 8014208:	40021000 	.word	0x40021000
 801420c:	40000400 	.word	0x40000400
 8014210:	080189f8 	.word	0x080189f8
 8014214:	08018a00 	.word	0x08018a00
 8014218:	08018a14 	.word	0x08018a14
 801421c:	08018a1c 	.word	0x08018a1c
 8014220:	08018a30 	.word	0x08018a30
 8014224:	08018a38 	.word	0x08018a38
 8014228:	08018a50 	.word	0x08018a50
 801422c:	08018a58 	.word	0x08018a58
 8014230:	08018a74 	.word	0x08018a74
 8014234:	08018a7c 	.word	0x08018a7c
 8014238:	20000945 	.word	0x20000945
 801423c:	08018a9c 	.word	0x08018a9c
 8014240:	20000496 	.word	0x20000496
 8014244:	20000498 	.word	0x20000498
 8014248:	2000049a 	.word	0x2000049a
 801424c:	2000049c 	.word	0x2000049c
 8014250:	2000049e 	.word	0x2000049e
 8014254:	08018aa4 	.word	0x08018aa4
 8014258:	200005ec 	.word	0x200005ec
 801425c:	08018abc 	.word	0x08018abc
 8014260:	20000124 	.word	0x20000124
 8014264:	20007b28 	.word	0x20007b28
 8014268:	20007b2c 	.word	0x20007b2c
			case 'C':
			case 'c':
				UFlag = 5;
 801426c:	4b49      	ldr	r3, [pc, #292]	; (8014394 <CDC_Receive_FS+0x4d4>)
 801426e:	2205      	movs	r2, #5
 8014270:	701a      	strb	r2, [r3, #0]
				break;
 8014272:	e08a      	b.n	801438a <CDC_Receive_FS+0x4ca>
			case 'X':
			case 'x':
				UFlag = 6;
 8014274:	4b47      	ldr	r3, [pc, #284]	; (8014394 <CDC_Receive_FS+0x4d4>)
 8014276:	2206      	movs	r2, #6
 8014278:	701a      	strb	r2, [r3, #0]
				break;
 801427a:	e086      	b.n	801438a <CDC_Receive_FS+0x4ca>
			case 'S':
			case 's':
				UFlag = 7;
 801427c:	4b45      	ldr	r3, [pc, #276]	; (8014394 <CDC_Receive_FS+0x4d4>)
 801427e:	2207      	movs	r2, #7
 8014280:	701a      	strb	r2, [r3, #0]
				break;
 8014282:	e082      	b.n	801438a <CDC_Receive_FS+0x4ca>
			case '2':
				UFlag = 8;
 8014284:	4b43      	ldr	r3, [pc, #268]	; (8014394 <CDC_Receive_FS+0x4d4>)
 8014286:	2208      	movs	r2, #8
 8014288:	701a      	strb	r2, [r3, #0]
				break;
 801428a:	e07e      	b.n	801438a <CDC_Receive_FS+0x4ca>
			case '3':
				UFlag = 9;
 801428c:	4b41      	ldr	r3, [pc, #260]	; (8014394 <CDC_Receive_FS+0x4d4>)
 801428e:	2209      	movs	r2, #9
 8014290:	701a      	strb	r2, [r3, #0]
				break;
 8014292:	e07a      	b.n	801438a <CDC_Receive_FS+0x4ca>
			case 'F':
			case 'f':
				HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 8014294:	2201      	movs	r2, #1
 8014296:	2120      	movs	r1, #32
 8014298:	483f      	ldr	r0, [pc, #252]	; (8014398 <CDC_Receive_FS+0x4d8>)
 801429a:	f7f2 fb7c 	bl	8006996 <HAL_GPIO_WritePin>
						SET);
				HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 801429e:	2201      	movs	r2, #1
 80142a0:	2110      	movs	r1, #16
 80142a2:	483d      	ldr	r0, [pc, #244]	; (8014398 <CDC_Receive_FS+0x4d8>)
 80142a4:	f7f2 fb77 	bl	8006996 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 80142a8:	2200      	movs	r2, #0
 80142aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80142ae:	483b      	ldr	r0, [pc, #236]	; (801439c <CDC_Receive_FS+0x4dc>)
 80142b0:	f7f2 fb71 	bl	8006996 <HAL_GPIO_WritePin>

				LL_TIM_ClearFlag_UPDATE(TIM3);
 80142b4:	483a      	ldr	r0, [pc, #232]	; (80143a0 <CDC_Receive_FS+0x4e0>)
 80142b6:	f7ff fd6e 	bl	8013d96 <LL_TIM_ClearFlag_UPDATE>
				LL_TIM_EnableCounter(TIM3);
 80142ba:	4839      	ldr	r0, [pc, #228]	; (80143a0 <CDC_Receive_FS+0x4e0>)
 80142bc:	f7ff fd5c 	bl	8013d78 <LL_TIM_EnableCounter>
				break;
 80142c0:	e063      	b.n	801438a <CDC_Receive_FS+0x4ca>
			case 'A':
			case 'a':
			case 'R':
			case 'r':
				TIM8->CNT = 0;
 80142c2:	4b38      	ldr	r3, [pc, #224]	; (80143a4 <CDC_Receive_FS+0x4e4>)
 80142c4:	2200      	movs	r2, #0
 80142c6:	625a      	str	r2, [r3, #36]	; 0x24
				A_PLS_CNT = 0;
 80142c8:	4b37      	ldr	r3, [pc, #220]	; (80143a8 <CDC_Receive_FS+0x4e8>)
 80142ca:	2200      	movs	r2, #0
 80142cc:	601a      	str	r2, [r3, #0]
				B_PLS_CNT = 0;
 80142ce:	4b37      	ldr	r3, [pc, #220]	; (80143ac <CDC_Receive_FS+0x4ec>)
 80142d0:	2200      	movs	r2, #0
 80142d2:	601a      	str	r2, [r3, #0]
				bFlag = 1;
 80142d4:	4b36      	ldr	r3, [pc, #216]	; (80143b0 <CDC_Receive_FS+0x4f0>)
 80142d6:	2201      	movs	r2, #1
 80142d8:	701a      	strb	r2, [r3, #0]
				CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 80142da:	2116      	movs	r1, #22
 80142dc:	4835      	ldr	r0, [pc, #212]	; (80143b4 <CDC_Receive_FS+0x4f4>)
 80142de:	f000 f875 	bl	80143cc <CDC_Transmit_FS>
				break;
 80142e2:	e052      	b.n	801438a <CDC_Receive_FS+0x4ca>
				//case 'S':
				//case 's':
			case 'T':
			case 't':
				bFlag = 0;
 80142e4:	4b32      	ldr	r3, [pc, #200]	; (80143b0 <CDC_Receive_FS+0x4f0>)
 80142e6:	2200      	movs	r2, #0
 80142e8:	701a      	strb	r2, [r3, #0]
				CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 10); // ACK
 80142ea:	210a      	movs	r1, #10
 80142ec:	4832      	ldr	r0, [pc, #200]	; (80143b8 <CDC_Receive_FS+0x4f8>)
 80142ee:	f000 f86d 	bl	80143cc <CDC_Transmit_FS>
				break;
 80142f2:	e04a      	b.n	801438a <CDC_Receive_FS+0x4ca>
			default:
				CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 80142f4:	4831      	ldr	r0, [pc, #196]	; (80143bc <CDC_Receive_FS+0x4fc>)
 80142f6:	f7eb ff67 	bl	80001c8 <strlen>
 80142fa:	4603      	mov	r3, r0
 80142fc:	b29b      	uxth	r3, r3
 80142fe:	4619      	mov	r1, r3
 8014300:	482e      	ldr	r0, [pc, #184]	; (80143bc <CDC_Receive_FS+0x4fc>)
 8014302:	f000 f863 	bl	80143cc <CDC_Transmit_FS>
				break;
 8014306:	bf00      	nop
 8014308:	e03f      	b.n	801438a <CDC_Receive_FS+0x4ca>
			}
		}
	}
	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 801430a:	2300      	movs	r3, #0
 801430c:	81fb      	strh	r3, [r7, #14]
 801430e:	e037      	b.n	8014380 <CDC_Receive_FS+0x4c0>
		{
			*bufptr = Buf[i];
 8014310:	89fb      	ldrh	r3, [r7, #14]
 8014312:	687a      	ldr	r2, [r7, #4]
 8014314:	441a      	add	r2, r3
 8014316:	4b2a      	ldr	r3, [pc, #168]	; (80143c0 <CDC_Receive_FS+0x500>)
 8014318:	681b      	ldr	r3, [r3, #0]
 801431a:	7812      	ldrb	r2, [r2, #0]
 801431c:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 801431e:	4b28      	ldr	r3, [pc, #160]	; (80143c0 <CDC_Receive_FS+0x500>)
 8014320:	681b      	ldr	r3, [r3, #0]
 8014322:	2101      	movs	r1, #1
 8014324:	4618      	mov	r0, r3
 8014326:	f000 f851 	bl	80143cc <CDC_Transmit_FS>
			bufptr++;
 801432a:	4b25      	ldr	r3, [pc, #148]	; (80143c0 <CDC_Receive_FS+0x500>)
 801432c:	681b      	ldr	r3, [r3, #0]
 801432e:	3301      	adds	r3, #1
 8014330:	4a23      	ldr	r2, [pc, #140]	; (80143c0 <CDC_Receive_FS+0x500>)
 8014332:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 8014334:	89fb      	ldrh	r3, [r7, #14]
 8014336:	687a      	ldr	r2, [r7, #4]
 8014338:	4413      	add	r3, r2
 801433a:	781b      	ldrb	r3, [r3, #0]
 801433c:	2b0d      	cmp	r3, #13
 801433e:	d005      	beq.n	801434c <CDC_Receive_FS+0x48c>
 8014340:	89fb      	ldrh	r3, [r7, #14]
 8014342:	687a      	ldr	r2, [r7, #4]
 8014344:	4413      	add	r3, r2
 8014346:	781b      	ldrb	r3, [r3, #0]
 8014348:	2b0a      	cmp	r3, #10
 801434a:	d106      	bne.n	801435a <CDC_Receive_FS+0x49a>
			{
				EnterFlag = 1;
 801434c:	4b1d      	ldr	r3, [pc, #116]	; (80143c4 <CDC_Receive_FS+0x504>)
 801434e:	2201      	movs	r2, #1
 8014350:	701a      	strb	r2, [r3, #0]
				bufptr = URxbuf;
 8014352:	4b1b      	ldr	r3, [pc, #108]	; (80143c0 <CDC_Receive_FS+0x500>)
 8014354:	4a1c      	ldr	r2, [pc, #112]	; (80143c8 <CDC_Receive_FS+0x508>)
 8014356:	601a      	str	r2, [r3, #0]
 8014358:	e00f      	b.n	801437a <CDC_Receive_FS+0x4ba>
			}
			else if (Buf[i] == '\b')
 801435a:	89fb      	ldrh	r3, [r7, #14]
 801435c:	687a      	ldr	r2, [r7, #4]
 801435e:	4413      	add	r3, r2
 8014360:	781b      	ldrb	r3, [r3, #0]
 8014362:	2b08      	cmp	r3, #8
 8014364:	d109      	bne.n	801437a <CDC_Receive_FS+0x4ba>
			{
				if (bufptr != URxbuf)
 8014366:	4b16      	ldr	r3, [pc, #88]	; (80143c0 <CDC_Receive_FS+0x500>)
 8014368:	681b      	ldr	r3, [r3, #0]
 801436a:	4a17      	ldr	r2, [pc, #92]	; (80143c8 <CDC_Receive_FS+0x508>)
 801436c:	4293      	cmp	r3, r2
 801436e:	d004      	beq.n	801437a <CDC_Receive_FS+0x4ba>
				{
					bufptr--;
 8014370:	4b13      	ldr	r3, [pc, #76]	; (80143c0 <CDC_Receive_FS+0x500>)
 8014372:	681b      	ldr	r3, [r3, #0]
 8014374:	3b01      	subs	r3, #1
 8014376:	4a12      	ldr	r2, [pc, #72]	; (80143c0 <CDC_Receive_FS+0x500>)
 8014378:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 801437a:	89fb      	ldrh	r3, [r7, #14]
 801437c:	3301      	adds	r3, #1
 801437e:	81fb      	strh	r3, [r7, #14]
 8014380:	89fa      	ldrh	r2, [r7, #14]
 8014382:	683b      	ldr	r3, [r7, #0]
 8014384:	681b      	ldr	r3, [r3, #0]
 8014386:	429a      	cmp	r2, r3
 8014388:	d3c2      	bcc.n	8014310 <CDC_Receive_FS+0x450>
				}
			}
		}
	}
	return (USBD_OK);
 801438a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801438c:	4618      	mov	r0, r3
 801438e:	3714      	adds	r7, #20
 8014390:	46bd      	mov	sp, r7
 8014392:	bd90      	pop	{r4, r7, pc}
 8014394:	20000489 	.word	0x20000489
 8014398:	40021800 	.word	0x40021800
 801439c:	40021000 	.word	0x40021000
 80143a0:	40000400 	.word	0x40000400
 80143a4:	40010400 	.word	0x40010400
 80143a8:	20000484 	.word	0x20000484
 80143ac:	20000486 	.word	0x20000486
 80143b0:	20000488 	.word	0x20000488
 80143b4:	08018ac4 	.word	0x08018ac4
 80143b8:	08018adc 	.word	0x08018adc
 80143bc:	20000124 	.word	0x20000124
 80143c0:	20007b28 	.word	0x20007b28
 80143c4:	2000048a 	.word	0x2000048a
 80143c8:	20007b2c 	.word	0x20007b2c

080143cc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80143cc:	b580      	push	{r7, lr}
 80143ce:	b084      	sub	sp, #16
 80143d0:	af00      	add	r7, sp, #0
 80143d2:	6078      	str	r0, [r7, #4]
 80143d4:	460b      	mov	r3, r1
 80143d6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80143d8:	2300      	movs	r3, #0
 80143da:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 80143dc:	4b0d      	ldr	r3, [pc, #52]	; (8014414 <CDC_Transmit_FS+0x48>)
 80143de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80143e2:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 80143e4:	68bb      	ldr	r3, [r7, #8]
 80143e6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d001      	beq.n	80143f2 <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 80143ee:	2301      	movs	r3, #1
 80143f0:	e00b      	b.n	801440a <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80143f2:	887b      	ldrh	r3, [r7, #2]
 80143f4:	461a      	mov	r2, r3
 80143f6:	6879      	ldr	r1, [r7, #4]
 80143f8:	4806      	ldr	r0, [pc, #24]	; (8014414 <CDC_Transmit_FS+0x48>)
 80143fa:	f7fa f853 	bl	800e4a4 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80143fe:	4805      	ldr	r0, [pc, #20]	; (8014414 <CDC_Transmit_FS+0x48>)
 8014400:	f7fa f87c 	bl	800e4fc <USBD_CDC_TransmitPacket>
 8014404:	4603      	mov	r3, r0
 8014406:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8014408:	7bfb      	ldrb	r3, [r7, #15]
}
 801440a:	4618      	mov	r0, r3
 801440c:	3710      	adds	r7, #16
 801440e:	46bd      	mov	sp, r7
 8014410:	bd80      	pop	{r7, pc}
 8014412:	bf00      	nop
 8014414:	20007864 	.word	0x20007864

08014418 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014418:	b480      	push	{r7}
 801441a:	b083      	sub	sp, #12
 801441c:	af00      	add	r7, sp, #0
 801441e:	4603      	mov	r3, r0
 8014420:	6039      	str	r1, [r7, #0]
 8014422:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8014424:	683b      	ldr	r3, [r7, #0]
 8014426:	2212      	movs	r2, #18
 8014428:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801442a:	4b03      	ldr	r3, [pc, #12]	; (8014438 <USBD_FS_DeviceDescriptor+0x20>)
}
 801442c:	4618      	mov	r0, r3
 801442e:	370c      	adds	r7, #12
 8014430:	46bd      	mov	sp, r7
 8014432:	bc80      	pop	{r7}
 8014434:	4770      	bx	lr
 8014436:	bf00      	nop
 8014438:	20000264 	.word	0x20000264

0801443c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801443c:	b480      	push	{r7}
 801443e:	b083      	sub	sp, #12
 8014440:	af00      	add	r7, sp, #0
 8014442:	4603      	mov	r3, r0
 8014444:	6039      	str	r1, [r7, #0]
 8014446:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8014448:	683b      	ldr	r3, [r7, #0]
 801444a:	2204      	movs	r2, #4
 801444c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801444e:	4b03      	ldr	r3, [pc, #12]	; (801445c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8014450:	4618      	mov	r0, r3
 8014452:	370c      	adds	r7, #12
 8014454:	46bd      	mov	sp, r7
 8014456:	bc80      	pop	{r7}
 8014458:	4770      	bx	lr
 801445a:	bf00      	nop
 801445c:	20000278 	.word	0x20000278

08014460 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014460:	b580      	push	{r7, lr}
 8014462:	b082      	sub	sp, #8
 8014464:	af00      	add	r7, sp, #0
 8014466:	4603      	mov	r3, r0
 8014468:	6039      	str	r1, [r7, #0]
 801446a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801446c:	79fb      	ldrb	r3, [r7, #7]
 801446e:	2b00      	cmp	r3, #0
 8014470:	d105      	bne.n	801447e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014472:	683a      	ldr	r2, [r7, #0]
 8014474:	4907      	ldr	r1, [pc, #28]	; (8014494 <USBD_FS_ProductStrDescriptor+0x34>)
 8014476:	4808      	ldr	r0, [pc, #32]	; (8014498 <USBD_FS_ProductStrDescriptor+0x38>)
 8014478:	f7fb f881 	bl	800f57e <USBD_GetString>
 801447c:	e004      	b.n	8014488 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801447e:	683a      	ldr	r2, [r7, #0]
 8014480:	4904      	ldr	r1, [pc, #16]	; (8014494 <USBD_FS_ProductStrDescriptor+0x34>)
 8014482:	4805      	ldr	r0, [pc, #20]	; (8014498 <USBD_FS_ProductStrDescriptor+0x38>)
 8014484:	f7fb f87b 	bl	800f57e <USBD_GetString>
  }
  return USBD_StrDesc;
 8014488:	4b02      	ldr	r3, [pc, #8]	; (8014494 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801448a:	4618      	mov	r0, r3
 801448c:	3708      	adds	r7, #8
 801448e:	46bd      	mov	sp, r7
 8014490:	bd80      	pop	{r7, pc}
 8014492:	bf00      	nop
 8014494:	20007e4c 	.word	0x20007e4c
 8014498:	08018ae8 	.word	0x08018ae8

0801449c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801449c:	b580      	push	{r7, lr}
 801449e:	b082      	sub	sp, #8
 80144a0:	af00      	add	r7, sp, #0
 80144a2:	4603      	mov	r3, r0
 80144a4:	6039      	str	r1, [r7, #0]
 80144a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80144a8:	683a      	ldr	r2, [r7, #0]
 80144aa:	4904      	ldr	r1, [pc, #16]	; (80144bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80144ac:	4804      	ldr	r0, [pc, #16]	; (80144c0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80144ae:	f7fb f866 	bl	800f57e <USBD_GetString>
  return USBD_StrDesc;
 80144b2:	4b02      	ldr	r3, [pc, #8]	; (80144bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80144b4:	4618      	mov	r0, r3
 80144b6:	3708      	adds	r7, #8
 80144b8:	46bd      	mov	sp, r7
 80144ba:	bd80      	pop	{r7, pc}
 80144bc:	20007e4c 	.word	0x20007e4c
 80144c0:	08018af4 	.word	0x08018af4

080144c4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80144c4:	b580      	push	{r7, lr}
 80144c6:	b082      	sub	sp, #8
 80144c8:	af00      	add	r7, sp, #0
 80144ca:	4603      	mov	r3, r0
 80144cc:	6039      	str	r1, [r7, #0]
 80144ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80144d0:	683b      	ldr	r3, [r7, #0]
 80144d2:	221a      	movs	r2, #26
 80144d4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80144d6:	f000 f843 	bl	8014560 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80144da:	4b02      	ldr	r3, [pc, #8]	; (80144e4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80144dc:	4618      	mov	r0, r3
 80144de:	3708      	adds	r7, #8
 80144e0:	46bd      	mov	sp, r7
 80144e2:	bd80      	pop	{r7, pc}
 80144e4:	2000027c 	.word	0x2000027c

080144e8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80144e8:	b580      	push	{r7, lr}
 80144ea:	b082      	sub	sp, #8
 80144ec:	af00      	add	r7, sp, #0
 80144ee:	4603      	mov	r3, r0
 80144f0:	6039      	str	r1, [r7, #0]
 80144f2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80144f4:	79fb      	ldrb	r3, [r7, #7]
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d105      	bne.n	8014506 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80144fa:	683a      	ldr	r2, [r7, #0]
 80144fc:	4907      	ldr	r1, [pc, #28]	; (801451c <USBD_FS_ConfigStrDescriptor+0x34>)
 80144fe:	4808      	ldr	r0, [pc, #32]	; (8014520 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014500:	f7fb f83d 	bl	800f57e <USBD_GetString>
 8014504:	e004      	b.n	8014510 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8014506:	683a      	ldr	r2, [r7, #0]
 8014508:	4904      	ldr	r1, [pc, #16]	; (801451c <USBD_FS_ConfigStrDescriptor+0x34>)
 801450a:	4805      	ldr	r0, [pc, #20]	; (8014520 <USBD_FS_ConfigStrDescriptor+0x38>)
 801450c:	f7fb f837 	bl	800f57e <USBD_GetString>
  }
  return USBD_StrDesc;
 8014510:	4b02      	ldr	r3, [pc, #8]	; (801451c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8014512:	4618      	mov	r0, r3
 8014514:	3708      	adds	r7, #8
 8014516:	46bd      	mov	sp, r7
 8014518:	bd80      	pop	{r7, pc}
 801451a:	bf00      	nop
 801451c:	20007e4c 	.word	0x20007e4c
 8014520:	08018b00 	.word	0x08018b00

08014524 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014524:	b580      	push	{r7, lr}
 8014526:	b082      	sub	sp, #8
 8014528:	af00      	add	r7, sp, #0
 801452a:	4603      	mov	r3, r0
 801452c:	6039      	str	r1, [r7, #0]
 801452e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014530:	79fb      	ldrb	r3, [r7, #7]
 8014532:	2b00      	cmp	r3, #0
 8014534:	d105      	bne.n	8014542 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8014536:	683a      	ldr	r2, [r7, #0]
 8014538:	4907      	ldr	r1, [pc, #28]	; (8014558 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801453a:	4808      	ldr	r0, [pc, #32]	; (801455c <USBD_FS_InterfaceStrDescriptor+0x38>)
 801453c:	f7fb f81f 	bl	800f57e <USBD_GetString>
 8014540:	e004      	b.n	801454c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8014542:	683a      	ldr	r2, [r7, #0]
 8014544:	4904      	ldr	r1, [pc, #16]	; (8014558 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8014546:	4805      	ldr	r0, [pc, #20]	; (801455c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8014548:	f7fb f819 	bl	800f57e <USBD_GetString>
  }
  return USBD_StrDesc;
 801454c:	4b02      	ldr	r3, [pc, #8]	; (8014558 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801454e:	4618      	mov	r0, r3
 8014550:	3708      	adds	r7, #8
 8014552:	46bd      	mov	sp, r7
 8014554:	bd80      	pop	{r7, pc}
 8014556:	bf00      	nop
 8014558:	20007e4c 	.word	0x20007e4c
 801455c:	08018b0c 	.word	0x08018b0c

08014560 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8014560:	b580      	push	{r7, lr}
 8014562:	b084      	sub	sp, #16
 8014564:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8014566:	4b0f      	ldr	r3, [pc, #60]	; (80145a4 <Get_SerialNum+0x44>)
 8014568:	681b      	ldr	r3, [r3, #0]
 801456a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801456c:	4b0e      	ldr	r3, [pc, #56]	; (80145a8 <Get_SerialNum+0x48>)
 801456e:	681b      	ldr	r3, [r3, #0]
 8014570:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8014572:	4b0e      	ldr	r3, [pc, #56]	; (80145ac <Get_SerialNum+0x4c>)
 8014574:	681b      	ldr	r3, [r3, #0]
 8014576:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8014578:	68fa      	ldr	r2, [r7, #12]
 801457a:	687b      	ldr	r3, [r7, #4]
 801457c:	4413      	add	r3, r2
 801457e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8014580:	68fb      	ldr	r3, [r7, #12]
 8014582:	2b00      	cmp	r3, #0
 8014584:	d009      	beq.n	801459a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8014586:	2208      	movs	r2, #8
 8014588:	4909      	ldr	r1, [pc, #36]	; (80145b0 <Get_SerialNum+0x50>)
 801458a:	68f8      	ldr	r0, [r7, #12]
 801458c:	f000 f814 	bl	80145b8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8014590:	2204      	movs	r2, #4
 8014592:	4908      	ldr	r1, [pc, #32]	; (80145b4 <Get_SerialNum+0x54>)
 8014594:	68b8      	ldr	r0, [r7, #8]
 8014596:	f000 f80f 	bl	80145b8 <IntToUnicode>
  }
}
 801459a:	bf00      	nop
 801459c:	3710      	adds	r7, #16
 801459e:	46bd      	mov	sp, r7
 80145a0:	bd80      	pop	{r7, pc}
 80145a2:	bf00      	nop
 80145a4:	1fff7a10 	.word	0x1fff7a10
 80145a8:	1fff7a14 	.word	0x1fff7a14
 80145ac:	1fff7a18 	.word	0x1fff7a18
 80145b0:	2000027e 	.word	0x2000027e
 80145b4:	2000028e 	.word	0x2000028e

080145b8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80145b8:	b480      	push	{r7}
 80145ba:	b087      	sub	sp, #28
 80145bc:	af00      	add	r7, sp, #0
 80145be:	60f8      	str	r0, [r7, #12]
 80145c0:	60b9      	str	r1, [r7, #8]
 80145c2:	4613      	mov	r3, r2
 80145c4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80145c6:	2300      	movs	r3, #0
 80145c8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80145ca:	2300      	movs	r3, #0
 80145cc:	75fb      	strb	r3, [r7, #23]
 80145ce:	e027      	b.n	8014620 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80145d0:	68fb      	ldr	r3, [r7, #12]
 80145d2:	0f1b      	lsrs	r3, r3, #28
 80145d4:	2b09      	cmp	r3, #9
 80145d6:	d80b      	bhi.n	80145f0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80145d8:	68fb      	ldr	r3, [r7, #12]
 80145da:	0f1b      	lsrs	r3, r3, #28
 80145dc:	b2da      	uxtb	r2, r3
 80145de:	7dfb      	ldrb	r3, [r7, #23]
 80145e0:	005b      	lsls	r3, r3, #1
 80145e2:	4619      	mov	r1, r3
 80145e4:	68bb      	ldr	r3, [r7, #8]
 80145e6:	440b      	add	r3, r1
 80145e8:	3230      	adds	r2, #48	; 0x30
 80145ea:	b2d2      	uxtb	r2, r2
 80145ec:	701a      	strb	r2, [r3, #0]
 80145ee:	e00a      	b.n	8014606 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80145f0:	68fb      	ldr	r3, [r7, #12]
 80145f2:	0f1b      	lsrs	r3, r3, #28
 80145f4:	b2da      	uxtb	r2, r3
 80145f6:	7dfb      	ldrb	r3, [r7, #23]
 80145f8:	005b      	lsls	r3, r3, #1
 80145fa:	4619      	mov	r1, r3
 80145fc:	68bb      	ldr	r3, [r7, #8]
 80145fe:	440b      	add	r3, r1
 8014600:	3237      	adds	r2, #55	; 0x37
 8014602:	b2d2      	uxtb	r2, r2
 8014604:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8014606:	68fb      	ldr	r3, [r7, #12]
 8014608:	011b      	lsls	r3, r3, #4
 801460a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801460c:	7dfb      	ldrb	r3, [r7, #23]
 801460e:	005b      	lsls	r3, r3, #1
 8014610:	3301      	adds	r3, #1
 8014612:	68ba      	ldr	r2, [r7, #8]
 8014614:	4413      	add	r3, r2
 8014616:	2200      	movs	r2, #0
 8014618:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801461a:	7dfb      	ldrb	r3, [r7, #23]
 801461c:	3301      	adds	r3, #1
 801461e:	75fb      	strb	r3, [r7, #23]
 8014620:	7dfa      	ldrb	r2, [r7, #23]
 8014622:	79fb      	ldrb	r3, [r7, #7]
 8014624:	429a      	cmp	r2, r3
 8014626:	d3d3      	bcc.n	80145d0 <IntToUnicode+0x18>
  }
}
 8014628:	bf00      	nop
 801462a:	371c      	adds	r7, #28
 801462c:	46bd      	mov	sp, r7
 801462e:	bc80      	pop	{r7}
 8014630:	4770      	bx	lr
	...

08014634 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8014634:	b580      	push	{r7, lr}
 8014636:	b08a      	sub	sp, #40	; 0x28
 8014638:	af00      	add	r7, sp, #0
 801463a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801463c:	f107 0314 	add.w	r3, r7, #20
 8014640:	2200      	movs	r2, #0
 8014642:	601a      	str	r2, [r3, #0]
 8014644:	605a      	str	r2, [r3, #4]
 8014646:	609a      	str	r2, [r3, #8]
 8014648:	60da      	str	r2, [r3, #12]
 801464a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 801464c:	687b      	ldr	r3, [r7, #4]
 801464e:	681b      	ldr	r3, [r3, #0]
 8014650:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8014654:	d147      	bne.n	80146e6 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014656:	2300      	movs	r3, #0
 8014658:	613b      	str	r3, [r7, #16]
 801465a:	4b25      	ldr	r3, [pc, #148]	; (80146f0 <HAL_PCD_MspInit+0xbc>)
 801465c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801465e:	4a24      	ldr	r2, [pc, #144]	; (80146f0 <HAL_PCD_MspInit+0xbc>)
 8014660:	f043 0301 	orr.w	r3, r3, #1
 8014664:	6313      	str	r3, [r2, #48]	; 0x30
 8014666:	4b22      	ldr	r3, [pc, #136]	; (80146f0 <HAL_PCD_MspInit+0xbc>)
 8014668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801466a:	f003 0301 	and.w	r3, r3, #1
 801466e:	613b      	str	r3, [r7, #16]
 8014670:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8014672:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8014676:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014678:	2302      	movs	r3, #2
 801467a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801467c:	2300      	movs	r3, #0
 801467e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014680:	2303      	movs	r3, #3
 8014682:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8014684:	230a      	movs	r3, #10
 8014686:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014688:	f107 0314 	add.w	r3, r7, #20
 801468c:	4619      	mov	r1, r3
 801468e:	4819      	ldr	r0, [pc, #100]	; (80146f4 <HAL_PCD_MspInit+0xc0>)
 8014690:	f7f1 ffcc 	bl	800662c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8014694:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014698:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801469a:	2300      	movs	r3, #0
 801469c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801469e:	2300      	movs	r3, #0
 80146a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80146a2:	f107 0314 	add.w	r3, r7, #20
 80146a6:	4619      	mov	r1, r3
 80146a8:	4812      	ldr	r0, [pc, #72]	; (80146f4 <HAL_PCD_MspInit+0xc0>)
 80146aa:	f7f1 ffbf 	bl	800662c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80146ae:	4b10      	ldr	r3, [pc, #64]	; (80146f0 <HAL_PCD_MspInit+0xbc>)
 80146b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80146b2:	4a0f      	ldr	r2, [pc, #60]	; (80146f0 <HAL_PCD_MspInit+0xbc>)
 80146b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80146b8:	6353      	str	r3, [r2, #52]	; 0x34
 80146ba:	2300      	movs	r3, #0
 80146bc:	60fb      	str	r3, [r7, #12]
 80146be:	4b0c      	ldr	r3, [pc, #48]	; (80146f0 <HAL_PCD_MspInit+0xbc>)
 80146c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80146c2:	4a0b      	ldr	r2, [pc, #44]	; (80146f0 <HAL_PCD_MspInit+0xbc>)
 80146c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80146c8:	6453      	str	r3, [r2, #68]	; 0x44
 80146ca:	4b09      	ldr	r3, [pc, #36]	; (80146f0 <HAL_PCD_MspInit+0xbc>)
 80146cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80146ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80146d2:	60fb      	str	r3, [r7, #12]
 80146d4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 80146d6:	2200      	movs	r2, #0
 80146d8:	2101      	movs	r1, #1
 80146da:	2043      	movs	r0, #67	; 0x43
 80146dc:	f7ef ffff 	bl	80046de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80146e0:	2043      	movs	r0, #67	; 0x43
 80146e2:	f7f0 f818 	bl	8004716 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80146e6:	bf00      	nop
 80146e8:	3728      	adds	r7, #40	; 0x28
 80146ea:	46bd      	mov	sp, r7
 80146ec:	bd80      	pop	{r7, pc}
 80146ee:	bf00      	nop
 80146f0:	40023800 	.word	0x40023800
 80146f4:	40020000 	.word	0x40020000

080146f8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80146f8:	b580      	push	{r7, lr}
 80146fa:	b082      	sub	sp, #8
 80146fc:	af00      	add	r7, sp, #0
 80146fe:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8014700:	687b      	ldr	r3, [r7, #4]
 8014702:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 801470c:	4619      	mov	r1, r3
 801470e:	4610      	mov	r0, r2
 8014710:	f7f9 ffd9 	bl	800e6c6 <USBD_LL_SetupStage>
}
 8014714:	bf00      	nop
 8014716:	3708      	adds	r7, #8
 8014718:	46bd      	mov	sp, r7
 801471a:	bd80      	pop	{r7, pc}

0801471c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801471c:	b580      	push	{r7, lr}
 801471e:	b082      	sub	sp, #8
 8014720:	af00      	add	r7, sp, #0
 8014722:	6078      	str	r0, [r7, #4]
 8014724:	460b      	mov	r3, r1
 8014726:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8014728:	687b      	ldr	r3, [r7, #4]
 801472a:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 801472e:	78fa      	ldrb	r2, [r7, #3]
 8014730:	6879      	ldr	r1, [r7, #4]
 8014732:	4613      	mov	r3, r2
 8014734:	00db      	lsls	r3, r3, #3
 8014736:	1a9b      	subs	r3, r3, r2
 8014738:	009b      	lsls	r3, r3, #2
 801473a:	440b      	add	r3, r1
 801473c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8014740:	681a      	ldr	r2, [r3, #0]
 8014742:	78fb      	ldrb	r3, [r7, #3]
 8014744:	4619      	mov	r1, r3
 8014746:	f7fa f809 	bl	800e75c <USBD_LL_DataOutStage>
}
 801474a:	bf00      	nop
 801474c:	3708      	adds	r7, #8
 801474e:	46bd      	mov	sp, r7
 8014750:	bd80      	pop	{r7, pc}

08014752 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014752:	b580      	push	{r7, lr}
 8014754:	b082      	sub	sp, #8
 8014756:	af00      	add	r7, sp, #0
 8014758:	6078      	str	r0, [r7, #4]
 801475a:	460b      	mov	r3, r1
 801475c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801475e:	687b      	ldr	r3, [r7, #4]
 8014760:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8014764:	78fa      	ldrb	r2, [r7, #3]
 8014766:	6879      	ldr	r1, [r7, #4]
 8014768:	4613      	mov	r3, r2
 801476a:	00db      	lsls	r3, r3, #3
 801476c:	1a9b      	subs	r3, r3, r2
 801476e:	009b      	lsls	r3, r3, #2
 8014770:	440b      	add	r3, r1
 8014772:	3348      	adds	r3, #72	; 0x48
 8014774:	681a      	ldr	r2, [r3, #0]
 8014776:	78fb      	ldrb	r3, [r7, #3]
 8014778:	4619      	mov	r1, r3
 801477a:	f7fa f860 	bl	800e83e <USBD_LL_DataInStage>
}
 801477e:	bf00      	nop
 8014780:	3708      	adds	r7, #8
 8014782:	46bd      	mov	sp, r7
 8014784:	bd80      	pop	{r7, pc}

08014786 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014786:	b580      	push	{r7, lr}
 8014788:	b082      	sub	sp, #8
 801478a:	af00      	add	r7, sp, #0
 801478c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014794:	4618      	mov	r0, r3
 8014796:	f7fa f970 	bl	800ea7a <USBD_LL_SOF>
}
 801479a:	bf00      	nop
 801479c:	3708      	adds	r7, #8
 801479e:	46bd      	mov	sp, r7
 80147a0:	bd80      	pop	{r7, pc}

080147a2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80147a2:	b580      	push	{r7, lr}
 80147a4:	b084      	sub	sp, #16
 80147a6:	af00      	add	r7, sp, #0
 80147a8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80147aa:	2301      	movs	r3, #1
 80147ac:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80147ae:	687b      	ldr	r3, [r7, #4]
 80147b0:	68db      	ldr	r3, [r3, #12]
 80147b2:	2b00      	cmp	r3, #0
 80147b4:	d102      	bne.n	80147bc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80147b6:	2300      	movs	r3, #0
 80147b8:	73fb      	strb	r3, [r7, #15]
 80147ba:	e008      	b.n	80147ce <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	68db      	ldr	r3, [r3, #12]
 80147c0:	2b02      	cmp	r3, #2
 80147c2:	d102      	bne.n	80147ca <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80147c4:	2301      	movs	r3, #1
 80147c6:	73fb      	strb	r3, [r7, #15]
 80147c8:	e001      	b.n	80147ce <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80147ca:	f7ed fcbd 	bl	8002148 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80147d4:	7bfa      	ldrb	r2, [r7, #15]
 80147d6:	4611      	mov	r1, r2
 80147d8:	4618      	mov	r0, r3
 80147da:	f7fa f916 	bl	800ea0a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80147e4:	4618      	mov	r0, r3
 80147e6:	f7fa f8cf 	bl	800e988 <USBD_LL_Reset>
}
 80147ea:	bf00      	nop
 80147ec:	3710      	adds	r7, #16
 80147ee:	46bd      	mov	sp, r7
 80147f0:	bd80      	pop	{r7, pc}
	...

080147f4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80147f4:	b580      	push	{r7, lr}
 80147f6:	b082      	sub	sp, #8
 80147f8:	af00      	add	r7, sp, #0
 80147fa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80147fc:	687b      	ldr	r3, [r7, #4]
 80147fe:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014802:	4618      	mov	r0, r3
 8014804:	f7fa f910 	bl	800ea28 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8014808:	687b      	ldr	r3, [r7, #4]
 801480a:	681b      	ldr	r3, [r3, #0]
 801480c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8014810:	681b      	ldr	r3, [r3, #0]
 8014812:	687a      	ldr	r2, [r7, #4]
 8014814:	6812      	ldr	r2, [r2, #0]
 8014816:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801481a:	f043 0301 	orr.w	r3, r3, #1
 801481e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	6a1b      	ldr	r3, [r3, #32]
 8014824:	2b00      	cmp	r3, #0
 8014826:	d005      	beq.n	8014834 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014828:	4b04      	ldr	r3, [pc, #16]	; (801483c <HAL_PCD_SuspendCallback+0x48>)
 801482a:	691b      	ldr	r3, [r3, #16]
 801482c:	4a03      	ldr	r2, [pc, #12]	; (801483c <HAL_PCD_SuspendCallback+0x48>)
 801482e:	f043 0306 	orr.w	r3, r3, #6
 8014832:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8014834:	bf00      	nop
 8014836:	3708      	adds	r7, #8
 8014838:	46bd      	mov	sp, r7
 801483a:	bd80      	pop	{r7, pc}
 801483c:	e000ed00 	.word	0xe000ed00

08014840 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014840:	b580      	push	{r7, lr}
 8014842:	b082      	sub	sp, #8
 8014844:	af00      	add	r7, sp, #0
 8014846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8014848:	687b      	ldr	r3, [r7, #4]
 801484a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801484e:	4618      	mov	r0, r3
 8014850:	f7fa f8fe 	bl	800ea50 <USBD_LL_Resume>
}
 8014854:	bf00      	nop
 8014856:	3708      	adds	r7, #8
 8014858:	46bd      	mov	sp, r7
 801485a:	bd80      	pop	{r7, pc}

0801485c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801485c:	b580      	push	{r7, lr}
 801485e:	b082      	sub	sp, #8
 8014860:	af00      	add	r7, sp, #0
 8014862:	6078      	str	r0, [r7, #4]
 8014864:	460b      	mov	r3, r1
 8014866:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8014868:	687b      	ldr	r3, [r7, #4]
 801486a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801486e:	78fa      	ldrb	r2, [r7, #3]
 8014870:	4611      	mov	r1, r2
 8014872:	4618      	mov	r0, r3
 8014874:	f7fa f927 	bl	800eac6 <USBD_LL_IsoOUTIncomplete>
}
 8014878:	bf00      	nop
 801487a:	3708      	adds	r7, #8
 801487c:	46bd      	mov	sp, r7
 801487e:	bd80      	pop	{r7, pc}

08014880 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014880:	b580      	push	{r7, lr}
 8014882:	b082      	sub	sp, #8
 8014884:	af00      	add	r7, sp, #0
 8014886:	6078      	str	r0, [r7, #4]
 8014888:	460b      	mov	r3, r1
 801488a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801488c:	687b      	ldr	r3, [r7, #4]
 801488e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014892:	78fa      	ldrb	r2, [r7, #3]
 8014894:	4611      	mov	r1, r2
 8014896:	4618      	mov	r0, r3
 8014898:	f7fa f909 	bl	800eaae <USBD_LL_IsoINIncomplete>
}
 801489c:	bf00      	nop
 801489e:	3708      	adds	r7, #8
 80148a0:	46bd      	mov	sp, r7
 80148a2:	bd80      	pop	{r7, pc}

080148a4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80148a4:	b580      	push	{r7, lr}
 80148a6:	b082      	sub	sp, #8
 80148a8:	af00      	add	r7, sp, #0
 80148aa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80148ac:	687b      	ldr	r3, [r7, #4]
 80148ae:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80148b2:	4618      	mov	r0, r3
 80148b4:	f7fa f913 	bl	800eade <USBD_LL_DevConnected>
}
 80148b8:	bf00      	nop
 80148ba:	3708      	adds	r7, #8
 80148bc:	46bd      	mov	sp, r7
 80148be:	bd80      	pop	{r7, pc}

080148c0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80148c0:	b580      	push	{r7, lr}
 80148c2:	b082      	sub	sp, #8
 80148c4:	af00      	add	r7, sp, #0
 80148c6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80148c8:	687b      	ldr	r3, [r7, #4]
 80148ca:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80148ce:	4618      	mov	r0, r3
 80148d0:	f7fa f90f 	bl	800eaf2 <USBD_LL_DevDisconnected>
}
 80148d4:	bf00      	nop
 80148d6:	3708      	adds	r7, #8
 80148d8:	46bd      	mov	sp, r7
 80148da:	bd80      	pop	{r7, pc}

080148dc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80148dc:	b580      	push	{r7, lr}
 80148de:	b082      	sub	sp, #8
 80148e0:	af00      	add	r7, sp, #0
 80148e2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80148e4:	687b      	ldr	r3, [r7, #4]
 80148e6:	781b      	ldrb	r3, [r3, #0]
 80148e8:	2b00      	cmp	r3, #0
 80148ea:	d139      	bne.n	8014960 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80148ec:	4a1f      	ldr	r2, [pc, #124]	; (801496c <USBD_LL_Init+0x90>)
 80148ee:	687b      	ldr	r3, [r7, #4]
 80148f0:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 80148f4:	687b      	ldr	r3, [r7, #4]
 80148f6:	4a1d      	ldr	r2, [pc, #116]	; (801496c <USBD_LL_Init+0x90>)
 80148f8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80148fc:	4b1b      	ldr	r3, [pc, #108]	; (801496c <USBD_LL_Init+0x90>)
 80148fe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8014902:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8014904:	4b19      	ldr	r3, [pc, #100]	; (801496c <USBD_LL_Init+0x90>)
 8014906:	2204      	movs	r2, #4
 8014908:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801490a:	4b18      	ldr	r3, [pc, #96]	; (801496c <USBD_LL_Init+0x90>)
 801490c:	2202      	movs	r2, #2
 801490e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8014910:	4b16      	ldr	r3, [pc, #88]	; (801496c <USBD_LL_Init+0x90>)
 8014912:	2200      	movs	r2, #0
 8014914:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8014916:	4b15      	ldr	r3, [pc, #84]	; (801496c <USBD_LL_Init+0x90>)
 8014918:	2202      	movs	r2, #2
 801491a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 801491c:	4b13      	ldr	r3, [pc, #76]	; (801496c <USBD_LL_Init+0x90>)
 801491e:	2201      	movs	r2, #1
 8014920:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8014922:	4b12      	ldr	r3, [pc, #72]	; (801496c <USBD_LL_Init+0x90>)
 8014924:	2200      	movs	r2, #0
 8014926:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8014928:	4b10      	ldr	r3, [pc, #64]	; (801496c <USBD_LL_Init+0x90>)
 801492a:	2201      	movs	r2, #1
 801492c:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801492e:	4b0f      	ldr	r3, [pc, #60]	; (801496c <USBD_LL_Init+0x90>)
 8014930:	2200      	movs	r2, #0
 8014932:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8014934:	480d      	ldr	r0, [pc, #52]	; (801496c <USBD_LL_Init+0x90>)
 8014936:	f7f2 f877 	bl	8006a28 <HAL_PCD_Init>
 801493a:	4603      	mov	r3, r0
 801493c:	2b00      	cmp	r3, #0
 801493e:	d001      	beq.n	8014944 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8014940:	f7ed fc02 	bl	8002148 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8014944:	2180      	movs	r1, #128	; 0x80
 8014946:	4809      	ldr	r0, [pc, #36]	; (801496c <USBD_LL_Init+0x90>)
 8014948:	f7f3 f9b4 	bl	8007cb4 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801494c:	2240      	movs	r2, #64	; 0x40
 801494e:	2100      	movs	r1, #0
 8014950:	4806      	ldr	r0, [pc, #24]	; (801496c <USBD_LL_Init+0x90>)
 8014952:	f7f3 f969 	bl	8007c28 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8014956:	2280      	movs	r2, #128	; 0x80
 8014958:	2101      	movs	r1, #1
 801495a:	4804      	ldr	r0, [pc, #16]	; (801496c <USBD_LL_Init+0x90>)
 801495c:	f7f3 f964 	bl	8007c28 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8014960:	2300      	movs	r3, #0
}
 8014962:	4618      	mov	r0, r3
 8014964:	3708      	adds	r7, #8
 8014966:	46bd      	mov	sp, r7
 8014968:	bd80      	pop	{r7, pc}
 801496a:	bf00      	nop
 801496c:	2000804c 	.word	0x2000804c

08014970 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8014970:	b580      	push	{r7, lr}
 8014972:	b084      	sub	sp, #16
 8014974:	af00      	add	r7, sp, #0
 8014976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014978:	2300      	movs	r3, #0
 801497a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801497c:	2300      	movs	r3, #0
 801497e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014986:	4618      	mov	r0, r3
 8014988:	f7f2 f96b 	bl	8006c62 <HAL_PCD_Start>
 801498c:	4603      	mov	r3, r0
 801498e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014990:	7bfb      	ldrb	r3, [r7, #15]
 8014992:	4618      	mov	r0, r3
 8014994:	f000 f92e 	bl	8014bf4 <USBD_Get_USB_Status>
 8014998:	4603      	mov	r3, r0
 801499a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801499c:	7bbb      	ldrb	r3, [r7, #14]
}
 801499e:	4618      	mov	r0, r3
 80149a0:	3710      	adds	r7, #16
 80149a2:	46bd      	mov	sp, r7
 80149a4:	bd80      	pop	{r7, pc}

080149a6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80149a6:	b580      	push	{r7, lr}
 80149a8:	b084      	sub	sp, #16
 80149aa:	af00      	add	r7, sp, #0
 80149ac:	6078      	str	r0, [r7, #4]
 80149ae:	4608      	mov	r0, r1
 80149b0:	4611      	mov	r1, r2
 80149b2:	461a      	mov	r2, r3
 80149b4:	4603      	mov	r3, r0
 80149b6:	70fb      	strb	r3, [r7, #3]
 80149b8:	460b      	mov	r3, r1
 80149ba:	70bb      	strb	r3, [r7, #2]
 80149bc:	4613      	mov	r3, r2
 80149be:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80149c0:	2300      	movs	r3, #0
 80149c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80149c4:	2300      	movs	r3, #0
 80149c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80149ce:	78bb      	ldrb	r3, [r7, #2]
 80149d0:	883a      	ldrh	r2, [r7, #0]
 80149d2:	78f9      	ldrb	r1, [r7, #3]
 80149d4:	f7f2 fd30 	bl	8007438 <HAL_PCD_EP_Open>
 80149d8:	4603      	mov	r3, r0
 80149da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80149dc:	7bfb      	ldrb	r3, [r7, #15]
 80149de:	4618      	mov	r0, r3
 80149e0:	f000 f908 	bl	8014bf4 <USBD_Get_USB_Status>
 80149e4:	4603      	mov	r3, r0
 80149e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80149e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80149ea:	4618      	mov	r0, r3
 80149ec:	3710      	adds	r7, #16
 80149ee:	46bd      	mov	sp, r7
 80149f0:	bd80      	pop	{r7, pc}

080149f2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80149f2:	b580      	push	{r7, lr}
 80149f4:	b084      	sub	sp, #16
 80149f6:	af00      	add	r7, sp, #0
 80149f8:	6078      	str	r0, [r7, #4]
 80149fa:	460b      	mov	r3, r1
 80149fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80149fe:	2300      	movs	r3, #0
 8014a00:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014a02:	2300      	movs	r3, #0
 8014a04:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8014a06:	687b      	ldr	r3, [r7, #4]
 8014a08:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014a0c:	78fa      	ldrb	r2, [r7, #3]
 8014a0e:	4611      	mov	r1, r2
 8014a10:	4618      	mov	r0, r3
 8014a12:	f7f2 fd79 	bl	8007508 <HAL_PCD_EP_Close>
 8014a16:	4603      	mov	r3, r0
 8014a18:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014a1a:	7bfb      	ldrb	r3, [r7, #15]
 8014a1c:	4618      	mov	r0, r3
 8014a1e:	f000 f8e9 	bl	8014bf4 <USBD_Get_USB_Status>
 8014a22:	4603      	mov	r3, r0
 8014a24:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014a26:	7bbb      	ldrb	r3, [r7, #14]
}
 8014a28:	4618      	mov	r0, r3
 8014a2a:	3710      	adds	r7, #16
 8014a2c:	46bd      	mov	sp, r7
 8014a2e:	bd80      	pop	{r7, pc}

08014a30 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014a30:	b580      	push	{r7, lr}
 8014a32:	b084      	sub	sp, #16
 8014a34:	af00      	add	r7, sp, #0
 8014a36:	6078      	str	r0, [r7, #4]
 8014a38:	460b      	mov	r3, r1
 8014a3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014a3c:	2300      	movs	r3, #0
 8014a3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014a40:	2300      	movs	r3, #0
 8014a42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014a4a:	78fa      	ldrb	r2, [r7, #3]
 8014a4c:	4611      	mov	r1, r2
 8014a4e:	4618      	mov	r0, r3
 8014a50:	f7f2 fe50 	bl	80076f4 <HAL_PCD_EP_SetStall>
 8014a54:	4603      	mov	r3, r0
 8014a56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014a58:	7bfb      	ldrb	r3, [r7, #15]
 8014a5a:	4618      	mov	r0, r3
 8014a5c:	f000 f8ca 	bl	8014bf4 <USBD_Get_USB_Status>
 8014a60:	4603      	mov	r3, r0
 8014a62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014a64:	7bbb      	ldrb	r3, [r7, #14]
}
 8014a66:	4618      	mov	r0, r3
 8014a68:	3710      	adds	r7, #16
 8014a6a:	46bd      	mov	sp, r7
 8014a6c:	bd80      	pop	{r7, pc}

08014a6e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014a6e:	b580      	push	{r7, lr}
 8014a70:	b084      	sub	sp, #16
 8014a72:	af00      	add	r7, sp, #0
 8014a74:	6078      	str	r0, [r7, #4]
 8014a76:	460b      	mov	r3, r1
 8014a78:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014a7a:	2300      	movs	r3, #0
 8014a7c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014a7e:	2300      	movs	r3, #0
 8014a80:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8014a82:	687b      	ldr	r3, [r7, #4]
 8014a84:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014a88:	78fa      	ldrb	r2, [r7, #3]
 8014a8a:	4611      	mov	r1, r2
 8014a8c:	4618      	mov	r0, r3
 8014a8e:	f7f2 fe95 	bl	80077bc <HAL_PCD_EP_ClrStall>
 8014a92:	4603      	mov	r3, r0
 8014a94:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014a96:	7bfb      	ldrb	r3, [r7, #15]
 8014a98:	4618      	mov	r0, r3
 8014a9a:	f000 f8ab 	bl	8014bf4 <USBD_Get_USB_Status>
 8014a9e:	4603      	mov	r3, r0
 8014aa0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014aa2:	7bbb      	ldrb	r3, [r7, #14]
}
 8014aa4:	4618      	mov	r0, r3
 8014aa6:	3710      	adds	r7, #16
 8014aa8:	46bd      	mov	sp, r7
 8014aaa:	bd80      	pop	{r7, pc}

08014aac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014aac:	b480      	push	{r7}
 8014aae:	b085      	sub	sp, #20
 8014ab0:	af00      	add	r7, sp, #0
 8014ab2:	6078      	str	r0, [r7, #4]
 8014ab4:	460b      	mov	r3, r1
 8014ab6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014abe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8014ac0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014ac4:	2b00      	cmp	r3, #0
 8014ac6:	da0b      	bge.n	8014ae0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8014ac8:	78fb      	ldrb	r3, [r7, #3]
 8014aca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014ace:	68f9      	ldr	r1, [r7, #12]
 8014ad0:	4613      	mov	r3, r2
 8014ad2:	00db      	lsls	r3, r3, #3
 8014ad4:	1a9b      	subs	r3, r3, r2
 8014ad6:	009b      	lsls	r3, r3, #2
 8014ad8:	440b      	add	r3, r1
 8014ada:	333e      	adds	r3, #62	; 0x3e
 8014adc:	781b      	ldrb	r3, [r3, #0]
 8014ade:	e00b      	b.n	8014af8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8014ae0:	78fb      	ldrb	r3, [r7, #3]
 8014ae2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014ae6:	68f9      	ldr	r1, [r7, #12]
 8014ae8:	4613      	mov	r3, r2
 8014aea:	00db      	lsls	r3, r3, #3
 8014aec:	1a9b      	subs	r3, r3, r2
 8014aee:	009b      	lsls	r3, r3, #2
 8014af0:	440b      	add	r3, r1
 8014af2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8014af6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014af8:	4618      	mov	r0, r3
 8014afa:	3714      	adds	r7, #20
 8014afc:	46bd      	mov	sp, r7
 8014afe:	bc80      	pop	{r7}
 8014b00:	4770      	bx	lr

08014b02 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8014b02:	b580      	push	{r7, lr}
 8014b04:	b084      	sub	sp, #16
 8014b06:	af00      	add	r7, sp, #0
 8014b08:	6078      	str	r0, [r7, #4]
 8014b0a:	460b      	mov	r3, r1
 8014b0c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014b0e:	2300      	movs	r3, #0
 8014b10:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014b12:	2300      	movs	r3, #0
 8014b14:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8014b16:	687b      	ldr	r3, [r7, #4]
 8014b18:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014b1c:	78fa      	ldrb	r2, [r7, #3]
 8014b1e:	4611      	mov	r1, r2
 8014b20:	4618      	mov	r0, r3
 8014b22:	f7f2 fc64 	bl	80073ee <HAL_PCD_SetAddress>
 8014b26:	4603      	mov	r3, r0
 8014b28:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014b2a:	7bfb      	ldrb	r3, [r7, #15]
 8014b2c:	4618      	mov	r0, r3
 8014b2e:	f000 f861 	bl	8014bf4 <USBD_Get_USB_Status>
 8014b32:	4603      	mov	r3, r0
 8014b34:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014b36:	7bbb      	ldrb	r3, [r7, #14]
}
 8014b38:	4618      	mov	r0, r3
 8014b3a:	3710      	adds	r7, #16
 8014b3c:	46bd      	mov	sp, r7
 8014b3e:	bd80      	pop	{r7, pc}

08014b40 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8014b40:	b580      	push	{r7, lr}
 8014b42:	b086      	sub	sp, #24
 8014b44:	af00      	add	r7, sp, #0
 8014b46:	60f8      	str	r0, [r7, #12]
 8014b48:	607a      	str	r2, [r7, #4]
 8014b4a:	461a      	mov	r2, r3
 8014b4c:	460b      	mov	r3, r1
 8014b4e:	72fb      	strb	r3, [r7, #11]
 8014b50:	4613      	mov	r3, r2
 8014b52:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014b54:	2300      	movs	r3, #0
 8014b56:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014b58:	2300      	movs	r3, #0
 8014b5a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8014b5c:	68fb      	ldr	r3, [r7, #12]
 8014b5e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8014b62:	893b      	ldrh	r3, [r7, #8]
 8014b64:	7af9      	ldrb	r1, [r7, #11]
 8014b66:	687a      	ldr	r2, [r7, #4]
 8014b68:	f7f2 fd7a 	bl	8007660 <HAL_PCD_EP_Transmit>
 8014b6c:	4603      	mov	r3, r0
 8014b6e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014b70:	7dfb      	ldrb	r3, [r7, #23]
 8014b72:	4618      	mov	r0, r3
 8014b74:	f000 f83e 	bl	8014bf4 <USBD_Get_USB_Status>
 8014b78:	4603      	mov	r3, r0
 8014b7a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014b7c:	7dbb      	ldrb	r3, [r7, #22]
}
 8014b7e:	4618      	mov	r0, r3
 8014b80:	3718      	adds	r7, #24
 8014b82:	46bd      	mov	sp, r7
 8014b84:	bd80      	pop	{r7, pc}

08014b86 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8014b86:	b580      	push	{r7, lr}
 8014b88:	b086      	sub	sp, #24
 8014b8a:	af00      	add	r7, sp, #0
 8014b8c:	60f8      	str	r0, [r7, #12]
 8014b8e:	607a      	str	r2, [r7, #4]
 8014b90:	461a      	mov	r2, r3
 8014b92:	460b      	mov	r3, r1
 8014b94:	72fb      	strb	r3, [r7, #11]
 8014b96:	4613      	mov	r3, r2
 8014b98:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014b9a:	2300      	movs	r3, #0
 8014b9c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014b9e:	2300      	movs	r3, #0
 8014ba0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8014ba2:	68fb      	ldr	r3, [r7, #12]
 8014ba4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8014ba8:	893b      	ldrh	r3, [r7, #8]
 8014baa:	7af9      	ldrb	r1, [r7, #11]
 8014bac:	687a      	ldr	r2, [r7, #4]
 8014bae:	f7f2 fcf5 	bl	800759c <HAL_PCD_EP_Receive>
 8014bb2:	4603      	mov	r3, r0
 8014bb4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014bb6:	7dfb      	ldrb	r3, [r7, #23]
 8014bb8:	4618      	mov	r0, r3
 8014bba:	f000 f81b 	bl	8014bf4 <USBD_Get_USB_Status>
 8014bbe:	4603      	mov	r3, r0
 8014bc0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014bc2:	7dbb      	ldrb	r3, [r7, #22]
}
 8014bc4:	4618      	mov	r0, r3
 8014bc6:	3718      	adds	r7, #24
 8014bc8:	46bd      	mov	sp, r7
 8014bca:	bd80      	pop	{r7, pc}

08014bcc <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014bcc:	b580      	push	{r7, lr}
 8014bce:	b082      	sub	sp, #8
 8014bd0:	af00      	add	r7, sp, #0
 8014bd2:	6078      	str	r0, [r7, #4]
 8014bd4:	460b      	mov	r3, r1
 8014bd6:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8014bd8:	687b      	ldr	r3, [r7, #4]
 8014bda:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014bde:	78fa      	ldrb	r2, [r7, #3]
 8014be0:	4611      	mov	r1, r2
 8014be2:	4618      	mov	r0, r3
 8014be4:	f7f2 fd25 	bl	8007632 <HAL_PCD_EP_GetRxCount>
 8014be8:	4603      	mov	r3, r0
}
 8014bea:	4618      	mov	r0, r3
 8014bec:	3708      	adds	r7, #8
 8014bee:	46bd      	mov	sp, r7
 8014bf0:	bd80      	pop	{r7, pc}
	...

08014bf4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014bf4:	b480      	push	{r7}
 8014bf6:	b085      	sub	sp, #20
 8014bf8:	af00      	add	r7, sp, #0
 8014bfa:	4603      	mov	r3, r0
 8014bfc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014bfe:	2300      	movs	r3, #0
 8014c00:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8014c02:	79fb      	ldrb	r3, [r7, #7]
 8014c04:	2b03      	cmp	r3, #3
 8014c06:	d817      	bhi.n	8014c38 <USBD_Get_USB_Status+0x44>
 8014c08:	a201      	add	r2, pc, #4	; (adr r2, 8014c10 <USBD_Get_USB_Status+0x1c>)
 8014c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014c0e:	bf00      	nop
 8014c10:	08014c21 	.word	0x08014c21
 8014c14:	08014c27 	.word	0x08014c27
 8014c18:	08014c2d 	.word	0x08014c2d
 8014c1c:	08014c33 	.word	0x08014c33
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8014c20:	2300      	movs	r3, #0
 8014c22:	73fb      	strb	r3, [r7, #15]
    break;
 8014c24:	e00b      	b.n	8014c3e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014c26:	2302      	movs	r3, #2
 8014c28:	73fb      	strb	r3, [r7, #15]
    break;
 8014c2a:	e008      	b.n	8014c3e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014c2c:	2301      	movs	r3, #1
 8014c2e:	73fb      	strb	r3, [r7, #15]
    break;
 8014c30:	e005      	b.n	8014c3e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014c32:	2302      	movs	r3, #2
 8014c34:	73fb      	strb	r3, [r7, #15]
    break;
 8014c36:	e002      	b.n	8014c3e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8014c38:	2302      	movs	r3, #2
 8014c3a:	73fb      	strb	r3, [r7, #15]
    break;
 8014c3c:	bf00      	nop
  }
  return usb_status;
 8014c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c40:	4618      	mov	r0, r3
 8014c42:	3714      	adds	r7, #20
 8014c44:	46bd      	mov	sp, r7
 8014c46:	bc80      	pop	{r7}
 8014c48:	4770      	bx	lr
 8014c4a:	bf00      	nop

08014c4c <atoi>:
 8014c4c:	220a      	movs	r2, #10
 8014c4e:	2100      	movs	r1, #0
 8014c50:	f000 be22 	b.w	8015898 <strtol>

08014c54 <__libc_init_array>:
 8014c54:	b570      	push	{r4, r5, r6, lr}
 8014c56:	2500      	movs	r5, #0
 8014c58:	4e0c      	ldr	r6, [pc, #48]	; (8014c8c <__libc_init_array+0x38>)
 8014c5a:	4c0d      	ldr	r4, [pc, #52]	; (8014c90 <__libc_init_array+0x3c>)
 8014c5c:	1ba4      	subs	r4, r4, r6
 8014c5e:	10a4      	asrs	r4, r4, #2
 8014c60:	42a5      	cmp	r5, r4
 8014c62:	d109      	bne.n	8014c78 <__libc_init_array+0x24>
 8014c64:	f002 fdbe 	bl	80177e4 <_init>
 8014c68:	2500      	movs	r5, #0
 8014c6a:	4e0a      	ldr	r6, [pc, #40]	; (8014c94 <__libc_init_array+0x40>)
 8014c6c:	4c0a      	ldr	r4, [pc, #40]	; (8014c98 <__libc_init_array+0x44>)
 8014c6e:	1ba4      	subs	r4, r4, r6
 8014c70:	10a4      	asrs	r4, r4, #2
 8014c72:	42a5      	cmp	r5, r4
 8014c74:	d105      	bne.n	8014c82 <__libc_init_array+0x2e>
 8014c76:	bd70      	pop	{r4, r5, r6, pc}
 8014c78:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014c7c:	4798      	blx	r3
 8014c7e:	3501      	adds	r5, #1
 8014c80:	e7ee      	b.n	8014c60 <__libc_init_array+0xc>
 8014c82:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014c86:	4798      	blx	r3
 8014c88:	3501      	adds	r5, #1
 8014c8a:	e7f2      	b.n	8014c72 <__libc_init_array+0x1e>
 8014c8c:	08018ea0 	.word	0x08018ea0
 8014c90:	08018ea0 	.word	0x08018ea0
 8014c94:	08018ea0 	.word	0x08018ea0
 8014c98:	08018ea4 	.word	0x08018ea4

08014c9c <malloc>:
 8014c9c:	4b02      	ldr	r3, [pc, #8]	; (8014ca8 <malloc+0xc>)
 8014c9e:	4601      	mov	r1, r0
 8014ca0:	6818      	ldr	r0, [r3, #0]
 8014ca2:	f000 b879 	b.w	8014d98 <_malloc_r>
 8014ca6:	bf00      	nop
 8014ca8:	20000298 	.word	0x20000298

08014cac <free>:
 8014cac:	4b02      	ldr	r3, [pc, #8]	; (8014cb8 <free+0xc>)
 8014cae:	4601      	mov	r1, r0
 8014cb0:	6818      	ldr	r0, [r3, #0]
 8014cb2:	f000 b825 	b.w	8014d00 <_free_r>
 8014cb6:	bf00      	nop
 8014cb8:	20000298 	.word	0x20000298

08014cbc <memcmp>:
 8014cbc:	b530      	push	{r4, r5, lr}
 8014cbe:	2400      	movs	r4, #0
 8014cc0:	42a2      	cmp	r2, r4
 8014cc2:	d101      	bne.n	8014cc8 <memcmp+0xc>
 8014cc4:	2000      	movs	r0, #0
 8014cc6:	e007      	b.n	8014cd8 <memcmp+0x1c>
 8014cc8:	5d03      	ldrb	r3, [r0, r4]
 8014cca:	3401      	adds	r4, #1
 8014ccc:	190d      	adds	r5, r1, r4
 8014cce:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8014cd2:	42ab      	cmp	r3, r5
 8014cd4:	d0f4      	beq.n	8014cc0 <memcmp+0x4>
 8014cd6:	1b58      	subs	r0, r3, r5
 8014cd8:	bd30      	pop	{r4, r5, pc}

08014cda <memcpy>:
 8014cda:	b510      	push	{r4, lr}
 8014cdc:	1e43      	subs	r3, r0, #1
 8014cde:	440a      	add	r2, r1
 8014ce0:	4291      	cmp	r1, r2
 8014ce2:	d100      	bne.n	8014ce6 <memcpy+0xc>
 8014ce4:	bd10      	pop	{r4, pc}
 8014ce6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014cea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014cee:	e7f7      	b.n	8014ce0 <memcpy+0x6>

08014cf0 <memset>:
 8014cf0:	4603      	mov	r3, r0
 8014cf2:	4402      	add	r2, r0
 8014cf4:	4293      	cmp	r3, r2
 8014cf6:	d100      	bne.n	8014cfa <memset+0xa>
 8014cf8:	4770      	bx	lr
 8014cfa:	f803 1b01 	strb.w	r1, [r3], #1
 8014cfe:	e7f9      	b.n	8014cf4 <memset+0x4>

08014d00 <_free_r>:
 8014d00:	b538      	push	{r3, r4, r5, lr}
 8014d02:	4605      	mov	r5, r0
 8014d04:	2900      	cmp	r1, #0
 8014d06:	d043      	beq.n	8014d90 <_free_r+0x90>
 8014d08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014d0c:	1f0c      	subs	r4, r1, #4
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	bfb8      	it	lt
 8014d12:	18e4      	addlt	r4, r4, r3
 8014d14:	f001 fd14 	bl	8016740 <__malloc_lock>
 8014d18:	4a1e      	ldr	r2, [pc, #120]	; (8014d94 <_free_r+0x94>)
 8014d1a:	6813      	ldr	r3, [r2, #0]
 8014d1c:	4610      	mov	r0, r2
 8014d1e:	b933      	cbnz	r3, 8014d2e <_free_r+0x2e>
 8014d20:	6063      	str	r3, [r4, #4]
 8014d22:	6014      	str	r4, [r2, #0]
 8014d24:	4628      	mov	r0, r5
 8014d26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014d2a:	f001 bd0a 	b.w	8016742 <__malloc_unlock>
 8014d2e:	42a3      	cmp	r3, r4
 8014d30:	d90b      	bls.n	8014d4a <_free_r+0x4a>
 8014d32:	6821      	ldr	r1, [r4, #0]
 8014d34:	1862      	adds	r2, r4, r1
 8014d36:	4293      	cmp	r3, r2
 8014d38:	bf01      	itttt	eq
 8014d3a:	681a      	ldreq	r2, [r3, #0]
 8014d3c:	685b      	ldreq	r3, [r3, #4]
 8014d3e:	1852      	addeq	r2, r2, r1
 8014d40:	6022      	streq	r2, [r4, #0]
 8014d42:	6063      	str	r3, [r4, #4]
 8014d44:	6004      	str	r4, [r0, #0]
 8014d46:	e7ed      	b.n	8014d24 <_free_r+0x24>
 8014d48:	4613      	mov	r3, r2
 8014d4a:	685a      	ldr	r2, [r3, #4]
 8014d4c:	b10a      	cbz	r2, 8014d52 <_free_r+0x52>
 8014d4e:	42a2      	cmp	r2, r4
 8014d50:	d9fa      	bls.n	8014d48 <_free_r+0x48>
 8014d52:	6819      	ldr	r1, [r3, #0]
 8014d54:	1858      	adds	r0, r3, r1
 8014d56:	42a0      	cmp	r0, r4
 8014d58:	d10b      	bne.n	8014d72 <_free_r+0x72>
 8014d5a:	6820      	ldr	r0, [r4, #0]
 8014d5c:	4401      	add	r1, r0
 8014d5e:	1858      	adds	r0, r3, r1
 8014d60:	4282      	cmp	r2, r0
 8014d62:	6019      	str	r1, [r3, #0]
 8014d64:	d1de      	bne.n	8014d24 <_free_r+0x24>
 8014d66:	6810      	ldr	r0, [r2, #0]
 8014d68:	6852      	ldr	r2, [r2, #4]
 8014d6a:	4401      	add	r1, r0
 8014d6c:	6019      	str	r1, [r3, #0]
 8014d6e:	605a      	str	r2, [r3, #4]
 8014d70:	e7d8      	b.n	8014d24 <_free_r+0x24>
 8014d72:	d902      	bls.n	8014d7a <_free_r+0x7a>
 8014d74:	230c      	movs	r3, #12
 8014d76:	602b      	str	r3, [r5, #0]
 8014d78:	e7d4      	b.n	8014d24 <_free_r+0x24>
 8014d7a:	6820      	ldr	r0, [r4, #0]
 8014d7c:	1821      	adds	r1, r4, r0
 8014d7e:	428a      	cmp	r2, r1
 8014d80:	bf01      	itttt	eq
 8014d82:	6811      	ldreq	r1, [r2, #0]
 8014d84:	6852      	ldreq	r2, [r2, #4]
 8014d86:	1809      	addeq	r1, r1, r0
 8014d88:	6021      	streq	r1, [r4, #0]
 8014d8a:	6062      	str	r2, [r4, #4]
 8014d8c:	605c      	str	r4, [r3, #4]
 8014d8e:	e7c9      	b.n	8014d24 <_free_r+0x24>
 8014d90:	bd38      	pop	{r3, r4, r5, pc}
 8014d92:	bf00      	nop
 8014d94:	200005e4 	.word	0x200005e4

08014d98 <_malloc_r>:
 8014d98:	b570      	push	{r4, r5, r6, lr}
 8014d9a:	1ccd      	adds	r5, r1, #3
 8014d9c:	f025 0503 	bic.w	r5, r5, #3
 8014da0:	3508      	adds	r5, #8
 8014da2:	2d0c      	cmp	r5, #12
 8014da4:	bf38      	it	cc
 8014da6:	250c      	movcc	r5, #12
 8014da8:	2d00      	cmp	r5, #0
 8014daa:	4606      	mov	r6, r0
 8014dac:	db01      	blt.n	8014db2 <_malloc_r+0x1a>
 8014dae:	42a9      	cmp	r1, r5
 8014db0:	d903      	bls.n	8014dba <_malloc_r+0x22>
 8014db2:	230c      	movs	r3, #12
 8014db4:	6033      	str	r3, [r6, #0]
 8014db6:	2000      	movs	r0, #0
 8014db8:	bd70      	pop	{r4, r5, r6, pc}
 8014dba:	f001 fcc1 	bl	8016740 <__malloc_lock>
 8014dbe:	4a21      	ldr	r2, [pc, #132]	; (8014e44 <_malloc_r+0xac>)
 8014dc0:	6814      	ldr	r4, [r2, #0]
 8014dc2:	4621      	mov	r1, r4
 8014dc4:	b991      	cbnz	r1, 8014dec <_malloc_r+0x54>
 8014dc6:	4c20      	ldr	r4, [pc, #128]	; (8014e48 <_malloc_r+0xb0>)
 8014dc8:	6823      	ldr	r3, [r4, #0]
 8014dca:	b91b      	cbnz	r3, 8014dd4 <_malloc_r+0x3c>
 8014dcc:	4630      	mov	r0, r6
 8014dce:	f000 fca5 	bl	801571c <_sbrk_r>
 8014dd2:	6020      	str	r0, [r4, #0]
 8014dd4:	4629      	mov	r1, r5
 8014dd6:	4630      	mov	r0, r6
 8014dd8:	f000 fca0 	bl	801571c <_sbrk_r>
 8014ddc:	1c43      	adds	r3, r0, #1
 8014dde:	d124      	bne.n	8014e2a <_malloc_r+0x92>
 8014de0:	230c      	movs	r3, #12
 8014de2:	4630      	mov	r0, r6
 8014de4:	6033      	str	r3, [r6, #0]
 8014de6:	f001 fcac 	bl	8016742 <__malloc_unlock>
 8014dea:	e7e4      	b.n	8014db6 <_malloc_r+0x1e>
 8014dec:	680b      	ldr	r3, [r1, #0]
 8014dee:	1b5b      	subs	r3, r3, r5
 8014df0:	d418      	bmi.n	8014e24 <_malloc_r+0x8c>
 8014df2:	2b0b      	cmp	r3, #11
 8014df4:	d90f      	bls.n	8014e16 <_malloc_r+0x7e>
 8014df6:	600b      	str	r3, [r1, #0]
 8014df8:	18cc      	adds	r4, r1, r3
 8014dfa:	50cd      	str	r5, [r1, r3]
 8014dfc:	4630      	mov	r0, r6
 8014dfe:	f001 fca0 	bl	8016742 <__malloc_unlock>
 8014e02:	f104 000b 	add.w	r0, r4, #11
 8014e06:	1d23      	adds	r3, r4, #4
 8014e08:	f020 0007 	bic.w	r0, r0, #7
 8014e0c:	1ac3      	subs	r3, r0, r3
 8014e0e:	d0d3      	beq.n	8014db8 <_malloc_r+0x20>
 8014e10:	425a      	negs	r2, r3
 8014e12:	50e2      	str	r2, [r4, r3]
 8014e14:	e7d0      	b.n	8014db8 <_malloc_r+0x20>
 8014e16:	684b      	ldr	r3, [r1, #4]
 8014e18:	428c      	cmp	r4, r1
 8014e1a:	bf16      	itet	ne
 8014e1c:	6063      	strne	r3, [r4, #4]
 8014e1e:	6013      	streq	r3, [r2, #0]
 8014e20:	460c      	movne	r4, r1
 8014e22:	e7eb      	b.n	8014dfc <_malloc_r+0x64>
 8014e24:	460c      	mov	r4, r1
 8014e26:	6849      	ldr	r1, [r1, #4]
 8014e28:	e7cc      	b.n	8014dc4 <_malloc_r+0x2c>
 8014e2a:	1cc4      	adds	r4, r0, #3
 8014e2c:	f024 0403 	bic.w	r4, r4, #3
 8014e30:	42a0      	cmp	r0, r4
 8014e32:	d005      	beq.n	8014e40 <_malloc_r+0xa8>
 8014e34:	1a21      	subs	r1, r4, r0
 8014e36:	4630      	mov	r0, r6
 8014e38:	f000 fc70 	bl	801571c <_sbrk_r>
 8014e3c:	3001      	adds	r0, #1
 8014e3e:	d0cf      	beq.n	8014de0 <_malloc_r+0x48>
 8014e40:	6025      	str	r5, [r4, #0]
 8014e42:	e7db      	b.n	8014dfc <_malloc_r+0x64>
 8014e44:	200005e4 	.word	0x200005e4
 8014e48:	200005e8 	.word	0x200005e8

08014e4c <__cvt>:
 8014e4c:	2b00      	cmp	r3, #0
 8014e4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014e52:	461e      	mov	r6, r3
 8014e54:	bfbb      	ittet	lt
 8014e56:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8014e5a:	461e      	movlt	r6, r3
 8014e5c:	2300      	movge	r3, #0
 8014e5e:	232d      	movlt	r3, #45	; 0x2d
 8014e60:	b088      	sub	sp, #32
 8014e62:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8014e64:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8014e68:	f027 0720 	bic.w	r7, r7, #32
 8014e6c:	2f46      	cmp	r7, #70	; 0x46
 8014e6e:	4614      	mov	r4, r2
 8014e70:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8014e72:	700b      	strb	r3, [r1, #0]
 8014e74:	d004      	beq.n	8014e80 <__cvt+0x34>
 8014e76:	2f45      	cmp	r7, #69	; 0x45
 8014e78:	d100      	bne.n	8014e7c <__cvt+0x30>
 8014e7a:	3501      	adds	r5, #1
 8014e7c:	2302      	movs	r3, #2
 8014e7e:	e000      	b.n	8014e82 <__cvt+0x36>
 8014e80:	2303      	movs	r3, #3
 8014e82:	aa07      	add	r2, sp, #28
 8014e84:	9204      	str	r2, [sp, #16]
 8014e86:	aa06      	add	r2, sp, #24
 8014e88:	e9cd a202 	strd	sl, r2, [sp, #8]
 8014e8c:	e9cd 3500 	strd	r3, r5, [sp]
 8014e90:	4622      	mov	r2, r4
 8014e92:	4633      	mov	r3, r6
 8014e94:	f000 fda4 	bl	80159e0 <_dtoa_r>
 8014e98:	2f47      	cmp	r7, #71	; 0x47
 8014e9a:	4680      	mov	r8, r0
 8014e9c:	d102      	bne.n	8014ea4 <__cvt+0x58>
 8014e9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014ea0:	07db      	lsls	r3, r3, #31
 8014ea2:	d526      	bpl.n	8014ef2 <__cvt+0xa6>
 8014ea4:	2f46      	cmp	r7, #70	; 0x46
 8014ea6:	eb08 0905 	add.w	r9, r8, r5
 8014eaa:	d111      	bne.n	8014ed0 <__cvt+0x84>
 8014eac:	f898 3000 	ldrb.w	r3, [r8]
 8014eb0:	2b30      	cmp	r3, #48	; 0x30
 8014eb2:	d10a      	bne.n	8014eca <__cvt+0x7e>
 8014eb4:	2200      	movs	r2, #0
 8014eb6:	2300      	movs	r3, #0
 8014eb8:	4620      	mov	r0, r4
 8014eba:	4631      	mov	r1, r6
 8014ebc:	f7eb fdb0 	bl	8000a20 <__aeabi_dcmpeq>
 8014ec0:	b918      	cbnz	r0, 8014eca <__cvt+0x7e>
 8014ec2:	f1c5 0501 	rsb	r5, r5, #1
 8014ec6:	f8ca 5000 	str.w	r5, [sl]
 8014eca:	f8da 3000 	ldr.w	r3, [sl]
 8014ece:	4499      	add	r9, r3
 8014ed0:	2200      	movs	r2, #0
 8014ed2:	2300      	movs	r3, #0
 8014ed4:	4620      	mov	r0, r4
 8014ed6:	4631      	mov	r1, r6
 8014ed8:	f7eb fda2 	bl	8000a20 <__aeabi_dcmpeq>
 8014edc:	b938      	cbnz	r0, 8014eee <__cvt+0xa2>
 8014ede:	2230      	movs	r2, #48	; 0x30
 8014ee0:	9b07      	ldr	r3, [sp, #28]
 8014ee2:	454b      	cmp	r3, r9
 8014ee4:	d205      	bcs.n	8014ef2 <__cvt+0xa6>
 8014ee6:	1c59      	adds	r1, r3, #1
 8014ee8:	9107      	str	r1, [sp, #28]
 8014eea:	701a      	strb	r2, [r3, #0]
 8014eec:	e7f8      	b.n	8014ee0 <__cvt+0x94>
 8014eee:	f8cd 901c 	str.w	r9, [sp, #28]
 8014ef2:	4640      	mov	r0, r8
 8014ef4:	9b07      	ldr	r3, [sp, #28]
 8014ef6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014ef8:	eba3 0308 	sub.w	r3, r3, r8
 8014efc:	6013      	str	r3, [r2, #0]
 8014efe:	b008      	add	sp, #32
 8014f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08014f04 <__exponent>:
 8014f04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014f06:	2900      	cmp	r1, #0
 8014f08:	bfb4      	ite	lt
 8014f0a:	232d      	movlt	r3, #45	; 0x2d
 8014f0c:	232b      	movge	r3, #43	; 0x2b
 8014f0e:	4604      	mov	r4, r0
 8014f10:	bfb8      	it	lt
 8014f12:	4249      	neglt	r1, r1
 8014f14:	2909      	cmp	r1, #9
 8014f16:	f804 2b02 	strb.w	r2, [r4], #2
 8014f1a:	7043      	strb	r3, [r0, #1]
 8014f1c:	dd21      	ble.n	8014f62 <__exponent+0x5e>
 8014f1e:	f10d 0307 	add.w	r3, sp, #7
 8014f22:	461f      	mov	r7, r3
 8014f24:	260a      	movs	r6, #10
 8014f26:	fb91 f5f6 	sdiv	r5, r1, r6
 8014f2a:	fb06 1115 	mls	r1, r6, r5, r1
 8014f2e:	2d09      	cmp	r5, #9
 8014f30:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8014f34:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014f38:	f103 32ff 	add.w	r2, r3, #4294967295
 8014f3c:	4629      	mov	r1, r5
 8014f3e:	dc09      	bgt.n	8014f54 <__exponent+0x50>
 8014f40:	3130      	adds	r1, #48	; 0x30
 8014f42:	3b02      	subs	r3, #2
 8014f44:	f802 1c01 	strb.w	r1, [r2, #-1]
 8014f48:	42bb      	cmp	r3, r7
 8014f4a:	4622      	mov	r2, r4
 8014f4c:	d304      	bcc.n	8014f58 <__exponent+0x54>
 8014f4e:	1a10      	subs	r0, r2, r0
 8014f50:	b003      	add	sp, #12
 8014f52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014f54:	4613      	mov	r3, r2
 8014f56:	e7e6      	b.n	8014f26 <__exponent+0x22>
 8014f58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014f5c:	f804 2b01 	strb.w	r2, [r4], #1
 8014f60:	e7f2      	b.n	8014f48 <__exponent+0x44>
 8014f62:	2330      	movs	r3, #48	; 0x30
 8014f64:	4419      	add	r1, r3
 8014f66:	7083      	strb	r3, [r0, #2]
 8014f68:	1d02      	adds	r2, r0, #4
 8014f6a:	70c1      	strb	r1, [r0, #3]
 8014f6c:	e7ef      	b.n	8014f4e <__exponent+0x4a>
	...

08014f70 <_printf_float>:
 8014f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f74:	b091      	sub	sp, #68	; 0x44
 8014f76:	460c      	mov	r4, r1
 8014f78:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8014f7a:	4693      	mov	fp, r2
 8014f7c:	461e      	mov	r6, r3
 8014f7e:	4605      	mov	r5, r0
 8014f80:	f001 fbb0 	bl	80166e4 <_localeconv_r>
 8014f84:	6803      	ldr	r3, [r0, #0]
 8014f86:	4618      	mov	r0, r3
 8014f88:	9309      	str	r3, [sp, #36]	; 0x24
 8014f8a:	f7eb f91d 	bl	80001c8 <strlen>
 8014f8e:	2300      	movs	r3, #0
 8014f90:	930e      	str	r3, [sp, #56]	; 0x38
 8014f92:	683b      	ldr	r3, [r7, #0]
 8014f94:	900a      	str	r0, [sp, #40]	; 0x28
 8014f96:	3307      	adds	r3, #7
 8014f98:	f023 0307 	bic.w	r3, r3, #7
 8014f9c:	f103 0208 	add.w	r2, r3, #8
 8014fa0:	f894 8018 	ldrb.w	r8, [r4, #24]
 8014fa4:	f8d4 a000 	ldr.w	sl, [r4]
 8014fa8:	603a      	str	r2, [r7, #0]
 8014faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8014fb2:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8014fb6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8014fba:	930b      	str	r3, [sp, #44]	; 0x2c
 8014fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8014fc0:	4ba6      	ldr	r3, [pc, #664]	; (801525c <_printf_float+0x2ec>)
 8014fc2:	4638      	mov	r0, r7
 8014fc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014fc6:	f7eb fd5d 	bl	8000a84 <__aeabi_dcmpun>
 8014fca:	bb68      	cbnz	r0, 8015028 <_printf_float+0xb8>
 8014fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8014fd0:	4ba2      	ldr	r3, [pc, #648]	; (801525c <_printf_float+0x2ec>)
 8014fd2:	4638      	mov	r0, r7
 8014fd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014fd6:	f7eb fd37 	bl	8000a48 <__aeabi_dcmple>
 8014fda:	bb28      	cbnz	r0, 8015028 <_printf_float+0xb8>
 8014fdc:	2200      	movs	r2, #0
 8014fde:	2300      	movs	r3, #0
 8014fe0:	4638      	mov	r0, r7
 8014fe2:	4649      	mov	r1, r9
 8014fe4:	f7eb fd26 	bl	8000a34 <__aeabi_dcmplt>
 8014fe8:	b110      	cbz	r0, 8014ff0 <_printf_float+0x80>
 8014fea:	232d      	movs	r3, #45	; 0x2d
 8014fec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014ff0:	4f9b      	ldr	r7, [pc, #620]	; (8015260 <_printf_float+0x2f0>)
 8014ff2:	4b9c      	ldr	r3, [pc, #624]	; (8015264 <_printf_float+0x2f4>)
 8014ff4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8014ff8:	bf98      	it	ls
 8014ffa:	461f      	movls	r7, r3
 8014ffc:	2303      	movs	r3, #3
 8014ffe:	f04f 0900 	mov.w	r9, #0
 8015002:	6123      	str	r3, [r4, #16]
 8015004:	f02a 0304 	bic.w	r3, sl, #4
 8015008:	6023      	str	r3, [r4, #0]
 801500a:	9600      	str	r6, [sp, #0]
 801500c:	465b      	mov	r3, fp
 801500e:	aa0f      	add	r2, sp, #60	; 0x3c
 8015010:	4621      	mov	r1, r4
 8015012:	4628      	mov	r0, r5
 8015014:	f000 f9e2 	bl	80153dc <_printf_common>
 8015018:	3001      	adds	r0, #1
 801501a:	f040 8090 	bne.w	801513e <_printf_float+0x1ce>
 801501e:	f04f 30ff 	mov.w	r0, #4294967295
 8015022:	b011      	add	sp, #68	; 0x44
 8015024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015028:	463a      	mov	r2, r7
 801502a:	464b      	mov	r3, r9
 801502c:	4638      	mov	r0, r7
 801502e:	4649      	mov	r1, r9
 8015030:	f7eb fd28 	bl	8000a84 <__aeabi_dcmpun>
 8015034:	b110      	cbz	r0, 801503c <_printf_float+0xcc>
 8015036:	4f8c      	ldr	r7, [pc, #560]	; (8015268 <_printf_float+0x2f8>)
 8015038:	4b8c      	ldr	r3, [pc, #560]	; (801526c <_printf_float+0x2fc>)
 801503a:	e7db      	b.n	8014ff4 <_printf_float+0x84>
 801503c:	6863      	ldr	r3, [r4, #4]
 801503e:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8015042:	1c59      	adds	r1, r3, #1
 8015044:	a80d      	add	r0, sp, #52	; 0x34
 8015046:	a90e      	add	r1, sp, #56	; 0x38
 8015048:	d140      	bne.n	80150cc <_printf_float+0x15c>
 801504a:	2306      	movs	r3, #6
 801504c:	6063      	str	r3, [r4, #4]
 801504e:	f04f 0c00 	mov.w	ip, #0
 8015052:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8015056:	e9cd 2301 	strd	r2, r3, [sp, #4]
 801505a:	6863      	ldr	r3, [r4, #4]
 801505c:	6022      	str	r2, [r4, #0]
 801505e:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8015062:	9300      	str	r3, [sp, #0]
 8015064:	463a      	mov	r2, r7
 8015066:	464b      	mov	r3, r9
 8015068:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 801506c:	4628      	mov	r0, r5
 801506e:	f7ff feed 	bl	8014e4c <__cvt>
 8015072:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8015076:	2b47      	cmp	r3, #71	; 0x47
 8015078:	4607      	mov	r7, r0
 801507a:	d109      	bne.n	8015090 <_printf_float+0x120>
 801507c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801507e:	1cd8      	adds	r0, r3, #3
 8015080:	db02      	blt.n	8015088 <_printf_float+0x118>
 8015082:	6862      	ldr	r2, [r4, #4]
 8015084:	4293      	cmp	r3, r2
 8015086:	dd47      	ble.n	8015118 <_printf_float+0x1a8>
 8015088:	f1a8 0802 	sub.w	r8, r8, #2
 801508c:	fa5f f888 	uxtb.w	r8, r8
 8015090:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8015094:	990d      	ldr	r1, [sp, #52]	; 0x34
 8015096:	d824      	bhi.n	80150e2 <_printf_float+0x172>
 8015098:	3901      	subs	r1, #1
 801509a:	4642      	mov	r2, r8
 801509c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80150a0:	910d      	str	r1, [sp, #52]	; 0x34
 80150a2:	f7ff ff2f 	bl	8014f04 <__exponent>
 80150a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80150a8:	4681      	mov	r9, r0
 80150aa:	1813      	adds	r3, r2, r0
 80150ac:	2a01      	cmp	r2, #1
 80150ae:	6123      	str	r3, [r4, #16]
 80150b0:	dc02      	bgt.n	80150b8 <_printf_float+0x148>
 80150b2:	6822      	ldr	r2, [r4, #0]
 80150b4:	07d1      	lsls	r1, r2, #31
 80150b6:	d501      	bpl.n	80150bc <_printf_float+0x14c>
 80150b8:	3301      	adds	r3, #1
 80150ba:	6123      	str	r3, [r4, #16]
 80150bc:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	d0a2      	beq.n	801500a <_printf_float+0x9a>
 80150c4:	232d      	movs	r3, #45	; 0x2d
 80150c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80150ca:	e79e      	b.n	801500a <_printf_float+0x9a>
 80150cc:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80150d0:	f000 816e 	beq.w	80153b0 <_printf_float+0x440>
 80150d4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80150d8:	d1b9      	bne.n	801504e <_printf_float+0xde>
 80150da:	2b00      	cmp	r3, #0
 80150dc:	d1b7      	bne.n	801504e <_printf_float+0xde>
 80150de:	2301      	movs	r3, #1
 80150e0:	e7b4      	b.n	801504c <_printf_float+0xdc>
 80150e2:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80150e6:	d119      	bne.n	801511c <_printf_float+0x1ac>
 80150e8:	2900      	cmp	r1, #0
 80150ea:	6863      	ldr	r3, [r4, #4]
 80150ec:	dd0c      	ble.n	8015108 <_printf_float+0x198>
 80150ee:	6121      	str	r1, [r4, #16]
 80150f0:	b913      	cbnz	r3, 80150f8 <_printf_float+0x188>
 80150f2:	6822      	ldr	r2, [r4, #0]
 80150f4:	07d2      	lsls	r2, r2, #31
 80150f6:	d502      	bpl.n	80150fe <_printf_float+0x18e>
 80150f8:	3301      	adds	r3, #1
 80150fa:	440b      	add	r3, r1
 80150fc:	6123      	str	r3, [r4, #16]
 80150fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015100:	f04f 0900 	mov.w	r9, #0
 8015104:	65a3      	str	r3, [r4, #88]	; 0x58
 8015106:	e7d9      	b.n	80150bc <_printf_float+0x14c>
 8015108:	b913      	cbnz	r3, 8015110 <_printf_float+0x1a0>
 801510a:	6822      	ldr	r2, [r4, #0]
 801510c:	07d0      	lsls	r0, r2, #31
 801510e:	d501      	bpl.n	8015114 <_printf_float+0x1a4>
 8015110:	3302      	adds	r3, #2
 8015112:	e7f3      	b.n	80150fc <_printf_float+0x18c>
 8015114:	2301      	movs	r3, #1
 8015116:	e7f1      	b.n	80150fc <_printf_float+0x18c>
 8015118:	f04f 0867 	mov.w	r8, #103	; 0x67
 801511c:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8015120:	4293      	cmp	r3, r2
 8015122:	db05      	blt.n	8015130 <_printf_float+0x1c0>
 8015124:	6822      	ldr	r2, [r4, #0]
 8015126:	6123      	str	r3, [r4, #16]
 8015128:	07d1      	lsls	r1, r2, #31
 801512a:	d5e8      	bpl.n	80150fe <_printf_float+0x18e>
 801512c:	3301      	adds	r3, #1
 801512e:	e7e5      	b.n	80150fc <_printf_float+0x18c>
 8015130:	2b00      	cmp	r3, #0
 8015132:	bfcc      	ite	gt
 8015134:	2301      	movgt	r3, #1
 8015136:	f1c3 0302 	rsble	r3, r3, #2
 801513a:	4413      	add	r3, r2
 801513c:	e7de      	b.n	80150fc <_printf_float+0x18c>
 801513e:	6823      	ldr	r3, [r4, #0]
 8015140:	055a      	lsls	r2, r3, #21
 8015142:	d407      	bmi.n	8015154 <_printf_float+0x1e4>
 8015144:	6923      	ldr	r3, [r4, #16]
 8015146:	463a      	mov	r2, r7
 8015148:	4659      	mov	r1, fp
 801514a:	4628      	mov	r0, r5
 801514c:	47b0      	blx	r6
 801514e:	3001      	adds	r0, #1
 8015150:	d129      	bne.n	80151a6 <_printf_float+0x236>
 8015152:	e764      	b.n	801501e <_printf_float+0xae>
 8015154:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8015158:	f240 80d7 	bls.w	801530a <_printf_float+0x39a>
 801515c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015160:	2200      	movs	r2, #0
 8015162:	2300      	movs	r3, #0
 8015164:	f7eb fc5c 	bl	8000a20 <__aeabi_dcmpeq>
 8015168:	b388      	cbz	r0, 80151ce <_printf_float+0x25e>
 801516a:	2301      	movs	r3, #1
 801516c:	4a40      	ldr	r2, [pc, #256]	; (8015270 <_printf_float+0x300>)
 801516e:	4659      	mov	r1, fp
 8015170:	4628      	mov	r0, r5
 8015172:	47b0      	blx	r6
 8015174:	3001      	adds	r0, #1
 8015176:	f43f af52 	beq.w	801501e <_printf_float+0xae>
 801517a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801517e:	429a      	cmp	r2, r3
 8015180:	db02      	blt.n	8015188 <_printf_float+0x218>
 8015182:	6823      	ldr	r3, [r4, #0]
 8015184:	07d8      	lsls	r0, r3, #31
 8015186:	d50e      	bpl.n	80151a6 <_printf_float+0x236>
 8015188:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801518c:	4659      	mov	r1, fp
 801518e:	4628      	mov	r0, r5
 8015190:	47b0      	blx	r6
 8015192:	3001      	adds	r0, #1
 8015194:	f43f af43 	beq.w	801501e <_printf_float+0xae>
 8015198:	2700      	movs	r7, #0
 801519a:	f104 081a 	add.w	r8, r4, #26
 801519e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80151a0:	3b01      	subs	r3, #1
 80151a2:	42bb      	cmp	r3, r7
 80151a4:	dc09      	bgt.n	80151ba <_printf_float+0x24a>
 80151a6:	6823      	ldr	r3, [r4, #0]
 80151a8:	079f      	lsls	r7, r3, #30
 80151aa:	f100 80fd 	bmi.w	80153a8 <_printf_float+0x438>
 80151ae:	68e0      	ldr	r0, [r4, #12]
 80151b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80151b2:	4298      	cmp	r0, r3
 80151b4:	bfb8      	it	lt
 80151b6:	4618      	movlt	r0, r3
 80151b8:	e733      	b.n	8015022 <_printf_float+0xb2>
 80151ba:	2301      	movs	r3, #1
 80151bc:	4642      	mov	r2, r8
 80151be:	4659      	mov	r1, fp
 80151c0:	4628      	mov	r0, r5
 80151c2:	47b0      	blx	r6
 80151c4:	3001      	adds	r0, #1
 80151c6:	f43f af2a 	beq.w	801501e <_printf_float+0xae>
 80151ca:	3701      	adds	r7, #1
 80151cc:	e7e7      	b.n	801519e <_printf_float+0x22e>
 80151ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80151d0:	2b00      	cmp	r3, #0
 80151d2:	dc2b      	bgt.n	801522c <_printf_float+0x2bc>
 80151d4:	2301      	movs	r3, #1
 80151d6:	4a26      	ldr	r2, [pc, #152]	; (8015270 <_printf_float+0x300>)
 80151d8:	4659      	mov	r1, fp
 80151da:	4628      	mov	r0, r5
 80151dc:	47b0      	blx	r6
 80151de:	3001      	adds	r0, #1
 80151e0:	f43f af1d 	beq.w	801501e <_printf_float+0xae>
 80151e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80151e6:	b923      	cbnz	r3, 80151f2 <_printf_float+0x282>
 80151e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80151ea:	b913      	cbnz	r3, 80151f2 <_printf_float+0x282>
 80151ec:	6823      	ldr	r3, [r4, #0]
 80151ee:	07d9      	lsls	r1, r3, #31
 80151f0:	d5d9      	bpl.n	80151a6 <_printf_float+0x236>
 80151f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80151f6:	4659      	mov	r1, fp
 80151f8:	4628      	mov	r0, r5
 80151fa:	47b0      	blx	r6
 80151fc:	3001      	adds	r0, #1
 80151fe:	f43f af0e 	beq.w	801501e <_printf_float+0xae>
 8015202:	f04f 0800 	mov.w	r8, #0
 8015206:	f104 091a 	add.w	r9, r4, #26
 801520a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801520c:	425b      	negs	r3, r3
 801520e:	4543      	cmp	r3, r8
 8015210:	dc01      	bgt.n	8015216 <_printf_float+0x2a6>
 8015212:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015214:	e797      	b.n	8015146 <_printf_float+0x1d6>
 8015216:	2301      	movs	r3, #1
 8015218:	464a      	mov	r2, r9
 801521a:	4659      	mov	r1, fp
 801521c:	4628      	mov	r0, r5
 801521e:	47b0      	blx	r6
 8015220:	3001      	adds	r0, #1
 8015222:	f43f aefc 	beq.w	801501e <_printf_float+0xae>
 8015226:	f108 0801 	add.w	r8, r8, #1
 801522a:	e7ee      	b.n	801520a <_printf_float+0x29a>
 801522c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801522e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015230:	429a      	cmp	r2, r3
 8015232:	bfa8      	it	ge
 8015234:	461a      	movge	r2, r3
 8015236:	2a00      	cmp	r2, #0
 8015238:	4690      	mov	r8, r2
 801523a:	dd07      	ble.n	801524c <_printf_float+0x2dc>
 801523c:	4613      	mov	r3, r2
 801523e:	4659      	mov	r1, fp
 8015240:	463a      	mov	r2, r7
 8015242:	4628      	mov	r0, r5
 8015244:	47b0      	blx	r6
 8015246:	3001      	adds	r0, #1
 8015248:	f43f aee9 	beq.w	801501e <_printf_float+0xae>
 801524c:	f104 031a 	add.w	r3, r4, #26
 8015250:	f04f 0a00 	mov.w	sl, #0
 8015254:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8015258:	930b      	str	r3, [sp, #44]	; 0x2c
 801525a:	e015      	b.n	8015288 <_printf_float+0x318>
 801525c:	7fefffff 	.word	0x7fefffff
 8015260:	08018bdc 	.word	0x08018bdc
 8015264:	08018bd8 	.word	0x08018bd8
 8015268:	08018be4 	.word	0x08018be4
 801526c:	08018be0 	.word	0x08018be0
 8015270:	08018be8 	.word	0x08018be8
 8015274:	2301      	movs	r3, #1
 8015276:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015278:	4659      	mov	r1, fp
 801527a:	4628      	mov	r0, r5
 801527c:	47b0      	blx	r6
 801527e:	3001      	adds	r0, #1
 8015280:	f43f aecd 	beq.w	801501e <_printf_float+0xae>
 8015284:	f10a 0a01 	add.w	sl, sl, #1
 8015288:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801528c:	eba9 0308 	sub.w	r3, r9, r8
 8015290:	4553      	cmp	r3, sl
 8015292:	dcef      	bgt.n	8015274 <_printf_float+0x304>
 8015294:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8015298:	429a      	cmp	r2, r3
 801529a:	444f      	add	r7, r9
 801529c:	db14      	blt.n	80152c8 <_printf_float+0x358>
 801529e:	6823      	ldr	r3, [r4, #0]
 80152a0:	07da      	lsls	r2, r3, #31
 80152a2:	d411      	bmi.n	80152c8 <_printf_float+0x358>
 80152a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80152a6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80152a8:	eba3 0209 	sub.w	r2, r3, r9
 80152ac:	eba3 0901 	sub.w	r9, r3, r1
 80152b0:	4591      	cmp	r9, r2
 80152b2:	bfa8      	it	ge
 80152b4:	4691      	movge	r9, r2
 80152b6:	f1b9 0f00 	cmp.w	r9, #0
 80152ba:	dc0d      	bgt.n	80152d8 <_printf_float+0x368>
 80152bc:	2700      	movs	r7, #0
 80152be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80152c2:	f104 081a 	add.w	r8, r4, #26
 80152c6:	e018      	b.n	80152fa <_printf_float+0x38a>
 80152c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80152cc:	4659      	mov	r1, fp
 80152ce:	4628      	mov	r0, r5
 80152d0:	47b0      	blx	r6
 80152d2:	3001      	adds	r0, #1
 80152d4:	d1e6      	bne.n	80152a4 <_printf_float+0x334>
 80152d6:	e6a2      	b.n	801501e <_printf_float+0xae>
 80152d8:	464b      	mov	r3, r9
 80152da:	463a      	mov	r2, r7
 80152dc:	4659      	mov	r1, fp
 80152de:	4628      	mov	r0, r5
 80152e0:	47b0      	blx	r6
 80152e2:	3001      	adds	r0, #1
 80152e4:	d1ea      	bne.n	80152bc <_printf_float+0x34c>
 80152e6:	e69a      	b.n	801501e <_printf_float+0xae>
 80152e8:	2301      	movs	r3, #1
 80152ea:	4642      	mov	r2, r8
 80152ec:	4659      	mov	r1, fp
 80152ee:	4628      	mov	r0, r5
 80152f0:	47b0      	blx	r6
 80152f2:	3001      	adds	r0, #1
 80152f4:	f43f ae93 	beq.w	801501e <_printf_float+0xae>
 80152f8:	3701      	adds	r7, #1
 80152fa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80152fe:	1a9b      	subs	r3, r3, r2
 8015300:	eba3 0309 	sub.w	r3, r3, r9
 8015304:	42bb      	cmp	r3, r7
 8015306:	dcef      	bgt.n	80152e8 <_printf_float+0x378>
 8015308:	e74d      	b.n	80151a6 <_printf_float+0x236>
 801530a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801530c:	2a01      	cmp	r2, #1
 801530e:	dc01      	bgt.n	8015314 <_printf_float+0x3a4>
 8015310:	07db      	lsls	r3, r3, #31
 8015312:	d538      	bpl.n	8015386 <_printf_float+0x416>
 8015314:	2301      	movs	r3, #1
 8015316:	463a      	mov	r2, r7
 8015318:	4659      	mov	r1, fp
 801531a:	4628      	mov	r0, r5
 801531c:	47b0      	blx	r6
 801531e:	3001      	adds	r0, #1
 8015320:	f43f ae7d 	beq.w	801501e <_printf_float+0xae>
 8015324:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015328:	4659      	mov	r1, fp
 801532a:	4628      	mov	r0, r5
 801532c:	47b0      	blx	r6
 801532e:	3001      	adds	r0, #1
 8015330:	f107 0701 	add.w	r7, r7, #1
 8015334:	f43f ae73 	beq.w	801501e <_printf_float+0xae>
 8015338:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801533c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801533e:	2200      	movs	r2, #0
 8015340:	f103 38ff 	add.w	r8, r3, #4294967295
 8015344:	2300      	movs	r3, #0
 8015346:	f7eb fb6b 	bl	8000a20 <__aeabi_dcmpeq>
 801534a:	b9c0      	cbnz	r0, 801537e <_printf_float+0x40e>
 801534c:	4643      	mov	r3, r8
 801534e:	463a      	mov	r2, r7
 8015350:	4659      	mov	r1, fp
 8015352:	4628      	mov	r0, r5
 8015354:	47b0      	blx	r6
 8015356:	3001      	adds	r0, #1
 8015358:	d10d      	bne.n	8015376 <_printf_float+0x406>
 801535a:	e660      	b.n	801501e <_printf_float+0xae>
 801535c:	2301      	movs	r3, #1
 801535e:	4642      	mov	r2, r8
 8015360:	4659      	mov	r1, fp
 8015362:	4628      	mov	r0, r5
 8015364:	47b0      	blx	r6
 8015366:	3001      	adds	r0, #1
 8015368:	f43f ae59 	beq.w	801501e <_printf_float+0xae>
 801536c:	3701      	adds	r7, #1
 801536e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015370:	3b01      	subs	r3, #1
 8015372:	42bb      	cmp	r3, r7
 8015374:	dcf2      	bgt.n	801535c <_printf_float+0x3ec>
 8015376:	464b      	mov	r3, r9
 8015378:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801537c:	e6e4      	b.n	8015148 <_printf_float+0x1d8>
 801537e:	2700      	movs	r7, #0
 8015380:	f104 081a 	add.w	r8, r4, #26
 8015384:	e7f3      	b.n	801536e <_printf_float+0x3fe>
 8015386:	2301      	movs	r3, #1
 8015388:	e7e1      	b.n	801534e <_printf_float+0x3de>
 801538a:	2301      	movs	r3, #1
 801538c:	4642      	mov	r2, r8
 801538e:	4659      	mov	r1, fp
 8015390:	4628      	mov	r0, r5
 8015392:	47b0      	blx	r6
 8015394:	3001      	adds	r0, #1
 8015396:	f43f ae42 	beq.w	801501e <_printf_float+0xae>
 801539a:	3701      	adds	r7, #1
 801539c:	68e3      	ldr	r3, [r4, #12]
 801539e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80153a0:	1a9b      	subs	r3, r3, r2
 80153a2:	42bb      	cmp	r3, r7
 80153a4:	dcf1      	bgt.n	801538a <_printf_float+0x41a>
 80153a6:	e702      	b.n	80151ae <_printf_float+0x23e>
 80153a8:	2700      	movs	r7, #0
 80153aa:	f104 0819 	add.w	r8, r4, #25
 80153ae:	e7f5      	b.n	801539c <_printf_float+0x42c>
 80153b0:	2b00      	cmp	r3, #0
 80153b2:	f43f ae94 	beq.w	80150de <_printf_float+0x16e>
 80153b6:	f04f 0c00 	mov.w	ip, #0
 80153ba:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80153be:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 80153c2:	6022      	str	r2, [r4, #0]
 80153c4:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80153c8:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80153cc:	9300      	str	r3, [sp, #0]
 80153ce:	463a      	mov	r2, r7
 80153d0:	464b      	mov	r3, r9
 80153d2:	4628      	mov	r0, r5
 80153d4:	f7ff fd3a 	bl	8014e4c <__cvt>
 80153d8:	4607      	mov	r7, r0
 80153da:	e64f      	b.n	801507c <_printf_float+0x10c>

080153dc <_printf_common>:
 80153dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80153e0:	4691      	mov	r9, r2
 80153e2:	461f      	mov	r7, r3
 80153e4:	688a      	ldr	r2, [r1, #8]
 80153e6:	690b      	ldr	r3, [r1, #16]
 80153e8:	4606      	mov	r6, r0
 80153ea:	4293      	cmp	r3, r2
 80153ec:	bfb8      	it	lt
 80153ee:	4613      	movlt	r3, r2
 80153f0:	f8c9 3000 	str.w	r3, [r9]
 80153f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80153f8:	460c      	mov	r4, r1
 80153fa:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80153fe:	b112      	cbz	r2, 8015406 <_printf_common+0x2a>
 8015400:	3301      	adds	r3, #1
 8015402:	f8c9 3000 	str.w	r3, [r9]
 8015406:	6823      	ldr	r3, [r4, #0]
 8015408:	0699      	lsls	r1, r3, #26
 801540a:	bf42      	ittt	mi
 801540c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8015410:	3302      	addmi	r3, #2
 8015412:	f8c9 3000 	strmi.w	r3, [r9]
 8015416:	6825      	ldr	r5, [r4, #0]
 8015418:	f015 0506 	ands.w	r5, r5, #6
 801541c:	d107      	bne.n	801542e <_printf_common+0x52>
 801541e:	f104 0a19 	add.w	sl, r4, #25
 8015422:	68e3      	ldr	r3, [r4, #12]
 8015424:	f8d9 2000 	ldr.w	r2, [r9]
 8015428:	1a9b      	subs	r3, r3, r2
 801542a:	42ab      	cmp	r3, r5
 801542c:	dc29      	bgt.n	8015482 <_printf_common+0xa6>
 801542e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8015432:	6822      	ldr	r2, [r4, #0]
 8015434:	3300      	adds	r3, #0
 8015436:	bf18      	it	ne
 8015438:	2301      	movne	r3, #1
 801543a:	0692      	lsls	r2, r2, #26
 801543c:	d42e      	bmi.n	801549c <_printf_common+0xc0>
 801543e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8015442:	4639      	mov	r1, r7
 8015444:	4630      	mov	r0, r6
 8015446:	47c0      	blx	r8
 8015448:	3001      	adds	r0, #1
 801544a:	d021      	beq.n	8015490 <_printf_common+0xb4>
 801544c:	6823      	ldr	r3, [r4, #0]
 801544e:	68e5      	ldr	r5, [r4, #12]
 8015450:	f003 0306 	and.w	r3, r3, #6
 8015454:	2b04      	cmp	r3, #4
 8015456:	bf18      	it	ne
 8015458:	2500      	movne	r5, #0
 801545a:	f8d9 2000 	ldr.w	r2, [r9]
 801545e:	f04f 0900 	mov.w	r9, #0
 8015462:	bf08      	it	eq
 8015464:	1aad      	subeq	r5, r5, r2
 8015466:	68a3      	ldr	r3, [r4, #8]
 8015468:	6922      	ldr	r2, [r4, #16]
 801546a:	bf08      	it	eq
 801546c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015470:	4293      	cmp	r3, r2
 8015472:	bfc4      	itt	gt
 8015474:	1a9b      	subgt	r3, r3, r2
 8015476:	18ed      	addgt	r5, r5, r3
 8015478:	341a      	adds	r4, #26
 801547a:	454d      	cmp	r5, r9
 801547c:	d11a      	bne.n	80154b4 <_printf_common+0xd8>
 801547e:	2000      	movs	r0, #0
 8015480:	e008      	b.n	8015494 <_printf_common+0xb8>
 8015482:	2301      	movs	r3, #1
 8015484:	4652      	mov	r2, sl
 8015486:	4639      	mov	r1, r7
 8015488:	4630      	mov	r0, r6
 801548a:	47c0      	blx	r8
 801548c:	3001      	adds	r0, #1
 801548e:	d103      	bne.n	8015498 <_printf_common+0xbc>
 8015490:	f04f 30ff 	mov.w	r0, #4294967295
 8015494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015498:	3501      	adds	r5, #1
 801549a:	e7c2      	b.n	8015422 <_printf_common+0x46>
 801549c:	2030      	movs	r0, #48	; 0x30
 801549e:	18e1      	adds	r1, r4, r3
 80154a0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80154a4:	1c5a      	adds	r2, r3, #1
 80154a6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80154aa:	4422      	add	r2, r4
 80154ac:	3302      	adds	r3, #2
 80154ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80154b2:	e7c4      	b.n	801543e <_printf_common+0x62>
 80154b4:	2301      	movs	r3, #1
 80154b6:	4622      	mov	r2, r4
 80154b8:	4639      	mov	r1, r7
 80154ba:	4630      	mov	r0, r6
 80154bc:	47c0      	blx	r8
 80154be:	3001      	adds	r0, #1
 80154c0:	d0e6      	beq.n	8015490 <_printf_common+0xb4>
 80154c2:	f109 0901 	add.w	r9, r9, #1
 80154c6:	e7d8      	b.n	801547a <_printf_common+0x9e>

080154c8 <_printf_i>:
 80154c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80154cc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80154d0:	460c      	mov	r4, r1
 80154d2:	7e09      	ldrb	r1, [r1, #24]
 80154d4:	b085      	sub	sp, #20
 80154d6:	296e      	cmp	r1, #110	; 0x6e
 80154d8:	4617      	mov	r7, r2
 80154da:	4606      	mov	r6, r0
 80154dc:	4698      	mov	r8, r3
 80154de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80154e0:	f000 80b3 	beq.w	801564a <_printf_i+0x182>
 80154e4:	d822      	bhi.n	801552c <_printf_i+0x64>
 80154e6:	2963      	cmp	r1, #99	; 0x63
 80154e8:	d036      	beq.n	8015558 <_printf_i+0x90>
 80154ea:	d80a      	bhi.n	8015502 <_printf_i+0x3a>
 80154ec:	2900      	cmp	r1, #0
 80154ee:	f000 80b9 	beq.w	8015664 <_printf_i+0x19c>
 80154f2:	2958      	cmp	r1, #88	; 0x58
 80154f4:	f000 8083 	beq.w	80155fe <_printf_i+0x136>
 80154f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80154fc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8015500:	e032      	b.n	8015568 <_printf_i+0xa0>
 8015502:	2964      	cmp	r1, #100	; 0x64
 8015504:	d001      	beq.n	801550a <_printf_i+0x42>
 8015506:	2969      	cmp	r1, #105	; 0x69
 8015508:	d1f6      	bne.n	80154f8 <_printf_i+0x30>
 801550a:	6820      	ldr	r0, [r4, #0]
 801550c:	6813      	ldr	r3, [r2, #0]
 801550e:	0605      	lsls	r5, r0, #24
 8015510:	f103 0104 	add.w	r1, r3, #4
 8015514:	d52a      	bpl.n	801556c <_printf_i+0xa4>
 8015516:	681b      	ldr	r3, [r3, #0]
 8015518:	6011      	str	r1, [r2, #0]
 801551a:	2b00      	cmp	r3, #0
 801551c:	da03      	bge.n	8015526 <_printf_i+0x5e>
 801551e:	222d      	movs	r2, #45	; 0x2d
 8015520:	425b      	negs	r3, r3
 8015522:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8015526:	486f      	ldr	r0, [pc, #444]	; (80156e4 <_printf_i+0x21c>)
 8015528:	220a      	movs	r2, #10
 801552a:	e039      	b.n	80155a0 <_printf_i+0xd8>
 801552c:	2973      	cmp	r1, #115	; 0x73
 801552e:	f000 809d 	beq.w	801566c <_printf_i+0x1a4>
 8015532:	d808      	bhi.n	8015546 <_printf_i+0x7e>
 8015534:	296f      	cmp	r1, #111	; 0x6f
 8015536:	d020      	beq.n	801557a <_printf_i+0xb2>
 8015538:	2970      	cmp	r1, #112	; 0x70
 801553a:	d1dd      	bne.n	80154f8 <_printf_i+0x30>
 801553c:	6823      	ldr	r3, [r4, #0]
 801553e:	f043 0320 	orr.w	r3, r3, #32
 8015542:	6023      	str	r3, [r4, #0]
 8015544:	e003      	b.n	801554e <_printf_i+0x86>
 8015546:	2975      	cmp	r1, #117	; 0x75
 8015548:	d017      	beq.n	801557a <_printf_i+0xb2>
 801554a:	2978      	cmp	r1, #120	; 0x78
 801554c:	d1d4      	bne.n	80154f8 <_printf_i+0x30>
 801554e:	2378      	movs	r3, #120	; 0x78
 8015550:	4865      	ldr	r0, [pc, #404]	; (80156e8 <_printf_i+0x220>)
 8015552:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8015556:	e055      	b.n	8015604 <_printf_i+0x13c>
 8015558:	6813      	ldr	r3, [r2, #0]
 801555a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801555e:	1d19      	adds	r1, r3, #4
 8015560:	681b      	ldr	r3, [r3, #0]
 8015562:	6011      	str	r1, [r2, #0]
 8015564:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015568:	2301      	movs	r3, #1
 801556a:	e08c      	b.n	8015686 <_printf_i+0x1be>
 801556c:	681b      	ldr	r3, [r3, #0]
 801556e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8015572:	6011      	str	r1, [r2, #0]
 8015574:	bf18      	it	ne
 8015576:	b21b      	sxthne	r3, r3
 8015578:	e7cf      	b.n	801551a <_printf_i+0x52>
 801557a:	6813      	ldr	r3, [r2, #0]
 801557c:	6825      	ldr	r5, [r4, #0]
 801557e:	1d18      	adds	r0, r3, #4
 8015580:	6010      	str	r0, [r2, #0]
 8015582:	0628      	lsls	r0, r5, #24
 8015584:	d501      	bpl.n	801558a <_printf_i+0xc2>
 8015586:	681b      	ldr	r3, [r3, #0]
 8015588:	e002      	b.n	8015590 <_printf_i+0xc8>
 801558a:	0668      	lsls	r0, r5, #25
 801558c:	d5fb      	bpl.n	8015586 <_printf_i+0xbe>
 801558e:	881b      	ldrh	r3, [r3, #0]
 8015590:	296f      	cmp	r1, #111	; 0x6f
 8015592:	bf14      	ite	ne
 8015594:	220a      	movne	r2, #10
 8015596:	2208      	moveq	r2, #8
 8015598:	4852      	ldr	r0, [pc, #328]	; (80156e4 <_printf_i+0x21c>)
 801559a:	2100      	movs	r1, #0
 801559c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80155a0:	6865      	ldr	r5, [r4, #4]
 80155a2:	2d00      	cmp	r5, #0
 80155a4:	60a5      	str	r5, [r4, #8]
 80155a6:	f2c0 8095 	blt.w	80156d4 <_printf_i+0x20c>
 80155aa:	6821      	ldr	r1, [r4, #0]
 80155ac:	f021 0104 	bic.w	r1, r1, #4
 80155b0:	6021      	str	r1, [r4, #0]
 80155b2:	2b00      	cmp	r3, #0
 80155b4:	d13d      	bne.n	8015632 <_printf_i+0x16a>
 80155b6:	2d00      	cmp	r5, #0
 80155b8:	f040 808e 	bne.w	80156d8 <_printf_i+0x210>
 80155bc:	4665      	mov	r5, ip
 80155be:	2a08      	cmp	r2, #8
 80155c0:	d10b      	bne.n	80155da <_printf_i+0x112>
 80155c2:	6823      	ldr	r3, [r4, #0]
 80155c4:	07db      	lsls	r3, r3, #31
 80155c6:	d508      	bpl.n	80155da <_printf_i+0x112>
 80155c8:	6923      	ldr	r3, [r4, #16]
 80155ca:	6862      	ldr	r2, [r4, #4]
 80155cc:	429a      	cmp	r2, r3
 80155ce:	bfde      	ittt	le
 80155d0:	2330      	movle	r3, #48	; 0x30
 80155d2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80155d6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80155da:	ebac 0305 	sub.w	r3, ip, r5
 80155de:	6123      	str	r3, [r4, #16]
 80155e0:	f8cd 8000 	str.w	r8, [sp]
 80155e4:	463b      	mov	r3, r7
 80155e6:	aa03      	add	r2, sp, #12
 80155e8:	4621      	mov	r1, r4
 80155ea:	4630      	mov	r0, r6
 80155ec:	f7ff fef6 	bl	80153dc <_printf_common>
 80155f0:	3001      	adds	r0, #1
 80155f2:	d14d      	bne.n	8015690 <_printf_i+0x1c8>
 80155f4:	f04f 30ff 	mov.w	r0, #4294967295
 80155f8:	b005      	add	sp, #20
 80155fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80155fe:	4839      	ldr	r0, [pc, #228]	; (80156e4 <_printf_i+0x21c>)
 8015600:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8015604:	6813      	ldr	r3, [r2, #0]
 8015606:	6821      	ldr	r1, [r4, #0]
 8015608:	1d1d      	adds	r5, r3, #4
 801560a:	681b      	ldr	r3, [r3, #0]
 801560c:	6015      	str	r5, [r2, #0]
 801560e:	060a      	lsls	r2, r1, #24
 8015610:	d50b      	bpl.n	801562a <_printf_i+0x162>
 8015612:	07ca      	lsls	r2, r1, #31
 8015614:	bf44      	itt	mi
 8015616:	f041 0120 	orrmi.w	r1, r1, #32
 801561a:	6021      	strmi	r1, [r4, #0]
 801561c:	b91b      	cbnz	r3, 8015626 <_printf_i+0x15e>
 801561e:	6822      	ldr	r2, [r4, #0]
 8015620:	f022 0220 	bic.w	r2, r2, #32
 8015624:	6022      	str	r2, [r4, #0]
 8015626:	2210      	movs	r2, #16
 8015628:	e7b7      	b.n	801559a <_printf_i+0xd2>
 801562a:	064d      	lsls	r5, r1, #25
 801562c:	bf48      	it	mi
 801562e:	b29b      	uxthmi	r3, r3
 8015630:	e7ef      	b.n	8015612 <_printf_i+0x14a>
 8015632:	4665      	mov	r5, ip
 8015634:	fbb3 f1f2 	udiv	r1, r3, r2
 8015638:	fb02 3311 	mls	r3, r2, r1, r3
 801563c:	5cc3      	ldrb	r3, [r0, r3]
 801563e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8015642:	460b      	mov	r3, r1
 8015644:	2900      	cmp	r1, #0
 8015646:	d1f5      	bne.n	8015634 <_printf_i+0x16c>
 8015648:	e7b9      	b.n	80155be <_printf_i+0xf6>
 801564a:	6813      	ldr	r3, [r2, #0]
 801564c:	6825      	ldr	r5, [r4, #0]
 801564e:	1d18      	adds	r0, r3, #4
 8015650:	6961      	ldr	r1, [r4, #20]
 8015652:	6010      	str	r0, [r2, #0]
 8015654:	0628      	lsls	r0, r5, #24
 8015656:	681b      	ldr	r3, [r3, #0]
 8015658:	d501      	bpl.n	801565e <_printf_i+0x196>
 801565a:	6019      	str	r1, [r3, #0]
 801565c:	e002      	b.n	8015664 <_printf_i+0x19c>
 801565e:	066a      	lsls	r2, r5, #25
 8015660:	d5fb      	bpl.n	801565a <_printf_i+0x192>
 8015662:	8019      	strh	r1, [r3, #0]
 8015664:	2300      	movs	r3, #0
 8015666:	4665      	mov	r5, ip
 8015668:	6123      	str	r3, [r4, #16]
 801566a:	e7b9      	b.n	80155e0 <_printf_i+0x118>
 801566c:	6813      	ldr	r3, [r2, #0]
 801566e:	1d19      	adds	r1, r3, #4
 8015670:	6011      	str	r1, [r2, #0]
 8015672:	681d      	ldr	r5, [r3, #0]
 8015674:	6862      	ldr	r2, [r4, #4]
 8015676:	2100      	movs	r1, #0
 8015678:	4628      	mov	r0, r5
 801567a:	f001 f853 	bl	8016724 <memchr>
 801567e:	b108      	cbz	r0, 8015684 <_printf_i+0x1bc>
 8015680:	1b40      	subs	r0, r0, r5
 8015682:	6060      	str	r0, [r4, #4]
 8015684:	6863      	ldr	r3, [r4, #4]
 8015686:	6123      	str	r3, [r4, #16]
 8015688:	2300      	movs	r3, #0
 801568a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801568e:	e7a7      	b.n	80155e0 <_printf_i+0x118>
 8015690:	6923      	ldr	r3, [r4, #16]
 8015692:	462a      	mov	r2, r5
 8015694:	4639      	mov	r1, r7
 8015696:	4630      	mov	r0, r6
 8015698:	47c0      	blx	r8
 801569a:	3001      	adds	r0, #1
 801569c:	d0aa      	beq.n	80155f4 <_printf_i+0x12c>
 801569e:	6823      	ldr	r3, [r4, #0]
 80156a0:	079b      	lsls	r3, r3, #30
 80156a2:	d413      	bmi.n	80156cc <_printf_i+0x204>
 80156a4:	68e0      	ldr	r0, [r4, #12]
 80156a6:	9b03      	ldr	r3, [sp, #12]
 80156a8:	4298      	cmp	r0, r3
 80156aa:	bfb8      	it	lt
 80156ac:	4618      	movlt	r0, r3
 80156ae:	e7a3      	b.n	80155f8 <_printf_i+0x130>
 80156b0:	2301      	movs	r3, #1
 80156b2:	464a      	mov	r2, r9
 80156b4:	4639      	mov	r1, r7
 80156b6:	4630      	mov	r0, r6
 80156b8:	47c0      	blx	r8
 80156ba:	3001      	adds	r0, #1
 80156bc:	d09a      	beq.n	80155f4 <_printf_i+0x12c>
 80156be:	3501      	adds	r5, #1
 80156c0:	68e3      	ldr	r3, [r4, #12]
 80156c2:	9a03      	ldr	r2, [sp, #12]
 80156c4:	1a9b      	subs	r3, r3, r2
 80156c6:	42ab      	cmp	r3, r5
 80156c8:	dcf2      	bgt.n	80156b0 <_printf_i+0x1e8>
 80156ca:	e7eb      	b.n	80156a4 <_printf_i+0x1dc>
 80156cc:	2500      	movs	r5, #0
 80156ce:	f104 0919 	add.w	r9, r4, #25
 80156d2:	e7f5      	b.n	80156c0 <_printf_i+0x1f8>
 80156d4:	2b00      	cmp	r3, #0
 80156d6:	d1ac      	bne.n	8015632 <_printf_i+0x16a>
 80156d8:	7803      	ldrb	r3, [r0, #0]
 80156da:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80156de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80156e2:	e76c      	b.n	80155be <_printf_i+0xf6>
 80156e4:	08018bea 	.word	0x08018bea
 80156e8:	08018bfb 	.word	0x08018bfb

080156ec <iprintf>:
 80156ec:	b40f      	push	{r0, r1, r2, r3}
 80156ee:	4b0a      	ldr	r3, [pc, #40]	; (8015718 <iprintf+0x2c>)
 80156f0:	b513      	push	{r0, r1, r4, lr}
 80156f2:	681c      	ldr	r4, [r3, #0]
 80156f4:	b124      	cbz	r4, 8015700 <iprintf+0x14>
 80156f6:	69a3      	ldr	r3, [r4, #24]
 80156f8:	b913      	cbnz	r3, 8015700 <iprintf+0x14>
 80156fa:	4620      	mov	r0, r4
 80156fc:	f000 ff64 	bl	80165c8 <__sinit>
 8015700:	ab05      	add	r3, sp, #20
 8015702:	9a04      	ldr	r2, [sp, #16]
 8015704:	68a1      	ldr	r1, [r4, #8]
 8015706:	4620      	mov	r0, r4
 8015708:	9301      	str	r3, [sp, #4]
 801570a:	f001 fc7f 	bl	801700c <_vfiprintf_r>
 801570e:	b002      	add	sp, #8
 8015710:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015714:	b004      	add	sp, #16
 8015716:	4770      	bx	lr
 8015718:	20000298 	.word	0x20000298

0801571c <_sbrk_r>:
 801571c:	b538      	push	{r3, r4, r5, lr}
 801571e:	2300      	movs	r3, #0
 8015720:	4c05      	ldr	r4, [pc, #20]	; (8015738 <_sbrk_r+0x1c>)
 8015722:	4605      	mov	r5, r0
 8015724:	4608      	mov	r0, r1
 8015726:	6023      	str	r3, [r4, #0]
 8015728:	f7ed fb3c 	bl	8002da4 <_sbrk>
 801572c:	1c43      	adds	r3, r0, #1
 801572e:	d102      	bne.n	8015736 <_sbrk_r+0x1a>
 8015730:	6823      	ldr	r3, [r4, #0]
 8015732:	b103      	cbz	r3, 8015736 <_sbrk_r+0x1a>
 8015734:	602b      	str	r3, [r5, #0]
 8015736:	bd38      	pop	{r3, r4, r5, pc}
 8015738:	2000844c 	.word	0x2000844c

0801573c <siprintf>:
 801573c:	b40e      	push	{r1, r2, r3}
 801573e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015742:	b500      	push	{lr}
 8015744:	b09c      	sub	sp, #112	; 0x70
 8015746:	ab1d      	add	r3, sp, #116	; 0x74
 8015748:	9002      	str	r0, [sp, #8]
 801574a:	9006      	str	r0, [sp, #24]
 801574c:	9107      	str	r1, [sp, #28]
 801574e:	9104      	str	r1, [sp, #16]
 8015750:	4808      	ldr	r0, [pc, #32]	; (8015774 <siprintf+0x38>)
 8015752:	4909      	ldr	r1, [pc, #36]	; (8015778 <siprintf+0x3c>)
 8015754:	f853 2b04 	ldr.w	r2, [r3], #4
 8015758:	9105      	str	r1, [sp, #20]
 801575a:	6800      	ldr	r0, [r0, #0]
 801575c:	a902      	add	r1, sp, #8
 801575e:	9301      	str	r3, [sp, #4]
 8015760:	f001 fb34 	bl	8016dcc <_svfiprintf_r>
 8015764:	2200      	movs	r2, #0
 8015766:	9b02      	ldr	r3, [sp, #8]
 8015768:	701a      	strb	r2, [r3, #0]
 801576a:	b01c      	add	sp, #112	; 0x70
 801576c:	f85d eb04 	ldr.w	lr, [sp], #4
 8015770:	b003      	add	sp, #12
 8015772:	4770      	bx	lr
 8015774:	20000298 	.word	0x20000298
 8015778:	ffff0208 	.word	0xffff0208

0801577c <strncmp>:
 801577c:	b510      	push	{r4, lr}
 801577e:	b16a      	cbz	r2, 801579c <strncmp+0x20>
 8015780:	3901      	subs	r1, #1
 8015782:	1884      	adds	r4, r0, r2
 8015784:	f810 3b01 	ldrb.w	r3, [r0], #1
 8015788:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801578c:	4293      	cmp	r3, r2
 801578e:	d103      	bne.n	8015798 <strncmp+0x1c>
 8015790:	42a0      	cmp	r0, r4
 8015792:	d001      	beq.n	8015798 <strncmp+0x1c>
 8015794:	2b00      	cmp	r3, #0
 8015796:	d1f5      	bne.n	8015784 <strncmp+0x8>
 8015798:	1a98      	subs	r0, r3, r2
 801579a:	bd10      	pop	{r4, pc}
 801579c:	4610      	mov	r0, r2
 801579e:	e7fc      	b.n	801579a <strncmp+0x1e>

080157a0 <_strtol_l.isra.0>:
 80157a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80157a4:	4680      	mov	r8, r0
 80157a6:	4689      	mov	r9, r1
 80157a8:	4692      	mov	sl, r2
 80157aa:	461e      	mov	r6, r3
 80157ac:	460f      	mov	r7, r1
 80157ae:	463d      	mov	r5, r7
 80157b0:	9808      	ldr	r0, [sp, #32]
 80157b2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80157b6:	f000 ff91 	bl	80166dc <__locale_ctype_ptr_l>
 80157ba:	4420      	add	r0, r4
 80157bc:	7843      	ldrb	r3, [r0, #1]
 80157be:	f013 0308 	ands.w	r3, r3, #8
 80157c2:	d132      	bne.n	801582a <_strtol_l.isra.0+0x8a>
 80157c4:	2c2d      	cmp	r4, #45	; 0x2d
 80157c6:	d132      	bne.n	801582e <_strtol_l.isra.0+0x8e>
 80157c8:	2201      	movs	r2, #1
 80157ca:	787c      	ldrb	r4, [r7, #1]
 80157cc:	1cbd      	adds	r5, r7, #2
 80157ce:	2e00      	cmp	r6, #0
 80157d0:	d05d      	beq.n	801588e <_strtol_l.isra.0+0xee>
 80157d2:	2e10      	cmp	r6, #16
 80157d4:	d109      	bne.n	80157ea <_strtol_l.isra.0+0x4a>
 80157d6:	2c30      	cmp	r4, #48	; 0x30
 80157d8:	d107      	bne.n	80157ea <_strtol_l.isra.0+0x4a>
 80157da:	782b      	ldrb	r3, [r5, #0]
 80157dc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80157e0:	2b58      	cmp	r3, #88	; 0x58
 80157e2:	d14f      	bne.n	8015884 <_strtol_l.isra.0+0xe4>
 80157e4:	2610      	movs	r6, #16
 80157e6:	786c      	ldrb	r4, [r5, #1]
 80157e8:	3502      	adds	r5, #2
 80157ea:	2a00      	cmp	r2, #0
 80157ec:	bf14      	ite	ne
 80157ee:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80157f2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80157f6:	2700      	movs	r7, #0
 80157f8:	fbb1 fcf6 	udiv	ip, r1, r6
 80157fc:	4638      	mov	r0, r7
 80157fe:	fb06 1e1c 	mls	lr, r6, ip, r1
 8015802:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8015806:	2b09      	cmp	r3, #9
 8015808:	d817      	bhi.n	801583a <_strtol_l.isra.0+0x9a>
 801580a:	461c      	mov	r4, r3
 801580c:	42a6      	cmp	r6, r4
 801580e:	dd23      	ble.n	8015858 <_strtol_l.isra.0+0xb8>
 8015810:	1c7b      	adds	r3, r7, #1
 8015812:	d007      	beq.n	8015824 <_strtol_l.isra.0+0x84>
 8015814:	4584      	cmp	ip, r0
 8015816:	d31c      	bcc.n	8015852 <_strtol_l.isra.0+0xb2>
 8015818:	d101      	bne.n	801581e <_strtol_l.isra.0+0x7e>
 801581a:	45a6      	cmp	lr, r4
 801581c:	db19      	blt.n	8015852 <_strtol_l.isra.0+0xb2>
 801581e:	2701      	movs	r7, #1
 8015820:	fb00 4006 	mla	r0, r0, r6, r4
 8015824:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015828:	e7eb      	b.n	8015802 <_strtol_l.isra.0+0x62>
 801582a:	462f      	mov	r7, r5
 801582c:	e7bf      	b.n	80157ae <_strtol_l.isra.0+0xe>
 801582e:	2c2b      	cmp	r4, #43	; 0x2b
 8015830:	bf04      	itt	eq
 8015832:	1cbd      	addeq	r5, r7, #2
 8015834:	787c      	ldrbeq	r4, [r7, #1]
 8015836:	461a      	mov	r2, r3
 8015838:	e7c9      	b.n	80157ce <_strtol_l.isra.0+0x2e>
 801583a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 801583e:	2b19      	cmp	r3, #25
 8015840:	d801      	bhi.n	8015846 <_strtol_l.isra.0+0xa6>
 8015842:	3c37      	subs	r4, #55	; 0x37
 8015844:	e7e2      	b.n	801580c <_strtol_l.isra.0+0x6c>
 8015846:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 801584a:	2b19      	cmp	r3, #25
 801584c:	d804      	bhi.n	8015858 <_strtol_l.isra.0+0xb8>
 801584e:	3c57      	subs	r4, #87	; 0x57
 8015850:	e7dc      	b.n	801580c <_strtol_l.isra.0+0x6c>
 8015852:	f04f 37ff 	mov.w	r7, #4294967295
 8015856:	e7e5      	b.n	8015824 <_strtol_l.isra.0+0x84>
 8015858:	1c7b      	adds	r3, r7, #1
 801585a:	d108      	bne.n	801586e <_strtol_l.isra.0+0xce>
 801585c:	2322      	movs	r3, #34	; 0x22
 801585e:	4608      	mov	r0, r1
 8015860:	f8c8 3000 	str.w	r3, [r8]
 8015864:	f1ba 0f00 	cmp.w	sl, #0
 8015868:	d107      	bne.n	801587a <_strtol_l.isra.0+0xda>
 801586a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801586e:	b102      	cbz	r2, 8015872 <_strtol_l.isra.0+0xd2>
 8015870:	4240      	negs	r0, r0
 8015872:	f1ba 0f00 	cmp.w	sl, #0
 8015876:	d0f8      	beq.n	801586a <_strtol_l.isra.0+0xca>
 8015878:	b10f      	cbz	r7, 801587e <_strtol_l.isra.0+0xde>
 801587a:	f105 39ff 	add.w	r9, r5, #4294967295
 801587e:	f8ca 9000 	str.w	r9, [sl]
 8015882:	e7f2      	b.n	801586a <_strtol_l.isra.0+0xca>
 8015884:	2430      	movs	r4, #48	; 0x30
 8015886:	2e00      	cmp	r6, #0
 8015888:	d1af      	bne.n	80157ea <_strtol_l.isra.0+0x4a>
 801588a:	2608      	movs	r6, #8
 801588c:	e7ad      	b.n	80157ea <_strtol_l.isra.0+0x4a>
 801588e:	2c30      	cmp	r4, #48	; 0x30
 8015890:	d0a3      	beq.n	80157da <_strtol_l.isra.0+0x3a>
 8015892:	260a      	movs	r6, #10
 8015894:	e7a9      	b.n	80157ea <_strtol_l.isra.0+0x4a>
	...

08015898 <strtol>:
 8015898:	4b08      	ldr	r3, [pc, #32]	; (80158bc <strtol+0x24>)
 801589a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801589c:	681c      	ldr	r4, [r3, #0]
 801589e:	4d08      	ldr	r5, [pc, #32]	; (80158c0 <strtol+0x28>)
 80158a0:	6a23      	ldr	r3, [r4, #32]
 80158a2:	2b00      	cmp	r3, #0
 80158a4:	bf08      	it	eq
 80158a6:	462b      	moveq	r3, r5
 80158a8:	9300      	str	r3, [sp, #0]
 80158aa:	4613      	mov	r3, r2
 80158ac:	460a      	mov	r2, r1
 80158ae:	4601      	mov	r1, r0
 80158b0:	4620      	mov	r0, r4
 80158b2:	f7ff ff75 	bl	80157a0 <_strtol_l.isra.0>
 80158b6:	b003      	add	sp, #12
 80158b8:	bd30      	pop	{r4, r5, pc}
 80158ba:	bf00      	nop
 80158bc:	20000298 	.word	0x20000298
 80158c0:	200002fc 	.word	0x200002fc

080158c4 <quorem>:
 80158c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80158c8:	6903      	ldr	r3, [r0, #16]
 80158ca:	690c      	ldr	r4, [r1, #16]
 80158cc:	4680      	mov	r8, r0
 80158ce:	42a3      	cmp	r3, r4
 80158d0:	f2c0 8084 	blt.w	80159dc <quorem+0x118>
 80158d4:	3c01      	subs	r4, #1
 80158d6:	f101 0714 	add.w	r7, r1, #20
 80158da:	f100 0614 	add.w	r6, r0, #20
 80158de:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80158e2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80158e6:	3501      	adds	r5, #1
 80158e8:	fbb0 f5f5 	udiv	r5, r0, r5
 80158ec:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80158f0:	eb06 030c 	add.w	r3, r6, ip
 80158f4:	eb07 090c 	add.w	r9, r7, ip
 80158f8:	9301      	str	r3, [sp, #4]
 80158fa:	b39d      	cbz	r5, 8015964 <quorem+0xa0>
 80158fc:	f04f 0a00 	mov.w	sl, #0
 8015900:	4638      	mov	r0, r7
 8015902:	46b6      	mov	lr, r6
 8015904:	46d3      	mov	fp, sl
 8015906:	f850 2b04 	ldr.w	r2, [r0], #4
 801590a:	b293      	uxth	r3, r2
 801590c:	fb05 a303 	mla	r3, r5, r3, sl
 8015910:	0c12      	lsrs	r2, r2, #16
 8015912:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015916:	fb05 a202 	mla	r2, r5, r2, sl
 801591a:	b29b      	uxth	r3, r3
 801591c:	ebab 0303 	sub.w	r3, fp, r3
 8015920:	f8de b000 	ldr.w	fp, [lr]
 8015924:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8015928:	fa1f fb8b 	uxth.w	fp, fp
 801592c:	445b      	add	r3, fp
 801592e:	fa1f fb82 	uxth.w	fp, r2
 8015932:	f8de 2000 	ldr.w	r2, [lr]
 8015936:	4581      	cmp	r9, r0
 8015938:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801593c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015940:	b29b      	uxth	r3, r3
 8015942:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015946:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801594a:	f84e 3b04 	str.w	r3, [lr], #4
 801594e:	d2da      	bcs.n	8015906 <quorem+0x42>
 8015950:	f856 300c 	ldr.w	r3, [r6, ip]
 8015954:	b933      	cbnz	r3, 8015964 <quorem+0xa0>
 8015956:	9b01      	ldr	r3, [sp, #4]
 8015958:	3b04      	subs	r3, #4
 801595a:	429e      	cmp	r6, r3
 801595c:	461a      	mov	r2, r3
 801595e:	d331      	bcc.n	80159c4 <quorem+0x100>
 8015960:	f8c8 4010 	str.w	r4, [r8, #16]
 8015964:	4640      	mov	r0, r8
 8015966:	f001 f901 	bl	8016b6c <__mcmp>
 801596a:	2800      	cmp	r0, #0
 801596c:	db26      	blt.n	80159bc <quorem+0xf8>
 801596e:	4630      	mov	r0, r6
 8015970:	f04f 0c00 	mov.w	ip, #0
 8015974:	3501      	adds	r5, #1
 8015976:	f857 1b04 	ldr.w	r1, [r7], #4
 801597a:	f8d0 e000 	ldr.w	lr, [r0]
 801597e:	b28b      	uxth	r3, r1
 8015980:	ebac 0303 	sub.w	r3, ip, r3
 8015984:	fa1f f28e 	uxth.w	r2, lr
 8015988:	4413      	add	r3, r2
 801598a:	0c0a      	lsrs	r2, r1, #16
 801598c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8015990:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015994:	b29b      	uxth	r3, r3
 8015996:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801599a:	45b9      	cmp	r9, r7
 801599c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80159a0:	f840 3b04 	str.w	r3, [r0], #4
 80159a4:	d2e7      	bcs.n	8015976 <quorem+0xb2>
 80159a6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80159aa:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80159ae:	b92a      	cbnz	r2, 80159bc <quorem+0xf8>
 80159b0:	3b04      	subs	r3, #4
 80159b2:	429e      	cmp	r6, r3
 80159b4:	461a      	mov	r2, r3
 80159b6:	d30b      	bcc.n	80159d0 <quorem+0x10c>
 80159b8:	f8c8 4010 	str.w	r4, [r8, #16]
 80159bc:	4628      	mov	r0, r5
 80159be:	b003      	add	sp, #12
 80159c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159c4:	6812      	ldr	r2, [r2, #0]
 80159c6:	3b04      	subs	r3, #4
 80159c8:	2a00      	cmp	r2, #0
 80159ca:	d1c9      	bne.n	8015960 <quorem+0x9c>
 80159cc:	3c01      	subs	r4, #1
 80159ce:	e7c4      	b.n	801595a <quorem+0x96>
 80159d0:	6812      	ldr	r2, [r2, #0]
 80159d2:	3b04      	subs	r3, #4
 80159d4:	2a00      	cmp	r2, #0
 80159d6:	d1ef      	bne.n	80159b8 <quorem+0xf4>
 80159d8:	3c01      	subs	r4, #1
 80159da:	e7ea      	b.n	80159b2 <quorem+0xee>
 80159dc:	2000      	movs	r0, #0
 80159de:	e7ee      	b.n	80159be <quorem+0xfa>

080159e0 <_dtoa_r>:
 80159e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159e4:	4616      	mov	r6, r2
 80159e6:	461f      	mov	r7, r3
 80159e8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80159ea:	b095      	sub	sp, #84	; 0x54
 80159ec:	4604      	mov	r4, r0
 80159ee:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 80159f2:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80159f6:	b93d      	cbnz	r5, 8015a08 <_dtoa_r+0x28>
 80159f8:	2010      	movs	r0, #16
 80159fa:	f7ff f94f 	bl	8014c9c <malloc>
 80159fe:	6260      	str	r0, [r4, #36]	; 0x24
 8015a00:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8015a04:	6005      	str	r5, [r0, #0]
 8015a06:	60c5      	str	r5, [r0, #12]
 8015a08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015a0a:	6819      	ldr	r1, [r3, #0]
 8015a0c:	b151      	cbz	r1, 8015a24 <_dtoa_r+0x44>
 8015a0e:	685a      	ldr	r2, [r3, #4]
 8015a10:	2301      	movs	r3, #1
 8015a12:	4093      	lsls	r3, r2
 8015a14:	604a      	str	r2, [r1, #4]
 8015a16:	608b      	str	r3, [r1, #8]
 8015a18:	4620      	mov	r0, r4
 8015a1a:	f000 fec7 	bl	80167ac <_Bfree>
 8015a1e:	2200      	movs	r2, #0
 8015a20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015a22:	601a      	str	r2, [r3, #0]
 8015a24:	1e3b      	subs	r3, r7, #0
 8015a26:	bfaf      	iteee	ge
 8015a28:	2300      	movge	r3, #0
 8015a2a:	2201      	movlt	r2, #1
 8015a2c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8015a30:	9303      	strlt	r3, [sp, #12]
 8015a32:	bfac      	ite	ge
 8015a34:	f8c8 3000 	strge.w	r3, [r8]
 8015a38:	f8c8 2000 	strlt.w	r2, [r8]
 8015a3c:	4bae      	ldr	r3, [pc, #696]	; (8015cf8 <_dtoa_r+0x318>)
 8015a3e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8015a42:	ea33 0308 	bics.w	r3, r3, r8
 8015a46:	d11b      	bne.n	8015a80 <_dtoa_r+0xa0>
 8015a48:	f242 730f 	movw	r3, #9999	; 0x270f
 8015a4c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8015a4e:	6013      	str	r3, [r2, #0]
 8015a50:	9b02      	ldr	r3, [sp, #8]
 8015a52:	b923      	cbnz	r3, 8015a5e <_dtoa_r+0x7e>
 8015a54:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8015a58:	2800      	cmp	r0, #0
 8015a5a:	f000 8545 	beq.w	80164e8 <_dtoa_r+0xb08>
 8015a5e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8015a60:	b953      	cbnz	r3, 8015a78 <_dtoa_r+0x98>
 8015a62:	4ba6      	ldr	r3, [pc, #664]	; (8015cfc <_dtoa_r+0x31c>)
 8015a64:	e021      	b.n	8015aaa <_dtoa_r+0xca>
 8015a66:	4ba6      	ldr	r3, [pc, #664]	; (8015d00 <_dtoa_r+0x320>)
 8015a68:	9306      	str	r3, [sp, #24]
 8015a6a:	3308      	adds	r3, #8
 8015a6c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8015a6e:	6013      	str	r3, [r2, #0]
 8015a70:	9806      	ldr	r0, [sp, #24]
 8015a72:	b015      	add	sp, #84	; 0x54
 8015a74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a78:	4ba0      	ldr	r3, [pc, #640]	; (8015cfc <_dtoa_r+0x31c>)
 8015a7a:	9306      	str	r3, [sp, #24]
 8015a7c:	3303      	adds	r3, #3
 8015a7e:	e7f5      	b.n	8015a6c <_dtoa_r+0x8c>
 8015a80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8015a84:	2200      	movs	r2, #0
 8015a86:	2300      	movs	r3, #0
 8015a88:	4630      	mov	r0, r6
 8015a8a:	4639      	mov	r1, r7
 8015a8c:	f7ea ffc8 	bl	8000a20 <__aeabi_dcmpeq>
 8015a90:	4682      	mov	sl, r0
 8015a92:	b160      	cbz	r0, 8015aae <_dtoa_r+0xce>
 8015a94:	2301      	movs	r3, #1
 8015a96:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8015a98:	6013      	str	r3, [r2, #0]
 8015a9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8015a9c:	2b00      	cmp	r3, #0
 8015a9e:	f000 8520 	beq.w	80164e2 <_dtoa_r+0xb02>
 8015aa2:	4b98      	ldr	r3, [pc, #608]	; (8015d04 <_dtoa_r+0x324>)
 8015aa4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8015aa6:	6013      	str	r3, [r2, #0]
 8015aa8:	3b01      	subs	r3, #1
 8015aaa:	9306      	str	r3, [sp, #24]
 8015aac:	e7e0      	b.n	8015a70 <_dtoa_r+0x90>
 8015aae:	ab12      	add	r3, sp, #72	; 0x48
 8015ab0:	9301      	str	r3, [sp, #4]
 8015ab2:	ab13      	add	r3, sp, #76	; 0x4c
 8015ab4:	9300      	str	r3, [sp, #0]
 8015ab6:	4632      	mov	r2, r6
 8015ab8:	463b      	mov	r3, r7
 8015aba:	4620      	mov	r0, r4
 8015abc:	f001 f8ce 	bl	8016c5c <__d2b>
 8015ac0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8015ac4:	4683      	mov	fp, r0
 8015ac6:	2d00      	cmp	r5, #0
 8015ac8:	d07d      	beq.n	8015bc6 <_dtoa_r+0x1e6>
 8015aca:	46b0      	mov	r8, r6
 8015acc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015ad0:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8015ad4:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8015ad8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8015adc:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8015ae0:	2200      	movs	r2, #0
 8015ae2:	4b89      	ldr	r3, [pc, #548]	; (8015d08 <_dtoa_r+0x328>)
 8015ae4:	4640      	mov	r0, r8
 8015ae6:	4649      	mov	r1, r9
 8015ae8:	f7ea fb7a 	bl	80001e0 <__aeabi_dsub>
 8015aec:	a37c      	add	r3, pc, #496	; (adr r3, 8015ce0 <_dtoa_r+0x300>)
 8015aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015af2:	f7ea fd2d 	bl	8000550 <__aeabi_dmul>
 8015af6:	a37c      	add	r3, pc, #496	; (adr r3, 8015ce8 <_dtoa_r+0x308>)
 8015af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015afc:	f7ea fb72 	bl	80001e4 <__adddf3>
 8015b00:	4606      	mov	r6, r0
 8015b02:	4628      	mov	r0, r5
 8015b04:	460f      	mov	r7, r1
 8015b06:	f7ea fcb9 	bl	800047c <__aeabi_i2d>
 8015b0a:	a379      	add	r3, pc, #484	; (adr r3, 8015cf0 <_dtoa_r+0x310>)
 8015b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b10:	f7ea fd1e 	bl	8000550 <__aeabi_dmul>
 8015b14:	4602      	mov	r2, r0
 8015b16:	460b      	mov	r3, r1
 8015b18:	4630      	mov	r0, r6
 8015b1a:	4639      	mov	r1, r7
 8015b1c:	f7ea fb62 	bl	80001e4 <__adddf3>
 8015b20:	4606      	mov	r6, r0
 8015b22:	460f      	mov	r7, r1
 8015b24:	f7ea ffc4 	bl	8000ab0 <__aeabi_d2iz>
 8015b28:	2200      	movs	r2, #0
 8015b2a:	4682      	mov	sl, r0
 8015b2c:	2300      	movs	r3, #0
 8015b2e:	4630      	mov	r0, r6
 8015b30:	4639      	mov	r1, r7
 8015b32:	f7ea ff7f 	bl	8000a34 <__aeabi_dcmplt>
 8015b36:	b148      	cbz	r0, 8015b4c <_dtoa_r+0x16c>
 8015b38:	4650      	mov	r0, sl
 8015b3a:	f7ea fc9f 	bl	800047c <__aeabi_i2d>
 8015b3e:	4632      	mov	r2, r6
 8015b40:	463b      	mov	r3, r7
 8015b42:	f7ea ff6d 	bl	8000a20 <__aeabi_dcmpeq>
 8015b46:	b908      	cbnz	r0, 8015b4c <_dtoa_r+0x16c>
 8015b48:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015b4c:	f1ba 0f16 	cmp.w	sl, #22
 8015b50:	d85a      	bhi.n	8015c08 <_dtoa_r+0x228>
 8015b52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015b56:	496d      	ldr	r1, [pc, #436]	; (8015d0c <_dtoa_r+0x32c>)
 8015b58:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8015b5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015b60:	f7ea ff86 	bl	8000a70 <__aeabi_dcmpgt>
 8015b64:	2800      	cmp	r0, #0
 8015b66:	d051      	beq.n	8015c0c <_dtoa_r+0x22c>
 8015b68:	2300      	movs	r3, #0
 8015b6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015b6e:	930d      	str	r3, [sp, #52]	; 0x34
 8015b70:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8015b72:	1b5d      	subs	r5, r3, r5
 8015b74:	1e6b      	subs	r3, r5, #1
 8015b76:	9307      	str	r3, [sp, #28]
 8015b78:	bf43      	ittte	mi
 8015b7a:	2300      	movmi	r3, #0
 8015b7c:	f1c5 0901 	rsbmi	r9, r5, #1
 8015b80:	9307      	strmi	r3, [sp, #28]
 8015b82:	f04f 0900 	movpl.w	r9, #0
 8015b86:	f1ba 0f00 	cmp.w	sl, #0
 8015b8a:	db41      	blt.n	8015c10 <_dtoa_r+0x230>
 8015b8c:	9b07      	ldr	r3, [sp, #28]
 8015b8e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8015b92:	4453      	add	r3, sl
 8015b94:	9307      	str	r3, [sp, #28]
 8015b96:	2300      	movs	r3, #0
 8015b98:	9308      	str	r3, [sp, #32]
 8015b9a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8015b9c:	2b09      	cmp	r3, #9
 8015b9e:	f200 808f 	bhi.w	8015cc0 <_dtoa_r+0x2e0>
 8015ba2:	2b05      	cmp	r3, #5
 8015ba4:	bfc4      	itt	gt
 8015ba6:	3b04      	subgt	r3, #4
 8015ba8:	931e      	strgt	r3, [sp, #120]	; 0x78
 8015baa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8015bac:	bfc8      	it	gt
 8015bae:	2500      	movgt	r5, #0
 8015bb0:	f1a3 0302 	sub.w	r3, r3, #2
 8015bb4:	bfd8      	it	le
 8015bb6:	2501      	movle	r5, #1
 8015bb8:	2b03      	cmp	r3, #3
 8015bba:	f200 808d 	bhi.w	8015cd8 <_dtoa_r+0x2f8>
 8015bbe:	e8df f003 	tbb	[pc, r3]
 8015bc2:	7d7b      	.short	0x7d7b
 8015bc4:	6f2f      	.short	0x6f2f
 8015bc6:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8015bca:	441d      	add	r5, r3
 8015bcc:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8015bd0:	2820      	cmp	r0, #32
 8015bd2:	dd13      	ble.n	8015bfc <_dtoa_r+0x21c>
 8015bd4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8015bd8:	9b02      	ldr	r3, [sp, #8]
 8015bda:	fa08 f800 	lsl.w	r8, r8, r0
 8015bde:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8015be2:	fa23 f000 	lsr.w	r0, r3, r0
 8015be6:	ea48 0000 	orr.w	r0, r8, r0
 8015bea:	f7ea fc37 	bl	800045c <__aeabi_ui2d>
 8015bee:	2301      	movs	r3, #1
 8015bf0:	4680      	mov	r8, r0
 8015bf2:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8015bf6:	3d01      	subs	r5, #1
 8015bf8:	9310      	str	r3, [sp, #64]	; 0x40
 8015bfa:	e771      	b.n	8015ae0 <_dtoa_r+0x100>
 8015bfc:	9b02      	ldr	r3, [sp, #8]
 8015bfe:	f1c0 0020 	rsb	r0, r0, #32
 8015c02:	fa03 f000 	lsl.w	r0, r3, r0
 8015c06:	e7f0      	b.n	8015bea <_dtoa_r+0x20a>
 8015c08:	2301      	movs	r3, #1
 8015c0a:	e7b0      	b.n	8015b6e <_dtoa_r+0x18e>
 8015c0c:	900d      	str	r0, [sp, #52]	; 0x34
 8015c0e:	e7af      	b.n	8015b70 <_dtoa_r+0x190>
 8015c10:	f1ca 0300 	rsb	r3, sl, #0
 8015c14:	9308      	str	r3, [sp, #32]
 8015c16:	2300      	movs	r3, #0
 8015c18:	eba9 090a 	sub.w	r9, r9, sl
 8015c1c:	930c      	str	r3, [sp, #48]	; 0x30
 8015c1e:	e7bc      	b.n	8015b9a <_dtoa_r+0x1ba>
 8015c20:	2301      	movs	r3, #1
 8015c22:	9309      	str	r3, [sp, #36]	; 0x24
 8015c24:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8015c26:	2b00      	cmp	r3, #0
 8015c28:	dd74      	ble.n	8015d14 <_dtoa_r+0x334>
 8015c2a:	4698      	mov	r8, r3
 8015c2c:	9304      	str	r3, [sp, #16]
 8015c2e:	2200      	movs	r2, #0
 8015c30:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015c32:	6072      	str	r2, [r6, #4]
 8015c34:	2204      	movs	r2, #4
 8015c36:	f102 0014 	add.w	r0, r2, #20
 8015c3a:	4298      	cmp	r0, r3
 8015c3c:	6871      	ldr	r1, [r6, #4]
 8015c3e:	d96e      	bls.n	8015d1e <_dtoa_r+0x33e>
 8015c40:	4620      	mov	r0, r4
 8015c42:	f000 fd7f 	bl	8016744 <_Balloc>
 8015c46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015c48:	6030      	str	r0, [r6, #0]
 8015c4a:	681b      	ldr	r3, [r3, #0]
 8015c4c:	f1b8 0f0e 	cmp.w	r8, #14
 8015c50:	9306      	str	r3, [sp, #24]
 8015c52:	f200 80ed 	bhi.w	8015e30 <_dtoa_r+0x450>
 8015c56:	2d00      	cmp	r5, #0
 8015c58:	f000 80ea 	beq.w	8015e30 <_dtoa_r+0x450>
 8015c5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015c60:	f1ba 0f00 	cmp.w	sl, #0
 8015c64:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8015c68:	dd77      	ble.n	8015d5a <_dtoa_r+0x37a>
 8015c6a:	4a28      	ldr	r2, [pc, #160]	; (8015d0c <_dtoa_r+0x32c>)
 8015c6c:	f00a 030f 	and.w	r3, sl, #15
 8015c70:	ea4f 162a 	mov.w	r6, sl, asr #4
 8015c74:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8015c78:	06f0      	lsls	r0, r6, #27
 8015c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c7e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015c82:	d568      	bpl.n	8015d56 <_dtoa_r+0x376>
 8015c84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8015c88:	4b21      	ldr	r3, [pc, #132]	; (8015d10 <_dtoa_r+0x330>)
 8015c8a:	2503      	movs	r5, #3
 8015c8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015c90:	f7ea fd88 	bl	80007a4 <__aeabi_ddiv>
 8015c94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015c98:	f006 060f 	and.w	r6, r6, #15
 8015c9c:	4f1c      	ldr	r7, [pc, #112]	; (8015d10 <_dtoa_r+0x330>)
 8015c9e:	e04f      	b.n	8015d40 <_dtoa_r+0x360>
 8015ca0:	2301      	movs	r3, #1
 8015ca2:	9309      	str	r3, [sp, #36]	; 0x24
 8015ca4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8015ca6:	4453      	add	r3, sl
 8015ca8:	f103 0801 	add.w	r8, r3, #1
 8015cac:	9304      	str	r3, [sp, #16]
 8015cae:	4643      	mov	r3, r8
 8015cb0:	2b01      	cmp	r3, #1
 8015cb2:	bfb8      	it	lt
 8015cb4:	2301      	movlt	r3, #1
 8015cb6:	e7ba      	b.n	8015c2e <_dtoa_r+0x24e>
 8015cb8:	2300      	movs	r3, #0
 8015cba:	e7b2      	b.n	8015c22 <_dtoa_r+0x242>
 8015cbc:	2300      	movs	r3, #0
 8015cbe:	e7f0      	b.n	8015ca2 <_dtoa_r+0x2c2>
 8015cc0:	2501      	movs	r5, #1
 8015cc2:	2300      	movs	r3, #0
 8015cc4:	9509      	str	r5, [sp, #36]	; 0x24
 8015cc6:	931e      	str	r3, [sp, #120]	; 0x78
 8015cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8015ccc:	2200      	movs	r2, #0
 8015cce:	9304      	str	r3, [sp, #16]
 8015cd0:	4698      	mov	r8, r3
 8015cd2:	2312      	movs	r3, #18
 8015cd4:	921f      	str	r2, [sp, #124]	; 0x7c
 8015cd6:	e7aa      	b.n	8015c2e <_dtoa_r+0x24e>
 8015cd8:	2301      	movs	r3, #1
 8015cda:	9309      	str	r3, [sp, #36]	; 0x24
 8015cdc:	e7f4      	b.n	8015cc8 <_dtoa_r+0x2e8>
 8015cde:	bf00      	nop
 8015ce0:	636f4361 	.word	0x636f4361
 8015ce4:	3fd287a7 	.word	0x3fd287a7
 8015ce8:	8b60c8b3 	.word	0x8b60c8b3
 8015cec:	3fc68a28 	.word	0x3fc68a28
 8015cf0:	509f79fb 	.word	0x509f79fb
 8015cf4:	3fd34413 	.word	0x3fd34413
 8015cf8:	7ff00000 	.word	0x7ff00000
 8015cfc:	08018c15 	.word	0x08018c15
 8015d00:	08018c0c 	.word	0x08018c0c
 8015d04:	08018be9 	.word	0x08018be9
 8015d08:	3ff80000 	.word	0x3ff80000
 8015d0c:	08018cb0 	.word	0x08018cb0
 8015d10:	08018c88 	.word	0x08018c88
 8015d14:	2301      	movs	r3, #1
 8015d16:	9304      	str	r3, [sp, #16]
 8015d18:	4698      	mov	r8, r3
 8015d1a:	461a      	mov	r2, r3
 8015d1c:	e7da      	b.n	8015cd4 <_dtoa_r+0x2f4>
 8015d1e:	3101      	adds	r1, #1
 8015d20:	6071      	str	r1, [r6, #4]
 8015d22:	0052      	lsls	r2, r2, #1
 8015d24:	e787      	b.n	8015c36 <_dtoa_r+0x256>
 8015d26:	07f1      	lsls	r1, r6, #31
 8015d28:	d508      	bpl.n	8015d3c <_dtoa_r+0x35c>
 8015d2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015d2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015d32:	f7ea fc0d 	bl	8000550 <__aeabi_dmul>
 8015d36:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015d3a:	3501      	adds	r5, #1
 8015d3c:	1076      	asrs	r6, r6, #1
 8015d3e:	3708      	adds	r7, #8
 8015d40:	2e00      	cmp	r6, #0
 8015d42:	d1f0      	bne.n	8015d26 <_dtoa_r+0x346>
 8015d44:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015d48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015d4c:	f7ea fd2a 	bl	80007a4 <__aeabi_ddiv>
 8015d50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015d54:	e01b      	b.n	8015d8e <_dtoa_r+0x3ae>
 8015d56:	2502      	movs	r5, #2
 8015d58:	e7a0      	b.n	8015c9c <_dtoa_r+0x2bc>
 8015d5a:	f000 80a4 	beq.w	8015ea6 <_dtoa_r+0x4c6>
 8015d5e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8015d62:	f1ca 0600 	rsb	r6, sl, #0
 8015d66:	4ba0      	ldr	r3, [pc, #640]	; (8015fe8 <_dtoa_r+0x608>)
 8015d68:	f006 020f 	and.w	r2, r6, #15
 8015d6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d74:	f7ea fbec 	bl	8000550 <__aeabi_dmul>
 8015d78:	2502      	movs	r5, #2
 8015d7a:	2300      	movs	r3, #0
 8015d7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015d80:	4f9a      	ldr	r7, [pc, #616]	; (8015fec <_dtoa_r+0x60c>)
 8015d82:	1136      	asrs	r6, r6, #4
 8015d84:	2e00      	cmp	r6, #0
 8015d86:	f040 8083 	bne.w	8015e90 <_dtoa_r+0x4b0>
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	d1e0      	bne.n	8015d50 <_dtoa_r+0x370>
 8015d8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015d90:	2b00      	cmp	r3, #0
 8015d92:	f000 808a 	beq.w	8015eaa <_dtoa_r+0x4ca>
 8015d96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015d9a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015d9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015da2:	2200      	movs	r2, #0
 8015da4:	4b92      	ldr	r3, [pc, #584]	; (8015ff0 <_dtoa_r+0x610>)
 8015da6:	f7ea fe45 	bl	8000a34 <__aeabi_dcmplt>
 8015daa:	2800      	cmp	r0, #0
 8015dac:	d07d      	beq.n	8015eaa <_dtoa_r+0x4ca>
 8015dae:	f1b8 0f00 	cmp.w	r8, #0
 8015db2:	d07a      	beq.n	8015eaa <_dtoa_r+0x4ca>
 8015db4:	9b04      	ldr	r3, [sp, #16]
 8015db6:	2b00      	cmp	r3, #0
 8015db8:	dd36      	ble.n	8015e28 <_dtoa_r+0x448>
 8015dba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015dbe:	2200      	movs	r2, #0
 8015dc0:	4b8c      	ldr	r3, [pc, #560]	; (8015ff4 <_dtoa_r+0x614>)
 8015dc2:	f7ea fbc5 	bl	8000550 <__aeabi_dmul>
 8015dc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015dca:	9e04      	ldr	r6, [sp, #16]
 8015dcc:	f10a 37ff 	add.w	r7, sl, #4294967295
 8015dd0:	3501      	adds	r5, #1
 8015dd2:	4628      	mov	r0, r5
 8015dd4:	f7ea fb52 	bl	800047c <__aeabi_i2d>
 8015dd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015ddc:	f7ea fbb8 	bl	8000550 <__aeabi_dmul>
 8015de0:	2200      	movs	r2, #0
 8015de2:	4b85      	ldr	r3, [pc, #532]	; (8015ff8 <_dtoa_r+0x618>)
 8015de4:	f7ea f9fe 	bl	80001e4 <__adddf3>
 8015de8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8015dec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015df0:	950b      	str	r5, [sp, #44]	; 0x2c
 8015df2:	2e00      	cmp	r6, #0
 8015df4:	d15c      	bne.n	8015eb0 <_dtoa_r+0x4d0>
 8015df6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015dfa:	2200      	movs	r2, #0
 8015dfc:	4b7f      	ldr	r3, [pc, #508]	; (8015ffc <_dtoa_r+0x61c>)
 8015dfe:	f7ea f9ef 	bl	80001e0 <__aeabi_dsub>
 8015e02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015e04:	462b      	mov	r3, r5
 8015e06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015e0a:	f7ea fe31 	bl	8000a70 <__aeabi_dcmpgt>
 8015e0e:	2800      	cmp	r0, #0
 8015e10:	f040 8281 	bne.w	8016316 <_dtoa_r+0x936>
 8015e14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015e18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015e1a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8015e1e:	f7ea fe09 	bl	8000a34 <__aeabi_dcmplt>
 8015e22:	2800      	cmp	r0, #0
 8015e24:	f040 8275 	bne.w	8016312 <_dtoa_r+0x932>
 8015e28:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8015e2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015e30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	f2c0 814b 	blt.w	80160ce <_dtoa_r+0x6ee>
 8015e38:	f1ba 0f0e 	cmp.w	sl, #14
 8015e3c:	f300 8147 	bgt.w	80160ce <_dtoa_r+0x6ee>
 8015e40:	4b69      	ldr	r3, [pc, #420]	; (8015fe8 <_dtoa_r+0x608>)
 8015e42:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8015e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015e4e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8015e50:	2b00      	cmp	r3, #0
 8015e52:	f280 80d7 	bge.w	8016004 <_dtoa_r+0x624>
 8015e56:	f1b8 0f00 	cmp.w	r8, #0
 8015e5a:	f300 80d3 	bgt.w	8016004 <_dtoa_r+0x624>
 8015e5e:	f040 8257 	bne.w	8016310 <_dtoa_r+0x930>
 8015e62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015e66:	2200      	movs	r2, #0
 8015e68:	4b64      	ldr	r3, [pc, #400]	; (8015ffc <_dtoa_r+0x61c>)
 8015e6a:	f7ea fb71 	bl	8000550 <__aeabi_dmul>
 8015e6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015e72:	f7ea fdf3 	bl	8000a5c <__aeabi_dcmpge>
 8015e76:	4646      	mov	r6, r8
 8015e78:	4647      	mov	r7, r8
 8015e7a:	2800      	cmp	r0, #0
 8015e7c:	f040 822d 	bne.w	80162da <_dtoa_r+0x8fa>
 8015e80:	9b06      	ldr	r3, [sp, #24]
 8015e82:	9a06      	ldr	r2, [sp, #24]
 8015e84:	1c5d      	adds	r5, r3, #1
 8015e86:	2331      	movs	r3, #49	; 0x31
 8015e88:	f10a 0a01 	add.w	sl, sl, #1
 8015e8c:	7013      	strb	r3, [r2, #0]
 8015e8e:	e228      	b.n	80162e2 <_dtoa_r+0x902>
 8015e90:	07f2      	lsls	r2, r6, #31
 8015e92:	d505      	bpl.n	8015ea0 <_dtoa_r+0x4c0>
 8015e94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015e98:	f7ea fb5a 	bl	8000550 <__aeabi_dmul>
 8015e9c:	2301      	movs	r3, #1
 8015e9e:	3501      	adds	r5, #1
 8015ea0:	1076      	asrs	r6, r6, #1
 8015ea2:	3708      	adds	r7, #8
 8015ea4:	e76e      	b.n	8015d84 <_dtoa_r+0x3a4>
 8015ea6:	2502      	movs	r5, #2
 8015ea8:	e771      	b.n	8015d8e <_dtoa_r+0x3ae>
 8015eaa:	4657      	mov	r7, sl
 8015eac:	4646      	mov	r6, r8
 8015eae:	e790      	b.n	8015dd2 <_dtoa_r+0x3f2>
 8015eb0:	4b4d      	ldr	r3, [pc, #308]	; (8015fe8 <_dtoa_r+0x608>)
 8015eb2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8015eb6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8015eba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015ebc:	2b00      	cmp	r3, #0
 8015ebe:	d048      	beq.n	8015f52 <_dtoa_r+0x572>
 8015ec0:	4602      	mov	r2, r0
 8015ec2:	460b      	mov	r3, r1
 8015ec4:	2000      	movs	r0, #0
 8015ec6:	494e      	ldr	r1, [pc, #312]	; (8016000 <_dtoa_r+0x620>)
 8015ec8:	f7ea fc6c 	bl	80007a4 <__aeabi_ddiv>
 8015ecc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015ed0:	f7ea f986 	bl	80001e0 <__aeabi_dsub>
 8015ed4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015ed8:	9d06      	ldr	r5, [sp, #24]
 8015eda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015ede:	f7ea fde7 	bl	8000ab0 <__aeabi_d2iz>
 8015ee2:	9011      	str	r0, [sp, #68]	; 0x44
 8015ee4:	f7ea faca 	bl	800047c <__aeabi_i2d>
 8015ee8:	4602      	mov	r2, r0
 8015eea:	460b      	mov	r3, r1
 8015eec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015ef0:	f7ea f976 	bl	80001e0 <__aeabi_dsub>
 8015ef4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015ef6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015efa:	3330      	adds	r3, #48	; 0x30
 8015efc:	f805 3b01 	strb.w	r3, [r5], #1
 8015f00:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015f04:	f7ea fd96 	bl	8000a34 <__aeabi_dcmplt>
 8015f08:	2800      	cmp	r0, #0
 8015f0a:	d163      	bne.n	8015fd4 <_dtoa_r+0x5f4>
 8015f0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015f10:	2000      	movs	r0, #0
 8015f12:	4937      	ldr	r1, [pc, #220]	; (8015ff0 <_dtoa_r+0x610>)
 8015f14:	f7ea f964 	bl	80001e0 <__aeabi_dsub>
 8015f18:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015f1c:	f7ea fd8a 	bl	8000a34 <__aeabi_dcmplt>
 8015f20:	2800      	cmp	r0, #0
 8015f22:	f040 80b5 	bne.w	8016090 <_dtoa_r+0x6b0>
 8015f26:	9b06      	ldr	r3, [sp, #24]
 8015f28:	1aeb      	subs	r3, r5, r3
 8015f2a:	429e      	cmp	r6, r3
 8015f2c:	f77f af7c 	ble.w	8015e28 <_dtoa_r+0x448>
 8015f30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015f34:	2200      	movs	r2, #0
 8015f36:	4b2f      	ldr	r3, [pc, #188]	; (8015ff4 <_dtoa_r+0x614>)
 8015f38:	f7ea fb0a 	bl	8000550 <__aeabi_dmul>
 8015f3c:	2200      	movs	r2, #0
 8015f3e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015f42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015f46:	4b2b      	ldr	r3, [pc, #172]	; (8015ff4 <_dtoa_r+0x614>)
 8015f48:	f7ea fb02 	bl	8000550 <__aeabi_dmul>
 8015f4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015f50:	e7c3      	b.n	8015eda <_dtoa_r+0x4fa>
 8015f52:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015f56:	f7ea fafb 	bl	8000550 <__aeabi_dmul>
 8015f5a:	9b06      	ldr	r3, [sp, #24]
 8015f5c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015f60:	199d      	adds	r5, r3, r6
 8015f62:	461e      	mov	r6, r3
 8015f64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015f68:	f7ea fda2 	bl	8000ab0 <__aeabi_d2iz>
 8015f6c:	9011      	str	r0, [sp, #68]	; 0x44
 8015f6e:	f7ea fa85 	bl	800047c <__aeabi_i2d>
 8015f72:	4602      	mov	r2, r0
 8015f74:	460b      	mov	r3, r1
 8015f76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015f7a:	f7ea f931 	bl	80001e0 <__aeabi_dsub>
 8015f7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015f80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015f84:	3330      	adds	r3, #48	; 0x30
 8015f86:	f806 3b01 	strb.w	r3, [r6], #1
 8015f8a:	42ae      	cmp	r6, r5
 8015f8c:	f04f 0200 	mov.w	r2, #0
 8015f90:	d124      	bne.n	8015fdc <_dtoa_r+0x5fc>
 8015f92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015f96:	4b1a      	ldr	r3, [pc, #104]	; (8016000 <_dtoa_r+0x620>)
 8015f98:	f7ea f924 	bl	80001e4 <__adddf3>
 8015f9c:	4602      	mov	r2, r0
 8015f9e:	460b      	mov	r3, r1
 8015fa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015fa4:	f7ea fd64 	bl	8000a70 <__aeabi_dcmpgt>
 8015fa8:	2800      	cmp	r0, #0
 8015faa:	d171      	bne.n	8016090 <_dtoa_r+0x6b0>
 8015fac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015fb0:	2000      	movs	r0, #0
 8015fb2:	4913      	ldr	r1, [pc, #76]	; (8016000 <_dtoa_r+0x620>)
 8015fb4:	f7ea f914 	bl	80001e0 <__aeabi_dsub>
 8015fb8:	4602      	mov	r2, r0
 8015fba:	460b      	mov	r3, r1
 8015fbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015fc0:	f7ea fd38 	bl	8000a34 <__aeabi_dcmplt>
 8015fc4:	2800      	cmp	r0, #0
 8015fc6:	f43f af2f 	beq.w	8015e28 <_dtoa_r+0x448>
 8015fca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015fce:	1e6a      	subs	r2, r5, #1
 8015fd0:	2b30      	cmp	r3, #48	; 0x30
 8015fd2:	d001      	beq.n	8015fd8 <_dtoa_r+0x5f8>
 8015fd4:	46ba      	mov	sl, r7
 8015fd6:	e04a      	b.n	801606e <_dtoa_r+0x68e>
 8015fd8:	4615      	mov	r5, r2
 8015fda:	e7f6      	b.n	8015fca <_dtoa_r+0x5ea>
 8015fdc:	4b05      	ldr	r3, [pc, #20]	; (8015ff4 <_dtoa_r+0x614>)
 8015fde:	f7ea fab7 	bl	8000550 <__aeabi_dmul>
 8015fe2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015fe6:	e7bd      	b.n	8015f64 <_dtoa_r+0x584>
 8015fe8:	08018cb0 	.word	0x08018cb0
 8015fec:	08018c88 	.word	0x08018c88
 8015ff0:	3ff00000 	.word	0x3ff00000
 8015ff4:	40240000 	.word	0x40240000
 8015ff8:	401c0000 	.word	0x401c0000
 8015ffc:	40140000 	.word	0x40140000
 8016000:	3fe00000 	.word	0x3fe00000
 8016004:	9d06      	ldr	r5, [sp, #24]
 8016006:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801600a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801600e:	4630      	mov	r0, r6
 8016010:	4639      	mov	r1, r7
 8016012:	f7ea fbc7 	bl	80007a4 <__aeabi_ddiv>
 8016016:	f7ea fd4b 	bl	8000ab0 <__aeabi_d2iz>
 801601a:	4681      	mov	r9, r0
 801601c:	f7ea fa2e 	bl	800047c <__aeabi_i2d>
 8016020:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016024:	f7ea fa94 	bl	8000550 <__aeabi_dmul>
 8016028:	4602      	mov	r2, r0
 801602a:	460b      	mov	r3, r1
 801602c:	4630      	mov	r0, r6
 801602e:	4639      	mov	r1, r7
 8016030:	f7ea f8d6 	bl	80001e0 <__aeabi_dsub>
 8016034:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8016038:	f805 6b01 	strb.w	r6, [r5], #1
 801603c:	9e06      	ldr	r6, [sp, #24]
 801603e:	4602      	mov	r2, r0
 8016040:	1bae      	subs	r6, r5, r6
 8016042:	45b0      	cmp	r8, r6
 8016044:	460b      	mov	r3, r1
 8016046:	d135      	bne.n	80160b4 <_dtoa_r+0x6d4>
 8016048:	f7ea f8cc 	bl	80001e4 <__adddf3>
 801604c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016050:	4606      	mov	r6, r0
 8016052:	460f      	mov	r7, r1
 8016054:	f7ea fd0c 	bl	8000a70 <__aeabi_dcmpgt>
 8016058:	b9c8      	cbnz	r0, 801608e <_dtoa_r+0x6ae>
 801605a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801605e:	4630      	mov	r0, r6
 8016060:	4639      	mov	r1, r7
 8016062:	f7ea fcdd 	bl	8000a20 <__aeabi_dcmpeq>
 8016066:	b110      	cbz	r0, 801606e <_dtoa_r+0x68e>
 8016068:	f019 0f01 	tst.w	r9, #1
 801606c:	d10f      	bne.n	801608e <_dtoa_r+0x6ae>
 801606e:	4659      	mov	r1, fp
 8016070:	4620      	mov	r0, r4
 8016072:	f000 fb9b 	bl	80167ac <_Bfree>
 8016076:	2300      	movs	r3, #0
 8016078:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801607a:	702b      	strb	r3, [r5, #0]
 801607c:	f10a 0301 	add.w	r3, sl, #1
 8016080:	6013      	str	r3, [r2, #0]
 8016082:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8016084:	2b00      	cmp	r3, #0
 8016086:	f43f acf3 	beq.w	8015a70 <_dtoa_r+0x90>
 801608a:	601d      	str	r5, [r3, #0]
 801608c:	e4f0      	b.n	8015a70 <_dtoa_r+0x90>
 801608e:	4657      	mov	r7, sl
 8016090:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8016094:	1e6b      	subs	r3, r5, #1
 8016096:	2a39      	cmp	r2, #57	; 0x39
 8016098:	d106      	bne.n	80160a8 <_dtoa_r+0x6c8>
 801609a:	9a06      	ldr	r2, [sp, #24]
 801609c:	429a      	cmp	r2, r3
 801609e:	d107      	bne.n	80160b0 <_dtoa_r+0x6d0>
 80160a0:	2330      	movs	r3, #48	; 0x30
 80160a2:	7013      	strb	r3, [r2, #0]
 80160a4:	4613      	mov	r3, r2
 80160a6:	3701      	adds	r7, #1
 80160a8:	781a      	ldrb	r2, [r3, #0]
 80160aa:	3201      	adds	r2, #1
 80160ac:	701a      	strb	r2, [r3, #0]
 80160ae:	e791      	b.n	8015fd4 <_dtoa_r+0x5f4>
 80160b0:	461d      	mov	r5, r3
 80160b2:	e7ed      	b.n	8016090 <_dtoa_r+0x6b0>
 80160b4:	2200      	movs	r2, #0
 80160b6:	4b99      	ldr	r3, [pc, #612]	; (801631c <_dtoa_r+0x93c>)
 80160b8:	f7ea fa4a 	bl	8000550 <__aeabi_dmul>
 80160bc:	2200      	movs	r2, #0
 80160be:	2300      	movs	r3, #0
 80160c0:	4606      	mov	r6, r0
 80160c2:	460f      	mov	r7, r1
 80160c4:	f7ea fcac 	bl	8000a20 <__aeabi_dcmpeq>
 80160c8:	2800      	cmp	r0, #0
 80160ca:	d09e      	beq.n	801600a <_dtoa_r+0x62a>
 80160cc:	e7cf      	b.n	801606e <_dtoa_r+0x68e>
 80160ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80160d0:	2a00      	cmp	r2, #0
 80160d2:	f000 8088 	beq.w	80161e6 <_dtoa_r+0x806>
 80160d6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80160d8:	2a01      	cmp	r2, #1
 80160da:	dc6d      	bgt.n	80161b8 <_dtoa_r+0x7d8>
 80160dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80160de:	2a00      	cmp	r2, #0
 80160e0:	d066      	beq.n	80161b0 <_dtoa_r+0x7d0>
 80160e2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80160e6:	464d      	mov	r5, r9
 80160e8:	9e08      	ldr	r6, [sp, #32]
 80160ea:	9a07      	ldr	r2, [sp, #28]
 80160ec:	2101      	movs	r1, #1
 80160ee:	441a      	add	r2, r3
 80160f0:	4620      	mov	r0, r4
 80160f2:	4499      	add	r9, r3
 80160f4:	9207      	str	r2, [sp, #28]
 80160f6:	f000 fbf9 	bl	80168ec <__i2b>
 80160fa:	4607      	mov	r7, r0
 80160fc:	2d00      	cmp	r5, #0
 80160fe:	dd0b      	ble.n	8016118 <_dtoa_r+0x738>
 8016100:	9b07      	ldr	r3, [sp, #28]
 8016102:	2b00      	cmp	r3, #0
 8016104:	dd08      	ble.n	8016118 <_dtoa_r+0x738>
 8016106:	42ab      	cmp	r3, r5
 8016108:	bfa8      	it	ge
 801610a:	462b      	movge	r3, r5
 801610c:	9a07      	ldr	r2, [sp, #28]
 801610e:	eba9 0903 	sub.w	r9, r9, r3
 8016112:	1aed      	subs	r5, r5, r3
 8016114:	1ad3      	subs	r3, r2, r3
 8016116:	9307      	str	r3, [sp, #28]
 8016118:	9b08      	ldr	r3, [sp, #32]
 801611a:	b1eb      	cbz	r3, 8016158 <_dtoa_r+0x778>
 801611c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801611e:	2b00      	cmp	r3, #0
 8016120:	d065      	beq.n	80161ee <_dtoa_r+0x80e>
 8016122:	b18e      	cbz	r6, 8016148 <_dtoa_r+0x768>
 8016124:	4639      	mov	r1, r7
 8016126:	4632      	mov	r2, r6
 8016128:	4620      	mov	r0, r4
 801612a:	f000 fc7d 	bl	8016a28 <__pow5mult>
 801612e:	465a      	mov	r2, fp
 8016130:	4601      	mov	r1, r0
 8016132:	4607      	mov	r7, r0
 8016134:	4620      	mov	r0, r4
 8016136:	f000 fbe2 	bl	80168fe <__multiply>
 801613a:	4659      	mov	r1, fp
 801613c:	900a      	str	r0, [sp, #40]	; 0x28
 801613e:	4620      	mov	r0, r4
 8016140:	f000 fb34 	bl	80167ac <_Bfree>
 8016144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016146:	469b      	mov	fp, r3
 8016148:	9b08      	ldr	r3, [sp, #32]
 801614a:	1b9a      	subs	r2, r3, r6
 801614c:	d004      	beq.n	8016158 <_dtoa_r+0x778>
 801614e:	4659      	mov	r1, fp
 8016150:	4620      	mov	r0, r4
 8016152:	f000 fc69 	bl	8016a28 <__pow5mult>
 8016156:	4683      	mov	fp, r0
 8016158:	2101      	movs	r1, #1
 801615a:	4620      	mov	r0, r4
 801615c:	f000 fbc6 	bl	80168ec <__i2b>
 8016160:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016162:	4606      	mov	r6, r0
 8016164:	2b00      	cmp	r3, #0
 8016166:	f000 81c6 	beq.w	80164f6 <_dtoa_r+0xb16>
 801616a:	461a      	mov	r2, r3
 801616c:	4601      	mov	r1, r0
 801616e:	4620      	mov	r0, r4
 8016170:	f000 fc5a 	bl	8016a28 <__pow5mult>
 8016174:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8016176:	4606      	mov	r6, r0
 8016178:	2b01      	cmp	r3, #1
 801617a:	dc3e      	bgt.n	80161fa <_dtoa_r+0x81a>
 801617c:	9b02      	ldr	r3, [sp, #8]
 801617e:	2b00      	cmp	r3, #0
 8016180:	d137      	bne.n	80161f2 <_dtoa_r+0x812>
 8016182:	9b03      	ldr	r3, [sp, #12]
 8016184:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016188:	2b00      	cmp	r3, #0
 801618a:	d134      	bne.n	80161f6 <_dtoa_r+0x816>
 801618c:	9b03      	ldr	r3, [sp, #12]
 801618e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016192:	0d1b      	lsrs	r3, r3, #20
 8016194:	051b      	lsls	r3, r3, #20
 8016196:	b12b      	cbz	r3, 80161a4 <_dtoa_r+0x7c4>
 8016198:	9b07      	ldr	r3, [sp, #28]
 801619a:	f109 0901 	add.w	r9, r9, #1
 801619e:	3301      	adds	r3, #1
 80161a0:	9307      	str	r3, [sp, #28]
 80161a2:	2301      	movs	r3, #1
 80161a4:	9308      	str	r3, [sp, #32]
 80161a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	d128      	bne.n	80161fe <_dtoa_r+0x81e>
 80161ac:	2001      	movs	r0, #1
 80161ae:	e02e      	b.n	801620e <_dtoa_r+0x82e>
 80161b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80161b2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80161b6:	e796      	b.n	80160e6 <_dtoa_r+0x706>
 80161b8:	9b08      	ldr	r3, [sp, #32]
 80161ba:	f108 36ff 	add.w	r6, r8, #4294967295
 80161be:	42b3      	cmp	r3, r6
 80161c0:	bfb7      	itett	lt
 80161c2:	9b08      	ldrlt	r3, [sp, #32]
 80161c4:	1b9e      	subge	r6, r3, r6
 80161c6:	1af2      	sublt	r2, r6, r3
 80161c8:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80161ca:	bfbf      	itttt	lt
 80161cc:	9608      	strlt	r6, [sp, #32]
 80161ce:	189b      	addlt	r3, r3, r2
 80161d0:	930c      	strlt	r3, [sp, #48]	; 0x30
 80161d2:	2600      	movlt	r6, #0
 80161d4:	f1b8 0f00 	cmp.w	r8, #0
 80161d8:	bfb9      	ittee	lt
 80161da:	eba9 0508 	sublt.w	r5, r9, r8
 80161de:	2300      	movlt	r3, #0
 80161e0:	464d      	movge	r5, r9
 80161e2:	4643      	movge	r3, r8
 80161e4:	e781      	b.n	80160ea <_dtoa_r+0x70a>
 80161e6:	9e08      	ldr	r6, [sp, #32]
 80161e8:	464d      	mov	r5, r9
 80161ea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80161ec:	e786      	b.n	80160fc <_dtoa_r+0x71c>
 80161ee:	9a08      	ldr	r2, [sp, #32]
 80161f0:	e7ad      	b.n	801614e <_dtoa_r+0x76e>
 80161f2:	2300      	movs	r3, #0
 80161f4:	e7d6      	b.n	80161a4 <_dtoa_r+0x7c4>
 80161f6:	9b02      	ldr	r3, [sp, #8]
 80161f8:	e7d4      	b.n	80161a4 <_dtoa_r+0x7c4>
 80161fa:	2300      	movs	r3, #0
 80161fc:	9308      	str	r3, [sp, #32]
 80161fe:	6933      	ldr	r3, [r6, #16]
 8016200:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8016204:	6918      	ldr	r0, [r3, #16]
 8016206:	f000 fb23 	bl	8016850 <__hi0bits>
 801620a:	f1c0 0020 	rsb	r0, r0, #32
 801620e:	9b07      	ldr	r3, [sp, #28]
 8016210:	4418      	add	r0, r3
 8016212:	f010 001f 	ands.w	r0, r0, #31
 8016216:	d047      	beq.n	80162a8 <_dtoa_r+0x8c8>
 8016218:	f1c0 0320 	rsb	r3, r0, #32
 801621c:	2b04      	cmp	r3, #4
 801621e:	dd3b      	ble.n	8016298 <_dtoa_r+0x8b8>
 8016220:	9b07      	ldr	r3, [sp, #28]
 8016222:	f1c0 001c 	rsb	r0, r0, #28
 8016226:	4481      	add	r9, r0
 8016228:	4405      	add	r5, r0
 801622a:	4403      	add	r3, r0
 801622c:	9307      	str	r3, [sp, #28]
 801622e:	f1b9 0f00 	cmp.w	r9, #0
 8016232:	dd05      	ble.n	8016240 <_dtoa_r+0x860>
 8016234:	4659      	mov	r1, fp
 8016236:	464a      	mov	r2, r9
 8016238:	4620      	mov	r0, r4
 801623a:	f000 fc43 	bl	8016ac4 <__lshift>
 801623e:	4683      	mov	fp, r0
 8016240:	9b07      	ldr	r3, [sp, #28]
 8016242:	2b00      	cmp	r3, #0
 8016244:	dd05      	ble.n	8016252 <_dtoa_r+0x872>
 8016246:	4631      	mov	r1, r6
 8016248:	461a      	mov	r2, r3
 801624a:	4620      	mov	r0, r4
 801624c:	f000 fc3a 	bl	8016ac4 <__lshift>
 8016250:	4606      	mov	r6, r0
 8016252:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016254:	b353      	cbz	r3, 80162ac <_dtoa_r+0x8cc>
 8016256:	4631      	mov	r1, r6
 8016258:	4658      	mov	r0, fp
 801625a:	f000 fc87 	bl	8016b6c <__mcmp>
 801625e:	2800      	cmp	r0, #0
 8016260:	da24      	bge.n	80162ac <_dtoa_r+0x8cc>
 8016262:	2300      	movs	r3, #0
 8016264:	4659      	mov	r1, fp
 8016266:	220a      	movs	r2, #10
 8016268:	4620      	mov	r0, r4
 801626a:	f000 fab6 	bl	80167da <__multadd>
 801626e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016270:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016274:	4683      	mov	fp, r0
 8016276:	2b00      	cmp	r3, #0
 8016278:	f000 8144 	beq.w	8016504 <_dtoa_r+0xb24>
 801627c:	2300      	movs	r3, #0
 801627e:	4639      	mov	r1, r7
 8016280:	220a      	movs	r2, #10
 8016282:	4620      	mov	r0, r4
 8016284:	f000 faa9 	bl	80167da <__multadd>
 8016288:	9b04      	ldr	r3, [sp, #16]
 801628a:	4607      	mov	r7, r0
 801628c:	2b00      	cmp	r3, #0
 801628e:	dc4d      	bgt.n	801632c <_dtoa_r+0x94c>
 8016290:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8016292:	2b02      	cmp	r3, #2
 8016294:	dd4a      	ble.n	801632c <_dtoa_r+0x94c>
 8016296:	e011      	b.n	80162bc <_dtoa_r+0x8dc>
 8016298:	d0c9      	beq.n	801622e <_dtoa_r+0x84e>
 801629a:	9a07      	ldr	r2, [sp, #28]
 801629c:	331c      	adds	r3, #28
 801629e:	441a      	add	r2, r3
 80162a0:	4499      	add	r9, r3
 80162a2:	441d      	add	r5, r3
 80162a4:	4613      	mov	r3, r2
 80162a6:	e7c1      	b.n	801622c <_dtoa_r+0x84c>
 80162a8:	4603      	mov	r3, r0
 80162aa:	e7f6      	b.n	801629a <_dtoa_r+0x8ba>
 80162ac:	f1b8 0f00 	cmp.w	r8, #0
 80162b0:	dc36      	bgt.n	8016320 <_dtoa_r+0x940>
 80162b2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80162b4:	2b02      	cmp	r3, #2
 80162b6:	dd33      	ble.n	8016320 <_dtoa_r+0x940>
 80162b8:	f8cd 8010 	str.w	r8, [sp, #16]
 80162bc:	9b04      	ldr	r3, [sp, #16]
 80162be:	b963      	cbnz	r3, 80162da <_dtoa_r+0x8fa>
 80162c0:	4631      	mov	r1, r6
 80162c2:	2205      	movs	r2, #5
 80162c4:	4620      	mov	r0, r4
 80162c6:	f000 fa88 	bl	80167da <__multadd>
 80162ca:	4601      	mov	r1, r0
 80162cc:	4606      	mov	r6, r0
 80162ce:	4658      	mov	r0, fp
 80162d0:	f000 fc4c 	bl	8016b6c <__mcmp>
 80162d4:	2800      	cmp	r0, #0
 80162d6:	f73f add3 	bgt.w	8015e80 <_dtoa_r+0x4a0>
 80162da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80162dc:	9d06      	ldr	r5, [sp, #24]
 80162de:	ea6f 0a03 	mvn.w	sl, r3
 80162e2:	f04f 0900 	mov.w	r9, #0
 80162e6:	4631      	mov	r1, r6
 80162e8:	4620      	mov	r0, r4
 80162ea:	f000 fa5f 	bl	80167ac <_Bfree>
 80162ee:	2f00      	cmp	r7, #0
 80162f0:	f43f aebd 	beq.w	801606e <_dtoa_r+0x68e>
 80162f4:	f1b9 0f00 	cmp.w	r9, #0
 80162f8:	d005      	beq.n	8016306 <_dtoa_r+0x926>
 80162fa:	45b9      	cmp	r9, r7
 80162fc:	d003      	beq.n	8016306 <_dtoa_r+0x926>
 80162fe:	4649      	mov	r1, r9
 8016300:	4620      	mov	r0, r4
 8016302:	f000 fa53 	bl	80167ac <_Bfree>
 8016306:	4639      	mov	r1, r7
 8016308:	4620      	mov	r0, r4
 801630a:	f000 fa4f 	bl	80167ac <_Bfree>
 801630e:	e6ae      	b.n	801606e <_dtoa_r+0x68e>
 8016310:	2600      	movs	r6, #0
 8016312:	4637      	mov	r7, r6
 8016314:	e7e1      	b.n	80162da <_dtoa_r+0x8fa>
 8016316:	46ba      	mov	sl, r7
 8016318:	4637      	mov	r7, r6
 801631a:	e5b1      	b.n	8015e80 <_dtoa_r+0x4a0>
 801631c:	40240000 	.word	0x40240000
 8016320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016322:	f8cd 8010 	str.w	r8, [sp, #16]
 8016326:	2b00      	cmp	r3, #0
 8016328:	f000 80f3 	beq.w	8016512 <_dtoa_r+0xb32>
 801632c:	2d00      	cmp	r5, #0
 801632e:	dd05      	ble.n	801633c <_dtoa_r+0x95c>
 8016330:	4639      	mov	r1, r7
 8016332:	462a      	mov	r2, r5
 8016334:	4620      	mov	r0, r4
 8016336:	f000 fbc5 	bl	8016ac4 <__lshift>
 801633a:	4607      	mov	r7, r0
 801633c:	9b08      	ldr	r3, [sp, #32]
 801633e:	2b00      	cmp	r3, #0
 8016340:	d04c      	beq.n	80163dc <_dtoa_r+0x9fc>
 8016342:	6879      	ldr	r1, [r7, #4]
 8016344:	4620      	mov	r0, r4
 8016346:	f000 f9fd 	bl	8016744 <_Balloc>
 801634a:	4605      	mov	r5, r0
 801634c:	693a      	ldr	r2, [r7, #16]
 801634e:	f107 010c 	add.w	r1, r7, #12
 8016352:	3202      	adds	r2, #2
 8016354:	0092      	lsls	r2, r2, #2
 8016356:	300c      	adds	r0, #12
 8016358:	f7fe fcbf 	bl	8014cda <memcpy>
 801635c:	2201      	movs	r2, #1
 801635e:	4629      	mov	r1, r5
 8016360:	4620      	mov	r0, r4
 8016362:	f000 fbaf 	bl	8016ac4 <__lshift>
 8016366:	46b9      	mov	r9, r7
 8016368:	4607      	mov	r7, r0
 801636a:	9b06      	ldr	r3, [sp, #24]
 801636c:	9307      	str	r3, [sp, #28]
 801636e:	9b02      	ldr	r3, [sp, #8]
 8016370:	f003 0301 	and.w	r3, r3, #1
 8016374:	9308      	str	r3, [sp, #32]
 8016376:	4631      	mov	r1, r6
 8016378:	4658      	mov	r0, fp
 801637a:	f7ff faa3 	bl	80158c4 <quorem>
 801637e:	4649      	mov	r1, r9
 8016380:	4605      	mov	r5, r0
 8016382:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8016386:	4658      	mov	r0, fp
 8016388:	f000 fbf0 	bl	8016b6c <__mcmp>
 801638c:	463a      	mov	r2, r7
 801638e:	9002      	str	r0, [sp, #8]
 8016390:	4631      	mov	r1, r6
 8016392:	4620      	mov	r0, r4
 8016394:	f000 fc04 	bl	8016ba0 <__mdiff>
 8016398:	68c3      	ldr	r3, [r0, #12]
 801639a:	4602      	mov	r2, r0
 801639c:	bb03      	cbnz	r3, 80163e0 <_dtoa_r+0xa00>
 801639e:	4601      	mov	r1, r0
 80163a0:	9009      	str	r0, [sp, #36]	; 0x24
 80163a2:	4658      	mov	r0, fp
 80163a4:	f000 fbe2 	bl	8016b6c <__mcmp>
 80163a8:	4603      	mov	r3, r0
 80163aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80163ac:	4611      	mov	r1, r2
 80163ae:	4620      	mov	r0, r4
 80163b0:	9309      	str	r3, [sp, #36]	; 0x24
 80163b2:	f000 f9fb 	bl	80167ac <_Bfree>
 80163b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80163b8:	b9a3      	cbnz	r3, 80163e4 <_dtoa_r+0xa04>
 80163ba:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80163bc:	b992      	cbnz	r2, 80163e4 <_dtoa_r+0xa04>
 80163be:	9a08      	ldr	r2, [sp, #32]
 80163c0:	b982      	cbnz	r2, 80163e4 <_dtoa_r+0xa04>
 80163c2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80163c6:	d029      	beq.n	801641c <_dtoa_r+0xa3c>
 80163c8:	9b02      	ldr	r3, [sp, #8]
 80163ca:	2b00      	cmp	r3, #0
 80163cc:	dd01      	ble.n	80163d2 <_dtoa_r+0x9f2>
 80163ce:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80163d2:	9b07      	ldr	r3, [sp, #28]
 80163d4:	1c5d      	adds	r5, r3, #1
 80163d6:	f883 8000 	strb.w	r8, [r3]
 80163da:	e784      	b.n	80162e6 <_dtoa_r+0x906>
 80163dc:	4638      	mov	r0, r7
 80163de:	e7c2      	b.n	8016366 <_dtoa_r+0x986>
 80163e0:	2301      	movs	r3, #1
 80163e2:	e7e3      	b.n	80163ac <_dtoa_r+0x9cc>
 80163e4:	9a02      	ldr	r2, [sp, #8]
 80163e6:	2a00      	cmp	r2, #0
 80163e8:	db04      	blt.n	80163f4 <_dtoa_r+0xa14>
 80163ea:	d123      	bne.n	8016434 <_dtoa_r+0xa54>
 80163ec:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80163ee:	bb0a      	cbnz	r2, 8016434 <_dtoa_r+0xa54>
 80163f0:	9a08      	ldr	r2, [sp, #32]
 80163f2:	b9fa      	cbnz	r2, 8016434 <_dtoa_r+0xa54>
 80163f4:	2b00      	cmp	r3, #0
 80163f6:	ddec      	ble.n	80163d2 <_dtoa_r+0x9f2>
 80163f8:	4659      	mov	r1, fp
 80163fa:	2201      	movs	r2, #1
 80163fc:	4620      	mov	r0, r4
 80163fe:	f000 fb61 	bl	8016ac4 <__lshift>
 8016402:	4631      	mov	r1, r6
 8016404:	4683      	mov	fp, r0
 8016406:	f000 fbb1 	bl	8016b6c <__mcmp>
 801640a:	2800      	cmp	r0, #0
 801640c:	dc03      	bgt.n	8016416 <_dtoa_r+0xa36>
 801640e:	d1e0      	bne.n	80163d2 <_dtoa_r+0x9f2>
 8016410:	f018 0f01 	tst.w	r8, #1
 8016414:	d0dd      	beq.n	80163d2 <_dtoa_r+0x9f2>
 8016416:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801641a:	d1d8      	bne.n	80163ce <_dtoa_r+0x9ee>
 801641c:	9b07      	ldr	r3, [sp, #28]
 801641e:	9a07      	ldr	r2, [sp, #28]
 8016420:	1c5d      	adds	r5, r3, #1
 8016422:	2339      	movs	r3, #57	; 0x39
 8016424:	7013      	strb	r3, [r2, #0]
 8016426:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801642a:	1e6a      	subs	r2, r5, #1
 801642c:	2b39      	cmp	r3, #57	; 0x39
 801642e:	d04d      	beq.n	80164cc <_dtoa_r+0xaec>
 8016430:	3301      	adds	r3, #1
 8016432:	e052      	b.n	80164da <_dtoa_r+0xafa>
 8016434:	9a07      	ldr	r2, [sp, #28]
 8016436:	2b00      	cmp	r3, #0
 8016438:	f102 0501 	add.w	r5, r2, #1
 801643c:	dd06      	ble.n	801644c <_dtoa_r+0xa6c>
 801643e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016442:	d0eb      	beq.n	801641c <_dtoa_r+0xa3c>
 8016444:	f108 0801 	add.w	r8, r8, #1
 8016448:	9b07      	ldr	r3, [sp, #28]
 801644a:	e7c4      	b.n	80163d6 <_dtoa_r+0x9f6>
 801644c:	9b06      	ldr	r3, [sp, #24]
 801644e:	9a04      	ldr	r2, [sp, #16]
 8016450:	1aeb      	subs	r3, r5, r3
 8016452:	4293      	cmp	r3, r2
 8016454:	f805 8c01 	strb.w	r8, [r5, #-1]
 8016458:	d021      	beq.n	801649e <_dtoa_r+0xabe>
 801645a:	4659      	mov	r1, fp
 801645c:	2300      	movs	r3, #0
 801645e:	220a      	movs	r2, #10
 8016460:	4620      	mov	r0, r4
 8016462:	f000 f9ba 	bl	80167da <__multadd>
 8016466:	45b9      	cmp	r9, r7
 8016468:	4683      	mov	fp, r0
 801646a:	f04f 0300 	mov.w	r3, #0
 801646e:	f04f 020a 	mov.w	r2, #10
 8016472:	4649      	mov	r1, r9
 8016474:	4620      	mov	r0, r4
 8016476:	d105      	bne.n	8016484 <_dtoa_r+0xaa4>
 8016478:	f000 f9af 	bl	80167da <__multadd>
 801647c:	4681      	mov	r9, r0
 801647e:	4607      	mov	r7, r0
 8016480:	9507      	str	r5, [sp, #28]
 8016482:	e778      	b.n	8016376 <_dtoa_r+0x996>
 8016484:	f000 f9a9 	bl	80167da <__multadd>
 8016488:	4639      	mov	r1, r7
 801648a:	4681      	mov	r9, r0
 801648c:	2300      	movs	r3, #0
 801648e:	220a      	movs	r2, #10
 8016490:	4620      	mov	r0, r4
 8016492:	f000 f9a2 	bl	80167da <__multadd>
 8016496:	4607      	mov	r7, r0
 8016498:	e7f2      	b.n	8016480 <_dtoa_r+0xaa0>
 801649a:	f04f 0900 	mov.w	r9, #0
 801649e:	4659      	mov	r1, fp
 80164a0:	2201      	movs	r2, #1
 80164a2:	4620      	mov	r0, r4
 80164a4:	f000 fb0e 	bl	8016ac4 <__lshift>
 80164a8:	4631      	mov	r1, r6
 80164aa:	4683      	mov	fp, r0
 80164ac:	f000 fb5e 	bl	8016b6c <__mcmp>
 80164b0:	2800      	cmp	r0, #0
 80164b2:	dcb8      	bgt.n	8016426 <_dtoa_r+0xa46>
 80164b4:	d102      	bne.n	80164bc <_dtoa_r+0xadc>
 80164b6:	f018 0f01 	tst.w	r8, #1
 80164ba:	d1b4      	bne.n	8016426 <_dtoa_r+0xa46>
 80164bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80164c0:	1e6a      	subs	r2, r5, #1
 80164c2:	2b30      	cmp	r3, #48	; 0x30
 80164c4:	f47f af0f 	bne.w	80162e6 <_dtoa_r+0x906>
 80164c8:	4615      	mov	r5, r2
 80164ca:	e7f7      	b.n	80164bc <_dtoa_r+0xadc>
 80164cc:	9b06      	ldr	r3, [sp, #24]
 80164ce:	4293      	cmp	r3, r2
 80164d0:	d105      	bne.n	80164de <_dtoa_r+0xafe>
 80164d2:	2331      	movs	r3, #49	; 0x31
 80164d4:	9a06      	ldr	r2, [sp, #24]
 80164d6:	f10a 0a01 	add.w	sl, sl, #1
 80164da:	7013      	strb	r3, [r2, #0]
 80164dc:	e703      	b.n	80162e6 <_dtoa_r+0x906>
 80164de:	4615      	mov	r5, r2
 80164e0:	e7a1      	b.n	8016426 <_dtoa_r+0xa46>
 80164e2:	4b17      	ldr	r3, [pc, #92]	; (8016540 <_dtoa_r+0xb60>)
 80164e4:	f7ff bae1 	b.w	8015aaa <_dtoa_r+0xca>
 80164e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	f47f aabb 	bne.w	8015a66 <_dtoa_r+0x86>
 80164f0:	4b14      	ldr	r3, [pc, #80]	; (8016544 <_dtoa_r+0xb64>)
 80164f2:	f7ff bada 	b.w	8015aaa <_dtoa_r+0xca>
 80164f6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80164f8:	2b01      	cmp	r3, #1
 80164fa:	f77f ae3f 	ble.w	801617c <_dtoa_r+0x79c>
 80164fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016500:	9308      	str	r3, [sp, #32]
 8016502:	e653      	b.n	80161ac <_dtoa_r+0x7cc>
 8016504:	9b04      	ldr	r3, [sp, #16]
 8016506:	2b00      	cmp	r3, #0
 8016508:	dc03      	bgt.n	8016512 <_dtoa_r+0xb32>
 801650a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801650c:	2b02      	cmp	r3, #2
 801650e:	f73f aed5 	bgt.w	80162bc <_dtoa_r+0x8dc>
 8016512:	9d06      	ldr	r5, [sp, #24]
 8016514:	4631      	mov	r1, r6
 8016516:	4658      	mov	r0, fp
 8016518:	f7ff f9d4 	bl	80158c4 <quorem>
 801651c:	9b06      	ldr	r3, [sp, #24]
 801651e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8016522:	f805 8b01 	strb.w	r8, [r5], #1
 8016526:	9a04      	ldr	r2, [sp, #16]
 8016528:	1aeb      	subs	r3, r5, r3
 801652a:	429a      	cmp	r2, r3
 801652c:	ddb5      	ble.n	801649a <_dtoa_r+0xaba>
 801652e:	4659      	mov	r1, fp
 8016530:	2300      	movs	r3, #0
 8016532:	220a      	movs	r2, #10
 8016534:	4620      	mov	r0, r4
 8016536:	f000 f950 	bl	80167da <__multadd>
 801653a:	4683      	mov	fp, r0
 801653c:	e7ea      	b.n	8016514 <_dtoa_r+0xb34>
 801653e:	bf00      	nop
 8016540:	08018be8 	.word	0x08018be8
 8016544:	08018c0c 	.word	0x08018c0c

08016548 <std>:
 8016548:	2300      	movs	r3, #0
 801654a:	b510      	push	{r4, lr}
 801654c:	4604      	mov	r4, r0
 801654e:	e9c0 3300 	strd	r3, r3, [r0]
 8016552:	6083      	str	r3, [r0, #8]
 8016554:	8181      	strh	r1, [r0, #12]
 8016556:	6643      	str	r3, [r0, #100]	; 0x64
 8016558:	81c2      	strh	r2, [r0, #14]
 801655a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801655e:	6183      	str	r3, [r0, #24]
 8016560:	4619      	mov	r1, r3
 8016562:	2208      	movs	r2, #8
 8016564:	305c      	adds	r0, #92	; 0x5c
 8016566:	f7fe fbc3 	bl	8014cf0 <memset>
 801656a:	4b05      	ldr	r3, [pc, #20]	; (8016580 <std+0x38>)
 801656c:	6224      	str	r4, [r4, #32]
 801656e:	6263      	str	r3, [r4, #36]	; 0x24
 8016570:	4b04      	ldr	r3, [pc, #16]	; (8016584 <std+0x3c>)
 8016572:	62a3      	str	r3, [r4, #40]	; 0x28
 8016574:	4b04      	ldr	r3, [pc, #16]	; (8016588 <std+0x40>)
 8016576:	62e3      	str	r3, [r4, #44]	; 0x2c
 8016578:	4b04      	ldr	r3, [pc, #16]	; (801658c <std+0x44>)
 801657a:	6323      	str	r3, [r4, #48]	; 0x30
 801657c:	bd10      	pop	{r4, pc}
 801657e:	bf00      	nop
 8016580:	08017239 	.word	0x08017239
 8016584:	0801725b 	.word	0x0801725b
 8016588:	08017293 	.word	0x08017293
 801658c:	080172b7 	.word	0x080172b7

08016590 <_cleanup_r>:
 8016590:	4901      	ldr	r1, [pc, #4]	; (8016598 <_cleanup_r+0x8>)
 8016592:	f000 b885 	b.w	80166a0 <_fwalk_reent>
 8016596:	bf00      	nop
 8016598:	080175ad 	.word	0x080175ad

0801659c <__sfmoreglue>:
 801659c:	b570      	push	{r4, r5, r6, lr}
 801659e:	2568      	movs	r5, #104	; 0x68
 80165a0:	1e4a      	subs	r2, r1, #1
 80165a2:	4355      	muls	r5, r2
 80165a4:	460e      	mov	r6, r1
 80165a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80165aa:	f7fe fbf5 	bl	8014d98 <_malloc_r>
 80165ae:	4604      	mov	r4, r0
 80165b0:	b140      	cbz	r0, 80165c4 <__sfmoreglue+0x28>
 80165b2:	2100      	movs	r1, #0
 80165b4:	e9c0 1600 	strd	r1, r6, [r0]
 80165b8:	300c      	adds	r0, #12
 80165ba:	60a0      	str	r0, [r4, #8]
 80165bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80165c0:	f7fe fb96 	bl	8014cf0 <memset>
 80165c4:	4620      	mov	r0, r4
 80165c6:	bd70      	pop	{r4, r5, r6, pc}

080165c8 <__sinit>:
 80165c8:	6983      	ldr	r3, [r0, #24]
 80165ca:	b510      	push	{r4, lr}
 80165cc:	4604      	mov	r4, r0
 80165ce:	bb33      	cbnz	r3, 801661e <__sinit+0x56>
 80165d0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80165d4:	6503      	str	r3, [r0, #80]	; 0x50
 80165d6:	4b12      	ldr	r3, [pc, #72]	; (8016620 <__sinit+0x58>)
 80165d8:	4a12      	ldr	r2, [pc, #72]	; (8016624 <__sinit+0x5c>)
 80165da:	681b      	ldr	r3, [r3, #0]
 80165dc:	6282      	str	r2, [r0, #40]	; 0x28
 80165de:	4298      	cmp	r0, r3
 80165e0:	bf04      	itt	eq
 80165e2:	2301      	moveq	r3, #1
 80165e4:	6183      	streq	r3, [r0, #24]
 80165e6:	f000 f81f 	bl	8016628 <__sfp>
 80165ea:	6060      	str	r0, [r4, #4]
 80165ec:	4620      	mov	r0, r4
 80165ee:	f000 f81b 	bl	8016628 <__sfp>
 80165f2:	60a0      	str	r0, [r4, #8]
 80165f4:	4620      	mov	r0, r4
 80165f6:	f000 f817 	bl	8016628 <__sfp>
 80165fa:	2200      	movs	r2, #0
 80165fc:	60e0      	str	r0, [r4, #12]
 80165fe:	2104      	movs	r1, #4
 8016600:	6860      	ldr	r0, [r4, #4]
 8016602:	f7ff ffa1 	bl	8016548 <std>
 8016606:	2201      	movs	r2, #1
 8016608:	2109      	movs	r1, #9
 801660a:	68a0      	ldr	r0, [r4, #8]
 801660c:	f7ff ff9c 	bl	8016548 <std>
 8016610:	2202      	movs	r2, #2
 8016612:	2112      	movs	r1, #18
 8016614:	68e0      	ldr	r0, [r4, #12]
 8016616:	f7ff ff97 	bl	8016548 <std>
 801661a:	2301      	movs	r3, #1
 801661c:	61a3      	str	r3, [r4, #24]
 801661e:	bd10      	pop	{r4, pc}
 8016620:	08018bd4 	.word	0x08018bd4
 8016624:	08016591 	.word	0x08016591

08016628 <__sfp>:
 8016628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801662a:	4b1b      	ldr	r3, [pc, #108]	; (8016698 <__sfp+0x70>)
 801662c:	4607      	mov	r7, r0
 801662e:	681e      	ldr	r6, [r3, #0]
 8016630:	69b3      	ldr	r3, [r6, #24]
 8016632:	b913      	cbnz	r3, 801663a <__sfp+0x12>
 8016634:	4630      	mov	r0, r6
 8016636:	f7ff ffc7 	bl	80165c8 <__sinit>
 801663a:	3648      	adds	r6, #72	; 0x48
 801663c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8016640:	3b01      	subs	r3, #1
 8016642:	d503      	bpl.n	801664c <__sfp+0x24>
 8016644:	6833      	ldr	r3, [r6, #0]
 8016646:	b133      	cbz	r3, 8016656 <__sfp+0x2e>
 8016648:	6836      	ldr	r6, [r6, #0]
 801664a:	e7f7      	b.n	801663c <__sfp+0x14>
 801664c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8016650:	b16d      	cbz	r5, 801666e <__sfp+0x46>
 8016652:	3468      	adds	r4, #104	; 0x68
 8016654:	e7f4      	b.n	8016640 <__sfp+0x18>
 8016656:	2104      	movs	r1, #4
 8016658:	4638      	mov	r0, r7
 801665a:	f7ff ff9f 	bl	801659c <__sfmoreglue>
 801665e:	6030      	str	r0, [r6, #0]
 8016660:	2800      	cmp	r0, #0
 8016662:	d1f1      	bne.n	8016648 <__sfp+0x20>
 8016664:	230c      	movs	r3, #12
 8016666:	4604      	mov	r4, r0
 8016668:	603b      	str	r3, [r7, #0]
 801666a:	4620      	mov	r0, r4
 801666c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801666e:	4b0b      	ldr	r3, [pc, #44]	; (801669c <__sfp+0x74>)
 8016670:	6665      	str	r5, [r4, #100]	; 0x64
 8016672:	e9c4 5500 	strd	r5, r5, [r4]
 8016676:	60a5      	str	r5, [r4, #8]
 8016678:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801667c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8016680:	2208      	movs	r2, #8
 8016682:	4629      	mov	r1, r5
 8016684:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8016688:	f7fe fb32 	bl	8014cf0 <memset>
 801668c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8016690:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8016694:	e7e9      	b.n	801666a <__sfp+0x42>
 8016696:	bf00      	nop
 8016698:	08018bd4 	.word	0x08018bd4
 801669c:	ffff0001 	.word	0xffff0001

080166a0 <_fwalk_reent>:
 80166a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80166a4:	4680      	mov	r8, r0
 80166a6:	4689      	mov	r9, r1
 80166a8:	2600      	movs	r6, #0
 80166aa:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80166ae:	b914      	cbnz	r4, 80166b6 <_fwalk_reent+0x16>
 80166b0:	4630      	mov	r0, r6
 80166b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80166b6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80166ba:	3f01      	subs	r7, #1
 80166bc:	d501      	bpl.n	80166c2 <_fwalk_reent+0x22>
 80166be:	6824      	ldr	r4, [r4, #0]
 80166c0:	e7f5      	b.n	80166ae <_fwalk_reent+0xe>
 80166c2:	89ab      	ldrh	r3, [r5, #12]
 80166c4:	2b01      	cmp	r3, #1
 80166c6:	d907      	bls.n	80166d8 <_fwalk_reent+0x38>
 80166c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80166cc:	3301      	adds	r3, #1
 80166ce:	d003      	beq.n	80166d8 <_fwalk_reent+0x38>
 80166d0:	4629      	mov	r1, r5
 80166d2:	4640      	mov	r0, r8
 80166d4:	47c8      	blx	r9
 80166d6:	4306      	orrs	r6, r0
 80166d8:	3568      	adds	r5, #104	; 0x68
 80166da:	e7ee      	b.n	80166ba <_fwalk_reent+0x1a>

080166dc <__locale_ctype_ptr_l>:
 80166dc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80166e0:	4770      	bx	lr
	...

080166e4 <_localeconv_r>:
 80166e4:	4b04      	ldr	r3, [pc, #16]	; (80166f8 <_localeconv_r+0x14>)
 80166e6:	681b      	ldr	r3, [r3, #0]
 80166e8:	6a18      	ldr	r0, [r3, #32]
 80166ea:	4b04      	ldr	r3, [pc, #16]	; (80166fc <_localeconv_r+0x18>)
 80166ec:	2800      	cmp	r0, #0
 80166ee:	bf08      	it	eq
 80166f0:	4618      	moveq	r0, r3
 80166f2:	30f0      	adds	r0, #240	; 0xf0
 80166f4:	4770      	bx	lr
 80166f6:	bf00      	nop
 80166f8:	20000298 	.word	0x20000298
 80166fc:	200002fc 	.word	0x200002fc

08016700 <__ascii_mbtowc>:
 8016700:	b082      	sub	sp, #8
 8016702:	b901      	cbnz	r1, 8016706 <__ascii_mbtowc+0x6>
 8016704:	a901      	add	r1, sp, #4
 8016706:	b142      	cbz	r2, 801671a <__ascii_mbtowc+0x1a>
 8016708:	b14b      	cbz	r3, 801671e <__ascii_mbtowc+0x1e>
 801670a:	7813      	ldrb	r3, [r2, #0]
 801670c:	600b      	str	r3, [r1, #0]
 801670e:	7812      	ldrb	r2, [r2, #0]
 8016710:	1c10      	adds	r0, r2, #0
 8016712:	bf18      	it	ne
 8016714:	2001      	movne	r0, #1
 8016716:	b002      	add	sp, #8
 8016718:	4770      	bx	lr
 801671a:	4610      	mov	r0, r2
 801671c:	e7fb      	b.n	8016716 <__ascii_mbtowc+0x16>
 801671e:	f06f 0001 	mvn.w	r0, #1
 8016722:	e7f8      	b.n	8016716 <__ascii_mbtowc+0x16>

08016724 <memchr>:
 8016724:	b510      	push	{r4, lr}
 8016726:	b2c9      	uxtb	r1, r1
 8016728:	4402      	add	r2, r0
 801672a:	4290      	cmp	r0, r2
 801672c:	4603      	mov	r3, r0
 801672e:	d101      	bne.n	8016734 <memchr+0x10>
 8016730:	2300      	movs	r3, #0
 8016732:	e003      	b.n	801673c <memchr+0x18>
 8016734:	781c      	ldrb	r4, [r3, #0]
 8016736:	3001      	adds	r0, #1
 8016738:	428c      	cmp	r4, r1
 801673a:	d1f6      	bne.n	801672a <memchr+0x6>
 801673c:	4618      	mov	r0, r3
 801673e:	bd10      	pop	{r4, pc}

08016740 <__malloc_lock>:
 8016740:	4770      	bx	lr

08016742 <__malloc_unlock>:
 8016742:	4770      	bx	lr

08016744 <_Balloc>:
 8016744:	b570      	push	{r4, r5, r6, lr}
 8016746:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016748:	4604      	mov	r4, r0
 801674a:	460e      	mov	r6, r1
 801674c:	b93d      	cbnz	r5, 801675e <_Balloc+0x1a>
 801674e:	2010      	movs	r0, #16
 8016750:	f7fe faa4 	bl	8014c9c <malloc>
 8016754:	6260      	str	r0, [r4, #36]	; 0x24
 8016756:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801675a:	6005      	str	r5, [r0, #0]
 801675c:	60c5      	str	r5, [r0, #12]
 801675e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8016760:	68eb      	ldr	r3, [r5, #12]
 8016762:	b183      	cbz	r3, 8016786 <_Balloc+0x42>
 8016764:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016766:	68db      	ldr	r3, [r3, #12]
 8016768:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801676c:	b9b8      	cbnz	r0, 801679e <_Balloc+0x5a>
 801676e:	2101      	movs	r1, #1
 8016770:	fa01 f506 	lsl.w	r5, r1, r6
 8016774:	1d6a      	adds	r2, r5, #5
 8016776:	0092      	lsls	r2, r2, #2
 8016778:	4620      	mov	r0, r4
 801677a:	f000 fabe 	bl	8016cfa <_calloc_r>
 801677e:	b160      	cbz	r0, 801679a <_Balloc+0x56>
 8016780:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8016784:	e00e      	b.n	80167a4 <_Balloc+0x60>
 8016786:	2221      	movs	r2, #33	; 0x21
 8016788:	2104      	movs	r1, #4
 801678a:	4620      	mov	r0, r4
 801678c:	f000 fab5 	bl	8016cfa <_calloc_r>
 8016790:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016792:	60e8      	str	r0, [r5, #12]
 8016794:	68db      	ldr	r3, [r3, #12]
 8016796:	2b00      	cmp	r3, #0
 8016798:	d1e4      	bne.n	8016764 <_Balloc+0x20>
 801679a:	2000      	movs	r0, #0
 801679c:	bd70      	pop	{r4, r5, r6, pc}
 801679e:	6802      	ldr	r2, [r0, #0]
 80167a0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80167a4:	2300      	movs	r3, #0
 80167a6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80167aa:	e7f7      	b.n	801679c <_Balloc+0x58>

080167ac <_Bfree>:
 80167ac:	b570      	push	{r4, r5, r6, lr}
 80167ae:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80167b0:	4606      	mov	r6, r0
 80167b2:	460d      	mov	r5, r1
 80167b4:	b93c      	cbnz	r4, 80167c6 <_Bfree+0x1a>
 80167b6:	2010      	movs	r0, #16
 80167b8:	f7fe fa70 	bl	8014c9c <malloc>
 80167bc:	6270      	str	r0, [r6, #36]	; 0x24
 80167be:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80167c2:	6004      	str	r4, [r0, #0]
 80167c4:	60c4      	str	r4, [r0, #12]
 80167c6:	b13d      	cbz	r5, 80167d8 <_Bfree+0x2c>
 80167c8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80167ca:	686a      	ldr	r2, [r5, #4]
 80167cc:	68db      	ldr	r3, [r3, #12]
 80167ce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80167d2:	6029      	str	r1, [r5, #0]
 80167d4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80167d8:	bd70      	pop	{r4, r5, r6, pc}

080167da <__multadd>:
 80167da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80167de:	461f      	mov	r7, r3
 80167e0:	4606      	mov	r6, r0
 80167e2:	460c      	mov	r4, r1
 80167e4:	2300      	movs	r3, #0
 80167e6:	690d      	ldr	r5, [r1, #16]
 80167e8:	f101 0c14 	add.w	ip, r1, #20
 80167ec:	f8dc 0000 	ldr.w	r0, [ip]
 80167f0:	3301      	adds	r3, #1
 80167f2:	b281      	uxth	r1, r0
 80167f4:	fb02 7101 	mla	r1, r2, r1, r7
 80167f8:	0c00      	lsrs	r0, r0, #16
 80167fa:	0c0f      	lsrs	r7, r1, #16
 80167fc:	fb02 7000 	mla	r0, r2, r0, r7
 8016800:	b289      	uxth	r1, r1
 8016802:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8016806:	429d      	cmp	r5, r3
 8016808:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801680c:	f84c 1b04 	str.w	r1, [ip], #4
 8016810:	dcec      	bgt.n	80167ec <__multadd+0x12>
 8016812:	b1d7      	cbz	r7, 801684a <__multadd+0x70>
 8016814:	68a3      	ldr	r3, [r4, #8]
 8016816:	42ab      	cmp	r3, r5
 8016818:	dc12      	bgt.n	8016840 <__multadd+0x66>
 801681a:	6861      	ldr	r1, [r4, #4]
 801681c:	4630      	mov	r0, r6
 801681e:	3101      	adds	r1, #1
 8016820:	f7ff ff90 	bl	8016744 <_Balloc>
 8016824:	4680      	mov	r8, r0
 8016826:	6922      	ldr	r2, [r4, #16]
 8016828:	f104 010c 	add.w	r1, r4, #12
 801682c:	3202      	adds	r2, #2
 801682e:	0092      	lsls	r2, r2, #2
 8016830:	300c      	adds	r0, #12
 8016832:	f7fe fa52 	bl	8014cda <memcpy>
 8016836:	4621      	mov	r1, r4
 8016838:	4630      	mov	r0, r6
 801683a:	f7ff ffb7 	bl	80167ac <_Bfree>
 801683e:	4644      	mov	r4, r8
 8016840:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016844:	3501      	adds	r5, #1
 8016846:	615f      	str	r7, [r3, #20]
 8016848:	6125      	str	r5, [r4, #16]
 801684a:	4620      	mov	r0, r4
 801684c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016850 <__hi0bits>:
 8016850:	0c02      	lsrs	r2, r0, #16
 8016852:	0412      	lsls	r2, r2, #16
 8016854:	4603      	mov	r3, r0
 8016856:	b9b2      	cbnz	r2, 8016886 <__hi0bits+0x36>
 8016858:	0403      	lsls	r3, r0, #16
 801685a:	2010      	movs	r0, #16
 801685c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8016860:	bf04      	itt	eq
 8016862:	021b      	lsleq	r3, r3, #8
 8016864:	3008      	addeq	r0, #8
 8016866:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801686a:	bf04      	itt	eq
 801686c:	011b      	lsleq	r3, r3, #4
 801686e:	3004      	addeq	r0, #4
 8016870:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8016874:	bf04      	itt	eq
 8016876:	009b      	lsleq	r3, r3, #2
 8016878:	3002      	addeq	r0, #2
 801687a:	2b00      	cmp	r3, #0
 801687c:	db06      	blt.n	801688c <__hi0bits+0x3c>
 801687e:	005b      	lsls	r3, r3, #1
 8016880:	d503      	bpl.n	801688a <__hi0bits+0x3a>
 8016882:	3001      	adds	r0, #1
 8016884:	4770      	bx	lr
 8016886:	2000      	movs	r0, #0
 8016888:	e7e8      	b.n	801685c <__hi0bits+0xc>
 801688a:	2020      	movs	r0, #32
 801688c:	4770      	bx	lr

0801688e <__lo0bits>:
 801688e:	6803      	ldr	r3, [r0, #0]
 8016890:	4601      	mov	r1, r0
 8016892:	f013 0207 	ands.w	r2, r3, #7
 8016896:	d00b      	beq.n	80168b0 <__lo0bits+0x22>
 8016898:	07da      	lsls	r2, r3, #31
 801689a:	d423      	bmi.n	80168e4 <__lo0bits+0x56>
 801689c:	0798      	lsls	r0, r3, #30
 801689e:	bf49      	itett	mi
 80168a0:	085b      	lsrmi	r3, r3, #1
 80168a2:	089b      	lsrpl	r3, r3, #2
 80168a4:	2001      	movmi	r0, #1
 80168a6:	600b      	strmi	r3, [r1, #0]
 80168a8:	bf5c      	itt	pl
 80168aa:	600b      	strpl	r3, [r1, #0]
 80168ac:	2002      	movpl	r0, #2
 80168ae:	4770      	bx	lr
 80168b0:	b298      	uxth	r0, r3
 80168b2:	b9a8      	cbnz	r0, 80168e0 <__lo0bits+0x52>
 80168b4:	2010      	movs	r0, #16
 80168b6:	0c1b      	lsrs	r3, r3, #16
 80168b8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80168bc:	bf04      	itt	eq
 80168be:	0a1b      	lsreq	r3, r3, #8
 80168c0:	3008      	addeq	r0, #8
 80168c2:	071a      	lsls	r2, r3, #28
 80168c4:	bf04      	itt	eq
 80168c6:	091b      	lsreq	r3, r3, #4
 80168c8:	3004      	addeq	r0, #4
 80168ca:	079a      	lsls	r2, r3, #30
 80168cc:	bf04      	itt	eq
 80168ce:	089b      	lsreq	r3, r3, #2
 80168d0:	3002      	addeq	r0, #2
 80168d2:	07da      	lsls	r2, r3, #31
 80168d4:	d402      	bmi.n	80168dc <__lo0bits+0x4e>
 80168d6:	085b      	lsrs	r3, r3, #1
 80168d8:	d006      	beq.n	80168e8 <__lo0bits+0x5a>
 80168da:	3001      	adds	r0, #1
 80168dc:	600b      	str	r3, [r1, #0]
 80168de:	4770      	bx	lr
 80168e0:	4610      	mov	r0, r2
 80168e2:	e7e9      	b.n	80168b8 <__lo0bits+0x2a>
 80168e4:	2000      	movs	r0, #0
 80168e6:	4770      	bx	lr
 80168e8:	2020      	movs	r0, #32
 80168ea:	4770      	bx	lr

080168ec <__i2b>:
 80168ec:	b510      	push	{r4, lr}
 80168ee:	460c      	mov	r4, r1
 80168f0:	2101      	movs	r1, #1
 80168f2:	f7ff ff27 	bl	8016744 <_Balloc>
 80168f6:	2201      	movs	r2, #1
 80168f8:	6144      	str	r4, [r0, #20]
 80168fa:	6102      	str	r2, [r0, #16]
 80168fc:	bd10      	pop	{r4, pc}

080168fe <__multiply>:
 80168fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016902:	4614      	mov	r4, r2
 8016904:	690a      	ldr	r2, [r1, #16]
 8016906:	6923      	ldr	r3, [r4, #16]
 8016908:	4688      	mov	r8, r1
 801690a:	429a      	cmp	r2, r3
 801690c:	bfbe      	ittt	lt
 801690e:	460b      	movlt	r3, r1
 8016910:	46a0      	movlt	r8, r4
 8016912:	461c      	movlt	r4, r3
 8016914:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8016918:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801691c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016920:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8016924:	eb07 0609 	add.w	r6, r7, r9
 8016928:	42b3      	cmp	r3, r6
 801692a:	bfb8      	it	lt
 801692c:	3101      	addlt	r1, #1
 801692e:	f7ff ff09 	bl	8016744 <_Balloc>
 8016932:	f100 0514 	add.w	r5, r0, #20
 8016936:	462b      	mov	r3, r5
 8016938:	2200      	movs	r2, #0
 801693a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801693e:	4573      	cmp	r3, lr
 8016940:	d316      	bcc.n	8016970 <__multiply+0x72>
 8016942:	f104 0214 	add.w	r2, r4, #20
 8016946:	f108 0114 	add.w	r1, r8, #20
 801694a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801694e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8016952:	9300      	str	r3, [sp, #0]
 8016954:	9b00      	ldr	r3, [sp, #0]
 8016956:	9201      	str	r2, [sp, #4]
 8016958:	4293      	cmp	r3, r2
 801695a:	d80c      	bhi.n	8016976 <__multiply+0x78>
 801695c:	2e00      	cmp	r6, #0
 801695e:	dd03      	ble.n	8016968 <__multiply+0x6a>
 8016960:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8016964:	2b00      	cmp	r3, #0
 8016966:	d05d      	beq.n	8016a24 <__multiply+0x126>
 8016968:	6106      	str	r6, [r0, #16]
 801696a:	b003      	add	sp, #12
 801696c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016970:	f843 2b04 	str.w	r2, [r3], #4
 8016974:	e7e3      	b.n	801693e <__multiply+0x40>
 8016976:	f8b2 b000 	ldrh.w	fp, [r2]
 801697a:	f1bb 0f00 	cmp.w	fp, #0
 801697e:	d023      	beq.n	80169c8 <__multiply+0xca>
 8016980:	4689      	mov	r9, r1
 8016982:	46ac      	mov	ip, r5
 8016984:	f04f 0800 	mov.w	r8, #0
 8016988:	f859 4b04 	ldr.w	r4, [r9], #4
 801698c:	f8dc a000 	ldr.w	sl, [ip]
 8016990:	b2a3      	uxth	r3, r4
 8016992:	fa1f fa8a 	uxth.w	sl, sl
 8016996:	fb0b a303 	mla	r3, fp, r3, sl
 801699a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801699e:	f8dc 4000 	ldr.w	r4, [ip]
 80169a2:	4443      	add	r3, r8
 80169a4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80169a8:	fb0b 840a 	mla	r4, fp, sl, r8
 80169ac:	46e2      	mov	sl, ip
 80169ae:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80169b2:	b29b      	uxth	r3, r3
 80169b4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80169b8:	454f      	cmp	r7, r9
 80169ba:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80169be:	f84a 3b04 	str.w	r3, [sl], #4
 80169c2:	d82b      	bhi.n	8016a1c <__multiply+0x11e>
 80169c4:	f8cc 8004 	str.w	r8, [ip, #4]
 80169c8:	9b01      	ldr	r3, [sp, #4]
 80169ca:	3204      	adds	r2, #4
 80169cc:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80169d0:	f1ba 0f00 	cmp.w	sl, #0
 80169d4:	d020      	beq.n	8016a18 <__multiply+0x11a>
 80169d6:	4689      	mov	r9, r1
 80169d8:	46a8      	mov	r8, r5
 80169da:	f04f 0b00 	mov.w	fp, #0
 80169de:	682b      	ldr	r3, [r5, #0]
 80169e0:	f8b9 c000 	ldrh.w	ip, [r9]
 80169e4:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80169e8:	b29b      	uxth	r3, r3
 80169ea:	fb0a 440c 	mla	r4, sl, ip, r4
 80169ee:	46c4      	mov	ip, r8
 80169f0:	445c      	add	r4, fp
 80169f2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80169f6:	f84c 3b04 	str.w	r3, [ip], #4
 80169fa:	f859 3b04 	ldr.w	r3, [r9], #4
 80169fe:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8016a02:	0c1b      	lsrs	r3, r3, #16
 8016a04:	fb0a b303 	mla	r3, sl, r3, fp
 8016a08:	454f      	cmp	r7, r9
 8016a0a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8016a0e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8016a12:	d805      	bhi.n	8016a20 <__multiply+0x122>
 8016a14:	f8c8 3004 	str.w	r3, [r8, #4]
 8016a18:	3504      	adds	r5, #4
 8016a1a:	e79b      	b.n	8016954 <__multiply+0x56>
 8016a1c:	46d4      	mov	ip, sl
 8016a1e:	e7b3      	b.n	8016988 <__multiply+0x8a>
 8016a20:	46e0      	mov	r8, ip
 8016a22:	e7dd      	b.n	80169e0 <__multiply+0xe2>
 8016a24:	3e01      	subs	r6, #1
 8016a26:	e799      	b.n	801695c <__multiply+0x5e>

08016a28 <__pow5mult>:
 8016a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016a2c:	4615      	mov	r5, r2
 8016a2e:	f012 0203 	ands.w	r2, r2, #3
 8016a32:	4606      	mov	r6, r0
 8016a34:	460f      	mov	r7, r1
 8016a36:	d007      	beq.n	8016a48 <__pow5mult+0x20>
 8016a38:	4c21      	ldr	r4, [pc, #132]	; (8016ac0 <__pow5mult+0x98>)
 8016a3a:	3a01      	subs	r2, #1
 8016a3c:	2300      	movs	r3, #0
 8016a3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016a42:	f7ff feca 	bl	80167da <__multadd>
 8016a46:	4607      	mov	r7, r0
 8016a48:	10ad      	asrs	r5, r5, #2
 8016a4a:	d035      	beq.n	8016ab8 <__pow5mult+0x90>
 8016a4c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016a4e:	b93c      	cbnz	r4, 8016a60 <__pow5mult+0x38>
 8016a50:	2010      	movs	r0, #16
 8016a52:	f7fe f923 	bl	8014c9c <malloc>
 8016a56:	6270      	str	r0, [r6, #36]	; 0x24
 8016a58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016a5c:	6004      	str	r4, [r0, #0]
 8016a5e:	60c4      	str	r4, [r0, #12]
 8016a60:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8016a64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016a68:	b94c      	cbnz	r4, 8016a7e <__pow5mult+0x56>
 8016a6a:	f240 2171 	movw	r1, #625	; 0x271
 8016a6e:	4630      	mov	r0, r6
 8016a70:	f7ff ff3c 	bl	80168ec <__i2b>
 8016a74:	2300      	movs	r3, #0
 8016a76:	4604      	mov	r4, r0
 8016a78:	f8c8 0008 	str.w	r0, [r8, #8]
 8016a7c:	6003      	str	r3, [r0, #0]
 8016a7e:	f04f 0800 	mov.w	r8, #0
 8016a82:	07eb      	lsls	r3, r5, #31
 8016a84:	d50a      	bpl.n	8016a9c <__pow5mult+0x74>
 8016a86:	4639      	mov	r1, r7
 8016a88:	4622      	mov	r2, r4
 8016a8a:	4630      	mov	r0, r6
 8016a8c:	f7ff ff37 	bl	80168fe <__multiply>
 8016a90:	4681      	mov	r9, r0
 8016a92:	4639      	mov	r1, r7
 8016a94:	4630      	mov	r0, r6
 8016a96:	f7ff fe89 	bl	80167ac <_Bfree>
 8016a9a:	464f      	mov	r7, r9
 8016a9c:	106d      	asrs	r5, r5, #1
 8016a9e:	d00b      	beq.n	8016ab8 <__pow5mult+0x90>
 8016aa0:	6820      	ldr	r0, [r4, #0]
 8016aa2:	b938      	cbnz	r0, 8016ab4 <__pow5mult+0x8c>
 8016aa4:	4622      	mov	r2, r4
 8016aa6:	4621      	mov	r1, r4
 8016aa8:	4630      	mov	r0, r6
 8016aaa:	f7ff ff28 	bl	80168fe <__multiply>
 8016aae:	6020      	str	r0, [r4, #0]
 8016ab0:	f8c0 8000 	str.w	r8, [r0]
 8016ab4:	4604      	mov	r4, r0
 8016ab6:	e7e4      	b.n	8016a82 <__pow5mult+0x5a>
 8016ab8:	4638      	mov	r0, r7
 8016aba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016abe:	bf00      	nop
 8016ac0:	08018d78 	.word	0x08018d78

08016ac4 <__lshift>:
 8016ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016ac8:	460c      	mov	r4, r1
 8016aca:	4607      	mov	r7, r0
 8016acc:	4616      	mov	r6, r2
 8016ace:	6923      	ldr	r3, [r4, #16]
 8016ad0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016ad4:	eb0a 0903 	add.w	r9, sl, r3
 8016ad8:	6849      	ldr	r1, [r1, #4]
 8016ada:	68a3      	ldr	r3, [r4, #8]
 8016adc:	f109 0501 	add.w	r5, r9, #1
 8016ae0:	42ab      	cmp	r3, r5
 8016ae2:	db32      	blt.n	8016b4a <__lshift+0x86>
 8016ae4:	4638      	mov	r0, r7
 8016ae6:	f7ff fe2d 	bl	8016744 <_Balloc>
 8016aea:	2300      	movs	r3, #0
 8016aec:	4680      	mov	r8, r0
 8016aee:	461a      	mov	r2, r3
 8016af0:	f100 0114 	add.w	r1, r0, #20
 8016af4:	4553      	cmp	r3, sl
 8016af6:	db2b      	blt.n	8016b50 <__lshift+0x8c>
 8016af8:	6920      	ldr	r0, [r4, #16]
 8016afa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016afe:	f104 0314 	add.w	r3, r4, #20
 8016b02:	f016 021f 	ands.w	r2, r6, #31
 8016b06:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016b0a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016b0e:	d025      	beq.n	8016b5c <__lshift+0x98>
 8016b10:	2000      	movs	r0, #0
 8016b12:	f1c2 0e20 	rsb	lr, r2, #32
 8016b16:	468a      	mov	sl, r1
 8016b18:	681e      	ldr	r6, [r3, #0]
 8016b1a:	4096      	lsls	r6, r2
 8016b1c:	4330      	orrs	r0, r6
 8016b1e:	f84a 0b04 	str.w	r0, [sl], #4
 8016b22:	f853 0b04 	ldr.w	r0, [r3], #4
 8016b26:	459c      	cmp	ip, r3
 8016b28:	fa20 f00e 	lsr.w	r0, r0, lr
 8016b2c:	d814      	bhi.n	8016b58 <__lshift+0x94>
 8016b2e:	6048      	str	r0, [r1, #4]
 8016b30:	b108      	cbz	r0, 8016b36 <__lshift+0x72>
 8016b32:	f109 0502 	add.w	r5, r9, #2
 8016b36:	3d01      	subs	r5, #1
 8016b38:	4638      	mov	r0, r7
 8016b3a:	f8c8 5010 	str.w	r5, [r8, #16]
 8016b3e:	4621      	mov	r1, r4
 8016b40:	f7ff fe34 	bl	80167ac <_Bfree>
 8016b44:	4640      	mov	r0, r8
 8016b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016b4a:	3101      	adds	r1, #1
 8016b4c:	005b      	lsls	r3, r3, #1
 8016b4e:	e7c7      	b.n	8016ae0 <__lshift+0x1c>
 8016b50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8016b54:	3301      	adds	r3, #1
 8016b56:	e7cd      	b.n	8016af4 <__lshift+0x30>
 8016b58:	4651      	mov	r1, sl
 8016b5a:	e7dc      	b.n	8016b16 <__lshift+0x52>
 8016b5c:	3904      	subs	r1, #4
 8016b5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8016b62:	459c      	cmp	ip, r3
 8016b64:	f841 2f04 	str.w	r2, [r1, #4]!
 8016b68:	d8f9      	bhi.n	8016b5e <__lshift+0x9a>
 8016b6a:	e7e4      	b.n	8016b36 <__lshift+0x72>

08016b6c <__mcmp>:
 8016b6c:	6903      	ldr	r3, [r0, #16]
 8016b6e:	690a      	ldr	r2, [r1, #16]
 8016b70:	b530      	push	{r4, r5, lr}
 8016b72:	1a9b      	subs	r3, r3, r2
 8016b74:	d10c      	bne.n	8016b90 <__mcmp+0x24>
 8016b76:	0092      	lsls	r2, r2, #2
 8016b78:	3014      	adds	r0, #20
 8016b7a:	3114      	adds	r1, #20
 8016b7c:	1884      	adds	r4, r0, r2
 8016b7e:	4411      	add	r1, r2
 8016b80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016b84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016b88:	4295      	cmp	r5, r2
 8016b8a:	d003      	beq.n	8016b94 <__mcmp+0x28>
 8016b8c:	d305      	bcc.n	8016b9a <__mcmp+0x2e>
 8016b8e:	2301      	movs	r3, #1
 8016b90:	4618      	mov	r0, r3
 8016b92:	bd30      	pop	{r4, r5, pc}
 8016b94:	42a0      	cmp	r0, r4
 8016b96:	d3f3      	bcc.n	8016b80 <__mcmp+0x14>
 8016b98:	e7fa      	b.n	8016b90 <__mcmp+0x24>
 8016b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8016b9e:	e7f7      	b.n	8016b90 <__mcmp+0x24>

08016ba0 <__mdiff>:
 8016ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016ba4:	460d      	mov	r5, r1
 8016ba6:	4607      	mov	r7, r0
 8016ba8:	4611      	mov	r1, r2
 8016baa:	4628      	mov	r0, r5
 8016bac:	4614      	mov	r4, r2
 8016bae:	f7ff ffdd 	bl	8016b6c <__mcmp>
 8016bb2:	1e06      	subs	r6, r0, #0
 8016bb4:	d108      	bne.n	8016bc8 <__mdiff+0x28>
 8016bb6:	4631      	mov	r1, r6
 8016bb8:	4638      	mov	r0, r7
 8016bba:	f7ff fdc3 	bl	8016744 <_Balloc>
 8016bbe:	2301      	movs	r3, #1
 8016bc0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8016bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016bc8:	bfa4      	itt	ge
 8016bca:	4623      	movge	r3, r4
 8016bcc:	462c      	movge	r4, r5
 8016bce:	4638      	mov	r0, r7
 8016bd0:	6861      	ldr	r1, [r4, #4]
 8016bd2:	bfa6      	itte	ge
 8016bd4:	461d      	movge	r5, r3
 8016bd6:	2600      	movge	r6, #0
 8016bd8:	2601      	movlt	r6, #1
 8016bda:	f7ff fdb3 	bl	8016744 <_Balloc>
 8016bde:	f04f 0e00 	mov.w	lr, #0
 8016be2:	60c6      	str	r6, [r0, #12]
 8016be4:	692b      	ldr	r3, [r5, #16]
 8016be6:	6926      	ldr	r6, [r4, #16]
 8016be8:	f104 0214 	add.w	r2, r4, #20
 8016bec:	f105 0914 	add.w	r9, r5, #20
 8016bf0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8016bf4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8016bf8:	f100 0114 	add.w	r1, r0, #20
 8016bfc:	f852 ab04 	ldr.w	sl, [r2], #4
 8016c00:	f859 5b04 	ldr.w	r5, [r9], #4
 8016c04:	fa1f f38a 	uxth.w	r3, sl
 8016c08:	4473      	add	r3, lr
 8016c0a:	b2ac      	uxth	r4, r5
 8016c0c:	1b1b      	subs	r3, r3, r4
 8016c0e:	0c2c      	lsrs	r4, r5, #16
 8016c10:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8016c14:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8016c18:	b29b      	uxth	r3, r3
 8016c1a:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8016c1e:	45c8      	cmp	r8, r9
 8016c20:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8016c24:	4694      	mov	ip, r2
 8016c26:	f841 4b04 	str.w	r4, [r1], #4
 8016c2a:	d8e7      	bhi.n	8016bfc <__mdiff+0x5c>
 8016c2c:	45bc      	cmp	ip, r7
 8016c2e:	d304      	bcc.n	8016c3a <__mdiff+0x9a>
 8016c30:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8016c34:	b183      	cbz	r3, 8016c58 <__mdiff+0xb8>
 8016c36:	6106      	str	r6, [r0, #16]
 8016c38:	e7c4      	b.n	8016bc4 <__mdiff+0x24>
 8016c3a:	f85c 4b04 	ldr.w	r4, [ip], #4
 8016c3e:	b2a2      	uxth	r2, r4
 8016c40:	4472      	add	r2, lr
 8016c42:	1413      	asrs	r3, r2, #16
 8016c44:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8016c48:	b292      	uxth	r2, r2
 8016c4a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8016c4e:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8016c52:	f841 2b04 	str.w	r2, [r1], #4
 8016c56:	e7e9      	b.n	8016c2c <__mdiff+0x8c>
 8016c58:	3e01      	subs	r6, #1
 8016c5a:	e7e9      	b.n	8016c30 <__mdiff+0x90>

08016c5c <__d2b>:
 8016c5c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8016c60:	461c      	mov	r4, r3
 8016c62:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8016c66:	2101      	movs	r1, #1
 8016c68:	4690      	mov	r8, r2
 8016c6a:	f7ff fd6b 	bl	8016744 <_Balloc>
 8016c6e:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8016c72:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8016c76:	4607      	mov	r7, r0
 8016c78:	bb34      	cbnz	r4, 8016cc8 <__d2b+0x6c>
 8016c7a:	9201      	str	r2, [sp, #4]
 8016c7c:	f1b8 0200 	subs.w	r2, r8, #0
 8016c80:	d027      	beq.n	8016cd2 <__d2b+0x76>
 8016c82:	a802      	add	r0, sp, #8
 8016c84:	f840 2d08 	str.w	r2, [r0, #-8]!
 8016c88:	f7ff fe01 	bl	801688e <__lo0bits>
 8016c8c:	9900      	ldr	r1, [sp, #0]
 8016c8e:	b1f0      	cbz	r0, 8016cce <__d2b+0x72>
 8016c90:	9a01      	ldr	r2, [sp, #4]
 8016c92:	f1c0 0320 	rsb	r3, r0, #32
 8016c96:	fa02 f303 	lsl.w	r3, r2, r3
 8016c9a:	430b      	orrs	r3, r1
 8016c9c:	40c2      	lsrs	r2, r0
 8016c9e:	617b      	str	r3, [r7, #20]
 8016ca0:	9201      	str	r2, [sp, #4]
 8016ca2:	9b01      	ldr	r3, [sp, #4]
 8016ca4:	2b00      	cmp	r3, #0
 8016ca6:	bf14      	ite	ne
 8016ca8:	2102      	movne	r1, #2
 8016caa:	2101      	moveq	r1, #1
 8016cac:	61bb      	str	r3, [r7, #24]
 8016cae:	6139      	str	r1, [r7, #16]
 8016cb0:	b1c4      	cbz	r4, 8016ce4 <__d2b+0x88>
 8016cb2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8016cb6:	4404      	add	r4, r0
 8016cb8:	6034      	str	r4, [r6, #0]
 8016cba:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8016cbe:	6028      	str	r0, [r5, #0]
 8016cc0:	4638      	mov	r0, r7
 8016cc2:	b002      	add	sp, #8
 8016cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016cc8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8016ccc:	e7d5      	b.n	8016c7a <__d2b+0x1e>
 8016cce:	6179      	str	r1, [r7, #20]
 8016cd0:	e7e7      	b.n	8016ca2 <__d2b+0x46>
 8016cd2:	a801      	add	r0, sp, #4
 8016cd4:	f7ff fddb 	bl	801688e <__lo0bits>
 8016cd8:	2101      	movs	r1, #1
 8016cda:	9b01      	ldr	r3, [sp, #4]
 8016cdc:	6139      	str	r1, [r7, #16]
 8016cde:	617b      	str	r3, [r7, #20]
 8016ce0:	3020      	adds	r0, #32
 8016ce2:	e7e5      	b.n	8016cb0 <__d2b+0x54>
 8016ce4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016ce8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8016cec:	6030      	str	r0, [r6, #0]
 8016cee:	6918      	ldr	r0, [r3, #16]
 8016cf0:	f7ff fdae 	bl	8016850 <__hi0bits>
 8016cf4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8016cf8:	e7e1      	b.n	8016cbe <__d2b+0x62>

08016cfa <_calloc_r>:
 8016cfa:	b538      	push	{r3, r4, r5, lr}
 8016cfc:	fb02 f401 	mul.w	r4, r2, r1
 8016d00:	4621      	mov	r1, r4
 8016d02:	f7fe f849 	bl	8014d98 <_malloc_r>
 8016d06:	4605      	mov	r5, r0
 8016d08:	b118      	cbz	r0, 8016d12 <_calloc_r+0x18>
 8016d0a:	4622      	mov	r2, r4
 8016d0c:	2100      	movs	r1, #0
 8016d0e:	f7fd ffef 	bl	8014cf0 <memset>
 8016d12:	4628      	mov	r0, r5
 8016d14:	bd38      	pop	{r3, r4, r5, pc}

08016d16 <__ssputs_r>:
 8016d16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d1a:	688e      	ldr	r6, [r1, #8]
 8016d1c:	4682      	mov	sl, r0
 8016d1e:	429e      	cmp	r6, r3
 8016d20:	460c      	mov	r4, r1
 8016d22:	4690      	mov	r8, r2
 8016d24:	4699      	mov	r9, r3
 8016d26:	d837      	bhi.n	8016d98 <__ssputs_r+0x82>
 8016d28:	898a      	ldrh	r2, [r1, #12]
 8016d2a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016d2e:	d031      	beq.n	8016d94 <__ssputs_r+0x7e>
 8016d30:	2302      	movs	r3, #2
 8016d32:	6825      	ldr	r5, [r4, #0]
 8016d34:	6909      	ldr	r1, [r1, #16]
 8016d36:	1a6f      	subs	r7, r5, r1
 8016d38:	6965      	ldr	r5, [r4, #20]
 8016d3a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016d3e:	fb95 f5f3 	sdiv	r5, r5, r3
 8016d42:	f109 0301 	add.w	r3, r9, #1
 8016d46:	443b      	add	r3, r7
 8016d48:	429d      	cmp	r5, r3
 8016d4a:	bf38      	it	cc
 8016d4c:	461d      	movcc	r5, r3
 8016d4e:	0553      	lsls	r3, r2, #21
 8016d50:	d530      	bpl.n	8016db4 <__ssputs_r+0x9e>
 8016d52:	4629      	mov	r1, r5
 8016d54:	f7fe f820 	bl	8014d98 <_malloc_r>
 8016d58:	4606      	mov	r6, r0
 8016d5a:	b950      	cbnz	r0, 8016d72 <__ssputs_r+0x5c>
 8016d5c:	230c      	movs	r3, #12
 8016d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8016d62:	f8ca 3000 	str.w	r3, [sl]
 8016d66:	89a3      	ldrh	r3, [r4, #12]
 8016d68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016d6c:	81a3      	strh	r3, [r4, #12]
 8016d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016d72:	463a      	mov	r2, r7
 8016d74:	6921      	ldr	r1, [r4, #16]
 8016d76:	f7fd ffb0 	bl	8014cda <memcpy>
 8016d7a:	89a3      	ldrh	r3, [r4, #12]
 8016d7c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016d80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016d84:	81a3      	strh	r3, [r4, #12]
 8016d86:	6126      	str	r6, [r4, #16]
 8016d88:	443e      	add	r6, r7
 8016d8a:	6026      	str	r6, [r4, #0]
 8016d8c:	464e      	mov	r6, r9
 8016d8e:	6165      	str	r5, [r4, #20]
 8016d90:	1bed      	subs	r5, r5, r7
 8016d92:	60a5      	str	r5, [r4, #8]
 8016d94:	454e      	cmp	r6, r9
 8016d96:	d900      	bls.n	8016d9a <__ssputs_r+0x84>
 8016d98:	464e      	mov	r6, r9
 8016d9a:	4632      	mov	r2, r6
 8016d9c:	4641      	mov	r1, r8
 8016d9e:	6820      	ldr	r0, [r4, #0]
 8016da0:	f000 fca4 	bl	80176ec <memmove>
 8016da4:	68a3      	ldr	r3, [r4, #8]
 8016da6:	2000      	movs	r0, #0
 8016da8:	1b9b      	subs	r3, r3, r6
 8016daa:	60a3      	str	r3, [r4, #8]
 8016dac:	6823      	ldr	r3, [r4, #0]
 8016dae:	441e      	add	r6, r3
 8016db0:	6026      	str	r6, [r4, #0]
 8016db2:	e7dc      	b.n	8016d6e <__ssputs_r+0x58>
 8016db4:	462a      	mov	r2, r5
 8016db6:	f000 fcb2 	bl	801771e <_realloc_r>
 8016dba:	4606      	mov	r6, r0
 8016dbc:	2800      	cmp	r0, #0
 8016dbe:	d1e2      	bne.n	8016d86 <__ssputs_r+0x70>
 8016dc0:	6921      	ldr	r1, [r4, #16]
 8016dc2:	4650      	mov	r0, sl
 8016dc4:	f7fd ff9c 	bl	8014d00 <_free_r>
 8016dc8:	e7c8      	b.n	8016d5c <__ssputs_r+0x46>
	...

08016dcc <_svfiprintf_r>:
 8016dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016dd0:	461d      	mov	r5, r3
 8016dd2:	898b      	ldrh	r3, [r1, #12]
 8016dd4:	b09d      	sub	sp, #116	; 0x74
 8016dd6:	061f      	lsls	r7, r3, #24
 8016dd8:	4680      	mov	r8, r0
 8016dda:	460c      	mov	r4, r1
 8016ddc:	4616      	mov	r6, r2
 8016dde:	d50f      	bpl.n	8016e00 <_svfiprintf_r+0x34>
 8016de0:	690b      	ldr	r3, [r1, #16]
 8016de2:	b96b      	cbnz	r3, 8016e00 <_svfiprintf_r+0x34>
 8016de4:	2140      	movs	r1, #64	; 0x40
 8016de6:	f7fd ffd7 	bl	8014d98 <_malloc_r>
 8016dea:	6020      	str	r0, [r4, #0]
 8016dec:	6120      	str	r0, [r4, #16]
 8016dee:	b928      	cbnz	r0, 8016dfc <_svfiprintf_r+0x30>
 8016df0:	230c      	movs	r3, #12
 8016df2:	f8c8 3000 	str.w	r3, [r8]
 8016df6:	f04f 30ff 	mov.w	r0, #4294967295
 8016dfa:	e0c8      	b.n	8016f8e <_svfiprintf_r+0x1c2>
 8016dfc:	2340      	movs	r3, #64	; 0x40
 8016dfe:	6163      	str	r3, [r4, #20]
 8016e00:	2300      	movs	r3, #0
 8016e02:	9309      	str	r3, [sp, #36]	; 0x24
 8016e04:	2320      	movs	r3, #32
 8016e06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016e0a:	2330      	movs	r3, #48	; 0x30
 8016e0c:	f04f 0b01 	mov.w	fp, #1
 8016e10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016e14:	9503      	str	r5, [sp, #12]
 8016e16:	4637      	mov	r7, r6
 8016e18:	463d      	mov	r5, r7
 8016e1a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016e1e:	b10b      	cbz	r3, 8016e24 <_svfiprintf_r+0x58>
 8016e20:	2b25      	cmp	r3, #37	; 0x25
 8016e22:	d13e      	bne.n	8016ea2 <_svfiprintf_r+0xd6>
 8016e24:	ebb7 0a06 	subs.w	sl, r7, r6
 8016e28:	d00b      	beq.n	8016e42 <_svfiprintf_r+0x76>
 8016e2a:	4653      	mov	r3, sl
 8016e2c:	4632      	mov	r2, r6
 8016e2e:	4621      	mov	r1, r4
 8016e30:	4640      	mov	r0, r8
 8016e32:	f7ff ff70 	bl	8016d16 <__ssputs_r>
 8016e36:	3001      	adds	r0, #1
 8016e38:	f000 80a4 	beq.w	8016f84 <_svfiprintf_r+0x1b8>
 8016e3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016e3e:	4453      	add	r3, sl
 8016e40:	9309      	str	r3, [sp, #36]	; 0x24
 8016e42:	783b      	ldrb	r3, [r7, #0]
 8016e44:	2b00      	cmp	r3, #0
 8016e46:	f000 809d 	beq.w	8016f84 <_svfiprintf_r+0x1b8>
 8016e4a:	2300      	movs	r3, #0
 8016e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8016e50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016e54:	9304      	str	r3, [sp, #16]
 8016e56:	9307      	str	r3, [sp, #28]
 8016e58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016e5c:	931a      	str	r3, [sp, #104]	; 0x68
 8016e5e:	462f      	mov	r7, r5
 8016e60:	2205      	movs	r2, #5
 8016e62:	f817 1b01 	ldrb.w	r1, [r7], #1
 8016e66:	4850      	ldr	r0, [pc, #320]	; (8016fa8 <_svfiprintf_r+0x1dc>)
 8016e68:	f7ff fc5c 	bl	8016724 <memchr>
 8016e6c:	9b04      	ldr	r3, [sp, #16]
 8016e6e:	b9d0      	cbnz	r0, 8016ea6 <_svfiprintf_r+0xda>
 8016e70:	06d9      	lsls	r1, r3, #27
 8016e72:	bf44      	itt	mi
 8016e74:	2220      	movmi	r2, #32
 8016e76:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016e7a:	071a      	lsls	r2, r3, #28
 8016e7c:	bf44      	itt	mi
 8016e7e:	222b      	movmi	r2, #43	; 0x2b
 8016e80:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016e84:	782a      	ldrb	r2, [r5, #0]
 8016e86:	2a2a      	cmp	r2, #42	; 0x2a
 8016e88:	d015      	beq.n	8016eb6 <_svfiprintf_r+0xea>
 8016e8a:	462f      	mov	r7, r5
 8016e8c:	2000      	movs	r0, #0
 8016e8e:	250a      	movs	r5, #10
 8016e90:	9a07      	ldr	r2, [sp, #28]
 8016e92:	4639      	mov	r1, r7
 8016e94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016e98:	3b30      	subs	r3, #48	; 0x30
 8016e9a:	2b09      	cmp	r3, #9
 8016e9c:	d94d      	bls.n	8016f3a <_svfiprintf_r+0x16e>
 8016e9e:	b1b8      	cbz	r0, 8016ed0 <_svfiprintf_r+0x104>
 8016ea0:	e00f      	b.n	8016ec2 <_svfiprintf_r+0xf6>
 8016ea2:	462f      	mov	r7, r5
 8016ea4:	e7b8      	b.n	8016e18 <_svfiprintf_r+0x4c>
 8016ea6:	4a40      	ldr	r2, [pc, #256]	; (8016fa8 <_svfiprintf_r+0x1dc>)
 8016ea8:	463d      	mov	r5, r7
 8016eaa:	1a80      	subs	r0, r0, r2
 8016eac:	fa0b f000 	lsl.w	r0, fp, r0
 8016eb0:	4318      	orrs	r0, r3
 8016eb2:	9004      	str	r0, [sp, #16]
 8016eb4:	e7d3      	b.n	8016e5e <_svfiprintf_r+0x92>
 8016eb6:	9a03      	ldr	r2, [sp, #12]
 8016eb8:	1d11      	adds	r1, r2, #4
 8016eba:	6812      	ldr	r2, [r2, #0]
 8016ebc:	9103      	str	r1, [sp, #12]
 8016ebe:	2a00      	cmp	r2, #0
 8016ec0:	db01      	blt.n	8016ec6 <_svfiprintf_r+0xfa>
 8016ec2:	9207      	str	r2, [sp, #28]
 8016ec4:	e004      	b.n	8016ed0 <_svfiprintf_r+0x104>
 8016ec6:	4252      	negs	r2, r2
 8016ec8:	f043 0302 	orr.w	r3, r3, #2
 8016ecc:	9207      	str	r2, [sp, #28]
 8016ece:	9304      	str	r3, [sp, #16]
 8016ed0:	783b      	ldrb	r3, [r7, #0]
 8016ed2:	2b2e      	cmp	r3, #46	; 0x2e
 8016ed4:	d10c      	bne.n	8016ef0 <_svfiprintf_r+0x124>
 8016ed6:	787b      	ldrb	r3, [r7, #1]
 8016ed8:	2b2a      	cmp	r3, #42	; 0x2a
 8016eda:	d133      	bne.n	8016f44 <_svfiprintf_r+0x178>
 8016edc:	9b03      	ldr	r3, [sp, #12]
 8016ede:	3702      	adds	r7, #2
 8016ee0:	1d1a      	adds	r2, r3, #4
 8016ee2:	681b      	ldr	r3, [r3, #0]
 8016ee4:	9203      	str	r2, [sp, #12]
 8016ee6:	2b00      	cmp	r3, #0
 8016ee8:	bfb8      	it	lt
 8016eea:	f04f 33ff 	movlt.w	r3, #4294967295
 8016eee:	9305      	str	r3, [sp, #20]
 8016ef0:	4d2e      	ldr	r5, [pc, #184]	; (8016fac <_svfiprintf_r+0x1e0>)
 8016ef2:	2203      	movs	r2, #3
 8016ef4:	7839      	ldrb	r1, [r7, #0]
 8016ef6:	4628      	mov	r0, r5
 8016ef8:	f7ff fc14 	bl	8016724 <memchr>
 8016efc:	b138      	cbz	r0, 8016f0e <_svfiprintf_r+0x142>
 8016efe:	2340      	movs	r3, #64	; 0x40
 8016f00:	1b40      	subs	r0, r0, r5
 8016f02:	fa03 f000 	lsl.w	r0, r3, r0
 8016f06:	9b04      	ldr	r3, [sp, #16]
 8016f08:	3701      	adds	r7, #1
 8016f0a:	4303      	orrs	r3, r0
 8016f0c:	9304      	str	r3, [sp, #16]
 8016f0e:	7839      	ldrb	r1, [r7, #0]
 8016f10:	2206      	movs	r2, #6
 8016f12:	4827      	ldr	r0, [pc, #156]	; (8016fb0 <_svfiprintf_r+0x1e4>)
 8016f14:	1c7e      	adds	r6, r7, #1
 8016f16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016f1a:	f7ff fc03 	bl	8016724 <memchr>
 8016f1e:	2800      	cmp	r0, #0
 8016f20:	d038      	beq.n	8016f94 <_svfiprintf_r+0x1c8>
 8016f22:	4b24      	ldr	r3, [pc, #144]	; (8016fb4 <_svfiprintf_r+0x1e8>)
 8016f24:	bb13      	cbnz	r3, 8016f6c <_svfiprintf_r+0x1a0>
 8016f26:	9b03      	ldr	r3, [sp, #12]
 8016f28:	3307      	adds	r3, #7
 8016f2a:	f023 0307 	bic.w	r3, r3, #7
 8016f2e:	3308      	adds	r3, #8
 8016f30:	9303      	str	r3, [sp, #12]
 8016f32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016f34:	444b      	add	r3, r9
 8016f36:	9309      	str	r3, [sp, #36]	; 0x24
 8016f38:	e76d      	b.n	8016e16 <_svfiprintf_r+0x4a>
 8016f3a:	fb05 3202 	mla	r2, r5, r2, r3
 8016f3e:	2001      	movs	r0, #1
 8016f40:	460f      	mov	r7, r1
 8016f42:	e7a6      	b.n	8016e92 <_svfiprintf_r+0xc6>
 8016f44:	2300      	movs	r3, #0
 8016f46:	250a      	movs	r5, #10
 8016f48:	4619      	mov	r1, r3
 8016f4a:	3701      	adds	r7, #1
 8016f4c:	9305      	str	r3, [sp, #20]
 8016f4e:	4638      	mov	r0, r7
 8016f50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016f54:	3a30      	subs	r2, #48	; 0x30
 8016f56:	2a09      	cmp	r2, #9
 8016f58:	d903      	bls.n	8016f62 <_svfiprintf_r+0x196>
 8016f5a:	2b00      	cmp	r3, #0
 8016f5c:	d0c8      	beq.n	8016ef0 <_svfiprintf_r+0x124>
 8016f5e:	9105      	str	r1, [sp, #20]
 8016f60:	e7c6      	b.n	8016ef0 <_svfiprintf_r+0x124>
 8016f62:	fb05 2101 	mla	r1, r5, r1, r2
 8016f66:	2301      	movs	r3, #1
 8016f68:	4607      	mov	r7, r0
 8016f6a:	e7f0      	b.n	8016f4e <_svfiprintf_r+0x182>
 8016f6c:	ab03      	add	r3, sp, #12
 8016f6e:	9300      	str	r3, [sp, #0]
 8016f70:	4622      	mov	r2, r4
 8016f72:	4b11      	ldr	r3, [pc, #68]	; (8016fb8 <_svfiprintf_r+0x1ec>)
 8016f74:	a904      	add	r1, sp, #16
 8016f76:	4640      	mov	r0, r8
 8016f78:	f7fd fffa 	bl	8014f70 <_printf_float>
 8016f7c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016f80:	4681      	mov	r9, r0
 8016f82:	d1d6      	bne.n	8016f32 <_svfiprintf_r+0x166>
 8016f84:	89a3      	ldrh	r3, [r4, #12]
 8016f86:	065b      	lsls	r3, r3, #25
 8016f88:	f53f af35 	bmi.w	8016df6 <_svfiprintf_r+0x2a>
 8016f8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016f8e:	b01d      	add	sp, #116	; 0x74
 8016f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016f94:	ab03      	add	r3, sp, #12
 8016f96:	9300      	str	r3, [sp, #0]
 8016f98:	4622      	mov	r2, r4
 8016f9a:	4b07      	ldr	r3, [pc, #28]	; (8016fb8 <_svfiprintf_r+0x1ec>)
 8016f9c:	a904      	add	r1, sp, #16
 8016f9e:	4640      	mov	r0, r8
 8016fa0:	f7fe fa92 	bl	80154c8 <_printf_i>
 8016fa4:	e7ea      	b.n	8016f7c <_svfiprintf_r+0x1b0>
 8016fa6:	bf00      	nop
 8016fa8:	08018d84 	.word	0x08018d84
 8016fac:	08018d8a 	.word	0x08018d8a
 8016fb0:	08018d8e 	.word	0x08018d8e
 8016fb4:	08014f71 	.word	0x08014f71
 8016fb8:	08016d17 	.word	0x08016d17

08016fbc <__sfputc_r>:
 8016fbc:	6893      	ldr	r3, [r2, #8]
 8016fbe:	b410      	push	{r4}
 8016fc0:	3b01      	subs	r3, #1
 8016fc2:	2b00      	cmp	r3, #0
 8016fc4:	6093      	str	r3, [r2, #8]
 8016fc6:	da07      	bge.n	8016fd8 <__sfputc_r+0x1c>
 8016fc8:	6994      	ldr	r4, [r2, #24]
 8016fca:	42a3      	cmp	r3, r4
 8016fcc:	db01      	blt.n	8016fd2 <__sfputc_r+0x16>
 8016fce:	290a      	cmp	r1, #10
 8016fd0:	d102      	bne.n	8016fd8 <__sfputc_r+0x1c>
 8016fd2:	bc10      	pop	{r4}
 8016fd4:	f000 b974 	b.w	80172c0 <__swbuf_r>
 8016fd8:	6813      	ldr	r3, [r2, #0]
 8016fda:	1c58      	adds	r0, r3, #1
 8016fdc:	6010      	str	r0, [r2, #0]
 8016fde:	7019      	strb	r1, [r3, #0]
 8016fe0:	4608      	mov	r0, r1
 8016fe2:	bc10      	pop	{r4}
 8016fe4:	4770      	bx	lr

08016fe6 <__sfputs_r>:
 8016fe6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016fe8:	4606      	mov	r6, r0
 8016fea:	460f      	mov	r7, r1
 8016fec:	4614      	mov	r4, r2
 8016fee:	18d5      	adds	r5, r2, r3
 8016ff0:	42ac      	cmp	r4, r5
 8016ff2:	d101      	bne.n	8016ff8 <__sfputs_r+0x12>
 8016ff4:	2000      	movs	r0, #0
 8016ff6:	e007      	b.n	8017008 <__sfputs_r+0x22>
 8016ff8:	463a      	mov	r2, r7
 8016ffa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016ffe:	4630      	mov	r0, r6
 8017000:	f7ff ffdc 	bl	8016fbc <__sfputc_r>
 8017004:	1c43      	adds	r3, r0, #1
 8017006:	d1f3      	bne.n	8016ff0 <__sfputs_r+0xa>
 8017008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801700c <_vfiprintf_r>:
 801700c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017010:	460c      	mov	r4, r1
 8017012:	b09d      	sub	sp, #116	; 0x74
 8017014:	4617      	mov	r7, r2
 8017016:	461d      	mov	r5, r3
 8017018:	4606      	mov	r6, r0
 801701a:	b118      	cbz	r0, 8017024 <_vfiprintf_r+0x18>
 801701c:	6983      	ldr	r3, [r0, #24]
 801701e:	b90b      	cbnz	r3, 8017024 <_vfiprintf_r+0x18>
 8017020:	f7ff fad2 	bl	80165c8 <__sinit>
 8017024:	4b7c      	ldr	r3, [pc, #496]	; (8017218 <_vfiprintf_r+0x20c>)
 8017026:	429c      	cmp	r4, r3
 8017028:	d158      	bne.n	80170dc <_vfiprintf_r+0xd0>
 801702a:	6874      	ldr	r4, [r6, #4]
 801702c:	89a3      	ldrh	r3, [r4, #12]
 801702e:	0718      	lsls	r0, r3, #28
 8017030:	d55e      	bpl.n	80170f0 <_vfiprintf_r+0xe4>
 8017032:	6923      	ldr	r3, [r4, #16]
 8017034:	2b00      	cmp	r3, #0
 8017036:	d05b      	beq.n	80170f0 <_vfiprintf_r+0xe4>
 8017038:	2300      	movs	r3, #0
 801703a:	9309      	str	r3, [sp, #36]	; 0x24
 801703c:	2320      	movs	r3, #32
 801703e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017042:	2330      	movs	r3, #48	; 0x30
 8017044:	f04f 0b01 	mov.w	fp, #1
 8017048:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801704c:	9503      	str	r5, [sp, #12]
 801704e:	46b8      	mov	r8, r7
 8017050:	4645      	mov	r5, r8
 8017052:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017056:	b10b      	cbz	r3, 801705c <_vfiprintf_r+0x50>
 8017058:	2b25      	cmp	r3, #37	; 0x25
 801705a:	d154      	bne.n	8017106 <_vfiprintf_r+0xfa>
 801705c:	ebb8 0a07 	subs.w	sl, r8, r7
 8017060:	d00b      	beq.n	801707a <_vfiprintf_r+0x6e>
 8017062:	4653      	mov	r3, sl
 8017064:	463a      	mov	r2, r7
 8017066:	4621      	mov	r1, r4
 8017068:	4630      	mov	r0, r6
 801706a:	f7ff ffbc 	bl	8016fe6 <__sfputs_r>
 801706e:	3001      	adds	r0, #1
 8017070:	f000 80c2 	beq.w	80171f8 <_vfiprintf_r+0x1ec>
 8017074:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017076:	4453      	add	r3, sl
 8017078:	9309      	str	r3, [sp, #36]	; 0x24
 801707a:	f898 3000 	ldrb.w	r3, [r8]
 801707e:	2b00      	cmp	r3, #0
 8017080:	f000 80ba 	beq.w	80171f8 <_vfiprintf_r+0x1ec>
 8017084:	2300      	movs	r3, #0
 8017086:	f04f 32ff 	mov.w	r2, #4294967295
 801708a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801708e:	9304      	str	r3, [sp, #16]
 8017090:	9307      	str	r3, [sp, #28]
 8017092:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017096:	931a      	str	r3, [sp, #104]	; 0x68
 8017098:	46a8      	mov	r8, r5
 801709a:	2205      	movs	r2, #5
 801709c:	f818 1b01 	ldrb.w	r1, [r8], #1
 80170a0:	485e      	ldr	r0, [pc, #376]	; (801721c <_vfiprintf_r+0x210>)
 80170a2:	f7ff fb3f 	bl	8016724 <memchr>
 80170a6:	9b04      	ldr	r3, [sp, #16]
 80170a8:	bb78      	cbnz	r0, 801710a <_vfiprintf_r+0xfe>
 80170aa:	06d9      	lsls	r1, r3, #27
 80170ac:	bf44      	itt	mi
 80170ae:	2220      	movmi	r2, #32
 80170b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80170b4:	071a      	lsls	r2, r3, #28
 80170b6:	bf44      	itt	mi
 80170b8:	222b      	movmi	r2, #43	; 0x2b
 80170ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80170be:	782a      	ldrb	r2, [r5, #0]
 80170c0:	2a2a      	cmp	r2, #42	; 0x2a
 80170c2:	d02a      	beq.n	801711a <_vfiprintf_r+0x10e>
 80170c4:	46a8      	mov	r8, r5
 80170c6:	2000      	movs	r0, #0
 80170c8:	250a      	movs	r5, #10
 80170ca:	9a07      	ldr	r2, [sp, #28]
 80170cc:	4641      	mov	r1, r8
 80170ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80170d2:	3b30      	subs	r3, #48	; 0x30
 80170d4:	2b09      	cmp	r3, #9
 80170d6:	d969      	bls.n	80171ac <_vfiprintf_r+0x1a0>
 80170d8:	b360      	cbz	r0, 8017134 <_vfiprintf_r+0x128>
 80170da:	e024      	b.n	8017126 <_vfiprintf_r+0x11a>
 80170dc:	4b50      	ldr	r3, [pc, #320]	; (8017220 <_vfiprintf_r+0x214>)
 80170de:	429c      	cmp	r4, r3
 80170e0:	d101      	bne.n	80170e6 <_vfiprintf_r+0xda>
 80170e2:	68b4      	ldr	r4, [r6, #8]
 80170e4:	e7a2      	b.n	801702c <_vfiprintf_r+0x20>
 80170e6:	4b4f      	ldr	r3, [pc, #316]	; (8017224 <_vfiprintf_r+0x218>)
 80170e8:	429c      	cmp	r4, r3
 80170ea:	bf08      	it	eq
 80170ec:	68f4      	ldreq	r4, [r6, #12]
 80170ee:	e79d      	b.n	801702c <_vfiprintf_r+0x20>
 80170f0:	4621      	mov	r1, r4
 80170f2:	4630      	mov	r0, r6
 80170f4:	f000 f956 	bl	80173a4 <__swsetup_r>
 80170f8:	2800      	cmp	r0, #0
 80170fa:	d09d      	beq.n	8017038 <_vfiprintf_r+0x2c>
 80170fc:	f04f 30ff 	mov.w	r0, #4294967295
 8017100:	b01d      	add	sp, #116	; 0x74
 8017102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017106:	46a8      	mov	r8, r5
 8017108:	e7a2      	b.n	8017050 <_vfiprintf_r+0x44>
 801710a:	4a44      	ldr	r2, [pc, #272]	; (801721c <_vfiprintf_r+0x210>)
 801710c:	4645      	mov	r5, r8
 801710e:	1a80      	subs	r0, r0, r2
 8017110:	fa0b f000 	lsl.w	r0, fp, r0
 8017114:	4318      	orrs	r0, r3
 8017116:	9004      	str	r0, [sp, #16]
 8017118:	e7be      	b.n	8017098 <_vfiprintf_r+0x8c>
 801711a:	9a03      	ldr	r2, [sp, #12]
 801711c:	1d11      	adds	r1, r2, #4
 801711e:	6812      	ldr	r2, [r2, #0]
 8017120:	9103      	str	r1, [sp, #12]
 8017122:	2a00      	cmp	r2, #0
 8017124:	db01      	blt.n	801712a <_vfiprintf_r+0x11e>
 8017126:	9207      	str	r2, [sp, #28]
 8017128:	e004      	b.n	8017134 <_vfiprintf_r+0x128>
 801712a:	4252      	negs	r2, r2
 801712c:	f043 0302 	orr.w	r3, r3, #2
 8017130:	9207      	str	r2, [sp, #28]
 8017132:	9304      	str	r3, [sp, #16]
 8017134:	f898 3000 	ldrb.w	r3, [r8]
 8017138:	2b2e      	cmp	r3, #46	; 0x2e
 801713a:	d10e      	bne.n	801715a <_vfiprintf_r+0x14e>
 801713c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8017140:	2b2a      	cmp	r3, #42	; 0x2a
 8017142:	d138      	bne.n	80171b6 <_vfiprintf_r+0x1aa>
 8017144:	9b03      	ldr	r3, [sp, #12]
 8017146:	f108 0802 	add.w	r8, r8, #2
 801714a:	1d1a      	adds	r2, r3, #4
 801714c:	681b      	ldr	r3, [r3, #0]
 801714e:	9203      	str	r2, [sp, #12]
 8017150:	2b00      	cmp	r3, #0
 8017152:	bfb8      	it	lt
 8017154:	f04f 33ff 	movlt.w	r3, #4294967295
 8017158:	9305      	str	r3, [sp, #20]
 801715a:	4d33      	ldr	r5, [pc, #204]	; (8017228 <_vfiprintf_r+0x21c>)
 801715c:	2203      	movs	r2, #3
 801715e:	f898 1000 	ldrb.w	r1, [r8]
 8017162:	4628      	mov	r0, r5
 8017164:	f7ff fade 	bl	8016724 <memchr>
 8017168:	b140      	cbz	r0, 801717c <_vfiprintf_r+0x170>
 801716a:	2340      	movs	r3, #64	; 0x40
 801716c:	1b40      	subs	r0, r0, r5
 801716e:	fa03 f000 	lsl.w	r0, r3, r0
 8017172:	9b04      	ldr	r3, [sp, #16]
 8017174:	f108 0801 	add.w	r8, r8, #1
 8017178:	4303      	orrs	r3, r0
 801717a:	9304      	str	r3, [sp, #16]
 801717c:	f898 1000 	ldrb.w	r1, [r8]
 8017180:	2206      	movs	r2, #6
 8017182:	482a      	ldr	r0, [pc, #168]	; (801722c <_vfiprintf_r+0x220>)
 8017184:	f108 0701 	add.w	r7, r8, #1
 8017188:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801718c:	f7ff faca 	bl	8016724 <memchr>
 8017190:	2800      	cmp	r0, #0
 8017192:	d037      	beq.n	8017204 <_vfiprintf_r+0x1f8>
 8017194:	4b26      	ldr	r3, [pc, #152]	; (8017230 <_vfiprintf_r+0x224>)
 8017196:	bb1b      	cbnz	r3, 80171e0 <_vfiprintf_r+0x1d4>
 8017198:	9b03      	ldr	r3, [sp, #12]
 801719a:	3307      	adds	r3, #7
 801719c:	f023 0307 	bic.w	r3, r3, #7
 80171a0:	3308      	adds	r3, #8
 80171a2:	9303      	str	r3, [sp, #12]
 80171a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80171a6:	444b      	add	r3, r9
 80171a8:	9309      	str	r3, [sp, #36]	; 0x24
 80171aa:	e750      	b.n	801704e <_vfiprintf_r+0x42>
 80171ac:	fb05 3202 	mla	r2, r5, r2, r3
 80171b0:	2001      	movs	r0, #1
 80171b2:	4688      	mov	r8, r1
 80171b4:	e78a      	b.n	80170cc <_vfiprintf_r+0xc0>
 80171b6:	2300      	movs	r3, #0
 80171b8:	250a      	movs	r5, #10
 80171ba:	4619      	mov	r1, r3
 80171bc:	f108 0801 	add.w	r8, r8, #1
 80171c0:	9305      	str	r3, [sp, #20]
 80171c2:	4640      	mov	r0, r8
 80171c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80171c8:	3a30      	subs	r2, #48	; 0x30
 80171ca:	2a09      	cmp	r2, #9
 80171cc:	d903      	bls.n	80171d6 <_vfiprintf_r+0x1ca>
 80171ce:	2b00      	cmp	r3, #0
 80171d0:	d0c3      	beq.n	801715a <_vfiprintf_r+0x14e>
 80171d2:	9105      	str	r1, [sp, #20]
 80171d4:	e7c1      	b.n	801715a <_vfiprintf_r+0x14e>
 80171d6:	fb05 2101 	mla	r1, r5, r1, r2
 80171da:	2301      	movs	r3, #1
 80171dc:	4680      	mov	r8, r0
 80171de:	e7f0      	b.n	80171c2 <_vfiprintf_r+0x1b6>
 80171e0:	ab03      	add	r3, sp, #12
 80171e2:	9300      	str	r3, [sp, #0]
 80171e4:	4622      	mov	r2, r4
 80171e6:	4b13      	ldr	r3, [pc, #76]	; (8017234 <_vfiprintf_r+0x228>)
 80171e8:	a904      	add	r1, sp, #16
 80171ea:	4630      	mov	r0, r6
 80171ec:	f7fd fec0 	bl	8014f70 <_printf_float>
 80171f0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80171f4:	4681      	mov	r9, r0
 80171f6:	d1d5      	bne.n	80171a4 <_vfiprintf_r+0x198>
 80171f8:	89a3      	ldrh	r3, [r4, #12]
 80171fa:	065b      	lsls	r3, r3, #25
 80171fc:	f53f af7e 	bmi.w	80170fc <_vfiprintf_r+0xf0>
 8017200:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017202:	e77d      	b.n	8017100 <_vfiprintf_r+0xf4>
 8017204:	ab03      	add	r3, sp, #12
 8017206:	9300      	str	r3, [sp, #0]
 8017208:	4622      	mov	r2, r4
 801720a:	4b0a      	ldr	r3, [pc, #40]	; (8017234 <_vfiprintf_r+0x228>)
 801720c:	a904      	add	r1, sp, #16
 801720e:	4630      	mov	r0, r6
 8017210:	f7fe f95a 	bl	80154c8 <_printf_i>
 8017214:	e7ec      	b.n	80171f0 <_vfiprintf_r+0x1e4>
 8017216:	bf00      	nop
 8017218:	08018c3c 	.word	0x08018c3c
 801721c:	08018d84 	.word	0x08018d84
 8017220:	08018c5c 	.word	0x08018c5c
 8017224:	08018c1c 	.word	0x08018c1c
 8017228:	08018d8a 	.word	0x08018d8a
 801722c:	08018d8e 	.word	0x08018d8e
 8017230:	08014f71 	.word	0x08014f71
 8017234:	08016fe7 	.word	0x08016fe7

08017238 <__sread>:
 8017238:	b510      	push	{r4, lr}
 801723a:	460c      	mov	r4, r1
 801723c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017240:	f000 fa94 	bl	801776c <_read_r>
 8017244:	2800      	cmp	r0, #0
 8017246:	bfab      	itete	ge
 8017248:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801724a:	89a3      	ldrhlt	r3, [r4, #12]
 801724c:	181b      	addge	r3, r3, r0
 801724e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8017252:	bfac      	ite	ge
 8017254:	6563      	strge	r3, [r4, #84]	; 0x54
 8017256:	81a3      	strhlt	r3, [r4, #12]
 8017258:	bd10      	pop	{r4, pc}

0801725a <__swrite>:
 801725a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801725e:	461f      	mov	r7, r3
 8017260:	898b      	ldrh	r3, [r1, #12]
 8017262:	4605      	mov	r5, r0
 8017264:	05db      	lsls	r3, r3, #23
 8017266:	460c      	mov	r4, r1
 8017268:	4616      	mov	r6, r2
 801726a:	d505      	bpl.n	8017278 <__swrite+0x1e>
 801726c:	2302      	movs	r3, #2
 801726e:	2200      	movs	r2, #0
 8017270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017274:	f000 f9c4 	bl	8017600 <_lseek_r>
 8017278:	89a3      	ldrh	r3, [r4, #12]
 801727a:	4632      	mov	r2, r6
 801727c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017280:	81a3      	strh	r3, [r4, #12]
 8017282:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017286:	463b      	mov	r3, r7
 8017288:	4628      	mov	r0, r5
 801728a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801728e:	f000 b877 	b.w	8017380 <_write_r>

08017292 <__sseek>:
 8017292:	b510      	push	{r4, lr}
 8017294:	460c      	mov	r4, r1
 8017296:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801729a:	f000 f9b1 	bl	8017600 <_lseek_r>
 801729e:	1c43      	adds	r3, r0, #1
 80172a0:	89a3      	ldrh	r3, [r4, #12]
 80172a2:	bf15      	itete	ne
 80172a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80172a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80172aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80172ae:	81a3      	strheq	r3, [r4, #12]
 80172b0:	bf18      	it	ne
 80172b2:	81a3      	strhne	r3, [r4, #12]
 80172b4:	bd10      	pop	{r4, pc}

080172b6 <__sclose>:
 80172b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80172ba:	f000 b8e1 	b.w	8017480 <_close_r>
	...

080172c0 <__swbuf_r>:
 80172c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80172c2:	460e      	mov	r6, r1
 80172c4:	4614      	mov	r4, r2
 80172c6:	4605      	mov	r5, r0
 80172c8:	b118      	cbz	r0, 80172d2 <__swbuf_r+0x12>
 80172ca:	6983      	ldr	r3, [r0, #24]
 80172cc:	b90b      	cbnz	r3, 80172d2 <__swbuf_r+0x12>
 80172ce:	f7ff f97b 	bl	80165c8 <__sinit>
 80172d2:	4b21      	ldr	r3, [pc, #132]	; (8017358 <__swbuf_r+0x98>)
 80172d4:	429c      	cmp	r4, r3
 80172d6:	d12a      	bne.n	801732e <__swbuf_r+0x6e>
 80172d8:	686c      	ldr	r4, [r5, #4]
 80172da:	69a3      	ldr	r3, [r4, #24]
 80172dc:	60a3      	str	r3, [r4, #8]
 80172de:	89a3      	ldrh	r3, [r4, #12]
 80172e0:	071a      	lsls	r2, r3, #28
 80172e2:	d52e      	bpl.n	8017342 <__swbuf_r+0x82>
 80172e4:	6923      	ldr	r3, [r4, #16]
 80172e6:	b363      	cbz	r3, 8017342 <__swbuf_r+0x82>
 80172e8:	6923      	ldr	r3, [r4, #16]
 80172ea:	6820      	ldr	r0, [r4, #0]
 80172ec:	b2f6      	uxtb	r6, r6
 80172ee:	1ac0      	subs	r0, r0, r3
 80172f0:	6963      	ldr	r3, [r4, #20]
 80172f2:	4637      	mov	r7, r6
 80172f4:	4283      	cmp	r3, r0
 80172f6:	dc04      	bgt.n	8017302 <__swbuf_r+0x42>
 80172f8:	4621      	mov	r1, r4
 80172fa:	4628      	mov	r0, r5
 80172fc:	f000 f956 	bl	80175ac <_fflush_r>
 8017300:	bb28      	cbnz	r0, 801734e <__swbuf_r+0x8e>
 8017302:	68a3      	ldr	r3, [r4, #8]
 8017304:	3001      	adds	r0, #1
 8017306:	3b01      	subs	r3, #1
 8017308:	60a3      	str	r3, [r4, #8]
 801730a:	6823      	ldr	r3, [r4, #0]
 801730c:	1c5a      	adds	r2, r3, #1
 801730e:	6022      	str	r2, [r4, #0]
 8017310:	701e      	strb	r6, [r3, #0]
 8017312:	6963      	ldr	r3, [r4, #20]
 8017314:	4283      	cmp	r3, r0
 8017316:	d004      	beq.n	8017322 <__swbuf_r+0x62>
 8017318:	89a3      	ldrh	r3, [r4, #12]
 801731a:	07db      	lsls	r3, r3, #31
 801731c:	d519      	bpl.n	8017352 <__swbuf_r+0x92>
 801731e:	2e0a      	cmp	r6, #10
 8017320:	d117      	bne.n	8017352 <__swbuf_r+0x92>
 8017322:	4621      	mov	r1, r4
 8017324:	4628      	mov	r0, r5
 8017326:	f000 f941 	bl	80175ac <_fflush_r>
 801732a:	b190      	cbz	r0, 8017352 <__swbuf_r+0x92>
 801732c:	e00f      	b.n	801734e <__swbuf_r+0x8e>
 801732e:	4b0b      	ldr	r3, [pc, #44]	; (801735c <__swbuf_r+0x9c>)
 8017330:	429c      	cmp	r4, r3
 8017332:	d101      	bne.n	8017338 <__swbuf_r+0x78>
 8017334:	68ac      	ldr	r4, [r5, #8]
 8017336:	e7d0      	b.n	80172da <__swbuf_r+0x1a>
 8017338:	4b09      	ldr	r3, [pc, #36]	; (8017360 <__swbuf_r+0xa0>)
 801733a:	429c      	cmp	r4, r3
 801733c:	bf08      	it	eq
 801733e:	68ec      	ldreq	r4, [r5, #12]
 8017340:	e7cb      	b.n	80172da <__swbuf_r+0x1a>
 8017342:	4621      	mov	r1, r4
 8017344:	4628      	mov	r0, r5
 8017346:	f000 f82d 	bl	80173a4 <__swsetup_r>
 801734a:	2800      	cmp	r0, #0
 801734c:	d0cc      	beq.n	80172e8 <__swbuf_r+0x28>
 801734e:	f04f 37ff 	mov.w	r7, #4294967295
 8017352:	4638      	mov	r0, r7
 8017354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017356:	bf00      	nop
 8017358:	08018c3c 	.word	0x08018c3c
 801735c:	08018c5c 	.word	0x08018c5c
 8017360:	08018c1c 	.word	0x08018c1c

08017364 <__ascii_wctomb>:
 8017364:	b149      	cbz	r1, 801737a <__ascii_wctomb+0x16>
 8017366:	2aff      	cmp	r2, #255	; 0xff
 8017368:	bf8b      	itete	hi
 801736a:	238a      	movhi	r3, #138	; 0x8a
 801736c:	700a      	strbls	r2, [r1, #0]
 801736e:	6003      	strhi	r3, [r0, #0]
 8017370:	2001      	movls	r0, #1
 8017372:	bf88      	it	hi
 8017374:	f04f 30ff 	movhi.w	r0, #4294967295
 8017378:	4770      	bx	lr
 801737a:	4608      	mov	r0, r1
 801737c:	4770      	bx	lr
	...

08017380 <_write_r>:
 8017380:	b538      	push	{r3, r4, r5, lr}
 8017382:	4605      	mov	r5, r0
 8017384:	4608      	mov	r0, r1
 8017386:	4611      	mov	r1, r2
 8017388:	2200      	movs	r2, #0
 801738a:	4c05      	ldr	r4, [pc, #20]	; (80173a0 <_write_r+0x20>)
 801738c:	6022      	str	r2, [r4, #0]
 801738e:	461a      	mov	r2, r3
 8017390:	f7eb fcbb 	bl	8002d0a <_write>
 8017394:	1c43      	adds	r3, r0, #1
 8017396:	d102      	bne.n	801739e <_write_r+0x1e>
 8017398:	6823      	ldr	r3, [r4, #0]
 801739a:	b103      	cbz	r3, 801739e <_write_r+0x1e>
 801739c:	602b      	str	r3, [r5, #0]
 801739e:	bd38      	pop	{r3, r4, r5, pc}
 80173a0:	2000844c 	.word	0x2000844c

080173a4 <__swsetup_r>:
 80173a4:	4b32      	ldr	r3, [pc, #200]	; (8017470 <__swsetup_r+0xcc>)
 80173a6:	b570      	push	{r4, r5, r6, lr}
 80173a8:	681d      	ldr	r5, [r3, #0]
 80173aa:	4606      	mov	r6, r0
 80173ac:	460c      	mov	r4, r1
 80173ae:	b125      	cbz	r5, 80173ba <__swsetup_r+0x16>
 80173b0:	69ab      	ldr	r3, [r5, #24]
 80173b2:	b913      	cbnz	r3, 80173ba <__swsetup_r+0x16>
 80173b4:	4628      	mov	r0, r5
 80173b6:	f7ff f907 	bl	80165c8 <__sinit>
 80173ba:	4b2e      	ldr	r3, [pc, #184]	; (8017474 <__swsetup_r+0xd0>)
 80173bc:	429c      	cmp	r4, r3
 80173be:	d10f      	bne.n	80173e0 <__swsetup_r+0x3c>
 80173c0:	686c      	ldr	r4, [r5, #4]
 80173c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80173c6:	b29a      	uxth	r2, r3
 80173c8:	0715      	lsls	r5, r2, #28
 80173ca:	d42c      	bmi.n	8017426 <__swsetup_r+0x82>
 80173cc:	06d0      	lsls	r0, r2, #27
 80173ce:	d411      	bmi.n	80173f4 <__swsetup_r+0x50>
 80173d0:	2209      	movs	r2, #9
 80173d2:	6032      	str	r2, [r6, #0]
 80173d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80173d8:	81a3      	strh	r3, [r4, #12]
 80173da:	f04f 30ff 	mov.w	r0, #4294967295
 80173de:	e03e      	b.n	801745e <__swsetup_r+0xba>
 80173e0:	4b25      	ldr	r3, [pc, #148]	; (8017478 <__swsetup_r+0xd4>)
 80173e2:	429c      	cmp	r4, r3
 80173e4:	d101      	bne.n	80173ea <__swsetup_r+0x46>
 80173e6:	68ac      	ldr	r4, [r5, #8]
 80173e8:	e7eb      	b.n	80173c2 <__swsetup_r+0x1e>
 80173ea:	4b24      	ldr	r3, [pc, #144]	; (801747c <__swsetup_r+0xd8>)
 80173ec:	429c      	cmp	r4, r3
 80173ee:	bf08      	it	eq
 80173f0:	68ec      	ldreq	r4, [r5, #12]
 80173f2:	e7e6      	b.n	80173c2 <__swsetup_r+0x1e>
 80173f4:	0751      	lsls	r1, r2, #29
 80173f6:	d512      	bpl.n	801741e <__swsetup_r+0x7a>
 80173f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80173fa:	b141      	cbz	r1, 801740e <__swsetup_r+0x6a>
 80173fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017400:	4299      	cmp	r1, r3
 8017402:	d002      	beq.n	801740a <__swsetup_r+0x66>
 8017404:	4630      	mov	r0, r6
 8017406:	f7fd fc7b 	bl	8014d00 <_free_r>
 801740a:	2300      	movs	r3, #0
 801740c:	6363      	str	r3, [r4, #52]	; 0x34
 801740e:	89a3      	ldrh	r3, [r4, #12]
 8017410:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8017414:	81a3      	strh	r3, [r4, #12]
 8017416:	2300      	movs	r3, #0
 8017418:	6063      	str	r3, [r4, #4]
 801741a:	6923      	ldr	r3, [r4, #16]
 801741c:	6023      	str	r3, [r4, #0]
 801741e:	89a3      	ldrh	r3, [r4, #12]
 8017420:	f043 0308 	orr.w	r3, r3, #8
 8017424:	81a3      	strh	r3, [r4, #12]
 8017426:	6923      	ldr	r3, [r4, #16]
 8017428:	b94b      	cbnz	r3, 801743e <__swsetup_r+0x9a>
 801742a:	89a3      	ldrh	r3, [r4, #12]
 801742c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8017430:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017434:	d003      	beq.n	801743e <__swsetup_r+0x9a>
 8017436:	4621      	mov	r1, r4
 8017438:	4630      	mov	r0, r6
 801743a:	f000 f917 	bl	801766c <__smakebuf_r>
 801743e:	89a2      	ldrh	r2, [r4, #12]
 8017440:	f012 0301 	ands.w	r3, r2, #1
 8017444:	d00c      	beq.n	8017460 <__swsetup_r+0xbc>
 8017446:	2300      	movs	r3, #0
 8017448:	60a3      	str	r3, [r4, #8]
 801744a:	6963      	ldr	r3, [r4, #20]
 801744c:	425b      	negs	r3, r3
 801744e:	61a3      	str	r3, [r4, #24]
 8017450:	6923      	ldr	r3, [r4, #16]
 8017452:	b953      	cbnz	r3, 801746a <__swsetup_r+0xc6>
 8017454:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017458:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801745c:	d1ba      	bne.n	80173d4 <__swsetup_r+0x30>
 801745e:	bd70      	pop	{r4, r5, r6, pc}
 8017460:	0792      	lsls	r2, r2, #30
 8017462:	bf58      	it	pl
 8017464:	6963      	ldrpl	r3, [r4, #20]
 8017466:	60a3      	str	r3, [r4, #8]
 8017468:	e7f2      	b.n	8017450 <__swsetup_r+0xac>
 801746a:	2000      	movs	r0, #0
 801746c:	e7f7      	b.n	801745e <__swsetup_r+0xba>
 801746e:	bf00      	nop
 8017470:	20000298 	.word	0x20000298
 8017474:	08018c3c 	.word	0x08018c3c
 8017478:	08018c5c 	.word	0x08018c5c
 801747c:	08018c1c 	.word	0x08018c1c

08017480 <_close_r>:
 8017480:	b538      	push	{r3, r4, r5, lr}
 8017482:	2300      	movs	r3, #0
 8017484:	4c05      	ldr	r4, [pc, #20]	; (801749c <_close_r+0x1c>)
 8017486:	4605      	mov	r5, r0
 8017488:	4608      	mov	r0, r1
 801748a:	6023      	str	r3, [r4, #0]
 801748c:	f7eb fc59 	bl	8002d42 <_close>
 8017490:	1c43      	adds	r3, r0, #1
 8017492:	d102      	bne.n	801749a <_close_r+0x1a>
 8017494:	6823      	ldr	r3, [r4, #0]
 8017496:	b103      	cbz	r3, 801749a <_close_r+0x1a>
 8017498:	602b      	str	r3, [r5, #0]
 801749a:	bd38      	pop	{r3, r4, r5, pc}
 801749c:	2000844c 	.word	0x2000844c

080174a0 <__sflush_r>:
 80174a0:	898a      	ldrh	r2, [r1, #12]
 80174a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80174a6:	4605      	mov	r5, r0
 80174a8:	0710      	lsls	r0, r2, #28
 80174aa:	460c      	mov	r4, r1
 80174ac:	d458      	bmi.n	8017560 <__sflush_r+0xc0>
 80174ae:	684b      	ldr	r3, [r1, #4]
 80174b0:	2b00      	cmp	r3, #0
 80174b2:	dc05      	bgt.n	80174c0 <__sflush_r+0x20>
 80174b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80174b6:	2b00      	cmp	r3, #0
 80174b8:	dc02      	bgt.n	80174c0 <__sflush_r+0x20>
 80174ba:	2000      	movs	r0, #0
 80174bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80174c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80174c2:	2e00      	cmp	r6, #0
 80174c4:	d0f9      	beq.n	80174ba <__sflush_r+0x1a>
 80174c6:	2300      	movs	r3, #0
 80174c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80174cc:	682f      	ldr	r7, [r5, #0]
 80174ce:	6a21      	ldr	r1, [r4, #32]
 80174d0:	602b      	str	r3, [r5, #0]
 80174d2:	d032      	beq.n	801753a <__sflush_r+0x9a>
 80174d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80174d6:	89a3      	ldrh	r3, [r4, #12]
 80174d8:	075a      	lsls	r2, r3, #29
 80174da:	d505      	bpl.n	80174e8 <__sflush_r+0x48>
 80174dc:	6863      	ldr	r3, [r4, #4]
 80174de:	1ac0      	subs	r0, r0, r3
 80174e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80174e2:	b10b      	cbz	r3, 80174e8 <__sflush_r+0x48>
 80174e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80174e6:	1ac0      	subs	r0, r0, r3
 80174e8:	2300      	movs	r3, #0
 80174ea:	4602      	mov	r2, r0
 80174ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80174ee:	6a21      	ldr	r1, [r4, #32]
 80174f0:	4628      	mov	r0, r5
 80174f2:	47b0      	blx	r6
 80174f4:	1c43      	adds	r3, r0, #1
 80174f6:	89a3      	ldrh	r3, [r4, #12]
 80174f8:	d106      	bne.n	8017508 <__sflush_r+0x68>
 80174fa:	6829      	ldr	r1, [r5, #0]
 80174fc:	291d      	cmp	r1, #29
 80174fe:	d848      	bhi.n	8017592 <__sflush_r+0xf2>
 8017500:	4a29      	ldr	r2, [pc, #164]	; (80175a8 <__sflush_r+0x108>)
 8017502:	40ca      	lsrs	r2, r1
 8017504:	07d6      	lsls	r6, r2, #31
 8017506:	d544      	bpl.n	8017592 <__sflush_r+0xf2>
 8017508:	2200      	movs	r2, #0
 801750a:	6062      	str	r2, [r4, #4]
 801750c:	6922      	ldr	r2, [r4, #16]
 801750e:	04d9      	lsls	r1, r3, #19
 8017510:	6022      	str	r2, [r4, #0]
 8017512:	d504      	bpl.n	801751e <__sflush_r+0x7e>
 8017514:	1c42      	adds	r2, r0, #1
 8017516:	d101      	bne.n	801751c <__sflush_r+0x7c>
 8017518:	682b      	ldr	r3, [r5, #0]
 801751a:	b903      	cbnz	r3, 801751e <__sflush_r+0x7e>
 801751c:	6560      	str	r0, [r4, #84]	; 0x54
 801751e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017520:	602f      	str	r7, [r5, #0]
 8017522:	2900      	cmp	r1, #0
 8017524:	d0c9      	beq.n	80174ba <__sflush_r+0x1a>
 8017526:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801752a:	4299      	cmp	r1, r3
 801752c:	d002      	beq.n	8017534 <__sflush_r+0x94>
 801752e:	4628      	mov	r0, r5
 8017530:	f7fd fbe6 	bl	8014d00 <_free_r>
 8017534:	2000      	movs	r0, #0
 8017536:	6360      	str	r0, [r4, #52]	; 0x34
 8017538:	e7c0      	b.n	80174bc <__sflush_r+0x1c>
 801753a:	2301      	movs	r3, #1
 801753c:	4628      	mov	r0, r5
 801753e:	47b0      	blx	r6
 8017540:	1c41      	adds	r1, r0, #1
 8017542:	d1c8      	bne.n	80174d6 <__sflush_r+0x36>
 8017544:	682b      	ldr	r3, [r5, #0]
 8017546:	2b00      	cmp	r3, #0
 8017548:	d0c5      	beq.n	80174d6 <__sflush_r+0x36>
 801754a:	2b1d      	cmp	r3, #29
 801754c:	d001      	beq.n	8017552 <__sflush_r+0xb2>
 801754e:	2b16      	cmp	r3, #22
 8017550:	d101      	bne.n	8017556 <__sflush_r+0xb6>
 8017552:	602f      	str	r7, [r5, #0]
 8017554:	e7b1      	b.n	80174ba <__sflush_r+0x1a>
 8017556:	89a3      	ldrh	r3, [r4, #12]
 8017558:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801755c:	81a3      	strh	r3, [r4, #12]
 801755e:	e7ad      	b.n	80174bc <__sflush_r+0x1c>
 8017560:	690f      	ldr	r7, [r1, #16]
 8017562:	2f00      	cmp	r7, #0
 8017564:	d0a9      	beq.n	80174ba <__sflush_r+0x1a>
 8017566:	0793      	lsls	r3, r2, #30
 8017568:	bf18      	it	ne
 801756a:	2300      	movne	r3, #0
 801756c:	680e      	ldr	r6, [r1, #0]
 801756e:	bf08      	it	eq
 8017570:	694b      	ldreq	r3, [r1, #20]
 8017572:	eba6 0807 	sub.w	r8, r6, r7
 8017576:	600f      	str	r7, [r1, #0]
 8017578:	608b      	str	r3, [r1, #8]
 801757a:	f1b8 0f00 	cmp.w	r8, #0
 801757e:	dd9c      	ble.n	80174ba <__sflush_r+0x1a>
 8017580:	4643      	mov	r3, r8
 8017582:	463a      	mov	r2, r7
 8017584:	6a21      	ldr	r1, [r4, #32]
 8017586:	4628      	mov	r0, r5
 8017588:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801758a:	47b0      	blx	r6
 801758c:	2800      	cmp	r0, #0
 801758e:	dc06      	bgt.n	801759e <__sflush_r+0xfe>
 8017590:	89a3      	ldrh	r3, [r4, #12]
 8017592:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017596:	81a3      	strh	r3, [r4, #12]
 8017598:	f04f 30ff 	mov.w	r0, #4294967295
 801759c:	e78e      	b.n	80174bc <__sflush_r+0x1c>
 801759e:	4407      	add	r7, r0
 80175a0:	eba8 0800 	sub.w	r8, r8, r0
 80175a4:	e7e9      	b.n	801757a <__sflush_r+0xda>
 80175a6:	bf00      	nop
 80175a8:	20400001 	.word	0x20400001

080175ac <_fflush_r>:
 80175ac:	b538      	push	{r3, r4, r5, lr}
 80175ae:	690b      	ldr	r3, [r1, #16]
 80175b0:	4605      	mov	r5, r0
 80175b2:	460c      	mov	r4, r1
 80175b4:	b1db      	cbz	r3, 80175ee <_fflush_r+0x42>
 80175b6:	b118      	cbz	r0, 80175c0 <_fflush_r+0x14>
 80175b8:	6983      	ldr	r3, [r0, #24]
 80175ba:	b90b      	cbnz	r3, 80175c0 <_fflush_r+0x14>
 80175bc:	f7ff f804 	bl	80165c8 <__sinit>
 80175c0:	4b0c      	ldr	r3, [pc, #48]	; (80175f4 <_fflush_r+0x48>)
 80175c2:	429c      	cmp	r4, r3
 80175c4:	d109      	bne.n	80175da <_fflush_r+0x2e>
 80175c6:	686c      	ldr	r4, [r5, #4]
 80175c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80175cc:	b17b      	cbz	r3, 80175ee <_fflush_r+0x42>
 80175ce:	4621      	mov	r1, r4
 80175d0:	4628      	mov	r0, r5
 80175d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80175d6:	f7ff bf63 	b.w	80174a0 <__sflush_r>
 80175da:	4b07      	ldr	r3, [pc, #28]	; (80175f8 <_fflush_r+0x4c>)
 80175dc:	429c      	cmp	r4, r3
 80175de:	d101      	bne.n	80175e4 <_fflush_r+0x38>
 80175e0:	68ac      	ldr	r4, [r5, #8]
 80175e2:	e7f1      	b.n	80175c8 <_fflush_r+0x1c>
 80175e4:	4b05      	ldr	r3, [pc, #20]	; (80175fc <_fflush_r+0x50>)
 80175e6:	429c      	cmp	r4, r3
 80175e8:	bf08      	it	eq
 80175ea:	68ec      	ldreq	r4, [r5, #12]
 80175ec:	e7ec      	b.n	80175c8 <_fflush_r+0x1c>
 80175ee:	2000      	movs	r0, #0
 80175f0:	bd38      	pop	{r3, r4, r5, pc}
 80175f2:	bf00      	nop
 80175f4:	08018c3c 	.word	0x08018c3c
 80175f8:	08018c5c 	.word	0x08018c5c
 80175fc:	08018c1c 	.word	0x08018c1c

08017600 <_lseek_r>:
 8017600:	b538      	push	{r3, r4, r5, lr}
 8017602:	4605      	mov	r5, r0
 8017604:	4608      	mov	r0, r1
 8017606:	4611      	mov	r1, r2
 8017608:	2200      	movs	r2, #0
 801760a:	4c05      	ldr	r4, [pc, #20]	; (8017620 <_lseek_r+0x20>)
 801760c:	6022      	str	r2, [r4, #0]
 801760e:	461a      	mov	r2, r3
 8017610:	f7eb fbbb 	bl	8002d8a <_lseek>
 8017614:	1c43      	adds	r3, r0, #1
 8017616:	d102      	bne.n	801761e <_lseek_r+0x1e>
 8017618:	6823      	ldr	r3, [r4, #0]
 801761a:	b103      	cbz	r3, 801761e <_lseek_r+0x1e>
 801761c:	602b      	str	r3, [r5, #0]
 801761e:	bd38      	pop	{r3, r4, r5, pc}
 8017620:	2000844c 	.word	0x2000844c

08017624 <__swhatbuf_r>:
 8017624:	b570      	push	{r4, r5, r6, lr}
 8017626:	460e      	mov	r6, r1
 8017628:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801762c:	b096      	sub	sp, #88	; 0x58
 801762e:	2900      	cmp	r1, #0
 8017630:	4614      	mov	r4, r2
 8017632:	461d      	mov	r5, r3
 8017634:	da07      	bge.n	8017646 <__swhatbuf_r+0x22>
 8017636:	2300      	movs	r3, #0
 8017638:	602b      	str	r3, [r5, #0]
 801763a:	89b3      	ldrh	r3, [r6, #12]
 801763c:	061a      	lsls	r2, r3, #24
 801763e:	d410      	bmi.n	8017662 <__swhatbuf_r+0x3e>
 8017640:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017644:	e00e      	b.n	8017664 <__swhatbuf_r+0x40>
 8017646:	466a      	mov	r2, sp
 8017648:	f000 f8a2 	bl	8017790 <_fstat_r>
 801764c:	2800      	cmp	r0, #0
 801764e:	dbf2      	blt.n	8017636 <__swhatbuf_r+0x12>
 8017650:	9a01      	ldr	r2, [sp, #4]
 8017652:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8017656:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801765a:	425a      	negs	r2, r3
 801765c:	415a      	adcs	r2, r3
 801765e:	602a      	str	r2, [r5, #0]
 8017660:	e7ee      	b.n	8017640 <__swhatbuf_r+0x1c>
 8017662:	2340      	movs	r3, #64	; 0x40
 8017664:	2000      	movs	r0, #0
 8017666:	6023      	str	r3, [r4, #0]
 8017668:	b016      	add	sp, #88	; 0x58
 801766a:	bd70      	pop	{r4, r5, r6, pc}

0801766c <__smakebuf_r>:
 801766c:	898b      	ldrh	r3, [r1, #12]
 801766e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8017670:	079d      	lsls	r5, r3, #30
 8017672:	4606      	mov	r6, r0
 8017674:	460c      	mov	r4, r1
 8017676:	d507      	bpl.n	8017688 <__smakebuf_r+0x1c>
 8017678:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801767c:	6023      	str	r3, [r4, #0]
 801767e:	6123      	str	r3, [r4, #16]
 8017680:	2301      	movs	r3, #1
 8017682:	6163      	str	r3, [r4, #20]
 8017684:	b002      	add	sp, #8
 8017686:	bd70      	pop	{r4, r5, r6, pc}
 8017688:	ab01      	add	r3, sp, #4
 801768a:	466a      	mov	r2, sp
 801768c:	f7ff ffca 	bl	8017624 <__swhatbuf_r>
 8017690:	9900      	ldr	r1, [sp, #0]
 8017692:	4605      	mov	r5, r0
 8017694:	4630      	mov	r0, r6
 8017696:	f7fd fb7f 	bl	8014d98 <_malloc_r>
 801769a:	b948      	cbnz	r0, 80176b0 <__smakebuf_r+0x44>
 801769c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80176a0:	059a      	lsls	r2, r3, #22
 80176a2:	d4ef      	bmi.n	8017684 <__smakebuf_r+0x18>
 80176a4:	f023 0303 	bic.w	r3, r3, #3
 80176a8:	f043 0302 	orr.w	r3, r3, #2
 80176ac:	81a3      	strh	r3, [r4, #12]
 80176ae:	e7e3      	b.n	8017678 <__smakebuf_r+0xc>
 80176b0:	4b0d      	ldr	r3, [pc, #52]	; (80176e8 <__smakebuf_r+0x7c>)
 80176b2:	62b3      	str	r3, [r6, #40]	; 0x28
 80176b4:	89a3      	ldrh	r3, [r4, #12]
 80176b6:	6020      	str	r0, [r4, #0]
 80176b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80176bc:	81a3      	strh	r3, [r4, #12]
 80176be:	9b00      	ldr	r3, [sp, #0]
 80176c0:	6120      	str	r0, [r4, #16]
 80176c2:	6163      	str	r3, [r4, #20]
 80176c4:	9b01      	ldr	r3, [sp, #4]
 80176c6:	b15b      	cbz	r3, 80176e0 <__smakebuf_r+0x74>
 80176c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80176cc:	4630      	mov	r0, r6
 80176ce:	f000 f871 	bl	80177b4 <_isatty_r>
 80176d2:	b128      	cbz	r0, 80176e0 <__smakebuf_r+0x74>
 80176d4:	89a3      	ldrh	r3, [r4, #12]
 80176d6:	f023 0303 	bic.w	r3, r3, #3
 80176da:	f043 0301 	orr.w	r3, r3, #1
 80176de:	81a3      	strh	r3, [r4, #12]
 80176e0:	89a3      	ldrh	r3, [r4, #12]
 80176e2:	431d      	orrs	r5, r3
 80176e4:	81a5      	strh	r5, [r4, #12]
 80176e6:	e7cd      	b.n	8017684 <__smakebuf_r+0x18>
 80176e8:	08016591 	.word	0x08016591

080176ec <memmove>:
 80176ec:	4288      	cmp	r0, r1
 80176ee:	b510      	push	{r4, lr}
 80176f0:	eb01 0302 	add.w	r3, r1, r2
 80176f4:	d807      	bhi.n	8017706 <memmove+0x1a>
 80176f6:	1e42      	subs	r2, r0, #1
 80176f8:	4299      	cmp	r1, r3
 80176fa:	d00a      	beq.n	8017712 <memmove+0x26>
 80176fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017700:	f802 4f01 	strb.w	r4, [r2, #1]!
 8017704:	e7f8      	b.n	80176f8 <memmove+0xc>
 8017706:	4283      	cmp	r3, r0
 8017708:	d9f5      	bls.n	80176f6 <memmove+0xa>
 801770a:	1881      	adds	r1, r0, r2
 801770c:	1ad2      	subs	r2, r2, r3
 801770e:	42d3      	cmn	r3, r2
 8017710:	d100      	bne.n	8017714 <memmove+0x28>
 8017712:	bd10      	pop	{r4, pc}
 8017714:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017718:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801771c:	e7f7      	b.n	801770e <memmove+0x22>

0801771e <_realloc_r>:
 801771e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017720:	4607      	mov	r7, r0
 8017722:	4614      	mov	r4, r2
 8017724:	460e      	mov	r6, r1
 8017726:	b921      	cbnz	r1, 8017732 <_realloc_r+0x14>
 8017728:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801772c:	4611      	mov	r1, r2
 801772e:	f7fd bb33 	b.w	8014d98 <_malloc_r>
 8017732:	b922      	cbnz	r2, 801773e <_realloc_r+0x20>
 8017734:	f7fd fae4 	bl	8014d00 <_free_r>
 8017738:	4625      	mov	r5, r4
 801773a:	4628      	mov	r0, r5
 801773c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801773e:	f000 f849 	bl	80177d4 <_malloc_usable_size_r>
 8017742:	42a0      	cmp	r0, r4
 8017744:	d20f      	bcs.n	8017766 <_realloc_r+0x48>
 8017746:	4621      	mov	r1, r4
 8017748:	4638      	mov	r0, r7
 801774a:	f7fd fb25 	bl	8014d98 <_malloc_r>
 801774e:	4605      	mov	r5, r0
 8017750:	2800      	cmp	r0, #0
 8017752:	d0f2      	beq.n	801773a <_realloc_r+0x1c>
 8017754:	4631      	mov	r1, r6
 8017756:	4622      	mov	r2, r4
 8017758:	f7fd fabf 	bl	8014cda <memcpy>
 801775c:	4631      	mov	r1, r6
 801775e:	4638      	mov	r0, r7
 8017760:	f7fd face 	bl	8014d00 <_free_r>
 8017764:	e7e9      	b.n	801773a <_realloc_r+0x1c>
 8017766:	4635      	mov	r5, r6
 8017768:	e7e7      	b.n	801773a <_realloc_r+0x1c>
	...

0801776c <_read_r>:
 801776c:	b538      	push	{r3, r4, r5, lr}
 801776e:	4605      	mov	r5, r0
 8017770:	4608      	mov	r0, r1
 8017772:	4611      	mov	r1, r2
 8017774:	2200      	movs	r2, #0
 8017776:	4c05      	ldr	r4, [pc, #20]	; (801778c <_read_r+0x20>)
 8017778:	6022      	str	r2, [r4, #0]
 801777a:	461a      	mov	r2, r3
 801777c:	f7eb faa8 	bl	8002cd0 <_read>
 8017780:	1c43      	adds	r3, r0, #1
 8017782:	d102      	bne.n	801778a <_read_r+0x1e>
 8017784:	6823      	ldr	r3, [r4, #0]
 8017786:	b103      	cbz	r3, 801778a <_read_r+0x1e>
 8017788:	602b      	str	r3, [r5, #0]
 801778a:	bd38      	pop	{r3, r4, r5, pc}
 801778c:	2000844c 	.word	0x2000844c

08017790 <_fstat_r>:
 8017790:	b538      	push	{r3, r4, r5, lr}
 8017792:	2300      	movs	r3, #0
 8017794:	4c06      	ldr	r4, [pc, #24]	; (80177b0 <_fstat_r+0x20>)
 8017796:	4605      	mov	r5, r0
 8017798:	4608      	mov	r0, r1
 801779a:	4611      	mov	r1, r2
 801779c:	6023      	str	r3, [r4, #0]
 801779e:	f7eb fadb 	bl	8002d58 <_fstat>
 80177a2:	1c43      	adds	r3, r0, #1
 80177a4:	d102      	bne.n	80177ac <_fstat_r+0x1c>
 80177a6:	6823      	ldr	r3, [r4, #0]
 80177a8:	b103      	cbz	r3, 80177ac <_fstat_r+0x1c>
 80177aa:	602b      	str	r3, [r5, #0]
 80177ac:	bd38      	pop	{r3, r4, r5, pc}
 80177ae:	bf00      	nop
 80177b0:	2000844c 	.word	0x2000844c

080177b4 <_isatty_r>:
 80177b4:	b538      	push	{r3, r4, r5, lr}
 80177b6:	2300      	movs	r3, #0
 80177b8:	4c05      	ldr	r4, [pc, #20]	; (80177d0 <_isatty_r+0x1c>)
 80177ba:	4605      	mov	r5, r0
 80177bc:	4608      	mov	r0, r1
 80177be:	6023      	str	r3, [r4, #0]
 80177c0:	f7eb fad9 	bl	8002d76 <_isatty>
 80177c4:	1c43      	adds	r3, r0, #1
 80177c6:	d102      	bne.n	80177ce <_isatty_r+0x1a>
 80177c8:	6823      	ldr	r3, [r4, #0]
 80177ca:	b103      	cbz	r3, 80177ce <_isatty_r+0x1a>
 80177cc:	602b      	str	r3, [r5, #0]
 80177ce:	bd38      	pop	{r3, r4, r5, pc}
 80177d0:	2000844c 	.word	0x2000844c

080177d4 <_malloc_usable_size_r>:
 80177d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80177d8:	1f18      	subs	r0, r3, #4
 80177da:	2b00      	cmp	r3, #0
 80177dc:	bfbc      	itt	lt
 80177de:	580b      	ldrlt	r3, [r1, r0]
 80177e0:	18c0      	addlt	r0, r0, r3
 80177e2:	4770      	bx	lr

080177e4 <_init>:
 80177e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80177e6:	bf00      	nop
 80177e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80177ea:	bc08      	pop	{r3}
 80177ec:	469e      	mov	lr, r3
 80177ee:	4770      	bx	lr

080177f0 <_fini>:
 80177f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80177f2:	bf00      	nop
 80177f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80177f6:	bc08      	pop	{r3}
 80177f8:	469e      	mov	lr, r3
 80177fa:	4770      	bx	lr
