Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Feb  8 15:15:10 2018
| Host         : PHSX-79FJZ32 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.560        0.000                      0                 6605        0.085        0.000                      0                 6605        1.100        0.000                       0                  2492  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_diff_clock_clk_p                                                     {0.000 2.500}        5.000           200.000         
  clk90_design_1_clk_wiz_1_0                                             {2.500 7.500}        10.000          100.000         
  clk_design_1_clk_wiz_1_0                                               {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0                                          {0.000 2.500}        5.000           200.000         
  notclk90_design_1_clk_wiz_1_0                                          {7.500 12.500}       10.000          100.000         
  notclk_design_1_clk_wiz_1_0                                            {5.000 10.000}       10.000          100.000         
  ublaze_clk_design_1_clk_wiz_1_0                                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.582        0.000                      0                  222        0.108        0.000                      0                  222       16.024        0.000                       0                   233  
design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.282        0.000                      0                   47        0.794        0.000                      0                   47       16.266        0.000                       0                    40  
sys_diff_clock_clk_p                                                                                                                                                                                                       1.100        0.000                       0                     1  
  clk90_design_1_clk_wiz_1_0                                                                                                                                                                                               4.650        0.000                       0                     3  
  clk_design_1_clk_wiz_1_0                                                     7.737        0.000                      0                  160        0.112        0.000                      0                  160        4.600        0.000                       0                    93  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                            3.592        0.000                       0                     3  
  notclk90_design_1_clk_wiz_1_0                                                                                                                                                                                            4.650        0.000                       0                     3  
  notclk_design_1_clk_wiz_1_0                                                                                                                                                                                              4.650        0.000                       0                     4  
  ublaze_clk_design_1_clk_wiz_1_0                                              4.293        0.000                      0                 6093        0.085        0.000                      0                 6093        4.232        0.000                       0                  2112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk90_design_1_clk_wiz_1_0       clk_design_1_clk_wiz_1_0               6.338        0.000                      0                    1        2.275        0.000                      0                    1  
notclk_design_1_clk_wiz_1_0      clk_design_1_clk_wiz_1_0               4.048        0.000                      0                    4        4.623        0.000                      0                    4  
ublaze_clk_design_1_clk_wiz_1_0  clk_design_1_clk_wiz_1_0               6.975        0.000                      0                   57        0.195        0.000                      0                   57  
notclk90_design_1_clk_wiz_1_0    notclk_design_1_clk_wiz_1_0            6.535        0.000                      0                    1        2.156        0.000                      0                    1  
clk_design_1_clk_wiz_1_0         ublaze_clk_design_1_clk_wiz_1_0        7.573        0.000                      0                    2        0.562        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                ublaze_clk_design_1_clk_wiz_1_0  clk90_design_1_clk_wiz_1_0             0.560        0.000                      0                    1        7.661        0.000                      0                    1  
**async_default**                ublaze_clk_design_1_clk_wiz_1_0  clk_design_1_clk_wiz_1_0               7.399        0.000                      0                   33        0.203        0.000                      0                   33  
**async_default**                ublaze_clk_design_1_clk_wiz_1_0  notclk90_design_1_clk_wiz_1_0          5.055        0.000                      0                    1        2.917        0.000                      0                    1  
**async_default**                ublaze_clk_design_1_clk_wiz_1_0  notclk_design_1_clk_wiz_1_0            3.019        0.000                      0                    2        5.130        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.582ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.345ns (18.841%)  route 1.486ns (81.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 21.323 - 16.667 ) 
    Source Clock Delay      (SCD):    5.469ns
    Clock Pessimism Removal (CPR):    0.791ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.786     3.786    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.879 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.590     5.469    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y327        FDCE (Prop_fdce_C_Q)         0.259     5.728 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.801     6.529    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_1
    SLICE_X72Y328        LUT6 (Prop_lut6_I4_O)        0.043     6.572 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.363     6.935    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X72Y328        LUT5 (Prop_lut5_I0_O)        0.043     6.978 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.322     7.300    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X71Y328        FDRE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.181    19.847    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.930 f  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.393    21.323    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y328        FDRE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.791    22.114    
                         clock uncertainty           -0.035    22.079    
    SLICE_X71Y328        FDRE (Setup_fdre_C_CE)      -0.197    21.882    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         21.882    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 14.582    

Slack (MET) :             15.055ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.582ns  (logic 0.322ns (20.356%)  route 1.260ns (79.644%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 37.997 - 33.333 ) 
    Source Clock Delay      (SCD):    5.470ns = ( 22.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.786    20.452    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.545 f  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591    22.136    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y328        FDRE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y328        FDRE (Prop_fdre_C_Q)         0.228    22.364 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.268    22.633    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X68Y328        LUT6 (Prop_lut6_I0_O)        0.043    22.676 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.992    23.667    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X71Y314        LUT4 (Prop_lut4_I3_O)        0.051    23.718 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.718    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X71Y314        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.181    36.514    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.597 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.400    37.997    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X71Y314        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.768    38.765    
                         clock uncertainty           -0.035    38.730    
    SLICE_X71Y314        FDCE (Setup_fdce_C_D)        0.044    38.774    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.774    
                         arrival time                         -23.718    
  -------------------------------------------------------------------
                         slack                                 15.055    

Slack (MET) :             15.233ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.424ns  (logic 0.314ns (22.044%)  route 1.110ns (77.956%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 37.996 - 33.333 ) 
    Source Clock Delay      (SCD):    5.470ns = ( 22.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.786    20.452    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.545 f  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591    22.136    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y328        FDRE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y328        FDRE (Prop_fdre_C_Q)         0.228    22.364 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.268    22.633    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X68Y328        LUT6 (Prop_lut6_I0_O)        0.043    22.676 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.842    23.518    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X68Y315        LUT3 (Prop_lut3_I2_O)        0.043    23.561 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.561    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X68Y315        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.181    36.514    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.597 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.399    37.996    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X68Y315        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.768    38.764    
                         clock uncertainty           -0.035    38.729    
    SLICE_X68Y315        FDCE (Setup_fdce_C_D)        0.065    38.794    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                         -23.561    
  -------------------------------------------------------------------
                         slack                                 15.233    

Slack (MET) :             15.239ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.417ns  (logic 0.314ns (22.164%)  route 1.103ns (77.836%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 37.996 - 33.333 ) 
    Source Clock Delay      (SCD):    5.470ns = ( 22.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.786    20.452    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.545 f  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591    22.136    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y328        FDRE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y328        FDRE (Prop_fdre_C_Q)         0.228    22.364 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.268    22.633    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X68Y328        LUT6 (Prop_lut6_I0_O)        0.043    22.676 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.835    23.510    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X70Y315        LUT3 (Prop_lut3_I2_O)        0.043    23.553 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.553    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X70Y315        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.181    36.514    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.597 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.399    37.996    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y315        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.768    38.764    
                         clock uncertainty           -0.035    38.729    
    SLICE_X70Y315        FDCE (Setup_fdce_C_D)        0.064    38.793    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                         -23.553    
  -------------------------------------------------------------------
                         slack                                 15.239    

Slack (MET) :             15.244ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.434ns  (logic 0.324ns (22.587%)  route 1.110ns (77.413%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 37.996 - 33.333 ) 
    Source Clock Delay      (SCD):    5.470ns = ( 22.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.786    20.452    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.545 f  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591    22.136    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y328        FDRE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y328        FDRE (Prop_fdre_C_Q)         0.228    22.364 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.268    22.633    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X68Y328        LUT6 (Prop_lut6_I0_O)        0.043    22.676 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.842    23.518    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X68Y315        LUT3 (Prop_lut3_I2_O)        0.053    23.571 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.571    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X68Y315        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.181    36.514    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.597 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.399    37.996    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X68Y315        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.768    38.764    
                         clock uncertainty           -0.035    38.729    
    SLICE_X68Y315        FDCE (Setup_fdce_C_D)        0.086    38.815    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                         -23.571    
  -------------------------------------------------------------------
                         slack                                 15.244    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.425ns  (logic 0.322ns (22.601%)  route 1.103ns (77.399%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 37.996 - 33.333 ) 
    Source Clock Delay      (SCD):    5.470ns = ( 22.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.786    20.452    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.545 f  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591    22.136    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y328        FDRE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y328        FDRE (Prop_fdre_C_Q)         0.228    22.364 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.268    22.633    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X68Y328        LUT6 (Prop_lut6_I0_O)        0.043    22.676 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.835    23.510    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X70Y315        LUT4 (Prop_lut4_I3_O)        0.051    23.561 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.561    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X70Y315        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.181    36.514    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.597 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.399    37.996    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y315        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.768    38.764    
                         clock uncertainty           -0.035    38.729    
    SLICE_X70Y315        FDCE (Setup_fdce_C_D)        0.086    38.815    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                         -23.561    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.393ns  (logic 0.318ns (22.837%)  route 1.075ns (77.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 37.997 - 33.333 ) 
    Source Clock Delay      (SCD):    5.470ns = ( 22.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.786    20.452    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.545 f  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591    22.136    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y328        FDRE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y328        FDRE (Prop_fdre_C_Q)         0.228    22.364 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.268    22.633    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X68Y328        LUT6 (Prop_lut6_I0_O)        0.043    22.676 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.806    23.482    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X68Y314        LUT5 (Prop_lut5_I4_O)        0.047    23.529 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.529    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X68Y314        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.181    36.514    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.597 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.400    37.997    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X68Y314        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.768    38.765    
                         clock uncertainty           -0.035    38.730    
    SLICE_X68Y314        FDCE (Setup_fdce_C_D)        0.073    38.803    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.803    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.423ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.203ns  (logic 0.314ns (26.110%)  route 0.889ns (73.890%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 37.995 - 33.333 ) 
    Source Clock Delay      (SCD):    5.470ns = ( 22.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.786    20.452    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.545 f  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591    22.136    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y328        FDRE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y328        FDRE (Prop_fdre_C_Q)         0.228    22.364 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.268    22.633    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X68Y328        LUT6 (Prop_lut6_I0_O)        0.043    22.676 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.621    23.296    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X71Y316        LUT2 (Prop_lut2_I0_O)        0.043    23.339 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.339    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X71Y316        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.181    36.514    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.597 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.398    37.995    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X71Y316        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.768    38.763    
                         clock uncertainty           -0.035    38.728    
    SLICE_X71Y316        FDCE (Setup_fdce_C_D)        0.034    38.762    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.762    
                         arrival time                         -23.339    
  -------------------------------------------------------------------
                         slack                                 15.423    

Slack (MET) :             15.507ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.119ns  (logic 0.314ns (28.052%)  route 0.805ns (71.948%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 37.996 - 33.333 ) 
    Source Clock Delay      (SCD):    5.470ns = ( 22.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.786    20.452    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.545 f  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591    22.136    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y328        FDRE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y328        FDRE (Prop_fdre_C_Q)         0.228    22.364 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.268    22.633    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X68Y328        LUT6 (Prop_lut6_I0_O)        0.043    22.676 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.537    23.213    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X71Y315        LUT6 (Prop_lut6_I5_O)        0.043    23.256 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.256    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X71Y315        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.181    36.514    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.597 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.399    37.996    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X71Y315        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.768    38.764    
                         clock uncertainty           -0.035    38.729    
    SLICE_X71Y315        FDCE (Setup_fdce_C_D)        0.034    38.763    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.763    
                         arrival time                         -23.256    
  -------------------------------------------------------------------
                         slack                                 15.507    

Slack (MET) :             15.850ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.793ns  (logic 0.314ns (39.610%)  route 0.479ns (60.390%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 37.990 - 33.333 ) 
    Source Clock Delay      (SCD):    5.470ns = ( 22.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.791ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.786    20.452    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.545 f  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.591    22.136    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y328        FDRE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y328        FDRE (Prop_fdre_C_Q)         0.228    22.364 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.370    22.735    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X69Y328        LUT6 (Prop_lut6_I4_O)        0.043    22.778 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.109    22.886    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X69Y328        LUT6 (Prop_lut6_I1_O)        0.043    22.929 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.929    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X69Y328        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.181    36.514    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.597 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.393    37.990    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X69Y328        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.791    38.781    
                         clock uncertainty           -0.035    38.746    
    SLICE_X69Y328        FDCE (Setup_fdce_C_D)        0.034    38.780    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                         -22.929    
  -------------------------------------------------------------------
                         slack                                 15.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.993     1.993    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.019 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.728     2.747    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X71Y334        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y334        FDCE (Prop_fdce_C_Q)         0.100     2.847 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     2.902    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X71Y334        FDPE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.353     2.353    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.383 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.972     3.355    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X71Y334        FDPE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.608     2.747    
    SLICE_X71Y334        FDPE (Hold_fdpe_C_D)         0.047     2.794    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.794    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.993     1.993    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.019 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.728     2.747    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X71Y334        FDPE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y334        FDPE (Prop_fdpe_C_Q)         0.091     2.838 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.095     2.933    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X70Y334        SRL16E                                       r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.353     2.353    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.383 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.972     3.355    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X70Y334        SRL16E                                       r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.597     2.758    
    SLICE_X70Y334        SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     2.822    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -2.822    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.993     1.993    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.019 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.698     2.717    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X72Y332        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y332        FDCE (Prop_fdce_C_Q)         0.118     2.835 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.055     2.890    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X72Y332        FDPE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.353     2.353    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.383 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.941     3.324    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X72Y332        FDPE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.607     2.717    
    SLICE_X72Y332        FDPE (Hold_fdpe_C_D)         0.042     2.759    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.993     1.993    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.019 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.698     2.717    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X73Y332        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y332        FDCE (Prop_fdce_C_Q)         0.091     2.808 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/Q
                         net (fo=1, routed)           0.053     2.861    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6_n_0
    SLICE_X72Y332        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.353     2.353    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.383 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.941     3.324    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X72Y332        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                         clock pessimism             -0.596     2.728    
    SLICE_X72Y332        FDCE (Hold_fdce_C_D)         0.002     2.730    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.118ns (60.659%)  route 0.077ns (39.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.993     1.993    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.019 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.728     2.747    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X68Y313        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y313        FDCE (Prop_fdce_C_Q)         0.118     2.865 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.077     2.942    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X69Y313        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.353     2.353    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.383 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.973     3.356    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X69Y313        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.598     2.758    
    SLICE_X69Y313        FDCE (Hold_fdce_C_D)         0.040     2.798    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.798    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.993     1.993    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.019 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.692     2.711    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y298        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y298        FDCE (Prop_fdce_C_Q)         0.100     2.811 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.100     2.911    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X48Y298        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.353     2.353    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.383 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.918     3.301    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y298        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                         clock pessimism             -0.579     2.722    
    SLICE_X48Y298        FDCE (Hold_fdce_C_D)         0.040     2.762    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.710%)  route 0.101ns (50.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.993     1.993    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.019 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.691     2.710    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y295        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y295        FDCE (Prop_fdce_C_Q)         0.100     2.810 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.101     2.911    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X50Y295        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.353     2.353    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.383 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.917     3.300    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y295        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.576     2.724    
    SLICE_X50Y295        FDCE (Hold_fdce_C_D)         0.037     2.761    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.996%)  route 0.099ns (52.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.993     1.993    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.019 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.691     2.710    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y295        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y295        FDCE (Prop_fdce_C_Q)         0.091     2.801 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.099     2.900    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[15]
    SLICE_X50Y295        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.353     2.353    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.383 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.917     3.300    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y295        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                         clock pessimism             -0.576     2.724    
    SLICE_X50Y295        FDCE (Hold_fdce_C_D)         0.023     2.747    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.495%)  route 0.115ns (53.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.993     1.993    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.019 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.692     2.711    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X73Y326        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y326        FDCE (Prop_fdce_C_Q)         0.100     2.811 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.115     2.926    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_2
    SLICE_X73Y328        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.353     2.353    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.383 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.937     3.320    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X73Y328        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                         clock pessimism             -0.595     2.725    
    SLICE_X73Y328        FDCE (Hold_fdce_C_D)         0.040     2.765    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.252%)  route 0.107ns (51.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.993     1.993    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.019 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.687     2.706    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y297        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y297        FDCE (Prop_fdce_C_Q)         0.100     2.806 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.107     2.913    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X54Y298        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.353     2.353    design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.383 r  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     3.296    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y298        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                         clock pessimism             -0.576     2.720    
    SLICE_X54Y298        FDCE (Hold_fdce_C_D)         0.032     2.752    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.409         33.333      31.925     BUFGCTRL_X0Y0  design_1_i/h_microblaze/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X50Y297  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X49Y297  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X49Y299  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X50Y297  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X50Y295  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X68Y309  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X68Y309  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X66Y313  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X68Y315  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.642         16.666      16.024     SLICE_X64Y308  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.642         16.666      16.024     SLICE_X64Y309  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         16.667      16.024     SLICE_X64Y304  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.642         16.667      16.024     SLICE_X64Y304  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.642         16.667      16.024     SLICE_X64Y305  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.642         16.667      16.024     SLICE_X64Y307  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.642         16.667      16.024     SLICE_X64Y308  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.642         16.667      16.024     SLICE_X64Y309  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         16.667      16.024     SLICE_X70Y334  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         16.667      16.024     SLICE_X70Y334  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         16.666      16.024     SLICE_X70Y316  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         16.666      16.024     SLICE_X70Y316  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         16.666      16.024     SLICE_X70Y314  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         16.666      16.024     SLICE_X70Y314  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         16.666      16.024     SLICE_X70Y314  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         16.666      16.024     SLICE_X70Y314  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         16.666      16.024     SLICE_X70Y314  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         16.666      16.024     SLICE_X70Y314  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         16.666      16.024     SLICE_X70Y314  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         16.666      16.024     SLICE_X70Y314  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.282ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.307ns  (logic 0.362ns (10.945%)  route 2.945ns (89.055%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns = ( 36.784 - 33.333 ) 
    Source Clock Delay      (SCD):    4.889ns = ( 21.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.889    21.555    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y327        FDCE (Prop_fdce_C_Q)         0.175    21.730 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          0.980    22.710    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X69Y327        LUT3 (Prop_lut3_I2_O)        0.051    22.761 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.751    23.512    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X70Y326        LUT5 (Prop_lut5_I1_O)        0.136    23.648 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.215    24.863    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X66Y298        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.451    36.784    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X66Y298        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.641    37.425    
                         clock uncertainty           -0.035    37.390    
    SLICE_X66Y298        FDCE (Setup_fdce_C_CE)      -0.245    37.145    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         37.145    
                         arrival time                         -24.863    
  -------------------------------------------------------------------
                         slack                                 12.282    

Slack (MET) :             12.308ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.043ns  (logic 0.362ns (11.898%)  route 2.681ns (88.102%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 36.548 - 33.333 ) 
    Source Clock Delay      (SCD):    4.889ns = ( 21.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.889    21.555    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y327        FDCE (Prop_fdce_C_Q)         0.175    21.730 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          0.980    22.710    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X69Y327        LUT3 (Prop_lut3_I2_O)        0.051    22.761 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.751    23.512    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X70Y326        LUT5 (Prop_lut5_I1_O)        0.136    23.648 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.950    24.598    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X71Y300        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.215    36.548    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X71Y300        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.641    37.189    
                         clock uncertainty           -0.035    37.153    
    SLICE_X71Y300        FDCE (Setup_fdce_C_CE)      -0.247    36.906    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.906    
                         arrival time                         -24.598    
  -------------------------------------------------------------------
                         slack                                 12.308    

Slack (MET) :             12.429ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.075ns  (logic 0.362ns (11.773%)  route 2.713ns (88.227%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 36.698 - 33.333 ) 
    Source Clock Delay      (SCD):    4.889ns = ( 21.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.889    21.555    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y327        FDCE (Prop_fdce_C_Q)         0.175    21.730 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          0.980    22.710    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X69Y327        LUT3 (Prop_lut3_I2_O)        0.051    22.761 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.751    23.512    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X70Y326        LUT5 (Prop_lut5_I1_O)        0.136    23.648 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.982    24.630    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X70Y299        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.365    36.698    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X70Y299        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.641    37.339    
                         clock uncertainty           -0.035    37.304    
    SLICE_X70Y299        FDCE (Setup_fdce_C_CE)      -0.245    37.059    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.059    
                         arrival time                         -24.630    
  -------------------------------------------------------------------
                         slack                                 12.429    

Slack (MET) :             12.457ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.215ns  (logic 0.362ns (11.260%)  route 2.853ns (88.740%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 36.867 - 33.333 ) 
    Source Clock Delay      (SCD):    4.889ns = ( 21.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.889    21.555    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y327        FDCE (Prop_fdce_C_Q)         0.175    21.730 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          0.980    22.710    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X69Y327        LUT3 (Prop_lut3_I2_O)        0.051    22.761 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.751    23.512    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X70Y326        LUT5 (Prop_lut5_I1_O)        0.136    23.648 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.122    24.770    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X66Y300        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.534    36.867    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X66Y300        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.641    37.508    
                         clock uncertainty           -0.035    37.472    
    SLICE_X66Y300        FDCE (Setup_fdce_C_CE)      -0.245    37.227    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.227    
                         arrival time                         -24.770    
  -------------------------------------------------------------------
                         slack                                 12.457    

Slack (MET) :             12.457ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.215ns  (logic 0.362ns (11.260%)  route 2.853ns (88.740%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 36.867 - 33.333 ) 
    Source Clock Delay      (SCD):    4.889ns = ( 21.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.889    21.555    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y327        FDCE (Prop_fdce_C_Q)         0.175    21.730 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          0.980    22.710    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X69Y327        LUT3 (Prop_lut3_I2_O)        0.051    22.761 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.751    23.512    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X70Y326        LUT5 (Prop_lut5_I1_O)        0.136    23.648 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.122    24.770    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X66Y300        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.534    36.867    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X66Y300        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.641    37.508    
                         clock uncertainty           -0.035    37.472    
    SLICE_X66Y300        FDCE (Setup_fdce_C_CE)      -0.245    37.227    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.227    
                         arrival time                         -24.770    
  -------------------------------------------------------------------
                         slack                                 12.457    

Slack (MET) :             12.457ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.215ns  (logic 0.362ns (11.260%)  route 2.853ns (88.740%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 36.867 - 33.333 ) 
    Source Clock Delay      (SCD):    4.889ns = ( 21.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.889    21.555    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y327        FDCE (Prop_fdce_C_Q)         0.175    21.730 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          0.980    22.710    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X69Y327        LUT3 (Prop_lut3_I2_O)        0.051    22.761 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.751    23.512    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X70Y326        LUT5 (Prop_lut5_I1_O)        0.136    23.648 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.122    24.770    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X66Y300        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.534    36.867    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X66Y300        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.641    37.508    
                         clock uncertainty           -0.035    37.472    
    SLICE_X66Y300        FDCE (Setup_fdce_C_CE)      -0.245    37.227    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.227    
                         arrival time                         -24.770    
  -------------------------------------------------------------------
                         slack                                 12.457    

Slack (MET) :             12.457ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.215ns  (logic 0.362ns (11.260%)  route 2.853ns (88.740%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.534ns = ( 36.867 - 33.333 ) 
    Source Clock Delay      (SCD):    4.889ns = ( 21.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.889    21.555    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y327        FDCE (Prop_fdce_C_Q)         0.175    21.730 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          0.980    22.710    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X69Y327        LUT3 (Prop_lut3_I2_O)        0.051    22.761 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.751    23.512    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X70Y326        LUT5 (Prop_lut5_I1_O)        0.136    23.648 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.122    24.770    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X66Y300        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.534    36.867    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X66Y300        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.641    37.508    
                         clock uncertainty           -0.035    37.472    
    SLICE_X66Y300        FDCE (Setup_fdce_C_CE)      -0.245    37.227    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         37.227    
                         arrival time                         -24.770    
  -------------------------------------------------------------------
                         slack                                 12.457    

Slack (MET) :             12.529ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.980ns  (logic 0.362ns (12.149%)  route 2.618ns (87.851%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 36.704 - 33.333 ) 
    Source Clock Delay      (SCD):    4.889ns = ( 21.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.889    21.555    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y327        FDCE (Prop_fdce_C_Q)         0.175    21.730 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          0.980    22.710    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X69Y327        LUT3 (Prop_lut3_I2_O)        0.051    22.761 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.751    23.512    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X70Y326        LUT5 (Prop_lut5_I1_O)        0.136    23.648 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.887    24.535    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X70Y301        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.371    36.704    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X70Y301        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.641    37.345    
                         clock uncertainty           -0.035    37.309    
    SLICE_X70Y301        FDCE (Setup_fdce_C_CE)      -0.245    37.064    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.064    
                         arrival time                         -24.535    
  -------------------------------------------------------------------
                         slack                                 12.529    

Slack (MET) :             12.638ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.972ns  (logic 0.362ns (12.182%)  route 2.610ns (87.818%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 36.806 - 33.333 ) 
    Source Clock Delay      (SCD):    4.889ns = ( 21.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.889    21.555    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y327        FDCE (Prop_fdce_C_Q)         0.175    21.730 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          0.980    22.710    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X69Y327        LUT3 (Prop_lut3_I2_O)        0.051    22.761 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.751    23.512    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X70Y326        LUT5 (Prop_lut5_I1_O)        0.136    23.648 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.879    24.527    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X69Y302        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.473    36.806    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X69Y302        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.641    37.447    
                         clock uncertainty           -0.035    37.412    
    SLICE_X69Y302        FDCE (Setup_fdce_C_CE)      -0.247    37.165    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.165    
                         arrival time                         -24.527    
  -------------------------------------------------------------------
                         slack                                 12.638    

Slack (MET) :             12.757ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.795ns  (logic 0.362ns (12.951%)  route 2.433ns (87.049%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns = ( 36.723 - 33.333 ) 
    Source Clock Delay      (SCD):    4.889ns = ( 21.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.889    21.555    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y327        FDCE (Prop_fdce_C_Q)         0.175    21.730 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          0.980    22.710    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X69Y327        LUT3 (Prop_lut3_I2_O)        0.051    22.761 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.742    23.503    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X70Y326        LUT5 (Prop_lut5_I2_O)        0.136    23.639 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.711    24.350    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X70Y305        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.390    36.723    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X70Y305        FDCE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.665    37.388    
                         clock uncertainty           -0.035    37.352    
    SLICE_X70Y305        FDCE (Setup_fdce_C_CE)      -0.245    37.107    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.107    
                         arrival time                         -24.350    
  -------------------------------------------------------------------
                         slack                                 12.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.135ns (15.967%)  route 0.711ns (84.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.653     2.653    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y326        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y326        FDCE (Prop_fdce_C_Q)         0.072     2.725 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.711     3.435    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X68Y326        LUT3 (Prop_lut3_I2_O)        0.063     3.498 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     3.498    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X68Y326        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.187     3.187    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y326        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.534     2.653    
    SLICE_X68Y326        FDCE (Hold_fdce_C_D)         0.052     2.705    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.111ns (13.029%)  route 0.741ns (86.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.653     2.653    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y326        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y326        FDCE (Prop_fdce_C_Q)         0.083     2.736 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.741     3.477    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X68Y326        LUT3 (Prop_lut3_I2_O)        0.028     3.505 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     3.505    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X68Y326        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.187     3.187    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y326        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.534     2.653    
    SLICE_X68Y326        FDCE (Hold_fdce_C_D)         0.043     2.696    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.182ns  (logic 0.107ns (9.049%)  route 1.075ns (90.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns = ( 19.960 - 16.667 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 19.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.463    19.130    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y325        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y325        FDCE (Prop_fdce_C_Q)         0.079    19.209 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.370    19.579    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X72Y325        LUT5 (Prop_lut5_I3_O)        0.028    19.607 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.705    20.312    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X70Y329        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.293    19.960    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y329        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.463    19.497    
    SLICE_X70Y329        FDCE (Hold_fdce_C_CE)       -0.014    19.483    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -19.483    
                         arrival time                          20.312    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.111ns (12.667%)  route 0.765ns (87.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.653     2.653    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y326        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y326        FDCE (Prop_fdce_C_Q)         0.083     2.736 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.765     3.501    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X68Y326        LUT3 (Prop_lut3_I2_O)        0.028     3.529 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     3.529    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X68Y326        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.187     3.187    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y326        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.534     2.653    
    SLICE_X68Y326        FDCE (Hold_fdce_C_D)         0.043     2.696    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.058ns  (logic 0.107ns (10.111%)  route 0.951ns (89.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 19.756 - 16.667 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 19.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.463    19.130    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y325        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y325        FDCE (Prop_fdce_C_Q)         0.079    19.209 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.370    19.579    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X72Y325        LUT5 (Prop_lut5_I3_O)        0.028    19.607 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.581    20.188    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.090    19.756    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.463    19.293    
    SLICE_X72Y327        FDCE (Hold_fdce_C_CE)       -0.014    19.279    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.279    
                         arrival time                          20.188    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.058ns  (logic 0.107ns (10.111%)  route 0.951ns (89.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 19.756 - 16.667 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 19.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.463    19.130    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y325        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y325        FDCE (Prop_fdce_C_Q)         0.079    19.209 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.370    19.579    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X72Y325        LUT5 (Prop_lut5_I3_O)        0.028    19.607 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.581    20.188    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.090    19.756    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.463    19.293    
    SLICE_X72Y327        FDCE (Hold_fdce_C_CE)       -0.014    19.279    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.279    
                         arrival time                          20.188    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.058ns  (logic 0.107ns (10.111%)  route 0.951ns (89.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 19.756 - 16.667 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 19.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.463    19.130    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y325        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y325        FDCE (Prop_fdce_C_Q)         0.079    19.209 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.370    19.579    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X72Y325        LUT5 (Prop_lut5_I3_O)        0.028    19.607 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.581    20.188    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.090    19.756    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.463    19.293    
    SLICE_X72Y327        FDCE (Hold_fdce_C_CE)       -0.014    19.279    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -19.279    
                         arrival time                          20.188    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.058ns  (logic 0.107ns (10.111%)  route 0.951ns (89.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 19.756 - 16.667 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 19.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.463    19.130    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y325        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y325        FDCE (Prop_fdce_C_Q)         0.079    19.209 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.370    19.579    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X72Y325        LUT5 (Prop_lut5_I3_O)        0.028    19.607 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.581    20.188    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.090    19.756    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.463    19.293    
    SLICE_X72Y327        FDCE (Hold_fdce_C_CE)       -0.014    19.279    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -19.279    
                         arrival time                          20.188    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.058ns  (logic 0.107ns (10.111%)  route 0.951ns (89.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 19.756 - 16.667 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 19.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.463    19.130    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y325        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y325        FDCE (Prop_fdce_C_Q)         0.079    19.209 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.370    19.579    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X72Y325        LUT5 (Prop_lut5_I3_O)        0.028    19.607 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.581    20.188    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.090    19.756    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y327        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.463    19.293    
    SLICE_X72Y327        FDCE (Hold_fdce_C_CE)       -0.014    19.279    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.279    
                         arrival time                          20.188    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.145ns  (logic 0.107ns (9.345%)  route 1.038ns (90.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 19.802 - 16.667 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 19.130 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.463    19.130    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X73Y325        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y325        FDCE (Prop_fdce_C_Q)         0.079    19.209 f  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.370    19.579    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X72Y325        LUT5 (Prop_lut5_I3_O)        0.028    19.607 r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.668    20.275    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X72Y329        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.135    19.802    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X72Y329        FDCE                                         r  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.463    19.339    
    SLICE_X72Y329        FDCE (Hold_fdce_C_CE)       -0.014    19.325    design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -19.325    
                         arrival time                          20.275    
  -------------------------------------------------------------------
                         slack                                  0.950    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/h_microblaze/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X68Y326  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X72Y327  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X70Y305  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X70Y305  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X70Y299  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X66Y300  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X66Y298  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X66Y300  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X66Y300  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X66Y300  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X68Y326  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X68Y326  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X72Y327  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X72Y327  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X70Y299  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X70Y299  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X66Y300  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X66Y300  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X66Y300  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X66Y300  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X72Y325  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X72Y325  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X71Y300  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X73Y327  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X72Y327  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X72Y327  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X72Y327  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X72Y329  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X72Y329  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X72Y327  design_1_i/h_microblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk90_design_1_clk_wiz_1_0
  To Clock:  clk90_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_design_1_clk_wiz_1_0
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y20   design_1_i/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.700         10.000      9.300      SLICE_X50Y332    design_1_i/h_bert/data_recovery_0/U0/ff_b0/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X50Y332    design_1_i/h_bert/data_recovery_0/U0/ff_b0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X50Y332    design_1_i/h_bert/data_recovery_0/U0/ff_b0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X50Y332    design_1_i/h_bert/data_recovery_0/U0/ff_b0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X50Y332    design_1_i/h_bert/data_recovery_0/U0/ff_b0/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_design_1_clk_wiz_1_0
  To Clock:  clk_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/dr_make8_1/U0/reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/count_ones_8_0/U0/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.590ns (26.330%)  route 1.651ns (73.670%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 8.711 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.658    -1.826    design_1_i/h_bert/dr_make8_1/U0/clk
    SLICE_X48Y329        FDRE                                         r  design_1_i/h_bert/dr_make8_1/U0/reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y329        FDRE (Prop_fdre_C_Q)         0.259    -1.567 r  design_1_i/h_bert/dr_make8_1/U0/reg_reg[3]/Q
                         net (fo=2, routed)           0.749    -0.818    design_1_i/h_bert/util_vector_logic_1/inst/Op2[3]
    SLICE_X48Y329        LUT2 (Prop_lut2_I1_O)        0.051    -0.767 r  design_1_i/h_bert/util_vector_logic_1/inst/Res[3]_INST_0/O
                         net (fo=3, routed)           0.346    -0.421    design_1_i/h_bert/count_ones_8_0/U0/regword[3]
    SLICE_X49Y329        LUT3 (Prop_lut3_I2_O)        0.144    -0.277 r  design_1_i/h_bert/count_ones_8_0/U0/c[3]_i_4/O
                         net (fo=3, routed)           0.555     0.279    design_1_i/h_bert/count_ones_8_0/U0/c[3]_i_4_n_0
    SLICE_X50Y329        LUT6 (Prop_lut6_I4_O)        0.136     0.415 r  design_1_i/h_bert/count_ones_8_0/U0/c[3]_i_1/O
                         net (fo=1, routed)           0.000     0.415    design_1_i/h_bert/count_ones_8_0/U0/t6_out[3]
    SLICE_X50Y329        FDRE                                         r  design_1_i/h_bert/count_ones_8_0/U0/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.459     8.711    design_1_i/h_bert/count_ones_8_0/U0/clk
    SLICE_X50Y329        FDRE                                         r  design_1_i/h_bert/count_ones_8_0/U0/c_reg[3]/C
                         clock pessimism             -0.559     8.152    
                         clock uncertainty           -0.066     8.085    
    SLICE_X50Y329        FDRE (Setup_fdre_C_D)        0.066     8.151    design_1_i/h_bert/count_ones_8_0/U0/c_reg[3]
  -------------------------------------------------------------------
                         required time                          8.151    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/rep_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/i_tc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.388ns (17.704%)  route 1.804ns (82.296%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 8.777 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.758ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.726    -1.758    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X42Y327        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/rep_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y327        FDRE (Prop_fdre_C_Q)         0.259    -1.499 f  design_1_i/h_bert/address_counter_0/U0/rep_count_reg[7]/Q
                         net (fo=2, routed)           0.628    -0.871    design_1_i/h_bert/address_counter_0/U0/rep_count_reg[7]
    SLICE_X43Y327        LUT6 (Prop_lut6_I3_O)        0.043    -0.828 r  design_1_i/h_bert/address_counter_0/U0/i_tc_i_7/O
                         net (fo=1, routed)           0.647    -0.181    design_1_i/h_bert/address_counter_0/U0/i_tc_i_7_n_0
    SLICE_X42Y330        LUT6 (Prop_lut6_I5_O)        0.043    -0.138 r  design_1_i/h_bert/address_counter_0/U0/i_tc_i_5/O
                         net (fo=1, routed)           0.529     0.390    design_1_i/h_bert/address_counter_0/U0/i_tc_i_5_n_0
    SLICE_X43Y327        LUT6 (Prop_lut6_I4_O)        0.043     0.433 r  design_1_i/h_bert/address_counter_0/U0/i_tc_i_1/O
                         net (fo=1, routed)           0.000     0.433    design_1_i/h_bert/address_counter_0/U0/i_tc_i_1_n_0
    SLICE_X43Y327        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/i_tc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.525     8.777    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y327        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/i_tc_reg/C
                         clock pessimism             -0.556     8.221    
                         clock uncertainty           -0.066     8.154    
    SLICE_X43Y327        FDRE (Setup_fdre_C_D)        0.034     8.188    design_1_i/h_bert/address_counter_0/U0/i_tc_reg
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  7.755    

Slack (MET) :             7.845ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/dr_make8_1/U0/reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/count_ones_8_0/U0/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.590ns (27.690%)  route 1.541ns (72.310%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 8.711 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.658    -1.826    design_1_i/h_bert/dr_make8_1/U0/clk
    SLICE_X48Y329        FDRE                                         r  design_1_i/h_bert/dr_make8_1/U0/reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y329        FDRE (Prop_fdre_C_Q)         0.259    -1.567 r  design_1_i/h_bert/dr_make8_1/U0/reg_reg[3]/Q
                         net (fo=2, routed)           0.749    -0.818    design_1_i/h_bert/util_vector_logic_1/inst/Op2[3]
    SLICE_X48Y329        LUT2 (Prop_lut2_I1_O)        0.051    -0.767 r  design_1_i/h_bert/util_vector_logic_1/inst/Res[3]_INST_0/O
                         net (fo=3, routed)           0.346    -0.421    design_1_i/h_bert/count_ones_8_0/U0/regword[3]
    SLICE_X49Y329        LUT3 (Prop_lut3_I2_O)        0.144    -0.277 r  design_1_i/h_bert/count_ones_8_0/U0/c[3]_i_4/O
                         net (fo=3, routed)           0.445     0.168    design_1_i/h_bert/count_ones_8_0/U0/c[3]_i_4_n_0
    SLICE_X50Y329        LUT6 (Prop_lut6_I5_O)        0.136     0.304 r  design_1_i/h_bert/count_ones_8_0/U0/c[1]_i_1/O
                         net (fo=1, routed)           0.000     0.304    design_1_i/h_bert/count_ones_8_0/U0/t6_out[1]
    SLICE_X50Y329        FDRE                                         r  design_1_i/h_bert/count_ones_8_0/U0/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.459     8.711    design_1_i/h_bert/count_ones_8_0/U0/clk
    SLICE_X50Y329        FDRE                                         r  design_1_i/h_bert/count_ones_8_0/U0/c_reg[1]/C
                         clock pessimism             -0.559     8.152    
                         clock uncertainty           -0.066     8.085    
    SLICE_X50Y329        FDRE (Setup_fdre_C_D)        0.064     8.149    design_1_i/h_bert/count_ones_8_0/U0/c_reg[1]
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  7.845    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/dr_make8_1/U0/reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/count_ones_8_0/U0/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.590ns (27.716%)  route 1.539ns (72.284%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 8.711 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.658    -1.826    design_1_i/h_bert/dr_make8_1/U0/clk
    SLICE_X48Y329        FDRE                                         r  design_1_i/h_bert/dr_make8_1/U0/reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y329        FDRE (Prop_fdre_C_Q)         0.259    -1.567 r  design_1_i/h_bert/dr_make8_1/U0/reg_reg[3]/Q
                         net (fo=2, routed)           0.749    -0.818    design_1_i/h_bert/util_vector_logic_1/inst/Op2[3]
    SLICE_X48Y329        LUT2 (Prop_lut2_I1_O)        0.051    -0.767 r  design_1_i/h_bert/util_vector_logic_1/inst/Res[3]_INST_0/O
                         net (fo=3, routed)           0.346    -0.421    design_1_i/h_bert/count_ones_8_0/U0/regword[3]
    SLICE_X49Y329        LUT3 (Prop_lut3_I2_O)        0.144    -0.277 r  design_1_i/h_bert/count_ones_8_0/U0/c[3]_i_4/O
                         net (fo=3, routed)           0.443     0.166    design_1_i/h_bert/count_ones_8_0/U0/c[3]_i_4_n_0
    SLICE_X50Y329        LUT6 (Prop_lut6_I2_O)        0.136     0.302 r  design_1_i/h_bert/count_ones_8_0/U0/c[2]_i_1/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/h_bert/count_ones_8_0/U0/t6_out[2]
    SLICE_X50Y329        FDRE                                         r  design_1_i/h_bert/count_ones_8_0/U0/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.459     8.711    design_1_i/h_bert/count_ones_8_0/U0/clk
    SLICE_X50Y329        FDRE                                         r  design_1_i/h_bert/count_ones_8_0/U0/c_reg[2]/C
                         clock pessimism             -0.559     8.152    
                         clock uncertainty           -0.066     8.085    
    SLICE_X50Y329        FDRE (Setup_fdre_C_D)        0.065     8.150    design_1_i/h_bert/count_ones_8_0/U0/c_reg[2]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.309ns (18.012%)  route 1.406ns (81.988%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 8.781 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.757ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.727    -1.757    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y328        FDRE (Prop_fdre_C_Q)         0.223    -1.534 r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/Q
                         net (fo=3, routed)           0.563    -0.972    design_1_i/h_bert/address_counter_0/U0/address[3]
    SLICE_X42Y330        LUT6 (Prop_lut6_I3_O)        0.043    -0.929 r  design_1_i/h_bert/address_counter_0/U0/i_tc_i_3/O
                         net (fo=3, routed)           0.352    -0.576    design_1_i/h_bert/address_counter_0/U0/i_tc_i_3_n_0
    SLICE_X42Y330        LUT5 (Prop_lut5_I3_O)        0.043    -0.533 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.492    -0.042    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.529     8.781    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[10]/C
                         clock pessimism             -0.557     8.224    
                         clock uncertainty           -0.066     8.157    
    SLICE_X43Y330        FDRE (Setup_fdre_C_R)       -0.304     7.853    design_1_i/h_bert/address_counter_0/U0/addr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.309ns (18.012%)  route 1.406ns (81.988%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 8.781 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.757ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.727    -1.757    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y328        FDRE (Prop_fdre_C_Q)         0.223    -1.534 r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/Q
                         net (fo=3, routed)           0.563    -0.972    design_1_i/h_bert/address_counter_0/U0/address[3]
    SLICE_X42Y330        LUT6 (Prop_lut6_I3_O)        0.043    -0.929 r  design_1_i/h_bert/address_counter_0/U0/i_tc_i_3/O
                         net (fo=3, routed)           0.352    -0.576    design_1_i/h_bert/address_counter_0/U0/i_tc_i_3_n_0
    SLICE_X42Y330        LUT5 (Prop_lut5_I3_O)        0.043    -0.533 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.492    -0.042    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.529     8.781    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[11]/C
                         clock pessimism             -0.557     8.224    
                         clock uncertainty           -0.066     8.157    
    SLICE_X43Y330        FDRE (Setup_fdre_C_R)       -0.304     7.853    design_1_i/h_bert/address_counter_0/U0/addr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.309ns (18.012%)  route 1.406ns (81.988%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 8.781 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.757ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.727    -1.757    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y328        FDRE (Prop_fdre_C_Q)         0.223    -1.534 r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/Q
                         net (fo=3, routed)           0.563    -0.972    design_1_i/h_bert/address_counter_0/U0/address[3]
    SLICE_X42Y330        LUT6 (Prop_lut6_I3_O)        0.043    -0.929 r  design_1_i/h_bert/address_counter_0/U0/i_tc_i_3/O
                         net (fo=3, routed)           0.352    -0.576    design_1_i/h_bert/address_counter_0/U0/i_tc_i_3_n_0
    SLICE_X42Y330        LUT5 (Prop_lut5_I3_O)        0.043    -0.533 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.492    -0.042    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.529     8.781    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[8]/C
                         clock pessimism             -0.557     8.224    
                         clock uncertainty           -0.066     8.157    
    SLICE_X43Y330        FDRE (Setup_fdre_C_R)       -0.304     7.853    design_1_i/h_bert/address_counter_0/U0/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.309ns (18.012%)  route 1.406ns (81.988%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 8.781 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.757ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.727    -1.757    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y328        FDRE (Prop_fdre_C_Q)         0.223    -1.534 r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/Q
                         net (fo=3, routed)           0.563    -0.972    design_1_i/h_bert/address_counter_0/U0/address[3]
    SLICE_X42Y330        LUT6 (Prop_lut6_I3_O)        0.043    -0.929 r  design_1_i/h_bert/address_counter_0/U0/i_tc_i_3/O
                         net (fo=3, routed)           0.352    -0.576    design_1_i/h_bert/address_counter_0/U0/i_tc_i_3_n_0
    SLICE_X42Y330        LUT5 (Prop_lut5_I3_O)        0.043    -0.533 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.492    -0.042    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.529     8.781    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[9]/C
                         clock pessimism             -0.557     8.224    
                         clock uncertainty           -0.066     8.157    
    SLICE_X43Y330        FDRE (Setup_fdre_C_R)       -0.304     7.853    design_1_i/h_bert/address_counter_0/U0/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.309ns (17.928%)  route 1.415ns (82.072%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 8.778 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.757ns
    Clock Pessimism Removal (CPR):    -0.535ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.727    -1.757    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y328        FDRE (Prop_fdre_C_Q)         0.223    -1.534 r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/Q
                         net (fo=3, routed)           0.563    -0.972    design_1_i/h_bert/address_counter_0/U0/address[3]
    SLICE_X42Y330        LUT6 (Prop_lut6_I3_O)        0.043    -0.929 r  design_1_i/h_bert/address_counter_0/U0/i_tc_i_3/O
                         net (fo=3, routed)           0.352    -0.576    design_1_i/h_bert/address_counter_0/U0/i_tc_i_3_n_0
    SLICE_X42Y330        LUT5 (Prop_lut5_I3_O)        0.043    -0.533 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.500    -0.034    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.526     8.778    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[0]/C
                         clock pessimism             -0.535     8.243    
                         clock uncertainty           -0.066     8.176    
    SLICE_X43Y328        FDRE (Setup_fdre_C_R)       -0.304     7.872    design_1_i/h_bert/address_counter_0/U0/addr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  7.906    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.309ns (17.928%)  route 1.415ns (82.072%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 8.778 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.757ns
    Clock Pessimism Removal (CPR):    -0.535ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.727    -1.757    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y328        FDRE (Prop_fdre_C_Q)         0.223    -1.534 r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/Q
                         net (fo=3, routed)           0.563    -0.972    design_1_i/h_bert/address_counter_0/U0/address[3]
    SLICE_X42Y330        LUT6 (Prop_lut6_I3_O)        0.043    -0.929 r  design_1_i/h_bert/address_counter_0/U0/i_tc_i_3/O
                         net (fo=3, routed)           0.352    -0.576    design_1_i/h_bert/address_counter_0/U0/i_tc_i_3_n_0
    SLICE_X42Y330        LUT5 (Prop_lut5_I3_O)        0.043    -0.533 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.500    -0.034    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.526     8.778    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[1]/C
                         clock pessimism             -0.535     8.243    
                         clock uncertainty           -0.066     8.176    
    SLICE_X43Y328        FDRE (Setup_fdre_C_R)       -0.304     7.872    design_1_i/h_bert/address_counter_0/U0/addr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  7.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.277%)  route 0.242ns (70.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          0.803    -0.322    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y328        FDRE (Prop_fdre_C_Q)         0.100    -0.222 r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/Q
                         net (fo=3, routed)           0.242     0.020    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X3Y132        RAMB18E1                                     r  design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.083    -0.284    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y132        RAMB18E1                                     r  design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.008    -0.275    
    RAMB18_X3Y132        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.092    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.100ns (29.137%)  route 0.243ns (70.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          0.806    -0.319    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y331        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y331        FDRE (Prop_fdre_C_Q)         0.100    -0.219 r  design_1_i/h_bert/address_counter_0/U0/addr_reg[13]/Q
                         net (fo=3, routed)           0.243     0.024    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    RAMB18_X3Y132        RAMB18E1                                     r  design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.083    -0.284    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y132        RAMB18E1                                     r  design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.008    -0.275    
    RAMB18_X3Y132        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.092    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.763%)  route 0.248ns (71.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          0.805    -0.320    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y330        FDRE (Prop_fdre_C_Q)         0.100    -0.220 r  design_1_i/h_bert/address_counter_0/U0/addr_reg[11]/Q
                         net (fo=3, routed)           0.248     0.028    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X3Y132        RAMB18E1                                     r  design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.083    -0.284    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y132        RAMB18E1                                     r  design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.008    -0.275    
    RAMB18_X3Y132        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.092    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.100ns (28.363%)  route 0.253ns (71.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          0.805    -0.320    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y330        FDRE (Prop_fdre_C_Q)         0.100    -0.220 r  design_1_i/h_bert/address_counter_0/U0/addr_reg[9]/Q
                         net (fo=3, routed)           0.253     0.033    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X3Y132        RAMB18E1                                     r  design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.083    -0.284    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y132        RAMB18E1                                     r  design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.008    -0.275    
    RAMB18_X3Y132        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.092    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.584%)  route 0.263ns (72.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          0.803    -0.322    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y328        FDRE (Prop_fdre_C_Q)         0.100    -0.222 r  design_1_i/h_bert/address_counter_0/U0/addr_reg[0]/Q
                         net (fo=5, routed)           0.263     0.041    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X3Y132        RAMB18E1                                     r  design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.083    -0.284    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y132        RAMB18E1                                     r  design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.008    -0.275    
    RAMB18_X3Y132        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.092    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.513%)  route 0.263ns (72.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          0.803    -0.322    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y328        FDRE (Prop_fdre_C_Q)         0.100    -0.222 r  design_1_i/h_bert/address_counter_0/U0/addr_reg[2]/Q
                         net (fo=3, routed)           0.263     0.042    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y132        RAMB18E1                                     r  design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.083    -0.284    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y132        RAMB18E1                                     r  design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.008    -0.275    
    RAMB18_X3Y132        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.092    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/sdata_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/dr_make8_0/U0/reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.637%)  route 0.115ns (47.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          0.763    -0.362    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X49Y332        FDPE                                         r  design_1_i/h_bert/data_recovery_0/U0/sdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y332        FDPE (Prop_fdpe_C_Q)         0.100    -0.262 r  design_1_i/h_bert/data_recovery_0/U0/sdata_reg[0]/Q
                         net (fo=3, routed)           0.115    -0.147    design_1_i/h_bert/dr_make8_0/U0/din[0]
    SLICE_X48Y330        LUT4 (Prop_lut4_I0_O)        0.028    -0.119 r  design_1_i/h_bert/dr_make8_0/U0/reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    design_1_i/h_bert/dr_make8_0/U0/p_1_in[0]
    SLICE_X48Y330        FDRE                                         r  design_1_i/h_bert/dr_make8_0/U0/reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.005    -0.361    design_1_i/h_bert/dr_make8_0/U0/clk
    SLICE_X48Y330        FDRE                                         r  design_1_i/h_bert/dr_make8_0/U0/reg_reg[0]/C
                         clock pessimism              0.009    -0.352    
    SLICE_X48Y330        FDRE (Hold_fdre_C_D)         0.087    -0.265    design_1_i/h_bert/dr_make8_0/U0/reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/dr_make8_0/U0/reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/dr_make8_0/U0/reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.171ns (71.912%)  route 0.067ns (28.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          0.761    -0.364    design_1_i/h_bert/dr_make8_0/U0/clk
    SLICE_X48Y330        FDRE                                         r  design_1_i/h_bert/dr_make8_0/U0/reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y330        FDRE (Prop_fdre_C_Q)         0.107    -0.257 r  design_1_i/h_bert/dr_make8_0/U0/reg_reg[2]/Q
                         net (fo=3, routed)           0.067    -0.190    design_1_i/h_bert/dr_make8_0/U0/dout[2]
    SLICE_X48Y330        LUT4 (Prop_lut4_I0_O)        0.064    -0.126 r  design_1_i/h_bert/dr_make8_0/U0/reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    design_1_i/h_bert/dr_make8_0/U0/p_1_in[3]
    SLICE_X48Y330        FDRE                                         r  design_1_i/h_bert/dr_make8_0/U0/reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.005    -0.361    design_1_i/h_bert/dr_make8_0/U0/clk
    SLICE_X48Y330        FDRE                                         r  design_1_i/h_bert/dr_make8_0/U0/reg_reg[3]/C
                         clock pessimism             -0.003    -0.364    
    SLICE_X48Y330        FDRE (Hold_fdre_C_D)         0.087    -0.277    design_1_i/h_bert/dr_make8_0/U0/reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/ddp_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/useb_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.171ns (71.439%)  route 0.068ns (28.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          0.764    -0.361    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ddp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y333        FDCE (Prop_fdce_C_Q)         0.107    -0.254 f  design_1_i/h_bert/data_recovery_0/U0/ddp_reg/Q
                         net (fo=3, routed)           0.068    -0.186    design_1_i/h_bert/data_recovery_0/U0/ddp
    SLICE_X50Y333        LUT6 (Prop_lut6_I0_O)        0.064    -0.122 r  design_1_i/h_bert/data_recovery_0/U0/useb_i_1/O
                         net (fo=1, routed)           0.000    -0.122    design_1_i/h_bert/data_recovery_0/U0/useb0
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/useb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.008    -0.358    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/useb_reg/C
                         clock pessimism             -0.003    -0.361    
    SLICE_X50Y333        FDCE (Hold_fdce_C_D)         0.087    -0.274    design_1_i/h_bert/data_recovery_0/U0/useb_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/ff_c2/C
                            (rising edge-triggered cell FDCE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/cz_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.107ns (63.426%)  route 0.062ns (36.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          0.765    -0.360    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_c2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y334        FDCE (Prop_fdce_C_Q)         0.107    -0.253 r  design_1_i/h_bert/data_recovery_0/U0/ff_c2/Q
                         net (fo=3, routed)           0.062    -0.191    design_1_i/h_bert/data_recovery_0/U0/cz[2]
    SLICE_X50Y334        FDPE                                         r  design_1_i/h_bert/data_recovery_0/U0/cz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.009    -0.357    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y334        FDPE                                         r  design_1_i/h_bert/data_recovery_0/U0/cz_reg[3]/C
                         clock pessimism             -0.003    -0.360    
    SLICE_X50Y334        FDPE (Hold_fdpe_C_D)         0.015    -0.345    design_1_i/h_bert/data_recovery_0/U0/cz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X3Y132    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X3Y132    design_1_i/h_bert/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         10.000      8.462      DSP48_X3Y130     design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X49Y332    design_1_i/h_bert/data_recovery_0/U0/aap_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X50Y334    design_1_i/h_bert/data_recovery_0/U0/bbp_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         10.000      9.250      SLICE_X49Y334    design_1_i/h_bert/data_recovery_0/U0/bz_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X50Y334    design_1_i/h_bert/data_recovery_0/U0/ccp_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X50Y333    design_1_i/h_bert/data_recovery_0/U0/ddp_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X49Y332    design_1_i/h_bert/data_recovery_0/U0/aap_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X49Y332    design_1_i/h_bert/data_recovery_0/U0/aap_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X50Y333    design_1_i/h_bert/data_recovery_0/U0/ddp_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X49Y333    design_1_i/h_bert/data_recovery_0/U0/dvalid_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X50Y333    design_1_i/h_bert/data_recovery_0/U0/dz_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X50Y333    design_1_i/h_bert/data_recovery_0/U0/ff_b1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X48Y333    design_1_i/h_bert/data_recovery_0/U0/useddd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X48Y330    design_1_i/h_bert/dr_make8_0/U0/reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X48Y330    design_1_i/h_bert/dr_make8_0/U0/reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X48Y330    design_1_i/h_bert/dr_make8_0/U0/reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X50Y333    design_1_i/h_bert/data_recovery_0/U0/ddn_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X50Y333    design_1_i/h_bert/data_recovery_0/U0/ddp_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X49Y333    design_1_i/h_bert/data_recovery_0/U0/dvalid_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X49Y333    design_1_i/h_bert/data_recovery_0/U0/dvalid_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         5.000       4.650      SLICE_X50Y333    design_1_i/h_bert/data_recovery_0/U0/dz_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X50Y333    design_1_i/h_bert/data_recovery_0/U0/ff_b1/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X50Y333    design_1_i/h_bert/data_recovery_0/U0/ff_d2/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X48Y333    design_1_i/h_bert/data_recovery_0/U0/pipe_ce0_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X48Y333    design_1_i/h_bert/data_recovery_0/U0/useaaa_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X50Y333    design_1_i/h_bert/data_recovery_0/U0/useb_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y19   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  notclk90_design_1_clk_wiz_1_0
  To Clock:  notclk90_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         notclk90_design_1_clk_wiz_1_0
Waveform(ns):       { 7.500 12.500 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.591      BUFGCTRL_X0Y21   design_1_i/clk_wiz_1/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDCE/C              n/a            0.700         10.000      9.300      SLICE_X51Y332    design_1_i/h_bert/data_recovery_0/U0/ff_d0/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X51Y332    design_1_i/h_bert/data_recovery_0/U0/ff_d0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X51Y332    design_1_i/h_bert/data_recovery_0/U0/ff_d0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X51Y332    design_1_i/h_bert/data_recovery_0/U0/ff_d0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X51Y332    design_1_i/h_bert/data_recovery_0/U0/ff_d0/C



---------------------------------------------------------------------------------------------------
From Clock:  notclk_design_1_clk_wiz_1_0
  To Clock:  notclk_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         notclk_design_1_clk_wiz_1_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y18   design_1_i/clk_wiz_1/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.700         10.000      9.300      SLICE_X51Y334    design_1_i/h_bert/data_recovery_0/U0/ff_c0/C
Min Period        n/a     FDCE/C              n/a            0.700         10.000      9.300      SLICE_X51Y333    design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X51Y333    design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X51Y334    design_1_i/h_bert/data_recovery_0/U0/ff_c0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X51Y334    design_1_i/h_bert/data_recovery_0/U0/ff_c0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X51Y333    design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X51Y333    design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X51Y334    design_1_i/h_bert/data_recovery_0/U0/ff_c0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X51Y334    design_1_i/h_bert/data_recovery_0/U0/ff_c0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X51Y333    design_1_i/h_bert/data_recovery_0/U0/ff_d1/C



---------------------------------------------------------------------------------------------------
From Clock:  ublaze_clk_design_1_clk_wiz_1_0
  To Clock:  ublaze_clk_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 0.793ns (15.860%)  route 4.207ns (84.140%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.693ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.608    -1.876    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I/Clk
    SLICE_X59Y301        FDRE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y301        FDRE (Prop_fdre_C_Q)         0.223    -1.653 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I/Using_FPGA.Native/Q
                         net (fo=7, routed)           0.791    -0.862    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/ex_MSR[0]
    SLICE_X57Y304        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    -0.575 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.575    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y305        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155    -0.420 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=19, routed)          0.657     0.236    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][2]
    SLICE_X64Y303        LUT3 (Prop_lut3_I0_O)        0.128     0.364 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=17, routed)          2.759     3.124    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X3Y58         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.436     8.688    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y58         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.693     7.994    
                         clock uncertainty           -0.066     7.928    
    RAMB36_X3Y58         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.511     7.417    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                          -3.124    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 0.781ns (15.614%)  route 4.221ns (84.386%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.693ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.608    -1.876    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X56Y301        FDRE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y301        FDRE (Prop_fdre_C_Q)         0.259    -1.617 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          0.996    -0.622    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y306        LUT6 (Prop_lut6_I1_O)        0.043    -0.579 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    -0.579    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X57Y306        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.386 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.386    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.333 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.333    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y308        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    -0.222 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=18, routed)          0.680     0.458    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][13]
    SLICE_X66Y305        LUT3 (Prop_lut3_I0_O)        0.122     0.580 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          2.545     3.126    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y58         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.436     8.688    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y58         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.693     7.994    
                         clock uncertainty           -0.066     7.928    
    RAMB36_X3Y58         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416     7.512    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.512    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 0.873ns (17.707%)  route 4.057ns (82.293%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 8.690 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.693ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.605    -1.879    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X60Y308        FDRE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y308        FDRE (Prop_fdre_C_Q)         0.259    -1.620 f  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/Q
                         net (fo=1, routed)           0.832    -0.788    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][20]
    SLICE_X60Y302        LUT6 (Prop_lut6_I1_O)        0.043    -0.745 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__3/i_/O
                         net (fo=1, routed)           0.000    -0.745    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X60Y302        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    -0.489 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.489    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X60Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.435 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.435    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X60Y304        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    -0.302 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.558     0.256    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X67Y304        LUT3 (Prop_lut3_I1_O)        0.128     0.384 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=17, routed)          2.667     3.051    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X3Y59         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.438     8.690    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y59         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.693     7.996    
                         clock uncertainty           -0.066     7.930    
    RAMB36_X3Y59         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.416     7.514    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -3.051    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.873ns (17.859%)  route 4.015ns (82.141%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.693ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.605    -1.879    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X60Y308        FDRE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y308        FDRE (Prop_fdre_C_Q)         0.259    -1.620 f  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/Q
                         net (fo=1, routed)           0.832    -0.788    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][20]
    SLICE_X60Y302        LUT6 (Prop_lut6_I1_O)        0.043    -0.745 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__3/i_/O
                         net (fo=1, routed)           0.000    -0.745    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X60Y302        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    -0.489 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.489    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X60Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.435 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.435    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X60Y304        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    -0.302 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.832     0.530    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X64Y303        LUT3 (Prop_lut3_I1_O)        0.128     0.658 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=17, routed)          2.351     3.009    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y58         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.436     8.688    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y58         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.693     7.994    
                         clock uncertainty           -0.066     7.928    
    RAMB36_X3Y58         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416     7.512    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.512    
                         arrival time                          -3.009    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.845ns (16.953%)  route 4.139ns (83.047%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns = ( 8.813 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.608    -1.876    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X56Y301        FDRE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y301        FDRE (Prop_fdre_C_Q)         0.259    -1.617 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          0.996    -0.622    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y306        LUT6 (Prop_lut6_I1_O)        0.043    -0.579 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    -0.579    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X57Y306        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.386 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.386    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.333 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.333    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y308        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.167 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=18, routed)          0.757     0.590    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][12]
    SLICE_X66Y305        LUT3 (Prop_lut3_I0_O)        0.131     0.721 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=17, routed)          2.387     3.108    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y63         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.561     8.813    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y63         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.583     8.229    
                         clock uncertainty           -0.066     8.163    
    RAMB36_X3Y63         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.511     7.652    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                          -3.108    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.845ns (16.948%)  route 4.141ns (83.052%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.171ns = ( 8.829 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.608    -1.876    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X56Y301        FDRE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y301        FDRE (Prop_fdre_C_Q)         0.259    -1.617 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          0.996    -0.622    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y306        LUT6 (Prop_lut6_I1_O)        0.043    -0.579 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    -0.579    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X57Y306        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.386 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.386    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.333 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.333    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y308        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.167 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=18, routed)          0.757     0.590    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][12]
    SLICE_X66Y305        LUT3 (Prop_lut3_I0_O)        0.131     0.721 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=17, routed)          2.389     3.110    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y60         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.577     8.829    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y60         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.583     8.245    
                         clock uncertainty           -0.066     8.179    
    RAMB36_X2Y60         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.511     7.668    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.793ns (16.747%)  route 3.942ns (83.253%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 8.690 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.693ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.608    -1.876    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I/Clk
    SLICE_X59Y301        FDRE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y301        FDRE (Prop_fdre_C_Q)         0.223    -1.653 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I/Using_FPGA.Native/Q
                         net (fo=7, routed)           0.791    -0.862    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/ex_MSR[0]
    SLICE_X57Y304        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    -0.575 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.575    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y305        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155    -0.420 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=19, routed)          0.657     0.236    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][2]
    SLICE_X64Y303        LUT3 (Prop_lut3_I0_O)        0.128     0.364 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=17, routed)          2.494     2.859    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X3Y59         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.438     8.690    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y59         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.693     7.996    
                         clock uncertainty           -0.066     7.930    
    RAMB36_X3Y59         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.511     7.419    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 0.876ns (18.826%)  route 3.777ns (81.174%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.693ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.605    -1.879    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X60Y308        FDRE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y308        FDRE (Prop_fdre_C_Q)         0.259    -1.620 f  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/Q
                         net (fo=1, routed)           0.832    -0.788    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][20]
    SLICE_X60Y302        LUT6 (Prop_lut6_I1_O)        0.043    -0.745 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__3/i_/O
                         net (fo=1, routed)           0.000    -0.745    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X60Y302        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    -0.489 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.489    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X60Y303        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.435 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.435    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X60Y304        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    -0.302 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.832     0.530    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X64Y303        LUT3 (Prop_lut3_I1_O)        0.131     0.661 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=17, routed)          2.113     2.774    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y58         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.436     8.688    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y58         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.693     7.994    
                         clock uncertainty           -0.066     7.928    
    RAMB36_X3Y58         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.505     7.423    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.423    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.781ns (16.487%)  route 3.956ns (83.513%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 8.690 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.693ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.608    -1.876    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X56Y301        FDRE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y301        FDRE (Prop_fdre_C_Q)         0.259    -1.617 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          0.996    -0.622    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y306        LUT6 (Prop_lut6_I1_O)        0.043    -0.579 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    -0.579    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X57Y306        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.386 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.386    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.333 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.333    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y308        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    -0.222 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=18, routed)          0.680     0.458    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][13]
    SLICE_X66Y305        LUT3 (Prop_lut3_I0_O)        0.122     0.580 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          2.280     2.861    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y59         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.438     8.690    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y59         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.693     7.996    
                         clock uncertainty           -0.066     7.930    
    RAMB36_X3Y59         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416     7.514    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 0.345ns (7.129%)  route 4.494ns (92.871%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 8.690 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.893ns
    Clock Pessimism Removal (CPR):    -0.693ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.591    -1.893    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X64Y321        FDRE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y321        FDRE (Prop_fdre_C_Q)         0.259    -1.634 f  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=669, routed)         1.677     0.043    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X67Y300        LUT6 (Prop_lut6_I5_O)        0.043     0.086 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_1/O
                         net (fo=2, routed)           0.098     0.184    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/out
    SLICE_X67Y300        LUT6 (Prop_lut6_I0_O)        0.043     0.227 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=20, routed)          2.719     2.946    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb
    RAMB36_X3Y59         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.438     8.690    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y59         RAMB36E1                                     r  design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.693     7.996    
                         clock uncertainty           -0.066     7.930    
    RAMB36_X3Y59         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328     7.602    design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.602    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  4.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.779    -0.346    design_1_i/h_microblaze/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y311        FDRE                                         r  design_1_i/h_microblaze/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y311        FDRE (Prop_fdre_C_Q)         0.100    -0.246 r  design_1_i/h_microblaze/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.055    -0.191    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[18]
    SLICE_X46Y311        FDRE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.026    -0.340    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X46Y311        FDRE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/C
                         clock pessimism              0.005    -0.335    
    SLICE_X46Y311        FDRE (Hold_fdre_C_D)         0.059    -0.276    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].GPIO_DBus_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.720    -0.405    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y324        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y324        FDRE (Prop_fdre_C_Q)         0.100    -0.305 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[28]/Q
                         net (fo=1, routed)           0.055    -0.250    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_In_reg[0][3]
    SLICE_X56Y324        LUT6 (Prop_lut6_I1_O)        0.028    -0.222 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].GPIO_DBus_i[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[28]_0
    SLICE_X56Y324        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].GPIO_DBus_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.963    -0.403    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y324        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].GPIO_DBus_i_reg[28]/C
                         clock pessimism              0.009    -0.394    
    SLICE_X56Y324        FDRE (Hold_fdre_C_D)         0.087    -0.307    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[28].GPIO_DBus_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[29].GPIO_DBus_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.754    -0.371    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y326        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[29].GPIO_DBus_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y326        FDRE (Prop_fdre_C_Q)         0.100    -0.271 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[29].GPIO_DBus_i_reg[29]/Q
                         net (fo=1, routed)           0.055    -0.216    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[29].GPIO_DBus_i_reg
    SLICE_X52Y326        LUT6 (Prop_lut6_I5_O)        0.028    -0.188 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/axi_gpio_0/U0/ip2bus_data[29]
    SLICE_X52Y326        FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.998    -0.368    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X52Y326        FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism              0.008    -0.360    
    SLICE_X52Y326        FDRE (Hold_fdre_C_D)         0.087    -0.273    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.869%)  route 0.123ns (55.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.732    -0.393    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X65Y303        FDSE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y303        FDSE (Prop_fdse_C_Q)         0.100    -0.293 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/Q
                         net (fo=4, routed)           0.123    -0.170    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S22_in
    SLICE_X66Y302        SRL16E                                       r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.978    -0.388    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X66Y302        SRL16E                                       r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/CLK
                         clock pessimism              0.028    -0.360    
    SLICE_X66Y302        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.261    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.468%)  route 0.071ns (35.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.757    -0.368    design_1_i/h_microblaze/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X53Y320        FDRE                                         r  design_1_i/h_microblaze/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y320        FDRE (Prop_fdre_C_Q)         0.100    -0.268 r  design_1_i/h_microblaze/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]/Q
                         net (fo=5, routed)           0.071    -0.197    design_1_i/h_microblaze/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/read_Mux_In[53]
    SLICE_X52Y320        LUT4 (Prop_lut4_I3_O)        0.028    -0.169 r  design_1_i/h_microblaze/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[10].LOAD_REG_I_i_1__0/O
                         net (fo=1, routed)           0.000    -0.169    design_1_i/h_microblaze/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_8
    SLICE_X52Y320        FDRE                                         r  design_1_i/h_microblaze/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.002    -0.364    design_1_i/h_microblaze/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X52Y320        FDRE                                         r  design_1_i/h_microblaze/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I/C
                         clock pessimism              0.007    -0.357    
    SLICE_X52Y320        FDRE (Hold_fdre_C_D)         0.087    -0.270    design_1_i/h_microblaze/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.521%)  route 0.102ns (46.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.729    -0.396    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X66Y310        FDSE                                         r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y310        FDSE (Prop_fdse_C_Q)         0.118    -0.278 r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/Q
                         net (fo=4, routed)           0.102    -0.175    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S142_in
    SLICE_X66Y309        SRL16E                                       r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.976    -0.390    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X66Y309        SRL16E                                       r  design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/CLK
                         clock pessimism              0.009    -0.381    
    SLICE_X66Y309        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.282    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.756    -0.369    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X53Y328        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y328        FDRE (Prop_fdre_C_Q)         0.100    -0.269 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055    -0.214    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_12
    SLICE_X53Y328        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.001    -0.365    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X53Y328        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.004    -0.369    
    SLICE_X53Y328        FDRE (Hold_fdre_C_D)         0.047    -0.322    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.367ns
    Clock Pessimism Removal (CPR):    0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.758    -0.367    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X49Y327        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y327        FDRE (Prop_fdre_C_Q)         0.100    -0.267 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055    -0.212    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_1
    SLICE_X49Y327        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.002    -0.364    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X49Y327        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.003    -0.367    
    SLICE_X49Y327        FDRE (Hold_fdre_C_D)         0.047    -0.320    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.367ns
    Clock Pessimism Removal (CPR):    0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.758    -0.367    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X51Y327        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y327        FDRE (Prop_fdre_C_Q)         0.100    -0.267 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055    -0.212    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_20
    SLICE_X51Y327        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.002    -0.364    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X51Y327        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.003    -0.367    
    SLICE_X51Y327        FDRE (Hold_fdre_C_D)         0.047    -0.320    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.759    -0.366    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X51Y328        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y328        FDRE (Prop_fdre_C_Q)         0.100    -0.266 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055    -0.211    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_10
    SLICE_X51Y328        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.003    -0.363    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X51Y328        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.003    -0.366    
    SLICE_X51Y328        FDRE (Hold_fdre_C_D)         0.047    -0.319    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ublaze_clk_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X3Y58     design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X3Y58     design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y63     design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y63     design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y62     design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y62     design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X3Y60     design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X3Y60     design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y61     design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y61     design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y302    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y302    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y302    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y302    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y302    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y302    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y302    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y302    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y311    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y311    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y310    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y310    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y310    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y310    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y310    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y310    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y310    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y310    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y311    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y311    design_1_i/h_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk90_design_1_clk_wiz_1_0
  To Clock:  clk_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/ff_b0/C
                            (rising edge-triggered cell FDCE clocked by clk90_design_1_clk_wiz_1_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_b1/D
                            (rising edge-triggered cell FDCE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - clk90_design_1_clk_wiz_1_0 rise@2.500ns)
  Data Path Delay:        0.648ns  (logic 0.259ns (39.942%)  route 0.389ns (60.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 8.714 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.823ns = ( 0.677 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_design_1_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     4.535    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.309    -2.774 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.697    -1.077    design_1_i/clk_wiz_1/inst/clk90_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093    -0.984 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=1, routed)           1.661     0.677    design_1_i/h_bert/data_recovery_0/U0/clk90
    SLICE_X50Y332        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_b0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y332        FDCE (Prop_fdce_C_Q)         0.259     0.936 r  design_1_i/h_bert/data_recovery_0/U0/ff_b0/Q
                         net (fo=1, routed)           0.389     1.325    design_1_i/h_bert/data_recovery_0/U0/bz[0]
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_b1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.462     8.714    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_b1/C
                         clock pessimism             -0.877     7.837    
                         clock uncertainty           -0.186     7.650    
    SLICE_X50Y333        FDCE (Setup_fdce_C_D)        0.013     7.663    design_1_i/h_bert/data_recovery_0/U0/ff_b1
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -1.325    
  -------------------------------------------------------------------
                         slack                                  6.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.275ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/ff_b0/C
                            (rising edge-triggered cell FDCE clocked by clk90_design_1_clk_wiz_1_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_b1/D
                            (rising edge-triggered cell FDCE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - clk90_design_1_clk_wiz_1_0 rise@2.500ns)
  Data Path Delay:        0.320ns  (logic 0.118ns (36.824%)  route 0.202ns (63.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.362ns = ( 2.138 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_design_1_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.859     0.580 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.769     1.349    design_1_i/clk_wiz_1/inst/clk90_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.375 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=1, routed)           0.763     2.138    design_1_i/h_bert/data_recovery_0/U0/clk90
    SLICE_X50Y332        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_b0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y332        FDCE (Prop_fdce_C_Q)         0.118     2.256 r  design_1_i/h_bert/data_recovery_0/U0/ff_b0/Q
                         net (fo=1, routed)           0.202     2.458    design_1_i/h_bert/data_recovery_0/U0/bz[0]
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_b1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.008    -0.358    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_b1/C
                         clock pessimism              0.310    -0.048    
                         clock uncertainty            0.186     0.138    
    SLICE_X50Y333        FDCE (Hold_fdce_C_D)         0.045     0.183    design_1_i/h_bert/data_recovery_0/U0/ff_b1
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  2.275    





---------------------------------------------------------------------------------------------------
From Clock:  notclk_design_1_clk_wiz_1_0
  To Clock:  clk_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
                            (rising edge-triggered cell FDCE clocked by notclk_design_1_clk_wiz_1_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_d2/D
                            (rising edge-triggered cell FDCE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - notclk_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        0.424ns  (logic 0.223ns (52.545%)  route 0.201ns (47.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 8.714 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.822ns = ( 3.178 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock notclk_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     5.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     7.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309    -0.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     1.423    design_1_i/clk_wiz_1/inst/notclk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.516 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2, routed)           1.662     3.178    design_1_i/h_bert/data_recovery_0/U0/notclk
    SLICE_X51Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.223     3.401 r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/Q
                         net (fo=3, routed)           0.201     3.602    design_1_i/h_bert/data_recovery_0/U0/dz[1]
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.462     8.714    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d2/C
                         clock pessimism             -0.877     7.837    
                         clock uncertainty           -0.186     7.650    
    SLICE_X50Y333        FDCE (Setup_fdce_C_D)        0.000     7.650    design_1_i/h_bert/data_recovery_0/U0/ff_d2
  -------------------------------------------------------------------
                         required time                          7.650    
                         arrival time                          -3.602    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/ff_c0/C
                            (rising edge-triggered cell FDCE clocked by notclk_design_1_clk_wiz_1_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_c1/D
                            (rising edge-triggered cell FDCE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - notclk_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        0.415ns  (logic 0.223ns (53.752%)  route 0.192ns (46.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.821ns = ( 3.179 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock notclk_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     5.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     7.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309    -0.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     1.423    design_1_i/clk_wiz_1/inst/notclk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.516 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2, routed)           1.663     3.179    design_1_i/h_bert/data_recovery_0/U0/notclk
    SLICE_X51Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_c0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y334        FDCE (Prop_fdce_C_Q)         0.223     3.402 r  design_1_i/h_bert/data_recovery_0/U0/ff_c0/Q
                         net (fo=1, routed)           0.192     3.594    design_1_i/h_bert/data_recovery_0/U0/cz[0]
    SLICE_X50Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_c1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.463     8.715    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_c1/C
                         clock pessimism             -0.877     7.838    
                         clock uncertainty           -0.186     7.651    
    SLICE_X50Y334        FDCE (Setup_fdce_C_D)        0.013     7.664    design_1_i/h_bert/data_recovery_0/U0/ff_c1
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
                            (rising edge-triggered cell FDCE clocked by notclk_design_1_clk_wiz_1_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ddn_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - notclk_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        0.434ns  (logic 0.266ns (61.272%)  route 0.168ns (38.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 8.714 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.822ns = ( 3.178 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock notclk_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     5.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     7.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309    -0.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     1.423    design_1_i/clk_wiz_1/inst/notclk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.516 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2, routed)           1.662     3.178    design_1_i/h_bert/data_recovery_0/U0/notclk
    SLICE_X51Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.223     3.401 r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/Q
                         net (fo=3, routed)           0.168     3.569    design_1_i/h_bert/data_recovery_0/U0/dz[1]
    SLICE_X50Y333        LUT2 (Prop_lut2_I0_O)        0.043     3.612 r  design_1_i/h_bert/data_recovery_0/U0/ddn_i_1/O
                         net (fo=1, routed)           0.000     3.612    design_1_i/h_bert/data_recovery_0/U0/ddn0
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ddn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.462     8.714    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ddn_reg/C
                         clock pessimism             -0.877     7.837    
                         clock uncertainty           -0.186     7.650    
    SLICE_X50Y333        FDCE (Setup_fdce_C_D)        0.064     7.714    design_1_i/h_bert/data_recovery_0/U0/ddn_reg
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
                            (rising edge-triggered cell FDCE clocked by notclk_design_1_clk_wiz_1_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ddp_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - notclk_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        0.438ns  (logic 0.270ns (61.625%)  route 0.168ns (38.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 8.714 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.822ns = ( 3.178 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock notclk_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     5.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     7.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.309    -0.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.697     1.423    design_1_i/clk_wiz_1/inst/notclk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.516 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2, routed)           1.662     3.178    design_1_i/h_bert/data_recovery_0/U0/notclk
    SLICE_X51Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.223     3.401 f  design_1_i/h_bert/data_recovery_0/U0/ff_d1/Q
                         net (fo=3, routed)           0.168     3.569    design_1_i/h_bert/data_recovery_0/U0/dz[1]
    SLICE_X50Y333        LUT2 (Prop_lut2_I1_O)        0.047     3.616 r  design_1_i/h_bert/data_recovery_0/U0/ddp_i_1/O
                         net (fo=1, routed)           0.000     3.616    design_1_i/h_bert/data_recovery_0/U0/ddp_i_1_n_0
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ddp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.462     8.714    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ddp_reg/C
                         clock pessimism             -0.877     7.837    
                         clock uncertainty           -0.186     7.650    
    SLICE_X50Y333        FDCE (Setup_fdce_C_D)        0.086     7.736    design_1_i/h_bert/data_recovery_0/U0/ddp_reg
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                  4.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.623ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
                            (rising edge-triggered cell FDCE clocked by notclk_design_1_clk_wiz_1_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ddp_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - notclk_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.597%)  route 0.088ns (40.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.361ns = ( 4.639 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock notclk_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     5.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     5.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859     3.080 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769     3.849    design_1_i/clk_wiz_1/inst/notclk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.875 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2, routed)           0.764     4.639    design_1_i/h_bert/data_recovery_0/U0/notclk
    SLICE_X51Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.100     4.739 f  design_1_i/h_bert/data_recovery_0/U0/ff_d1/Q
                         net (fo=3, routed)           0.088     4.827    design_1_i/h_bert/data_recovery_0/U0/dz[1]
    SLICE_X50Y333        LUT2 (Prop_lut2_I1_O)        0.030     4.857 r  design_1_i/h_bert/data_recovery_0/U0/ddp_i_1/O
                         net (fo=1, routed)           0.000     4.857    design_1_i/h_bert/data_recovery_0/U0/ddp_i_1_n_0
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ddp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.008    -0.358    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ddp_reg/C
                         clock pessimism              0.310    -0.048    
                         clock uncertainty            0.186     0.138    
    SLICE_X50Y333        FDCE (Hold_fdce_C_D)         0.096     0.234    design_1_i/h_bert/data_recovery_0/U0/ddp_reg
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                           4.857    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.630ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
                            (rising edge-triggered cell FDCE clocked by notclk_design_1_clk_wiz_1_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ddn_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - notclk_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.361ns = ( 4.639 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock notclk_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     5.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     5.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859     3.080 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769     3.849    design_1_i/clk_wiz_1/inst/notclk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.875 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2, routed)           0.764     4.639    design_1_i/h_bert/data_recovery_0/U0/notclk
    SLICE_X51Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.100     4.739 r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/Q
                         net (fo=3, routed)           0.088     4.827    design_1_i/h_bert/data_recovery_0/U0/dz[1]
    SLICE_X50Y333        LUT2 (Prop_lut2_I0_O)        0.028     4.855 r  design_1_i/h_bert/data_recovery_0/U0/ddn_i_1/O
                         net (fo=1, routed)           0.000     4.855    design_1_i/h_bert/data_recovery_0/U0/ddn0
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ddn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.008    -0.358    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ddn_reg/C
                         clock pessimism              0.310    -0.048    
                         clock uncertainty            0.186     0.138    
    SLICE_X50Y333        FDCE (Hold_fdce_C_D)         0.087     0.225    design_1_i/h_bert/data_recovery_0/U0/ddn_reg
  -------------------------------------------------------------------
                         required time                         -0.225    
                         arrival time                           4.855    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.652ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/ff_c0/C
                            (rising edge-triggered cell FDCE clocked by notclk_design_1_clk_wiz_1_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_c1/D
                            (rising edge-triggered cell FDCE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - notclk_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns
    Source Clock Delay      (SCD):    -0.360ns = ( 4.640 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock notclk_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     5.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     5.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859     3.080 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769     3.849    design_1_i/clk_wiz_1/inst/notclk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.875 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2, routed)           0.765     4.640    design_1_i/h_bert/data_recovery_0/U0/notclk
    SLICE_X51Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_c0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y334        FDCE (Prop_fdce_C_Q)         0.100     4.740 r  design_1_i/h_bert/data_recovery_0/U0/ff_c0/Q
                         net (fo=1, routed)           0.096     4.836    design_1_i/h_bert/data_recovery_0/U0/cz[0]
    SLICE_X50Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_c1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.009    -0.357    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_c1/C
                         clock pessimism              0.310    -0.047    
                         clock uncertainty            0.186     0.139    
    SLICE_X50Y334        FDCE (Hold_fdce_C_D)         0.045     0.184    design_1_i/h_bert/data_recovery_0/U0/ff_c1
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           4.836    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.666ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
                            (rising edge-triggered cell FDCE clocked by notclk_design_1_clk_wiz_1_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_d2/D
                            (rising edge-triggered cell FDCE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - notclk_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.685%)  route 0.105ns (51.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.361ns = ( 4.639 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock notclk_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     5.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     5.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.859     3.080 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.769     3.849    design_1_i/clk_wiz_1/inst/notclk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.875 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2, routed)           0.764     4.639    design_1_i/h_bert/data_recovery_0/U0/notclk
    SLICE_X51Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.100     4.739 r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/Q
                         net (fo=3, routed)           0.105     4.844    design_1_i/h_bert/data_recovery_0/U0/dz[1]
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.008    -0.358    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d2/C
                         clock pessimism              0.310    -0.048    
                         clock uncertainty            0.186     0.138    
    SLICE_X50Y333        FDCE (Hold_fdce_C_D)         0.040     0.178    design_1_i/h_bert/data_recovery_0/U0/ff_d2
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           4.844    
  -------------------------------------------------------------------
                         slack                                  4.666    





---------------------------------------------------------------------------------------------------
From Clock:  ublaze_clk_design_1_clk_wiz_1_0
  To Clock:  clk_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.302ns (13.335%)  route 1.963ns (86.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 8.778 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.655    -1.829    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y322        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y322        FDRE (Prop_fdre_C_Q)         0.259    -1.570 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=19, routed)          1.463    -0.107    design_1_i/h_bert/address_counter_0/U0/rst
    SLICE_X42Y330        LUT5 (Prop_lut5_I4_O)        0.043    -0.064 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.500     0.435    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.526     8.778    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[0]/C
                         clock pessimism             -0.877     7.901    
                         clock uncertainty           -0.186     7.714    
    SLICE_X43Y328        FDRE (Setup_fdre_C_R)       -0.304     7.410    design_1_i/h_bert/address_counter_0/U0/addr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.410    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.302ns (13.335%)  route 1.963ns (86.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 8.778 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.655    -1.829    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y322        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y322        FDRE (Prop_fdre_C_Q)         0.259    -1.570 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=19, routed)          1.463    -0.107    design_1_i/h_bert/address_counter_0/U0/rst
    SLICE_X42Y330        LUT5 (Prop_lut5_I4_O)        0.043    -0.064 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.500     0.435    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.526     8.778    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[1]/C
                         clock pessimism             -0.877     7.901    
                         clock uncertainty           -0.186     7.714    
    SLICE_X43Y328        FDRE (Setup_fdre_C_R)       -0.304     7.410    design_1_i/h_bert/address_counter_0/U0/addr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.410    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.302ns (13.335%)  route 1.963ns (86.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 8.778 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.655    -1.829    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y322        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y322        FDRE (Prop_fdre_C_Q)         0.259    -1.570 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=19, routed)          1.463    -0.107    design_1_i/h_bert/address_counter_0/U0/rst
    SLICE_X42Y330        LUT5 (Prop_lut5_I4_O)        0.043    -0.064 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.500     0.435    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.526     8.778    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[2]/C
                         clock pessimism             -0.877     7.901    
                         clock uncertainty           -0.186     7.714    
    SLICE_X43Y328        FDRE (Setup_fdre_C_R)       -0.304     7.410    design_1_i/h_bert/address_counter_0/U0/addr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.410    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.302ns (13.335%)  route 1.963ns (86.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 8.778 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.655    -1.829    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y322        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y322        FDRE (Prop_fdre_C_Q)         0.259    -1.570 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=19, routed)          1.463    -0.107    design_1_i/h_bert/address_counter_0/U0/rst
    SLICE_X42Y330        LUT5 (Prop_lut5_I4_O)        0.043    -0.064 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.500     0.435    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.526     8.778    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y328        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[3]/C
                         clock pessimism             -0.877     7.901    
                         clock uncertainty           -0.186     7.714    
    SLICE_X43Y328        FDRE (Setup_fdre_C_R)       -0.304     7.410    design_1_i/h_bert/address_counter_0/U0/addr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.410    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.302ns (13.382%)  route 1.955ns (86.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 8.781 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.655    -1.829    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y322        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y322        FDRE (Prop_fdre_C_Q)         0.259    -1.570 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=19, routed)          1.463    -0.107    design_1_i/h_bert/address_counter_0/U0/rst
    SLICE_X42Y330        LUT5 (Prop_lut5_I4_O)        0.043    -0.064 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.492     0.427    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.529     8.781    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[10]/C
                         clock pessimism             -0.877     7.904    
                         clock uncertainty           -0.186     7.717    
    SLICE_X43Y330        FDRE (Setup_fdre_C_R)       -0.304     7.413    design_1_i/h_bert/address_counter_0/U0/addr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.302ns (13.382%)  route 1.955ns (86.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 8.781 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.655    -1.829    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y322        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y322        FDRE (Prop_fdre_C_Q)         0.259    -1.570 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=19, routed)          1.463    -0.107    design_1_i/h_bert/address_counter_0/U0/rst
    SLICE_X42Y330        LUT5 (Prop_lut5_I4_O)        0.043    -0.064 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.492     0.427    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.529     8.781    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[11]/C
                         clock pessimism             -0.877     7.904    
                         clock uncertainty           -0.186     7.717    
    SLICE_X43Y330        FDRE (Setup_fdre_C_R)       -0.304     7.413    design_1_i/h_bert/address_counter_0/U0/addr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.302ns (13.382%)  route 1.955ns (86.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 8.781 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.655    -1.829    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y322        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y322        FDRE (Prop_fdre_C_Q)         0.259    -1.570 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=19, routed)          1.463    -0.107    design_1_i/h_bert/address_counter_0/U0/rst
    SLICE_X42Y330        LUT5 (Prop_lut5_I4_O)        0.043    -0.064 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.492     0.427    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.529     8.781    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[8]/C
                         clock pessimism             -0.877     7.904    
                         clock uncertainty           -0.186     7.717    
    SLICE_X43Y330        FDRE (Setup_fdre_C_R)       -0.304     7.413    design_1_i/h_bert/address_counter_0/U0/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.302ns (13.382%)  route 1.955ns (86.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 8.781 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.655    -1.829    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y322        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y322        FDRE (Prop_fdre_C_Q)         0.259    -1.570 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=19, routed)          1.463    -0.107    design_1_i/h_bert/address_counter_0/U0/rst
    SLICE_X42Y330        LUT5 (Prop_lut5_I4_O)        0.043    -0.064 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.492     0.427    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.529     8.781    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y330        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[9]/C
                         clock pessimism             -0.877     7.904    
                         clock uncertainty           -0.186     7.717    
    SLICE_X43Y330        FDRE (Setup_fdre_C_R)       -0.304     7.413    design_1_i/h_bert/address_counter_0/U0/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.302ns (13.902%)  route 1.870ns (86.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 8.781 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.655    -1.829    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y322        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y322        FDRE (Prop_fdre_C_Q)         0.259    -1.570 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=19, routed)          1.463    -0.107    design_1_i/h_bert/address_counter_0/U0/rst
    SLICE_X42Y330        LUT5 (Prop_lut5_I4_O)        0.043    -0.064 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.407     0.343    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y331        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.529     8.781    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y331        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[12]/C
                         clock pessimism             -0.877     7.904    
                         clock uncertainty           -0.186     7.717    
    SLICE_X43Y331        FDRE (Setup_fdre_C_R)       -0.304     7.413    design_1_i/h_bert/address_counter_0/U0/addr_reg[12]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/addr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.302ns (13.902%)  route 1.870ns (86.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 8.781 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.829ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.655    -1.829    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y322        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y322        FDRE (Prop_fdre_C_Q)         0.259    -1.570 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=19, routed)          1.463    -0.107    design_1_i/h_bert/address_counter_0/U0/rst
    SLICE_X42Y330        LUT5 (Prop_lut5_I4_O)        0.043    -0.064 r  design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1/O
                         net (fo=15, routed)          0.407     0.343    design_1_i/h_bert/address_counter_0/U0/addr[13]_i_1_n_0
    SLICE_X43Y331        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.529     8.781    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y331        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/addr_reg[13]/C
                         clock pessimism             -0.877     7.904    
                         clock uncertainty           -0.186     7.717    
    SLICE_X43Y331        FDRE (Setup_fdre_C_R)       -0.304     7.413    design_1_i/h_bert/address_counter_0/U0/addr_reg[13]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  7.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTALLCARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.091ns (11.411%)  route 0.707ns (88.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.721    -0.404    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y323        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y323        FDRE (Prop_fdre_C_Q)         0.091    -0.313 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=6, routed)           0.707     0.394    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/SCLR
    DSP48_X3Y130         DSP48E1                                      r  design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTALLCARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.055    -0.312    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/CLK
    DSP48_X3Y130         DSP48E1                                      r  design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.310    -0.001    
                         clock uncertainty            0.186     0.185    
    DSP48_X3Y130         DSP48E1 (Hold_dsp48e1_CLK_RSTALLCARRYIN)
                                                      0.013     0.198    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/count_ones_8_0/U0/c_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.130ns (19.655%)  route 0.531ns (80.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760    -0.365    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.265 f  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173    -0.092    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030    -0.062 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.359     0.296    design_1_i/h_bert/count_ones_8_0/U0/rst
    SLICE_X50Y329        FDRE                                         r  design_1_i/h_bert/count_ones_8_0/U0/c_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.004    -0.362    design_1_i/h_bert/count_ones_8_0/U0/clk
    SLICE_X50Y329        FDRE                                         r  design_1_i/h_bert/count_ones_8_0/U0/c_reg[0]/C
                         clock pessimism              0.310    -0.052    
                         clock uncertainty            0.186     0.134    
    SLICE_X50Y329        FDRE (Hold_fdre_C_R)        -0.035     0.099    design_1_i/h_bert/count_ones_8_0/U0/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/count_ones_8_0/U0/c_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.130ns (19.655%)  route 0.531ns (80.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760    -0.365    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.265 f  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173    -0.092    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030    -0.062 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.359     0.296    design_1_i/h_bert/count_ones_8_0/U0/rst
    SLICE_X50Y329        FDRE                                         r  design_1_i/h_bert/count_ones_8_0/U0/c_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.004    -0.362    design_1_i/h_bert/count_ones_8_0/U0/clk
    SLICE_X50Y329        FDRE                                         r  design_1_i/h_bert/count_ones_8_0/U0/c_reg[1]/C
                         clock pessimism              0.310    -0.052    
                         clock uncertainty            0.186     0.134    
    SLICE_X50Y329        FDRE (Hold_fdre_C_R)        -0.035     0.099    design_1_i/h_bert/count_ones_8_0/U0/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/count_ones_8_0/U0/c_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.130ns (19.655%)  route 0.531ns (80.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760    -0.365    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.265 f  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173    -0.092    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030    -0.062 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.359     0.296    design_1_i/h_bert/count_ones_8_0/U0/rst
    SLICE_X50Y329        FDRE                                         r  design_1_i/h_bert/count_ones_8_0/U0/c_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.004    -0.362    design_1_i/h_bert/count_ones_8_0/U0/clk
    SLICE_X50Y329        FDRE                                         r  design_1_i/h_bert/count_ones_8_0/U0/c_reg[2]/C
                         clock pessimism              0.310    -0.052    
                         clock uncertainty            0.186     0.134    
    SLICE_X50Y329        FDRE (Hold_fdre_C_R)        -0.035     0.099    design_1_i/h_bert/count_ones_8_0/U0/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/count_ones_8_0/U0/c_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.130ns (19.655%)  route 0.531ns (80.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760    -0.365    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.265 f  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173    -0.092    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030    -0.062 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.359     0.296    design_1_i/h_bert/count_ones_8_0/U0/rst
    SLICE_X50Y329        FDRE                                         r  design_1_i/h_bert/count_ones_8_0/U0/c_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.004    -0.362    design_1_i/h_bert/count_ones_8_0/U0/clk
    SLICE_X50Y329        FDRE                                         r  design_1_i/h_bert/count_ones_8_0/U0/c_reg[3]/C
                         clock pessimism              0.310    -0.052    
                         clock uncertainty            0.186     0.134    
    SLICE_X50Y329        FDRE (Hold_fdre_C_R)        -0.035     0.099    design_1_i/h_bert/count_ones_8_0/U0/c_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.091ns (12.063%)  route 0.663ns (87.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.721    -0.404    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y323        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y323        FDRE (Prop_fdre_C_Q)         0.091    -0.313 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=6, routed)           0.663     0.350    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/SCLR
    DSP48_X3Y130         DSP48E1                                      r  design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.055    -0.312    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/CLK
    DSP48_X3Y130         DSP48E1                                      r  design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.310    -0.001    
                         clock uncertainty            0.186     0.185    
    DSP48_X3Y130         DSP48E1 (Hold_dsp48e1_CLK_RSTP)
                                                     -0.041     0.144    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTALUMODE
                            (rising edge-triggered cell DSP48E1 clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.091ns (11.038%)  route 0.733ns (88.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.721    -0.404    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y323        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y323        FDRE (Prop_fdre_C_Q)         0.091    -0.313 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=6, routed)           0.733     0.421    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/SCLR
    DSP48_X3Y130         DSP48E1                                      r  design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTALUMODE
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.055    -0.312    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/CLK
    DSP48_X3Y130         DSP48E1                                      r  design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.310    -0.001    
                         clock uncertainty            0.186     0.185    
    DSP48_X3Y130         DSP48E1 (Hold_dsp48e1_CLK_RSTALUMODE)
                                                      0.002     0.187    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/address_counter_0/U0/i_tc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.146ns (17.394%)  route 0.693ns (82.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.367ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.758    -0.367    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y322        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y322        FDRE (Prop_fdre_C_Q)         0.118    -0.249 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=19, routed)          0.693     0.444    design_1_i/h_bert/address_counter_0/U0/rst
    SLICE_X43Y327        LUT6 (Prop_lut6_I5_O)        0.028     0.472 r  design_1_i/h_bert/address_counter_0/U0/i_tc_i_1/O
                         net (fo=1, routed)           0.000     0.472    design_1_i/h_bert/address_counter_0/U0/i_tc_i_1_n_0
    SLICE_X43Y327        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/i_tc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.047    -0.319    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y327        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/i_tc_reg/C
                         clock pessimism              0.310    -0.009    
                         clock uncertainty            0.186     0.177    
    SLICE_X43Y327        FDRE (Hold_fdre_C_D)         0.060     0.237    design_1_i/h_bert/address_counter_0/U0/i_tc_reg
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTCTRL
                            (rising edge-triggered cell DSP48E1 clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.091ns (11.038%)  route 0.733ns (88.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.721    -0.404    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y323        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y323        FDRE (Prop_fdre_C_Q)         0.091    -0.313 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=6, routed)           0.733     0.421    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/SCLR
    DSP48_X3Y130         DSP48E1                                      r  design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTCTRL
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.055    -0.312    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/CLK
    DSP48_X3Y130         DSP48E1                                      r  design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.310    -0.001    
                         clock uncertainty            0.186     0.185    
    DSP48_X3Y130         DSP48E1 (Hold_dsp48e1_CLK_RSTCTRL)
                                                      0.000     0.185    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.091ns (9.832%)  route 0.835ns (90.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.721    -0.404    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y323        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y323        FDRE (Prop_fdre_C_Q)         0.091    -0.313 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=6, routed)           0.835     0.522    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/SCLR
    DSP48_X3Y130         DSP48E1                                      r  design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/RSTC
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.055    -0.312    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/CLK
    DSP48_X3Y130         DSP48E1                                      r  design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.310    -0.001    
                         clock uncertainty            0.186     0.185    
    DSP48_X3Y130         DSP48E1 (Hold_dsp48e1_CLK_RSTC)
                                                      0.085     0.270    design_1_i/h_bert/c_accum_0/U0/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.270    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.251    





---------------------------------------------------------------------------------------------------
From Clock:  notclk90_design_1_clk_wiz_1_0
  To Clock:  notclk_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/ff_d0/C
                            (rising edge-triggered cell FDCE clocked by notclk90_design_1_clk_wiz_1_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_d1/D
                            (rising edge-triggered cell FDCE clocked by notclk_design_1_clk_wiz_1_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             notclk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (notclk_design_1_clk_wiz_1_0 rise@15.000ns - notclk90_design_1_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.494%)  route 0.194ns (46.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 13.714 - 15.000 ) 
    Source Clock Delay      (SCD):    -1.823ns = ( 5.677 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock notclk90_design_1_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    E19                                               0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     8.454 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     9.535    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.309     2.226 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.697     3.923    design_1_i/clk_wiz_1/inst/notclk90_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     4.016 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=1, routed)           1.661     5.677    design_1_i/h_bert/data_recovery_0/U0/notclk90
    SLICE_X51Y332        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y332        FDCE (Prop_fdce_C_Q)         0.223     5.900 r  design_1_i/h_bert/data_recovery_0/U0/ff_d0/Q
                         net (fo=1, routed)           0.194     6.094    design_1_i/h_bert/data_recovery_0/U0/dz[0]
    SLICE_X51Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/D
  -------------------------------------------------------------------    -------------------

                         (clock notclk_design_1_clk_wiz_1_0 rise edge)
                                                     15.000    15.000 r  
    E19                                               0.000    15.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    16.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234    10.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566    12.169    design_1_i/clk_wiz_1/inst/notclk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.252 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2, routed)           1.462    13.714    design_1_i/h_bert/data_recovery_0/U0/notclk
    SLICE_X51Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
                         clock pessimism             -0.877    12.837    
                         clock uncertainty           -0.186    12.650    
    SLICE_X51Y333        FDCE (Setup_fdce_C_D)       -0.022    12.628    design_1_i/h_bert/data_recovery_0/U0/ff_d1
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  6.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.156ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/data_recovery_0/U0/ff_d0/C
                            (rising edge-triggered cell FDCE clocked by notclk90_design_1_clk_wiz_1_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_d1/D
                            (rising edge-triggered cell FDCE clocked by notclk_design_1_clk_wiz_1_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             notclk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (notclk_design_1_clk_wiz_1_0 rise@5.000ns - notclk90_design_1_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns = ( 4.642 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 7.138 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock notclk90_design_1_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    E19                                               0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     7.936 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     8.439    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.859     5.580 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.769     6.349    design_1_i/clk_wiz_1/inst/notclk90_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     6.375 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=1, routed)           0.763     7.138    design_1_i/h_bert/data_recovery_0/U0/notclk90
    SLICE_X51Y332        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y332        FDCE (Prop_fdce_C_Q)         0.100     7.238 r  design_1_i/h_bert/data_recovery_0/U0/ff_d0/Q
                         net (fo=1, routed)           0.096     7.334    design_1_i/h_bert/data_recovery_0/U0/dz[0]
    SLICE_X51Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/D
  -------------------------------------------------------------------    -------------------

                         (clock notclk_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     5.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.301     2.770 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834     3.604    design_1_i/clk_wiz_1/inst/notclk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.634 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2, routed)           1.008     4.642    design_1_i/h_bert/data_recovery_0/U0/notclk
    SLICE_X51Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
                         clock pessimism              0.310     4.952    
                         clock uncertainty            0.186     5.138    
    SLICE_X51Y333        FDCE (Hold_fdce_C_D)         0.040     5.178    design_1_i/h_bert/data_recovery_0/U0/ff_d1
  -------------------------------------------------------------------
                         required time                         -5.178    
                         arrival time                           7.334    
  -------------------------------------------------------------------
                         slack                                  2.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_design_1_clk_wiz_1_0
  To Clock:  ublaze_clk_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.573ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/i_tc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.266ns (14.731%)  route 1.540ns (85.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 8.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.758ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.726    -1.758    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y327        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/i_tc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y327        FDRE (Prop_fdre_C_Q)         0.223    -1.535 r  design_1_i/h_bert/address_counter_0/U0/i_tc_reg/Q
                         net (fo=4, routed)           1.540     0.004    design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/intr[0]
    SLICE_X61Y317        LUT5 (Prop_lut5_I1_O)        0.043     0.047 r  design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.047    design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr[0]_i_1_n_0
    SLICE_X61Y317        FDRE                                         r  design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.398     8.650    design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X61Y317        FDRE                                         r  design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr_reg[0]/C
                         clock pessimism             -0.877     7.773    
                         clock uncertainty           -0.186     7.586    
    SLICE_X61Y317        FDRE (Setup_fdre_C_D)        0.034     7.620    design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  7.573    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/i_tc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.223ns (14.317%)  route 1.335ns (85.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.758ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.726    -1.758    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y327        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/i_tc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y327        FDRE (Prop_fdre_C_Q)         0.223    -1.535 r  design_1_i/h_bert/address_counter_0/U0/i_tc_reg/Q
                         net (fo=4, routed)           1.335    -0.201    design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/intr[0]
    SLICE_X61Y318        FDRE                                         r  design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.397     8.649    design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X61Y318        FDRE                                         r  design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism             -0.877     7.772    
                         clock uncertainty           -0.186     7.585    
    SLICE_X61Y318        FDRE (Setup_fdre_C_D)       -0.019     7.566    design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                          7.566    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  7.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/i_tc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.100ns (9.722%)  route 0.929ns (90.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          0.802    -0.323    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y327        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/i_tc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y327        FDRE (Prop_fdre_C_Q)         0.100    -0.223 r  design_1_i/h_bert/address_counter_0/U0/i_tc_reg/Q
                         net (fo=4, routed)           0.929     0.706    design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/intr[0]
    SLICE_X61Y318        FDRE                                         r  design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.969    -0.397    design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X61Y318        FDRE                                         r  design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism              0.310    -0.087    
                         clock uncertainty            0.186     0.099    
    SLICE_X61Y318        FDRE (Hold_fdre_C_D)         0.044     0.143    design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 design_1_i/h_bert/address_counter_0/U0/i_tc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ublaze_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns - clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.128ns (11.047%)  route 1.031ns (88.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          0.802    -0.323    design_1_i/h_bert/address_counter_0/U0/clk
    SLICE_X43Y327        FDRE                                         r  design_1_i/h_bert/address_counter_0/U0/i_tc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y327        FDRE (Prop_fdre_C_Q)         0.100    -0.223 r  design_1_i/h_bert/address_counter_0/U0/i_tc_reg/Q
                         net (fo=4, routed)           1.031     0.808    design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/intr[0]
    SLICE_X61Y317        LUT5 (Prop_lut5_I1_O)        0.028     0.836 r  design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.836    design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr[0]_i_1_n_0
    SLICE_X61Y317        FDRE                                         r  design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.970    -0.396    design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X61Y317        FDRE                                         r  design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr_reg[0]/C
                         clock pessimism              0.310    -0.086    
                         clock uncertainty            0.186     0.100    
    SLICE_X61Y317        FDRE (Hold_fdre_C_D)         0.060     0.160    design_1_i/h_microblaze/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.675    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ublaze_clk_design_1_clk_wiz_1_0
  To Clock:  clk90_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_b0/CLR
                            (recovery check against rising-edge clock clk90_design_1_clk_wiz_1_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk90_design_1_clk_wiz_1_0 rise@2.500ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.276ns (23.601%)  route 0.893ns (76.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 1.213 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.658    -1.826    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.603 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.354    -1.250    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.053    -1.197 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.540    -0.657    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y332        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_b0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk90_design_1_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     4.337    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.234    -1.897 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.566    -0.331    design_1_i/clk_wiz_1/inst/clk90_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    -0.248 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=1, routed)           1.461     1.213    design_1_i/h_bert/data_recovery_0/U0/clk90
    SLICE_X50Y332        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_b0/C
                         clock pessimism             -0.877     0.336    
                         clock uncertainty           -0.186     0.149    
    SLICE_X50Y332        FDCE (Recov_fdce_C_CLR)     -0.246    -0.097    design_1_i/h_bert/data_recovery_0/U0/ff_b0
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.661ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_b0/CLR
                            (removal check against rising-edge clock clk90_design_1_clk_wiz_1_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk90_design_1_clk_wiz_1_0 rise@2.500ns - ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.572ns  (logic 0.130ns (22.710%)  route 0.442ns (77.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 2.141 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.365ns = ( 9.635 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    10.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    10.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859     8.080 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     8.849    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.875 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760     9.635    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100     9.735 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173     9.908    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030     9.938 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.270    10.207    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y332        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_b0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk90_design_1_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.571    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.301     0.270 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.834     1.104    design_1_i/clk_wiz_1/inst/clk90_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.134 r  design_1_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=1, routed)           1.007     2.141    design_1_i/h_bert/data_recovery_0/U0/clk90
    SLICE_X50Y332        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_b0/C
                         clock pessimism              0.310     2.451    
                         clock uncertainty            0.186     2.637    
    SLICE_X50Y332        FDCE (Remov_fdce_C_CLR)     -0.091     2.546    design_1_i/h_bert/data_recovery_0/U0/ff_b0
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                          10.207    
  -------------------------------------------------------------------
                         slack                                  7.661    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ublaze_clk_design_1_clk_wiz_1_0
  To Clock:  clk_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.399ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/bbp_reg/CLR
                            (recovery check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.276ns (15.336%)  route 1.524ns (84.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.658    -1.826    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.603 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.354    -1.250    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.053    -1.197 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          1.170    -0.027    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y334        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/bbp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.463     8.715    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/bbp_reg/C
                         clock pessimism             -0.877     7.838    
                         clock uncertainty           -0.186     7.651    
    SLICE_X50Y334        FDCE (Recov_fdce_C_CLR)     -0.279     7.372    design_1_i/h_bert/data_recovery_0/U0/bbp_reg
  -------------------------------------------------------------------
                         required time                          7.372    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  7.399    

Slack (MET) :             7.399ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ccp_reg/CLR
                            (recovery check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.276ns (15.336%)  route 1.524ns (84.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.658    -1.826    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.603 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.354    -1.250    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.053    -1.197 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          1.170    -0.027    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y334        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ccp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.463     8.715    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ccp_reg/C
                         clock pessimism             -0.877     7.838    
                         clock uncertainty           -0.186     7.651    
    SLICE_X50Y334        FDCE (Recov_fdce_C_CLR)     -0.279     7.372    design_1_i/h_bert/data_recovery_0/U0/ccp_reg
  -------------------------------------------------------------------
                         required time                          7.372    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  7.399    

Slack (MET) :             7.399ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/cz_reg[3]/PRE
                            (recovery check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.276ns (15.336%)  route 1.524ns (84.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.658    -1.826    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.603 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.354    -1.250    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.053    -1.197 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          1.170    -0.027    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y334        FDPE                                         f  design_1_i/h_bert/data_recovery_0/U0/cz_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.463     8.715    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y334        FDPE                                         r  design_1_i/h_bert/data_recovery_0/U0/cz_reg[3]/C
                         clock pessimism             -0.877     7.838    
                         clock uncertainty           -0.186     7.651    
    SLICE_X50Y334        FDPE (Recov_fdpe_C_PRE)     -0.279     7.372    design_1_i/h_bert/data_recovery_0/U0/cz_reg[3]
  -------------------------------------------------------------------
                         required time                          7.372    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  7.399    

Slack (MET) :             7.399ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_c1/CLR
                            (recovery check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.276ns (15.336%)  route 1.524ns (84.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.658    -1.826    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.603 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.354    -1.250    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.053    -1.197 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          1.170    -0.027    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y334        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_c1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.463     8.715    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_c1/C
                         clock pessimism             -0.877     7.838    
                         clock uncertainty           -0.186     7.651    
    SLICE_X50Y334        FDCE (Recov_fdce_C_CLR)     -0.279     7.372    design_1_i/h_bert/data_recovery_0/U0/ff_c1
  -------------------------------------------------------------------
                         required time                          7.372    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  7.399    

Slack (MET) :             7.399ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_c2/CLR
                            (recovery check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.276ns (15.336%)  route 1.524ns (84.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.658    -1.826    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.603 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.354    -1.250    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.053    -1.197 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          1.170    -0.027    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y334        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_c2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.463     8.715    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_c2/C
                         clock pessimism             -0.877     7.838    
                         clock uncertainty           -0.186     7.651    
    SLICE_X50Y334        FDCE (Recov_fdce_C_CLR)     -0.279     7.372    design_1_i/h_bert/data_recovery_0/U0/ff_c2
  -------------------------------------------------------------------
                         required time                          7.372    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  7.399    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/bbn_reg/CLR
                            (recovery check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.276ns (15.336%)  route 1.524ns (84.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.658    -1.826    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.603 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.354    -1.250    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.053    -1.197 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          1.170    -0.027    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y334        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/bbn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.463     8.715    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/bbn_reg/C
                         clock pessimism             -0.877     7.838    
                         clock uncertainty           -0.186     7.651    
    SLICE_X50Y334        FDCE (Recov_fdce_C_CLR)     -0.246     7.405    design_1_i/h_bert/data_recovery_0/U0/bbn_reg
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ccn_reg/CLR
                            (recovery check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.276ns (15.336%)  route 1.524ns (84.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.658    -1.826    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.603 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.354    -1.250    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.053    -1.197 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          1.170    -0.027    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y334        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ccn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.463     8.715    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ccn_reg/C
                         clock pessimism             -0.877     7.838    
                         clock uncertainty           -0.186     7.651    
    SLICE_X50Y334        FDCE (Recov_fdce_C_CLR)     -0.246     7.405    design_1_i/h_bert/data_recovery_0/U0/ccn_reg
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_b2/CLR
                            (recovery check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.276ns (15.336%)  route 1.524ns (84.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.658    -1.826    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.603 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.354    -1.250    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.053    -1.197 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          1.170    -0.027    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y334        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_b2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.463     8.715    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_b2/C
                         clock pessimism             -0.877     7.838    
                         clock uncertainty           -0.186     7.651    
    SLICE_X50Y334        FDCE (Recov_fdce_C_CLR)     -0.246     7.405    design_1_i/h_bert/data_recovery_0/U0/ff_b2
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/usea_reg/CLR
                            (recovery check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.276ns (17.160%)  route 1.332ns (82.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.658    -1.826    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.603 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.354    -1.250    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.053    -1.197 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.979    -0.218    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X49Y334        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/usea_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.463     8.715    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X49Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/usea_reg/C
                         clock pessimism             -0.877     7.838    
                         clock uncertainty           -0.186     7.651    
    SLICE_X49Y334        FDCE (Recov_fdce_C_CLR)     -0.304     7.347    design_1_i/h_bert/data_recovery_0/U0/usea_reg
  -------------------------------------------------------------------
                         required time                          7.347    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/used_reg/CLR
                            (recovery check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_design_1_clk_wiz_1_0 rise@10.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.276ns (17.160%)  route 1.332ns (82.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.658    -1.826    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.603 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.354    -1.250    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.053    -1.197 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.979    -0.218    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X49Y334        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/used_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.463     8.715    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X49Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/used_reg/C
                         clock pessimism             -0.877     7.838    
                         clock uncertainty           -0.186     7.651    
    SLICE_X49Y334        FDCE (Recov_fdce_C_CLR)     -0.304     7.347    design_1_i/h_bert/data_recovery_0/U0/used_reg
  -------------------------------------------------------------------
                         required time                          7.347    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  7.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ddn_reg/CLR
                            (removal check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.130ns (21.109%)  route 0.486ns (78.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760    -0.365    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.265 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173    -0.092    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030    -0.062 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.313     0.251    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y333        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ddn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.008    -0.358    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ddn_reg/C
                         clock pessimism              0.310    -0.048    
                         clock uncertainty            0.186     0.138    
    SLICE_X50Y333        FDCE (Remov_fdce_C_CLR)     -0.091     0.047    design_1_i/h_bert/data_recovery_0/U0/ddn_reg
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ddp_reg/CLR
                            (removal check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.130ns (21.109%)  route 0.486ns (78.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760    -0.365    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.265 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173    -0.092    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030    -0.062 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.313     0.251    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y333        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ddp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.008    -0.358    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ddp_reg/C
                         clock pessimism              0.310    -0.048    
                         clock uncertainty            0.186     0.138    
    SLICE_X50Y333        FDCE (Remov_fdce_C_CLR)     -0.091     0.047    design_1_i/h_bert/data_recovery_0/U0/ddp_reg
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_b1/CLR
                            (removal check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.130ns (21.109%)  route 0.486ns (78.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760    -0.365    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.265 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173    -0.092    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030    -0.062 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.313     0.251    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y333        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_b1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.008    -0.358    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_b1/C
                         clock pessimism              0.310    -0.048    
                         clock uncertainty            0.186     0.138    
    SLICE_X50Y333        FDCE (Remov_fdce_C_CLR)     -0.091     0.047    design_1_i/h_bert/data_recovery_0/U0/ff_b1
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_d2/CLR
                            (removal check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.130ns (21.109%)  route 0.486ns (78.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760    -0.365    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.265 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173    -0.092    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030    -0.062 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.313     0.251    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y333        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_d2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.008    -0.358    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d2/C
                         clock pessimism              0.310    -0.048    
                         clock uncertainty            0.186     0.138    
    SLICE_X50Y333        FDCE (Remov_fdce_C_CLR)     -0.091     0.047    design_1_i/h_bert/data_recovery_0/U0/ff_d2
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/useb_reg/CLR
                            (removal check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.130ns (21.109%)  route 0.486ns (78.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760    -0.365    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.265 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173    -0.092    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030    -0.062 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.313     0.251    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y333        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/useb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.008    -0.358    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/useb_reg/C
                         clock pessimism              0.310    -0.048    
                         clock uncertainty            0.186     0.138    
    SLICE_X50Y333        FDCE (Remov_fdce_C_CLR)     -0.091     0.047    design_1_i/h_bert/data_recovery_0/U0/useb_reg
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/usec_reg/CLR
                            (removal check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.130ns (21.109%)  route 0.486ns (78.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760    -0.365    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.265 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173    -0.092    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030    -0.062 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.313     0.251    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y333        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/usec_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.008    -0.358    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/usec_reg/C
                         clock pessimism              0.310    -0.048    
                         clock uncertainty            0.186     0.138    
    SLICE_X50Y333        FDCE (Remov_fdce_C_CLR)     -0.091     0.047    design_1_i/h_bert/data_recovery_0/U0/usec_reg
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/dz_reg[3]/PRE
                            (removal check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.130ns (21.109%)  route 0.486ns (78.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760    -0.365    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.265 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173    -0.092    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030    -0.062 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.313     0.251    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X50Y333        FDPE                                         f  design_1_i/h_bert/data_recovery_0/U0/dz_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.008    -0.358    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X50Y333        FDPE                                         r  design_1_i/h_bert/data_recovery_0/U0/dz_reg[3]/C
                         clock pessimism              0.310    -0.048    
                         clock uncertainty            0.186     0.138    
    SLICE_X50Y333        FDPE (Remov_fdpe_C_PRE)     -0.093     0.045    design_1_i/h_bert/data_recovery_0/U0/dz_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_a0/CLR
                            (removal check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.130ns (18.129%)  route 0.587ns (81.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760    -0.365    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.265 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173    -0.092    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030    -0.062 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.414     0.352    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X48Y332        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_a0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.007    -0.359    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X48Y332        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_a0/C
                         clock pessimism              0.310    -0.049    
                         clock uncertainty            0.186     0.137    
    SLICE_X48Y332        FDCE (Remov_fdce_C_CLR)     -0.091     0.046    design_1_i/h_bert/data_recovery_0/U0/ff_a0
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_a1/CLR
                            (removal check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.130ns (18.129%)  route 0.587ns (81.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760    -0.365    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.265 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173    -0.092    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030    -0.062 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.414     0.352    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X48Y332        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_a1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.007    -0.359    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X48Y332        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_a1/C
                         clock pessimism              0.310    -0.049    
                         clock uncertainty            0.186     0.137    
    SLICE_X48Y332        FDCE (Remov_fdce_C_CLR)     -0.091     0.046    design_1_i/h_bert/data_recovery_0/U0/ff_a1
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_a2/CLR
                            (removal check against rising-edge clock clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_design_1_clk_wiz_1_0 rise@0.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.130ns (18.129%)  route 0.587ns (81.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760    -0.365    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100    -0.265 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173    -0.092    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030    -0.062 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.414     0.352    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X48Y332        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_a2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=91, routed)          1.007    -0.359    design_1_i/h_bert/data_recovery_0/U0/clk
    SLICE_X48Y332        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_a2/C
                         clock pessimism              0.310    -0.049    
                         clock uncertainty            0.186     0.137    
    SLICE_X48Y332        FDCE (Remov_fdce_C_CLR)     -0.091     0.046    design_1_i/h_bert/data_recovery_0/U0/ff_a2
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ublaze_clk_design_1_clk_wiz_1_0
  To Clock:  notclk90_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_d0/CLR
                            (recovery check against rising-edge clock notclk90_design_1_clk_wiz_1_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.500ns  (notclk90_design_1_clk_wiz_1_0 rise@7.500ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.276ns (17.076%)  route 1.340ns (82.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 6.213 - 7.500 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.658    -1.826    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.603 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.354    -1.250    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.053    -1.197 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.987    -0.210    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X51Y332        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_d0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock notclk90_design_1_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    E19                                               0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.351 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.337    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.234     3.103 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.566     4.669    design_1_i/clk_wiz_1/inst/notclk90_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     4.752 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=1, routed)           1.461     6.213    design_1_i/h_bert/data_recovery_0/U0/notclk90
    SLICE_X51Y332        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d0/C
                         clock pessimism             -0.877     5.336    
                         clock uncertainty           -0.186     5.149    
    SLICE_X51Y332        FDCE (Recov_fdce_C_CLR)     -0.304     4.845    design_1_i/h_bert/data_recovery_0/U0/ff_d0
  -------------------------------------------------------------------
                         required time                          4.845    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  5.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.917ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_d0/CLR
                            (removal check against rising-edge clock notclk90_design_1_clk_wiz_1_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (notclk90_design_1_clk_wiz_1_0 rise@7.500ns - ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.809ns  (logic 0.130ns (16.062%)  route 0.679ns (83.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 7.141 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.365ns = ( 9.635 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    10.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    10.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859     8.080 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     8.849    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.875 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760     9.635    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100     9.735 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173     9.908    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030     9.938 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.507    10.444    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X51Y332        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_d0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock notclk90_design_1_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    E19                                               0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     8.018 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     8.571    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.301     5.270 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.834     6.104    design_1_i/clk_wiz_1/inst/notclk90_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     6.134 r  design_1_i/clk_wiz_1/inst/clkout5_buf/O
                         net (fo=1, routed)           1.007     7.141    design_1_i/h_bert/data_recovery_0/U0/notclk90
    SLICE_X51Y332        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d0/C
                         clock pessimism              0.310     7.451    
                         clock uncertainty            0.186     7.637    
    SLICE_X51Y332        FDCE (Remov_fdce_C_CLR)     -0.110     7.527    design_1_i/h_bert/data_recovery_0/U0/ff_d0
  -------------------------------------------------------------------
                         required time                         -7.527    
                         arrival time                          10.444    
  -------------------------------------------------------------------
                         slack                                  2.917    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ublaze_clk_design_1_clk_wiz_1_0
  To Clock:  notclk_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_d1/CLR
                            (recovery check against rising-edge clock notclk_design_1_clk_wiz_1_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (notclk_design_1_clk_wiz_1_0 rise@5.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.276ns (23.925%)  route 0.878ns (76.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 3.714 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.658    -1.826    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.603 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.354    -1.250    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.053    -1.197 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.524    -0.673    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X51Y333        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_d1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock notclk_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_1/inst/notclk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2, routed)           1.462     3.714    design_1_i/h_bert/data_recovery_0/U0/notclk
    SLICE_X51Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
                         clock pessimism             -0.877     2.837    
                         clock uncertainty           -0.186     2.650    
    SLICE_X51Y333        FDCE (Recov_fdce_C_CLR)     -0.304     2.346    design_1_i/h_bert/data_recovery_0/U0/ff_d1
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_c0/CLR
                            (recovery check against rising-edge clock notclk_design_1_clk_wiz_1_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (notclk_design_1_clk_wiz_1_0 rise@5.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.276ns (25.640%)  route 0.800ns (74.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 3.715 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.826ns
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        1.658    -1.826    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.603 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.354    -1.250    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.053    -1.197 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.447    -0.750    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X51Y334        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_c0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock notclk_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.234     0.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.566     2.169    design_1_i/clk_wiz_1/inst/notclk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.252 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2, routed)           1.463     3.715    design_1_i/h_bert/data_recovery_0/U0/notclk
    SLICE_X51Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_c0/C
                         clock pessimism             -0.877     2.838    
                         clock uncertainty           -0.186     2.651    
    SLICE_X51Y334        FDCE (Recov_fdce_C_CLR)     -0.304     2.347    design_1_i/h_bert/data_recovery_0/U0/ff_c0
  -------------------------------------------------------------------
                         required time                          2.347    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  3.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.130ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_c0/CLR
                            (removal check against rising-edge clock notclk_design_1_clk_wiz_1_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (notclk_design_1_clk_wiz_1_0 rise@5.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.524ns  (logic 0.130ns (24.788%)  route 0.394ns (75.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns = ( 4.643 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.365ns = ( 9.635 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    10.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    10.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859     8.080 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     8.849    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.875 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760     9.635    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100     9.735 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173     9.908    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030     9.938 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.222    10.160    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X51Y334        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_c0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock notclk_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     5.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.301     2.770 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834     3.604    design_1_i/clk_wiz_1/inst/notclk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.634 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2, routed)           1.009     4.643    design_1_i/h_bert/data_recovery_0/U0/notclk
    SLICE_X51Y334        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_c0/C
                         clock pessimism              0.310     4.953    
                         clock uncertainty            0.186     5.139    
    SLICE_X51Y334        FDCE (Remov_fdce_C_CLR)     -0.110     5.029    design_1_i/h_bert/data_recovery_0/U0/ff_c0
  -------------------------------------------------------------------
                         required time                         -5.029    
                         arrival time                          10.160    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.168ns  (arrival time - required time)
  Source:                 design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ublaze_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/h_bert/data_recovery_0/U0/ff_d1/CLR
                            (removal check against rising-edge clock notclk_design_1_clk_wiz_1_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (notclk_design_1_clk_wiz_1_0 rise@5.000ns - ublaze_clk_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.562ns  (logic 0.130ns (23.148%)  route 0.432ns (76.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns = ( 4.642 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.365ns = ( 9.635 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ublaze_clk_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    10.436 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    10.939    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859     8.080 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769     8.849    design_1_i/clk_wiz_1/inst/ublaze_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.875 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2110, routed)        0.760     9.635    design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X51Y329        FDRE                                         r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y329        FDRE (Prop_fdre_C_Q)         0.100     9.735 r  design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          0.173     9.908    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X49Y329        LUT1 (Prop_lut1_I0_O)        0.030     9.938 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=41, routed)          0.259    10.197    design_1_i/h_bert/data_recovery_0/U0/rst
    SLICE_X51Y333        FDCE                                         f  design_1_i/h_bert/data_recovery_0/U0/ff_d1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock notclk_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     5.518 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     6.071    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.301     2.770 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.834     3.604    design_1_i/clk_wiz_1/inst/notclk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.634 r  design_1_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2, routed)           1.008     4.642    design_1_i/h_bert/data_recovery_0/U0/notclk
    SLICE_X51Y333        FDCE                                         r  design_1_i/h_bert/data_recovery_0/U0/ff_d1/C
                         clock pessimism              0.310     4.952    
                         clock uncertainty            0.186     5.138    
    SLICE_X51Y333        FDCE (Remov_fdce_C_CLR)     -0.110     5.028    design_1_i/h_bert/data_recovery_0/U0/ff_d1
  -------------------------------------------------------------------
                         required time                         -5.028    
                         arrival time                          10.197    
  -------------------------------------------------------------------
                         slack                                  5.168    





