{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672351391589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672351391591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 23:03:11 2022 " "Processing started: Thu Dec 29 23:03:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672351391591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351391591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_pr_115_board -c LCD_pr_115_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_pr_115_board -c LCD_pr_115_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351391592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672351391846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672351391846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr_115_lcd_top-rtl " "Found design unit 1: pr_115_lcd_top-rtl" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405142 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr_115_lcd_top " "Found entity 1: pr_115_lcd_top" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351405142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_utils " "Found design unit 1: pkg_utils" {  } { { "../../../VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405144 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_utils-body " "Found design unit 2: pkg_utils-body" {  } { { "../../../VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351405144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_lcd_cfah " "Found design unit 1: pkg_lcd_cfah" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405145 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_lcd_cfah-body " "Found design unit 2: pkg_lcd_cfah-body" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" 394 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351405145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_update_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_update_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_update_display-rtl " "Found design unit 1: lcd_cfah_update_display-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_update_display.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_update_display.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405147 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_update_display " "Found entity 1: lcd_cfah_update_display" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_update_display.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_update_display.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351405147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_top-rtl " "Found design unit 1: lcd_cfah_top-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405148 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_top " "Found entity 1: lcd_cfah_top" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351405148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_polling_busy-rtl " "Found design unit 1: lcd_cfah_polling_busy-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405149 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_polling_busy " "Found entity 1: lcd_cfah_polling_busy" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351405149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_lines_buffer-rtl " "Found design unit 1: lcd_cfah_lines_buffer-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405150 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_lines_buffer " "Found entity 1: lcd_cfah_lines_buffer" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351405150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_itf-rtl " "Found design unit 1: lcd_cfah_itf-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405151 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_itf " "Found entity 1: lcd_cfah_itf" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351405151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_init-rtl " "Found design unit 1: lcd_cfah_init-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405152 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_init " "Found entity 1: lcd_cfah_init" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351405152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_cmd_generator-rtl " "Found design unit 1: lcd_cfah_cmd_generator-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405153 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_cmd_generator " "Found entity 1: lcd_cfah_cmd_generator" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351405153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_cmd_buffer-rtl " "Found design unit 1: lcd_cfah_cmd_buffer-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405155 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_cmd_buffer " "Found entity 1: lcd_cfah_cmd_buffer" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672351405155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351405155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pr_115_lcd_top " "Elaborating entity \"pr_115_lcd_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672351405239 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_lcd_all_char_p2 pr_115_lcd_top.vhd(109) " "Verilog HDL or VHDL warning at pr_115_lcd_top.vhd(109): object \"s_lcd_all_char_p2\" assigned a value but never read" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672351405241 "|pr_115_lcd_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_lcd_line_sel_p2 pr_115_lcd_top.vhd(113) " "Verilog HDL or VHDL warning at pr_115_lcd_top.vhd(113): object \"s_lcd_line_sel_p2\" assigned a value but never read" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672351405242 "|pr_115_lcd_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_lcd_char_position_p2 pr_115_lcd_top.vhd(117) " "Verilog HDL or VHDL warning at pr_115_lcd_top.vhd(117): object \"s_lcd_char_position_p2\" assigned a value but never read" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672351405242 "|pr_115_lcd_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_top lcd_cfah_top:i_lcd_cfah_top_0 " "Elaborating entity \"lcd_cfah_top\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "i_lcd_cfah_top_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672351405244 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_char_rd_busy lcd_cfah_top.vhd(136) " "Verilog HDL or VHDL warning at lcd_cfah_top.vhd(136): object \"s_char_rd_busy\" assigned a value but never read" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672351405249 "|pr_115_lcd_top|lcd_cfah_top:i_lcd_cfah_top_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_init lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_init:i_lcd_cfah_init_0 " "Elaborating entity \"lcd_cfah_init\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_init:i_lcd_cfah_init_0\"" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "i_lcd_cfah_init_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672351405275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_polling_busy lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_polling_busy:i_lcd_cfah_polling_busy_0 " "Elaborating entity \"lcd_cfah_polling_busy\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_polling_busy:i_lcd_cfah_polling_busy_0\"" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "i_lcd_cfah_polling_busy_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672351405280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_update_display lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_update_display:i_lcd_cfah_update_display_0 " "Elaborating entity \"lcd_cfah_update_display\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_update_display:i_lcd_cfah_update_display_0\"" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "i_lcd_cfah_update_display_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672351405282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_lines_buffer lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_lines_buffer:i_lcd_cfah_lines_buffer_0 " "Elaborating entity \"lcd_cfah_lines_buffer\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_lines_buffer:i_lcd_cfah_lines_buffer_0\"" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "i_lcd_cfah_lines_buffer_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672351405286 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lcd_cfah_lines_buffer.vhd(85) " "Verilog HDL or VHDL warning at the lcd_cfah_lines_buffer.vhd(85): index expression is not wide enough to address all of the elements in the array" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd" 85 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1672351405290 "|pr_115_lcd_top|lcd_cfah_top:i_lcd_cfah_top_0|lcd_cfah_lines_buffer:i_lcd_cfah_lines_buffer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_cmd_buffer lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_cmd_buffer:i_lcd_cfah_cmd_buffer_0 " "Elaborating entity \"lcd_cfah_cmd_buffer\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_cmd_buffer:i_lcd_cfah_cmd_buffer_0\"" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "i_lcd_cfah_cmd_buffer_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672351405291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_cmd_generator lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_cmd_generator:i_lcd_cfah_cmd_generator_0 " "Elaborating entity \"lcd_cfah_cmd_generator\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_cmd_generator:i_lcd_cfah_cmd_generator_0\"" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "i_lcd_cfah_cmd_generator_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672351405293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_itf lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_itf:i_lcd_cfah_itf_0 " "Elaborating entity \"lcd_cfah_itf\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_itf:i_lcd_cfah_itf_0\"" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "i_lcd_cfah_itf_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672351405296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_green_leds\[8\] VCC " "Pin \"o_green_leds\[8\]\" is stuck at VCC" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672351406314 "|pr_115_lcd_top|o_green_leds[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672351406314 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672351406445 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672351407567 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672351407729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672351407729 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lcd_all_char " "No output dependent on input pin \"i_lcd_all_char\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672351407818 "|pr_115_lcd_top|i_lcd_all_char"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lcd_line_sel " "No output dependent on input pin \"i_lcd_line_sel\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672351407818 "|pr_115_lcd_top|i_lcd_line_sel"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lcd_char_position\[0\] " "No output dependent on input pin \"i_lcd_char_position\[0\]\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672351407818 "|pr_115_lcd_top|i_lcd_char_position[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lcd_char_position\[1\] " "No output dependent on input pin \"i_lcd_char_position\[1\]\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672351407818 "|pr_115_lcd_top|i_lcd_char_position[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lcd_char_position\[2\] " "No output dependent on input pin \"i_lcd_char_position\[2\]\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672351407818 "|pr_115_lcd_top|i_lcd_char_position[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lcd_char_position\[3\] " "No output dependent on input pin \"i_lcd_char_position\[3\]\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672351407818 "|pr_115_lcd_top|i_lcd_char_position[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1672351407818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "325 " "Implemented 325 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672351407818 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672351407818 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1672351407818 ""} { "Info" "ICUT_CUT_TM_LCELLS" "287 " "Implemented 287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672351407818 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672351407818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672351407831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 23:03:27 2022 " "Processing ended: Thu Dec 29 23:03:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672351407831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672351407831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672351407831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351407831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1672351409212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672351409212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 23:03:28 2022 " "Processing started: Thu Dec 29 23:03:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672351409212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1672351409212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD_pr_115_board -c LCD_pr_115_board " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD_pr_115_board -c LCD_pr_115_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1672351409213 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1672351409296 ""}
{ "Info" "0" "" "Project  = LCD_pr_115_board" {  } {  } 0 0 "Project  = LCD_pr_115_board" 0 0 "Fitter" 0 0 1672351409298 ""}
{ "Info" "0" "" "Revision = LCD_pr_115_board" {  } {  } 0 0 "Revision = LCD_pr_115_board" 0 0 "Fitter" 0 0 1672351409298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1672351409418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1672351409418 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD_pr_115_board EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"LCD_pr_115_board\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1672351409424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672351409532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672351409532 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1672351410010 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1672351410016 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1672351410087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1672351410087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1672351410087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1672351410087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1672351410087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1672351410087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1672351410087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1672351410087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1672351410087 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1672351410087 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/Quartus/Quartus_20_1_1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/Quartus/Quartus_20_1_1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/linux-jp/Documents/GitHub/Quartus_Projects/PR_115_board/LCD/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1672351410092 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/Quartus/Quartus_20_1_1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/Quartus/Quartus_20_1_1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/linux-jp/Documents/GitHub/Quartus_Projects/PR_115_board/LCD/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1672351410092 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/Quartus/Quartus_20_1_1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/Quartus/Quartus_20_1_1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/linux-jp/Documents/GitHub/Quartus_Projects/PR_115_board/LCD/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1672351410092 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/Quartus/Quartus_20_1_1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/Quartus/Quartus_20_1_1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/linux-jp/Documents/GitHub/Quartus_Projects/PR_115_board/LCD/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1672351410092 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/Quartus/Quartus_20_1_1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/Quartus/Quartus_20_1_1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/linux-jp/Documents/GitHub/Quartus_Projects/PR_115_board/LCD/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1672351410092 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1672351410092 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1672351410094 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/lcd_top_clock.sdc " "Reading SDC File: '../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/lcd_top_clock.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1672351411419 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_update_display:i_lcd_cfah_update_display_0\|s_update_done clk " "Register lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_update_display:i_lcd_cfah_update_display_0\|s_update_done is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1672351411423 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1672351411423 "|pr_115_lcd_top|clk"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1672351411428 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1672351411428 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1672351411428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1672351411428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1672351411428 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1672351411428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1672351411504 ""}  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/linux-jp/Documents/GitHub/Quartus_Projects/PR_115_board/LCD/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672351411504 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672351411786 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1672351411787 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1672351411787 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672351411790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672351411792 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1672351411795 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1672351411795 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672351411796 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672351411826 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1672351411828 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672351411828 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672351411973 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1672351411978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1672351416953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672351417181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1672351417248 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1672351418175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672351418175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1672351418494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X92_Y37 X103_Y48 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X92_Y37 to location X103_Y48" {  } { { "loc" "" { Generic "/home/linux-jp/Documents/GitHub/Quartus_Projects/PR_115_board/LCD/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X92_Y37 to location X103_Y48"} { { 12 { 0 ""} 92 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1672351423775 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1672351423775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1672351424221 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1672351424221 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1672351424221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672351424222 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1672351424382 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672351424395 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672351424799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672351424800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672351425182 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672351425745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/linux-jp/Documents/GitHub/Quartus_Projects/PR_115_board/LCD/output_files/LCD_pr_115_board.fit.smsg " "Generated suppressed messages file /home/linux-jp/Documents/GitHub/Quartus_Projects/PR_115_board/LCD/output_files/LCD_pr_115_board.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1672351426316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "884 " "Peak virtual memory: 884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672351426639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 23:03:46 2022 " "Processing ended: Thu Dec 29 23:03:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672351426639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672351426639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672351426639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1672351426639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1672351428052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672351428053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 23:03:47 2022 " "Processing started: Thu Dec 29 23:03:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672351428053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1672351428053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LCD_pr_115_board -c LCD_pr_115_board " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LCD_pr_115_board -c LCD_pr_115_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1672351428053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1672351428330 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1672351431692 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1672351431840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672351432235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 23:03:52 2022 " "Processing ended: Thu Dec 29 23:03:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672351432235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672351432235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672351432235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1672351432235 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1672351432414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1672351433378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672351433378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 23:03:53 2022 " "Processing started: Thu Dec 29 23:03:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672351433378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1672351433378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LCD_pr_115_board -c LCD_pr_115_board " "Command: quartus_sta LCD_pr_115_board -c LCD_pr_115_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1672351433378 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1672351433434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1672351433549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1672351433550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672351433644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672351433644 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/lcd_top_clock.sdc " "Reading SDC File: '../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/lcd_top_clock.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1672351434326 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_update_display:i_lcd_cfah_update_display_0\|s_update_done clk " "Register lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_update_display:i_lcd_cfah_update_display_0\|s_update_done is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1672351434328 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1672351434328 "|pr_115_lcd_top|clk"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1672351434330 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1672351434330 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1672351434338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351434339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351434345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351434346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351434347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351434348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351434349 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672351434369 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1672351434401 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1672351434835 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_update_display:i_lcd_cfah_update_display_0\|s_update_done clk " "Register lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_update_display:i_lcd_cfah_update_display_0\|s_update_done is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1672351434916 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1672351434916 "|pr_115_lcd_top|clk"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1672351434917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351434918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351434920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351434921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351434922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351434923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351434924 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672351434943 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_update_display:i_lcd_cfah_update_display_0\|s_update_done clk " "Register lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_update_display:i_lcd_cfah_update_display_0\|s_update_done is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1672351435043 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1672351435043 "|pr_115_lcd_top|clk"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1672351435044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351435045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351435046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351435047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351435048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672351435048 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672351435514 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672351435515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672351435545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 23:03:55 2022 " "Processing ended: Thu Dec 29 23:03:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672351435545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672351435545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672351435545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1672351435545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1672351436958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672351436958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 23:03:56 2022 " "Processing started: Thu Dec 29 23:03:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672351436958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1672351436958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LCD_pr_115_board -c LCD_pr_115_board " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LCD_pr_115_board -c LCD_pr_115_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1672351436958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1672351437308 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LCD_pr_115_board.vo /home/linux-jp/Documents/GitHub/Quartus_Projects/PR_115_board/LCD/simulation/modelsim/ simulation " "Generated file LCD_pr_115_board.vo in folder \"/home/linux-jp/Documents/GitHub/Quartus_Projects/PR_115_board/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1672351437432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672351437460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 23:03:57 2022 " "Processing ended: Thu Dec 29 23:03:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672351437460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672351437460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672351437460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1672351437460 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1672351437604 ""}
