INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:17:03 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 buffer11/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.240ns period=6.480ns})
  Destination:            buffer11/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.240ns period=6.480ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.480ns  (clk rise@6.480ns - clk rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 1.710ns (24.891%)  route 5.160ns (75.109%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.963 - 6.480 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=930, unset)          0.508     0.508    buffer11/clk
                         FDRE                                         r  buffer11/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer11/dataReg_reg[2]/Q
                         net (fo=3, unplaced)         0.406     1.140    buffer11/control/Q[2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.259 r  buffer11/control/result0_carry_i_11__0/O
                         net (fo=1, unplaced)         0.377     1.636    buffer11/control/result0_carry_i_11__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.679 r  buffer11/control/result0_carry_i_3__1/O
                         net (fo=1, unplaced)         0.459     2.138    cmpi0/result0_carry__0_0[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.383 r  cmpi0/result0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.390    cmpi0/result0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.440 r  cmpi0/result0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.440    cmpi0/result0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.490 r  cmpi0/result0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.490    cmpi0/result0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.540 r  cmpi0/result0_carry__2/CO[3]
                         net (fo=41, unplaced)        0.665     3.205    init0/control/CO[0]
                         LUT5 (Prop_lut5_I2_O)        0.043     3.248 r  init0/control/start_ready_INST_0_i_16/O
                         net (fo=27, unplaced)        0.311     3.559    buffer0/fifo/init0_outs
                         LUT5 (Prop_lut5_I1_O)        0.043     3.602 r  buffer0/fifo/result0_carry_i_6/O
                         net (fo=25, unplaced)        0.309     3.911    buffer0/fifo/transmitValue_reg_4
                         LUT6 (Prop_lut6_I5_O)        0.043     3.954 f  buffer0/fifo/result0_carry_i_8/O
                         net (fo=1, unplaced)         0.244     4.198    buffer0/fifo/result0_carry_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     4.241 r  buffer0/fifo/result0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.241    cmpi1/result0_carry__0_0[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.487 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     4.494    cmpi1/result0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.544 r  cmpi1/result0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.544    cmpi1/result0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     4.666 r  cmpi1/result0_carry__1/CO[2]
                         net (fo=9, unplaced)         0.285     4.951    buffer31/fifo/transmitValue_reg_15[0]
                         LUT4 (Prop_lut4_I0_O)        0.122     5.073 r  buffer31/fifo/transmitValue_i_5__3/O
                         net (fo=3, unplaced)         0.262     5.335    buffer31/fifo/transmitValue_i_5__3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     5.378 r  buffer31/fifo/start_ready_INST_0_i_25/O
                         net (fo=1, unplaced)         0.244     5.622    buffer31/fifo/start_ready_INST_0_i_25_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.665 r  buffer31/fifo/start_ready_INST_0_i_20/O
                         net (fo=3, unplaced)         0.262     5.927    buffer31/fifo/start_ready_INST_0_i_20_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.970 r  buffer31/fifo/fullReg_i_6__0/O
                         net (fo=1, unplaced)         0.705     6.675    buffer31/fifo/fullReg_i_6__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.718 r  buffer31/fifo/fullReg_i_4/O
                         net (fo=17, unplaced)        0.300     7.018    buffer7/control/fullReg_reg_3
                         LUT6 (Prop_lut6_I4_O)        0.043     7.061 r  buffer7/control/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     7.378    buffer11/E[0]
                         FDRE                                         r  buffer11/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.480     6.480 r  
                                                      0.000     6.480 r  clk (IN)
                         net (fo=930, unset)          0.483     6.963    buffer11/clk
                         FDRE                                         r  buffer11/dataReg_reg[0]/C
                         clock pessimism              0.000     6.963    
                         clock uncertainty           -0.035     6.927    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.735    buffer11/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.735    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                 -0.643    




