

================================================================
== Vitis HLS Report for 'maxpool2d_1'
================================================================
* Date:           Thu Dec 22 16:31:26 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      797|      797|  7.970 us|  7.970 us|  797|  797|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3  |      795|      795|        13|          1|          1|   784|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.75>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 16 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 17 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ch = alloca i32 1"   --->   Operation 19 'alloca' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten83 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln86 = store i10 0, i10 %indvar_flatten83" [cnn_ip/src/cnn.c:86]   --->   Operation 21 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln86 = store i3 0, i3 %ch" [cnn_ip/src/cnn.c:86]   --->   Operation 22 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln86 = store i8 0, i8 %indvar_flatten" [cnn_ip/src/cnn.c:86]   --->   Operation 23 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln86 = store i5 0, i5 %h" [cnn_ip/src/cnn.c:86]   --->   Operation 24 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln86 = store i5 0, i5 %w" [cnn_ip/src/cnn.c:86]   --->   Operation 25 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln86 = br void %VITIS_LOOP_94_4" [cnn_ip/src/cnn.c:86]   --->   Operation 26 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten83_load = load i10 %indvar_flatten83" [cnn_ip/src/cnn.c:86]   --->   Operation 27 'load' 'indvar_flatten83_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln86 = icmp_eq  i10 %indvar_flatten83_load, i10 784" [cnn_ip/src/cnn.c:86]   --->   Operation 28 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln86_1 = add i10 %indvar_flatten83_load, i10 1" [cnn_ip/src/cnn.c:86]   --->   Operation 29 'add' 'add_ln86_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc48.loopexit, void %for.end50.loopexit" [cnn_ip/src/cnn.c:86]   --->   Operation 30 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [cnn_ip/src/cnn.c:88]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.55ns)   --->   "%icmp_ln88 = icmp_eq  i8 %indvar_flatten_load, i8 196" [cnn_ip/src/cnn.c:88]   --->   Operation 32 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln88_1 = add i8 %indvar_flatten_load, i8 1" [cnn_ip/src/cnn.c:88]   --->   Operation 33 'add' 'add_ln88_1' <Predicate = (!icmp_ln86)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.24ns)   --->   "%select_ln88_5 = select i1 %icmp_ln88, i8 1, i8 %add_ln88_1" [cnn_ip/src/cnn.c:88]   --->   Operation 34 'select' 'select_ln88_5' <Predicate = (!icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln90 = store i10 %add_ln86_1, i10 %indvar_flatten83" [cnn_ip/src/cnn.c:90]   --->   Operation 35 'store' 'store_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln90 = store i8 %select_ln88_5, i8 %indvar_flatten" [cnn_ip/src/cnn.c:90]   --->   Operation 36 'store' 'store_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.07>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%h_1 = load i5 %h" [cnn_ip/src/cnn.c:88]   --->   Operation 37 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ch_1 = load i3 %ch"   --->   Operation 38 'load' 'ch_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = trunc i3 %ch_1"   --->   Operation 39 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %empty, i5 0"   --->   Operation 40 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i7 %p_shl2"   --->   Operation 41 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 0"   --->   Operation 42 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %p_shl3"   --->   Operation 43 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.87ns)   --->   "%empty_28 = sub i8 %p_shl2_cast, i8 %p_shl3_cast"   --->   Operation 44 'sub' 'empty_28' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node empty_30)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty, i4 0"   --->   Operation 45 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node empty_30)   --->   "%p_shl_cast = zext i6 %p_shl"   --->   Operation 46 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node empty_30)   --->   "%empty_29 = shl i3 %ch_1, i3 1"   --->   Operation 47 'shl' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node empty_30)   --->   "%p_shl1_cast = zext i3 %empty_29"   --->   Operation 48 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.82ns) (out node of the LUT)   --->   "%empty_30 = sub i7 %p_shl_cast, i7 %p_shl1_cast"   --->   Operation 49 'sub' 'empty_30' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i5 %h_1" [cnn_ip/src/cnn.c:88]   --->   Operation 50 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %h_1, i32 1, i32 4" [cnn_ip/src/cnn.c:88]   --->   Operation 51 'partselect' 'tmp_10' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %tmp_10" [cnn_ip/src/cnn.c:88]   --->   Operation 52 'zext' 'p_cast' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.87ns)   --->   "%empty_31 = add i7 %p_cast, i7 %empty_30" [cnn_ip/src/cnn.c:88]   --->   Operation 53 'add' 'empty_31' <Predicate = (!icmp_ln88)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty_32 = trunc i7 %empty_31" [cnn_ip/src/cnn.c:88]   --->   Operation 54 'trunc' 'empty_32' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_32, i4 0" [cnn_ip/src/cnn.c:88]   --->   Operation 55 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %empty_31, i1 0" [cnn_ip/src/cnn.c:88]   --->   Operation 56 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i8 %p_shl5" [cnn_ip/src/cnn.c:88]   --->   Operation 57 'sext' 'p_shl5_cast' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%empty_33 = sub i10 %p_shl4, i10 %p_shl5_cast" [cnn_ip/src/cnn.c:88]   --->   Operation 58 'sub' 'empty_33' <Predicate = (!icmp_ln88)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.91ns)   --->   "%empty_34 = add i8 %zext_ln88, i8 %empty_28" [cnn_ip/src/cnn.c:88]   --->   Operation 59 'add' 'empty_34' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty_35 = trunc i8 %empty_34" [cnn_ip/src/cnn.c:88]   --->   Operation 60 'trunc' 'empty_35' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%w_load = load i5 %w" [cnn_ip/src/cnn.c:90]   --->   Operation 61 'load' 'w_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.65ns)   --->   "%add_ln86 = add i3 %ch_1, i3 1" [cnn_ip/src/cnn.c:86]   --->   Operation 62 'add' 'add_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.21ns)   --->   "%h_mid227 = select i1 %icmp_ln88, i5 0, i5 %h_1" [cnn_ip/src/cnn.c:88]   --->   Operation 63 'select' 'h_mid227' <Predicate = (!icmp_ln86)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%w_mid228 = select i1 %icmp_ln88, i5 0, i5 %w_load" [cnn_ip/src/cnn.c:88]   --->   Operation 64 'select' 'w_mid228' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%empty_41 = trunc i3 %add_ln86" [cnn_ip/src/cnn.c:86]   --->   Operation 65 'trunc' 'empty_41' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %empty_41, i5 0" [cnn_ip/src/cnn.c:86]   --->   Operation 66 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i7 %p_shl2_mid1" [cnn_ip/src/cnn.c:86]   --->   Operation 67 'zext' 'p_shl2_cast_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_41, i2 0" [cnn_ip/src/cnn.c:86]   --->   Operation 68 'bitconcatenate' 'p_shl3_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid1 = zext i4 %p_shl3_mid1" [cnn_ip/src/cnn.c:86]   --->   Operation 69 'zext' 'p_shl3_cast_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.87ns)   --->   "%p_mid129 = sub i8 %p_shl2_cast_mid1, i8 %p_shl3_cast_mid1" [cnn_ip/src/cnn.c:86]   --->   Operation 70 'sub' 'p_mid129' <Predicate = (!icmp_ln86)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_mid112)   --->   "%p_mid230 = select i1 %icmp_ln88, i8 %p_mid129, i8 %empty_28" [cnn_ip/src/cnn.c:88]   --->   Operation 71 'select' 'p_mid230' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_mid131)   --->   "%p_shl_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_41, i4 0" [cnn_ip/src/cnn.c:86]   --->   Operation 72 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_mid131)   --->   "%p_shl_cast_mid1 = zext i6 %p_shl_mid1" [cnn_ip/src/cnn.c:86]   --->   Operation 73 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_mid131)   --->   "%empty_42 = shl i3 %add_ln86, i3 1" [cnn_ip/src/cnn.c:86]   --->   Operation 74 'shl' 'empty_42' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_mid131)   --->   "%p_shl1_cast_mid1 = zext i3 %empty_42" [cnn_ip/src/cnn.c:86]   --->   Operation 75 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.82ns) (out node of the LUT)   --->   "%p_mid131 = sub i7 %p_shl_cast_mid1, i7 %p_shl1_cast_mid1" [cnn_ip/src/cnn.c:86]   --->   Operation 76 'sub' 'p_mid131' <Predicate = (!icmp_ln86)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_mid18)   --->   "%p_mid232 = select i1 %icmp_ln88, i7 %p_mid131, i7 %empty_30" [cnn_ip/src/cnn.c:88]   --->   Operation 77 'select' 'p_mid232' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%empty_43 = trunc i7 %p_mid131" [cnn_ip/src/cnn.c:86]   --->   Operation 78 'trunc' 'empty_43' <Predicate = (!icmp_ln86 & icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl4_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_43, i4 0" [cnn_ip/src/cnn.c:86]   --->   Operation 79 'bitconcatenate' 'p_shl4_mid' <Predicate = (!icmp_ln86 & icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl5_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %p_mid131, i1 0" [cnn_ip/src/cnn.c:86]   --->   Operation 80 'bitconcatenate' 'p_shl5_mid' <Predicate = (!icmp_ln86 & icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl5_cast_mid149 = sext i8 %p_shl5_mid" [cnn_ip/src/cnn.c:86]   --->   Operation 81 'sext' 'p_shl5_cast_mid149' <Predicate = (!icmp_ln86 & icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.73ns)   --->   "%p_mid151 = sub i10 %p_shl4_mid, i10 %p_shl5_cast_mid149" [cnn_ip/src/cnn.c:86]   --->   Operation 82 'sub' 'p_mid151' <Predicate = (!icmp_ln86 & icmp_ln88)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%empty_44 = trunc i8 %p_mid129" [cnn_ip/src/cnn.c:86]   --->   Operation 83 'trunc' 'empty_44' <Predicate = (!icmp_ln86 & icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.36ns)   --->   "%icmp_ln90 = icmp_ult  i5 %w_load, i5 28" [cnn_ip/src/cnn.c:90]   --->   Operation 84 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.97ns)   --->   "%icmp_ln90_mid282 = or i1 %icmp_ln88, i1 %icmp_ln90" [cnn_ip/src/cnn.c:88]   --->   Operation 85 'or' 'icmp_ln90_mid282' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.98ns)   --->   "%select_ln86 = select i1 %icmp_ln88, i3 %add_ln86, i3 %ch_1" [cnn_ip/src/cnn.c:86]   --->   Operation 86 'select' 'select_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.78ns)   --->   "%add_ln88 = add i5 %h_mid227, i5 2" [cnn_ip/src/cnn.c:88]   --->   Operation 87 'add' 'add_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln88 = select i1 %icmp_ln90_mid282, i5 %w_mid228, i5 0" [cnn_ip/src/cnn.c:88]   --->   Operation 88 'select' 'select_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_mid112)   --->   "%zext_ln88_1 = zext i5 %add_ln88" [cnn_ip/src/cnn.c:88]   --->   Operation 89 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_mid18)   --->   "%p_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln88, i32 1, i32 4" [cnn_ip/src/cnn.c:88]   --->   Operation 90 'partselect' 'p_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_mid18)   --->   "%p_cast_mid1 = zext i4 %p_mid1" [cnn_ip/src/cnn.c:88]   --->   Operation 91 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.87ns) (out node of the LUT)   --->   "%p_mid18 = add i7 %p_cast_mid1, i7 %p_mid232" [cnn_ip/src/cnn.c:88]   --->   Operation 92 'add' 'p_mid18' <Predicate = (!icmp_ln86)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%empty_46 = trunc i7 %p_mid18" [cnn_ip/src/cnn.c:88]   --->   Operation 93 'trunc' 'empty_46' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_46, i4 0" [cnn_ip/src/cnn.c:88]   --->   Operation 94 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl5_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %p_mid18, i1 0" [cnn_ip/src/cnn.c:88]   --->   Operation 95 'bitconcatenate' 'p_shl5_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl5_cast_mid1 = sext i8 %p_shl5_mid1" [cnn_ip/src/cnn.c:88]   --->   Operation 96 'sext' 'p_shl5_cast_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.73ns)   --->   "%p_mid110 = sub i10 %p_shl4_mid1, i10 %p_shl5_cast_mid1" [cnn_ip/src/cnn.c:88]   --->   Operation 97 'sub' 'p_mid110' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_mid112 = add i8 %zext_ln88_1, i8 %p_mid230" [cnn_ip/src/cnn.c:88]   --->   Operation 98 'add' 'p_mid112' <Predicate = (!icmp_ln86)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%empty_47 = trunc i8 %p_mid112" [cnn_ip/src/cnn.c:88]   --->   Operation 99 'trunc' 'empty_47' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.21ns)   --->   "%select_ln88_4 = select i1 %icmp_ln90_mid282, i5 %h_mid227, i5 %add_ln88" [cnn_ip/src/cnn.c:88]   --->   Operation 100 'select' 'select_ln88_4' <Predicate = (!icmp_ln86)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.78ns)   --->   "%add_ln90 = add i5 %select_ln88, i5 2" [cnn_ip/src/cnn.c:90]   --->   Operation 101 'add' 'add_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln90 = store i3 %select_ln86, i3 %ch" [cnn_ip/src/cnn.c:90]   --->   Operation 102 'store' 'store_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_2 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln90 = store i5 %select_ln88_4, i5 %h" [cnn_ip/src/cnn.c:90]   --->   Operation 103 'store' 'store_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_2 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln90 = store i5 %add_ln90, i5 %w" [cnn_ip/src/cnn.c:90]   --->   Operation 104 'store' 'store_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.34>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_35, i5 0" [cnn_ip/src/cnn.c:88]   --->   Operation 105 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_34, i2 0" [cnn_ip/src/cnn.c:88]   --->   Operation 106 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl9_cast = sext i10 %p_shl9" [cnn_ip/src/cnn.c:88]   --->   Operation 107 'sext' 'p_shl9_cast' <Predicate = (!icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.54ns)   --->   "%empty_36 = sub i12 %p_shl8, i12 %p_shl9_cast" [cnn_ip/src/cnn.c:88]   --->   Operation 108 'sub' 'empty_36' <Predicate = (!icmp_ln88 & icmp_ln90_mid282)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%empty_37 = or i8 %empty_34, i8 1" [cnn_ip/src/cnn.c:88]   --->   Operation 109 'or' 'empty_37' <Predicate = (!icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%empty_38 = trunc i8 %empty_37" [cnn_ip/src/cnn.c:88]   --->   Operation 110 'trunc' 'empty_38' <Predicate = (!icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_38, i5 0" [cnn_ip/src/cnn.c:88]   --->   Operation 111 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_37, i2 0" [cnn_ip/src/cnn.c:88]   --->   Operation 112 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl7_cast = sext i10 %p_shl7" [cnn_ip/src/cnn.c:88]   --->   Operation 113 'sext' 'p_shl7_cast' <Predicate = (!icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.54ns)   --->   "%empty_39 = sub i12 %p_shl6, i12 %p_shl7_cast" [cnn_ip/src/cnn.c:88]   --->   Operation 114 'sub' 'empty_39' <Predicate = (!icmp_ln88 & icmp_ln90_mid282)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 115 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln102)   --->   "%p_mid252 = select i1 %icmp_ln88, i10 %p_mid151, i10 %empty_33" [cnn_ip/src/cnn.c:88]   --->   Operation 116 'select' 'p_mid252' <Predicate = (!icmp_ln86 & icmp_ln90_mid282)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl8_mid = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_44, i5 0" [cnn_ip/src/cnn.c:86]   --->   Operation 117 'bitconcatenate' 'p_shl8_mid' <Predicate = (!icmp_ln86 & icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl9_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid129, i2 0" [cnn_ip/src/cnn.c:86]   --->   Operation 118 'bitconcatenate' 'p_shl9_mid' <Predicate = (!icmp_ln86 & icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl9_cast_mid163 = sext i10 %p_shl9_mid" [cnn_ip/src/cnn.c:86]   --->   Operation 119 'sext' 'p_shl9_cast_mid163' <Predicate = (!icmp_ln86 & icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.54ns)   --->   "%p_mid165 = sub i12 %p_shl8_mid, i12 %p_shl9_cast_mid163" [cnn_ip/src/cnn.c:86]   --->   Operation 120 'sub' 'p_mid165' <Predicate = (!icmp_ln86 & icmp_ln88 & icmp_ln90_mid282)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln98)   --->   "%p_mid266 = select i1 %icmp_ln88, i12 %p_mid165, i12 %empty_36" [cnn_ip/src/cnn.c:88]   --->   Operation 121 'select' 'p_mid266' <Predicate = (!icmp_ln86 & icmp_ln90_mid282)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%p_mid167 = or i8 %p_mid129, i8 1" [cnn_ip/src/cnn.c:86]   --->   Operation 122 'or' 'p_mid167' <Predicate = (!icmp_ln86 & icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%empty_45 = trunc i8 %p_mid167" [cnn_ip/src/cnn.c:86]   --->   Operation 123 'trunc' 'empty_45' <Predicate = (!icmp_ln86 & icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl6_mid = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_45, i5 0" [cnn_ip/src/cnn.c:86]   --->   Operation 124 'bitconcatenate' 'p_shl6_mid' <Predicate = (!icmp_ln86 & icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl7_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid167, i2 0" [cnn_ip/src/cnn.c:86]   --->   Operation 125 'bitconcatenate' 'p_shl7_mid' <Predicate = (!icmp_ln86 & icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl7_cast_mid177 = sext i10 %p_shl7_mid" [cnn_ip/src/cnn.c:86]   --->   Operation 126 'sext' 'p_shl7_cast_mid177' <Predicate = (!icmp_ln86 & icmp_ln88 & icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.54ns)   --->   "%p_mid179 = sub i12 %p_shl6_mid, i12 %p_shl7_cast_mid177" [cnn_ip/src/cnn.c:86]   --->   Operation 127 'sub' 'p_mid179' <Predicate = (!icmp_ln86 & icmp_ln88 & icmp_ln90_mid282)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_1)   --->   "%p_mid280 = select i1 %icmp_ln88, i12 %p_mid179, i12 %empty_39" [cnn_ip/src/cnn.c:88]   --->   Operation 128 'select' 'p_mid280' <Predicate = (!icmp_ln86 & icmp_ln90_mid282)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln102)   --->   "%select_ln88_1 = select i1 %icmp_ln90_mid282, i10 %p_mid252, i10 %p_mid110" [cnn_ip/src/cnn.c:88]   --->   Operation 129 'select' 'select_ln88_1' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%p_shl8_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_47, i5 0" [cnn_ip/src/cnn.c:88]   --->   Operation 130 'bitconcatenate' 'p_shl8_mid1' <Predicate = (!icmp_ln86 & !icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl9_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid112, i2 0" [cnn_ip/src/cnn.c:88]   --->   Operation 131 'bitconcatenate' 'p_shl9_mid1' <Predicate = (!icmp_ln86 & !icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%p_shl9_cast_mid1 = sext i10 %p_shl9_mid1" [cnn_ip/src/cnn.c:88]   --->   Operation 132 'sext' 'p_shl9_cast_mid1' <Predicate = (!icmp_ln86 & !icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.54ns)   --->   "%p_mid114 = sub i12 %p_shl8_mid1, i12 %p_shl9_cast_mid1" [cnn_ip/src/cnn.c:88]   --->   Operation 133 'sub' 'p_mid114' <Predicate = (!icmp_ln86 & !icmp_ln90_mid282)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln98)   --->   "%select_ln88_2 = select i1 %icmp_ln90_mid282, i12 %p_mid266, i12 %p_mid114" [cnn_ip/src/cnn.c:88]   --->   Operation 134 'select' 'select_ln88_2' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%p_mid116 = or i8 %p_mid112, i8 1" [cnn_ip/src/cnn.c:88]   --->   Operation 135 'or' 'p_mid116' <Predicate = (!icmp_ln86 & !icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%empty_48 = trunc i8 %p_mid116" [cnn_ip/src/cnn.c:88]   --->   Operation 136 'trunc' 'empty_48' <Predicate = (!icmp_ln86 & !icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%p_shl6_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_48, i5 0" [cnn_ip/src/cnn.c:88]   --->   Operation 137 'bitconcatenate' 'p_shl6_mid1' <Predicate = (!icmp_ln86 & !icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%p_shl7_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid116, i2 0" [cnn_ip/src/cnn.c:88]   --->   Operation 138 'bitconcatenate' 'p_shl7_mid1' <Predicate = (!icmp_ln86 & !icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%p_shl7_cast_mid1 = sext i10 %p_shl7_mid1" [cnn_ip/src/cnn.c:88]   --->   Operation 139 'sext' 'p_shl7_cast_mid1' <Predicate = (!icmp_ln86 & !icmp_ln90_mid282)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.54ns)   --->   "%p_mid118 = sub i12 %p_shl6_mid1, i12 %p_shl7_cast_mid1" [cnn_ip/src/cnn.c:88]   --->   Operation 140 'sub' 'p_mid118' <Predicate = (!icmp_ln86 & !icmp_ln90_mid282)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_1)   --->   "%select_ln88_3 = select i1 %icmp_ln90_mid282, i12 %p_mid280, i12 %p_mid118" [cnn_ip/src/cnn.c:88]   --->   Operation 141 'select' 'select_ln88_3' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%w_cast10 = zext i5 %select_ln88" [cnn_ip/src/cnn.c:88]   --->   Operation 142 'zext' 'w_cast10' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln98 = add i12 %select_ln88_2, i12 %w_cast10" [cnn_ip/src/cnn.c:98]   --->   Operation 143 'add' 'add_ln98' <Predicate = (!icmp_ln86)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i12 %add_ln98" [cnn_ip/src/cnn.c:98]   --->   Operation 144 'zext' 'zext_ln98' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln98" [cnn_ip/src/cnn.c:98]   --->   Operation 145 'getelementptr' 'x_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 146 [2/2] (3.25ns)   --->   "%x_load = load i12 %x_addr" [cnn_ip/src/cnn.c:98]   --->   Operation 146 'load' 'x_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3136> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln98 = or i12 %add_ln98, i12 1" [cnn_ip/src/cnn.c:98]   --->   Operation 147 'or' 'or_ln98' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i12 %or_ln98" [cnn_ip/src/cnn.c:98]   --->   Operation 148 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i64 0, i64 %zext_ln98_1" [cnn_ip/src/cnn.c:98]   --->   Operation 149 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 150 [2/2] (3.25ns)   --->   "%x_load_1 = load i12 %x_addr_1" [cnn_ip/src/cnn.c:98]   --->   Operation 150 'load' 'x_load_1' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3136> <RAM>
ST_3 : Operation 151 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln98_1 = add i12 %select_ln88_3, i12 %w_cast10" [cnn_ip/src/cnn.c:98]   --->   Operation 151 'add' 'add_ln98_1' <Predicate = (!icmp_ln86)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i12 %add_ln98_1" [cnn_ip/src/cnn.c:98]   --->   Operation 152 'zext' 'zext_ln98_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i32 %x, i64 0, i64 %zext_ln98_2" [cnn_ip/src/cnn.c:98]   --->   Operation 153 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 154 [2/2] (3.25ns)   --->   "%x_load_2 = load i12 %x_addr_2" [cnn_ip/src/cnn.c:98]   --->   Operation 154 'load' 'x_load_2' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3136> <RAM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln98_1 = or i12 %add_ln98_1, i12 1" [cnn_ip/src/cnn.c:98]   --->   Operation 155 'or' 'or_ln98_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln98_3 = zext i12 %or_ln98_1" [cnn_ip/src/cnn.c:98]   --->   Operation 156 'zext' 'zext_ln98_3' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%x_addr_3 = getelementptr i32 %x, i64 0, i64 %zext_ln98_3" [cnn_ip/src/cnn.c:98]   --->   Operation 157 'getelementptr' 'x_addr_3' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 158 [2/2] (3.25ns)   --->   "%x_load_3 = load i12 %x_addr_3" [cnn_ip/src/cnn.c:98]   --->   Operation 158 'load' 'x_load_3' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3136> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln102)   --->   "%tmp_11 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln88, i32 1, i32 4" [cnn_ip/src/cnn.c:88]   --->   Operation 159 'partselect' 'tmp_11' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln102)   --->   "%zext_ln102 = zext i4 %tmp_11" [cnn_ip/src/cnn.c:102]   --->   Operation 160 'zext' 'zext_ln102' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln102 = add i10 %zext_ln102, i10 %select_ln88_1" [cnn_ip/src/cnn.c:102]   --->   Operation 161 'add' 'add_ln102' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 162 [1/2] (3.25ns)   --->   "%x_load = load i12 %x_addr" [cnn_ip/src/cnn.c:98]   --->   Operation 162 'load' 'x_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3136> <RAM>
ST_4 : Operation 163 [1/2] (3.25ns)   --->   "%x_load_1 = load i12 %x_addr_1" [cnn_ip/src/cnn.c:98]   --->   Operation 163 'load' 'x_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3136> <RAM>
ST_4 : Operation 164 [1/2] (3.25ns)   --->   "%x_load_2 = load i12 %x_addr_2" [cnn_ip/src/cnn.c:98]   --->   Operation 164 'load' 'x_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3136> <RAM>
ST_4 : Operation 165 [1/2] (3.25ns)   --->   "%x_load_3 = load i12 %x_addr_3" [cnn_ip/src/cnn.c:98]   --->   Operation 165 'load' 'x_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3136> <RAM>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 166 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %x_load, i32 -3.40282e+38" [cnn_ip/src/cnn.c:98]   --->   Operation 166 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln98 = bitcast i32 %x_load" [cnn_ip/src/cnn.c:98]   --->   Operation 167 'bitcast' 'bitcast_ln98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln98, i32 23, i32 30" [cnn_ip/src/cnn.c:98]   --->   Operation 168 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %bitcast_ln98" [cnn_ip/src/cnn.c:98]   --->   Operation 169 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (1.55ns)   --->   "%icmp_ln98 = icmp_ne  i8 %tmp, i8 255" [cnn_ip/src/cnn.c:98]   --->   Operation 170 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (2.44ns)   --->   "%icmp_ln98_1 = icmp_eq  i23 %trunc_ln98, i23 0" [cnn_ip/src/cnn.c:98]   --->   Operation 171 'icmp' 'icmp_ln98_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%or_ln98_2 = or i1 %icmp_ln98_1, i1 %icmp_ln98" [cnn_ip/src/cnn.c:98]   --->   Operation 172 'or' 'or_ln98_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %x_load, i32 -3.40282e+38" [cnn_ip/src/cnn.c:98]   --->   Operation 173 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%and_ln98 = and i1 %or_ln98_2, i1 %tmp_1" [cnn_ip/src/cnn.c:98]   --->   Operation 174 'and' 'and_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln98 = select i1 %and_ln98, i32 -3.40282e+38, i32 %x_load" [cnn_ip/src/cnn.c:98]   --->   Operation 175 'select' 'select_ln98' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.43>
ST_7 : Operation 176 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %select_ln98, i32 %x_load_1" [cnn_ip/src/cnn.c:98]   --->   Operation 176 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.10>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln98_1 = bitcast i32 %select_ln98" [cnn_ip/src/cnn.c:98]   --->   Operation 177 'bitcast' 'bitcast_ln98_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln98_1, i32 23, i32 30" [cnn_ip/src/cnn.c:98]   --->   Operation 178 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i32 %bitcast_ln98_1" [cnn_ip/src/cnn.c:98]   --->   Operation 179 'trunc' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln98_2 = bitcast i32 %x_load_1" [cnn_ip/src/cnn.c:98]   --->   Operation 180 'bitcast' 'bitcast_ln98_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln98_2, i32 23, i32 30" [cnn_ip/src/cnn.c:98]   --->   Operation 181 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln98_2 = trunc i32 %bitcast_ln98_2" [cnn_ip/src/cnn.c:98]   --->   Operation 182 'trunc' 'trunc_ln98_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (1.55ns)   --->   "%icmp_ln98_2 = icmp_ne  i8 %tmp_2, i8 255" [cnn_ip/src/cnn.c:98]   --->   Operation 183 'icmp' 'icmp_ln98_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (2.44ns)   --->   "%icmp_ln98_3 = icmp_eq  i23 %trunc_ln98_1, i23 0" [cnn_ip/src/cnn.c:98]   --->   Operation 184 'icmp' 'icmp_ln98_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_2)   --->   "%or_ln98_3 = or i1 %icmp_ln98_3, i1 %icmp_ln98_2" [cnn_ip/src/cnn.c:98]   --->   Operation 185 'or' 'or_ln98_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (1.55ns)   --->   "%icmp_ln98_4 = icmp_ne  i8 %tmp_3, i8 255" [cnn_ip/src/cnn.c:98]   --->   Operation 186 'icmp' 'icmp_ln98_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (2.44ns)   --->   "%icmp_ln98_5 = icmp_eq  i23 %trunc_ln98_2, i23 0" [cnn_ip/src/cnn.c:98]   --->   Operation 187 'icmp' 'icmp_ln98_5' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_2)   --->   "%or_ln98_4 = or i1 %icmp_ln98_5, i1 %icmp_ln98_4" [cnn_ip/src/cnn.c:98]   --->   Operation 188 'or' 'or_ln98_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_2)   --->   "%and_ln98_1 = and i1 %or_ln98_3, i1 %or_ln98_4" [cnn_ip/src/cnn.c:98]   --->   Operation 189 'and' 'and_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %select_ln98, i32 %x_load_1" [cnn_ip/src/cnn.c:98]   --->   Operation 190 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln98_2 = and i1 %and_ln98_1, i1 %tmp_4" [cnn_ip/src/cnn.c:98]   --->   Operation 191 'and' 'and_ln98_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln98_1 = select i1 %and_ln98_2, i32 %select_ln98, i32 %x_load_1" [cnn_ip/src/cnn.c:98]   --->   Operation 192 'select' 'select_ln98_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.43>
ST_9 : Operation 193 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %select_ln98_1, i32 %x_load_2" [cnn_ip/src/cnn.c:98]   --->   Operation 193 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.10>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln98_3 = bitcast i32 %select_ln98_1" [cnn_ip/src/cnn.c:98]   --->   Operation 194 'bitcast' 'bitcast_ln98_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln98_3, i32 23, i32 30" [cnn_ip/src/cnn.c:98]   --->   Operation 195 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln98_3 = trunc i32 %bitcast_ln98_3" [cnn_ip/src/cnn.c:98]   --->   Operation 196 'trunc' 'trunc_ln98_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln98_4 = bitcast i32 %x_load_2" [cnn_ip/src/cnn.c:98]   --->   Operation 197 'bitcast' 'bitcast_ln98_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln98_4, i32 23, i32 30" [cnn_ip/src/cnn.c:98]   --->   Operation 198 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln98_4 = trunc i32 %bitcast_ln98_4" [cnn_ip/src/cnn.c:98]   --->   Operation 199 'trunc' 'trunc_ln98_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (1.55ns)   --->   "%icmp_ln98_6 = icmp_ne  i8 %tmp_5, i8 255" [cnn_ip/src/cnn.c:98]   --->   Operation 200 'icmp' 'icmp_ln98_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (2.44ns)   --->   "%icmp_ln98_7 = icmp_eq  i23 %trunc_ln98_3, i23 0" [cnn_ip/src/cnn.c:98]   --->   Operation 201 'icmp' 'icmp_ln98_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_4)   --->   "%or_ln98_5 = or i1 %icmp_ln98_7, i1 %icmp_ln98_6" [cnn_ip/src/cnn.c:98]   --->   Operation 202 'or' 'or_ln98_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (1.55ns)   --->   "%icmp_ln98_8 = icmp_ne  i8 %tmp_6, i8 255" [cnn_ip/src/cnn.c:98]   --->   Operation 203 'icmp' 'icmp_ln98_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (2.44ns)   --->   "%icmp_ln98_9 = icmp_eq  i23 %trunc_ln98_4, i23 0" [cnn_ip/src/cnn.c:98]   --->   Operation 204 'icmp' 'icmp_ln98_9' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_4)   --->   "%or_ln98_6 = or i1 %icmp_ln98_9, i1 %icmp_ln98_8" [cnn_ip/src/cnn.c:98]   --->   Operation 205 'or' 'or_ln98_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_4)   --->   "%and_ln98_3 = and i1 %or_ln98_5, i1 %or_ln98_6" [cnn_ip/src/cnn.c:98]   --->   Operation 206 'and' 'and_ln98_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %select_ln98_1, i32 %x_load_2" [cnn_ip/src/cnn.c:98]   --->   Operation 207 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln98_4 = and i1 %and_ln98_3, i1 %tmp_7" [cnn_ip/src/cnn.c:98]   --->   Operation 208 'and' 'and_ln98_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln98_2 = select i1 %and_ln98_4, i32 %select_ln98_1, i32 %x_load_2" [cnn_ip/src/cnn.c:98]   --->   Operation 209 'select' 'select_ln98_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.43>
ST_11 : Operation 210 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %select_ln98_2, i32 %x_load_3" [cnn_ip/src/cnn.c:98]   --->   Operation 210 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.10>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln98_5 = bitcast i32 %select_ln98_2" [cnn_ip/src/cnn.c:98]   --->   Operation 211 'bitcast' 'bitcast_ln98_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln98_5, i32 23, i32 30" [cnn_ip/src/cnn.c:98]   --->   Operation 212 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln98_5 = trunc i32 %bitcast_ln98_5" [cnn_ip/src/cnn.c:98]   --->   Operation 213 'trunc' 'trunc_ln98_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln98_6 = bitcast i32 %x_load_3" [cnn_ip/src/cnn.c:98]   --->   Operation 214 'bitcast' 'bitcast_ln98_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln98_6, i32 23, i32 30" [cnn_ip/src/cnn.c:98]   --->   Operation 215 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln98_6 = trunc i32 %bitcast_ln98_6" [cnn_ip/src/cnn.c:98]   --->   Operation 216 'trunc' 'trunc_ln98_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (1.55ns)   --->   "%icmp_ln98_10 = icmp_ne  i8 %tmp_8, i8 255" [cnn_ip/src/cnn.c:98]   --->   Operation 217 'icmp' 'icmp_ln98_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (2.44ns)   --->   "%icmp_ln98_11 = icmp_eq  i23 %trunc_ln98_5, i23 0" [cnn_ip/src/cnn.c:98]   --->   Operation 218 'icmp' 'icmp_ln98_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_6)   --->   "%or_ln98_7 = or i1 %icmp_ln98_11, i1 %icmp_ln98_10" [cnn_ip/src/cnn.c:98]   --->   Operation 219 'or' 'or_ln98_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [1/1] (1.55ns)   --->   "%icmp_ln98_12 = icmp_ne  i8 %tmp_9, i8 255" [cnn_ip/src/cnn.c:98]   --->   Operation 220 'icmp' 'icmp_ln98_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (2.44ns)   --->   "%icmp_ln98_13 = icmp_eq  i23 %trunc_ln98_6, i23 0" [cnn_ip/src/cnn.c:98]   --->   Operation 221 'icmp' 'icmp_ln98_13' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_6)   --->   "%or_ln98_8 = or i1 %icmp_ln98_13, i1 %icmp_ln98_12" [cnn_ip/src/cnn.c:98]   --->   Operation 222 'or' 'or_ln98_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_6)   --->   "%and_ln98_5 = and i1 %or_ln98_7, i1 %or_ln98_8" [cnn_ip/src/cnn.c:98]   --->   Operation 223 'and' 'and_ln98_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %select_ln98_2, i32 %x_load_3" [cnn_ip/src/cnn.c:98]   --->   Operation 224 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 225 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln98_6 = and i1 %and_ln98_5, i1 %tmp_s" [cnn_ip/src/cnn.c:98]   --->   Operation 225 'and' 'and_ln98_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln98_3 = select i1 %and_ln98_6, i32 %select_ln98_2, i32 %x_load_3" [cnn_ip/src/cnn.c:98]   --->   Operation 226 'select' 'select_ln98_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [cnn_ip/src/cnn.c:106]   --->   Operation 237 'ret' 'ret_ln106' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_str"   --->   Operation 227 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 228 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 229 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_88_2_VITIS_LOOP_90_3_str"   --->   Operation 230 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 231 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [cnn_ip/src/cnn.c:90]   --->   Operation 232 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i10 %add_ln102" [cnn_ip/src/cnn.c:102]   --->   Operation 233 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln102_1" [cnn_ip/src/cnn.c:102]   --->   Operation 234 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (3.25ns)   --->   "%store_ln102 = store i32 %select_ln98_3, i10 %y_addr" [cnn_ip/src/cnn.c:102]   --->   Operation 235 'store' 'store_ln102' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln90 = br void %VITIS_LOOP_94_4" [cnn_ip/src/cnn.c:90]   --->   Operation 236 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.75ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [5]  (0 ns)
	'load' operation ('indvar_flatten_load', cnn_ip/src/cnn.c:88) on local variable 'indvar_flatten' [56]  (0 ns)
	'add' operation ('add_ln88_1', cnn_ip/src/cnn.c:88) [210]  (1.92 ns)
	'select' operation ('select_ln88_5', cnn_ip/src/cnn.c:88) [211]  (1.25 ns)
	'store' operation ('store_ln90', cnn_ip/src/cnn.c:90) of variable 'select_ln88_5', cnn_ip/src/cnn.c:88 on local variable 'indvar_flatten' [214]  (1.59 ns)

 <State 2>: 7.08ns
The critical path consists of the following:
	'load' operation ('ch') on local variable 'ch' [16]  (0 ns)
	'add' operation ('add_ln86', cnn_ip/src/cnn.c:86) [57]  (1.65 ns)
	'shl' operation ('empty_42', cnn_ip/src/cnn.c:86) [72]  (0 ns)
	'sub' operation ('p_mid131', cnn_ip/src/cnn.c:86) [74]  (1.83 ns)
	'select' operation ('p_mid232', cnn_ip/src/cnn.c:88) [75]  (0 ns)
	'add' operation ('p_mid18', cnn_ip/src/cnn.c:88) [105]  (1.87 ns)
	'sub' operation ('p_mid110', cnn_ip/src/cnn.c:88) [110]  (1.73 ns)

 <State 3>: 6.35ns
The critical path consists of the following:
	'sub' operation ('empty_36', cnn_ip/src/cnn.c:88) [43]  (1.55 ns)
	'select' operation ('p_mid266', cnn_ip/src/cnn.c:88) [87]  (0 ns)
	'select' operation ('select_ln88_2', cnn_ip/src/cnn.c:88) [118]  (0 ns)
	'add' operation ('add_ln98', cnn_ip/src/cnn.c:98) [130]  (1.55 ns)
	'getelementptr' operation ('x_addr', cnn_ip/src/cnn.c:98) [132]  (0 ns)
	'load' operation ('x_load', cnn_ip/src/cnn.c:98) on array 'x' [133]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_load', cnn_ip/src/cnn.c:98) on array 'x' [133]  (3.25 ns)

 <State 5>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', cnn_ip/src/cnn.c:98) [140]  (5.43 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', cnn_ip/src/cnn.c:98) [140]  (5.43 ns)
	'and' operation ('and_ln98', cnn_ip/src/cnn.c:98) [141]  (0 ns)
	'select' operation ('select_ln98', cnn_ip/src/cnn.c:98) [142]  (0.978 ns)

 <State 7>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', cnn_ip/src/cnn.c:98) [160]  (5.43 ns)

 <State 8>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', cnn_ip/src/cnn.c:98) [160]  (5.43 ns)
	'and' operation ('and_ln98_2', cnn_ip/src/cnn.c:98) [161]  (0.978 ns)
	'select' operation ('select_ln98_1', cnn_ip/src/cnn.c:98) [162]  (0.698 ns)

 <State 9>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', cnn_ip/src/cnn.c:98) [180]  (5.43 ns)

 <State 10>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', cnn_ip/src/cnn.c:98) [180]  (5.43 ns)
	'and' operation ('and_ln98_4', cnn_ip/src/cnn.c:98) [181]  (0.978 ns)
	'select' operation ('select_ln98_2', cnn_ip/src/cnn.c:98) [182]  (0.698 ns)

 <State 11>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', cnn_ip/src/cnn.c:98) [200]  (5.43 ns)

 <State 12>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', cnn_ip/src/cnn.c:98) [200]  (5.43 ns)
	'and' operation ('and_ln98_6', cnn_ip/src/cnn.c:98) [201]  (0.978 ns)
	'select' operation ('select_ln98_3', cnn_ip/src/cnn.c:98) [202]  (0.698 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('y_addr', cnn_ip/src/cnn.c:102) [207]  (0 ns)
	'store' operation ('store_ln102', cnn_ip/src/cnn.c:102) of variable 'select_ln98_3', cnn_ip/src/cnn.c:98 on array 'y' [208]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
