<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: Modules</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Modules</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html" target="_self">CMSIS Core Instruction Interface</a></td><td class="desc">Access to dedicated instructions </td></tr>
<tr id="row_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___s_i_m_d__intrinsics.html" target="_self">CMSIS SIMD Intrinsics</a></td><td class="desc">Access to dedicated SIMD instructions </td></tr>
<tr id="row_2_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__glob__defs.html" target="_self">CMSIS Global Defines</a></td><td class="desc"><b>IO Type Qualifiers</b> are used </td></tr>
<tr id="row_3_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_3_" class="arrow" onclick="toggleFolder('3_')">&#9660;</span><a class="el" href="group___c_m_s_i_s__core__register.html" target="_self">Defines and Type Definitions</a></td><td class="desc">Type definitions and defines for Cortex-M processor based devices </td></tr>
<tr id="row_3_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___c_o_r_e.html" target="_self">Status and Control Registers</a></td><td class="desc">Core Register type definitions </td></tr>
<tr id="row_3_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___n_v_i_c.html" target="_self">Nested Vectored Interrupt Controller (NVIC)</a></td><td class="desc">Type definitions for the NVIC Registers </td></tr>
<tr id="row_3_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___s_c_b.html" target="_self">System Control Block (SCB)</a></td><td class="desc">Type definitions for the System Control Block Registers </td></tr>
<tr id="row_3_3_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html" target="_self">System Controls not in SCB (SCnSCB)</a></td><td class="desc">Type definitions for the System Control and ID Register not in the SCB </td></tr>
<tr id="row_3_4_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___sys_tick.html" target="_self">System Tick Timer (SysTick)</a></td><td class="desc">Type definitions for the System Timer Registers </td></tr>
<tr id="row_3_5_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___i_t_m.html" target="_self">Instrumentation Trace Macrocell (ITM)</a></td><td class="desc">Type definitions for the Instrumentation Trace Macrocell (ITM) </td></tr>
<tr id="row_3_6_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___d_w_t.html" target="_self">Data Watchpoint and Trace (DWT)</a></td><td class="desc">Type definitions for the Data Watchpoint and Trace (DWT) </td></tr>
<tr id="row_3_7_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___t_p_i.html" target="_self">Trace Port Interface (TPI)</a></td><td class="desc">Type definitions for the Trace Port Interface (TPI) </td></tr>
<tr id="row_3_8_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___core_debug.html" target="_self">Core Debug Registers (CoreDebug)</a></td><td class="desc">Type definitions for the Core Debug Registers </td></tr>
<tr id="row_3_9_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core__bitfield.html" target="_self">Core register bit field macros</a></td><td class="desc">Macros for use with bit field definitions (xxx_Pos, xxx_Msk) </td></tr>
<tr id="row_3_10_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core__base.html" target="_self">Core Definitions</a></td><td class="desc">Definitions for base addresses, unions, and structures </td></tr>
<tr id="row_4_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_4_" class="arrow" onclick="toggleFolder('4_')">&#9660;</span><a class="el" href="group___c_m_s_i_s___core___function_interface.html" target="_self">Functions and Instructions Reference</a></td><td class="desc"></td></tr>
<tr id="row_4_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___core___reg_acc_functions.html" target="_self">CMSIS Core Register Access Functions</a></td><td class="desc"></td></tr>
<tr id="row_4_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html" target="_self">NVIC Functions</a></td><td class="desc">Functions that manage interrupts and exceptions via the NVIC </td></tr>
<tr id="row_4_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_4_3_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_5_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___b_i_t_b_a_n_d__group.html" target="_self">Bit-band access</a></td><td class="desc">Cortex-M4 bit-band support </td></tr>
<tr id="row_6_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html" target="_self">Interrupt vector numbers</a></td><td class="desc">Vector numbers required for NVIC functions </td></tr>
<tr id="row_7_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___interrupt__handler__prototypes___g_r_o_u_p.html" target="_self">Interrupt handler prototypes</a></td><td class="desc">Prototypes for interrupt handlers </td></tr>
<tr id="row_8_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___cortex___core___configuration___g_r_o_u_p.html" target="_self">Cortex Core Configuration</a></td><td class="desc">Configuration of the cm4 Processor and Core Peripherals </td></tr>
<tr id="row_9_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_9_" class="arrow" onclick="toggleFolder('9_')">&#9660;</span><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html" target="_self">Device Peripheral Access Layer</a></td><td class="desc">C structs allowing access to peripheral registers </td></tr>
<tr id="row_9_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_0_" class="arrow" onclick="toggleFolder('9_0_')">&#9658;</span><a class="el" href="group___a_d_c___peripheral__access__layer___g_r_o_u_p.html" target="_self">ADC Peripheral Access Layer</a></td><td class="desc">C Struct for ADC </td></tr>
<tr id="row_9_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___a_d_c__structs___g_r_o_u_p.html" target="_self">ADC struct</a></td><td class="desc">Analog-to-Digital Converter </td></tr>
<tr id="row_9_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___a_d_c___register___masks___g_r_o_u_p.html" target="_self">ADC Register Masks</a></td><td class="desc">Register Masks for ADC </td></tr>
<tr id="row_9_1_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_1_" class="arrow" onclick="toggleFolder('9_1_')">&#9658;</span><a class="el" href="group___a_x_b_s___peripheral__access__layer___g_r_o_u_p.html" target="_self">AXBS Peripheral Access Layer</a></td><td class="desc">C Struct for AXBS </td></tr>
<tr id="row_9_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___a_x_b_s__structs___g_r_o_u_p.html" target="_self">AXBS struct</a></td><td class="desc">Crossbar switch </td></tr>
<tr id="row_9_1_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___a_x_b_s___register___masks___g_r_o_u_p.html" target="_self">AXBS Register Masks</a></td><td class="desc">Register Masks for AXBS </td></tr>
<tr id="row_9_2_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_2_" class="arrow" onclick="toggleFolder('9_2_')">&#9658;</span><a class="el" href="group___c_m_p___peripheral__access__layer___g_r_o_u_p.html" target="_self">CMP Peripheral Access Layer</a></td><td class="desc">C Struct for CMP </td></tr>
<tr id="row_9_2_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_p__structs___g_r_o_u_p.html" target="_self">CMP struct</a></td><td class="desc">Comparator, Voltage Ref, D-to-A Converter and Analog Mux </td></tr>
<tr id="row_9_2_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_p___register___masks___g_r_o_u_p.html" target="_self">CMP Register Masks</a></td><td class="desc">Register Masks for CMP </td></tr>
<tr id="row_9_3_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_3_" class="arrow" onclick="toggleFolder('9_3_')">&#9658;</span><a class="el" href="group___c_m_t___peripheral__access__layer___g_r_o_u_p.html" target="_self">CMT Peripheral Access Layer</a></td><td class="desc">C Struct for CMT </td></tr>
<tr id="row_9_3_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_t__structs___g_r_o_u_p.html" target="_self">CMT struct</a></td><td class="desc">Carrier Modulator Transmitter </td></tr>
<tr id="row_9_3_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_t___register___masks___g_r_o_u_p.html" target="_self">CMT Register Masks</a></td><td class="desc">Register Masks for CMT </td></tr>
<tr id="row_9_4_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_4_" class="arrow" onclick="toggleFolder('9_4_')">&#9658;</span><a class="el" href="group___c_r_c___peripheral__access__layer___g_r_o_u_p.html" target="_self">CRC Peripheral Access Layer</a></td><td class="desc">C Struct for CRC </td></tr>
<tr id="row_9_4_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_r_c__structs___g_r_o_u_p.html" target="_self">CRC struct</a></td><td class="desc">Cyclic Redundancy Check </td></tr>
<tr id="row_9_4_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___c_r_c___register___masks___g_r_o_u_p.html" target="_self">CRC Register Masks</a></td><td class="desc">Register Masks for CRC </td></tr>
<tr id="row_9_5_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_5_" class="arrow" onclick="toggleFolder('9_5_')">&#9658;</span><a class="el" href="group___d_m_a0___peripheral__access__layer___g_r_o_u_p.html" target="_self">DMA0 Peripheral Access Layer</a></td><td class="desc">C Struct for DMA0 </td></tr>
<tr id="row_9_5_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a0__structs___g_r_o_u_p.html" target="_self">DMA0 struct</a></td><td class="desc">Enhanced direct memory access controller </td></tr>
<tr id="row_9_5_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a0___register___masks___g_r_o_u_p.html" target="_self">DMA0 Register Masks</a></td><td class="desc">Register Masks for DMA0 </td></tr>
<tr id="row_9_6_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_6_" class="arrow" onclick="toggleFolder('9_6_')">&#9658;</span><a class="el" href="group___d_m_a_m_u_x___peripheral__access__layer___g_r_o_u_p.html" target="_self">DMAMUX Peripheral Access Layer</a></td><td class="desc">C Struct for DMAMUX </td></tr>
<tr id="row_9_6_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a_m_u_x__structs___g_r_o_u_p.html" target="_self">DMAMUX struct</a></td><td class="desc">DMA channel multiplexor </td></tr>
<tr id="row_9_6_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html" target="_self">DMAMUX Register Masks</a></td><td class="desc">Register Masks for DMAMUX </td></tr>
<tr id="row_9_7_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_7_" class="arrow" onclick="toggleFolder('9_7_')">&#9658;</span><a class="el" href="group___e_t_f___peripheral__access__layer___g_r_o_u_p.html" target="_self">ETF Peripheral Access Layer</a></td><td class="desc">C Struct for ETF </td></tr>
<tr id="row_9_7_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_t_f__structs___g_r_o_u_p.html" target="_self">ETF struct</a></td><td class="desc">Embedded Trace Funnel </td></tr>
<tr id="row_9_7_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_t_f___register___masks___g_r_o_u_p.html" target="_self">ETF Register Masks</a></td><td class="desc">Register Masks for ETF </td></tr>
<tr id="row_9_8_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_8_" class="arrow" onclick="toggleFolder('9_8_')">&#9658;</span><a class="el" href="group___e_w_m___peripheral__access__layer___g_r_o_u_p.html" target="_self">EWM Peripheral Access Layer</a></td><td class="desc">C Struct for EWM </td></tr>
<tr id="row_9_8_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_w_m__structs___g_r_o_u_p.html" target="_self">EWM struct</a></td><td class="desc">External Watchdog Monitor </td></tr>
<tr id="row_9_8_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_w_m___register___masks___g_r_o_u_p.html" target="_self">EWM Register Masks</a></td><td class="desc">Register Masks for EWM </td></tr>
<tr id="row_9_9_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_9_" class="arrow" onclick="toggleFolder('9_9_')">&#9658;</span><a class="el" href="group___f_m_c___peripheral__access__layer___g_r_o_u_p.html" target="_self">FMC Peripheral Access Layer</a></td><td class="desc">C Struct for FMC </td></tr>
<tr id="row_9_9_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_m_c__structs___g_r_o_u_p.html" target="_self">FMC struct</a></td><td class="desc">Flash Memory Controller </td></tr>
<tr id="row_9_9_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_m_c___register___masks___g_r_o_u_p.html" target="_self">FMC Register Masks</a></td><td class="desc">Register Masks for FMC </td></tr>
<tr id="row_9_10_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_10_" class="arrow" onclick="toggleFolder('9_10_')">&#9658;</span><a class="el" href="group___f_p_b___peripheral__access__layer___g_r_o_u_p.html" target="_self">FPB Peripheral Access Layer</a></td><td class="desc">C Struct for FPB </td></tr>
<tr id="row_9_10_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_p_b__structs___g_r_o_u_p.html" target="_self">FPB struct</a></td><td class="desc">Flash Patch and Breakpoint Unit </td></tr>
<tr id="row_9_10_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_p_b___register___masks___g_r_o_u_p.html" target="_self">FPB Register Masks</a></td><td class="desc">Register Masks for FPB </td></tr>
<tr id="row_9_11_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_11_" class="arrow" onclick="toggleFolder('9_11_')">&#9658;</span><a class="el" href="group___f_t_f_l___peripheral__access__layer___g_r_o_u_p.html" target="_self">FTFL Peripheral Access Layer</a></td><td class="desc">C Struct for FTFL </td></tr>
<tr id="row_9_11_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_t_f_l__structs___g_r_o_u_p.html" target="_self">FTFL struct</a></td><td class="desc">Flash Memory Interface </td></tr>
<tr id="row_9_11_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_t_f_l___register___masks___g_r_o_u_p.html" target="_self">FTFL Register Masks</a></td><td class="desc">Register Masks for FTFL </td></tr>
<tr id="row_9_12_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_12_" class="arrow" onclick="toggleFolder('9_12_')">&#9658;</span><a class="el" href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html" target="_self">FTM Peripheral Access Layer</a></td><td class="desc">C Struct for FTM </td></tr>
<tr id="row_9_12_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_t_m__structs___g_r_o_u_p.html" target="_self">FTM struct</a></td><td class="desc">FlexTimer Module (8 channels) </td></tr>
<tr id="row_9_12_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_t_m___register___masks___g_r_o_u_p.html" target="_self">FTM Register Masks</a></td><td class="desc">Register Masks for FTM </td></tr>
<tr id="row_9_13_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_13_" class="arrow" onclick="toggleFolder('9_13_')">&#9658;</span><a class="el" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html" target="_self">GPIO Peripheral Access Layer</a></td><td class="desc">C Struct for GPIO </td></tr>
<tr id="row_9_13_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o__structs___g_r_o_u_p.html" target="_self">GPIO struct</a></td><td class="desc">General Purpose Input/Output </td></tr>
<tr id="row_9_13_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___register___masks___g_r_o_u_p.html" target="_self">GPIO Register Masks</a></td><td class="desc">Register Masks for GPIO </td></tr>
<tr id="row_9_14_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_14_" class="arrow" onclick="toggleFolder('9_14_')">&#9658;</span><a class="el" href="group___i2_c___peripheral__access__layer___g_r_o_u_p.html" target="_self">I2C Peripheral Access Layer</a></td><td class="desc">C Struct for I2C </td></tr>
<tr id="row_9_14_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c__structs___g_r_o_u_p.html" target="_self">I2C struct</a></td><td class="desc">Inter-Integrated Circuit </td></tr>
<tr id="row_9_14_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___register___masks___g_r_o_u_p.html" target="_self">I2C Register Masks</a></td><td class="desc">Register Masks for I2C </td></tr>
<tr id="row_9_15_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_15_" class="arrow" onclick="toggleFolder('9_15_')">&#9658;</span><a class="el" href="group___i2_s___peripheral__access__layer___g_r_o_u_p.html" target="_self">I2S Peripheral Access Layer</a></td><td class="desc">C Struct for I2S </td></tr>
<tr id="row_9_15_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_s__structs___g_r_o_u_p.html" target="_self">I2S struct</a></td><td class="desc">Inter-IC Sound / Synchronous Audio Interface </td></tr>
<tr id="row_9_15_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_s___register___masks___g_r_o_u_p.html" target="_self">I2S Register Masks</a></td><td class="desc">Register Masks for I2S </td></tr>
<tr id="row_9_16_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_16_" class="arrow" onclick="toggleFolder('9_16_')">&#9658;</span><a class="el" href="group___l_l_w_u___peripheral__access__layer___g_r_o_u_p.html" target="_self">LLWU Peripheral Access Layer</a></td><td class="desc">C Struct for LLWU </td></tr>
<tr id="row_9_16_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___l_l_w_u__structs___g_r_o_u_p.html" target="_self">LLWU struct</a></td><td class="desc">Low leakage wakeup unit </td></tr>
<tr id="row_9_16_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___l_l_w_u___register___masks___g_r_o_u_p.html" target="_self">LLWU Register Masks</a></td><td class="desc">Register Masks for LLWU </td></tr>
<tr id="row_9_17_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_17_" class="arrow" onclick="toggleFolder('9_17_')">&#9658;</span><a class="el" href="group___l_p_t_m_r___peripheral__access__layer___g_r_o_u_p.html" target="_self">LPTMR Peripheral Access Layer</a></td><td class="desc">C Struct for LPTMR </td></tr>
<tr id="row_9_17_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___l_p_t_m_r__structs___g_r_o_u_p.html" target="_self">LPTMR struct</a></td><td class="desc">Low Power Timer </td></tr>
<tr id="row_9_17_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html" target="_self">LPTMR Register Masks</a></td><td class="desc">Register Masks for LPTMR </td></tr>
<tr id="row_9_18_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_18_" class="arrow" onclick="toggleFolder('9_18_')">&#9658;</span><a class="el" href="group___m_c_g___peripheral__access__layer___g_r_o_u_p.html" target="_self">MCG Peripheral Access Layer</a></td><td class="desc">C Struct for MCG </td></tr>
<tr id="row_9_18_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___m_c_g__structs___g_r_o_u_p.html" target="_self">MCG struct</a></td><td class="desc">Multipurpose Clock Generator module </td></tr>
<tr id="row_9_18_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___m_c_g___register___masks___g_r_o_u_p.html" target="_self">MCG Register Masks</a></td><td class="desc">Register Masks for MCG </td></tr>
<tr id="row_9_19_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_19_" class="arrow" onclick="toggleFolder('9_19_')">&#9658;</span><a class="el" href="group___n_v___peripheral__access__layer___g_r_o_u_p.html" target="_self">NV Peripheral Access Layer</a></td><td class="desc">C Struct for NV </td></tr>
<tr id="row_9_19_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___n_v__structs___g_r_o_u_p.html" target="_self">NV struct</a></td><td class="desc">Flash configuration field </td></tr>
<tr id="row_9_19_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___n_v___register___masks___g_r_o_u_p.html" target="_self">NV Register Masks</a></td><td class="desc">Register Masks for NV </td></tr>
<tr id="row_9_20_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_20_" class="arrow" onclick="toggleFolder('9_20_')">&#9658;</span><a class="el" href="group___o_s_c___peripheral__access__layer___g_r_o_u_p.html" target="_self">OSC Peripheral Access Layer</a></td><td class="desc">C Struct for OSC </td></tr>
<tr id="row_9_20_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___o_s_c__structs___g_r_o_u_p.html" target="_self">OSC struct</a></td><td class="desc">System Oscillator </td></tr>
<tr id="row_9_20_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___o_s_c___register___masks___g_r_o_u_p.html" target="_self">OSC Register Masks</a></td><td class="desc">Register Masks for OSC </td></tr>
<tr id="row_9_21_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_21_" class="arrow" onclick="toggleFolder('9_21_')">&#9658;</span><a class="el" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html" target="_self">PDB Peripheral Access Layer</a></td><td class="desc">C Struct for PDB </td></tr>
<tr id="row_9_21_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_d_b__structs___g_r_o_u_p.html" target="_self">PDB struct</a></td><td class="desc">Programmable Delay Block (2 channels, 2 triggers, 0 DAC, 2 pulse outputs) </td></tr>
<tr id="row_9_21_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_d_b___register___masks___g_r_o_u_p.html" target="_self">PDB Register Masks</a></td><td class="desc">Register Masks for PDB </td></tr>
<tr id="row_9_22_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_22_" class="arrow" onclick="toggleFolder('9_22_')">&#9658;</span><a class="el" href="group___p_i_t___peripheral__access__layer___g_r_o_u_p.html" target="_self">PIT Peripheral Access Layer</a></td><td class="desc">C Struct for PIT </td></tr>
<tr id="row_9_22_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_i_t__structs___g_r_o_u_p.html" target="_self">PIT struct</a></td><td class="desc">Periodic Interrupt Timer (4 channels) </td></tr>
<tr id="row_9_22_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_i_t___register___masks___g_r_o_u_p.html" target="_self">PIT Register Masks</a></td><td class="desc">Register Masks for PIT </td></tr>
<tr id="row_9_23_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_23_" class="arrow" onclick="toggleFolder('9_23_')">&#9658;</span><a class="el" href="group___p_m_c___peripheral__access__layer___g_r_o_u_p.html" target="_self">PMC Peripheral Access Layer</a></td><td class="desc">C Struct for PMC </td></tr>
<tr id="row_9_23_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_m_c__structs___g_r_o_u_p.html" target="_self">PMC struct</a></td><td class="desc">Power Management Controller </td></tr>
<tr id="row_9_23_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_m_c___register___masks___g_r_o_u_p.html" target="_self">PMC Register Masks</a></td><td class="desc">Register Masks for PMC </td></tr>
<tr id="row_9_24_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_24_" class="arrow" onclick="toggleFolder('9_24_')">&#9658;</span><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html" target="_self">PORT Peripheral Access Layer</a></td><td class="desc">C Struct for PORT </td></tr>
<tr id="row_9_24_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_o_r_t__structs___g_r_o_u_p.html" target="_self">PORT struct</a></td><td class="desc">Pin Control and Interrupts </td></tr>
<tr id="row_9_24_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_o_r_t___register___masks___g_r_o_u_p.html" target="_self">PORT Register Masks</a></td><td class="desc">Register Masks for PORT </td></tr>
<tr id="row_9_25_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_25_" class="arrow" onclick="toggleFolder('9_25_')">&#9658;</span><a class="el" href="group___r_c_m___peripheral__access__layer___g_r_o_u_p.html" target="_self">RCM Peripheral Access Layer</a></td><td class="desc">C Struct for RCM </td></tr>
<tr id="row_9_25_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_c_m__structs___g_r_o_u_p.html" target="_self">RCM struct</a></td><td class="desc">Reset Control Module </td></tr>
<tr id="row_9_25_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_c_m___register___masks___g_r_o_u_p.html" target="_self">RCM Register Masks</a></td><td class="desc">Register Masks for RCM </td></tr>
<tr id="row_9_26_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_26_" class="arrow" onclick="toggleFolder('9_26_')">&#9658;</span><a class="el" href="group___r_f_s_y_s___peripheral__access__layer___g_r_o_u_p.html" target="_self">RFSYS Peripheral Access Layer</a></td><td class="desc">C Struct for RFSYS </td></tr>
<tr id="row_9_26_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_f_s_y_s__structs___g_r_o_u_p.html" target="_self">RFSYS struct</a></td><td class="desc">System register file </td></tr>
<tr id="row_9_26_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_f_s_y_s___register___masks___g_r_o_u_p.html" target="_self">RFSYS Register Masks</a></td><td class="desc">Register Masks for RFSYS </td></tr>
<tr id="row_9_27_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_27_" class="arrow" onclick="toggleFolder('9_27_')">&#9658;</span><a class="el" href="group___r_f_v_b_a_t___peripheral__access__layer___g_r_o_u_p.html" target="_self">RFVBAT Peripheral Access Layer</a></td><td class="desc">C Struct for RFVBAT </td></tr>
<tr id="row_9_27_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_f_v_b_a_t__structs___g_r_o_u_p.html" target="_self">RFVBAT struct</a></td><td class="desc">VBAT register file </td></tr>
<tr id="row_9_27_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_f_v_b_a_t___register___masks___g_r_o_u_p.html" target="_self">RFVBAT Register Masks</a></td><td class="desc">Register Masks for RFVBAT </td></tr>
<tr id="row_9_28_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_28_" class="arrow" onclick="toggleFolder('9_28_')">&#9658;</span><a class="el" href="group___r_t_c___peripheral__access__layer___g_r_o_u_p.html" target="_self">RTC Peripheral Access Layer</a></td><td class="desc">C Struct for RTC </td></tr>
<tr id="row_9_28_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_t_c__structs___g_r_o_u_p.html" target="_self">RTC struct</a></td><td class="desc">Secure Real Time Clock </td></tr>
<tr id="row_9_28_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_t_c___register___masks___g_r_o_u_p.html" target="_self">RTC Register Masks</a></td><td class="desc">Register Masks for RTC </td></tr>
<tr id="row_9_29_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_29_" class="arrow" onclick="toggleFolder('9_29_')">&#9658;</span><a class="el" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html" target="_self">SIM Peripheral Access Layer</a></td><td class="desc">C Struct for SIM </td></tr>
<tr id="row_9_29_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m__structs___g_r_o_u_p.html" target="_self">SIM struct</a></td><td class="desc">System Integration Module </td></tr>
<tr id="row_9_29_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m___register___masks___g_r_o_u_p.html" target="_self">SIM Register Masks</a></td><td class="desc">Register Masks for SIM </td></tr>
<tr id="row_9_30_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_30_" class="arrow" onclick="toggleFolder('9_30_')">&#9658;</span><a class="el" href="group___s_m_c___peripheral__access__layer___g_r_o_u_p.html" target="_self">SMC Peripheral Access Layer</a></td><td class="desc">C Struct for SMC </td></tr>
<tr id="row_9_30_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_c__structs___g_r_o_u_p.html" target="_self">SMC struct</a></td><td class="desc">System Mode Controller </td></tr>
<tr id="row_9_30_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_c___register___masks___g_r_o_u_p.html" target="_self">SMC Register Masks</a></td><td class="desc">Register Masks for SMC </td></tr>
<tr id="row_9_31_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_31_" class="arrow" onclick="toggleFolder('9_31_')">&#9658;</span><a class="el" href="group___s_p_i___peripheral__access__layer___g_r_o_u_p.html" target="_self">SPI Peripheral Access Layer</a></td><td class="desc">C Struct for SPI </td></tr>
<tr id="row_9_31_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i__structs___g_r_o_u_p.html" target="_self">SPI struct</a></td><td class="desc">Serial Peripheral Interface </td></tr>
<tr id="row_9_31_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___register___masks___g_r_o_u_p.html" target="_self">SPI Register Masks</a></td><td class="desc">Register Masks for SPI </td></tr>
<tr id="row_9_32_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_32_" class="arrow" onclick="toggleFolder('9_32_')">&#9658;</span><a class="el" href="group___s_y_s_t___peripheral__access__layer___g_r_o_u_p.html" target="_self">SYST Peripheral Access Layer</a></td><td class="desc">C Struct for SYST </td></tr>
<tr id="row_9_32_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_y_s_t__structs___g_r_o_u_p.html" target="_self">SYST struct</a></td><td class="desc">System timer </td></tr>
<tr id="row_9_32_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_y_s_t___register___masks___g_r_o_u_p.html" target="_self">SYST Register Masks</a></td><td class="desc">Register Masks for SYST </td></tr>
<tr id="row_9_33_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_33_" class="arrow" onclick="toggleFolder('9_33_')">&#9658;</span><a class="el" href="group___t_p_i_u___peripheral__access__layer___g_r_o_u_p.html" target="_self">TPIU Peripheral Access Layer</a></td><td class="desc">C Struct for TPIU </td></tr>
<tr id="row_9_33_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_i_u__structs___g_r_o_u_p.html" target="_self">TPIU struct</a></td><td class="desc">Trace Port Interface Unit </td></tr>
<tr id="row_9_33_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_i_u___register___masks___g_r_o_u_p.html" target="_self">TPIU Register Masks</a></td><td class="desc">Register Masks for TPIU </td></tr>
<tr id="row_9_34_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_34_" class="arrow" onclick="toggleFolder('9_34_')">&#9658;</span><a class="el" href="group___t_s_i___peripheral__access__layer___g_r_o_u_p.html" target="_self">TSI Peripheral Access Layer</a></td><td class="desc">C Struct for TSI </td></tr>
<tr id="row_9_34_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_s_i__structs___g_r_o_u_p.html" target="_self">TSI struct</a></td><td class="desc">Touch Sensing Input </td></tr>
<tr id="row_9_34_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_s_i___register___masks___g_r_o_u_p.html" target="_self">TSI Register Masks</a></td><td class="desc">Register Masks for TSI </td></tr>
<tr id="row_9_35_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_35_" class="arrow" onclick="toggleFolder('9_35_')">&#9658;</span><a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html" target="_self">UART Peripheral Access Layer</a></td><td class="desc">C Struct for UART </td></tr>
<tr id="row_9_35_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t__structs___g_r_o_u_p.html" target="_self">UART struct</a></td><td class="desc">Universal Asynchronous Receiver/Transmitter (C7816, CEA709) </td></tr>
<tr id="row_9_35_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___register___masks___g_r_o_u_p.html" target="_self">UART Register Masks</a></td><td class="desc">Register Masks for UART </td></tr>
<tr id="row_9_36_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_36_" class="arrow" onclick="toggleFolder('9_36_')">&#9658;</span><a class="el" href="group___u_s_b___peripheral__access__layer___g_r_o_u_p.html" target="_self">USB Peripheral Access Layer</a></td><td class="desc">C Struct for USB </td></tr>
<tr id="row_9_36_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b__structs___g_r_o_u_p.html" target="_self">USB struct</a></td><td class="desc">USB OTG Controller </td></tr>
<tr id="row_9_36_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b___register___masks___g_r_o_u_p.html" target="_self">USB Register Masks</a></td><td class="desc">Register Masks for USB </td></tr>
<tr id="row_9_37_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_37_" class="arrow" onclick="toggleFolder('9_37_')">&#9658;</span><a class="el" href="group___u_s_b_d_c_d___peripheral__access__layer___g_r_o_u_p.html" target="_self">USBDCD Peripheral Access Layer</a></td><td class="desc">C Struct for USBDCD </td></tr>
<tr id="row_9_37_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_d_c_d__structs___g_r_o_u_p.html" target="_self">USBDCD struct</a></td><td class="desc">USB Device Charger Detection module (USB DCD V1.1) </td></tr>
<tr id="row_9_37_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html" target="_self">USBDCD Register Masks</a></td><td class="desc">Register Masks for USBDCD </td></tr>
<tr id="row_9_38_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_38_" class="arrow" onclick="toggleFolder('9_38_')">&#9658;</span><a class="el" href="group___v_r_e_f___peripheral__access__layer___g_r_o_u_p.html" target="_self">VREF Peripheral Access Layer</a></td><td class="desc">C Struct for VREF </td></tr>
<tr id="row_9_38_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___v_r_e_f__structs___g_r_o_u_p.html" target="_self">VREF struct</a></td><td class="desc">Voltage Reference </td></tr>
<tr id="row_9_38_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___v_r_e_f___register___masks___g_r_o_u_p.html" target="_self">VREF Register Masks</a></td><td class="desc">Register Masks for VREF </td></tr>
<tr id="row_9_39_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_39_" class="arrow" onclick="toggleFolder('9_39_')">&#9658;</span><a class="el" href="group___w_d_o_g___peripheral__access__layer___g_r_o_u_p.html" target="_self">WDOG Peripheral Access Layer</a></td><td class="desc">C Struct for WDOG </td></tr>
<tr id="row_9_39_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_d_o_g__structs___g_r_o_u_p.html" target="_self">WDOG struct</a></td><td class="desc">Watchdog Timer </td></tr>
<tr id="row_9_39_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_d_o_g___register___masks___g_r_o_u_p.html" target="_self">WDOG Register Masks</a></td><td class="desc">Register Masks for WDOG </td></tr>
<tr id="row_10_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___peripheral_pin_tables.html" target="_self">Peripheral Information Classes</a></td><td class="desc">Provides information about pins used by a peripheral </td></tr>
<tr id="row_11_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_11_" class="arrow" onclick="toggleFolder('11_')">&#9660;</span><a class="el" href="group___u_s_b_d_m___group.html" target="_self">USBDM Peripheral Interface</a></td><td class="desc">Hardware Peripheral Interface and library </td></tr>
<tr id="row_11_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___o_s_c___group.html" target="_self">OSC, Crystal Oscillator</a></td><td class="desc">Abstraction for Crystal Oscillator </td></tr>
<tr id="row_11_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___r_t_c___group.html" target="_self">RTC, Real Time Clock</a></td><td class="desc">Abstraction for Real Time Clock </td></tr>
<tr id="row_11_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___m_c_g___group.html" target="_self">MCG, Multipurpose Clock Generator</a></td><td class="desc">Abstraction for Multipurpose Clock Generator </td></tr>
<tr id="row_11_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m___group.html" target="_self">SIM, System Integration Module</a></td><td class="desc">Abstraction for System Integration Module </td></tr>
<tr id="row_11_4_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___a_d_c___group.html" target="_self">ADC, Analogue Input</a></td><td class="desc">Abstraction for Analogue Input </td></tr>
<tr id="row_11_5_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_p___group.html" target="_self">CMP, Analogue Comparator</a></td><td class="desc">Pins used for Analogue Comparator </td></tr>
<tr id="row_11_6_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_t___group.html" target="_self">CMT, Carrier Modulator Transmitter</a></td><td class="desc">Abstraction for Carrier Modulator Transmitter </td></tr>
<tr id="row_11_7_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___control___group.html" target="_self">CONTROL, Control</a></td><td class="desc">Abstraction for Control </td></tr>
<tr id="row_11_8_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_r_c___t_o_d_o___group.html" target="_self">CRC, (Incomplete)</a></td><td class="desc">Abstraction for (Incomplete) </td></tr>
<tr id="row_11_9_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_o_n_s_o_l_e___group.html" target="_self">Console, Console</a></td><td class="desc">Abstraction for Console </td></tr>
<tr id="row_11_10_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___group.html" target="_self">DMA, Direct Memory Access (DMA)</a></td><td class="desc">Support for DMA operations </td></tr>
<tr id="row_11_11_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a_m_u_x___group.html" target="_self">DMAMUX, Direct Memory Access (DMA)</a></td><td class="desc">Abstraction for Direct Memory Access (DMA) </td></tr>
<tr id="row_11_12_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___e_w_m___group.html" target="_self">EWM, External Watchdog Monitor</a></td><td class="desc">Abstraction for External Watchdog Monitor </td></tr>
<tr id="row_11_13_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___f_t_f_l___group.html" target="_self">FTFL, Flash Memory Module</a></td><td class="desc">Abstraction for <a class="el" href="class_u_s_b_d_m_1_1_flash.html" title="Class representing Flash interface. ">Flash</a> Memory Module </td></tr>
<tr id="row_11_14_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___f_t_m___group.html" target="_self">FTM, PWM, Input capture and Output compare</a></td><td class="desc">Pins used for PWM, Input capture and Output compare </td></tr>
<tr id="row_11_15_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___group.html" target="_self">GPIO, Digital Input/Output</a></td><td class="desc">Abstraction for Digital Input/Output </td></tr>
<tr id="row_11_16_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___group.html" target="_self">I2C, Inter-Integrated-Circuit Interface</a></td><td class="desc">C++ Class allowing access to I2C interface </td></tr>
<tr id="row_11_17_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___i2_s___group.html" target="_self">I2S, Inter-Integrated-Circuit Interface</a></td><td class="desc">Abstraction for Inter-Integrated-Circuit Interface </td></tr>
<tr id="row_11_18_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___l_l_w_u___group.html" target="_self">LLWU, Low-leakage Wake-up Unit</a></td><td class="desc">Abstraction for Low-leakage Wake-up Unit </td></tr>
<tr id="row_11_19_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___l_p_t_m_r___group.html" target="_self">LPTMR, Low Power Timer</a></td><td class="desc">Abstraction for Low Power Timer </td></tr>
<tr id="row_11_20_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___p_d_b___group.html" target="_self">PDB, Programmable Delay Block</a></td><td class="desc">Peripheral information for Programmable Delay Block </td></tr>
<tr id="row_11_21_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___p_i_t___group.html" target="_self">PIT, Programmable Interrupt Timer</a></td><td class="desc">Abstraction for Programmable Interrupt Timer </td></tr>
<tr id="row_11_22_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___power___group.html" target="_self">POWER, Power</a></td><td class="desc">Abstraction for Power </td></tr>
<tr id="row_11_23_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_c___group.html" target="_self">SMC, System Mode Controller</a></td><td class="desc">Abstraction for System Mode Controller </td></tr>
<tr id="row_11_24_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___group.html" target="_self">SPI, Serial Peripheral Interface</a></td><td class="desc">Abstraction for Serial Peripheral Interface </td></tr>
<tr id="row_11_25_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___t_s_i___group.html" target="_self">TSI, Low-leakage Wake-up Unit</a></td><td class="desc">Abstraction for Low-leakage Wake-up Unit </td></tr>
<tr id="row_11_26_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___group.html" target="_self">UART, Universal Asynchronous Receiver/Transmitter</a></td><td class="desc">Abstraction for Universal Asynchronous Receiver/Transmitter </td></tr>
<tr id="row_11_27_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b___group.html" target="_self">USB, USB OTG Controller</a></td><td class="desc">Abstraction for USB OTG Controller </td></tr>
<tr id="row_11_28_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_d_c_d___group.html" target="_self">USBDCD, USB Device Charger Detection</a></td><td class="desc">Abstraction for USB Device Charger Detection </td></tr>
<tr id="row_11_29_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___v_r_e_f___group.html" target="_self">VREF, Voltage Reference</a></td><td class="desc">Abstraction for Voltage Reference </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Aug 12 2017 08:54:43 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
