# ğŸ¥¤ Vending Machine FSM (Verilog)

A Verilog-based vending machine project built for FPGA implementation using **Xilinx Vivado**. It handles coin input, item selection, change return, and displays values on a 7-segment display.

## ğŸ”§ Features
- FSM-based vending logic
- Debounced button inputs
- 4Hz clock divider
- Binary to BCD conversion
- 7-segment display driver

## ğŸ“ Files
- `vending_machine.v` â€“ FSM logic  
- `Top_Module.v` â€“ Integration top  
- `debounce.v`, `D_FF.v` â€“ Input handling  
- `Slow_Clock_4Hz.v` â€“ Clock divider  
- `Binary_to_BCD.v`, `decoder_7segment.v`, `driver_7segment.v` â€“ Display logic

## ğŸš€ Run
Open `vending_machine.xpr` in Vivado â†’ Synthesize â†’ Implement â†’ Generate Bitstream â†’ Upload to FPGA.

## ğŸ› ï¸ Tools
- Vivado 2020.2+
- FPGA (e.g., Real Digital Boolean Board)

## ğŸ“œ License
MIT License
