Command: vcs -timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all \
-y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l \
vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a \
+define+RTL +define+SAMPLE +notimingchecks
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue Mar 25 16:58:19 2025

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TESTBED.v'
Parsing included file 'DESIGN.v'.
Back to file 'TESTBED.v'.
Top Level Modules:
       TESTBED
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...


Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

1 module and 0 UDP read.
recompiling module TESTBED
make[1]: Entering directory `/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/ChipLLM/Verilog_Codes/RTL/2025-03-23_012/01_RTL/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2022.06/linux64/lib -L/usr/cad/synopsys/vcs/2022.06/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _108008_archive_1.so _108057_archive_1.so \
_prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o \
rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs \
/usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a    -lvcsnew -lsimprofile \
-luclinative /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o \
/usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory `/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/ChipLLM/Verilog_Codes/RTL/2025-03-23_012/01_RTL/csrc' \

Command: /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/ChipLLM/Verilog_Codes/RTL/2025-03-23_012/01_RTL/./simv +v2k +libext+.v -a vcs.log +define+RTL +define+SAMPLE +notimingchecks
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Mar 25 16:58 2025
*Verdi* Loading libsscore_vcs201906.so
FSDB Dumper for VCS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
***********************************************************************
*  ERROR -                                                            *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior, please contact Synopsys support for   *
*  assistance.                                                        *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'DESIGN.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
Test Case 1: in=00000000, out=0, valid=0
Test Case 2: in=10000000, out=7, valid=1
Test Case 3: in=00000001, out=0, valid=1
Test Case 4: in=10000001, out=7, valid=1
Test Case 5: in=00010001, out=4, valid=1
Test Case 6: in=11111111, out=7, valid=1
good
$finish called from file "TESTBED.v", line 109.
$finish at simulation time                 6000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 60000 ps
CPU Time:      0.330 seconds;       Data structure size:   0.0Mb
Tue Mar 25 16:58:24 2025
CPU time: .377 seconds to compile + .256 seconds to elab + .394 seconds to link + .349 seconds in simulation
