0.7
2020.1
May 27 2020
20:09:33
D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.sim/sim_1/impl/timing/xsim/SIMULATION_1_time_impl.v,1600179297,verilog,,,,glbl;main,,,,,,,,
D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sim_1/new/SIMULATION_1.vhd,1600178620,vhdl,,,,simulation_1,,,,,,,,
