//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Mon Oct 28 22:36:20 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// RDY_get_A                      O     1 const
// RDY_get_B                      O     1 const
// RDY_get_C                      O     1 const
// RDY_select_S1_or_S2            O     1 const
// start_MAC                      O    32
// RDY_start_MAC                  O     1 const
// get_MAC_result                 O    32
// RDY_get_MAC_result             O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// get_A_input_A                  I    16 reg
// get_B_input_B                  I    16 reg
// get_C_input_C                  I    32 reg
// select_S1_or_S2_mode           I     1 reg
// EN_get_A                       I     1
// EN_get_B                       I     1
// EN_get_C                       I     1
// EN_select_S1_or_S2             I     1
// EN_start_MAC                   I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMAC(CLK,
	     RST_N,

	     get_A_input_A,
	     EN_get_A,
	     RDY_get_A,

	     get_B_input_B,
	     EN_get_B,
	     RDY_get_B,

	     get_C_input_C,
	     EN_get_C,
	     RDY_get_C,

	     select_S1_or_S2_mode,
	     EN_select_S1_or_S2,
	     RDY_select_S1_or_S2,

	     EN_start_MAC,
	     start_MAC,
	     RDY_start_MAC,

	     get_MAC_result,
	     RDY_get_MAC_result);
  input  CLK;
  input  RST_N;

  // action method get_A
  input  [15 : 0] get_A_input_A;
  input  EN_get_A;
  output RDY_get_A;

  // action method get_B
  input  [15 : 0] get_B_input_B;
  input  EN_get_B;
  output RDY_get_B;

  // action method get_C
  input  [31 : 0] get_C_input_C;
  input  EN_get_C;
  output RDY_get_C;

  // action method select_S1_or_S2
  input  select_S1_or_S2_mode;
  input  EN_select_S1_or_S2;
  output RDY_select_S1_or_S2;

  // actionvalue method start_MAC
  input  EN_start_MAC;
  output [31 : 0] start_MAC;
  output RDY_start_MAC;

  // value method get_MAC_result
  output [31 : 0] get_MAC_result;
  output RDY_get_MAC_result;

  // signals for module outputs
  wire [31 : 0] get_MAC_result, start_MAC;
  wire RDY_get_A,
       RDY_get_B,
       RDY_get_C,
       RDY_get_MAC_result,
       RDY_select_S1_or_S2,
       RDY_start_MAC;

  // register mac_result_S1
  reg [31 : 0] mac_result_S1;
  wire [31 : 0] mac_result_S1_D_IN;
  wire mac_result_S1_EN;

  // register mac_result_S2
  reg [31 : 0] mac_result_S2;
  wire [31 : 0] mac_result_S2_D_IN;
  wire mac_result_S2_EN;

  // register reg_A_S1
  reg [7 : 0] reg_A_S1;
  wire [7 : 0] reg_A_S1_D_IN;
  wire reg_A_S1_EN;

  // register reg_A_S2
  reg [15 : 0] reg_A_S2;
  wire [15 : 0] reg_A_S2_D_IN;
  wire reg_A_S2_EN;

  // register reg_B_S1
  reg [7 : 0] reg_B_S1;
  wire [7 : 0] reg_B_S1_D_IN;
  wire reg_B_S1_EN;

  // register reg_B_S2
  reg [15 : 0] reg_B_S2;
  wire [15 : 0] reg_B_S2_D_IN;
  wire reg_B_S2_EN;

  // register reg_C_S1
  reg [31 : 0] reg_C_S1;
  wire [31 : 0] reg_C_S1_D_IN;
  wire reg_C_S1_EN;

  // register reg_C_S2
  reg [31 : 0] reg_C_S2;
  wire [31 : 0] reg_C_S2_D_IN;
  wire reg_C_S2_EN;

  // register s1_or_s2_mode
  reg s1_or_s2_mode;
  wire s1_or_s2_mode_D_IN, s1_or_s2_mode_EN;

  // rule scheduling signals
  wire CAN_FIRE_get_A,
       CAN_FIRE_get_B,
       CAN_FIRE_get_C,
       CAN_FIRE_select_S1_or_S2,
       CAN_FIRE_start_MAC,
       WILL_FIRE_get_A,
       WILL_FIRE_get_B,
       WILL_FIRE_get_C,
       WILL_FIRE_select_S1_or_S2,
       WILL_FIRE_start_MAC;

  // remaining internal signals
  wire [47 : 0] IF_reg_B_S2_BIT_0_2_THEN_1_CONCAT_reg_A_S2_3_B_ETC___d17,
		IF_reg_B_S2_BIT_1_1_THEN_IF_reg_B_S2_BIT_0_2_T_ETC___d20,
		IF_reg_B_S2_BIT_2_0_THEN_IF_reg_B_S2_BIT_1_1_T_ETC___d23,
		IF_reg_B_S2_BIT_3_THEN_IF_reg_B_S2_BIT_2_0_THE_ETC___d26,
		IF_reg_B_S2_BIT_4_THEN_IF_reg_B_S2_BIT_3_THEN__ETC___d29,
		IF_reg_B_S2_BIT_5_THEN_IF_reg_B_S2_BIT_4_THEN__ETC___d32,
		IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_THEN__ETC___d37,
		mant_product__h37283,
		mant_product__h37319,
		mant_product__h37355,
		mant_product__h37391,
		mant_product__h37427,
		mant_product__h37463,
		mant_product__h37499,
		x__h37259,
		y__h37260,
		y__h37296,
		y__h37332,
		y__h37368,
		y__h37404,
		y__h37440,
		y__h37476;
  wire [31 : 0] IF_IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_ETC__q10,
		IF_IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_ETC__q3,
		IF_IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_ETC__q4,
		IF_IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_ETC__q5,
		IF_IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_ETC__q6,
		IF_IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_ETC__q7,
		IF_IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_ETC__q8,
		IF_IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_ETC__q9,
		IF_IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_ETC__q11,
		IF_reg_A_S1_BIT_0_THEN_1_ELSE_0__q1,
		IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317,
		IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457,
		IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588,
		IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715,
		IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839,
		IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959,
		IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076,
		IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189,
		product__h1438,
		product__h2251,
		product__h3064,
		product__h3877,
		product__h4690,
		product__h5503,
		product__h6316,
		product__h7129,
		sum_result__h519;
  wire [30 : 0] IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54;
  wire [29 : 0] IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d455,
		IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d586,
		IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d957,
		IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1074,
		IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1425;
  wire [27 : 0] IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d712,
		IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d836,
		IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1186,
		IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1424;
  wire [25 : 0] IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d453,
		IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d584,
		IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d955,
		IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1072,
		IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1423;
  wire [23 : 0] IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d710,
		IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d834,
		IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1184,
		IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1422;
  wire [22 : 0] IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d293,
		spliced_bits__h44502;
  wire [21 : 0] IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d451,
		IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d582,
		IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d953,
		IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1070,
		IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1421;
  wire [20 : 0] IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d292;
  wire [19 : 0] IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d708,
		IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d832,
		IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1182,
		IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1420;
  wire [18 : 0] IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d291;
  wire [17 : 0] IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d449,
		IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d580,
		IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d951,
		IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1068,
		IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1419;
  wire [16 : 0] IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d290;
  wire [15 : 0] IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d706,
		IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d830,
		IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1180,
		IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1418;
  wire [14 : 0] IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d289;
  wire [13 : 0] IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d447,
		IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d578,
		IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d949,
		IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1066,
		IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1179,
		IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1417;
  wire [12 : 0] IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d288;
  wire [11 : 0] IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d704,
		IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d828,
		IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d948,
		IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1065,
		IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1178,
		IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1416;
  wire [10 : 0] IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d287;
  wire [9 : 0] IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d445,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d576,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d703,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d827,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d947,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1064,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1177,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1415;
  wire [8 : 0] IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d286;
  wire [7 : 0] IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d444,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d575,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d702,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d826,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d946,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1063,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1414,
	       exp__h36856,
	       final_exp__h38285,
	       reg_A_S2_3_BITS_14_TO_7_9_XOR_reg_B_S2_BITS_14_ETC___d41;
  wire [6 : 0] IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d285,
	       INV_reg_A_S2_3_BITS_14_TO_7_9_XOR_reg_B_S2_BIT_ETC__q2;
  wire [5 : 0] IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d443,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d574,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d701,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d825,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1413;
  wire [4 : 0] IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d284;
  wire [3 : 0] IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d442,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d573,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1412;
  wire [2 : 0] IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d283;
  wire [1 : 0] IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1411;
  wire IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d188,
       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d195,
       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d248,
       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d249,
       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d250,
       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d251,
       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d252,
       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d253,
       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d254,
       reg_A_S2_3_BIT_15_97_XOR_reg_B_S2_BIT_15_98_99_ETC___d247,
       x__h11089,
       x__h11188,
       x__h11242,
       x__h11287,
       x__h11341,
       x__h11386,
       x__h11440,
       x__h11485,
       x__h11539,
       x__h11584,
       x__h11638,
       x__h11683,
       x__h11737,
       x__h11836,
       x__h14205,
       x__h14304,
       x__h14358,
       x__h14403,
       x__h14457,
       x__h14502,
       x__h14556,
       x__h14601,
       x__h14655,
       x__h14700,
       x__h14754,
       x__h14799,
       x__h14853,
       x__h14898,
       x__h14952,
       x__h15051,
       x__h17420,
       x__h17519,
       x__h17573,
       x__h17618,
       x__h17672,
       x__h17717,
       x__h17771,
       x__h17816,
       x__h17870,
       x__h17915,
       x__h17969,
       x__h18014,
       x__h18068,
       x__h18113,
       x__h18167,
       x__h18266,
       x__h20635,
       x__h20734,
       x__h20788,
       x__h20833,
       x__h20887,
       x__h20932,
       x__h20986,
       x__h21031,
       x__h21085,
       x__h21130,
       x__h21184,
       x__h21229,
       x__h21283,
       x__h21328,
       x__h21382,
       x__h21481,
       x__h23850,
       x__h23949,
       x__h24003,
       x__h24048,
       x__h24102,
       x__h24147,
       x__h24201,
       x__h24246,
       x__h24300,
       x__h24345,
       x__h24399,
       x__h24444,
       x__h24498,
       x__h24543,
       x__h24597,
       x__h24696,
       x__h27065,
       x__h27164,
       x__h27218,
       x__h27263,
       x__h27317,
       x__h27362,
       x__h27416,
       x__h27461,
       x__h27515,
       x__h27560,
       x__h27614,
       x__h27659,
       x__h27713,
       x__h27758,
       x__h27812,
       x__h27911,
       x__h30280,
       x__h30379,
       x__h30433,
       x__h30478,
       x__h30532,
       x__h30577,
       x__h30631,
       x__h30676,
       x__h30730,
       x__h30775,
       x__h30829,
       x__h30874,
       x__h30928,
       x__h30973,
       x__h31027,
       x__h31126,
       x__h32801,
       x__h32901,
       x__h32956,
       x__h33001,
       x__h33056,
       x__h33101,
       x__h33156,
       x__h33201,
       x__h33256,
       x__h33301,
       x__h33356,
       x__h33401,
       x__h33456,
       x__h33501,
       x__h33556,
       x__h33601,
       x__h33656,
       x__h33701,
       x__h33756,
       x__h33801,
       x__h33856,
       x__h33901,
       x__h33956,
       x__h34001,
       x__h34056,
       x__h34101,
       x__h34156,
       x__h34201,
       x__h34256,
       x__h34301,
       x__h34356,
       x__h34401,
       x__h34456,
       x__h34501,
       x__h34556,
       x__h34601,
       x__h34656,
       x__h34701,
       x__h34756,
       x__h34801,
       x__h34856,
       x__h34901,
       x__h34956,
       x__h35001,
       x__h35056,
       x__h35101,
       x__h35156,
       x__h35201,
       x__h35256,
       x__h35301,
       x__h35356,
       x__h35401,
       x__h35456,
       x__h35501,
       x__h35556,
       x__h35601,
       x__h35656,
       x__h35701,
       x__h35756,
       x__h35801,
       x__h35856,
       x__h38440,
       x__h38635,
       x__h38694,
       x__h38830,
       x__h38889,
       x__h39025,
       x__h39084,
       x__h39220,
       x__h39279,
       x__h39415,
       x__h39474,
       x__h39610,
       x__h39669,
       x__h39805,
       x__h39864,
       x__h40000,
       x__h40059,
       x__h40195,
       x__h40254,
       x__h40390,
       x__h40449,
       x__h40585,
       x__h40644,
       x__h40780,
       x__h40839,
       x__h40975,
       x__h41034,
       x__h41170,
       x__h41229,
       x__h41365,
       x__h41424,
       x__h41560,
       x__h41619,
       x__h41755,
       x__h41814,
       x__h41950,
       x__h42009,
       x__h42145,
       x__h42204,
       x__h42340,
       x__h42399,
       x__h42535,
       x__h42594,
       x__h42730,
       x__h42789,
       x__h42925,
       x__h42984,
       x__h43120,
       x__h43179,
       x__h43315,
       x__h43374,
       x__h43510,
       x__h43569,
       x__h43705,
       x__h43764,
       x__h43900,
       x__h43959,
       x__h44095,
       x__h44154,
       x__h44290,
       x__h44292,
       x__h44349,
       y__h11090,
       y__h11189,
       y__h11243,
       y__h11288,
       y__h11342,
       y__h11387,
       y__h11441,
       y__h11486,
       y__h11540,
       y__h11585,
       y__h11639,
       y__h11684,
       y__h11738,
       y__h11783,
       y__h11837,
       y__h11936,
       y__h12035,
       y__h12134,
       y__h12233,
       y__h12332,
       y__h12431,
       y__h12530,
       y__h12629,
       y__h12728,
       y__h12827,
       y__h12926,
       y__h13025,
       y__h13124,
       y__h13223,
       y__h13322,
       y__h13421,
       y__h13520,
       y__h13619,
       y__h13718,
       y__h13817,
       y__h13916,
       y__h13961,
       y__h14404,
       y__h14458,
       y__h14503,
       y__h14557,
       y__h14602,
       y__h14656,
       y__h14701,
       y__h14755,
       y__h14800,
       y__h14854,
       y__h14899,
       y__h14953,
       y__h14998,
       y__h15052,
       y__h15151,
       y__h15250,
       y__h15349,
       y__h15448,
       y__h15547,
       y__h15646,
       y__h15745,
       y__h15844,
       y__h15943,
       y__h16042,
       y__h16141,
       y__h16240,
       y__h16339,
       y__h16438,
       y__h16537,
       y__h16636,
       y__h16735,
       y__h16834,
       y__h16933,
       y__h17032,
       y__h17077,
       y__h17619,
       y__h17673,
       y__h17718,
       y__h17772,
       y__h17817,
       y__h17871,
       y__h17916,
       y__h17970,
       y__h18015,
       y__h18069,
       y__h18114,
       y__h18168,
       y__h18213,
       y__h18267,
       y__h18366,
       y__h18465,
       y__h18564,
       y__h18663,
       y__h18762,
       y__h18861,
       y__h18960,
       y__h19059,
       y__h19158,
       y__h19257,
       y__h19356,
       y__h19455,
       y__h19554,
       y__h19653,
       y__h19752,
       y__h19851,
       y__h19950,
       y__h20049,
       y__h20148,
       y__h20193,
       y__h20834,
       y__h20888,
       y__h20933,
       y__h20987,
       y__h21032,
       y__h21086,
       y__h21131,
       y__h21185,
       y__h21230,
       y__h21284,
       y__h21329,
       y__h21383,
       y__h21428,
       y__h21482,
       y__h21581,
       y__h21680,
       y__h21779,
       y__h21878,
       y__h21977,
       y__h22076,
       y__h22175,
       y__h22274,
       y__h22373,
       y__h22472,
       y__h22571,
       y__h22670,
       y__h22769,
       y__h22868,
       y__h22967,
       y__h23066,
       y__h23165,
       y__h23264,
       y__h23309,
       y__h24049,
       y__h24103,
       y__h24148,
       y__h24202,
       y__h24247,
       y__h24301,
       y__h24346,
       y__h24400,
       y__h24445,
       y__h24499,
       y__h24544,
       y__h24598,
       y__h24643,
       y__h24697,
       y__h24796,
       y__h24895,
       y__h24994,
       y__h25093,
       y__h25192,
       y__h25291,
       y__h25390,
       y__h25489,
       y__h25588,
       y__h25687,
       y__h25786,
       y__h25885,
       y__h25984,
       y__h26083,
       y__h26182,
       y__h26281,
       y__h26380,
       y__h26425,
       y__h27264,
       y__h27318,
       y__h27363,
       y__h27417,
       y__h27462,
       y__h27516,
       y__h27561,
       y__h27615,
       y__h27660,
       y__h27714,
       y__h27759,
       y__h27813,
       y__h27858,
       y__h27912,
       y__h28011,
       y__h28110,
       y__h28209,
       y__h28308,
       y__h28407,
       y__h28506,
       y__h28605,
       y__h28704,
       y__h28803,
       y__h28902,
       y__h29001,
       y__h29100,
       y__h29199,
       y__h29298,
       y__h29397,
       y__h29496,
       y__h29541,
       y__h30479,
       y__h30533,
       y__h30578,
       y__h30632,
       y__h30677,
       y__h30731,
       y__h30776,
       y__h30830,
       y__h30875,
       y__h30929,
       y__h30974,
       y__h31028,
       y__h31073,
       y__h31127,
       y__h31226,
       y__h31325,
       y__h31424,
       y__h31523,
       y__h31622,
       y__h31721,
       y__h31820,
       y__h31919,
       y__h32018,
       y__h32117,
       y__h32216,
       y__h32315,
       y__h32414,
       y__h32513,
       y__h32612,
       y__h32657,
       y__h32802,
       y__h32902,
       y__h32957,
       y__h33002,
       y__h33057,
       y__h33102,
       y__h33157,
       y__h33202,
       y__h33257,
       y__h33302,
       y__h33357,
       y__h33402,
       y__h33457,
       y__h33502,
       y__h33557,
       y__h33602,
       y__h33657,
       y__h33702,
       y__h33757,
       y__h33802,
       y__h33857,
       y__h33902,
       y__h33957,
       y__h34002,
       y__h34057,
       y__h34102,
       y__h34157,
       y__h34202,
       y__h34257,
       y__h34302,
       y__h34357,
       y__h34402,
       y__h34457,
       y__h34502,
       y__h34557,
       y__h34602,
       y__h34657,
       y__h34702,
       y__h34757,
       y__h34802,
       y__h34857,
       y__h34902,
       y__h34957,
       y__h35002,
       y__h35057,
       y__h35102,
       y__h35157,
       y__h35202,
       y__h35257,
       y__h35302,
       y__h35357,
       y__h35402,
       y__h35457,
       y__h35502,
       y__h35557,
       y__h35602,
       y__h35657,
       y__h35702,
       y__h35757,
       y__h35802,
       y__h35857,
       y__h38441,
       y__h38636,
       y__h38695,
       y__h38831,
       y__h38890,
       y__h39026,
       y__h39085,
       y__h39221,
       y__h39280,
       y__h39416,
       y__h39475,
       y__h39611,
       y__h39670,
       y__h39806,
       y__h39865,
       y__h40001,
       y__h40060,
       y__h40196,
       y__h40255,
       y__h40391,
       y__h40450,
       y__h40586,
       y__h40645,
       y__h40781,
       y__h40840,
       y__h40976,
       y__h41035,
       y__h41171,
       y__h41230,
       y__h41366,
       y__h41425,
       y__h41561,
       y__h41620,
       y__h41756,
       y__h41815,
       y__h41951,
       y__h42010,
       y__h42146,
       y__h42205,
       y__h42341,
       y__h42400,
       y__h42536,
       y__h42595,
       y__h42731,
       y__h42790,
       y__h42926,
       y__h42985,
       y__h43121,
       y__h43180,
       y__h43316,
       y__h43375,
       y__h43511,
       y__h43570,
       y__h43706,
       y__h43765,
       y__h43901,
       y__h43960,
       y__h44096,
       y__h44155,
       y__h44291,
       y__h44350;

  // action method get_A
  assign RDY_get_A = 1'd1 ;
  assign CAN_FIRE_get_A = 1'd1 ;
  assign WILL_FIRE_get_A = EN_get_A ;

  // action method get_B
  assign RDY_get_B = 1'd1 ;
  assign CAN_FIRE_get_B = 1'd1 ;
  assign WILL_FIRE_get_B = EN_get_B ;

  // action method get_C
  assign RDY_get_C = 1'd1 ;
  assign CAN_FIRE_get_C = 1'd1 ;
  assign WILL_FIRE_get_C = EN_get_C ;

  // action method select_S1_or_S2
  assign RDY_select_S1_or_S2 = 1'd1 ;
  assign CAN_FIRE_select_S1_or_S2 = 1'd1 ;
  assign WILL_FIRE_select_S1_or_S2 = EN_select_S1_or_S2 ;

  // actionvalue method start_MAC
  assign start_MAC = s1_or_s2_mode ? mac_result_S2 : mac_result_S1 ;
  assign RDY_start_MAC = 1'd1 ;
  assign CAN_FIRE_start_MAC = 1'd1 ;
  assign WILL_FIRE_start_MAC = EN_start_MAC ;

  // value method get_MAC_result
  assign get_MAC_result = s1_or_s2_mode ? mac_result_S2 : mac_result_S1 ;
  assign RDY_get_MAC_result = 1'd1 ;

  // register mac_result_S1
  assign mac_result_S1_D_IN =
	     { x__h35801 ^ y__h35802,
	       x__h35701 ^ y__h35702,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1425 } ;
  assign mac_result_S1_EN = EN_start_MAC && !s1_or_s2_mode ;

  // register mac_result_S2
  assign mac_result_S2_D_IN =
	     (IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d188 &&
	      IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d195) ?
	       { reg_A_S2_3_BIT_15_97_XOR_reg_B_S2_BIT_15_98_99_ETC___d247,
		 IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d248,
		 IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d249,
		 IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d250,
		 IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d251,
		 IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d252,
		 IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d253,
		 IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d254,
		 IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d195,
		 spliced_bits__h44502 } :
	       sum_result__h519 ;
  assign mac_result_S2_EN = EN_start_MAC && s1_or_s2_mode ;

  // register reg_A_S1
  assign reg_A_S1_D_IN = get_A_input_A[7:0] ;
  assign reg_A_S1_EN = EN_get_A && !s1_or_s2_mode ;

  // register reg_A_S2
  assign reg_A_S2_D_IN = get_A_input_A ;
  assign reg_A_S2_EN = EN_get_A && s1_or_s2_mode ;

  // register reg_B_S1
  assign reg_B_S1_D_IN = get_B_input_B[7:0] ;
  assign reg_B_S1_EN = EN_get_B && !s1_or_s2_mode ;

  // register reg_B_S2
  assign reg_B_S2_D_IN = get_B_input_B ;
  assign reg_B_S2_EN = EN_get_B && s1_or_s2_mode ;

  // register reg_C_S1
  assign reg_C_S1_D_IN = get_C_input_C ;
  assign reg_C_S1_EN = EN_get_C && !s1_or_s2_mode ;

  // register reg_C_S2
  assign reg_C_S2_D_IN = get_C_input_C ;
  assign reg_C_S2_EN = EN_get_C && s1_or_s2_mode ;

  // register s1_or_s2_mode
  assign s1_or_s2_mode_D_IN = select_S1_or_S2_mode ;
  assign s1_or_s2_mode_EN = EN_select_S1_or_S2 ;

  // remaining internal signals
  assign IF_IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_ETC__q10 =
	     (IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[0] ^
	      reg_C_S2[0]) ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_ETC__q3 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_ETC__q4 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_ETC__q5 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_ETC__q6 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_ETC__q7 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_ETC__q8 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_ETC__q9 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_ETC__q11 =
	     (IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[0] ^
	      reg_C_S1[0]) ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d188 =
	     x__h42535 ^ y__h42536 ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d195 =
	     x__h42730 ^ y__h42731 ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d248 =
	     x__h44095 ^ y__h44096 ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d249 =
	     x__h43900 ^ y__h43901 ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d250 =
	     x__h43705 ^ y__h43706 ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d251 =
	     x__h43510 ^ y__h43511 ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d252 =
	     x__h43315 ^ y__h43316 ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d253 =
	     x__h43120 ^ y__h43121 ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d254 =
	     x__h42925 ^ y__h42926 ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d283 =
	     { x__h38635 ^ y__h38636,
	       x__h38440 ^ y__h38441,
	       IF_IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_ETC__q10[0] } ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d284 =
	     { x__h39025 ^ y__h39026,
	       x__h38830 ^ y__h38831,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d283 } ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d285 =
	     { x__h39415 ^ y__h39416,
	       x__h39220 ^ y__h39221,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d284 } ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d286 =
	     { x__h39805 ^ y__h39806,
	       x__h39610 ^ y__h39611,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d285 } ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d287 =
	     { x__h40195 ^ y__h40196,
	       x__h40000 ^ y__h40001,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d286 } ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d288 =
	     { x__h40585 ^ y__h40586,
	       x__h40390 ^ y__h40391,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d287 } ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d289 =
	     { x__h40975 ^ y__h40976,
	       x__h40780 ^ y__h40781,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d288 } ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d290 =
	     { x__h41365 ^ y__h41366,
	       x__h41170 ^ y__h41171,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d289 } ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d291 =
	     { x__h41755 ^ y__h41756,
	       x__h41560 ^ y__h41561,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d290 } ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d292 =
	     { x__h42145 ^ y__h42146,
	       x__h41950 ^ y__h41951,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d291 } ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d293 =
	     { IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d188,
	       x__h42340 ^ y__h42341,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d292 } ;
  assign IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54 =
	     IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_THEN__ETC___d37[47] ?
	       { final_exp__h38285,
		 IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_THEN__ETC___d37[46:24] } :
	       { exp__h36856,
		 IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_THEN__ETC___d37[45:23] } ;
  assign IF_reg_A_S1_BIT_0_THEN_1_ELSE_0__q1 = reg_A_S1[0] ? 32'd1 : 32'd0 ;
  assign IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317 =
	     reg_B_S1[0] ? product__h7129 : 32'd0 ;
  assign IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d442 =
	     { x__h11188 ^ y__h11189,
	       x__h11089 ^ y__h11090,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[1] ^
	       reg_A_S1[0],
	       IF_IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_ETC__q3[0] } ;
  assign IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d443 =
	     { x__h11386 ^ y__h11387,
	       x__h11287 ^ y__h11288,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d442 } ;
  assign IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d444 =
	     { x__h11584 ^ y__h11585,
	       x__h11485 ^ y__h11486,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d443 } ;
  assign IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d445 =
	     { IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[9] ^
	       y__h11783,
	       x__h11683 ^ y__h11684,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d444 } ;
  assign IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d447 =
	     { IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[13] ^
	       y__h12233,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[12] ^
	       y__h12134,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[11] ^
	       y__h12035,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[10] ^
	       y__h11936,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d445 } ;
  assign IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d449 =
	     { IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[17] ^
	       y__h12629,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[16] ^
	       y__h12530,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[15] ^
	       y__h12431,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[14] ^
	       y__h12332,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d447 } ;
  assign IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d451 =
	     { IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[21] ^
	       y__h13025,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[20] ^
	       y__h12926,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[19] ^
	       y__h12827,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[18] ^
	       y__h12728,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d449 } ;
  assign IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d453 =
	     { IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[25] ^
	       y__h13421,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[24] ^
	       y__h13322,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[23] ^
	       y__h13223,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[22] ^
	       y__h13124,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d451 } ;
  assign IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d455 =
	     { IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[29] ^
	       y__h13817,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[28] ^
	       y__h13718,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[27] ^
	       y__h13619,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[26] ^
	       y__h13520,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d453 } ;
  assign IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457 =
	     reg_B_S1[1] ?
	       product__h6316 :
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317 ;
  assign IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d573 =
	     { x__h14304 ^ x__h14358,
	       x__h14205,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[1],
	       IF_IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_ETC__q4[0] } ;
  assign IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d574 =
	     { x__h14502 ^ y__h14503,
	       x__h14403 ^ y__h14404,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d573 } ;
  assign IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d575 =
	     { x__h14700 ^ y__h14701,
	       x__h14601 ^ y__h14602,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d574 } ;
  assign IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d576 =
	     { x__h14898 ^ y__h14899,
	       x__h14799 ^ y__h14800,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d575 } ;
  assign IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d578 =
	     { IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[13] ^
	       y__h15349,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[12] ^
	       y__h15250,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[11] ^
	       y__h15151,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[10] ^
	       y__h14998,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d576 } ;
  assign IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d580 =
	     { IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[17] ^
	       y__h15745,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[16] ^
	       y__h15646,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[15] ^
	       y__h15547,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[14] ^
	       y__h15448,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d578 } ;
  assign IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d582 =
	     { IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[21] ^
	       y__h16141,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[20] ^
	       y__h16042,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[19] ^
	       y__h15943,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[18] ^
	       y__h15844,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d580 } ;
  assign IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d584 =
	     { IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[25] ^
	       y__h16537,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[24] ^
	       y__h16438,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[23] ^
	       y__h16339,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[22] ^
	       y__h16240,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d582 } ;
  assign IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d586 =
	     { IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[29] ^
	       y__h16933,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[28] ^
	       y__h16834,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[27] ^
	       y__h16735,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[26] ^
	       y__h16636,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d584 } ;
  assign IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588 =
	     reg_B_S1[2] ?
	       product__h5503 :
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457 ;
  assign IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d701 =
	     { x__h17618 ^ y__h17619,
	       x__h17519 ^ x__h17573,
	       x__h17420,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[2:1],
	       IF_IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_ETC__q5[0] } ;
  assign IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d702 =
	     { x__h17816 ^ y__h17817,
	       x__h17717 ^ y__h17718,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d701 } ;
  assign IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d703 =
	     { x__h18014 ^ y__h18015,
	       x__h17915 ^ y__h17916,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d702 } ;
  assign IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d704 =
	     { IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[11] ^
	       y__h18213,
	       x__h18113 ^ y__h18114,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d703 } ;
  assign IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d706 =
	     { IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[15] ^
	       y__h18663,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[14] ^
	       y__h18564,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[13] ^
	       y__h18465,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[12] ^
	       y__h18366,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d704 } ;
  assign IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d708 =
	     { IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[19] ^
	       y__h19059,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[18] ^
	       y__h18960,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[17] ^
	       y__h18861,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[16] ^
	       y__h18762,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d706 } ;
  assign IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d710 =
	     { IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[23] ^
	       y__h19455,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[22] ^
	       y__h19356,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[21] ^
	       y__h19257,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[20] ^
	       y__h19158,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d708 } ;
  assign IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d712 =
	     { IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[27] ^
	       y__h19851,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[26] ^
	       y__h19752,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[25] ^
	       y__h19653,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[24] ^
	       y__h19554,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d710 } ;
  assign IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715 =
	     reg_B_S1[3] ?
	       product__h4690 :
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588 ;
  assign IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d825 =
	     { x__h20734 ^ x__h20788,
	       x__h20635,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[3:1],
	       IF_IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_ETC__q6[0] } ;
  assign IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d826 =
	     { x__h20932 ^ y__h20933,
	       x__h20833 ^ y__h20834,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d825 } ;
  assign IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d827 =
	     { x__h21130 ^ y__h21131,
	       x__h21031 ^ y__h21032,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d826 } ;
  assign IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d828 =
	     { x__h21328 ^ y__h21329,
	       x__h21229 ^ y__h21230,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d827 } ;
  assign IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d830 =
	     { IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[15] ^
	       y__h21779,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[14] ^
	       y__h21680,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[13] ^
	       y__h21581,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[12] ^
	       y__h21428,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d828 } ;
  assign IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d832 =
	     { IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[19] ^
	       y__h22175,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[18] ^
	       y__h22076,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[17] ^
	       y__h21977,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[16] ^
	       y__h21878,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d830 } ;
  assign IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d834 =
	     { IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[23] ^
	       y__h22571,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[22] ^
	       y__h22472,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[21] ^
	       y__h22373,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[20] ^
	       y__h22274,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d832 } ;
  assign IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d836 =
	     { IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[27] ^
	       y__h22967,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[26] ^
	       y__h22868,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[25] ^
	       y__h22769,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[24] ^
	       y__h22670,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d834 } ;
  assign IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839 =
	     reg_B_S1[4] ?
	       product__h3877 :
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715 ;
  assign IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d946 =
	     { x__h24048 ^ y__h24049,
	       x__h23949 ^ x__h24003,
	       x__h23850,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[4:1],
	       IF_IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_ETC__q7[0] } ;
  assign IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d947 =
	     { x__h24246 ^ y__h24247,
	       x__h24147 ^ y__h24148,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d946 } ;
  assign IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d948 =
	     { x__h24444 ^ y__h24445,
	       x__h24345 ^ y__h24346,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d947 } ;
  assign IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d949 =
	     { IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[13] ^
	       y__h24643,
	       x__h24543 ^ y__h24544,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d948 } ;
  assign IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d951 =
	     { IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[17] ^
	       y__h25093,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[16] ^
	       y__h24994,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[15] ^
	       y__h24895,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[14] ^
	       y__h24796,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d949 } ;
  assign IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d953 =
	     { IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[21] ^
	       y__h25489,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[20] ^
	       y__h25390,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[19] ^
	       y__h25291,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[18] ^
	       y__h25192,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d951 } ;
  assign IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d955 =
	     { IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[25] ^
	       y__h25885,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[24] ^
	       y__h25786,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[23] ^
	       y__h25687,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[22] ^
	       y__h25588,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d953 } ;
  assign IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d957 =
	     { IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[29] ^
	       y__h26281,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[28] ^
	       y__h26182,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[27] ^
	       y__h26083,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[26] ^
	       y__h25984,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d955 } ;
  assign IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1063 =
	     { x__h27164 ^ x__h27218,
	       x__h27065,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[5:1],
	       IF_IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_ETC__q8[0] } ;
  assign IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1064 =
	     { x__h27362 ^ y__h27363,
	       x__h27263 ^ y__h27264,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1063 } ;
  assign IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1065 =
	     { x__h27560 ^ y__h27561,
	       x__h27461 ^ y__h27462,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1064 } ;
  assign IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1066 =
	     { x__h27758 ^ y__h27759,
	       x__h27659 ^ y__h27660,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1065 } ;
  assign IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1068 =
	     { IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[17] ^
	       y__h28209,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[16] ^
	       y__h28110,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[15] ^
	       y__h28011,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[14] ^
	       y__h27858,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1066 } ;
  assign IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1070 =
	     { IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[21] ^
	       y__h28605,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[20] ^
	       y__h28506,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[19] ^
	       y__h28407,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[18] ^
	       y__h28308,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1068 } ;
  assign IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1072 =
	     { IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[25] ^
	       y__h29001,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[24] ^
	       y__h28902,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[23] ^
	       y__h28803,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[22] ^
	       y__h28704,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1070 } ;
  assign IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1074 =
	     { IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[29] ^
	       y__h29397,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[28] ^
	       y__h29298,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[27] ^
	       y__h29199,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[26] ^
	       y__h29100,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1072 } ;
  assign IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959 =
	     reg_B_S1[5] ?
	       product__h3064 :
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839 ;
  assign IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076 =
	     reg_B_S1[6] ?
	       product__h2251 :
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959 ;
  assign IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1177 =
	     { x__h30478 ^ y__h30479,
	       x__h30379 ^ x__h30433,
	       x__h30280,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[6:1],
	       IF_IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_ETC__q9[0] } ;
  assign IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1178 =
	     { x__h30676 ^ y__h30677,
	       x__h30577 ^ y__h30578,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1177 } ;
  assign IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1179 =
	     { x__h30874 ^ y__h30875,
	       x__h30775 ^ y__h30776,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1178 } ;
  assign IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1180 =
	     { IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[15] ^
	       y__h31073,
	       x__h30973 ^ y__h30974,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1179 } ;
  assign IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1182 =
	     { IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[19] ^
	       y__h31523,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[18] ^
	       y__h31424,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[17] ^
	       y__h31325,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[16] ^
	       y__h31226,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1180 } ;
  assign IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1184 =
	     { IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[23] ^
	       y__h31919,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[22] ^
	       y__h31820,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[21] ^
	       y__h31721,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[20] ^
	       y__h31622,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1182 } ;
  assign IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1186 =
	     { IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[27] ^
	       y__h32315,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[26] ^
	       y__h32216,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[25] ^
	       y__h32117,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[24] ^
	       y__h32018,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1184 } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189 =
	     reg_B_S1[7] ?
	       product__h1438 :
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076 ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1411 =
	     { x__h32801 ^ y__h32802,
	       IF_IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_ETC__q11[0] } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1412 =
	     { x__h33001 ^ y__h33002,
	       x__h32901 ^ y__h32902,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1411 } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1413 =
	     { x__h33201 ^ y__h33202,
	       x__h33101 ^ y__h33102,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1412 } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1414 =
	     { x__h33401 ^ y__h33402,
	       x__h33301 ^ y__h33302,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1413 } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1415 =
	     { x__h33601 ^ y__h33602,
	       x__h33501 ^ y__h33502,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1414 } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1416 =
	     { x__h33801 ^ y__h33802,
	       x__h33701 ^ y__h33702,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1415 } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1417 =
	     { x__h34001 ^ y__h34002,
	       x__h33901 ^ y__h33902,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1416 } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1418 =
	     { x__h34201 ^ y__h34202,
	       x__h34101 ^ y__h34102,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1417 } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1419 =
	     { x__h34401 ^ y__h34402,
	       x__h34301 ^ y__h34302,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1418 } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1420 =
	     { x__h34601 ^ y__h34602,
	       x__h34501 ^ y__h34502,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1419 } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1421 =
	     { x__h34801 ^ y__h34802,
	       x__h34701 ^ y__h34702,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1420 } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1422 =
	     { x__h35001 ^ y__h35002,
	       x__h34901 ^ y__h34902,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1421 } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1423 =
	     { x__h35201 ^ y__h35202,
	       x__h35101 ^ y__h35102,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1422 } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1424 =
	     { x__h35401 ^ y__h35402,
	       x__h35301 ^ y__h35302,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1423 } ;
  assign IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1425 =
	     { x__h35601 ^ y__h35602,
	       x__h35501 ^ y__h35502,
	       IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1424 } ;
  assign IF_reg_B_S2_BIT_0_2_THEN_1_CONCAT_reg_A_S2_3_B_ETC___d17 =
	     reg_B_S2[0] ? mant_product__h37499 : 48'd0 ;
  assign IF_reg_B_S2_BIT_1_1_THEN_IF_reg_B_S2_BIT_0_2_T_ETC___d20 =
	     reg_B_S2[1] ?
	       mant_product__h37463 :
	       IF_reg_B_S2_BIT_0_2_THEN_1_CONCAT_reg_A_S2_3_B_ETC___d17 ;
  assign IF_reg_B_S2_BIT_2_0_THEN_IF_reg_B_S2_BIT_1_1_T_ETC___d23 =
	     reg_B_S2[2] ?
	       mant_product__h37427 :
	       IF_reg_B_S2_BIT_1_1_THEN_IF_reg_B_S2_BIT_0_2_T_ETC___d20 ;
  assign IF_reg_B_S2_BIT_3_THEN_IF_reg_B_S2_BIT_2_0_THE_ETC___d26 =
	     reg_B_S2[3] ?
	       mant_product__h37391 :
	       IF_reg_B_S2_BIT_2_0_THEN_IF_reg_B_S2_BIT_1_1_T_ETC___d23 ;
  assign IF_reg_B_S2_BIT_4_THEN_IF_reg_B_S2_BIT_3_THEN__ETC___d29 =
	     reg_B_S2[4] ?
	       mant_product__h37355 :
	       IF_reg_B_S2_BIT_3_THEN_IF_reg_B_S2_BIT_2_0_THE_ETC___d26 ;
  assign IF_reg_B_S2_BIT_5_THEN_IF_reg_B_S2_BIT_4_THEN__ETC___d32 =
	     reg_B_S2[5] ?
	       mant_product__h37319 :
	       IF_reg_B_S2_BIT_4_THEN_IF_reg_B_S2_BIT_3_THEN__ETC___d29 ;
  assign IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_THEN__ETC___d37 =
	     x__h37259 ^ y__h37260 ;
  assign INV_reg_A_S2_3_BITS_14_TO_7_9_XOR_reg_B_S2_BIT_ETC__q2 =
	     ~reg_A_S2_3_BITS_14_TO_7_9_XOR_reg_B_S2_BITS_14_ETC___d41[6:0] ;
  assign exp__h36856 =
	     { reg_A_S2_3_BITS_14_TO_7_9_XOR_reg_B_S2_BITS_14_ETC___d41[7],
	       ~reg_A_S2_3_BITS_14_TO_7_9_XOR_reg_B_S2_BITS_14_ETC___d41[6:0] } ;
  assign final_exp__h38285 =
	     { reg_A_S2_3_BITS_14_TO_7_9_XOR_reg_B_S2_BITS_14_ETC___d41[7],
	       INV_reg_A_S2_3_BITS_14_TO_7_9_XOR_reg_B_S2_BIT_ETC__q2[6:1],
	       ~INV_reg_A_S2_3_BITS_14_TO_7_9_XOR_reg_B_S2_BIT_ETC__q2[0] } ;
  assign mant_product__h37283 =
	     IF_reg_B_S2_BIT_5_THEN_IF_reg_B_S2_BIT_4_THEN__ETC___d32 ^
	     y__h37296 ;
  assign mant_product__h37319 =
	     IF_reg_B_S2_BIT_4_THEN_IF_reg_B_S2_BIT_3_THEN__ETC___d29 ^
	     y__h37332 ;
  assign mant_product__h37355 =
	     IF_reg_B_S2_BIT_3_THEN_IF_reg_B_S2_BIT_2_0_THE_ETC___d26 ^
	     y__h37368 ;
  assign mant_product__h37391 =
	     IF_reg_B_S2_BIT_2_0_THEN_IF_reg_B_S2_BIT_1_1_T_ETC___d23 ^
	     y__h37404 ;
  assign mant_product__h37427 =
	     IF_reg_B_S2_BIT_1_1_THEN_IF_reg_B_S2_BIT_0_2_T_ETC___d20 ^
	     y__h37440 ;
  assign mant_product__h37463 =
	     IF_reg_B_S2_BIT_0_2_THEN_1_CONCAT_reg_A_S2_3_B_ETC___d17 ^
	     y__h37476 ;
  assign mant_product__h37499 = { 9'd1, reg_A_S2[6:0], 32'b0 } ;
  assign product__h1438 =
	     { IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[31] ^
	       y__h32657,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[30] ^
	       y__h32612,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[29] ^
	       y__h32513,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[28] ^
	       y__h32414,
	       IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1186 } ;
  assign product__h2251 =
	     { IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[31] ^
	       y__h29541,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[30] ^
	       y__h29496,
	       IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d1074 } ;
  assign product__h3064 =
	     { IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[31] ^
	       y__h26425,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[30] ^
	       y__h26380,
	       IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d957 } ;
  assign product__h3877 =
	     { IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[31] ^
	       y__h23309,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[30] ^
	       y__h23264,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[29] ^
	       y__h23165,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[28] ^
	       y__h23066,
	       IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d836 } ;
  assign product__h4690 =
	     { IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[31] ^
	       y__h20193,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[30] ^
	       y__h20148,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[29] ^
	       y__h20049,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[28] ^
	       y__h19950,
	       IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d712 } ;
  assign product__h5503 =
	     { IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[31] ^
	       y__h17077,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[30] ^
	       y__h17032,
	       IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d586 } ;
  assign product__h6316 =
	     { IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[31] ^
	       y__h13961,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[30] ^
	       y__h13916,
	       IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d455 } ;
  assign product__h7129 =
	     { 24'd0,
	       reg_A_S1[7:1],
	       IF_reg_A_S1_BIT_0_THEN_1_ELSE_0__q1[0] } ;
  assign reg_A_S2_3_BITS_14_TO_7_9_XOR_reg_B_S2_BITS_14_ETC___d41 =
	     reg_A_S2[14:7] ^ reg_B_S2[14:7] ;
  assign reg_A_S2_3_BIT_15_97_XOR_reg_B_S2_BIT_15_98_99_ETC___d247 =
	     x__h44290 ^ y__h44291 ;
  assign spliced_bits__h44502 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d293 +
	     23'd1 ;
  assign sum_result__h519 =
	     { reg_A_S2_3_BIT_15_97_XOR_reg_B_S2_BIT_15_98_99_ETC___d247,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d248,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d249,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d250,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d251,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d252,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d253,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d254,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d195,
	       IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d293 } ;
  assign x__h11089 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[2] ^
	     reg_A_S1[1] ;
  assign x__h11188 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[3] ^
	     reg_A_S1[2] ;
  assign x__h11242 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[2] &
	     reg_A_S1[1] ;
  assign x__h11287 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[4] ^
	     reg_A_S1[3] ;
  assign x__h11341 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[3] &
	     reg_A_S1[2] ;
  assign x__h11386 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[5] ^
	     reg_A_S1[4] ;
  assign x__h11440 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[4] &
	     reg_A_S1[3] ;
  assign x__h11485 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[6] ^
	     reg_A_S1[5] ;
  assign x__h11539 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[5] &
	     reg_A_S1[4] ;
  assign x__h11584 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[7] ^
	     reg_A_S1[6] ;
  assign x__h11638 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[6] &
	     reg_A_S1[5] ;
  assign x__h11683 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[8] ^
	     reg_A_S1[7] ;
  assign x__h11737 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[7] &
	     reg_A_S1[6] ;
  assign x__h11836 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[8] &
	     reg_A_S1[7] ;
  assign x__h14205 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[2] ^
	     reg_A_S1[0] ;
  assign x__h14304 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[3] ^
	     reg_A_S1[1] ;
  assign x__h14358 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[2] &
	     reg_A_S1[0] ;
  assign x__h14403 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[4] ^
	     reg_A_S1[2] ;
  assign x__h14457 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[3] &
	     reg_A_S1[1] ;
  assign x__h14502 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[5] ^
	     reg_A_S1[3] ;
  assign x__h14556 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[4] &
	     reg_A_S1[2] ;
  assign x__h14601 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[6] ^
	     reg_A_S1[4] ;
  assign x__h14655 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[5] &
	     reg_A_S1[3] ;
  assign x__h14700 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[7] ^
	     reg_A_S1[5] ;
  assign x__h14754 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[6] &
	     reg_A_S1[4] ;
  assign x__h14799 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[8] ^
	     reg_A_S1[6] ;
  assign x__h14853 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[7] &
	     reg_A_S1[5] ;
  assign x__h14898 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[9] ^
	     reg_A_S1[7] ;
  assign x__h14952 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[8] &
	     reg_A_S1[6] ;
  assign x__h15051 =
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[9] &
	     reg_A_S1[7] ;
  assign x__h17420 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[3] ^
	     reg_A_S1[0] ;
  assign x__h17519 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[4] ^
	     reg_A_S1[1] ;
  assign x__h17573 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[3] &
	     reg_A_S1[0] ;
  assign x__h17618 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[5] ^
	     reg_A_S1[2] ;
  assign x__h17672 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[4] &
	     reg_A_S1[1] ;
  assign x__h17717 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[6] ^
	     reg_A_S1[3] ;
  assign x__h17771 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[5] &
	     reg_A_S1[2] ;
  assign x__h17816 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[7] ^
	     reg_A_S1[4] ;
  assign x__h17870 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[6] &
	     reg_A_S1[3] ;
  assign x__h17915 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[8] ^
	     reg_A_S1[5] ;
  assign x__h17969 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[7] &
	     reg_A_S1[4] ;
  assign x__h18014 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[9] ^
	     reg_A_S1[6] ;
  assign x__h18068 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[8] &
	     reg_A_S1[5] ;
  assign x__h18113 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[10] ^
	     reg_A_S1[7] ;
  assign x__h18167 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[9] &
	     reg_A_S1[6] ;
  assign x__h18266 =
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[10] &
	     reg_A_S1[7] ;
  assign x__h20635 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[4] ^
	     reg_A_S1[0] ;
  assign x__h20734 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[5] ^
	     reg_A_S1[1] ;
  assign x__h20788 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[4] &
	     reg_A_S1[0] ;
  assign x__h20833 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[6] ^
	     reg_A_S1[2] ;
  assign x__h20887 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[5] &
	     reg_A_S1[1] ;
  assign x__h20932 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[7] ^
	     reg_A_S1[3] ;
  assign x__h20986 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[6] &
	     reg_A_S1[2] ;
  assign x__h21031 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[8] ^
	     reg_A_S1[4] ;
  assign x__h21085 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[7] &
	     reg_A_S1[3] ;
  assign x__h21130 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[9] ^
	     reg_A_S1[5] ;
  assign x__h21184 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[8] &
	     reg_A_S1[4] ;
  assign x__h21229 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[10] ^
	     reg_A_S1[6] ;
  assign x__h21283 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[9] &
	     reg_A_S1[5] ;
  assign x__h21328 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[11] ^
	     reg_A_S1[7] ;
  assign x__h21382 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[10] &
	     reg_A_S1[6] ;
  assign x__h21481 =
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[11] &
	     reg_A_S1[7] ;
  assign x__h23850 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[5] ^
	     reg_A_S1[0] ;
  assign x__h23949 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[6] ^
	     reg_A_S1[1] ;
  assign x__h24003 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[5] &
	     reg_A_S1[0] ;
  assign x__h24048 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[7] ^
	     reg_A_S1[2] ;
  assign x__h24102 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[6] &
	     reg_A_S1[1] ;
  assign x__h24147 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[8] ^
	     reg_A_S1[3] ;
  assign x__h24201 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[7] &
	     reg_A_S1[2] ;
  assign x__h24246 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[9] ^
	     reg_A_S1[4] ;
  assign x__h24300 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[8] &
	     reg_A_S1[3] ;
  assign x__h24345 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[10] ^
	     reg_A_S1[5] ;
  assign x__h24399 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[9] &
	     reg_A_S1[4] ;
  assign x__h24444 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[11] ^
	     reg_A_S1[6] ;
  assign x__h24498 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[10] &
	     reg_A_S1[5] ;
  assign x__h24543 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[12] ^
	     reg_A_S1[7] ;
  assign x__h24597 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[11] &
	     reg_A_S1[6] ;
  assign x__h24696 =
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[12] &
	     reg_A_S1[7] ;
  assign x__h27065 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[6] ^
	     reg_A_S1[0] ;
  assign x__h27164 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[7] ^
	     reg_A_S1[1] ;
  assign x__h27218 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[6] &
	     reg_A_S1[0] ;
  assign x__h27263 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[8] ^
	     reg_A_S1[2] ;
  assign x__h27317 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[7] &
	     reg_A_S1[1] ;
  assign x__h27362 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[9] ^
	     reg_A_S1[3] ;
  assign x__h27416 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[8] &
	     reg_A_S1[2] ;
  assign x__h27461 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[10] ^
	     reg_A_S1[4] ;
  assign x__h27515 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[9] &
	     reg_A_S1[3] ;
  assign x__h27560 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[11] ^
	     reg_A_S1[5] ;
  assign x__h27614 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[10] &
	     reg_A_S1[4] ;
  assign x__h27659 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[12] ^
	     reg_A_S1[6] ;
  assign x__h27713 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[11] &
	     reg_A_S1[5] ;
  assign x__h27758 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[13] ^
	     reg_A_S1[7] ;
  assign x__h27812 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[12] &
	     reg_A_S1[6] ;
  assign x__h27911 =
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[13] &
	     reg_A_S1[7] ;
  assign x__h30280 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[7] ^
	     reg_A_S1[0] ;
  assign x__h30379 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[8] ^
	     reg_A_S1[1] ;
  assign x__h30433 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[7] &
	     reg_A_S1[0] ;
  assign x__h30478 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[9] ^
	     reg_A_S1[2] ;
  assign x__h30532 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[8] &
	     reg_A_S1[1] ;
  assign x__h30577 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[10] ^
	     reg_A_S1[3] ;
  assign x__h30631 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[9] &
	     reg_A_S1[2] ;
  assign x__h30676 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[11] ^
	     reg_A_S1[4] ;
  assign x__h30730 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[10] &
	     reg_A_S1[3] ;
  assign x__h30775 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[12] ^
	     reg_A_S1[5] ;
  assign x__h30829 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[11] &
	     reg_A_S1[4] ;
  assign x__h30874 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[13] ^
	     reg_A_S1[6] ;
  assign x__h30928 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[12] &
	     reg_A_S1[5] ;
  assign x__h30973 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[14] ^
	     reg_A_S1[7] ;
  assign x__h31027 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[13] &
	     reg_A_S1[6] ;
  assign x__h31126 =
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[14] &
	     reg_A_S1[7] ;
  assign x__h32801 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[1] ^
	     reg_C_S1[1] ;
  assign x__h32901 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[2] ^
	     reg_C_S1[2] ;
  assign x__h32956 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[1] &
	     reg_C_S1[1] ;
  assign x__h33001 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[3] ^
	     reg_C_S1[3] ;
  assign x__h33056 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[2] &
	     reg_C_S1[2] ;
  assign x__h33101 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[4] ^
	     reg_C_S1[4] ;
  assign x__h33156 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[3] &
	     reg_C_S1[3] ;
  assign x__h33201 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[5] ^
	     reg_C_S1[5] ;
  assign x__h33256 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[4] &
	     reg_C_S1[4] ;
  assign x__h33301 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[6] ^
	     reg_C_S1[6] ;
  assign x__h33356 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[5] &
	     reg_C_S1[5] ;
  assign x__h33401 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[7] ^
	     reg_C_S1[7] ;
  assign x__h33456 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[6] &
	     reg_C_S1[6] ;
  assign x__h33501 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[8] ^
	     reg_C_S1[8] ;
  assign x__h33556 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[7] &
	     reg_C_S1[7] ;
  assign x__h33601 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[9] ^
	     reg_C_S1[9] ;
  assign x__h33656 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[8] &
	     reg_C_S1[8] ;
  assign x__h33701 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[10] ^
	     reg_C_S1[10] ;
  assign x__h33756 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[9] &
	     reg_C_S1[9] ;
  assign x__h33801 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[11] ^
	     reg_C_S1[11] ;
  assign x__h33856 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[10] &
	     reg_C_S1[10] ;
  assign x__h33901 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[12] ^
	     reg_C_S1[12] ;
  assign x__h33956 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[11] &
	     reg_C_S1[11] ;
  assign x__h34001 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[13] ^
	     reg_C_S1[13] ;
  assign x__h34056 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[12] &
	     reg_C_S1[12] ;
  assign x__h34101 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[14] ^
	     reg_C_S1[14] ;
  assign x__h34156 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[13] &
	     reg_C_S1[13] ;
  assign x__h34201 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[15] ^
	     reg_C_S1[15] ;
  assign x__h34256 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[14] &
	     reg_C_S1[14] ;
  assign x__h34301 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[16] ^
	     reg_C_S1[16] ;
  assign x__h34356 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[15] &
	     reg_C_S1[15] ;
  assign x__h34401 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[17] ^
	     reg_C_S1[17] ;
  assign x__h34456 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[16] &
	     reg_C_S1[16] ;
  assign x__h34501 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[18] ^
	     reg_C_S1[18] ;
  assign x__h34556 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[17] &
	     reg_C_S1[17] ;
  assign x__h34601 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[19] ^
	     reg_C_S1[19] ;
  assign x__h34656 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[18] &
	     reg_C_S1[18] ;
  assign x__h34701 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[20] ^
	     reg_C_S1[20] ;
  assign x__h34756 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[19] &
	     reg_C_S1[19] ;
  assign x__h34801 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[21] ^
	     reg_C_S1[21] ;
  assign x__h34856 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[20] &
	     reg_C_S1[20] ;
  assign x__h34901 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[22] ^
	     reg_C_S1[22] ;
  assign x__h34956 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[21] &
	     reg_C_S1[21] ;
  assign x__h35001 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[23] ^
	     reg_C_S1[23] ;
  assign x__h35056 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[22] &
	     reg_C_S1[22] ;
  assign x__h35101 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[24] ^
	     reg_C_S1[24] ;
  assign x__h35156 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[23] &
	     reg_C_S1[23] ;
  assign x__h35201 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[25] ^
	     reg_C_S1[25] ;
  assign x__h35256 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[24] &
	     reg_C_S1[24] ;
  assign x__h35301 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[26] ^
	     reg_C_S1[26] ;
  assign x__h35356 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[25] &
	     reg_C_S1[25] ;
  assign x__h35401 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[27] ^
	     reg_C_S1[27] ;
  assign x__h35456 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[26] &
	     reg_C_S1[26] ;
  assign x__h35501 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[28] ^
	     reg_C_S1[28] ;
  assign x__h35556 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[27] &
	     reg_C_S1[27] ;
  assign x__h35601 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[29] ^
	     reg_C_S1[29] ;
  assign x__h35656 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[28] &
	     reg_C_S1[28] ;
  assign x__h35701 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[30] ^
	     reg_C_S1[30] ;
  assign x__h35756 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[29] &
	     reg_C_S1[29] ;
  assign x__h35801 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[31] ^
	     reg_C_S1[31] ;
  assign x__h35856 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[30] &
	     reg_C_S1[30] ;
  assign x__h37259 =
	     reg_B_S2[6] ?
	       mant_product__h37283 :
	       IF_reg_B_S2_BIT_5_THEN_IF_reg_B_S2_BIT_4_THEN__ETC___d32 ;
  assign x__h38440 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[1] ^
	     reg_C_S2[1] ;
  assign x__h38635 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[2] ^
	     reg_C_S2[2] ;
  assign x__h38694 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[1] &
	     reg_C_S2[1] ;
  assign x__h38830 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[3] ^
	     reg_C_S2[3] ;
  assign x__h38889 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[2] &
	     reg_C_S2[2] ;
  assign x__h39025 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[4] ^
	     reg_C_S2[4] ;
  assign x__h39084 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[3] &
	     reg_C_S2[3] ;
  assign x__h39220 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[5] ^
	     reg_C_S2[5] ;
  assign x__h39279 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[4] &
	     reg_C_S2[4] ;
  assign x__h39415 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[6] ^
	     reg_C_S2[6] ;
  assign x__h39474 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[5] &
	     reg_C_S2[5] ;
  assign x__h39610 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[7] ^
	     reg_C_S2[7] ;
  assign x__h39669 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[6] &
	     reg_C_S2[6] ;
  assign x__h39805 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[8] ^
	     reg_C_S2[8] ;
  assign x__h39864 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[7] &
	     reg_C_S2[7] ;
  assign x__h40000 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[9] ^
	     reg_C_S2[9] ;
  assign x__h40059 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[8] &
	     reg_C_S2[8] ;
  assign x__h40195 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[10] ^
	     reg_C_S2[10] ;
  assign x__h40254 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[9] &
	     reg_C_S2[9] ;
  assign x__h40390 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[11] ^
	     reg_C_S2[11] ;
  assign x__h40449 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[10] &
	     reg_C_S2[10] ;
  assign x__h40585 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[12] ^
	     reg_C_S2[12] ;
  assign x__h40644 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[11] &
	     reg_C_S2[11] ;
  assign x__h40780 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[13] ^
	     reg_C_S2[13] ;
  assign x__h40839 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[12] &
	     reg_C_S2[12] ;
  assign x__h40975 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[14] ^
	     reg_C_S2[14] ;
  assign x__h41034 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[13] &
	     reg_C_S2[13] ;
  assign x__h41170 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[15] ^
	     reg_C_S2[15] ;
  assign x__h41229 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[14] &
	     reg_C_S2[14] ;
  assign x__h41365 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[16] ^
	     reg_C_S2[16] ;
  assign x__h41424 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[15] &
	     reg_C_S2[15] ;
  assign x__h41560 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[17] ^
	     reg_C_S2[17] ;
  assign x__h41619 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[16] &
	     reg_C_S2[16] ;
  assign x__h41755 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[18] ^
	     reg_C_S2[18] ;
  assign x__h41814 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[17] &
	     reg_C_S2[17] ;
  assign x__h41950 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[19] ^
	     reg_C_S2[19] ;
  assign x__h42009 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[18] &
	     reg_C_S2[18] ;
  assign x__h42145 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[20] ^
	     reg_C_S2[20] ;
  assign x__h42204 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[19] &
	     reg_C_S2[19] ;
  assign x__h42340 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[21] ^
	     reg_C_S2[21] ;
  assign x__h42399 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[20] &
	     reg_C_S2[20] ;
  assign x__h42535 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[22] ^
	     reg_C_S2[22] ;
  assign x__h42594 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[21] &
	     reg_C_S2[21] ;
  assign x__h42730 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[23] ^
	     reg_C_S2[23] ;
  assign x__h42789 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[22] &
	     reg_C_S2[22] ;
  assign x__h42925 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[24] ^
	     reg_C_S2[24] ;
  assign x__h42984 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[23] &
	     reg_C_S2[23] ;
  assign x__h43120 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[25] ^
	     reg_C_S2[25] ;
  assign x__h43179 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[24] &
	     reg_C_S2[24] ;
  assign x__h43315 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[26] ^
	     reg_C_S2[26] ;
  assign x__h43374 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[25] &
	     reg_C_S2[25] ;
  assign x__h43510 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[27] ^
	     reg_C_S2[27] ;
  assign x__h43569 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[26] &
	     reg_C_S2[26] ;
  assign x__h43705 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[28] ^
	     reg_C_S2[28] ;
  assign x__h43764 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[27] &
	     reg_C_S2[27] ;
  assign x__h43900 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[29] ^
	     reg_C_S2[29] ;
  assign x__h43959 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[28] &
	     reg_C_S2[28] ;
  assign x__h44095 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[30] ^
	     reg_C_S2[30] ;
  assign x__h44154 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[29] &
	     reg_C_S2[29] ;
  assign x__h44290 = x__h44292 ^ reg_C_S2[31] ;
  assign x__h44292 = reg_A_S2[15] ^ reg_B_S2[15] ;
  assign x__h44349 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[30] &
	     reg_C_S2[30] ;
  assign y__h11090 =
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[1] &
	     reg_A_S1[0] ;
  assign y__h11189 = x__h11242 | y__h11243 ;
  assign y__h11243 = y__h11090 & x__h11089 ;
  assign y__h11288 = x__h11341 | y__h11342 ;
  assign y__h11342 = y__h11189 & x__h11188 ;
  assign y__h11387 = x__h11440 | y__h11441 ;
  assign y__h11441 = y__h11288 & x__h11287 ;
  assign y__h11486 = x__h11539 | y__h11540 ;
  assign y__h11540 = y__h11387 & x__h11386 ;
  assign y__h11585 = x__h11638 | y__h11639 ;
  assign y__h11639 = y__h11486 & x__h11485 ;
  assign y__h11684 = x__h11737 | y__h11738 ;
  assign y__h11738 = y__h11585 & x__h11584 ;
  assign y__h11783 = x__h11836 | y__h11837 ;
  assign y__h11837 = y__h11684 & x__h11683 ;
  assign y__h11936 =
	     y__h11783 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[9] ;
  assign y__h12035 =
	     y__h11936 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[10] ;
  assign y__h12134 =
	     y__h12035 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[11] ;
  assign y__h12233 =
	     y__h12134 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[12] ;
  assign y__h12332 =
	     y__h12233 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[13] ;
  assign y__h12431 =
	     y__h12332 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[14] ;
  assign y__h12530 =
	     y__h12431 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[15] ;
  assign y__h12629 =
	     y__h12530 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[16] ;
  assign y__h12728 =
	     y__h12629 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[17] ;
  assign y__h12827 =
	     y__h12728 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[18] ;
  assign y__h12926 =
	     y__h12827 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[19] ;
  assign y__h13025 =
	     y__h12926 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[20] ;
  assign y__h13124 =
	     y__h13025 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[21] ;
  assign y__h13223 =
	     y__h13124 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[22] ;
  assign y__h13322 =
	     y__h13223 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[23] ;
  assign y__h13421 =
	     y__h13322 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[24] ;
  assign y__h13520 =
	     y__h13421 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[25] ;
  assign y__h13619 =
	     y__h13520 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[26] ;
  assign y__h13718 =
	     y__h13619 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[27] ;
  assign y__h13817 =
	     y__h13718 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[28] ;
  assign y__h13916 =
	     y__h13817 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[29] ;
  assign y__h13961 =
	     y__h13916 &
	     IF_reg_B_S1_02_BIT_0_10_THEN_0_CONCAT_reg_A_S1_ETC___d317[30] ;
  assign y__h14404 = x__h14457 | y__h14458 ;
  assign y__h14458 = x__h14358 & x__h14304 ;
  assign y__h14503 = x__h14556 | y__h14557 ;
  assign y__h14557 = y__h14404 & x__h14403 ;
  assign y__h14602 = x__h14655 | y__h14656 ;
  assign y__h14656 = y__h14503 & x__h14502 ;
  assign y__h14701 = x__h14754 | y__h14755 ;
  assign y__h14755 = y__h14602 & x__h14601 ;
  assign y__h14800 = x__h14853 | y__h14854 ;
  assign y__h14854 = y__h14701 & x__h14700 ;
  assign y__h14899 = x__h14952 | y__h14953 ;
  assign y__h14953 = y__h14800 & x__h14799 ;
  assign y__h14998 = x__h15051 | y__h15052 ;
  assign y__h15052 = y__h14899 & x__h14898 ;
  assign y__h15151 =
	     y__h14998 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[10] ;
  assign y__h15250 =
	     y__h15151 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[11] ;
  assign y__h15349 =
	     y__h15250 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[12] ;
  assign y__h15448 =
	     y__h15349 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[13] ;
  assign y__h15547 =
	     y__h15448 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[14] ;
  assign y__h15646 =
	     y__h15547 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[15] ;
  assign y__h15745 =
	     y__h15646 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[16] ;
  assign y__h15844 =
	     y__h15745 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[17] ;
  assign y__h15943 =
	     y__h15844 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[18] ;
  assign y__h16042 =
	     y__h15943 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[19] ;
  assign y__h16141 =
	     y__h16042 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[20] ;
  assign y__h16240 =
	     y__h16141 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[21] ;
  assign y__h16339 =
	     y__h16240 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[22] ;
  assign y__h16438 =
	     y__h16339 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[23] ;
  assign y__h16537 =
	     y__h16438 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[24] ;
  assign y__h16636 =
	     y__h16537 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[25] ;
  assign y__h16735 =
	     y__h16636 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[26] ;
  assign y__h16834 =
	     y__h16735 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[27] ;
  assign y__h16933 =
	     y__h16834 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[28] ;
  assign y__h17032 =
	     y__h16933 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[29] ;
  assign y__h17077 =
	     y__h17032 &
	     IF_reg_B_S1_02_BIT_1_09_THEN_IF_reg_B_S1_02_BI_ETC___d457[30] ;
  assign y__h17619 = x__h17672 | y__h17673 ;
  assign y__h17673 = x__h17573 & x__h17519 ;
  assign y__h17718 = x__h17771 | y__h17772 ;
  assign y__h17772 = y__h17619 & x__h17618 ;
  assign y__h17817 = x__h17870 | y__h17871 ;
  assign y__h17871 = y__h17718 & x__h17717 ;
  assign y__h17916 = x__h17969 | y__h17970 ;
  assign y__h17970 = y__h17817 & x__h17816 ;
  assign y__h18015 = x__h18068 | y__h18069 ;
  assign y__h18069 = y__h17916 & x__h17915 ;
  assign y__h18114 = x__h18167 | y__h18168 ;
  assign y__h18168 = y__h18015 & x__h18014 ;
  assign y__h18213 = x__h18266 | y__h18267 ;
  assign y__h18267 = y__h18114 & x__h18113 ;
  assign y__h18366 =
	     y__h18213 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[11] ;
  assign y__h18465 =
	     y__h18366 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[12] ;
  assign y__h18564 =
	     y__h18465 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[13] ;
  assign y__h18663 =
	     y__h18564 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[14] ;
  assign y__h18762 =
	     y__h18663 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[15] ;
  assign y__h18861 =
	     y__h18762 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[16] ;
  assign y__h18960 =
	     y__h18861 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[17] ;
  assign y__h19059 =
	     y__h18960 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[18] ;
  assign y__h19158 =
	     y__h19059 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[19] ;
  assign y__h19257 =
	     y__h19158 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[20] ;
  assign y__h19356 =
	     y__h19257 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[21] ;
  assign y__h19455 =
	     y__h19356 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[22] ;
  assign y__h19554 =
	     y__h19455 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[23] ;
  assign y__h19653 =
	     y__h19554 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[24] ;
  assign y__h19752 =
	     y__h19653 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[25] ;
  assign y__h19851 =
	     y__h19752 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[26] ;
  assign y__h19950 =
	     y__h19851 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[27] ;
  assign y__h20049 =
	     y__h19950 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[28] ;
  assign y__h20148 =
	     y__h20049 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[29] ;
  assign y__h20193 =
	     y__h20148 &
	     IF_reg_B_S1_02_BIT_2_08_THEN_IF_reg_B_S1_02_BI_ETC___d588[30] ;
  assign y__h20834 = x__h20887 | y__h20888 ;
  assign y__h20888 = x__h20788 & x__h20734 ;
  assign y__h20933 = x__h20986 | y__h20987 ;
  assign y__h20987 = y__h20834 & x__h20833 ;
  assign y__h21032 = x__h21085 | y__h21086 ;
  assign y__h21086 = y__h20933 & x__h20932 ;
  assign y__h21131 = x__h21184 | y__h21185 ;
  assign y__h21185 = y__h21032 & x__h21031 ;
  assign y__h21230 = x__h21283 | y__h21284 ;
  assign y__h21284 = y__h21131 & x__h21130 ;
  assign y__h21329 = x__h21382 | y__h21383 ;
  assign y__h21383 = y__h21230 & x__h21229 ;
  assign y__h21428 = x__h21481 | y__h21482 ;
  assign y__h21482 = y__h21329 & x__h21328 ;
  assign y__h21581 =
	     y__h21428 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[12] ;
  assign y__h21680 =
	     y__h21581 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[13] ;
  assign y__h21779 =
	     y__h21680 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[14] ;
  assign y__h21878 =
	     y__h21779 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[15] ;
  assign y__h21977 =
	     y__h21878 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[16] ;
  assign y__h22076 =
	     y__h21977 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[17] ;
  assign y__h22175 =
	     y__h22076 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[18] ;
  assign y__h22274 =
	     y__h22175 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[19] ;
  assign y__h22373 =
	     y__h22274 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[20] ;
  assign y__h22472 =
	     y__h22373 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[21] ;
  assign y__h22571 =
	     y__h22472 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[22] ;
  assign y__h22670 =
	     y__h22571 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[23] ;
  assign y__h22769 =
	     y__h22670 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[24] ;
  assign y__h22868 =
	     y__h22769 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[25] ;
  assign y__h22967 =
	     y__h22868 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[26] ;
  assign y__h23066 =
	     y__h22967 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[27] ;
  assign y__h23165 =
	     y__h23066 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[28] ;
  assign y__h23264 =
	     y__h23165 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[29] ;
  assign y__h23309 =
	     y__h23264 &
	     IF_reg_B_S1_02_BIT_3_07_THEN_IF_reg_B_S1_02_BI_ETC___d715[30] ;
  assign y__h24049 = x__h24102 | y__h24103 ;
  assign y__h24103 = x__h24003 & x__h23949 ;
  assign y__h24148 = x__h24201 | y__h24202 ;
  assign y__h24202 = y__h24049 & x__h24048 ;
  assign y__h24247 = x__h24300 | y__h24301 ;
  assign y__h24301 = y__h24148 & x__h24147 ;
  assign y__h24346 = x__h24399 | y__h24400 ;
  assign y__h24400 = y__h24247 & x__h24246 ;
  assign y__h24445 = x__h24498 | y__h24499 ;
  assign y__h24499 = y__h24346 & x__h24345 ;
  assign y__h24544 = x__h24597 | y__h24598 ;
  assign y__h24598 = y__h24445 & x__h24444 ;
  assign y__h24643 = x__h24696 | y__h24697 ;
  assign y__h24697 = y__h24544 & x__h24543 ;
  assign y__h24796 =
	     y__h24643 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[13] ;
  assign y__h24895 =
	     y__h24796 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[14] ;
  assign y__h24994 =
	     y__h24895 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[15] ;
  assign y__h25093 =
	     y__h24994 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[16] ;
  assign y__h25192 =
	     y__h25093 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[17] ;
  assign y__h25291 =
	     y__h25192 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[18] ;
  assign y__h25390 =
	     y__h25291 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[19] ;
  assign y__h25489 =
	     y__h25390 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[20] ;
  assign y__h25588 =
	     y__h25489 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[21] ;
  assign y__h25687 =
	     y__h25588 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[22] ;
  assign y__h25786 =
	     y__h25687 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[23] ;
  assign y__h25885 =
	     y__h25786 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[24] ;
  assign y__h25984 =
	     y__h25885 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[25] ;
  assign y__h26083 =
	     y__h25984 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[26] ;
  assign y__h26182 =
	     y__h26083 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[27] ;
  assign y__h26281 =
	     y__h26182 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[28] ;
  assign y__h26380 =
	     y__h26281 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[29] ;
  assign y__h26425 =
	     y__h26380 &
	     IF_reg_B_S1_02_BIT_4_06_THEN_IF_reg_B_S1_02_BI_ETC___d839[30] ;
  assign y__h27264 = x__h27317 | y__h27318 ;
  assign y__h27318 = x__h27218 & x__h27164 ;
  assign y__h27363 = x__h27416 | y__h27417 ;
  assign y__h27417 = y__h27264 & x__h27263 ;
  assign y__h27462 = x__h27515 | y__h27516 ;
  assign y__h27516 = y__h27363 & x__h27362 ;
  assign y__h27561 = x__h27614 | y__h27615 ;
  assign y__h27615 = y__h27462 & x__h27461 ;
  assign y__h27660 = x__h27713 | y__h27714 ;
  assign y__h27714 = y__h27561 & x__h27560 ;
  assign y__h27759 = x__h27812 | y__h27813 ;
  assign y__h27813 = y__h27660 & x__h27659 ;
  assign y__h27858 = x__h27911 | y__h27912 ;
  assign y__h27912 = y__h27759 & x__h27758 ;
  assign y__h28011 =
	     y__h27858 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[14] ;
  assign y__h28110 =
	     y__h28011 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[15] ;
  assign y__h28209 =
	     y__h28110 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[16] ;
  assign y__h28308 =
	     y__h28209 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[17] ;
  assign y__h28407 =
	     y__h28308 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[18] ;
  assign y__h28506 =
	     y__h28407 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[19] ;
  assign y__h28605 =
	     y__h28506 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[20] ;
  assign y__h28704 =
	     y__h28605 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[21] ;
  assign y__h28803 =
	     y__h28704 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[22] ;
  assign y__h28902 =
	     y__h28803 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[23] ;
  assign y__h29001 =
	     y__h28902 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[24] ;
  assign y__h29100 =
	     y__h29001 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[25] ;
  assign y__h29199 =
	     y__h29100 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[26] ;
  assign y__h29298 =
	     y__h29199 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[27] ;
  assign y__h29397 =
	     y__h29298 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[28] ;
  assign y__h29496 =
	     y__h29397 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[29] ;
  assign y__h29541 =
	     y__h29496 &
	     IF_reg_B_S1_02_BIT_5_05_THEN_IF_reg_B_S1_02_BI_ETC___d959[30] ;
  assign y__h30479 = x__h30532 | y__h30533 ;
  assign y__h30533 = x__h30433 & x__h30379 ;
  assign y__h30578 = x__h30631 | y__h30632 ;
  assign y__h30632 = y__h30479 & x__h30478 ;
  assign y__h30677 = x__h30730 | y__h30731 ;
  assign y__h30731 = y__h30578 & x__h30577 ;
  assign y__h30776 = x__h30829 | y__h30830 ;
  assign y__h30830 = y__h30677 & x__h30676 ;
  assign y__h30875 = x__h30928 | y__h30929 ;
  assign y__h30929 = y__h30776 & x__h30775 ;
  assign y__h30974 = x__h31027 | y__h31028 ;
  assign y__h31028 = y__h30875 & x__h30874 ;
  assign y__h31073 = x__h31126 | y__h31127 ;
  assign y__h31127 = y__h30974 & x__h30973 ;
  assign y__h31226 =
	     y__h31073 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[15] ;
  assign y__h31325 =
	     y__h31226 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[16] ;
  assign y__h31424 =
	     y__h31325 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[17] ;
  assign y__h31523 =
	     y__h31424 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[18] ;
  assign y__h31622 =
	     y__h31523 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[19] ;
  assign y__h31721 =
	     y__h31622 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[20] ;
  assign y__h31820 =
	     y__h31721 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[21] ;
  assign y__h31919 =
	     y__h31820 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[22] ;
  assign y__h32018 =
	     y__h31919 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[23] ;
  assign y__h32117 =
	     y__h32018 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[24] ;
  assign y__h32216 =
	     y__h32117 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[25] ;
  assign y__h32315 =
	     y__h32216 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[26] ;
  assign y__h32414 =
	     y__h32315 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[27] ;
  assign y__h32513 =
	     y__h32414 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[28] ;
  assign y__h32612 =
	     y__h32513 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[29] ;
  assign y__h32657 =
	     y__h32612 &
	     IF_reg_B_S1_02_BIT_6_04_THEN_IF_reg_B_S1_02_BI_ETC___d1076[30] ;
  assign y__h32802 =
	     IF_reg_B_S1_02_BIT_7_03_THEN_IF_reg_B_S1_02_BI_ETC___d1189[0] &
	     reg_C_S1[0] ;
  assign y__h32902 = x__h32956 | y__h32957 ;
  assign y__h32957 = y__h32802 & x__h32801 ;
  assign y__h33002 = x__h33056 | y__h33057 ;
  assign y__h33057 = y__h32902 & x__h32901 ;
  assign y__h33102 = x__h33156 | y__h33157 ;
  assign y__h33157 = y__h33002 & x__h33001 ;
  assign y__h33202 = x__h33256 | y__h33257 ;
  assign y__h33257 = y__h33102 & x__h33101 ;
  assign y__h33302 = x__h33356 | y__h33357 ;
  assign y__h33357 = y__h33202 & x__h33201 ;
  assign y__h33402 = x__h33456 | y__h33457 ;
  assign y__h33457 = y__h33302 & x__h33301 ;
  assign y__h33502 = x__h33556 | y__h33557 ;
  assign y__h33557 = y__h33402 & x__h33401 ;
  assign y__h33602 = x__h33656 | y__h33657 ;
  assign y__h33657 = y__h33502 & x__h33501 ;
  assign y__h33702 = x__h33756 | y__h33757 ;
  assign y__h33757 = y__h33602 & x__h33601 ;
  assign y__h33802 = x__h33856 | y__h33857 ;
  assign y__h33857 = y__h33702 & x__h33701 ;
  assign y__h33902 = x__h33956 | y__h33957 ;
  assign y__h33957 = y__h33802 & x__h33801 ;
  assign y__h34002 = x__h34056 | y__h34057 ;
  assign y__h34057 = y__h33902 & x__h33901 ;
  assign y__h34102 = x__h34156 | y__h34157 ;
  assign y__h34157 = y__h34002 & x__h34001 ;
  assign y__h34202 = x__h34256 | y__h34257 ;
  assign y__h34257 = y__h34102 & x__h34101 ;
  assign y__h34302 = x__h34356 | y__h34357 ;
  assign y__h34357 = y__h34202 & x__h34201 ;
  assign y__h34402 = x__h34456 | y__h34457 ;
  assign y__h34457 = y__h34302 & x__h34301 ;
  assign y__h34502 = x__h34556 | y__h34557 ;
  assign y__h34557 = y__h34402 & x__h34401 ;
  assign y__h34602 = x__h34656 | y__h34657 ;
  assign y__h34657 = y__h34502 & x__h34501 ;
  assign y__h34702 = x__h34756 | y__h34757 ;
  assign y__h34757 = y__h34602 & x__h34601 ;
  assign y__h34802 = x__h34856 | y__h34857 ;
  assign y__h34857 = y__h34702 & x__h34701 ;
  assign y__h34902 = x__h34956 | y__h34957 ;
  assign y__h34957 = y__h34802 & x__h34801 ;
  assign y__h35002 = x__h35056 | y__h35057 ;
  assign y__h35057 = y__h34902 & x__h34901 ;
  assign y__h35102 = x__h35156 | y__h35157 ;
  assign y__h35157 = y__h35002 & x__h35001 ;
  assign y__h35202 = x__h35256 | y__h35257 ;
  assign y__h35257 = y__h35102 & x__h35101 ;
  assign y__h35302 = x__h35356 | y__h35357 ;
  assign y__h35357 = y__h35202 & x__h35201 ;
  assign y__h35402 = x__h35456 | y__h35457 ;
  assign y__h35457 = y__h35302 & x__h35301 ;
  assign y__h35502 = x__h35556 | y__h35557 ;
  assign y__h35557 = y__h35402 & x__h35401 ;
  assign y__h35602 = x__h35656 | y__h35657 ;
  assign y__h35657 = y__h35502 & x__h35501 ;
  assign y__h35702 = x__h35756 | y__h35757 ;
  assign y__h35757 = y__h35602 & x__h35601 ;
  assign y__h35802 = x__h35856 | y__h35857 ;
  assign y__h35857 = y__h35702 & x__h35701 ;
  assign y__h37260 = { 2'd1, reg_A_S2[6:0], 39'b0 } ;
  assign y__h37296 = { 3'd1, reg_A_S2[6:0], 38'b0 } ;
  assign y__h37332 = { 4'd1, reg_A_S2[6:0], 37'b0 } ;
  assign y__h37368 = { 5'd1, reg_A_S2[6:0], 36'b0 } ;
  assign y__h37404 = { 6'd1, reg_A_S2[6:0], 35'b0 } ;
  assign y__h37440 = { 7'd1, reg_A_S2[6:0], 34'b0 } ;
  assign y__h37476 = { 8'd1, reg_A_S2[6:0], 33'b0 } ;
  assign y__h38441 =
	     IF_IF_reg_B_S2_BIT_6_THEN_IF_reg_B_S2_BIT_5_TH_ETC___d54[0] &
	     reg_C_S2[0] ;
  assign y__h38636 = x__h38694 | y__h38695 ;
  assign y__h38695 = y__h38441 & x__h38440 ;
  assign y__h38831 = x__h38889 | y__h38890 ;
  assign y__h38890 = y__h38636 & x__h38635 ;
  assign y__h39026 = x__h39084 | y__h39085 ;
  assign y__h39085 = y__h38831 & x__h38830 ;
  assign y__h39221 = x__h39279 | y__h39280 ;
  assign y__h39280 = y__h39026 & x__h39025 ;
  assign y__h39416 = x__h39474 | y__h39475 ;
  assign y__h39475 = y__h39221 & x__h39220 ;
  assign y__h39611 = x__h39669 | y__h39670 ;
  assign y__h39670 = y__h39416 & x__h39415 ;
  assign y__h39806 = x__h39864 | y__h39865 ;
  assign y__h39865 = y__h39611 & x__h39610 ;
  assign y__h40001 = x__h40059 | y__h40060 ;
  assign y__h40060 = y__h39806 & x__h39805 ;
  assign y__h40196 = x__h40254 | y__h40255 ;
  assign y__h40255 = y__h40001 & x__h40000 ;
  assign y__h40391 = x__h40449 | y__h40450 ;
  assign y__h40450 = y__h40196 & x__h40195 ;
  assign y__h40586 = x__h40644 | y__h40645 ;
  assign y__h40645 = y__h40391 & x__h40390 ;
  assign y__h40781 = x__h40839 | y__h40840 ;
  assign y__h40840 = y__h40586 & x__h40585 ;
  assign y__h40976 = x__h41034 | y__h41035 ;
  assign y__h41035 = y__h40781 & x__h40780 ;
  assign y__h41171 = x__h41229 | y__h41230 ;
  assign y__h41230 = y__h40976 & x__h40975 ;
  assign y__h41366 = x__h41424 | y__h41425 ;
  assign y__h41425 = y__h41171 & x__h41170 ;
  assign y__h41561 = x__h41619 | y__h41620 ;
  assign y__h41620 = y__h41366 & x__h41365 ;
  assign y__h41756 = x__h41814 | y__h41815 ;
  assign y__h41815 = y__h41561 & x__h41560 ;
  assign y__h41951 = x__h42009 | y__h42010 ;
  assign y__h42010 = y__h41756 & x__h41755 ;
  assign y__h42146 = x__h42204 | y__h42205 ;
  assign y__h42205 = y__h41951 & x__h41950 ;
  assign y__h42341 = x__h42399 | y__h42400 ;
  assign y__h42400 = y__h42146 & x__h42145 ;
  assign y__h42536 = x__h42594 | y__h42595 ;
  assign y__h42595 = y__h42341 & x__h42340 ;
  assign y__h42731 = x__h42789 | y__h42790 ;
  assign y__h42790 = y__h42536 & x__h42535 ;
  assign y__h42926 = x__h42984 | y__h42985 ;
  assign y__h42985 = y__h42731 & x__h42730 ;
  assign y__h43121 = x__h43179 | y__h43180 ;
  assign y__h43180 = y__h42926 & x__h42925 ;
  assign y__h43316 = x__h43374 | y__h43375 ;
  assign y__h43375 = y__h43121 & x__h43120 ;
  assign y__h43511 = x__h43569 | y__h43570 ;
  assign y__h43570 = y__h43316 & x__h43315 ;
  assign y__h43706 = x__h43764 | y__h43765 ;
  assign y__h43765 = y__h43511 & x__h43510 ;
  assign y__h43901 = x__h43959 | y__h43960 ;
  assign y__h43960 = y__h43706 & x__h43705 ;
  assign y__h44096 = x__h44154 | y__h44155 ;
  assign y__h44155 = y__h43901 & x__h43900 ;
  assign y__h44291 = x__h44349 | y__h44350 ;
  assign y__h44350 = y__h44096 & x__h44095 ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        mac_result_S1 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	mac_result_S2 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	reg_A_S1 <= `BSV_ASSIGNMENT_DELAY 8'd0;
	reg_A_S2 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	reg_B_S1 <= `BSV_ASSIGNMENT_DELAY 8'd0;
	reg_B_S2 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	reg_C_S1 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	reg_C_S2 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	s1_or_s2_mode <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (mac_result_S1_EN)
	  mac_result_S1 <= `BSV_ASSIGNMENT_DELAY mac_result_S1_D_IN;
	if (mac_result_S2_EN)
	  mac_result_S2 <= `BSV_ASSIGNMENT_DELAY mac_result_S2_D_IN;
	if (reg_A_S1_EN) reg_A_S1 <= `BSV_ASSIGNMENT_DELAY reg_A_S1_D_IN;
	if (reg_A_S2_EN) reg_A_S2 <= `BSV_ASSIGNMENT_DELAY reg_A_S2_D_IN;
	if (reg_B_S1_EN) reg_B_S1 <= `BSV_ASSIGNMENT_DELAY reg_B_S1_D_IN;
	if (reg_B_S2_EN) reg_B_S2 <= `BSV_ASSIGNMENT_DELAY reg_B_S2_D_IN;
	if (reg_C_S1_EN) reg_C_S1 <= `BSV_ASSIGNMENT_DELAY reg_C_S1_D_IN;
	if (reg_C_S2_EN) reg_C_S2 <= `BSV_ASSIGNMENT_DELAY reg_C_S2_D_IN;
	if (s1_or_s2_mode_EN)
	  s1_or_s2_mode <= `BSV_ASSIGNMENT_DELAY s1_or_s2_mode_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    mac_result_S1 = 32'hAAAAAAAA;
    mac_result_S2 = 32'hAAAAAAAA;
    reg_A_S1 = 8'hAA;
    reg_A_S2 = 16'hAAAA;
    reg_B_S1 = 8'hAA;
    reg_B_S2 = 16'hAAAA;
    reg_C_S1 = 32'hAAAAAAAA;
    reg_C_S2 = 32'hAAAAAAAA;
    s1_or_s2_mode = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkMAC

