<profile>

<section name = "Vitis HLS Report for 'slide_window'" level="0">
<item name = "Date">Tue Nov 19 23:14:37 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">yolo_conv_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">7.50 ns, 4.801 ns, 2.03 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 4, 30.000 ns, 30.000 ns, 4, 4, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 138, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 189, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 103, -</column>
<column name="Register">-, -, 201, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_3ns_10ns_12_1_1_U89">mul_3ns_10ns_12_1_1, 0, 0, 0, 63, 0</column>
<column name="mul_3ns_10ns_12_1_1_U90">mul_3ns_10ns_12_1_1, 0, 0, 0, 63, 0</column>
<column name="mul_3ns_10ns_12_1_1_U91">mul_3ns_10ns_12_1_1, 0, 0, 0, 63, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln262_1_fu_250_p2">+, 0, 0, 14, 9, 2</column>
<column name="add_ln262_fu_211_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln984_1_fu_191_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln984_2_fu_201_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln984_3_fu_220_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln984_4_fu_230_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln984_5_fu_240_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln984_6_fu_259_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln984_7_fu_264_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln984_8_fu_269_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln984_fu_181_p2">+, 0, 0, 12, 12, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="line_buff_0_address0">20, 4, 12, 48</column>
<column name="line_buff_1_address0">20, 4, 12, 48</column>
<column name="line_buff_2_address0">20, 4, 12, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln262_reg_375">9, 0, 9, 0</column>
<column name="add_ln984_6_reg_400">12, 0, 12, 0</column>
<column name="add_ln984_7_reg_405">12, 0, 12, 0</column>
<column name="add_ln984_8_reg_410">12, 0, 12, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_port_reg_conv_count">9, 0, 9, 0</column>
<column name="conv_count_read_reg_355">9, 0, 9, 0</column>
<column name="kernel_window_val_V_1_reg_425">16, 0, 16, 0</column>
<column name="kernel_window_val_V_3_reg_415">16, 0, 16, 0</column>
<column name="kernel_window_val_V_4_reg_445">16, 0, 16, 0</column>
<column name="kernel_window_val_V_6_reg_420">16, 0, 16, 0</column>
<column name="kernel_window_val_V_7_reg_450">16, 0, 16, 0</column>
<column name="kernel_window_val_V_reg_380">16, 0, 16, 0</column>
<column name="mul_ln984_1_reg_341">12, 0, 12, 0</column>
<column name="mul_ln984_2_reg_348">12, 0, 12, 0</column>
<column name="mul_ln984_reg_334">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_1">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_2">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_3">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_4">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_5">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_6">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_7">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_8">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="conv_count">in, 9, ap_none, conv_count, scalar</column>
<column name="line_buff_0_address0">out, 12, ap_memory, line_buff_0, array</column>
<column name="line_buff_0_ce0">out, 1, ap_memory, line_buff_0, array</column>
<column name="line_buff_0_q0">in, 16, ap_memory, line_buff_0, array</column>
<column name="line_buff_0_offset">in, 3, ap_none, line_buff_0_offset, scalar</column>
<column name="line_buff_1_address0">out, 12, ap_memory, line_buff_1, array</column>
<column name="line_buff_1_ce0">out, 1, ap_memory, line_buff_1, array</column>
<column name="line_buff_1_q0">in, 16, ap_memory, line_buff_1, array</column>
<column name="line_buff_1_offset">in, 3, ap_none, line_buff_1_offset, scalar</column>
<column name="line_buff_2_address0">out, 12, ap_memory, line_buff_2, array</column>
<column name="line_buff_2_ce0">out, 1, ap_memory, line_buff_2, array</column>
<column name="line_buff_2_q0">in, 16, ap_memory, line_buff_2, array</column>
<column name="line_buff_2_offset">in, 3, ap_none, line_buff_2_offset, scalar</column>
</table>
</item>
</section>
</profile>
