
ndds.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .buffer       00000100  00800100  00800100  00001eb0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001dd8  00000000  00000000  000000d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000004  00800060  00001dd8  00001eac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000039  00800064  00800064  00001eb0  2**0
                  ALLOC
  4 .eeprom       00000036  00810000  00810000  00001fb0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  5 .stab         00003b58  00000000  00000000  00001fe8  2**2
                  CONTENTS, READONLY, DEBUGGING
  6 .stabstr      00001b0b  00000000  00000000  00005b40  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .comment      00000030  00000000  00000000  0000764b  2**0
                  CONTENTS, READONLY
  8 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000767c  2**2
                  CONTENTS, READONLY

Disassembly of section .text:

00000000 <__vectors>:
       0:	62 c3       	rjmp	.+1732   	; 0x6c6 <__ctors_end>
       2:	7c c3       	rjmp	.+1784   	; 0x6fc <__bad_interrupt>
       4:	7b c3       	rjmp	.+1782   	; 0x6fc <__bad_interrupt>
       6:	7a c3       	rjmp	.+1780   	; 0x6fc <__bad_interrupt>
       8:	79 c3       	rjmp	.+1778   	; 0x6fc <__bad_interrupt>
       a:	78 c3       	rjmp	.+1776   	; 0x6fc <__bad_interrupt>
       c:	77 c3       	rjmp	.+1774   	; 0x6fc <__bad_interrupt>
       e:	76 c3       	rjmp	.+1772   	; 0x6fc <__bad_interrupt>
      10:	75 c3       	rjmp	.+1770   	; 0x6fc <__bad_interrupt>
      12:	74 c3       	rjmp	.+1768   	; 0x6fc <__bad_interrupt>
      14:	73 c3       	rjmp	.+1766   	; 0x6fc <__bad_interrupt>
      16:	72 c3       	rjmp	.+1764   	; 0x6fc <__bad_interrupt>
      18:	71 c3       	rjmp	.+1762   	; 0x6fc <__bad_interrupt>
      1a:	70 c3       	rjmp	.+1760   	; 0x6fc <__bad_interrupt>
      1c:	6f c3       	rjmp	.+1758   	; 0x6fc <__bad_interrupt>
      1e:	6e c3       	rjmp	.+1756   	; 0x6fc <__bad_interrupt>
      20:	6d c3       	rjmp	.+1754   	; 0x6fc <__bad_interrupt>
      22:	6c c3       	rjmp	.+1752   	; 0x6fc <__bad_interrupt>
      24:	6b c3       	rjmp	.+1750   	; 0x6fc <__bad_interrupt>
      26:	2c c8       	rjmp	.-4008   	; 0xfffff080 <__eeprom_end+0xff7ef04a>
      28:	7c c5       	rjmp	.+2808   	; 0xb22 <main+0xde>
      2a:	84 c5       	rjmp	.+2824   	; 0xb34 <main+0xf0>
      2c:	8d c5       	rjmp	.+2842   	; 0xb48 <main+0x104>
      2e:	95 c5       	rjmp	.+2858   	; 0xb5a <main+0x116>
      30:	9d c5       	rjmp	.+2874   	; 0xb6c <main+0x128>
      32:	b1 c5       	rjmp	.+2914   	; 0xb96 <main+0x152>
      34:	0e c8       	rjmp	.-4068   	; 0xfffff052 <__eeprom_end+0xff7ef01c>
      36:	ca c5       	rjmp	.+2964   	; 0xbcc <main+0x188>
      38:	03 c6       	rjmp	.+3078   	; 0xc40 <main+0x1fc>
      3a:	6b c6       	rjmp	.+3286   	; 0xd12 <main+0x2ce>
      3c:	ab c6       	rjmp	.+3414   	; 0xd94 <main+0x350>

0000003e <__trampolines_end>:
      3e:	0d 4e       	sbci	r16, 0xED	; 237
      40:	44 44       	sbci	r20, 0x44	; 68
      42:	53 20       	and	r5, r3
      44:	56 45       	sbci	r21, 0x56	; 86
      46:	52 30       	cpi	r21, 0x02	; 2
      48:	2e 31       	cpi	r18, 0x1E	; 30
      4a:	31 0a       	sbc	r3, r17
      4c:	53 49       	sbci	r21, 0x93	; 147
      4e:	47 4e       	sbci	r20, 0xE7	; 231
      50:	41 4c       	sbci	r20, 0xC1	; 193
      52:	20 47       	sbci	r18, 0x70	; 112
      54:	45 4e       	sbci	r20, 0xE5	; 229
      56:	45 52       	subi	r20, 0x25	; 37
      58:	41 54       	subi	r20, 0x41	; 65
      5a:	4f 52       	subi	r20, 0x2F	; 47
	...

0000005d <__c.2197>:
      5d:	0d 54 56 20 56 49 44 45 4f 20 00                    .TV VIDEO .

00000068 <__c.2194>:
      68:	0d 54 6f 66 66 3d 00                                .Toff=.

0000006f <__c.2192>:
      6f:	0d 54 66 61 6c 6c 3d 00                             .Tfall=.

00000077 <__c.2190>:
      77:	0d 54 6f 6e 3d 00                                   .Ton=.

0000007d <__c.2188>:
      7d:	0d 54 72 69 73 65 3d 00                             .Trise=.

00000085 <__c.2186>:
      85:	57 3a 46 00                                         W:F.

00000089 <__c.2183>:
      89:	57 3a 52 00                                         W:R.

0000008d <__c.2181>:
      8d:	4e 4f 00                                            NO.

00000090 <__c.2179>:
      90:	75 73 20 54 52 3a 00                                us TR:.

00000097 <__c.2177>:
      97:	54 3d 00                                            T=.

0000009a <__c.2175>:
      9a:	0d 50 55 4c 53 45 20 00                             .PULSE .

000000a2 <__c.2169>:
      a2:	0d 48 49 47 48 20 53 50 45 45 44 20 00              .HIGH SPEED .

000000af <__c.2163>:
      af:	20 45 3d 4c 00                                       E=L.

000000b4 <__c.2161>:
      b4:	20 45 3d 48 00                                       E=H.

000000b9 <__c.2159>:
      b9:	20 44 3d 00                                          D=.

000000bd <__c.2157>:
      bd:	0d 50 57 4d 20 00                                   .PWM .

000000c3 <__c.2154>:
      c3:	0d 53 51 55 41 52 45 20 57 41 56 45 20 00           .SQUARE WAVE .

000000d1 <__c.2151>:
      d1:	0d 4e 4f 49 53 45 20 00                             .NOISE .

000000d9 <__c.2148>:
      d9:	0d 45 43 47 20 00                                   .ECG .

000000df <__c.2145>:
      df:	0d 54 52 49 41 4e 47 4c 45 20 00                    .TRIANGLE .

000000ea <__c.2142>:
      ea:	0d 52 53 41 57 54 4f 54 48 20 00                    .RSAWTOTH .

000000f5 <__c.2139>:
      f5:	0d 53 41 57 54 4f 54 48 20 00                       .SAWTOTH .

000000ff <__c.2135>:
      ff:	0d 53 49 4e 45 20 00                                .SINE .

00000106 <ECG>:
     106:	49 4a 4b 4b 4a 49 49 49 49 48 47 45 44 43 43 43     IJKKJIIIIHGEDCCC
     116:	44 44 43 41 3e 3d 3b 39 38 37 37 36 36 36 37 37     DDCA>=;987766677
     126:	37 37 37 37 36 35 33 32 31 31 34 3d 4d 65 84 a9     77776532114=Me..
     136:	cf ee ff fe ea c6 9a 6d 44 25 11 05 00 01 06 0d     .......mD%......
     146:	14 1c 24 2d 34 39 3d 40 41 42 43 44 44 45 46 47     ..$-49=@ABCDDEFG
     156:	47 47 47 47 47 47 47 48 48 48 49 49 4a 4b 4b 4c     GGGGGGGHHHIIJKKL
     166:	4d 4e 4f 50 51 52 53 54 56 58 5b 5d 60 62 64 66     MNOPQRSTVX[]`bdf
     176:	68 6b 6d 70 73 76 79 7b 7d 7e 7f 7f 7f 7f 7f 7e     hkmpsvy{}~.....~
     186:	7d 7c 79 77 74 71 6d 69 66 62 5f 5c 59 57 54 51     }|ywtqmifb_\YWTQ
     196:	4f 4d 4c 4b 4a 49 48 46 45 44 43 43 43 44 44 44     OMLKJIHFEDCCCDDD
     1a6:	45 45 45 45 45 45 45 46 47 48 49 49 4a 4a 4b 4b     EEEEEEEFGHIIJJKK
     1b6:	4b 4b 4b 4b 4a 4a 49 49 49 49 48 48 48 47 47 47     KKKKJJIIIIHHHGGG
     1c6:	47 47 47 47 46 46 46 45 45 45 45 45 46 46 46 45     GGGGFFFEEEEEFFFE
     1d6:	44 44 43 43 43 43 42 42 42 41 41 41 41 41 41 41     DDCCCCBBBAAAAAAA
     1e6:	41 40 40 3f 3f 40 40 41 41 41 41 41 41 41 40 40     A@@??@@AAAAAAA@@
     1f6:	40 40 40 40 40 40 41 41 41 42 43 44 45 47 48 49     @@@@@@AAABCDEGHI

00000206 <trianglewave>:
     206:	00 02 04 06 08 0a 0c 0e 10 12 14 16 18 1a 1c 1e     ................
     216:	20 22 24 26 28 2a 2c 2e 30 32 34 36 38 3a 3c 3e      "$&(*,.02468:<>
     226:	40 42 44 46 48 4a 4c 4e 50 52 54 56 58 5a 5c 5e     @BDFHJLNPRTVXZ\^
     236:	60 62 64 66 68 6a 6c 6e 70 72 74 76 78 7a 7c 7e     `bdfhjlnprtvxz|~
     246:	80 82 84 86 88 8a 8c 8e 90 92 94 96 98 9a 9c 9e     ................
     256:	a0 a2 a4 a6 a8 aa ac ae b0 b2 b4 b6 b8 ba bc be     ................
     266:	c0 c2 c4 c6 c8 ca cc ce d0 d2 d4 d6 d8 da dc de     ................
     276:	e0 e2 e4 e6 e8 ea ec ee f0 f2 f4 f6 f8 fa fc fe     ................
     286:	ff fd fb f9 f7 f5 f3 f1 ef ef eb e9 e7 e5 e3 e1     ................
     296:	df dd db d9 d7 d5 d3 d1 cf cf cb c9 c7 c5 c3 c1     ................
     2a6:	bf bd bb b9 b7 b5 b3 b1 af af ab a9 a7 a5 a3 a1     ................
     2b6:	9f 9d 9b 99 97 95 93 91 8f 8f 8b 89 87 85 83 81     ................
     2c6:	7f 7d 7b 79 77 75 73 71 6f 6f 6b 69 67 65 63 61     .}{ywusqookigeca
     2d6:	5f 5d 5b 59 57 55 53 51 4f 4f 4b 49 47 45 43 41     _][YWUSQOOKIGECA
     2e6:	3f 3d 3b 39 37 35 33 31 2f 2f 2b 29 27 25 23 21     ?=;97531//+)'%#!
     2f6:	1f 1d 1b 19 17 15 13 11 0f 0f 0b 09 07 05 03 01     ................

00000306 <rsawtoothwave>:
     306:	ff fe fd fc fb fa f9 f8 f7 f6 f5 f4 f3 f2 f1 f0     ................
     316:	ef ee ed ec eb ea e9 e8 e7 e6 e5 e4 e3 e2 e1 e0     ................
     326:	df de dd dc db da d9 d8 d7 d6 d5 d4 d3 d2 d1 d0     ................
     336:	cf ce cd cc cb ca c9 c8 c7 c6 c5 c4 c3 c2 c1 c0     ................
     346:	bf be bd bc bb ba b9 b8 b7 b6 b5 b4 b3 b2 b1 b0     ................
     356:	af ae ad ac ab aa a9 a8 a7 a6 a5 a4 a3 a2 a1 a0     ................
     366:	9f 9e 9d 9c 9b 9a 99 98 97 96 95 94 93 92 91 90     ................
     376:	8f 8e 8d 8c 8b 8a 89 88 87 86 85 84 83 82 81 80     ................
     386:	7f 7e 7d 7c 7b 7a 79 78 77 76 75 74 73 72 71 70     .~}|{zyxwvutsrqp
     396:	6f 6e 6d 6c 6b 6a 69 68 67 66 65 64 63 62 61 60     onmlkjihgfedcba`
     3a6:	5f 5e 5d 5c 5b 5a 59 58 57 56 55 54 53 52 51 50     _^]\[ZYXWVUTSRQP
     3b6:	4f 4e 4d 4c 4b 4a 49 48 47 46 45 44 43 42 41 40     ONMLKJIHGFEDCBA@
     3c6:	3f 3e 3d 3c 3b 3a 39 38 37 36 35 34 33 32 31 30     ?>=<;:9876543210
     3d6:	2f 2e 2d 2c 2b 2a 29 28 27 26 25 24 23 22 21 20     /.-,+*)('&%$#"! 
     3e6:	1f 1e 1d 1c 1b 1a 19 18 17 16 15 14 13 12 11 10     ................
     3f6:	0f 0e 0d 0c 0b 0a 09 08 07 06 05 04 03 02 01 00     ................

00000406 <sawtoothwave>:
     406:	00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f     ................
     416:	10 11 12 13 14 15 16 17 18 19 1a 1b 1c 1d 1e 1f     ................
     426:	20 21 22 23 24 25 26 27 28 29 2a 2b 2c 2d 2e 2f      !"#$%&'()*+,-./
     436:	30 31 32 33 34 35 36 37 38 39 3a 3b 3c 3d 3e 3f     0123456789:;<=>?
     446:	40 41 42 43 44 45 46 47 48 49 4a 4b 4c 4d 4e 4f     @ABCDEFGHIJKLMNO
     456:	50 51 52 53 54 55 56 57 58 59 5a 5b 5c 5d 5e 5f     PQRSTUVWXYZ[\]^_
     466:	60 61 62 63 64 65 66 67 68 69 6a 6b 6c 6d 6e 6f     `abcdefghijklmno
     476:	70 71 72 73 74 75 76 77 78 79 7a 7b 7c 7d 7e 7f     pqrstuvwxyz{|}~.
     486:	80 81 82 83 84 85 86 87 88 89 8a 8b 8c 8d 8e 8f     ................
     496:	90 91 92 93 94 95 96 97 98 99 9a 9b 9c 9d 9e 9f     ................
     4a6:	a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 aa ab ac ad ae af     ................
     4b6:	b0 b1 b2 b3 b4 b5 b6 b7 b8 b9 ba bb bc bd be bf     ................
     4c6:	c0 c1 c2 c3 c4 c5 c6 c7 c8 c9 ca cb cc cd ce cf     ................
     4d6:	d0 d1 d2 d3 d4 d5 d6 d7 d8 d9 da db dc dd de df     ................
     4e6:	e0 e1 e2 e3 e4 e5 e6 e7 e8 e9 ea eb ec ed ee ef     ................
     4f6:	f0 f1 f2 f3 f4 f5 f6 f7 f8 f9 fa fb fc fd fe ff     ................

00000506 <sinewave>:
     506:	80 83 86 89 8c 8f 92 95 98 9c 9f a2 a5 a8 ab ae     ................
     516:	b0 b3 b6 b9 bc bf c1 c4 c7 c9 cc ce d1 d3 d5 d8     ................
     526:	da dc de e0 e2 e4 e6 e8 ea ec ed ef f0 f2 f3 f5     ................
     536:	f6 f7 f8 f9 fa fb fc fc fd fe fe ff ff ff ff ff     ................
     546:	ff ff ff ff ff ff fe fe fd fc fc fb fa f9 f8 f7     ................
     556:	f6 f5 f3 f2 f0 ef ed ec ea e8 e6 e4 e2 e0 de dc     ................
     566:	da d8 d5 d3 d1 ce cc c9 c7 c4 c1 bf bc b9 b6 b3     ................
     576:	b0 ae ab a8 a5 a2 9f 9c 98 95 92 8f 8c 89 86 83     ................
     586:	80 7c 79 76 73 70 6d 6a 67 63 60 5d 5a 57 54 51     .|yvspmjgc`]ZWTQ
     596:	4f 4c 49 46 43 40 3e 3b 38 36 33 31 2e 2c 2a 27     OLIFC@>;8631.,*'
     5a6:	25 23 21 1f 1d 1b 19 17 15 13 12 10 0f 0d 0c 0a     %#!.............
     5b6:	09 08 07 06 05 04 03 03 02 01 01 00 00 00 00 00     ................
     5c6:	00 00 00 00 00 00 01 01 02 03 03 04 05 06 07 08     ................
     5d6:	09 0a 0c 0d 0f 10 12 13 15 17 19 1b 1d 1f 21 23     ..............!#
     5e6:	25 27 2a 2c 2e 31 33 36 38 3b 3e 40 43 46 49 4c     %'*,.1368;>@CFIL
     5f6:	4f 51 54 57 5a 5d 60 63 67 6a 6d 70 73 76 79 7c     OQTWZ]`cgjmpsvy|

00000606 <def_setting>:
     606:	01 e8 03 00 00 e8 03 00 00 e8 03 00 00 e8 03 00     ................
     616:	00 e8 03 00 00 e8 03 00 00 e8 03 00 00 32 00 40     .............2.@
     626:	42 0f 00 64 00 00 00 64 00 00 00 64 00 00 00 64     B..d...d...d...d
     636:	00 00 00 00 00 00                                   ......

0000063c <__c.2229>:
     63c:	0d 45 58 54 20 53 59 4e 43 3a 20 00                 .EXT SYNC: .

00000648 <__c.2227>:
     648:	4c 4f 57 00                                         LOW.

0000064c <__c.2225>:
     64c:	48 49 47 48 00                                      HIGH.

00000651 <__c.2223>:
     651:	4e 4f 00                                            NO.

00000654 <__c.2218>:
     654:	0d 54 72 69 67 67 65 72 3a 20 00                    .Trigger: .

0000065f <__c.2216>:
     65f:	46 41 4c 4c 20 00                                   FALL .

00000665 <__c.2214>:
     665:	52 49 53 45 20 00                                   RISE .

0000066b <__c.2212>:
     66b:	4e 4f 00                                            NO.

0000066e <__c.2196>:
     66e:	0a 28 2b 2f 2d 29 20 00                             .(+/-) .

00000676 <__c.2194>:
     676:	4e 44 00                                            ND.

00000679 <__c.2192>:
     679:	0d 4e 3d 00                                         .N=.

0000067d <__c.2184>:
     67d:	75 73 00                                            us.

00000680 <__c.2182>:
     680:	75 73 0a 28 2b 2f 2d 29 20 00                       us.(+/-) .

0000068a <__c.2171>:
     68a:	25 0a 28 2b 2f 2d 29 20 31 25 20 00                 %.(+/-) 1% .

00000696 <__c.2169>:
     696:	0d 44 43 3d 00                                      .DC=.

0000069b <__c.2161>:
     69b:	4d 48 7a 0a 28 2b 2f 2d 29 78 32 20 00              MHz.(+/-)x2 .

000006a8 <__c.2159>:
     6a8:	0d 46 3d 00                                         .F=.

000006ac <__c.2150>:
     6ac:	0a 28 2b 2f 2d 29 20 00                             .(+/-) .

000006b4 <__c.2148>:
     6b4:	0d 46 3d 00                                         .F=.

000006b8 <__c.2138>:
     6b8:	4f 46 46 0a 00                                      OFF..

000006bd <__c.2136>:
     6bd:	4f 4e 20 0a 00                                      ON ..

000006c2 <__c.2131>:
     6c2:	48 7a 00 00                                         Hz..

000006c6 <__ctors_end>:
     6c6:	11 24       	eor	r1, r1
     6c8:	1f be       	out	0x3f, r1	; 63
     6ca:	cf e5       	ldi	r28, 0x5F	; 95
     6cc:	d4 e0       	ldi	r29, 0x04	; 4
     6ce:	de bf       	out	0x3e, r29	; 62
     6d0:	cd bf       	out	0x3d, r28	; 61

000006d2 <__do_clear_bss>:
     6d2:	20 e0       	ldi	r18, 0x00	; 0
     6d4:	a4 e6       	ldi	r26, 0x64	; 100
     6d6:	b0 e0       	ldi	r27, 0x00	; 0
     6d8:	01 c0       	rjmp	.+2      	; 0x6dc <.do_clear_bss_start>

000006da <.do_clear_bss_loop>:
     6da:	1d 92       	st	X+, r1

000006dc <.do_clear_bss_start>:
     6dc:	ad 39       	cpi	r26, 0x9D	; 157
     6de:	b2 07       	cpc	r27, r18
     6e0:	e1 f7       	brne	.-8      	; 0x6da <.do_clear_bss_loop>

000006e2 <__do_copy_data>:
     6e2:	10 e0       	ldi	r17, 0x00	; 0
     6e4:	a0 e6       	ldi	r26, 0x60	; 96
     6e6:	b0 e0       	ldi	r27, 0x00	; 0
     6e8:	e8 ed       	ldi	r30, 0xD8	; 216
     6ea:	fd e1       	ldi	r31, 0x1D	; 29
     6ec:	02 c0       	rjmp	.+4      	; 0x6f2 <__do_copy_data+0x10>
     6ee:	05 90       	lpm	r0, Z+
     6f0:	0d 92       	st	X+, r0
     6f2:	a4 36       	cpi	r26, 0x64	; 100
     6f4:	b1 07       	cpc	r27, r17
     6f6:	d9 f7       	brne	.-10     	; 0x6ee <__do_copy_data+0xc>
     6f8:	a5 d1       	rcall	.+842    	; 0xa44 <main>
     6fa:	6c cb       	rjmp	.-2344   	; 0xfffffdd4 <__eeprom_end+0xff7efd9e>

000006fc <__bad_interrupt>:
     6fc:	81 cc       	rjmp	.-1790   	; 0x0 <__vectors>

000006fe <dds>:
 .global dds_sq
 .global pulse


 dds:
	push r18
     6fe:	2f 93       	push	r18
	push r19
     700:	3f 93       	push	r19

	
;в регистр Z загружается адрес буфера в ОЗУ, содержащий таблицу одного периода генерируемого сигнала
;для правильной работы алгоритма адрес буфера должен быть выровнен на 0x100h, т. е. начинаться с 0xXX00h
;в данном случае буфер находиться по адресу 0x0100 
	ldi zh, 0x01
     702:	f1 e0       	ldi	r31, 0x01	; 1
	ldi zl, 0
     704:	e0 e0       	ldi	r30, 0x00	; 0
	
;регистры  r18,  r19, zl составляют 24битный фазовый аккумулятора
;старшие 8 разрядов также являются адресом в таблице сигнала
	eor r18, r18 ;обнуление аккумулятора
     706:	22 27       	eor	r18, r18
	eor r19, r19 ;обнуление аккумулятора
     708:	33 27       	eor	r19, r19
	
;в регистрах r22, r23, r24 находиться 24битное значение приращения фазы - M

	1:
	add r18, r22 ;сложение аккумулятор со значением приращения фазы
     70a:	26 0f       	add	r18, r22
	adc r19, r23 ;сложение аккумулятор со значением приращения фазы
     70c:	37 1f       	adc	r19, r23
	adc zl, r24 ;сложение аккумулятор со значением приращения фазы
     70e:	e8 1f       	adc	r30, r24
	ld r0, z	;загрузка значения из таблицы по адресу zl
     710:	00 80       	ld	r0, Z
	out _SFR_IO_ADDR(R2RPORT), r0 ;вывод значения в ЦАП
     712:	02 ba       	out	0x12, r0	; 18
	sbic _SFR_IO_ADDR(BTN_PIN), START ;условие для перрывания цикла,если кнопка нажата выходим
     714:	9c 99       	sbic	0x13, 4	; 19
	rjmp 1b		;прыжок на начало цикла
     716:	f9 cf       	rjmp	.-14     	; 0x70a <dds+0xc>
	
	pop r19
     718:	3f 91       	pop	r19
	pop r19
     71a:	3f 91       	pop	r19
	ret
     71c:	08 95       	ret

0000071e <dds_sq>:

dds_sq:
	push r18
     71e:	2f 93       	push	r18
	push r19
     720:	3f 93       	push	r19

	ldi zh, 1<<HSPIN
     722:	f4 e0       	ldi	r31, 0x04	; 4
	ldi zl, 0
     724:	e0 e0       	ldi	r30, 0x00	; 0

	eor r18, r18
     726:	22 27       	eor	r18, r18
	eor r19, r19
     728:	33 27       	eor	r19, r19
	in r0, _SFR_IO_ADDR(HSPORT)
     72a:	08 b2       	in	r0, 0x18	; 24
	1:
	add r18, r22
     72c:	26 0f       	add	r18, r22
	adc r19, r23
     72e:	37 1f       	adc	r19, r23
	adc zl, r24
     730:	e8 1f       	adc	r30, r24
	BRCC 2f
     732:	08 f4       	brcc	.+2      	; 0x736 <dds_sq+0x18>
	eor r0, zh
     734:	0f 26       	eor	r0, r31
	2:
	out _SFR_IO_ADDR(HSPORT), r0 
     736:	08 ba       	out	0x18, r0	; 24
	sbic _SFR_IO_ADDR(BTN_PIN), START
     738:	9c 99       	sbic	0x13, 4	; 19
	rjmp 1b
     73a:	f8 cf       	rjmp	.-16     	; 0x72c <dds_sq+0xe>
	pop r19
     73c:	3f 91       	pop	r19
	pop r19
     73e:	3f 91       	pop	r19
	ret
     740:	08 95       	ret

00000742 <pulse>:

pulse:
	push xl
     742:	af 93       	push	r26
	push xh
     744:	bf 93       	push	r27
	push r23
     746:	7f 93       	push	r23
	push r22
     748:	6f 93       	push	r22
	push r21
     74a:	5f 93       	push	r21
	push r20
     74c:	4f 93       	push	r20
	push r19
     74e:	3f 93       	push	r19
	push r18
     750:	2f 93       	push	r18

	;в регистр z загружаем указатель на pulse_t
	mov zh, r25
     752:	f9 2f       	mov	r31, r25
	mov zl, r24
     754:	e8 2f       	mov	r30, r24
	;n
	ldd xl, z+16
     756:	a0 89       	ldd	r26, Z+16	; 0x10
	ldd xh, z+17
     758:	b1 89       	ldd	r27, Z+17	; 0x11
	clt
     75a:	e8 94       	clt
	tst xh
     75c:	bb 23       	and	r27, r27
	brne next
     75e:	19 f4       	brne	.+6      	; 0x766 <next>
	tst xl
     760:	aa 23       	and	r26, r26
	brne next
     762:	09 f4       	brne	.+2      	; 0x766 <next>
	set
     764:	68 94       	set

00000766 <next>:

	next:
	ldd r21, z+0
     766:	50 81       	ld	r21, Z
	ldd r22, z+1
     768:	61 81       	ldd	r22, Z+1	; 0x01
	ldd r23, z+2
     76a:	72 81       	ldd	r23, Z+2	; 0x02
	clr r18
     76c:	22 27       	eor	r18, r18
	clr r19
     76e:	33 27       	eor	r19, r19
	clr r20
     770:	44 27       	eor	r20, r20

00000772 <t1>:
	t1:
	add r18, r21
     772:	25 0f       	add	r18, r21
	adc r19, r22
     774:	36 1f       	adc	r19, r22
	adc r20, r23
     776:	47 1f       	adc	r20, r23
	BRCS t2i
     778:	28 f0       	brcs	.+10     	; 0x784 <t2i>
	nop
     77a:	00 00       	nop
	out _SFR_IO_ADDR(R2RPORT), r20 
     77c:	42 bb       	out	0x12, r20	; 18
	sbic _SFR_IO_ADDR(BTN_PIN), START
     77e:	9c 99       	sbic	0x13, 4	; 19
	rjmp t1
     780:	f8 cf       	rjmp	.-16     	; 0x772 <t1>
	rjmp exit
     782:	34 c0       	rjmp	.+104    	; 0x7ec <exit>

00000784 <t2i>:

	t2i:
	ldi r18, 0xff
     784:	2f ef       	ldi	r18, 0xFF	; 255
	out _SFR_IO_ADDR(R2RPORT), r18 
     786:	22 bb       	out	0x12, r18	; 18
	ldd r21, z+4
     788:	54 81       	ldd	r21, Z+4	; 0x04
	ldd r22, z+5
     78a:	65 81       	ldd	r22, Z+5	; 0x05
	ldd r23, z+6
     78c:	76 81       	ldd	r23, Z+6	; 0x06
	clr r18
     78e:	22 27       	eor	r18, r18
	clr r19
     790:	33 27       	eor	r19, r19
	clr r20
     792:	44 27       	eor	r20, r20

00000794 <t2>:

	;mov r0,r1
	;neg r0 
	;out _SFR_IO_ADDR(R2RPORT), r0 
	t2:
	add r18, r21
     794:	25 0f       	add	r18, r21
	adc r19, r22
     796:	36 1f       	adc	r19, r22
	adc r20, r23
     798:	47 1f       	adc	r20, r23
	BRCS t3i
     79a:	28 f0       	brcs	.+10     	; 0x7a6 <t3i>
	nop
     79c:	00 00       	nop
	nop
     79e:	00 00       	nop
	sbic _SFR_IO_ADDR(BTN_PIN), START
     7a0:	9c 99       	sbic	0x13, 4	; 19
	rjmp t2
     7a2:	f8 cf       	rjmp	.-16     	; 0x794 <t2>
	rjmp exit
     7a4:	23 c0       	rjmp	.+70     	; 0x7ec <exit>

000007a6 <t3i>:

	t3i:
	ldd r21, z+8
     7a6:	50 85       	ldd	r21, Z+8	; 0x08
	ldd r22, z+9
     7a8:	61 85       	ldd	r22, Z+9	; 0x09
	ldd r23, z+10
     7aa:	72 85       	ldd	r23, Z+10	; 0x0a
	ser r18
     7ac:	2f ef       	ldi	r18, 0xFF	; 255
	ser r19
     7ae:	3f ef       	ldi	r19, 0xFF	; 255
	ser r20
     7b0:	4f ef       	ldi	r20, 0xFF	; 255

000007b2 <t3>:

	t3:
	sub r18, r21
     7b2:	25 1b       	sub	r18, r21
	sbc r19, r22
     7b4:	36 0b       	sbc	r19, r22
	sbc r20, r23
     7b6:	47 0b       	sbc	r20, r23
	tst r20
     7b8:	44 23       	and	r20, r20
	breq t4i
     7ba:	29 f0       	breq	.+10     	; 0x7c6 <t4i>
	nop
     7bc:	00 00       	nop
		out _SFR_IO_ADDR(R2RPORT), r20 
     7be:	42 bb       	out	0x12, r20	; 18
	sbic _SFR_IO_ADDR(BTN_PIN), START
     7c0:	9c 99       	sbic	0x13, 4	; 19
	rjmp t3
     7c2:	f7 cf       	rjmp	.-18     	; 0x7b2 <t3>
	rjmp exit
     7c4:	13 c0       	rjmp	.+38     	; 0x7ec <exit>

000007c6 <t4i>:

	t4i:
	ldd r21, z+12
     7c6:	54 85       	ldd	r21, Z+12	; 0x0c
	ldd r22, z+13
     7c8:	65 85       	ldd	r22, Z+13	; 0x0d
	ldd r23, z+14
     7ca:	76 85       	ldd	r23, Z+14	; 0x0e
	clr r18
     7cc:	22 27       	eor	r18, r18
	clr r19
     7ce:	33 27       	eor	r19, r19
	clr r20
     7d0:	44 27       	eor	r20, r20

000007d2 <t4>:
	t4:
	add r18, r21
     7d2:	25 0f       	add	r18, r21
	adc r19, r22
     7d4:	36 1f       	adc	r19, r22
	adc r20, r23
     7d6:	47 1f       	adc	r20, r23
	BRCS t5
     7d8:	28 f0       	brcs	.+10     	; 0x7e4 <t5>
	nop
     7da:	00 00       	nop
	nop
     7dc:	00 00       	nop
	sbic _SFR_IO_ADDR(BTN_PIN), START
     7de:	9c 99       	sbic	0x13, 4	; 19
	rjmp t4
     7e0:	f8 cf       	rjmp	.-16     	; 0x7d2 <t4>
	rjmp exit
     7e2:	04 c0       	rjmp	.+8      	; 0x7ec <exit>

000007e4 <t5>:

	t5:
	BRTS 1f
     7e4:	16 f0       	brts	.+4      	; 0x7ea <t5+0x6>
	sbiw X,1
     7e6:	11 97       	sbiw	r26, 0x01	; 1
	breq exit
     7e8:	09 f0       	breq	.+2      	; 0x7ec <exit>
	1:
	rjmp next
     7ea:	bd cf       	rjmp	.-134    	; 0x766 <next>

000007ec <exit>:


	exit:
	out _SFR_IO_ADDR(R2RPORT), r1
     7ec:	12 ba       	out	0x12, r1	; 18
	pop r18
     7ee:	2f 91       	pop	r18
	pop r19
     7f0:	3f 91       	pop	r19
	pop r20
     7f2:	4f 91       	pop	r20
	pop r21
     7f4:	5f 91       	pop	r21
	pop r22
     7f6:	6f 91       	pop	r22
	pop r23
     7f8:	7f 91       	pop	r23
	pop xh
     7fa:	bf 91       	pop	r27
	pop xl
     7fc:	af 91       	pop	r26
     7fe:	08 95       	ret

00000800 <UARTDelay>:
     800:	17 e8       	ldi	r17, 0x87	; 135

00000802 <UARTDelay1>:
     802:	1a 95       	dec	r17
     804:	f1 f7       	brne	.-4      	; 0x802 <UARTDelay1>
     806:	08 95       	ret

00000808 <SerialPutChar>:
     808:	0f 93       	push	r16
     80a:	1f 93       	push	r17
     80c:	0a e0       	ldi	r16, 0x0A	; 10
     80e:	80 95       	com	r24
     810:	08 94       	sec

00000812 <putchar0>:
     812:	10 f4       	brcc	.+4      	; 0x818 <putchar1>
     814:	c4 98       	cbi	0x18, 4	; 24
     816:	02 c0       	rjmp	.+4      	; 0x81c <putchar2>

00000818 <putchar1>:
     818:	c4 9a       	sbi	0x18, 4	; 24
	...

0000081c <putchar2>:
     81c:	f1 df       	rcall	.-30     	; 0x800 <UARTDelay>
     81e:	f0 df       	rcall	.-32     	; 0x800 <UARTDelay>
     820:	86 95       	lsr	r24
     822:	0a 95       	dec	r16
     824:	b1 f7       	brne	.-20     	; 0x812 <putchar0>
     826:	1f 91       	pop	r17
     828:	0f 91       	pop	r16
     82a:	08 95       	ret

0000082c <SerialGetChar>:
     82c:	0f 93       	push	r16
     82e:	1f 93       	push	r17
     830:	09 e0       	ldi	r16, 0x09	; 9

00000832 <getchar1>:
     832:	b5 99       	sbic	0x16, 5	; 22
     834:	fe cf       	rjmp	.-4      	; 0x832 <getchar1>
     836:	e4 df       	rcall	.-56     	; 0x800 <UARTDelay>

00000838 <getchar2>:
     838:	e3 df       	rcall	.-58     	; 0x800 <UARTDelay>
     83a:	e2 df       	rcall	.-60     	; 0x800 <UARTDelay>
     83c:	88 94       	clc
     83e:	b5 99       	sbic	0x16, 5	; 22
     840:	08 94       	sec
     842:	0a 95       	dec	r16
     844:	11 f0       	breq	.+4      	; 0x84a <getchar3>
     846:	87 95       	ror	r24
     848:	f7 cf       	rjmp	.-18     	; 0x838 <getchar2>

0000084a <getchar3>:
     84a:	90 e0       	ldi	r25, 0x00	; 0
     84c:	1f 91       	pop	r17
     84e:	0f 91       	pop	r16
     850:	08 95       	ret

00000852 <pwm_start>:
	HSPORT &= ~(1<<HSPIN);
	HSDDR &= ~(1<<HSPIN);
}

void pwm_start(uint32_t freq, uint8_t d)
{
     852:	cf 92       	push	r12
     854:	df 92       	push	r13
     856:	ef 92       	push	r14
     858:	ff 92       	push	r15
     85a:	0f 93       	push	r16
     85c:	1f 93       	push	r17
     85e:	8b 01       	movw	r16, r22
     860:	9c 01       	movw	r18, r24
	uint32_t period;
	
	HSPORT &= ~(1<<HSPIN);
     862:	c2 98       	cbi	0x18, 2	; 24
	HSDDR |= 1<<HSPIN;
     864:	ba 9a       	sbi	0x17, 2	; 23
	
	TCCR1A = 1<<COM1B1;
     866:	80 e2       	ldi	r24, 0x20	; 32
     868:	8f bd       	out	0x2f, r24	; 47
     86a:	c4 2e       	mov	r12, r20
     86c:	d1 2c       	mov	r13, r1
     86e:	e1 2c       	mov	r14, r1
     870:	f1 2c       	mov	r15, r1
	if(freq > 130)
     872:	03 38       	cpi	r16, 0x83	; 131
     874:	11 05       	cpc	r17, r1
     876:	21 05       	cpc	r18, r1
     878:	31 05       	cpc	r19, r1
     87a:	c8 f0       	brcs	.+50     	; 0x8ae <pwm_start+0x5c>
	{
		
		period = (F_CPU/2/freq)-1;	
     87c:	60 e0       	ldi	r22, 0x00	; 0
     87e:	72 e1       	ldi	r23, 0x12	; 18
     880:	8a e7       	ldi	r24, 0x7A	; 122
     882:	90 e0       	ldi	r25, 0x00	; 0
     884:	a9 01       	movw	r20, r18
     886:	98 01       	movw	r18, r16
     888:	4e d9       	rcall	.-3428   	; 0xfffffb26 <__eeprom_end+0xff7efaf0>
     88a:	21 50       	subi	r18, 0x01	; 1
     88c:	31 09       	sbc	r19, r1
     88e:	41 09       	sbc	r20, r1
     890:	51 09       	sbc	r21, r1
		ICR1 = (uint16_t)period;	
     892:	37 bd       	out	0x27, r19	; 39
     894:	26 bd       	out	0x26, r18	; 38
		OCR1B =  (uint16_t)(period * d / 100);			
     896:	c7 01       	movw	r24, r14
     898:	b6 01       	movw	r22, r12
     89a:	36 d9       	rcall	.-3476   	; 0xfffffb08 <__eeprom_end+0xff7efad2>
     89c:	24 e6       	ldi	r18, 0x64	; 100
     89e:	30 e0       	ldi	r19, 0x00	; 0
     8a0:	40 e0       	ldi	r20, 0x00	; 0
     8a2:	50 e0       	ldi	r21, 0x00	; 0
     8a4:	40 d9       	rcall	.-3456   	; 0xfffffb26 <__eeprom_end+0xff7efaf0>
     8a6:	39 bd       	out	0x29, r19	; 41
     8a8:	28 bd       	out	0x28, r18	; 40
		TCCR1B =(1<<WGM13) | (1<<CS10);// без делителя
     8aa:	81 e1       	ldi	r24, 0x11	; 17
     8ac:	18 c0       	rjmp	.+48     	; 0x8de <pwm_start+0x8c>
	}
	else
	{
		period = (F_CPU/2/256/freq)-1;
     8ae:	62 e1       	ldi	r22, 0x12	; 18
     8b0:	7a e7       	ldi	r23, 0x7A	; 122
     8b2:	80 e0       	ldi	r24, 0x00	; 0
     8b4:	90 e0       	ldi	r25, 0x00	; 0
     8b6:	a9 01       	movw	r20, r18
     8b8:	98 01       	movw	r18, r16
     8ba:	35 d9       	rcall	.-3478   	; 0xfffffb26 <__eeprom_end+0xff7efaf0>
     8bc:	21 50       	subi	r18, 0x01	; 1
     8be:	31 09       	sbc	r19, r1
     8c0:	41 09       	sbc	r20, r1
     8c2:	51 09       	sbc	r21, r1
		ICR1 = (uint16_t)period;	
     8c4:	37 bd       	out	0x27, r19	; 39
     8c6:	26 bd       	out	0x26, r18	; 38
		OCR1B =  (uint16_t)(period * d / 100);	
     8c8:	c7 01       	movw	r24, r14
     8ca:	b6 01       	movw	r22, r12
     8cc:	1d d9       	rcall	.-3526   	; 0xfffffb08 <__eeprom_end+0xff7efad2>
     8ce:	24 e6       	ldi	r18, 0x64	; 100
     8d0:	30 e0       	ldi	r19, 0x00	; 0
     8d2:	40 e0       	ldi	r20, 0x00	; 0
     8d4:	50 e0       	ldi	r21, 0x00	; 0
     8d6:	27 d9       	rcall	.-3506   	; 0xfffffb26 <__eeprom_end+0xff7efaf0>
     8d8:	39 bd       	out	0x29, r19	; 41
     8da:	28 bd       	out	0x28, r18	; 40
		TCCR1B =(1<<WGM13) | (1<<CS12);// делитель 256
     8dc:	84 e1       	ldi	r24, 0x14	; 20
     8de:	8e bd       	out	0x2e, r24	; 46

	}	
	//pwm_stop();
	
}
     8e0:	1f 91       	pop	r17
     8e2:	0f 91       	pop	r16
     8e4:	ff 90       	pop	r15
     8e6:	ef 90       	pop	r14
     8e8:	df 90       	pop	r13
     8ea:	cf 90       	pop	r12
     8ec:	08 95       	ret

000008ee <dds_start>:

void dds_start(uint16_t f)
{
     8ee:	af 92       	push	r10
     8f0:	bf 92       	push	r11
     8f2:	cf 92       	push	r12
     8f4:	df 92       	push	r13
     8f6:	ef 92       	push	r14
     8f8:	ff 92       	push	r15
     8fa:	0f 93       	push	r16
     8fc:	1f 93       	push	r17
     8fe:	cf 93       	push	r28
     900:	df 93       	push	r29
	#define RES (F_CPU/NUM_CYCLES/0x100)
	
	phase = ((uint64_t)f << 16) / RES;
	

	R2RPORT = 0;
     902:	12 ba       	out	0x12, r1	; 18
	uint32_t phase;
	
	//#define RES  ((16000000/9/0x1000000)*0x10000)
	#define RES (F_CPU/NUM_CYCLES/0x100)
	
	phase = ((uint64_t)f << 16) / RES;
     904:	9c 01       	movw	r18, r24
     906:	40 e0       	ldi	r20, 0x00	; 0
     908:	50 e0       	ldi	r21, 0x00	; 0
     90a:	60 e0       	ldi	r22, 0x00	; 0
     90c:	70 e0       	ldi	r23, 0x00	; 0
     90e:	80 e0       	ldi	r24, 0x00	; 0
     910:	90 e0       	ldi	r25, 0x00	; 0
     912:	00 e1       	ldi	r16, 0x10	; 16
     914:	80 d9       	rcall	.-3328   	; 0xfffffc16 <__eeprom_end+0xff7efbe0>
     916:	e0 e2       	ldi	r30, 0x20	; 32
     918:	ae 2e       	mov	r10, r30
     91a:	fb e1       	ldi	r31, 0x1B	; 27
     91c:	bf 2e       	mov	r11, r31
     91e:	c1 2c       	mov	r12, r1
     920:	d1 2c       	mov	r13, r1
     922:	e1 2c       	mov	r14, r1
     924:	f1 2c       	mov	r15, r1
     926:	00 e0       	ldi	r16, 0x00	; 0
     928:	10 e0       	ldi	r17, 0x00	; 0
     92a:	2b d9       	rcall	.-3498   	; 0xfffffb82 <__eeprom_end+0xff7efb4c>
	

	R2RPORT = 0;
	//R2RDDR = 0xFF;
	dds(phase);
     92c:	b9 01       	movw	r22, r18
     92e:	ca 01       	movw	r24, r20
     930:	e6 de       	rcall	.-564    	; 0x6fe <dds>
	R2RPORT = 0;
     932:	12 ba       	out	0x12, r1	; 18
	//R2RDDR = 0xFF;

}
     934:	df 91       	pop	r29
     936:	cf 91       	pop	r28
     938:	1f 91       	pop	r17
     93a:	0f 91       	pop	r16
     93c:	ff 90       	pop	r15
     93e:	ef 90       	pop	r14
     940:	df 90       	pop	r13
     942:	cf 90       	pop	r12
     944:	bf 90       	pop	r11
     946:	af 90       	pop	r10
     948:	08 95       	ret

0000094a <ddssq_start>:

void ddssq_start(uint32_t f)
{
     94a:	af 92       	push	r10
     94c:	bf 92       	push	r11
     94e:	cf 92       	push	r12
     950:	df 92       	push	r13
     952:	ef 92       	push	r14
     954:	ff 92       	push	r15
     956:	0f 93       	push	r16
     958:	1f 93       	push	r17
     95a:	cf 93       	push	r28
     95c:	df 93       	push	r29
	
	#define RES1 (F_CPU/NUM_CYCLES/2/0x100)
	
	phase = ((uint64_t)f << 16) / RES1;
	
	HSPORT &= ~(1<<HSPIN);
     95e:	c2 98       	cbi	0x18, 2	; 24
	HSDDR |= 1<<HSPIN;
     960:	ba 9a       	sbi	0x17, 2	; 23
{
	uint32_t phase;
	
	#define RES1 (F_CPU/NUM_CYCLES/2/0x100)
	
	phase = ((uint64_t)f << 16) / RES1;
     962:	dc 01       	movw	r26, r24
     964:	cb 01       	movw	r24, r22
     966:	9c 01       	movw	r18, r24
     968:	ad 01       	movw	r20, r26
     96a:	60 e0       	ldi	r22, 0x00	; 0
     96c:	70 e0       	ldi	r23, 0x00	; 0
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	00 e1       	ldi	r16, 0x10	; 16
     974:	50 d9       	rcall	.-3424   	; 0xfffffc16 <__eeprom_end+0xff7efbe0>
     976:	e0 e9       	ldi	r30, 0x90	; 144
     978:	ae 2e       	mov	r10, r30
     97a:	fd e0       	ldi	r31, 0x0D	; 13
     97c:	bf 2e       	mov	r11, r31
     97e:	c1 2c       	mov	r12, r1
     980:	d1 2c       	mov	r13, r1
     982:	e1 2c       	mov	r14, r1
     984:	f1 2c       	mov	r15, r1
     986:	00 e0       	ldi	r16, 0x00	; 0
     988:	10 e0       	ldi	r17, 0x00	; 0
     98a:	fb d8       	rcall	.-3594   	; 0xfffffb82 <__eeprom_end+0xff7efb4c>
	
	HSPORT &= ~(1<<HSPIN);
	HSDDR |= 1<<HSPIN;
	dds_sq(phase);
     98c:	b9 01       	movw	r22, r18
     98e:	ca 01       	movw	r24, r20
     990:	c6 de       	rcall	.-628    	; 0x71e <dds_sq>
	HSPORT &= ~(1<<HSPIN);
     992:	c2 98       	cbi	0x18, 2	; 24
	HSDDR &= ~(1<<HSPIN);
     994:	ba 98       	cbi	0x17, 2	; 23

}
     996:	df 91       	pop	r29
     998:	cf 91       	pop	r28
     99a:	1f 91       	pop	r17
     99c:	0f 91       	pop	r16
     99e:	ff 90       	pop	r15
     9a0:	ef 90       	pop	r14
     9a2:	df 90       	pop	r13
     9a4:	cf 90       	pop	r12
     9a6:	bf 90       	pop	r11
     9a8:	af 90       	pop	r10
     9aa:	08 95       	ret

000009ac <dds_main>:
}



void dds_main(const char* t, const uint8_t* raw, uint32_t* f, uint32_t* f_save)
{
     9ac:	ef 92       	push	r14
     9ae:	ff 92       	push	r15
     9b0:	0f 93       	push	r16
     9b2:	1f 93       	push	r17
     9b4:	cf 93       	push	r28
     9b6:	df 93       	push	r29
     9b8:	8b 01       	movw	r16, r22
     9ba:	ea 01       	movw	r28, r20
     9bc:	79 01       	movw	r14, r18
	uint8_t btn;
	
	nnl_puts_P(t);
     9be:	77 d3       	rcall	.+1774   	; 0x10ae <nnl_puts_P>
	print_on_off(0);			
     9c0:	80 e0       	ldi	r24, 0x00	; 0
     9c2:	d6 d4       	rcall	.+2476   	; 0x1370 <print_on_off>
	print_fq(*f);
     9c4:	68 81       	ld	r22, Y
     9c6:	79 81       	ldd	r23, Y+1	; 0x01
     9c8:	8a 81       	ldd	r24, Y+2	; 0x02
     9ca:	9b 81       	ldd	r25, Y+3	; 0x03
     9cc:	75 d4       	rcall	.+2282   	; 0x12b8 <print_fq>
	btn = btn_wait();
     9ce:	8b d3       	rcall	.+1814   	; 0x10e6 <btn_wait>
	if(btn == BTN_START)
     9d0:	80 31       	cpi	r24, 0x10	; 16
     9d2:	f9 f4       	brne	.+62     	; 0xa12 <dds_main+0x66>
	{
		btn_wait_up(BTN_START);
     9d4:	00 d4       	rcall	.+2048   	; 0x11d6 <btn_wait_up>
		eeprom_update_dword(f_save, *f);
     9d6:	48 81       	ld	r20, Y
     9d8:	59 81       	ldd	r21, Y+1	; 0x01
     9da:	6a 81       	ldd	r22, Y+2	; 0x02
     9dc:	7b 81       	ldd	r23, Y+3	; 0x03
     9de:	c7 01       	movw	r24, r14
     9e0:	cf d9       	rcall	.-3170   	; 0xfffffd80 <__eeprom_end+0xff7efd4a>
		eeprom_update_byte(&setting.m, generator.m);
     9e2:	60 91 67 00 	lds	r22, 0x0067
     9e6:	80 e0       	ldi	r24, 0x00	; 0
     9e8:	90 e0       	ldi	r25, 0x00	; 0
     9ea:	b9 d9       	rcall	.-3214   	; 0xfffffd5e <__eeprom_end+0xff7efd28>
		print_on_off(1);
     9ec:	81 e0       	ldi	r24, 0x01	; 1
     9ee:	c0 d4       	rcall	.+2432   	; 0x1370 <print_on_off>
		memcpy_P(&buf, raw, sizeof(buf));
     9f0:	40 e0       	ldi	r20, 0x00	; 0
     9f2:	51 e0       	ldi	r21, 0x01	; 1
     9f4:	b8 01       	movw	r22, r16
     9f6:	80 e0       	ldi	r24, 0x00	; 0
     9f8:	91 e0       	ldi	r25, 0x01	; 1
     9fa:	89 d9       	rcall	.-3310   	; 0xfffffd0e <__eeprom_end+0xff7efcd8>
		dds_start(*f);
     9fc:	88 81       	ld	r24, Y
     9fe:	99 81       	ldd	r25, Y+1	; 0x01
     a00:	76 df       	rcall	.-276    	; 0x8ee <dds_start>
		btn_wait_up(BTN_START);
     a02:	80 e1       	ldi	r24, 0x10	; 16
	else if(btn == BTN_SET)
	{
		input_fd(f);
	}

}
     a04:	df 91       	pop	r29
     a06:	cf 91       	pop	r28
     a08:	1f 91       	pop	r17
     a0a:	0f 91       	pop	r16
     a0c:	ff 90       	pop	r15
     a0e:	ef 90       	pop	r14
		eeprom_update_dword(f_save, *f);
		eeprom_update_byte(&setting.m, generator.m);
		print_on_off(1);
		memcpy_P(&buf, raw, sizeof(buf));
		dds_start(*f);
		btn_wait_up(BTN_START);
     a10:	e2 c3       	rjmp	.+1988   	; 0x11d6 <btn_wait_up>
	}
	else if(btn == BTN_MODE)
     a12:	88 30       	cpi	r24, 0x08	; 8
     a14:	31 f4       	brne	.+12     	; 0xa22 <dds_main+0x76>
	{
		generator.m++;
     a16:	80 91 67 00 	lds	r24, 0x0067
     a1a:	8f 5f       	subi	r24, 0xFF	; 255
     a1c:	80 93 67 00 	sts	0x0067, r24
     a20:	0a c0       	rjmp	.+20     	; 0xa36 <dds_main+0x8a>
	}
	else if(btn == BTN_SET)
     a22:	84 30       	cpi	r24, 0x04	; 4
     a24:	41 f4       	brne	.+16     	; 0xa36 <dds_main+0x8a>
	{
		input_fd(f);
     a26:	ce 01       	movw	r24, r28
	}

}
     a28:	df 91       	pop	r29
     a2a:	cf 91       	pop	r28
     a2c:	1f 91       	pop	r17
     a2e:	0f 91       	pop	r16
     a30:	ff 90       	pop	r15
     a32:	ef 90       	pop	r14
	{
		generator.m++;
	}
	else if(btn == BTN_SET)
	{
		input_fd(f);
     a34:	ac c4       	rjmp	.+2392   	; 0x138e <input_fd>
	}

}
     a36:	df 91       	pop	r29
     a38:	cf 91       	pop	r28
     a3a:	1f 91       	pop	r17
     a3c:	0f 91       	pop	r16
     a3e:	ff 90       	pop	r15
     a40:	ef 90       	pop	r14
     a42:	08 95       	ret

00000a44 <main>:

void main()
{
     a44:	cf 93       	push	r28
     a46:	df 93       	push	r29
     a48:	cd b7       	in	r28, 0x3d	; 61
     a4a:	de b7       	in	r29, 0x3e	; 62
     a4c:	62 97       	sbiw	r28, 0x12	; 18
     a4e:	0f b6       	in	r0, 0x3f	; 63
     a50:	f8 94       	cli
     a52:	de bf       	out	0x3e, r29	; 62
     a54:	0f be       	out	0x3f, r0	; 63
     a56:	cd bf       	out	0x3d, r28	; 61
}
*/

inline void io_init()
{
	DDRB =  1<<HSPORT | 0<<UART_RX | 1<<UART_TX| 1<<VGEN_PIN;
     a58:	28 b3       	in	r18, 0x18	; 24
     a5a:	81 e0       	ldi	r24, 0x01	; 1
     a5c:	90 e0       	ldi	r25, 0x00	; 0
     a5e:	01 c0       	rjmp	.+2      	; 0xa62 <main+0x1e>
     a60:	88 0f       	add	r24, r24
     a62:	2a 95       	dec	r18
     a64:	ea f7       	brpl	.-6      	; 0xa60 <main+0x1c>
     a66:	88 61       	ori	r24, 0x18	; 24
     a68:	87 bb       	out	0x17, r24	; 23
	PORTB = 0<<HSPORT | 1<<UART_RX | 1<<UART_TX| 0<<VGEN_PIN;
     a6a:	88 b3       	in	r24, 0x18	; 24
     a6c:	80 e3       	ldi	r24, 0x30	; 48
     a6e:	88 bb       	out	0x18, r24	; 24
	DDRC =  0<<EXT_PIN;
     a70:	14 ba       	out	0x14, r1	; 20
	PORTC = BTN_MASK | 0<<EXT_PIN;
     a72:	8f e1       	ldi	r24, 0x1F	; 31
     a74:	85 bb       	out	0x15, r24	; 21
	R2RPORT = 0;
     a76:	12 ba       	out	0x12, r1	; 18
	R2RDDR = 0xff;
     a78:	8f ef       	ldi	r24, 0xFF	; 255
     a7a:	81 bb       	out	0x11, r24	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a7c:	0f ef       	ldi	r16, 0xFF	; 255
     a7e:	19 ef       	ldi	r17, 0xF9	; 249
     a80:	20 e0       	ldi	r18, 0x00	; 0
     a82:	01 50       	subi	r16, 0x01	; 1
     a84:	10 40       	sbci	r17, 0x00	; 0
     a86:	20 40       	sbci	r18, 0x00	; 0
     a88:	e1 f7       	brne	.-8      	; 0xa82 <main+0x3e>
     a8a:	00 c0       	rjmp	.+0      	; 0xa8c <main+0x48>
     a8c:	00 00       	nop
	
	io_init();	

	_delay_ms(20);

	if(btnCheck(BTN_SET))// сброс настроек при включении с зажатой кнопкой BTN_SET
     a8e:	9a 99       	sbic	0x13, 2	; 19
     a90:	1b c0       	rjmp	.+54     	; 0xac8 <main+0x84>
     a92:	3f ef       	ldi	r19, 0xFF	; 255
     a94:	83 e2       	ldi	r24, 0x23	; 35
     a96:	94 ef       	ldi	r25, 0xF4	; 244
     a98:	31 50       	subi	r19, 0x01	; 1
     a9a:	80 40       	sbci	r24, 0x00	; 0
     a9c:	90 40       	sbci	r25, 0x00	; 0
     a9e:	e1 f7       	brne	.-8      	; 0xa98 <main+0x54>
     aa0:	00 c0       	rjmp	.+0      	; 0xaa2 <main+0x5e>
     aa2:	00 00       	nop
	{
		//db_puts("reset to default");
		_delay_ms(5000);
		if(btnCheck(BTN_SET))
     aa4:	9a 99       	sbic	0x13, 2	; 19
     aa6:	10 c0       	rjmp	.+32     	; 0xac8 <main+0x84>
		{
			btn_wait_up(BTN_SET);
     aa8:	84 e0       	ldi	r24, 0x04	; 4
     aaa:	95 d3       	rcall	.+1834   	; 0x11d6 <btn_wait_up>
			memcpy_P(&generator, &def_setting, sizeof(generator));
     aac:	46 e3       	ldi	r20, 0x36	; 54
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	66 e0       	ldi	r22, 0x06	; 6
     ab2:	76 e0       	ldi	r23, 0x06	; 6
     ab4:	87 e6       	ldi	r24, 0x67	; 103
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	2a d9       	rcall	.-3500   	; 0xfffffd0e <__eeprom_end+0xff7efcd8>
			eeprom_update_block(&generator, &setting, sizeof(generator));
     aba:	46 e3       	ldi	r20, 0x36	; 54
     abc:	50 e0       	ldi	r21, 0x00	; 0
     abe:	60 e0       	ldi	r22, 0x00	; 0
     ac0:	70 e0       	ldi	r23, 0x00	; 0
     ac2:	87 e6       	ldi	r24, 0x67	; 103
     ac4:	90 e0       	ldi	r25, 0x00	; 0
     ac6:	3c d9       	rcall	.-3464   	; 0xfffffd40 <__eeprom_end+0xff7efd0a>
	4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2
};
*/
inline void vgen_on()
{
	DDRB |= 1<<PORTB3;
     ac8:	bb 9a       	sbi	0x17, 3	; 23
	OCR2 = F_CPU/8/2/VGEN_FREQ;
     aca:	82 e3       	ldi	r24, 0x32	; 50
     acc:	83 bd       	out	0x23, r24	; 35
	TCCR2 =  (0<<WGM20)|(1<<WGM21)| (1<<COM20)|  (0<<CS22)|(1<<CS21)|(0<<CS20);
     ace:	8a e1       	ldi	r24, 0x1A	; 26
     ad0:	85 bd       	out	0x25, r24	; 37
     ad2:	0f ef       	ldi	r16, 0xFF	; 255
     ad4:	11 ee       	ldi	r17, 0xE1	; 225
     ad6:	24 e0       	ldi	r18, 0x04	; 4
     ad8:	01 50       	subi	r16, 0x01	; 1
     ada:	10 40       	sbci	r17, 0x00	; 0
     adc:	20 40       	sbci	r18, 0x00	; 0
     ade:	e1 f7       	brne	.-8      	; 0xad8 <main+0x94>
     ae0:	00 c0       	rjmp	.+0      	; 0xae2 <main+0x9e>
     ae2:	00 00       	nop

	#ifdef VGEN_ENABLE
		vgen_on();
		_delay_ms(100);
	#endif
	lcd_init();
     ae4:	33 d7       	rcall	.+3686   	; 0x194c <lcd_init>
	lcd_clrscr();
     ae6:	2e d7       	rcall	.+3676   	; 0x1944 <lcd_clrscr>
	eeprom_read_block(&generator, &setting, sizeof(generator));
     ae8:	46 e3       	ldi	r20, 0x36	; 54
     aea:	50 e0       	ldi	r21, 0x00	; 0
     aec:	60 e0       	ldi	r22, 0x00	; 0
     aee:	70 e0       	ldi	r23, 0x00	; 0
     af0:	87 e6       	ldi	r24, 0x67	; 103
     af2:	90 e0       	ldi	r25, 0x00	; 0
     af4:	15 d9       	rcall	.-3542   	; 0xfffffd20 <__eeprom_end+0xff7efcea>
				btn_wait();
				generator.m= M_SINW;

				break;
			default:
				generator.m = M_SINW;
     af6:	99 24       	eor	r9, r9
     af8:	93 94       	inc	r9
						p_cancel:
						btn_wait_up(BTN_START);
					}
					else if(btn == BTN_MODE)
					{
						generator.m= M_TV;
     afa:	17 e0       	ldi	r17, 0x07	; 7
     afc:	81 2e       	mov	r8, r17
					btn_wait_up(BTN_START);
				}
				else if(btn == BTN_MODE)
				{
					
					generator.m= M_PULSE;
     afe:	0b e0       	ldi	r16, 0x0B	; 11
     b00:	70 2e       	mov	r7, r16
						pwm_stop();
						btn_wait_up(BTN_START);
					}
					else if(btn == BTN_MODE)
					{
						generator.m= M_HSSQW;
     b02:	8a e0       	ldi	r24, 0x0A	; 10
     b04:	68 2e       	mov	r6, r24
						btn_wait_up(BTN_START);
					}
					else if(btn == BTN_MODE)
					{
						
						generator.m= M_SQPWM;
     b06:	99 e0       	ldi	r25, 0x09	; 9
     b08:	59 2e       	mov	r5, r25
	lcd_clrscr();
	eeprom_read_block(&generator, &setting, sizeof(generator));

	while(1)
	{
		switch(generator.m)
     b0a:	e0 91 67 00 	lds	r30, 0x0067
     b0e:	8e 2f       	mov	r24, r30
     b10:	90 e0       	ldi	r25, 0x00	; 0
     b12:	8c 30       	cpi	r24, 0x0C	; 12
     b14:	91 05       	cpc	r25, r1
     b16:	08 f0       	brcs	.+2      	; 0xb1a <main+0xd6>
     b18:	b7 c2       	rjmp	.+1390   	; 0x1088 <main+0x644>
     b1a:	fc 01       	movw	r30, r24
     b1c:	ed 5e       	subi	r30, 0xED	; 237
     b1e:	ff 4f       	sbci	r31, 0xFF	; 255
     b20:	09 94       	ijmp
		{
			case M_SINW:
				dds_main(PSTR("\rSINE "),sinewave,&generator.f_sine, &setting.f_sine);
     b22:	21 e0       	ldi	r18, 0x01	; 1
     b24:	30 e0       	ldi	r19, 0x00	; 0
     b26:	48 e6       	ldi	r20, 0x68	; 104
     b28:	50 e0       	ldi	r21, 0x00	; 0
     b2a:	66 e0       	ldi	r22, 0x06	; 6
     b2c:	75 e0       	ldi	r23, 0x05	; 5
     b2e:	8f ef       	ldi	r24, 0xFF	; 255
     b30:	90 e0       	ldi	r25, 0x00	; 0
     b32:	08 c0       	rjmp	.+16     	; 0xb44 <main+0x100>
				break;
				
			case M_STW:

				dds_main(PSTR("\rSAWTOTH "),sawtoothwave,&generator.f_stw, &setting.f_stw);
     b34:	25 e0       	ldi	r18, 0x05	; 5
     b36:	30 e0       	ldi	r19, 0x00	; 0
     b38:	4c e6       	ldi	r20, 0x6C	; 108
     b3a:	50 e0       	ldi	r21, 0x00	; 0
     b3c:	66 e0       	ldi	r22, 0x06	; 6
     b3e:	74 e0       	ldi	r23, 0x04	; 4
     b40:	85 ef       	ldi	r24, 0xF5	; 245
     b42:	90 e0       	ldi	r25, 0x00	; 0
     b44:	33 df       	rcall	.-410    	; 0x9ac <dds_main>
				break;
     b46:	e1 cf       	rjmp	.-62     	; 0xb0a <main+0xc6>
				
			case M_RSTW:
				dds_main(PSTR("\rRSAWTOTH "),rsawtoothwave,&generator.f_rstw, &setting.f_rstw);
     b48:	29 e0       	ldi	r18, 0x09	; 9
     b4a:	30 e0       	ldi	r19, 0x00	; 0
     b4c:	40 e7       	ldi	r20, 0x70	; 112
     b4e:	50 e0       	ldi	r21, 0x00	; 0
     b50:	66 e0       	ldi	r22, 0x06	; 6
     b52:	73 e0       	ldi	r23, 0x03	; 3
     b54:	8a ee       	ldi	r24, 0xEA	; 234
     b56:	90 e0       	ldi	r25, 0x00	; 0
     b58:	f5 cf       	rjmp	.-22     	; 0xb44 <main+0x100>
				break;
				
			case M_TRW:
				dds_main(PSTR("\rTRIANGLE "),trianglewave,&generator.f_trw, &setting.f_trw);
     b5a:	2d e0       	ldi	r18, 0x0D	; 13
     b5c:	30 e0       	ldi	r19, 0x00	; 0
     b5e:	44 e7       	ldi	r20, 0x74	; 116
     b60:	50 e0       	ldi	r21, 0x00	; 0
     b62:	66 e0       	ldi	r22, 0x06	; 6
     b64:	72 e0       	ldi	r23, 0x02	; 2
     b66:	8f ed       	ldi	r24, 0xDF	; 223
     b68:	90 e0       	ldi	r25, 0x00	; 0
     b6a:	ec cf       	rjmp	.-40     	; 0xb44 <main+0x100>
				break;
				
			case M_ECG:
				dds_main(PSTR("\rECG "),ECG,&generator.f_ecg, &setting.f_ecg);
     b6c:	21 e1       	ldi	r18, 0x11	; 17
     b6e:	30 e0       	ldi	r19, 0x00	; 0
     b70:	48 e7       	ldi	r20, 0x78	; 120
     b72:	50 e0       	ldi	r21, 0x00	; 0
     b74:	66 e0       	ldi	r22, 0x06	; 6
     b76:	71 e0       	ldi	r23, 0x01	; 1
     b78:	89 ed       	ldi	r24, 0xD9	; 217
     b7a:	90 e0       	ldi	r25, 0x00	; 0
     b7c:	17 df       	rcall	.-466    	; 0x9ac <dds_main>
				eeprom_update_dword(&setting.f_ecg, generator.f_ecg);
     b7e:	40 91 78 00 	lds	r20, 0x0078
     b82:	50 91 79 00 	lds	r21, 0x0079
     b86:	60 91 7a 00 	lds	r22, 0x007A
     b8a:	70 91 7b 00 	lds	r23, 0x007B
     b8e:	81 e1       	ldi	r24, 0x11	; 17
     b90:	90 e0       	ldi	r25, 0x00	; 0
     b92:	f6 d8       	rcall	.-3604   	; 0xfffffd80 <__eeprom_end+0xff7efd4a>
				break;
     b94:	ba cf       	rjmp	.-140    	; 0xb0a <main+0xc6>
				
			case M_NOISE:
				{
					nnl_puts_P(PSTR("\rNOISE "));
     b96:	81 ed       	ldi	r24, 0xD1	; 209
     b98:	90 e0       	ldi	r25, 0x00	; 0
     b9a:	89 d2       	rcall	.+1298   	; 0x10ae <nnl_puts_P>
					print_on_off(0);
     b9c:	80 e0       	ldi	r24, 0x00	; 0
     b9e:	e8 d3       	rcall	.+2000   	; 0x1370 <print_on_off>
				
					btn = btn_wait();
     ba0:	a2 d2       	rcall	.+1348   	; 0x10e6 <btn_wait>
					if(btn == BTN_START)
     ba2:	80 31       	cpi	r24, 0x10	; 16
     ba4:	69 f4       	brne	.+26     	; 0xbc0 <main+0x17c>
					{
						btn_wait_up(BTN_START);
     ba6:	17 d3       	rcall	.+1582   	; 0x11d6 <btn_wait_up>
						eeprom_update_byte(&setting.m, generator.m);
     ba8:	60 91 67 00 	lds	r22, 0x0067
     bac:	80 e0       	ldi	r24, 0x00	; 0
     bae:	90 e0       	ldi	r25, 0x00	; 0
     bb0:	d6 d8       	rcall	.-3668   	; 0xfffffd5e <__eeprom_end+0xff7efd28>
						print_on_off(1);
     bb2:	81 e0       	ldi	r24, 0x01	; 1
     bb4:	dd d3       	rcall	.+1978   	; 0x1370 <print_on_off>
	R2RDDR = 0xff;
}

inline void noise_start()
{
	while(!btnCheck(BTN_START))
     bb6:	9c 9b       	sbis	0x13, 4	; 19
     bb8:	5a c2       	rjmp	.+1204   	; 0x106e <main+0x62a>
	{
		R2RPORT = rand();
     bba:	9a d8       	rcall	.-3788   	; 0xfffffcf0 <__eeprom_end+0xff7efcba>
     bbc:	82 bb       	out	0x12, r24	; 18
     bbe:	fb cf       	rjmp	.-10     	; 0xbb6 <main+0x172>
						eeprom_update_byte(&setting.m, generator.m);
						print_on_off(1);
						noise_start();
						btn_wait_up(BTN_START);
					}
					else if(btn == BTN_MODE)
     bc0:	88 30       	cpi	r24, 0x08	; 8
     bc2:	09 f0       	breq	.+2      	; 0xbc6 <main+0x182>
     bc4:	a2 cf       	rjmp	.-188    	; 0xb0a <main+0xc6>
					{
						generator.m = M_SQW;
     bc6:	80 93 67 00 	sts	0x0067, r24
     bca:	9f cf       	rjmp	.-194    	; 0xb0a <main+0xc6>
					
				}
			case M_SQW:
				{
					
					nnl_puts_P(PSTR("\rSQUARE WAVE "));
     bcc:	83 ec       	ldi	r24, 0xC3	; 195
     bce:	90 e0       	ldi	r25, 0x00	; 0
     bd0:	6e d2       	rcall	.+1244   	; 0x10ae <nnl_puts_P>
					print_on_off(0);
     bd2:	80 e0       	ldi	r24, 0x00	; 0
     bd4:	cd d3       	rcall	.+1946   	; 0x1370 <print_on_off>
					print_fq(generator.f_sqw);
     bd6:	60 91 7c 00 	lds	r22, 0x007C
     bda:	70 91 7d 00 	lds	r23, 0x007D
     bde:	80 91 7e 00 	lds	r24, 0x007E
     be2:	90 91 7f 00 	lds	r25, 0x007F
     be6:	68 d3       	rcall	.+1744   	; 0x12b8 <print_fq>
					
					btn = btn_wait();
     be8:	7e d2       	rcall	.+1276   	; 0x10e6 <btn_wait>
					if(btn == BTN_START)
     bea:	80 31       	cpi	r24, 0x10	; 16
     bec:	e9 f4       	brne	.+58     	; 0xc28 <main+0x1e4>
					{
						btn_wait_up(BTN_START);
     bee:	f3 d2       	rcall	.+1510   	; 0x11d6 <btn_wait_up>
						eeprom_update_byte(&setting.m, generator.m);
     bf0:	60 91 67 00 	lds	r22, 0x0067
     bf4:	80 e0       	ldi	r24, 0x00	; 0
     bf6:	90 e0       	ldi	r25, 0x00	; 0
     bf8:	b2 d8       	rcall	.-3740   	; 0xfffffd5e <__eeprom_end+0xff7efd28>
						eeprom_update_dword(&setting.f_sqw, generator.f_sqw);
     bfa:	40 91 7c 00 	lds	r20, 0x007C
     bfe:	50 91 7d 00 	lds	r21, 0x007D
     c02:	60 91 7e 00 	lds	r22, 0x007E
     c06:	70 91 7f 00 	lds	r23, 0x007F
     c0a:	85 e1       	ldi	r24, 0x15	; 21
     c0c:	90 e0       	ldi	r25, 0x00	; 0
     c0e:	b8 d8       	rcall	.-3728   	; 0xfffffd80 <__eeprom_end+0xff7efd4a>

						print_on_off(1);
     c10:	81 e0       	ldi	r24, 0x01	; 1
     c12:	ae d3       	rcall	.+1884   	; 0x1370 <print_on_off>
						ddssq_start(generator.f_sqw);
     c14:	60 91 7c 00 	lds	r22, 0x007C
     c18:	70 91 7d 00 	lds	r23, 0x007D
     c1c:	80 91 7e 00 	lds	r24, 0x007E
     c20:	90 91 7f 00 	lds	r25, 0x007F
     c24:	92 de       	rcall	.-732    	; 0x94a <ddssq_start>
     c26:	23 c2       	rjmp	.+1094   	; 0x106e <main+0x62a>
						btn_wait_up(BTN_START);
					}
					else if(btn == BTN_MODE)
     c28:	88 30       	cpi	r24, 0x08	; 8
     c2a:	19 f4       	brne	.+6      	; 0xc32 <main+0x1ee>
					{
						
						generator.m= M_SQPWM;
     c2c:	50 92 67 00 	sts	0x0067, r5
     c30:	6c cf       	rjmp	.-296    	; 0xb0a <main+0xc6>
					}
					else if(btn == BTN_SET)
     c32:	84 30       	cpi	r24, 0x04	; 4
     c34:	09 f0       	breq	.+2      	; 0xc38 <main+0x1f4>
     c36:	69 cf       	rjmp	.-302    	; 0xb0a <main+0xc6>
					{
						input_fd(&generator.f_sqw);
     c38:	8c e7       	ldi	r24, 0x7C	; 124
     c3a:	90 e0       	ldi	r25, 0x00	; 0
     c3c:	a8 d3       	rcall	.+1872   	; 0x138e <input_fd>
     c3e:	65 cf       	rjmp	.-310    	; 0xb0a <main+0xc6>
					break;
				}
				
			case M_SQPWM:	
				{
					nnl_puts_P(PSTR("\rPWM "));
     c40:	8d eb       	ldi	r24, 0xBD	; 189
     c42:	90 e0       	ldi	r25, 0x00	; 0
     c44:	34 d2       	rcall	.+1128   	; 0x10ae <nnl_puts_P>
					print_on_off(0);
     c46:	80 e0       	ldi	r24, 0x00	; 0
     c48:	93 d3       	rcall	.+1830   	; 0x1370 <print_on_off>
					print_fq(generator.pwm_f);
     c4a:	60 91 80 00 	lds	r22, 0x0080
     c4e:	70 91 81 00 	lds	r23, 0x0081
     c52:	80 91 82 00 	lds	r24, 0x0082
     c56:	90 91 83 00 	lds	r25, 0x0083
     c5a:	2e d3       	rcall	.+1628   	; 0x12b8 <print_fq>
					nnl_puts_P(PSTR(" D="));
     c5c:	89 eb       	ldi	r24, 0xB9	; 185
     c5e:	90 e0       	ldi	r25, 0x00	; 0
     c60:	26 d2       	rcall	.+1100   	; 0x10ae <nnl_puts_P>
					print_u(generator.pwm_d,0);
     c62:	60 91 84 00 	lds	r22, 0x0084
     c66:	70 e0       	ldi	r23, 0x00	; 0
     c68:	80 e0       	ldi	r24, 0x00	; 0
     c6a:	90 e0       	ldi	r25, 0x00	; 0
     c6c:	40 e0       	ldi	r20, 0x00	; 0
     c6e:	c1 d2       	rcall	.+1410   	; 0x11f2 <print_u>
					
					if(generator.pwm_sync == EXT_HIGHT)
     c70:	80 91 85 00 	lds	r24, 0x0085
     c74:	81 30       	cpi	r24, 0x01	; 1
     c76:	19 f4       	brne	.+6      	; 0xc7e <main+0x23a>
						nnl_puts_P(PSTR(" E=H"));
     c78:	84 eb       	ldi	r24, 0xB4	; 180
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	04 c0       	rjmp	.+8      	; 0xc86 <main+0x242>
					else if(generator.pwm_sync == EXT_LOW)
     c7e:	82 30       	cpi	r24, 0x02	; 2
     c80:	19 f4       	brne	.+6      	; 0xc88 <main+0x244>
						nnl_puts_P(PSTR(" E=L"));
     c82:	8f ea       	ldi	r24, 0xAF	; 175
     c84:	90 e0       	ldi	r25, 0x00	; 0
     c86:	13 d2       	rcall	.+1062   	; 0x10ae <nnl_puts_P>
						
					btn = btn_wait();
     c88:	2e d2       	rcall	.+1116   	; 0x10e6 <btn_wait>
					if(btn == BTN_START)
     c8a:	80 31       	cpi	r24, 0x10	; 16
     c8c:	71 f5       	brne	.+92     	; 0xcea <main+0x2a6>
					{
						btn_wait_up(BTN_START);
     c8e:	a3 d2       	rcall	.+1350   	; 0x11d6 <btn_wait_up>

						eeprom_update_byte(&setting.m, generator.m);
     c90:	60 91 67 00 	lds	r22, 0x0067
     c94:	80 e0       	ldi	r24, 0x00	; 0
     c96:	90 e0       	ldi	r25, 0x00	; 0
     c98:	62 d8       	rcall	.-3900   	; 0xfffffd5e <__eeprom_end+0xff7efd28>
						eeprom_update_block(&generator.pwm_f,&setting.pwm_f, 1+4+1);
     c9a:	46 e0       	ldi	r20, 0x06	; 6
     c9c:	50 e0       	ldi	r21, 0x00	; 0
     c9e:	69 e1       	ldi	r22, 0x19	; 25
     ca0:	70 e0       	ldi	r23, 0x00	; 0
     ca2:	80 e8       	ldi	r24, 0x80	; 128
     ca4:	90 e0       	ldi	r25, 0x00	; 0
     ca6:	4c d8       	rcall	.-3944   	; 0xfffffd40 <__eeprom_end+0xff7efd0a>

						print_on_off(1);
     ca8:	81 e0       	ldi	r24, 0x01	; 1
     caa:	62 d3       	rcall	.+1732   	; 0x1370 <print_on_off>
						pwm_start(generator.pwm_f, generator.pwm_d);
     cac:	60 91 80 00 	lds	r22, 0x0080
     cb0:	70 91 81 00 	lds	r23, 0x0081
     cb4:	80 91 82 00 	lds	r24, 0x0082
     cb8:	90 91 83 00 	lds	r25, 0x0083
     cbc:	40 91 84 00 	lds	r20, 0x0084
     cc0:	c8 dd       	rcall	.-1136   	; 0x852 <pwm_start>
						while(!btnCheck(BTN_START))
     cc2:	9c 9b       	sbis	0x13, 4	; 19
     cc4:	56 c0       	rjmp	.+172    	; 0xd72 <main+0x32e>
						{
							if(generator.pwm_sync == EXT_HIGHT)
     cc6:	80 91 85 00 	lds	r24, 0x0085
     cca:	81 30       	cpi	r24, 0x01	; 1
     ccc:	19 f4       	brne	.+6      	; 0xcd4 <main+0x290>
							{
								if((EXT_PINS & EXT_PIN_MSK) != 0)
     cce:	9d 9b       	sbis	0x13, 5	; 19
     cd0:	08 c0       	rjmp	.+16     	; 0xce2 <main+0x29e>
     cd2:	04 c0       	rjmp	.+8      	; 0xcdc <main+0x298>
									TCCR1A |= 1<<COM1B1;
								else
									TCCR1A &= ~(1<<COM1B1);
							}
							else if(generator.pwm_sync == EXT_LOW)
     cd4:	82 30       	cpi	r24, 0x02	; 2
     cd6:	a9 f7       	brne	.-22     	; 0xcc2 <main+0x27e>
							{
								if((EXT_PINS & EXT_PIN_MSK) == 0)
     cd8:	9d 99       	sbic	0x13, 5	; 19
     cda:	03 c0       	rjmp	.+6      	; 0xce2 <main+0x29e>
									TCCR1A |= 1<<COM1B1;
     cdc:	8f b5       	in	r24, 0x2f	; 47
     cde:	80 62       	ori	r24, 0x20	; 32
     ce0:	02 c0       	rjmp	.+4      	; 0xce6 <main+0x2a2>
								else
									TCCR1A &= ~(1<<COM1B1);
     ce2:	8f b5       	in	r24, 0x2f	; 47
     ce4:	8f 7d       	andi	r24, 0xDF	; 223
     ce6:	8f bd       	out	0x2f, r24	; 47
     ce8:	ec cf       	rjmp	.-40     	; 0xcc2 <main+0x27e>
							}
						}
						pwm_stop();
						btn_wait_up(BTN_START);
					}
					else if(btn == BTN_MODE)
     cea:	88 30       	cpi	r24, 0x08	; 8
     cec:	19 f4       	brne	.+6      	; 0xcf4 <main+0x2b0>
					{
						generator.m= M_HSSQW;
     cee:	60 92 67 00 	sts	0x0067, r6
     cf2:	0b cf       	rjmp	.-490    	; 0xb0a <main+0xc6>
					}
					else if(btn == BTN_SET)
     cf4:	84 30       	cpi	r24, 0x04	; 4
     cf6:	09 f0       	breq	.+2      	; 0xcfa <main+0x2b6>
     cf8:	08 cf       	rjmp	.-496    	; 0xb0a <main+0xc6>
					{
						input_fd(&generator.pwm_f);
     cfa:	80 e8       	ldi	r24, 0x80	; 128
     cfc:	90 e0       	ldi	r25, 0x00	; 0
     cfe:	47 d3       	rcall	.+1678   	; 0x138e <input_fd>
						generator.pwm_d = input_dc(generator.pwm_d);
     d00:	80 91 84 00 	lds	r24, 0x0084
     d04:	3a d4       	rcall	.+2164   	; 0x157a <input_dc>
     d06:	80 93 84 00 	sts	0x0084, r24
						generator.pwm_sync = input_ext_sync();
     d0a:	9d d5       	rcall	.+2874   	; 0x1846 <input_ext_sync>
     d0c:	80 93 85 00 	sts	0x0085, r24
     d10:	fc ce       	rjmp	.-520    	; 0xb0a <main+0xc6>
					break;
				
				}
			case M_HSSQW:
			{
				nnl_puts_P(PSTR("\rHIGH SPEED "));
     d12:	82 ea       	ldi	r24, 0xA2	; 162
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	cb d1       	rcall	.+918    	; 0x10ae <nnl_puts_P>
				print_on_off(0);
     d18:	80 e0       	ldi	r24, 0x00	; 0
     d1a:	2a d3       	rcall	.+1620   	; 0x1370 <print_on_off>
				print_fq(generator.hs_f);
     d1c:	60 91 86 00 	lds	r22, 0x0086
     d20:	70 91 87 00 	lds	r23, 0x0087
     d24:	80 91 88 00 	lds	r24, 0x0088
     d28:	90 91 89 00 	lds	r25, 0x0089
     d2c:	c5 d2       	rcall	.+1418   	; 0x12b8 <print_fq>
				btn = btn_wait();
     d2e:	db d1       	rcall	.+950    	; 0x10e6 <btn_wait>
				if(btn == BTN_START)
     d30:	80 31       	cpi	r24, 0x10	; 16
     d32:	21 f5       	brne	.+72     	; 0xd7c <main+0x338>
				{
					btn_wait_up(BTN_START);
     d34:	50 d2       	rcall	.+1184   	; 0x11d6 <btn_wait_up>
					eeprom_update_byte(&setting.m, generator.m);
     d36:	60 91 67 00 	lds	r22, 0x0067
     d3a:	80 e0       	ldi	r24, 0x00	; 0
     d3c:	90 e0       	ldi	r25, 0x00	; 0
     d3e:	0f d8       	rcall	.-4066   	; 0xfffffd5e <__eeprom_end+0xff7efd28>
					eeprom_update_dword(&setting.hs_f, generator.hs_f);
     d40:	40 91 86 00 	lds	r20, 0x0086
     d44:	50 91 87 00 	lds	r21, 0x0087
     d48:	60 91 88 00 	lds	r22, 0x0088
     d4c:	70 91 89 00 	lds	r23, 0x0089
     d50:	8f e1       	ldi	r24, 0x1F	; 31
     d52:	90 e0       	ldi	r25, 0x00	; 0
     d54:	15 d8       	rcall	.-4054   	; 0xfffffd80 <__eeprom_end+0xff7efd4a>
					print_on_off(1);
     d56:	81 e0       	ldi	r24, 0x01	; 1
     d58:	0b d3       	rcall	.+1558   	; 0x1370 <print_on_off>
					pwm_start(generator.hs_f, 50);
     d5a:	60 91 86 00 	lds	r22, 0x0086
     d5e:	70 91 87 00 	lds	r23, 0x0087
     d62:	80 91 88 00 	lds	r24, 0x0088
     d66:	90 91 89 00 	lds	r25, 0x0089
     d6a:	42 e3       	ldi	r20, 0x32	; 50
     d6c:	72 dd       	rcall	.-1308   	; 0x852 <pwm_start>
					while(!btnCheck(BTN_START)){};
     d6e:	9c 99       	sbic	0x13, 4	; 19
     d70:	fe cf       	rjmp	.-4      	; 0xd6e <main+0x32a>
	}
}

inline void pwm_stop()
{
	TCCR1A = 0;
     d72:	1f bc       	out	0x2f, r1	; 47
	TCCR1B = 0;
     d74:	1e bc       	out	0x2e, r1	; 46
	HSPORT &= ~(1<<HSPIN);
     d76:	c2 98       	cbi	0x18, 2	; 24
	HSDDR &= ~(1<<HSPIN);
     d78:	ba 98       	cbi	0x17, 2	; 23
     d7a:	79 c1       	rjmp	.+754    	; 0x106e <main+0x62a>
					pwm_start(generator.hs_f, 50);
					while(!btnCheck(BTN_START)){};
					pwm_stop();
					btn_wait_up(BTN_START);
				}
				else if(btn == BTN_MODE)
     d7c:	88 30       	cpi	r24, 0x08	; 8
     d7e:	19 f4       	brne	.+6      	; 0xd86 <main+0x342>
				{
					
					generator.m= M_PULSE;
     d80:	70 92 67 00 	sts	0x0067, r7
     d84:	c2 ce       	rjmp	.-636    	; 0xb0a <main+0xc6>
				}
				else if(btn == BTN_SET)
     d86:	84 30       	cpi	r24, 0x04	; 4
     d88:	09 f0       	breq	.+2      	; 0xd8c <main+0x348>
     d8a:	bf ce       	rjmp	.-642    	; 0xb0a <main+0xc6>
				{
					input_hs(&generator.hs_f);
     d8c:	86 e8       	ldi	r24, 0x86	; 134
     d8e:	90 e0       	ldi	r25, 0x00	; 0
     d90:	ac d3       	rcall	.+1880   	; 0x14ea <input_hs>
     d92:	bb ce       	rjmp	.-650    	; 0xb0a <main+0xc6>
			}
				
			case M_PULSE:
				{

					nnl_puts_P(PSTR("\rPULSE "));
     d94:	8a e9       	ldi	r24, 0x9A	; 154
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	8a d1       	rcall	.+788    	; 0x10ae <nnl_puts_P>
					print_on_off(0);
     d9a:	80 e0       	ldi	r24, 0x00	; 0
     d9c:	e9 d2       	rcall	.+1490   	; 0x1370 <print_on_off>
					nnl_puts_P(PSTR("T="));
     d9e:	87 e9       	ldi	r24, 0x97	; 151
     da0:	90 e0       	ldi	r25, 0x00	; 0
     da2:	85 d1       	rcall	.+778    	; 0x10ae <nnl_puts_P>
					print_u((generator.pulse_t_rise + generator.pulse_t_fall + generator.pulse_t_on + generator.pulse_t_off), 0);
     da4:	40 91 92 00 	lds	r20, 0x0092
     da8:	50 91 93 00 	lds	r21, 0x0093
     dac:	60 91 94 00 	lds	r22, 0x0094
     db0:	70 91 95 00 	lds	r23, 0x0095
     db4:	80 91 8a 00 	lds	r24, 0x008A
     db8:	90 91 8b 00 	lds	r25, 0x008B
     dbc:	a0 91 8c 00 	lds	r26, 0x008C
     dc0:	b0 91 8d 00 	lds	r27, 0x008D
     dc4:	48 0f       	add	r20, r24
     dc6:	59 1f       	adc	r21, r25
     dc8:	6a 1f       	adc	r22, r26
     dca:	7b 1f       	adc	r23, r27
     dcc:	80 91 8e 00 	lds	r24, 0x008E
     dd0:	90 91 8f 00 	lds	r25, 0x008F
     dd4:	a0 91 90 00 	lds	r26, 0x0090
     dd8:	b0 91 91 00 	lds	r27, 0x0091
     ddc:	48 0f       	add	r20, r24
     dde:	59 1f       	adc	r21, r25
     de0:	6a 1f       	adc	r22, r26
     de2:	7b 1f       	adc	r23, r27
     de4:	80 91 96 00 	lds	r24, 0x0096
     de8:	90 91 97 00 	lds	r25, 0x0097
     dec:	a0 91 98 00 	lds	r26, 0x0098
     df0:	b0 91 99 00 	lds	r27, 0x0099
     df4:	8a 01       	movw	r16, r20
     df6:	9b 01       	movw	r18, r22
     df8:	08 0f       	add	r16, r24
     dfa:	19 1f       	adc	r17, r25
     dfc:	2a 1f       	adc	r18, r26
     dfe:	3b 1f       	adc	r19, r27
     e00:	c9 01       	movw	r24, r18
     e02:	b8 01       	movw	r22, r16
     e04:	40 e0       	ldi	r20, 0x00	; 0
     e06:	f5 d1       	rcall	.+1002   	; 0x11f2 <print_u>
					nnl_puts_P(PSTR("us TR:"));
     e08:	80 e9       	ldi	r24, 0x90	; 144
     e0a:	90 e0       	ldi	r25, 0x00	; 0
     e0c:	50 d1       	rcall	.+672    	; 0x10ae <nnl_puts_P>
					if(generator.pulse_trig == TR_RISE)
     e0e:	80 91 9c 00 	lds	r24, 0x009C
     e12:	81 30       	cpi	r24, 0x01	; 1
     e14:	11 f4       	brne	.+4      	; 0xe1a <main+0x3d6>
						n_putchar('R');
     e16:	82 e5       	ldi	r24, 0x52	; 82
     e18:	03 c0       	rjmp	.+6      	; 0xe20 <main+0x3dc>
					else if(generator.pulse_trig == TR_FALL)
     e1a:	82 30       	cpi	r24, 0x02	; 2
     e1c:	19 f4       	brne	.+6      	; 0xe24 <main+0x3e0>
						n_putchar('F');
     e1e:	86 e4       	ldi	r24, 0x46	; 70
     e20:	36 d1       	rcall	.+620    	; 0x108e <n_putchar>
     e22:	03 c0       	rjmp	.+6      	; 0xe2a <main+0x3e6>
					else
						nnl_puts_P(PSTR("NO"));
     e24:	8d e8       	ldi	r24, 0x8D	; 141
     e26:	90 e0       	ldi	r25, 0x00	; 0
     e28:	42 d1       	rcall	.+644    	; 0x10ae <nnl_puts_P>


					btn = btn_wait();
     e2a:	5d d1       	rcall	.+698    	; 0x10e6 <btn_wait>
					if(btn == BTN_START)
     e2c:	80 31       	cpi	r24, 0x10	; 16
     e2e:	09 f0       	breq	.+2      	; 0xe32 <main+0x3ee>
     e30:	ef c0       	rjmp	.+478    	; 0x1010 <main+0x5cc>
					{
						btn_wait_up(BTN_START);
     e32:	d1 d1       	rcall	.+930    	; 0x11d6 <btn_wait_up>
						eeprom_update_byte(&setting.m, generator.m);
     e34:	60 91 67 00 	lds	r22, 0x0067
     e38:	80 e0       	ldi	r24, 0x00	; 0
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	90 d7       	rcall	.+3872   	; 0x1d5e <eeprom_update_byte>
						eeprom_update_block(&generator.pulse_t_rise, &setting.pulse_t_rise,
     e3e:	43 e1       	ldi	r20, 0x13	; 19
     e40:	50 e0       	ldi	r21, 0x00	; 0
     e42:	63 e2       	ldi	r22, 0x23	; 35
     e44:	70 e0       	ldi	r23, 0x00	; 0
     e46:	8a e8       	ldi	r24, 0x8A	; 138
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	7a d7       	rcall	.+3828   	; 0x1d40 <eeprom_update_block>
						4 * sizeof(generator.pulse_t_rise) + sizeof(generator.pulse_n) + sizeof(generator.pulse_trig));
						

						lcd_goto(13);
     e4c:	8d e0       	ldi	r24, 0x0D	; 13
     e4e:	78 d5       	rcall	.+2800   	; 0x1940 <lcd_goto>
						if(generator.pulse_trig == TR_RISE)
     e50:	80 91 9c 00 	lds	r24, 0x009C
     e54:	81 30       	cpi	r24, 0x01	; 1
     e56:	69 f4       	brne	.+26     	; 0xe72 <main+0x42e>
						{
							nnl_puts_P(PSTR("W:R"));
     e58:	89 e8       	ldi	r24, 0x89	; 137
     e5a:	90 e0       	ldi	r25, 0x00	; 0
     e5c:	28 d1       	rcall	.+592    	; 0x10ae <nnl_puts_P>
	pulse(&pulse_s);
}

inline uint8_t trig_wait_rise()
{
	while((EXT_PINS & EXT_PIN_MSK) != 0)
     e5e:	9d 9b       	sbis	0x13, 5	; 19
     e60:	05 c0       	rjmp	.+10     	; 0xe6c <main+0x428>
	{
		if(btnCheck(BTN_START)) return 0;
     e62:	9c 99       	sbic	0x13, 4	; 19
     e64:	fc cf       	rjmp	.-8      	; 0xe5e <main+0x41a>
     e66:	03 c1       	rjmp	.+518    	; 0x106e <main+0x62a>
	}
	while((EXT_PINS & EXT_PIN_MSK) == 0)
	{
		if(btnCheck(BTN_START)) return 0;
     e68:	9c 9b       	sbis	0x13, 4	; 19
     e6a:	01 c1       	rjmp	.+514    	; 0x106e <main+0x62a>
{
	while((EXT_PINS & EXT_PIN_MSK) != 0)
	{
		if(btnCheck(BTN_START)) return 0;
	}
	while((EXT_PINS & EXT_PIN_MSK) == 0)
     e6c:	9d 9b       	sbis	0x13, 5	; 19
     e6e:	fc cf       	rjmp	.-8      	; 0xe68 <main+0x424>
     e70:	09 c0       	rjmp	.+18     	; 0xe84 <main+0x440>
							nnl_puts_P(PSTR("W:R"));
							if(trig_wait_rise() == 0)
								goto p_cancel;
								//break;
						}
						else if(generator.pulse_trig == TR_FALL)
     e72:	82 30       	cpi	r24, 0x02	; 2
     e74:	39 f4       	brne	.+14     	; 0xe84 <main+0x440>
						{
							nnl_puts_P(PSTR("W:F"));
     e76:	85 e8       	ldi	r24, 0x85	; 133
     e78:	90 e0       	ldi	r25, 0x00	; 0
     e7a:	19 d1       	rcall	.+562    	; 0x10ae <nnl_puts_P>
	return 1;
}

inline uint8_t trig_wait_fall()
{
	while((EXT_PINS & EXT_PIN_MSK) == 0)
     e7c:	9d 9b       	sbis	0x13, 5	; 19
     e7e:	c2 c0       	rjmp	.+388    	; 0x1004 <main+0x5c0>
	{
		if(btnCheck(BTN_START)) return 0;
	}
	while((EXT_PINS & EXT_PIN_MSK) != 0)
     e80:	9d 99       	sbic	0x13, 5	; 19
     e82:	c3 c0       	rjmp	.+390    	; 0x100a <main+0x5c6>
							nnl_puts_P(PSTR("W:F"));
							if(trig_wait_fall() == 0)
								goto p_cancel;
								//break;
						}
						print_on_off(1);
     e84:	81 e0       	ldi	r24, 0x01	; 1
     e86:	74 d2       	rcall	.+1256   	; 0x1370 <print_on_off>

}

uint32_t get_phase(uint32_t T)
{
	return 0x1000000/(((uint64_t)T<<16)/36864);
     e88:	80 91 8a 00 	lds	r24, 0x008A
     e8c:	90 91 8b 00 	lds	r25, 0x008B
     e90:	a0 91 8c 00 	lds	r26, 0x008C
     e94:	b0 91 8d 00 	lds	r27, 0x008D
     e98:	5c 01       	movw	r10, r24
     e9a:	6d 01       	movw	r12, r26
     e9c:	9c 01       	movw	r18, r24
     e9e:	a6 01       	movw	r20, r12
     ea0:	60 e0       	ldi	r22, 0x00	; 0
     ea2:	70 e0       	ldi	r23, 0x00	; 0
     ea4:	80 e0       	ldi	r24, 0x00	; 0
     ea6:	90 e0       	ldi	r25, 0x00	; 0
     ea8:	00 e1       	ldi	r16, 0x10	; 16
     eaa:	b5 d6       	rcall	.+3434   	; 0x1c16 <__ashldi3>
     eac:	a1 2c       	mov	r10, r1
     eae:	e0 e9       	ldi	r30, 0x90	; 144
     eb0:	be 2e       	mov	r11, r30
     eb2:	c1 2c       	mov	r12, r1
     eb4:	d1 2c       	mov	r13, r1
     eb6:	e1 2c       	mov	r14, r1
     eb8:	f1 2c       	mov	r15, r1
     eba:	00 e0       	ldi	r16, 0x00	; 0
     ebc:	10 e0       	ldi	r17, 0x00	; 0
     ebe:	61 d6       	rcall	.+3266   	; 0x1b82 <__udivdi3>
     ec0:	59 01       	movw	r10, r18
     ec2:	6a 01       	movw	r12, r20
     ec4:	7b 01       	movw	r14, r22
     ec6:	8c 01       	movw	r16, r24
     ec8:	20 e0       	ldi	r18, 0x00	; 0
     eca:	30 e0       	ldi	r19, 0x00	; 0
     ecc:	40 e0       	ldi	r20, 0x00	; 0
     ece:	51 e0       	ldi	r21, 0x01	; 1
     ed0:	60 e0       	ldi	r22, 0x00	; 0
     ed2:	70 e0       	ldi	r23, 0x00	; 0
     ed4:	80 e0       	ldi	r24, 0x00	; 0
     ed6:	90 e0       	ldi	r25, 0x00	; 0
     ed8:	54 d6       	rcall	.+3240   	; 0x1b82 <__udivdi3>
     eda:	29 83       	std	Y+1, r18	; 0x01
     edc:	3a 83       	std	Y+2, r19	; 0x02
     ede:	4b 83       	std	Y+3, r20	; 0x03
     ee0:	5c 83       	std	Y+4, r21	; 0x04
     ee2:	80 91 8e 00 	lds	r24, 0x008E
     ee6:	90 91 8f 00 	lds	r25, 0x008F
     eea:	a0 91 90 00 	lds	r26, 0x0090
     eee:	b0 91 91 00 	lds	r27, 0x0091
     ef2:	5c 01       	movw	r10, r24
     ef4:	6d 01       	movw	r12, r26
     ef6:	9c 01       	movw	r18, r24
     ef8:	a6 01       	movw	r20, r12
     efa:	60 e0       	ldi	r22, 0x00	; 0
     efc:	70 e0       	ldi	r23, 0x00	; 0
     efe:	80 e0       	ldi	r24, 0x00	; 0
     f00:	90 e0       	ldi	r25, 0x00	; 0
     f02:	00 e1       	ldi	r16, 0x10	; 16
     f04:	88 d6       	rcall	.+3344   	; 0x1c16 <__ashldi3>
     f06:	a1 2c       	mov	r10, r1
     f08:	f0 e9       	ldi	r31, 0x90	; 144
     f0a:	bf 2e       	mov	r11, r31
     f0c:	c1 2c       	mov	r12, r1
     f0e:	d1 2c       	mov	r13, r1
     f10:	e1 2c       	mov	r14, r1
     f12:	f1 2c       	mov	r15, r1
     f14:	00 e0       	ldi	r16, 0x00	; 0
     f16:	10 e0       	ldi	r17, 0x00	; 0
     f18:	34 d6       	rcall	.+3176   	; 0x1b82 <__udivdi3>
     f1a:	59 01       	movw	r10, r18
     f1c:	6a 01       	movw	r12, r20
     f1e:	7b 01       	movw	r14, r22
     f20:	8c 01       	movw	r16, r24
     f22:	20 e0       	ldi	r18, 0x00	; 0
     f24:	30 e0       	ldi	r19, 0x00	; 0
     f26:	40 e0       	ldi	r20, 0x00	; 0
     f28:	51 e0       	ldi	r21, 0x01	; 1
     f2a:	60 e0       	ldi	r22, 0x00	; 0
     f2c:	70 e0       	ldi	r23, 0x00	; 0
     f2e:	80 e0       	ldi	r24, 0x00	; 0
     f30:	90 e0       	ldi	r25, 0x00	; 0
     f32:	27 d6       	rcall	.+3150   	; 0x1b82 <__udivdi3>
     f34:	2d 83       	std	Y+5, r18	; 0x05
     f36:	3e 83       	std	Y+6, r19	; 0x06
     f38:	4f 83       	std	Y+7, r20	; 0x07
     f3a:	58 87       	std	Y+8, r21	; 0x08
     f3c:	80 91 92 00 	lds	r24, 0x0092
     f40:	90 91 93 00 	lds	r25, 0x0093
     f44:	a0 91 94 00 	lds	r26, 0x0094
     f48:	b0 91 95 00 	lds	r27, 0x0095
     f4c:	5c 01       	movw	r10, r24
     f4e:	6d 01       	movw	r12, r26
     f50:	9c 01       	movw	r18, r24
     f52:	a6 01       	movw	r20, r12
     f54:	60 e0       	ldi	r22, 0x00	; 0
     f56:	70 e0       	ldi	r23, 0x00	; 0
     f58:	80 e0       	ldi	r24, 0x00	; 0
     f5a:	90 e0       	ldi	r25, 0x00	; 0
     f5c:	00 e1       	ldi	r16, 0x10	; 16
     f5e:	5b d6       	rcall	.+3254   	; 0x1c16 <__ashldi3>
     f60:	a1 2c       	mov	r10, r1
     f62:	a0 e9       	ldi	r26, 0x90	; 144
     f64:	ba 2e       	mov	r11, r26
     f66:	c1 2c       	mov	r12, r1
     f68:	d1 2c       	mov	r13, r1
     f6a:	e1 2c       	mov	r14, r1
     f6c:	f1 2c       	mov	r15, r1
     f6e:	00 e0       	ldi	r16, 0x00	; 0
     f70:	10 e0       	ldi	r17, 0x00	; 0
     f72:	07 d6       	rcall	.+3086   	; 0x1b82 <__udivdi3>
     f74:	59 01       	movw	r10, r18
     f76:	6a 01       	movw	r12, r20
     f78:	7b 01       	movw	r14, r22
     f7a:	8c 01       	movw	r16, r24
     f7c:	20 e0       	ldi	r18, 0x00	; 0
     f7e:	30 e0       	ldi	r19, 0x00	; 0
     f80:	40 e0       	ldi	r20, 0x00	; 0
     f82:	51 e0       	ldi	r21, 0x01	; 1
     f84:	60 e0       	ldi	r22, 0x00	; 0
     f86:	70 e0       	ldi	r23, 0x00	; 0
     f88:	80 e0       	ldi	r24, 0x00	; 0
     f8a:	90 e0       	ldi	r25, 0x00	; 0
     f8c:	fa d5       	rcall	.+3060   	; 0x1b82 <__udivdi3>
     f8e:	29 87       	std	Y+9, r18	; 0x09
     f90:	3a 87       	std	Y+10, r19	; 0x0a
     f92:	4b 87       	std	Y+11, r20	; 0x0b
     f94:	5c 87       	std	Y+12, r21	; 0x0c
     f96:	80 91 96 00 	lds	r24, 0x0096
     f9a:	90 91 97 00 	lds	r25, 0x0097
     f9e:	a0 91 98 00 	lds	r26, 0x0098
     fa2:	b0 91 99 00 	lds	r27, 0x0099
     fa6:	5c 01       	movw	r10, r24
     fa8:	6d 01       	movw	r12, r26
     faa:	9c 01       	movw	r18, r24
     fac:	a6 01       	movw	r20, r12
     fae:	60 e0       	ldi	r22, 0x00	; 0
     fb0:	70 e0       	ldi	r23, 0x00	; 0
     fb2:	80 e0       	ldi	r24, 0x00	; 0
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	00 e1       	ldi	r16, 0x10	; 16
     fb8:	2e d6       	rcall	.+3164   	; 0x1c16 <__ashldi3>
     fba:	a1 2c       	mov	r10, r1
     fbc:	b0 e9       	ldi	r27, 0x90	; 144
     fbe:	bb 2e       	mov	r11, r27
     fc0:	c1 2c       	mov	r12, r1
     fc2:	d1 2c       	mov	r13, r1
     fc4:	e1 2c       	mov	r14, r1
     fc6:	f1 2c       	mov	r15, r1
     fc8:	00 e0       	ldi	r16, 0x00	; 0
     fca:	10 e0       	ldi	r17, 0x00	; 0
     fcc:	da d5       	rcall	.+2996   	; 0x1b82 <__udivdi3>
     fce:	59 01       	movw	r10, r18
     fd0:	6a 01       	movw	r12, r20
     fd2:	7b 01       	movw	r14, r22
     fd4:	8c 01       	movw	r16, r24
     fd6:	20 e0       	ldi	r18, 0x00	; 0
     fd8:	30 e0       	ldi	r19, 0x00	; 0
     fda:	40 e0       	ldi	r20, 0x00	; 0
     fdc:	51 e0       	ldi	r21, 0x01	; 1
     fde:	60 e0       	ldi	r22, 0x00	; 0
     fe0:	70 e0       	ldi	r23, 0x00	; 0
     fe2:	80 e0       	ldi	r24, 0x00	; 0
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	cd d5       	rcall	.+2970   	; 0x1b82 <__udivdi3>
     fe8:	2d 87       	std	Y+13, r18	; 0x0d
     fea:	3e 87       	std	Y+14, r19	; 0x0e
     fec:	4f 87       	std	Y+15, r20	; 0x0f
     fee:	58 8b       	std	Y+16, r21	; 0x10
	
	pulse_s.t_rise = get_phase(generator.pulse_t_rise);
	pulse_s.t_on = get_phase(generator.pulse_t_on);
	pulse_s.t_fall = get_phase(generator.pulse_t_fall);
	pulse_s.t_off = get_phase(generator.pulse_t_off);
	pulse_s.n = generator.pulse_n;
     ff0:	80 91 9a 00 	lds	r24, 0x009A
     ff4:	90 91 9b 00 	lds	r25, 0x009B
     ff8:	9a 8b       	std	Y+18, r25	; 0x12
     ffa:	89 8b       	std	Y+17, r24	; 0x11
	pulse(&pulse_s);
     ffc:	ce 01       	movw	r24, r28
     ffe:	01 96       	adiw	r24, 0x01	; 1
    1000:	a0 db       	rcall	.-2240   	; 0x742 <pulse>
    1002:	35 c0       	rjmp	.+106    	; 0x106e <main+0x62a>

inline uint8_t trig_wait_fall()
{
	while((EXT_PINS & EXT_PIN_MSK) == 0)
	{
		if(btnCheck(BTN_START)) return 0;
    1004:	9c 99       	sbic	0x13, 4	; 19
    1006:	3a cf       	rjmp	.-396    	; 0xe7c <main+0x438>
    1008:	32 c0       	rjmp	.+100    	; 0x106e <main+0x62a>
	}
	while((EXT_PINS & EXT_PIN_MSK) != 0)
	{
		if(btnCheck(BTN_START)) return 0;
    100a:	9c 99       	sbic	0x13, 4	; 19
    100c:	39 cf       	rjmp	.-398    	; 0xe80 <main+0x43c>
    100e:	2f c0       	rjmp	.+94     	; 0x106e <main+0x62a>
						print_on_off(1);
						pulse_start();
						p_cancel:
						btn_wait_up(BTN_START);
					}
					else if(btn == BTN_MODE)
    1010:	88 30       	cpi	r24, 0x08	; 8
    1012:	19 f4       	brne	.+6      	; 0x101a <main+0x5d6>
					{
						generator.m= M_TV;
    1014:	80 92 67 00 	sts	0x0067, r8
    1018:	78 cd       	rjmp	.-1296   	; 0xb0a <main+0xc6>
					}
					else if(btn == BTN_SET)
    101a:	84 30       	cpi	r24, 0x04	; 4
    101c:	09 f0       	breq	.+2      	; 0x1020 <main+0x5dc>
    101e:	75 cd       	rjmp	.-1302   	; 0xb0a <main+0xc6>
					{
						input_t(&generator.pulse_t_rise,PSTR("\rTrise="));
    1020:	6d e7       	ldi	r22, 0x7D	; 125
    1022:	70 e0       	ldi	r23, 0x00	; 0
    1024:	8a e8       	ldi	r24, 0x8A	; 138
    1026:	90 e0       	ldi	r25, 0x00	; 0
    1028:	ca d2       	rcall	.+1428   	; 0x15be <input_t>
						input_t(&generator.pulse_t_on,PSTR("\rTon="));
    102a:	67 e7       	ldi	r22, 0x77	; 119
    102c:	70 e0       	ldi	r23, 0x00	; 0
    102e:	8e e8       	ldi	r24, 0x8E	; 142
    1030:	90 e0       	ldi	r25, 0x00	; 0
    1032:	c5 d2       	rcall	.+1418   	; 0x15be <input_t>
						input_t(&generator.pulse_t_fall,PSTR("\rTfall="));
    1034:	6f e6       	ldi	r22, 0x6F	; 111
    1036:	70 e0       	ldi	r23, 0x00	; 0
    1038:	82 e9       	ldi	r24, 0x92	; 146
    103a:	90 e0       	ldi	r25, 0x00	; 0
    103c:	c0 d2       	rcall	.+1408   	; 0x15be <input_t>
						input_t(&generator.pulse_t_off,PSTR("\rToff="));
    103e:	68 e6       	ldi	r22, 0x68	; 104
    1040:	70 e0       	ldi	r23, 0x00	; 0
    1042:	86 e9       	ldi	r24, 0x96	; 150
    1044:	90 e0       	ldi	r25, 0x00	; 0
    1046:	bb d2       	rcall	.+1398   	; 0x15be <input_t>
						input_n();
    1048:	4b d3       	rcall	.+1686   	; 0x16e0 <input_n>
						generator.pulse_trig = input_trig();
    104a:	da d3       	rcall	.+1972   	; 0x1800 <input_trig>
    104c:	80 93 9c 00 	sts	0x009C, r24
    1050:	5c cd       	rjmp	.-1352   	; 0xb0a <main+0xc6>
					break;
					
				}
			case M_TV:
				{
					nnl_puts_P(PSTR("\rTV VIDEO "));
    1052:	8d e5       	ldi	r24, 0x5D	; 93
    1054:	90 e0       	ldi	r25, 0x00	; 0
    1056:	2b d0       	rcall	.+86     	; 0x10ae <nnl_puts_P>
					print_on_off(0);
    1058:	80 e0       	ldi	r24, 0x00	; 0
    105a:	8a d1       	rcall	.+788    	; 0x1370 <print_on_off>
					btn = btn_wait();
    105c:	44 d0       	rcall	.+136    	; 0x10e6 <btn_wait>
					if(btn == BTN_START)
    105e:	80 31       	cpi	r24, 0x10	; 16
    1060:	49 f4       	brne	.+18     	; 0x1074 <main+0x630>
					{
						btn_wait_up(BTN_START);
    1062:	b9 d0       	rcall	.+370    	; 0x11d6 <btn_wait_up>
						print_on_off(1);
    1064:	81 e0       	ldi	r24, 0x01	; 1
    1066:	84 d1       	rcall	.+776    	; 0x1370 <print_on_off>
						tv_gen(&tv_vbars);
    1068:	8a e2       	ldi	r24, 0x2A	; 42
    106a:	9d e0       	ldi	r25, 0x0D	; 13
    106c:	20 d5       	rcall	.+2624   	; 0x1aae <tv_gen>
						btn_wait_up(BTN_START);
    106e:	80 e1       	ldi	r24, 0x10	; 16
    1070:	b2 d0       	rcall	.+356    	; 0x11d6 <btn_wait_up>
    1072:	4b cd       	rjmp	.-1386   	; 0xb0a <main+0xc6>
					}
					else if(btn == BTN_MODE)
    1074:	88 30       	cpi	r24, 0x08	; 8
    1076:	09 f0       	breq	.+2      	; 0x107a <main+0x636>
    1078:	48 cd       	rjmp	.-1392   	; 0xb0a <main+0xc6>
					{
						generator.m= M_VER;
    107a:	10 92 67 00 	sts	0x0067, r1
    107e:	45 cd       	rjmp	.-1398   	; 0xb0a <main+0xc6>
					}
					break;
				
				}
			case M_VER:
				nnl_puts_P(PSTR("\rNDDS VER"FW_VER"\nSIGNAL GENERATOR"));
    1080:	8e e3       	ldi	r24, 0x3E	; 62
    1082:	90 e0       	ldi	r25, 0x00	; 0
    1084:	14 d0       	rcall	.+40     	; 0x10ae <nnl_puts_P>
				btn_wait();
    1086:	2f d0       	rcall	.+94     	; 0x10e6 <btn_wait>
				generator.m= M_SINW;

				break;
			default:
				generator.m = M_SINW;
    1088:	90 92 67 00 	sts	0x0067, r9
				break;
    108c:	3e cd       	rjmp	.-1412   	; 0xb0a <main+0xc6>

0000108e <n_putchar>:


gen_t generator;

void n_putchar(char c)
{
    108e:	cf 93       	push	r28
    1090:	c8 2f       	mov	r28, r24
	
	if(c == '\r')
    1092:	8d 30       	cpi	r24, 0x0D	; 13
    1094:	11 f4       	brne	.+4      	; 0x109a <n_putchar+0xc>
	{
		lcd_clrscr();
    1096:	56 d4       	rcall	.+2220   	; 0x1944 <lcd_clrscr>
    1098:	07 c0       	rjmp	.+14     	; 0x10a8 <n_putchar+0x1a>
		//lcd_home();
	}
	else if(c == '\n')
    109a:	8a 30       	cpi	r24, 0x0A	; 10
    109c:	21 f4       	brne	.+8      	; 0x10a6 <n_putchar+0x18>
	{

		lcd_goto(0x40);
    109e:	80 e4       	ldi	r24, 0x40	; 64
    10a0:	4f d4       	rcall	.+2206   	; 0x1940 <lcd_goto>
		#ifdef USE_SW_UART
		c = ' ';
    10a2:	c0 e2       	ldi	r28, 0x20	; 32
    10a4:	01 c0       	rjmp	.+2      	; 0x10a8 <n_putchar+0x1a>
		#endif
	}
	else
	{
		lcd_putc(c);
    10a6:	50 d4       	rcall	.+2208   	; 0x1948 <lcd_putc>
	}
	#ifdef USE_SW_UART
		SerialPutChar(c);
    10a8:	8c 2f       	mov	r24, r28
	#endif
	//return 0;
}
    10aa:	cf 91       	pop	r28
	else
	{
		lcd_putc(c);
	}
	#ifdef USE_SW_UART
		SerialPutChar(c);
    10ac:	ad cb       	rjmp	.-2214   	; 0x808 <SerialPutChar>

000010ae <nnl_puts_P>:
	#endif
	//return 0;
}

void nnl_puts_P(const char* s)
{
    10ae:	cf 93       	push	r28
    10b0:	df 93       	push	r29
    10b2:	fc 01       	movw	r30, r24
	char c;
	while((c = pgm_read_byte(s++)) != 0)
    10b4:	84 91       	lpm	r24, Z
    10b6:	ef 01       	movw	r28, r30
    10b8:	21 96       	adiw	r28, 0x01	; 1
    10ba:	88 23       	and	r24, r24
    10bc:	19 f0       	breq	.+6      	; 0x10c4 <nnl_puts_P+0x16>
	{
		n_putchar(c);
    10be:	e7 df       	rcall	.-50     	; 0x108e <n_putchar>
    10c0:	fe 01       	movw	r30, r28
    10c2:	f8 cf       	rjmp	.-16     	; 0x10b4 <nnl_puts_P+0x6>
	}
}
    10c4:	df 91       	pop	r29
    10c6:	cf 91       	pop	r28
    10c8:	08 95       	ret

000010ca <btnCheckAll>:



uint8_t btnCheckAll()
{
    10ca:	88 e0       	ldi	r24, 0x08	; 8
	uint8_t i, msk;
	
	msk = 1;
    10cc:	91 e0       	ldi	r25, 0x01	; 1
	
	for(i = 0; i < 8; i++)
	{
		if(BTN_MASK & msk)
    10ce:	29 2f       	mov	r18, r25
    10d0:	2f 71       	andi	r18, 0x1F	; 31
    10d2:	19 f0       	breq	.+6      	; 0x10da <btnCheckAll+0x10>
		{
			if(btnCheck(msk))
    10d4:	23 b3       	in	r18, 0x13	; 19
    10d6:	29 23       	and	r18, r25
    10d8:	21 f0       	breq	.+8      	; 0x10e2 <btnCheckAll+0x18>
			return msk;
		}
		msk = msk<<1;
    10da:	99 0f       	add	r25, r25
    10dc:	81 50       	subi	r24, 0x01	; 1
{
	uint8_t i, msk;
	
	msk = 1;
	
	for(i = 0; i < 8; i++)
    10de:	b9 f7       	brne	.-18     	; 0x10ce <btnCheckAll+0x4>
    10e0:	08 95       	ret
    10e2:	89 2f       	mov	r24, r25
			return msk;
		}
		msk = msk<<1;
	}
	return 0;
}
    10e4:	08 95       	ret

000010e6 <btn_wait>:


uint8_t btn_wait()
{
    10e6:	ef 92       	push	r14
    10e8:	ff 92       	push	r15
    10ea:	0f 93       	push	r16
    10ec:	1f 93       	push	r17
    10ee:	cf 93       	push	r28
    10f0:	df 93       	push	r29
	
	static uint8_t st = 0, msk=0, c = 0;;
	uint8_t d, p;
	
	p = BTN_PORT;
    10f2:	c5 b3       	in	r28, 0x15	; 21
	d = BTN_DDR;
    10f4:	d4 b3       	in	r29, 0x14	; 20
	
	BTN_DDR &= ~(BTN_MASK);	
    10f6:	84 b3       	in	r24, 0x14	; 20
    10f8:	80 7e       	andi	r24, 0xE0	; 224
    10fa:	84 bb       	out	0x14, r24	; 20
	//_delay_ms(2);
	//BTN_PORT &= ~(BTN_MASK);	
	BTN_PORT |= BTN_MASK;
    10fc:	85 b3       	in	r24, 0x15	; 21
    10fe:	8f 61       	ori	r24, 0x1F	; 31
    1100:	85 bb       	out	0x15, r24	; 21
    1102:	8f e3       	ldi	r24, 0x3F	; 63
    1104:	9f e1       	ldi	r25, 0x1F	; 31
    1106:	01 97       	sbiw	r24, 0x01	; 1
    1108:	f1 f7       	brne	.-4      	; 0x1106 <btn_wait+0x20>
    110a:	00 c0       	rjmp	.+0      	; 0x110c <btn_wait+0x26>
    110c:	00 00       	nop
			case 1:
			{
				//_delay_ms(10);
				if(btnCheck(msk) != 0)
				{
					st++;
    110e:	12 e0       	ldi	r17, 0x02	; 2
					c = 25;
    1110:	09 e1       	ldi	r16, 0x19	; 25
		switch(st)
		{
			case 0:
			{
				if((msk = btnCheckAll())!=0)
					st++;
    1112:	ff 24       	eor	r15, r15
    1114:	f3 94       	inc	r15
				}
				else if((btnCheck(msk) != 0) && c == 0)
				{
					//долгое нажатие
					//c = 10;
					st = 3;
    1116:	83 e0       	ldi	r24, 0x03	; 3
    1118:	e8 2e       	mov	r14, r24
    111a:	9f ef       	ldi	r25, 0xFF	; 255
    111c:	29 ef       	ldi	r18, 0xF9	; 249
    111e:	80 e0       	ldi	r24, 0x00	; 0
    1120:	91 50       	subi	r25, 0x01	; 1
    1122:	20 40       	sbci	r18, 0x00	; 0
    1124:	80 40       	sbci	r24, 0x00	; 0
    1126:	e1 f7       	brne	.-8      	; 0x1120 <btn_wait+0x3a>
    1128:	00 c0       	rjmp	.+0      	; 0x112a <btn_wait+0x44>
    112a:	00 00       	nop
	BTN_PORT |= BTN_MASK;
	_delay_ms(2);
	while(1)
	{
		_delay_ms(20);
		if(c != 0) c--;
    112c:	80 91 66 00 	lds	r24, 0x0066
    1130:	88 23       	and	r24, r24
    1132:	19 f0       	breq	.+6      	; 0x113a <btn_wait+0x54>
    1134:	81 50       	subi	r24, 0x01	; 1
    1136:	80 93 66 00 	sts	0x0066, r24
		
		switch(st)
    113a:	80 91 65 00 	lds	r24, 0x0065
    113e:	81 30       	cpi	r24, 0x01	; 1
    1140:	71 f0       	breq	.+28     	; 0x115e <btn_wait+0x78>
    1142:	28 f0       	brcs	.+10     	; 0x114e <btn_wait+0x68>
    1144:	82 30       	cpi	r24, 0x02	; 2
    1146:	a9 f0       	breq	.+42     	; 0x1172 <btn_wait+0x8c>
    1148:	83 30       	cpi	r24, 0x03	; 3
    114a:	49 f1       	breq	.+82     	; 0x119e <btn_wait+0xb8>
    114c:	41 c0       	rjmp	.+130    	; 0x11d0 <btn_wait+0xea>
		{
			case 0:
			{
				if((msk = btnCheckAll())!=0)
    114e:	bd df       	rcall	.-134    	; 0x10ca <btnCheckAll>
    1150:	80 93 64 00 	sts	0x0064, r24
    1154:	88 23       	and	r24, r24
    1156:	09 f3       	breq	.-62     	; 0x111a <btn_wait+0x34>
					st++;
    1158:	f0 92 65 00 	sts	0x0065, r15
    115c:	de cf       	rjmp	.-68     	; 0x111a <btn_wait+0x34>
				break;
			}
			case 1:
			{
				//_delay_ms(10);
				if(btnCheck(msk) != 0)
    115e:	93 b3       	in	r25, 0x13	; 19
    1160:	80 91 64 00 	lds	r24, 0x0064
    1164:	89 23       	and	r24, r25
    1166:	a1 f5       	brne	.+104    	; 0x11d0 <btn_wait+0xea>
				{
					st++;
    1168:	10 93 65 00 	sts	0x0065, r17
					c = 25;
    116c:	00 93 66 00 	sts	0x0066, r16
    1170:	d4 cf       	rjmp	.-88     	; 0x111a <btn_wait+0x34>
					st = 0;
				break;
			}
			case 2:
			{
				if((btnCheck(msk) == 0) && c != 0)
    1172:	93 b3       	in	r25, 0x13	; 19
    1174:	80 91 64 00 	lds	r24, 0x0064
    1178:	98 23       	and	r25, r24
    117a:	39 f0       	breq	.+14     	; 0x118a <btn_wait+0xa4>
    117c:	90 91 66 00 	lds	r25, 0x0066
    1180:	99 23       	and	r25, r25
    1182:	19 f0       	breq	.+6      	; 0x118a <btn_wait+0xa4>
				{
					//обычное нажатие
					st = 0;
    1184:	10 92 65 00 	sts	0x0065, r1
    1188:	18 c0       	rjmp	.+48     	; 0x11ba <btn_wait+0xd4>
					BTN_PORT = p;
					BTN_DDR = d;
					return msk;
				}
				else if((btnCheck(msk) != 0) && c == 0)
    118a:	93 b3       	in	r25, 0x13	; 19
    118c:	89 23       	and	r24, r25
    118e:	29 f6       	brne	.-118    	; 0x111a <btn_wait+0x34>
    1190:	80 91 66 00 	lds	r24, 0x0066
    1194:	81 11       	cpse	r24, r1
    1196:	c1 cf       	rjmp	.-126    	; 0x111a <btn_wait+0x34>
				{
					//долгое нажатие
					//c = 10;
					st = 3;
    1198:	e0 92 65 00 	sts	0x0065, r14
    119c:	be cf       	rjmp	.-132    	; 0x111a <btn_wait+0x34>

				break;
			}
			case 3:
			{
				if(c == 0)
    119e:	80 91 66 00 	lds	r24, 0x0066
    11a2:	81 11       	cpse	r24, r1
    11a4:	15 c0       	rjmp	.+42     	; 0x11d0 <btn_wait+0xea>
				{
					
					if((btnCheck(msk) == 0))
    11a6:	93 b3       	in	r25, 0x13	; 19
    11a8:	80 91 64 00 	lds	r24, 0x0064
    11ac:	89 23       	and	r24, r25
    11ae:	11 f0       	breq	.+4      	; 0x11b4 <btn_wait+0xce>
					{
						st = 0;
    11b0:	10 92 65 00 	sts	0x0065, r1
					}
					c = 5;
    11b4:	85 e0       	ldi	r24, 0x05	; 5
    11b6:	80 93 66 00 	sts	0x0066, r24
					//_delay_ms(200);
					BTN_PORT = p;
    11ba:	c5 bb       	out	0x15, r28	; 21
					BTN_DDR = d;
    11bc:	d4 bb       	out	0x14, r29	; 20
					return msk;
    11be:	80 91 64 00 	lds	r24, 0x0064
				st =0;
				break;
		}

	}
}
    11c2:	df 91       	pop	r29
    11c4:	cf 91       	pop	r28
    11c6:	1f 91       	pop	r17
    11c8:	0f 91       	pop	r16
    11ca:	ff 90       	pop	r15
    11cc:	ef 90       	pop	r14
    11ce:	08 95       	ret
					BTN_DDR = d;
					return msk;
				}
			}
			default:
				st =0;
    11d0:	10 92 65 00 	sts	0x0065, r1
				break;
    11d4:	a2 cf       	rjmp	.-188    	; 0x111a <btn_wait+0x34>

000011d6 <btn_wait_up>:
	}
}

void btn_wait_up(uint8_t b)
{
	while(btnCheck(b))
    11d6:	93 b3       	in	r25, 0x13	; 19
    11d8:	98 23       	and	r25, r24
    11da:	51 f4       	brne	.+20     	; 0x11f0 <btn_wait_up+0x1a>
    11dc:	2f ef       	ldi	r18, 0xFF	; 255
    11de:	39 ef       	ldi	r19, 0xF9	; 249
    11e0:	90 e0       	ldi	r25, 0x00	; 0
    11e2:	21 50       	subi	r18, 0x01	; 1
    11e4:	30 40       	sbci	r19, 0x00	; 0
    11e6:	90 40       	sbci	r25, 0x00	; 0
    11e8:	e1 f7       	brne	.-8      	; 0x11e2 <btn_wait_up+0xc>
    11ea:	00 c0       	rjmp	.+0      	; 0x11ec <btn_wait_up+0x16>
    11ec:	00 00       	nop
    11ee:	f3 cf       	rjmp	.-26     	; 0x11d6 <btn_wait_up>
	_delay_ms(20);
}
    11f0:	08 95       	ret

000011f2 <print_u>:


void print_u(uint32_t a, uint8_t p)
{
    11f2:	8f 92       	push	r8
    11f4:	9f 92       	push	r9
    11f6:	af 92       	push	r10
    11f8:	bf 92       	push	r11
    11fa:	cf 92       	push	r12
    11fc:	df 92       	push	r13
    11fe:	ef 92       	push	r14
    1200:	ff 92       	push	r15
    1202:	0f 93       	push	r16
    1204:	1f 93       	push	r17
    1206:	cf 93       	push	r28
    1208:	df 93       	push	r29
    120a:	cd b7       	in	r28, 0x3d	; 61
    120c:	de b7       	in	r29, 0x3e	; 62
    120e:	29 97       	sbiw	r28, 0x09	; 9
    1210:	0f b6       	in	r0, 0x3f	; 63
    1212:	f8 94       	cli
    1214:	de bf       	out	0x3e, r29	; 62
    1216:	0f be       	out	0x3f, r0	; 63
    1218:	cd bf       	out	0x3d, r28	; 61
    121a:	d4 2e       	mov	r13, r20
    121c:	8e 01       	movw	r16, r28
    121e:	07 5f       	subi	r16, 0xF7	; 247
    1220:	1f 4f       	sbci	r17, 0xFF	; 255
    1222:	9e 01       	movw	r18, r28
    1224:	2f 5f       	subi	r18, 0xFF	; 255
    1226:	3f 4f       	sbci	r19, 0xFF	; 255
    1228:	79 01       	movw	r14, r18
	uint8_t i;
	
	i = 8;
	do
	{
		s[i] = (a % 10) + '0';
    122a:	2a e0       	ldi	r18, 0x0A	; 10
    122c:	82 2e       	mov	r8, r18
    122e:	91 2c       	mov	r9, r1
    1230:	a1 2c       	mov	r10, r1
    1232:	b1 2c       	mov	r11, r1
    1234:	a5 01       	movw	r20, r10
    1236:	94 01       	movw	r18, r8
    1238:	76 d4       	rcall	.+2284   	; 0x1b26 <__udivmodsi4>
    123a:	60 5d       	subi	r22, 0xD0	; 208
    123c:	f8 01       	movw	r30, r16
    123e:	60 83       	st	Z, r22
		a /= 10;
    1240:	b9 01       	movw	r22, r18
    1242:	ca 01       	movw	r24, r20
    1244:	01 50       	subi	r16, 0x01	; 1
    1246:	11 09       	sbc	r17, r1
		i--;
	}
	while(i > 0);
    1248:	0e 15       	cp	r16, r14
    124a:	1f 05       	cpc	r17, r15
    124c:	99 f7       	brne	.-26     	; 0x1234 <print_u+0x42>
    124e:	fe 01       	movw	r30, r28
    1250:	32 96       	adiw	r30, 0x02	; 2
    1252:	10 e0       	ldi	r17, 0x00	; 0
	
	i = 0;
	while(s[++i] == '0' && i < 8){};
    1254:	1f 5f       	subi	r17, 0xFF	; 255
    1256:	81 91       	ld	r24, Z+
    1258:	80 33       	cpi	r24, 0x30	; 48
    125a:	31 f0       	breq	.+12     	; 0x1268 <print_u+0x76>
	for(; i<9; i++)
	{
		n_putchar(s[i]);
		if(9 - i == p)
    125c:	89 e0       	ldi	r24, 0x09	; 9
    125e:	88 2e       	mov	r8, r24
    1260:	91 2c       	mov	r9, r1
    1262:	cd 2c       	mov	r12, r13
    1264:	d1 2c       	mov	r13, r1
    1266:	03 c0       	rjmp	.+6      	; 0x126e <print_u+0x7c>
		i--;
	}
	while(i > 0);
	
	i = 0;
	while(s[++i] == '0' && i < 8){};
    1268:	18 30       	cpi	r17, 0x08	; 8
    126a:	a1 f7       	brne	.-24     	; 0x1254 <print_u+0x62>
    126c:	f7 cf       	rjmp	.-18     	; 0x125c <print_u+0x6a>
	for(; i<9; i++)
	{
		n_putchar(s[i]);
    126e:	a1 2e       	mov	r10, r17
    1270:	b1 2c       	mov	r11, r1
    1272:	f7 01       	movw	r30, r14
    1274:	ea 0d       	add	r30, r10
    1276:	fb 1d       	adc	r31, r11
    1278:	80 81       	ld	r24, Z
    127a:	09 df       	rcall	.-494    	; 0x108e <n_putchar>
		if(9 - i == p)
    127c:	c4 01       	movw	r24, r8
    127e:	8a 19       	sub	r24, r10
    1280:	9b 09       	sbc	r25, r11
    1282:	8c 15       	cp	r24, r12
    1284:	9d 05       	cpc	r25, r13
    1286:	11 f4       	brne	.+4      	; 0x128c <print_u+0x9a>
		n_putchar(',');
    1288:	8c e2       	ldi	r24, 0x2C	; 44
    128a:	01 df       	rcall	.-510    	; 0x108e <n_putchar>
	}
	while(i > 0);
	
	i = 0;
	while(s[++i] == '0' && i < 8){};
	for(; i<9; i++)
    128c:	1f 5f       	subi	r17, 0xFF	; 255
    128e:	19 30       	cpi	r17, 0x09	; 9
    1290:	71 f7       	brne	.-36     	; 0x126e <print_u+0x7c>
		n_putchar(s[i]);
		if(9 - i == p)
		n_putchar(',');
	}

}
    1292:	29 96       	adiw	r28, 0x09	; 9
    1294:	0f b6       	in	r0, 0x3f	; 63
    1296:	f8 94       	cli
    1298:	de bf       	out	0x3e, r29	; 62
    129a:	0f be       	out	0x3f, r0	; 63
    129c:	cd bf       	out	0x3d, r28	; 61
    129e:	df 91       	pop	r29
    12a0:	cf 91       	pop	r28
    12a2:	1f 91       	pop	r17
    12a4:	0f 91       	pop	r16
    12a6:	ff 90       	pop	r15
    12a8:	ef 90       	pop	r14
    12aa:	df 90       	pop	r13
    12ac:	cf 90       	pop	r12
    12ae:	bf 90       	pop	r11
    12b0:	af 90       	pop	r10
    12b2:	9f 90       	pop	r9
    12b4:	8f 90       	pop	r8
    12b6:	08 95       	ret

000012b8 <print_fq>:

uint16_t print_fq(uint32_t f)
{
    12b8:	cf 92       	push	r12
    12ba:	df 92       	push	r13
    12bc:	ef 92       	push	r14
    12be:	ff 92       	push	r15
    12c0:	0f 93       	push	r16
    12c2:	1f 93       	push	r17
    12c4:	cf 93       	push	r28
    12c6:	df 93       	push	r29
	
	d = 1;
	pr = 0;
	p = 0;// после какого разряда стоит дес. точка

	if(f < 10000)
    12c8:	60 31       	cpi	r22, 0x10	; 16
    12ca:	27 e2       	ldi	r18, 0x27	; 39
    12cc:	72 07       	cpc	r23, r18
    12ce:	81 05       	cpc	r24, r1
    12d0:	91 05       	cpc	r25, r1
    12d2:	58 f4       	brcc	.+22     	; 0x12ea <print_fq+0x32>
	{
		if(generator.m == M_SQPWM)
    12d4:	20 91 67 00 	lds	r18, 0x0067
    12d8:	29 30       	cpi	r18, 0x09	; 9
    12da:	11 f5       	brne	.+68     	; 0x1320 <print_fq+0x68>
		{
			if(f > 1000)
    12dc:	69 3e       	cpi	r22, 0xE9	; 233
    12de:	23 e0       	ldi	r18, 0x03	; 3
    12e0:	72 07       	cpc	r23, r18
    12e2:	81 05       	cpc	r24, r1
    12e4:	91 05       	cpc	r25, r1
    12e6:	28 f5       	brcc	.+74     	; 0x1332 <print_fq+0x7a>
    12e8:	1b c0       	rjmp	.+54     	; 0x1320 <print_fq+0x68>
				pr ='K';
			}
		}

	}
	else if (f < 100000)
    12ea:	60 3a       	cpi	r22, 0xA0	; 160
    12ec:	26 e8       	ldi	r18, 0x86	; 134
    12ee:	72 07       	cpc	r23, r18
    12f0:	21 e0       	ldi	r18, 0x01	; 1
    12f2:	82 07       	cpc	r24, r18
    12f4:	91 05       	cpc	r25, r1
    12f6:	40 f4       	brcc	.+16     	; 0x1308 <print_fq+0x50>
	{
		pr ='K';
		if(generator.m == M_SQPWM)
    12f8:	20 91 67 00 	lds	r18, 0x0067
    12fc:	29 30       	cpi	r18, 0x09	; 9
    12fe:	a1 f0       	breq	.+40     	; 0x1328 <print_fq+0x70>
			d = 1000;
			p = 0;
		}
		else
		{
			d = 10;
    1300:	ca e0       	ldi	r28, 0x0A	; 10
    1302:	d0 e0       	ldi	r29, 0x00	; 0
		}

	}
	else if (f < 100000)
	{
		pr ='K';
    1304:	1b e4       	ldi	r17, 0x4B	; 75
    1306:	0a c0       	rjmp	.+20     	; 0x131c <print_fq+0x64>
		{
			d = 10;
			p = 3;
		}
	}
	else if (f < 1000000)
    1308:	60 34       	cpi	r22, 0x40	; 64
    130a:	22 e4       	ldi	r18, 0x42	; 66
    130c:	72 07       	cpc	r23, r18
    130e:	2f e0       	ldi	r18, 0x0F	; 15
    1310:	82 07       	cpc	r24, r18
    1312:	91 05       	cpc	r25, r1
    1314:	70 f0       	brcs	.+28     	; 0x1332 <print_fq+0x7a>
		d = 100;
		p = 2;
	}
	else
	{
		d = 10000;
    1316:	c0 e1       	ldi	r28, 0x10	; 16
    1318:	d7 e2       	ldi	r29, 0x27	; 39
		p = 3;
		pr ='M';
    131a:	1d e4       	ldi	r17, 0x4D	; 77
		p = 2;
	}
	else
	{
		d = 10000;
		p = 3;
    131c:	03 e0       	ldi	r16, 0x03	; 3
    131e:	0d c0       	rjmp	.+26     	; 0x133a <print_fq+0x82>
{
	char p, pr;
	uint16_t d;
	
	
	d = 1;
    1320:	c1 e0       	ldi	r28, 0x01	; 1
    1322:	d0 e0       	ldi	r29, 0x00	; 0
	pr = 0;
    1324:	10 e0       	ldi	r17, 0x00	; 0
    1326:	03 c0       	rjmp	.+6      	; 0x132e <print_fq+0x76>
	else if (f < 100000)
	{
		pr ='K';
		if(generator.m == M_SQPWM)
		{
			d = 1000;
    1328:	c8 ee       	ldi	r28, 0xE8	; 232
    132a:	d3 e0       	ldi	r29, 0x03	; 3
		}

	}
	else if (f < 100000)
	{
		pr ='K';
    132c:	1b e4       	ldi	r17, 0x4B	; 75
		if(generator.m == M_SQPWM)
		{
			d = 1000;
			p = 0;
    132e:	00 e0       	ldi	r16, 0x00	; 0
    1330:	04 c0       	rjmp	.+8      	; 0x133a <print_fq+0x82>
	}
	else if (f < 1000000)
	{

		pr ='K';
		d = 100;
    1332:	c4 e6       	ldi	r28, 0x64	; 100
    1334:	d0 e0       	ldi	r29, 0x00	; 0
		}
	}
	else if (f < 1000000)
	{

		pr ='K';
    1336:	1b e4       	ldi	r17, 0x4B	; 75
		d = 100;
		p = 2;
    1338:	02 e0       	ldi	r16, 0x02	; 2
		d = 10000;
		p = 3;
		pr ='M';

	}
	print_u(f/d, p);
    133a:	6e 01       	movw	r12, r28
    133c:	e1 2c       	mov	r14, r1
    133e:	f1 2c       	mov	r15, r1
    1340:	a7 01       	movw	r20, r14
    1342:	96 01       	movw	r18, r12
    1344:	f0 d3       	rcall	.+2016   	; 0x1b26 <__udivmodsi4>
    1346:	ca 01       	movw	r24, r20
    1348:	b9 01       	movw	r22, r18
    134a:	40 2f       	mov	r20, r16
    134c:	52 df       	rcall	.-348    	; 0x11f2 <print_u>
	if(pr)
    134e:	11 23       	and	r17, r17
    1350:	11 f0       	breq	.+4      	; 0x1356 <print_fq+0x9e>
		n_putchar(pr);
    1352:	81 2f       	mov	r24, r17
    1354:	9c de       	rcall	.-712    	; 0x108e <n_putchar>
	nnl_puts_P(PSTR("Hz"));
    1356:	82 ec       	ldi	r24, 0xC2	; 194
    1358:	96 e0       	ldi	r25, 0x06	; 6
    135a:	a9 de       	rcall	.-686    	; 0x10ae <nnl_puts_P>
	return d;
}
    135c:	ce 01       	movw	r24, r28
    135e:	df 91       	pop	r29
    1360:	cf 91       	pop	r28
    1362:	1f 91       	pop	r17
    1364:	0f 91       	pop	r16
    1366:	ff 90       	pop	r15
    1368:	ef 90       	pop	r14
    136a:	df 90       	pop	r13
    136c:	cf 90       	pop	r12
    136e:	08 95       	ret

00001370 <print_on_off>:

void print_on_off( uint8_t st)
{
    1370:	cf 93       	push	r28
    1372:	c8 2f       	mov	r28, r24

	lcd_goto(13);
    1374:	8d e0       	ldi	r24, 0x0D	; 13
    1376:	e4 d2       	rcall	.+1480   	; 0x1940 <lcd_goto>

	if(st)
    1378:	cc 23       	and	r28, r28
    137a:	29 f0       	breq	.+10     	; 0x1386 <print_on_off+0x16>
	{
		#ifdef USE_SW_UART
			SerialPutChar('\r');
    137c:	8d e0       	ldi	r24, 0x0D	; 13
    137e:	44 da       	rcall	.-2936   	; 0x808 <SerialPutChar>
		#endif
		nnl_puts_P(PSTR("ON \n"));
    1380:	8d eb       	ldi	r24, 0xBD	; 189
    1382:	96 e0       	ldi	r25, 0x06	; 6
    1384:	02 c0       	rjmp	.+4      	; 0x138a <print_on_off+0x1a>
	}
	else
		nnl_puts_P(PSTR("OFF\n"));
    1386:	88 eb       	ldi	r24, 0xB8	; 184
    1388:	96 e0       	ldi	r25, 0x06	; 6
}
    138a:	cf 91       	pop	r28
			SerialPutChar('\r');
		#endif
		nnl_puts_P(PSTR("ON \n"));
	}
	else
		nnl_puts_P(PSTR("OFF\n"));
    138c:	90 ce       	rjmp	.-736    	; 0x10ae <nnl_puts_P>

0000138e <input_fd>:
}

void input_fd(uint32_t* p)
{
    138e:	4f 92       	push	r4
    1390:	5f 92       	push	r5
    1392:	6f 92       	push	r6
    1394:	7f 92       	push	r7
    1396:	8f 92       	push	r8
    1398:	9f 92       	push	r9
    139a:	af 92       	push	r10
    139c:	bf 92       	push	r11
    139e:	cf 92       	push	r12
    13a0:	df 92       	push	r13
    13a2:	ef 92       	push	r14
    13a4:	ff 92       	push	r15
    13a6:	0f 93       	push	r16
    13a8:	1f 93       	push	r17
    13aa:	cf 93       	push	r28
    13ac:	df 93       	push	r29
    13ae:	00 d0       	rcall	.+0      	; 0x13b0 <input_fd+0x22>
    13b0:	00 d0       	rcall	.+0      	; 0x13b2 <input_fd+0x24>
    13b2:	cd b7       	in	r28, 0x3d	; 61
    13b4:	de b7       	in	r29, 0x3e	; 62
    13b6:	8c 01       	movw	r16, r24
	uint8_t b;
	uint16_t d;
	uint32_t multipler;
	uint32_t max, f;
	
	f = *p;
    13b8:	dc 01       	movw	r26, r24
    13ba:	cd 90       	ld	r12, X+
    13bc:	dd 90       	ld	r13, X+
    13be:	ed 90       	ld	r14, X+
    13c0:	fc 90       	ld	r15, X
	if(generator.m == M_SQPWM)
    13c2:	80 91 67 00 	lds	r24, 0x0067
    13c6:	89 30       	cpi	r24, 0x09	; 9
    13c8:	39 f0       	breq	.+14     	; 0x13d8 <input_fd+0x4a>
		max = MAXFREQ_PWM;
	else if(generator.m == M_SQW)
    13ca:	88 30       	cpi	r24, 0x08	; 8
    13cc:	51 f0       	breq	.+20     	; 0x13e2 <input_fd+0x54>
		max = MAXFREQ_SQW;
	else
		max = MAXFREQ_DDS;
    13ce:	87 e0       	ldi	r24, 0x07	; 7
    13d0:	92 eb       	ldi	r25, 0xB2	; 178
    13d2:	a1 e0       	ldi	r26, 0x01	; 1
    13d4:	b0 e0       	ldi	r27, 0x00	; 0
    13d6:	09 c0       	rjmp	.+18     	; 0x13ea <input_fd+0x5c>
	uint32_t multipler;
	uint32_t max, f;
	
	f = *p;
	if(generator.m == M_SQPWM)
		max = MAXFREQ_PWM;
    13d8:	80 ea       	ldi	r24, 0xA0	; 160
    13da:	96 e8       	ldi	r25, 0x86	; 134
    13dc:	a1 e0       	ldi	r26, 0x01	; 1
    13de:	b0 e0       	ldi	r27, 0x00	; 0
    13e0:	04 c0       	rjmp	.+8      	; 0x13ea <input_fd+0x5c>
	else if(generator.m == M_SQW)
		max = MAXFREQ_SQW;
    13e2:	80 e2       	ldi	r24, 0x20	; 32
    13e4:	91 ea       	ldi	r25, 0xA1	; 161
    13e6:	a7 e0       	ldi	r26, 0x07	; 7
    13e8:	b0 e0       	ldi	r27, 0x00	; 0
    13ea:	89 83       	std	Y+1, r24	; 0x01
    13ec:	9a 83       	std	Y+2, r25	; 0x02
    13ee:	ab 83       	std	Y+3, r26	; 0x03
    13f0:	bc 83       	std	Y+4, r27	; 0x04
	else
		max = MAXFREQ_DDS;

	multipler = 0;
    13f2:	81 2c       	mov	r8, r1
    13f4:	91 2c       	mov	r9, r1
    13f6:	54 01       	movw	r10, r8
	while(1)
	{

		nnl_puts_P(PSTR("\rF="));
    13f8:	84 eb       	ldi	r24, 0xB4	; 180
    13fa:	96 e0       	ldi	r25, 0x06	; 6
    13fc:	58 de       	rcall	.-848    	; 0x10ae <nnl_puts_P>
		d = print_fq(f);
    13fe:	c7 01       	movw	r24, r14
    1400:	b6 01       	movw	r22, r12
    1402:	5a df       	rcall	.-332    	; 0x12b8 <print_fq>
		f -= f % d;
    1404:	2c 01       	movw	r4, r24
    1406:	61 2c       	mov	r6, r1
    1408:	71 2c       	mov	r7, r1
    140a:	c7 01       	movw	r24, r14
    140c:	b6 01       	movw	r22, r12
    140e:	a3 01       	movw	r20, r6
    1410:	92 01       	movw	r18, r4
    1412:	89 d3       	rcall	.+1810   	; 0x1b26 <__udivmodsi4>
    1414:	c6 1a       	sub	r12, r22
    1416:	d7 0a       	sbc	r13, r23
    1418:	e8 0a       	sbc	r14, r24
    141a:	f9 0a       	sbc	r15, r25
		if(multipler == 0)
    141c:	81 14       	cp	r8, r1
    141e:	91 04       	cpc	r9, r1
    1420:	a1 04       	cpc	r10, r1
    1422:	b1 04       	cpc	r11, r1
    1424:	11 f4       	brne	.+4      	; 0x142a <input_fd+0x9c>
			multipler = d;
    1426:	53 01       	movw	r10, r6
    1428:	42 01       	movw	r8, r4
		
		nnl_puts_P(PSTR("\n(+/-) "));
    142a:	8c ea       	ldi	r24, 0xAC	; 172
    142c:	96 e0       	ldi	r25, 0x06	; 6
    142e:	3f de       	rcall	.-898    	; 0x10ae <nnl_puts_P>
		print_fq(multipler);
    1430:	c5 01       	movw	r24, r10
    1432:	b4 01       	movw	r22, r8
    1434:	41 df       	rcall	.-382    	; 0x12b8 <print_fq>
		b = btn_wait();
    1436:	57 de       	rcall	.-850    	; 0x10e6 <btn_wait>
		if(b == BTN_DOWN)
    1438:	82 30       	cpi	r24, 0x02	; 2
    143a:	79 f4       	brne	.+30     	; 0x145a <input_fd+0xcc>
		{
			if(f > 1 + multipler )
    143c:	d5 01       	movw	r26, r10
    143e:	c4 01       	movw	r24, r8
    1440:	01 96       	adiw	r24, 0x01	; 1
    1442:	a1 1d       	adc	r26, r1
    1444:	b1 1d       	adc	r27, r1
    1446:	8c 15       	cp	r24, r12
    1448:	9d 05       	cpc	r25, r13
    144a:	ae 05       	cpc	r26, r14
    144c:	bf 05       	cpc	r27, r15
    144e:	a0 f6       	brcc	.-88     	; 0x13f8 <input_fd+0x6a>
			f-= multipler;
    1450:	c8 18       	sub	r12, r8
    1452:	d9 08       	sbc	r13, r9
    1454:	ea 08       	sbc	r14, r10
    1456:	fb 08       	sbc	r15, r11
    1458:	cf cf       	rjmp	.-98     	; 0x13f8 <input_fd+0x6a>
		}
		else if(b == BTN_UP)
    145a:	81 30       	cpi	r24, 0x01	; 1
    145c:	99 f4       	brne	.+38     	; 0x1484 <input_fd+0xf6>
		{
			if(f < max-multipler )
    145e:	89 81       	ldd	r24, Y+1	; 0x01
    1460:	9a 81       	ldd	r25, Y+2	; 0x02
    1462:	ab 81       	ldd	r26, Y+3	; 0x03
    1464:	bc 81       	ldd	r27, Y+4	; 0x04
    1466:	88 19       	sub	r24, r8
    1468:	99 09       	sbc	r25, r9
    146a:	aa 09       	sbc	r26, r10
    146c:	bb 09       	sbc	r27, r11
    146e:	c8 16       	cp	r12, r24
    1470:	d9 06       	cpc	r13, r25
    1472:	ea 06       	cpc	r14, r26
    1474:	fb 06       	cpc	r15, r27
    1476:	08 f0       	brcs	.+2      	; 0x147a <input_fd+0xec>
    1478:	bf cf       	rjmp	.-130    	; 0x13f8 <input_fd+0x6a>
			f += multipler;
    147a:	c8 0c       	add	r12, r8
    147c:	d9 1c       	adc	r13, r9
    147e:	ea 1c       	adc	r14, r10
    1480:	fb 1c       	adc	r15, r11
    1482:	ba cf       	rjmp	.-140    	; 0x13f8 <input_fd+0x6a>
		}
		else if(b == BTN_MODE)
    1484:	88 30       	cpi	r24, 0x08	; 8
    1486:	99 f4       	brne	.+38     	; 0x14ae <input_fd+0x120>
		{
			if(multipler < 100000)
    1488:	90 ea       	ldi	r25, 0xA0	; 160
    148a:	89 16       	cp	r8, r25
    148c:	96 e8       	ldi	r25, 0x86	; 134
    148e:	99 06       	cpc	r9, r25
    1490:	91 e0       	ldi	r25, 0x01	; 1
    1492:	a9 06       	cpc	r10, r25
    1494:	b1 04       	cpc	r11, r1
    1496:	18 f0       	brcs	.+6      	; 0x149e <input_fd+0x110>
			multipler *= 10;
			else
			multipler = d;
    1498:	53 01       	movw	r10, r6
    149a:	42 01       	movw	r8, r4
    149c:	ad cf       	rjmp	.-166    	; 0x13f8 <input_fd+0x6a>
			f += multipler;
		}
		else if(b == BTN_MODE)
		{
			if(multipler < 100000)
			multipler *= 10;
    149e:	aa e0       	ldi	r26, 0x0A	; 10
    14a0:	b0 e0       	ldi	r27, 0x00	; 0
    14a2:	a5 01       	movw	r20, r10
    14a4:	94 01       	movw	r18, r8
    14a6:	61 d3       	rcall	.+1730   	; 0x1b6a <__muluhisi3>
    14a8:	4b 01       	movw	r8, r22
    14aa:	5c 01       	movw	r10, r24
    14ac:	a5 cf       	rjmp	.-182    	; 0x13f8 <input_fd+0x6a>
			else
			multipler = d;
		}
		else if(b == BTN_SET)
    14ae:	84 30       	cpi	r24, 0x04	; 4
    14b0:	09 f0       	breq	.+2      	; 0x14b4 <input_fd+0x126>
    14b2:	a2 cf       	rjmp	.-188    	; 0x13f8 <input_fd+0x6a>
		{
			break;
		}

	}
	*p = f;
    14b4:	d8 01       	movw	r26, r16
    14b6:	cd 92       	st	X+, r12
    14b8:	dd 92       	st	X+, r13
    14ba:	ed 92       	st	X+, r14
    14bc:	fc 92       	st	X, r15
    14be:	13 97       	sbiw	r26, 0x03	; 3
	
}
    14c0:	0f 90       	pop	r0
    14c2:	0f 90       	pop	r0
    14c4:	0f 90       	pop	r0
    14c6:	0f 90       	pop	r0
    14c8:	df 91       	pop	r29
    14ca:	cf 91       	pop	r28
    14cc:	1f 91       	pop	r17
    14ce:	0f 91       	pop	r16
    14d0:	ff 90       	pop	r15
    14d2:	ef 90       	pop	r14
    14d4:	df 90       	pop	r13
    14d6:	cf 90       	pop	r12
    14d8:	bf 90       	pop	r11
    14da:	af 90       	pop	r10
    14dc:	9f 90       	pop	r9
    14de:	8f 90       	pop	r8
    14e0:	7f 90       	pop	r7
    14e2:	6f 90       	pop	r6
    14e4:	5f 90       	pop	r5
    14e6:	4f 90       	pop	r4
    14e8:	08 95       	ret

000014ea <input_hs>:




void input_hs(uint32_t* p)
{
    14ea:	cf 92       	push	r12
    14ec:	df 92       	push	r13
    14ee:	ef 92       	push	r14
    14f0:	ff 92       	push	r15
    14f2:	0f 93       	push	r16
    14f4:	1f 93       	push	r17
    14f6:	cf 93       	push	r28
    14f8:	8c 01       	movw	r16, r24
	uint8_t b, f;
	
	f = *p/1000000;
    14fa:	fc 01       	movw	r30, r24
    14fc:	60 81       	ld	r22, Z
    14fe:	71 81       	ldd	r23, Z+1	; 0x01
    1500:	82 81       	ldd	r24, Z+2	; 0x02
    1502:	93 81       	ldd	r25, Z+3	; 0x03
    1504:	20 e4       	ldi	r18, 0x40	; 64
    1506:	32 e4       	ldi	r19, 0x42	; 66
    1508:	4f e0       	ldi	r20, 0x0F	; 15
    150a:	50 e0       	ldi	r21, 0x00	; 0
    150c:	0c d3       	rcall	.+1560   	; 0x1b26 <__udivmodsi4>
    150e:	c2 2f       	mov	r28, r18
	if(f > 8 || f == 0)
    1510:	21 50       	subi	r18, 0x01	; 1
    1512:	28 30       	cpi	r18, 0x08	; 8
    1514:	08 f0       	brcs	.+2      	; 0x1518 <input_hs+0x2e>
		f = 1;
    1516:	c1 e0       	ldi	r28, 0x01	; 1
	while(1)
	{

		nnl_puts_P(PSTR("\rF="));
    1518:	88 ea       	ldi	r24, 0xA8	; 168
    151a:	96 e0       	ldi	r25, 0x06	; 6
    151c:	c8 dd       	rcall	.-1136   	; 0x10ae <nnl_puts_P>
		print_u(f,0);
    151e:	cc 2e       	mov	r12, r28
    1520:	d1 2c       	mov	r13, r1
    1522:	e1 2c       	mov	r14, r1
    1524:	f1 2c       	mov	r15, r1
    1526:	40 e0       	ldi	r20, 0x00	; 0
    1528:	c7 01       	movw	r24, r14
    152a:	b6 01       	movw	r22, r12
    152c:	62 de       	rcall	.-828    	; 0x11f2 <print_u>
		nnl_puts_P(PSTR("MHz\n(+/-)x2 "));
    152e:	8b e9       	ldi	r24, 0x9B	; 155
    1530:	96 e0       	ldi	r25, 0x06	; 6
    1532:	bd dd       	rcall	.-1158   	; 0x10ae <nnl_puts_P>
		
		b = btn_wait();
    1534:	d8 dd       	rcall	.-1104   	; 0x10e6 <btn_wait>
		if(b == BTN_DOWN)
    1536:	82 30       	cpi	r24, 0x02	; 2
    1538:	21 f4       	brne	.+8      	; 0x1542 <input_hs+0x58>
		{
			if(f > 1 )
    153a:	c1 30       	cpi	r28, 0x01	; 1
    153c:	69 f3       	breq	.-38     	; 0x1518 <input_hs+0x2e>
				f /= 2;
    153e:	c6 95       	lsr	r28
    1540:	eb cf       	rjmp	.-42     	; 0x1518 <input_hs+0x2e>


		}
		else if(b == BTN_UP)
    1542:	81 30       	cpi	r24, 0x01	; 1
    1544:	21 f4       	brne	.+8      	; 0x154e <input_hs+0x64>
		{
			if(f < 8 )
    1546:	c8 30       	cpi	r28, 0x08	; 8
    1548:	38 f7       	brcc	.-50     	; 0x1518 <input_hs+0x2e>
				f *= 2;
    154a:	cc 0f       	add	r28, r28
    154c:	e5 cf       	rjmp	.-54     	; 0x1518 <input_hs+0x2e>

		}
		else if(b == BTN_SET)
    154e:	84 30       	cpi	r24, 0x04	; 4
    1550:	19 f7       	brne	.-58     	; 0x1518 <input_hs+0x2e>
		{
			break;
		}
	}
	*p = (uint32_t)(f * 1000000);
    1552:	a7 01       	movw	r20, r14
    1554:	96 01       	movw	r18, r12
    1556:	60 e4       	ldi	r22, 0x40	; 64
    1558:	72 e4       	ldi	r23, 0x42	; 66
    155a:	8f e0       	ldi	r24, 0x0F	; 15
    155c:	90 e0       	ldi	r25, 0x00	; 0
    155e:	d4 d2       	rcall	.+1448   	; 0x1b08 <__mulsi3>
    1560:	f8 01       	movw	r30, r16
    1562:	60 83       	st	Z, r22
    1564:	71 83       	std	Z+1, r23	; 0x01
    1566:	82 83       	std	Z+2, r24	; 0x02
    1568:	93 83       	std	Z+3, r25	; 0x03
}
    156a:	cf 91       	pop	r28
    156c:	1f 91       	pop	r17
    156e:	0f 91       	pop	r16
    1570:	ff 90       	pop	r15
    1572:	ef 90       	pop	r14
    1574:	df 90       	pop	r13
    1576:	cf 90       	pop	r12
    1578:	08 95       	ret

0000157a <input_dc>:


uint8_t input_dc(uint8_t dc)
{
    157a:	cf 93       	push	r28
    157c:	c8 2f       	mov	r28, r24
	uint8_t b;
	
	while(1)
	{
		nnl_puts_P(PSTR("\rDC="));
    157e:	86 e9       	ldi	r24, 0x96	; 150
    1580:	96 e0       	ldi	r25, 0x06	; 6
    1582:	95 dd       	rcall	.-1238   	; 0x10ae <nnl_puts_P>
		print_u(dc, 0);
    1584:	8c 2f       	mov	r24, r28
    1586:	90 e0       	ldi	r25, 0x00	; 0
    1588:	a0 e0       	ldi	r26, 0x00	; 0
    158a:	b0 e0       	ldi	r27, 0x00	; 0
    158c:	40 e0       	ldi	r20, 0x00	; 0
    158e:	bc 01       	movw	r22, r24
    1590:	cd 01       	movw	r24, r26
    1592:	2f de       	rcall	.-930    	; 0x11f2 <print_u>
		//putchar('%');
		nnl_puts_P(PSTR("%\n(+/-) 1% "));
    1594:	8a e8       	ldi	r24, 0x8A	; 138
    1596:	96 e0       	ldi	r25, 0x06	; 6
    1598:	8a dd       	rcall	.-1260   	; 0x10ae <nnl_puts_P>
		
		b = btn_wait();
    159a:	a5 dd       	rcall	.-1206   	; 0x10e6 <btn_wait>
		if(b == BTN_DOWN)
    159c:	82 30       	cpi	r24, 0x02	; 2
    159e:	21 f4       	brne	.+8      	; 0x15a8 <input_dc+0x2e>
		{
			if(dc > 1 )
    15a0:	c2 30       	cpi	r28, 0x02	; 2
    15a2:	68 f3       	brcs	.-38     	; 0x157e <input_dc+0x4>
				dc -= 1;
    15a4:	c1 50       	subi	r28, 0x01	; 1
    15a6:	eb cf       	rjmp	.-42     	; 0x157e <input_dc+0x4>
		}
		else if(b == BTN_UP)
    15a8:	81 30       	cpi	r24, 0x01	; 1
    15aa:	21 f4       	brne	.+8      	; 0x15b4 <input_dc+0x3a>
		{
			if(dc < 99 )
    15ac:	c3 36       	cpi	r28, 0x63	; 99
    15ae:	38 f7       	brcc	.-50     	; 0x157e <input_dc+0x4>
				dc += 1;
    15b0:	cf 5f       	subi	r28, 0xFF	; 255
    15b2:	e5 cf       	rjmp	.-54     	; 0x157e <input_dc+0x4>
		}
		else if(b == BTN_SET)
    15b4:	84 30       	cpi	r24, 0x04	; 4
    15b6:	19 f7       	brne	.-58     	; 0x157e <input_dc+0x4>
		{
			break;
		}
	}
	return dc;
}
    15b8:	8c 2f       	mov	r24, r28
    15ba:	cf 91       	pop	r28
    15bc:	08 95       	ret

000015be <input_t>:

void input_t(uint32_t* p, const char* title)
{
    15be:	4f 92       	push	r4
    15c0:	5f 92       	push	r5
    15c2:	6f 92       	push	r6
    15c4:	7f 92       	push	r7
    15c6:	8f 92       	push	r8
    15c8:	9f 92       	push	r9
    15ca:	af 92       	push	r10
    15cc:	bf 92       	push	r11
    15ce:	cf 92       	push	r12
    15d0:	df 92       	push	r13
    15d2:	ef 92       	push	r14
    15d4:	ff 92       	push	r15
    15d6:	0f 93       	push	r16
    15d8:	1f 93       	push	r17
    15da:	cf 93       	push	r28
    15dc:	df 93       	push	r29
    15de:	ec 01       	movw	r28, r24
    15e0:	8b 01       	movw	r16, r22
	uint8_t b;
	uint32_t multipler, t;
	t = *p;
    15e2:	c8 80       	ld	r12, Y
    15e4:	d9 80       	ldd	r13, Y+1	; 0x01
    15e6:	ea 80       	ldd	r14, Y+2	; 0x02
    15e8:	fb 80       	ldd	r15, Y+3	; 0x03
	if(t > MAX_T)
    15ea:	81 e4       	ldi	r24, 0x41	; 65
    15ec:	c8 16       	cp	r12, r24
    15ee:	82 e4       	ldi	r24, 0x42	; 66
    15f0:	d8 06       	cpc	r13, r24
    15f2:	8f e0       	ldi	r24, 0x0F	; 15
    15f4:	e8 06       	cpc	r14, r24
    15f6:	f1 04       	cpc	r15, r1
    15f8:	28 f0       	brcs	.+10     	; 0x1604 <input_t+0x46>
		t = MIN_T;
    15fa:	32 e0       	ldi	r19, 0x02	; 2
    15fc:	c3 2e       	mov	r12, r19
    15fe:	d1 2c       	mov	r13, r1
    1600:	e1 2c       	mov	r14, r1
    1602:	f1 2c       	mov	r15, r1
		else if(b == BTN_MODE)
		{
			if(multipler < 1000000)
				multipler *= 10;
			else
				multipler = 1;
    1604:	41 2c       	mov	r4, r1
    1606:	51 2c       	mov	r5, r1
    1608:	32 01       	movw	r6, r4
    160a:	43 94       	inc	r4
			if(t > MIN_T+multipler )
			t-= multipler;
		}
		else if(b == BTN_UP)
		{
			if(t < MAX_T-multipler )
    160c:	20 e4       	ldi	r18, 0x40	; 64
    160e:	82 2e       	mov	r8, r18
    1610:	22 e4       	ldi	r18, 0x42	; 66
    1612:	92 2e       	mov	r9, r18
    1614:	2f e0       	ldi	r18, 0x0F	; 15
    1616:	a2 2e       	mov	r10, r18
    1618:	b1 2c       	mov	r11, r1
		t = MIN_T;
	
	multipler = 1;
	while(1)
	{
		nnl_puts_P(title);
    161a:	c8 01       	movw	r24, r16
    161c:	48 dd       	rcall	.-1392   	; 0x10ae <nnl_puts_P>
		print_u(t,0);
    161e:	40 e0       	ldi	r20, 0x00	; 0
    1620:	c7 01       	movw	r24, r14
    1622:	b6 01       	movw	r22, r12
    1624:	e6 dd       	rcall	.-1076   	; 0x11f2 <print_u>
		nnl_puts_P(PSTR("us\n(+/-) "));
    1626:	80 e8       	ldi	r24, 0x80	; 128
    1628:	96 e0       	ldi	r25, 0x06	; 6
    162a:	41 dd       	rcall	.-1406   	; 0x10ae <nnl_puts_P>
		print_u(multipler,0);
    162c:	40 e0       	ldi	r20, 0x00	; 0
    162e:	c3 01       	movw	r24, r6
    1630:	b2 01       	movw	r22, r4
    1632:	df dd       	rcall	.-1090   	; 0x11f2 <print_u>
		nnl_puts_P(PSTR("us"));
    1634:	8d e7       	ldi	r24, 0x7D	; 125
    1636:	96 e0       	ldi	r25, 0x06	; 6
    1638:	3a dd       	rcall	.-1420   	; 0x10ae <nnl_puts_P>
		b = btn_wait();
    163a:	55 dd       	rcall	.-1366   	; 0x10e6 <btn_wait>
		if(b == BTN_DOWN)
    163c:	82 30       	cpi	r24, 0x02	; 2
    163e:	79 f4       	brne	.+30     	; 0x165e <input_t+0xa0>
		{
			if(t > MIN_T+multipler )
    1640:	d3 01       	movw	r26, r6
    1642:	c2 01       	movw	r24, r4
    1644:	02 96       	adiw	r24, 0x02	; 2
    1646:	a1 1d       	adc	r26, r1
    1648:	b1 1d       	adc	r27, r1
    164a:	8c 15       	cp	r24, r12
    164c:	9d 05       	cpc	r25, r13
    164e:	ae 05       	cpc	r26, r14
    1650:	bf 05       	cpc	r27, r15
    1652:	18 f7       	brcc	.-58     	; 0x161a <input_t+0x5c>
			t-= multipler;
    1654:	c4 18       	sub	r12, r4
    1656:	d5 08       	sbc	r13, r5
    1658:	e6 08       	sbc	r14, r6
    165a:	f7 08       	sbc	r15, r7
    165c:	de cf       	rjmp	.-68     	; 0x161a <input_t+0x5c>
		}
		else if(b == BTN_UP)
    165e:	81 30       	cpi	r24, 0x01	; 1
    1660:	81 f4       	brne	.+32     	; 0x1682 <input_t+0xc4>
		{
			if(t < MAX_T-multipler )
    1662:	d5 01       	movw	r26, r10
    1664:	c4 01       	movw	r24, r8
    1666:	84 19       	sub	r24, r4
    1668:	95 09       	sbc	r25, r5
    166a:	a6 09       	sbc	r26, r6
    166c:	b7 09       	sbc	r27, r7
    166e:	c8 16       	cp	r12, r24
    1670:	d9 06       	cpc	r13, r25
    1672:	ea 06       	cpc	r14, r26
    1674:	fb 06       	cpc	r15, r27
    1676:	88 f6       	brcc	.-94     	; 0x161a <input_t+0x5c>
			t+= multipler;
    1678:	c4 0c       	add	r12, r4
    167a:	d5 1c       	adc	r13, r5
    167c:	e6 1c       	adc	r14, r6
    167e:	f7 1c       	adc	r15, r7
    1680:	cc cf       	rjmp	.-104    	; 0x161a <input_t+0x5c>
		}
		else if(b == BTN_MODE)
    1682:	88 30       	cpi	r24, 0x08	; 8
    1684:	a9 f4       	brne	.+42     	; 0x16b0 <input_t+0xf2>
		{
			if(multipler < 1000000)
    1686:	80 e4       	ldi	r24, 0x40	; 64
    1688:	48 16       	cp	r4, r24
    168a:	82 e4       	ldi	r24, 0x42	; 66
    168c:	58 06       	cpc	r5, r24
    168e:	8f e0       	ldi	r24, 0x0F	; 15
    1690:	68 06       	cpc	r6, r24
    1692:	71 04       	cpc	r7, r1
    1694:	28 f0       	brcs	.+10     	; 0x16a0 <input_t+0xe2>
				multipler *= 10;
			else
				multipler = 1;
    1696:	41 2c       	mov	r4, r1
    1698:	51 2c       	mov	r5, r1
    169a:	32 01       	movw	r6, r4
    169c:	43 94       	inc	r4
    169e:	bd cf       	rjmp	.-134    	; 0x161a <input_t+0x5c>
			t+= multipler;
		}
		else if(b == BTN_MODE)
		{
			if(multipler < 1000000)
				multipler *= 10;
    16a0:	aa e0       	ldi	r26, 0x0A	; 10
    16a2:	b0 e0       	ldi	r27, 0x00	; 0
    16a4:	a3 01       	movw	r20, r6
    16a6:	92 01       	movw	r18, r4
    16a8:	60 d2       	rcall	.+1216   	; 0x1b6a <__muluhisi3>
    16aa:	2b 01       	movw	r4, r22
    16ac:	3c 01       	movw	r6, r24
    16ae:	b5 cf       	rjmp	.-150    	; 0x161a <input_t+0x5c>
			else
				multipler = 1;
		}
		else if(b == BTN_SET)
    16b0:	84 30       	cpi	r24, 0x04	; 4
    16b2:	09 f0       	breq	.+2      	; 0x16b6 <input_t+0xf8>
    16b4:	b2 cf       	rjmp	.-156    	; 0x161a <input_t+0x5c>
		{
			break;
		}
	}
	*p = t;
    16b6:	c8 82       	st	Y, r12
    16b8:	d9 82       	std	Y+1, r13	; 0x01
    16ba:	ea 82       	std	Y+2, r14	; 0x02
    16bc:	fb 82       	std	Y+3, r15	; 0x03
}
    16be:	df 91       	pop	r29
    16c0:	cf 91       	pop	r28
    16c2:	1f 91       	pop	r17
    16c4:	0f 91       	pop	r16
    16c6:	ff 90       	pop	r15
    16c8:	ef 90       	pop	r14
    16ca:	df 90       	pop	r13
    16cc:	cf 90       	pop	r12
    16ce:	bf 90       	pop	r11
    16d0:	af 90       	pop	r10
    16d2:	9f 90       	pop	r9
    16d4:	8f 90       	pop	r8
    16d6:	7f 90       	pop	r7
    16d8:	6f 90       	pop	r6
    16da:	5f 90       	pop	r5
    16dc:	4f 90       	pop	r4
    16de:	08 95       	ret

000016e0 <input_n>:

void input_n()
{
    16e0:	1f 93       	push	r17
    16e2:	cf 93       	push	r28
    16e4:	df 93       	push	r29
	uint8_t b;
	uint16_t multipler;


	multipler = 1;
    16e6:	c1 e0       	ldi	r28, 0x01	; 1
    16e8:	d0 e0       	ldi	r29, 0x00	; 0
			generator.pulse_n+= multipler;
		}
		else if(b == BTN_MODE)
		{
			if(multipler < 10000)
			multipler *= 10;
    16ea:	1a e0       	ldi	r17, 0x0A	; 10


	multipler = 1;
	while(1)
	{
		nnl_puts_P(PSTR("\rN="));
    16ec:	89 e7       	ldi	r24, 0x79	; 121
    16ee:	96 e0       	ldi	r25, 0x06	; 6
    16f0:	de dc       	rcall	.-1604   	; 0x10ae <nnl_puts_P>
		if(generator.pulse_n != 0)
    16f2:	60 91 9a 00 	lds	r22, 0x009A
    16f6:	70 91 9b 00 	lds	r23, 0x009B
    16fa:	61 15       	cp	r22, r1
    16fc:	71 05       	cpc	r23, r1
    16fe:	29 f0       	breq	.+10     	; 0x170a <input_n+0x2a>
			print_u(generator.pulse_n,0);
    1700:	80 e0       	ldi	r24, 0x00	; 0
    1702:	90 e0       	ldi	r25, 0x00	; 0
    1704:	40 e0       	ldi	r20, 0x00	; 0
    1706:	75 dd       	rcall	.-1302   	; 0x11f2 <print_u>
    1708:	03 c0       	rjmp	.+6      	; 0x1710 <input_n+0x30>
		else
			nnl_puts_P(PSTR("ND"));
    170a:	86 e7       	ldi	r24, 0x76	; 118
    170c:	96 e0       	ldi	r25, 0x06	; 6
    170e:	cf dc       	rcall	.-1634   	; 0x10ae <nnl_puts_P>
		nnl_puts_P(PSTR("\n(+/-) "));
    1710:	8e e6       	ldi	r24, 0x6E	; 110
    1712:	96 e0       	ldi	r25, 0x06	; 6
    1714:	cc dc       	rcall	.-1640   	; 0x10ae <nnl_puts_P>
		print_u(multipler,0);
    1716:	ce 01       	movw	r24, r28
    1718:	a0 e0       	ldi	r26, 0x00	; 0
    171a:	b0 e0       	ldi	r27, 0x00	; 0
    171c:	40 e0       	ldi	r20, 0x00	; 0
    171e:	bc 01       	movw	r22, r24
    1720:	cd 01       	movw	r24, r26
    1722:	67 dd       	rcall	.-1330   	; 0x11f2 <print_u>

		b = btn_wait();
    1724:	e0 dc       	rcall	.-1600   	; 0x10e6 <btn_wait>
		if(b == BTN_DOWN)
    1726:	82 30       	cpi	r24, 0x02	; 2
    1728:	51 f4       	brne	.+20     	; 0x173e <input_n+0x5e>
		{
			if(generator.pulse_n >= multipler )
    172a:	80 91 9a 00 	lds	r24, 0x009A
    172e:	90 91 9b 00 	lds	r25, 0x009B
    1732:	8c 17       	cp	r24, r28
    1734:	9d 07       	cpc	r25, r29
    1736:	d0 f2       	brcs	.-76     	; 0x16ec <input_n+0xc>
				generator.pulse_n-= multipler;
    1738:	8c 1b       	sub	r24, r28
    173a:	9d 0b       	sbc	r25, r29
    173c:	0e c0       	rjmp	.+28     	; 0x175a <input_n+0x7a>
		}
		else if(b == BTN_UP)
    173e:	81 30       	cpi	r24, 0x01	; 1
    1740:	89 f4       	brne	.+34     	; 0x1764 <input_n+0x84>
		{
			if(generator.pulse_n < 0xFFFF-multipler )
    1742:	80 91 9a 00 	lds	r24, 0x009A
    1746:	90 91 9b 00 	lds	r25, 0x009B
    174a:	9e 01       	movw	r18, r28
    174c:	20 95       	com	r18
    174e:	30 95       	com	r19
    1750:	82 17       	cp	r24, r18
    1752:	93 07       	cpc	r25, r19
    1754:	58 f6       	brcc	.-106    	; 0x16ec <input_n+0xc>
			generator.pulse_n+= multipler;
    1756:	8c 0f       	add	r24, r28
    1758:	9d 1f       	adc	r25, r29
    175a:	90 93 9b 00 	sts	0x009B, r25
    175e:	80 93 9a 00 	sts	0x009A, r24
    1762:	c4 cf       	rjmp	.-120    	; 0x16ec <input_n+0xc>
		}
		else if(b == BTN_MODE)
    1764:	88 30       	cpi	r24, 0x08	; 8
    1766:	71 f4       	brne	.+28     	; 0x1784 <input_n+0xa4>
		{
			if(multipler < 10000)
    1768:	c0 31       	cpi	r28, 0x10	; 16
    176a:	87 e2       	ldi	r24, 0x27	; 39
    176c:	d8 07       	cpc	r29, r24
    176e:	18 f0       	brcs	.+6      	; 0x1776 <input_n+0x96>
			multipler *= 10;
			else
			multipler = 1;
    1770:	c1 e0       	ldi	r28, 0x01	; 1
    1772:	d0 e0       	ldi	r29, 0x00	; 0
    1774:	bb cf       	rjmp	.-138    	; 0x16ec <input_n+0xc>
			generator.pulse_n+= multipler;
		}
		else if(b == BTN_MODE)
		{
			if(multipler < 10000)
			multipler *= 10;
    1776:	ce 01       	movw	r24, r28
    1778:	18 9f       	mul	r17, r24
    177a:	e0 01       	movw	r28, r0
    177c:	19 9f       	mul	r17, r25
    177e:	d0 0d       	add	r29, r0
    1780:	11 24       	eor	r1, r1
    1782:	b4 cf       	rjmp	.-152    	; 0x16ec <input_n+0xc>
			else
			multipler = 1;
		}
		else if(b == BTN_SET)
    1784:	84 30       	cpi	r24, 0x04	; 4
    1786:	09 f0       	breq	.+2      	; 0x178a <input_n+0xaa>
    1788:	b1 cf       	rjmp	.-158    	; 0x16ec <input_n+0xc>
		{
			break;
		}
	}
}
    178a:	df 91       	pop	r29
    178c:	cf 91       	pop	r28
    178e:	1f 91       	pop	r17
    1790:	08 95       	ret

00001792 <select_val>:


uint8_t select_val(const char* t, const char* v[], uint8_t n)
{
    1792:	af 92       	push	r10
    1794:	bf 92       	push	r11
    1796:	cf 92       	push	r12
    1798:	df 92       	push	r13
    179a:	ef 92       	push	r14
    179c:	ff 92       	push	r15
    179e:	0f 93       	push	r16
    17a0:	1f 93       	push	r17
    17a2:	cf 93       	push	r28
    17a4:	7c 01       	movw	r14, r24
    17a6:	6b 01       	movw	r12, r22
	uint8_t b, i;
	
	i = 0;
    17a8:	c0 e0       	ldi	r28, 0x00	; 0
			if(i > 0)
				i--;
		}
		else if(b == BTN_UP)
		{
			if(i < n-1)
    17aa:	04 2f       	mov	r16, r20
    17ac:	10 e0       	ldi	r17, 0x00	; 0
    17ae:	01 50       	subi	r16, 0x01	; 1
    17b0:	11 09       	sbc	r17, r1
	
	i = 0;
	
	while(1)
	{
		nnl_puts_P(t);
    17b2:	c7 01       	movw	r24, r14
    17b4:	7c dc       	rcall	.-1800   	; 0x10ae <nnl_puts_P>
		nnl_puts_P(v[i]);	
    17b6:	ac 2e       	mov	r10, r28
    17b8:	b1 2c       	mov	r11, r1
    17ba:	f5 01       	movw	r30, r10
    17bc:	ee 0f       	add	r30, r30
    17be:	ff 1f       	adc	r31, r31
    17c0:	ec 0d       	add	r30, r12
    17c2:	fd 1d       	adc	r31, r13
    17c4:	80 81       	ld	r24, Z
    17c6:	91 81       	ldd	r25, Z+1	; 0x01
    17c8:	72 dc       	rcall	.-1820   	; 0x10ae <nnl_puts_P>
		b = btn_wait();
    17ca:	8d dc       	rcall	.-1766   	; 0x10e6 <btn_wait>
		if(b == BTN_DOWN)
    17cc:	82 30       	cpi	r24, 0x02	; 2
    17ce:	21 f4       	brne	.+8      	; 0x17d8 <select_val+0x46>
		{
			if(i > 0)
    17d0:	cc 23       	and	r28, r28
    17d2:	79 f3       	breq	.-34     	; 0x17b2 <select_val+0x20>
				i--;
    17d4:	c1 50       	subi	r28, 0x01	; 1
    17d6:	ed cf       	rjmp	.-38     	; 0x17b2 <select_val+0x20>
		}
		else if(b == BTN_UP)
    17d8:	81 30       	cpi	r24, 0x01	; 1
    17da:	29 f4       	brne	.+10     	; 0x17e6 <select_val+0x54>
		{
			if(i < n-1)
    17dc:	a0 16       	cp	r10, r16
    17de:	b1 06       	cpc	r11, r17
    17e0:	44 f7       	brge	.-48     	; 0x17b2 <select_val+0x20>
			i++;
    17e2:	cf 5f       	subi	r28, 0xFF	; 255
    17e4:	e6 cf       	rjmp	.-52     	; 0x17b2 <select_val+0x20>
		}
		else if(b == BTN_SET)
    17e6:	84 30       	cpi	r24, 0x04	; 4
    17e8:	21 f7       	brne	.-56     	; 0x17b2 <select_val+0x20>
			break;
		}

	}
	return i;
}
    17ea:	8c 2f       	mov	r24, r28
    17ec:	cf 91       	pop	r28
    17ee:	1f 91       	pop	r17
    17f0:	0f 91       	pop	r16
    17f2:	ff 90       	pop	r15
    17f4:	ef 90       	pop	r14
    17f6:	df 90       	pop	r13
    17f8:	cf 90       	pop	r12
    17fa:	bf 90       	pop	r11
    17fc:	af 90       	pop	r10
    17fe:	08 95       	ret

00001800 <input_trig>:

uint8_t input_trig()
{
    1800:	cf 93       	push	r28
    1802:	df 93       	push	r29
    1804:	00 d0       	rcall	.+0      	; 0x1806 <input_trig+0x6>
    1806:	00 d0       	rcall	.+0      	; 0x1808 <input_trig+0x8>
    1808:	00 d0       	rcall	.+0      	; 0x180a <input_trig+0xa>
    180a:	cd b7       	in	r28, 0x3d	; 61
    180c:	de b7       	in	r29, 0x3e	; 62
	const char* values[] = {
    180e:	8b e6       	ldi	r24, 0x6B	; 107
    1810:	96 e0       	ldi	r25, 0x06	; 6
    1812:	9a 83       	std	Y+2, r25	; 0x02
    1814:	89 83       	std	Y+1, r24	; 0x01
    1816:	85 e6       	ldi	r24, 0x65	; 101
    1818:	96 e0       	ldi	r25, 0x06	; 6
    181a:	9c 83       	std	Y+4, r25	; 0x04
    181c:	8b 83       	std	Y+3, r24	; 0x03
    181e:	8f e5       	ldi	r24, 0x5F	; 95
    1820:	96 e0       	ldi	r25, 0x06	; 6
    1822:	9e 83       	std	Y+6, r25	; 0x06
    1824:	8d 83       	std	Y+5, r24	; 0x05
		PSTR("NO"),
		PSTR("RISE "),
		PSTR("FALL ")
	};
	
	return select_val(PSTR("\rTrigger: "), values, 3);
    1826:	43 e0       	ldi	r20, 0x03	; 3
    1828:	be 01       	movw	r22, r28
    182a:	6f 5f       	subi	r22, 0xFF	; 255
    182c:	7f 4f       	sbci	r23, 0xFF	; 255
    182e:	84 e5       	ldi	r24, 0x54	; 84
    1830:	96 e0       	ldi	r25, 0x06	; 6
    1832:	af df       	rcall	.-162    	; 0x1792 <select_val>
}
    1834:	26 96       	adiw	r28, 0x06	; 6
    1836:	0f b6       	in	r0, 0x3f	; 63
    1838:	f8 94       	cli
    183a:	de bf       	out	0x3e, r29	; 62
    183c:	0f be       	out	0x3f, r0	; 63
    183e:	cd bf       	out	0x3d, r28	; 61
    1840:	df 91       	pop	r29
    1842:	cf 91       	pop	r28
    1844:	08 95       	ret

00001846 <input_ext_sync>:

uint8_t input_ext_sync()
{
    1846:	cf 93       	push	r28
    1848:	df 93       	push	r29
    184a:	00 d0       	rcall	.+0      	; 0x184c <input_ext_sync+0x6>
    184c:	00 d0       	rcall	.+0      	; 0x184e <input_ext_sync+0x8>
    184e:	00 d0       	rcall	.+0      	; 0x1850 <input_ext_sync+0xa>
    1850:	cd b7       	in	r28, 0x3d	; 61
    1852:	de b7       	in	r29, 0x3e	; 62
	const char* values[] = {
    1854:	81 e5       	ldi	r24, 0x51	; 81
    1856:	96 e0       	ldi	r25, 0x06	; 6
    1858:	9a 83       	std	Y+2, r25	; 0x02
    185a:	89 83       	std	Y+1, r24	; 0x01
    185c:	8c e4       	ldi	r24, 0x4C	; 76
    185e:	96 e0       	ldi	r25, 0x06	; 6
    1860:	9c 83       	std	Y+4, r25	; 0x04
    1862:	8b 83       	std	Y+3, r24	; 0x03
    1864:	88 e4       	ldi	r24, 0x48	; 72
    1866:	96 e0       	ldi	r25, 0x06	; 6
    1868:	9e 83       	std	Y+6, r25	; 0x06
    186a:	8d 83       	std	Y+5, r24	; 0x05
		PSTR("NO"),
		PSTR("HIGH"),
		PSTR("LOW")
	};
	
	return select_val(PSTR("\rEXT SYNC: "), values, 3);
    186c:	43 e0       	ldi	r20, 0x03	; 3
    186e:	be 01       	movw	r22, r28
    1870:	6f 5f       	subi	r22, 0xFF	; 255
    1872:	7f 4f       	sbci	r23, 0xFF	; 255
    1874:	8c e3       	ldi	r24, 0x3C	; 60
    1876:	96 e0       	ldi	r25, 0x06	; 6
    1878:	8c df       	rcall	.-232    	; 0x1792 <select_val>
}
    187a:	26 96       	adiw	r28, 0x06	; 6
    187c:	0f b6       	in	r0, 0x3f	; 63
    187e:	f8 94       	cli
    1880:	de bf       	out	0x3e, r29	; 62
    1882:	0f be       	out	0x3f, r0	; 63
    1884:	cd bf       	out	0x3d, r28	; 61
    1886:	df 91       	pop	r29
    1888:	cf 91       	pop	r28
    188a:	08 95       	ret

0000188c <lcd_e_port_low>:
      case 4 : LCD_E4_PORT&=~_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                LCD_E_PORT&=~_BV(LCD_E_PIN);
    188c:	c1 98       	cbi	0x18, 1	; 24
    188e:	08 95       	ret

00001890 <lcd_e_port_high>:
      case 4 : LCD_E4_PORT|=_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                LCD_E_PORT|=_BV(LCD_E_PIN);
    1890:	c1 9a       	sbi	0x18, 1	; 24
    1892:	08 95       	ret

00001894 <lcd_write>:
          rs     1: write data
                 0: write instruction
Returns:  none
*************************************************************************/
static void lcd_write(uint8_t data,uint8_t rs)
  {
    1894:	cf 93       	push	r28
    1896:	df 93       	push	r29
    1898:	c8 2f       	mov	r28, r24
    189a:	d6 2f       	mov	r29, r22
          Delay_us(5);
          PrevCmdInvolvedAddressCounter=0;
        }
    #endif

    if (rs)
    189c:	66 23       	and	r22, r22
    189e:	11 f0       	breq	.+4      	; 0x18a4 <lcd_write+0x10>
      {
        lcd_rs_port_high();                            // RS=1: Write Character
    18a0:	c0 9a       	sbi	0x18, 0	; 24
    18a2:	01 c0       	rjmp	.+2      	; 0x18a6 <lcd_write+0x12>
        PrevCmdInvolvedAddressCounter=1;
        #endif
      }
    else
      {
        lcd_rs_port_low();                          // RS=0: Write Command
    18a4:	c0 98       	cbi	0x18, 0	; 24
        PrevCmdInvolvedAddressCounter=0;
        #endif
      }

    #if LCD_BITS==4
      lcd_db7_port_set(data&_BV(7));                  //Output High Nibble
    18a6:	c7 ff       	sbrs	r28, 7
    18a8:	02 c0       	rjmp	.+4      	; 0x18ae <lcd_write+0x1a>
    18aa:	a8 9a       	sbi	0x15, 0	; 21
    18ac:	01 c0       	rjmp	.+2      	; 0x18b0 <lcd_write+0x1c>
    18ae:	a8 98       	cbi	0x15, 0	; 21
      lcd_db6_port_set(data&_BV(6));
    18b0:	c6 ff       	sbrs	r28, 6
    18b2:	02 c0       	rjmp	.+4      	; 0x18b8 <lcd_write+0x24>
    18b4:	a9 9a       	sbi	0x15, 1	; 21
    18b6:	01 c0       	rjmp	.+2      	; 0x18ba <lcd_write+0x26>
    18b8:	a9 98       	cbi	0x15, 1	; 21
      lcd_db5_port_set(data&_BV(5));
    18ba:	c5 ff       	sbrs	r28, 5
    18bc:	02 c0       	rjmp	.+4      	; 0x18c2 <lcd_write+0x2e>
    18be:	aa 9a       	sbi	0x15, 2	; 21
    18c0:	01 c0       	rjmp	.+2      	; 0x18c4 <lcd_write+0x30>
    18c2:	aa 98       	cbi	0x15, 2	; 21
      lcd_db4_port_set(data&_BV(4));
    18c4:	c4 ff       	sbrs	r28, 4
    18c6:	02 c0       	rjmp	.+4      	; 0x18cc <lcd_write+0x38>
    18c8:	ab 9a       	sbi	0x15, 3	; 21
    18ca:	01 c0       	rjmp	.+2      	; 0x18ce <lcd_write+0x3a>
    18cc:	ab 98       	cbi	0x15, 3	; 21

      Delay_ns(100);
    18ce:	00 c0       	rjmp	.+0      	; 0x18d0 <lcd_write+0x3c>
      lcd_e_port_high();
    18d0:	df df       	rcall	.-66     	; 0x1890 <lcd_e_port_high>

      Delay_ns(500);
    18d2:	82 e0       	ldi	r24, 0x02	; 2
    18d4:	8a 95       	dec	r24
    18d6:	f1 f7       	brne	.-4      	; 0x18d4 <lcd_write+0x40>
    18d8:	00 c0       	rjmp	.+0      	; 0x18da <lcd_write+0x46>
      lcd_e_port_low();
    18da:	d8 df       	rcall	.-80     	; 0x188c <lcd_e_port_low>

      lcd_db7_port_set(data&_BV(3));                  //Output High Nibble
    18dc:	c3 ff       	sbrs	r28, 3
    18de:	02 c0       	rjmp	.+4      	; 0x18e4 <lcd_write+0x50>
    18e0:	a8 9a       	sbi	0x15, 0	; 21
    18e2:	01 c0       	rjmp	.+2      	; 0x18e6 <lcd_write+0x52>
    18e4:	a8 98       	cbi	0x15, 0	; 21
      lcd_db6_port_set(data&_BV(2));
    18e6:	c2 ff       	sbrs	r28, 2
    18e8:	02 c0       	rjmp	.+4      	; 0x18ee <lcd_write+0x5a>
    18ea:	a9 9a       	sbi	0x15, 1	; 21
    18ec:	01 c0       	rjmp	.+2      	; 0x18f0 <lcd_write+0x5c>
    18ee:	a9 98       	cbi	0x15, 1	; 21
      lcd_db5_port_set(data&_BV(1));
    18f0:	c1 ff       	sbrs	r28, 1
    18f2:	02 c0       	rjmp	.+4      	; 0x18f8 <lcd_write+0x64>
    18f4:	aa 9a       	sbi	0x15, 2	; 21
    18f6:	01 c0       	rjmp	.+2      	; 0x18fa <lcd_write+0x66>
    18f8:	aa 98       	cbi	0x15, 2	; 21
      lcd_db4_port_set(data&_BV(0));
    18fa:	c0 ff       	sbrs	r28, 0
    18fc:	02 c0       	rjmp	.+4      	; 0x1902 <lcd_write+0x6e>
    18fe:	ab 9a       	sbi	0x15, 3	; 21
    1900:	01 c0       	rjmp	.+2      	; 0x1904 <lcd_write+0x70>
    1902:	ab 98       	cbi	0x15, 3	; 21

      Delay_ns(100);
    1904:	00 c0       	rjmp	.+0      	; 0x1906 <lcd_write+0x72>
      lcd_e_port_high();
    1906:	c4 df       	rcall	.-120    	; 0x1890 <lcd_e_port_high>

      Delay_ns(500);
    1908:	92 e0       	ldi	r25, 0x02	; 2
    190a:	9a 95       	dec	r25
    190c:	f1 f7       	brne	.-4      	; 0x190a <lcd_write+0x76>
    190e:	00 c0       	rjmp	.+0      	; 0x1910 <lcd_write+0x7c>
      lcd_e_port_low();
    1910:	bd df       	rcall	.-134    	; 0x188c <lcd_e_port_low>

      lcd_db7_port_high();                            // All Data Pins High (Inactive)
    1912:	a8 9a       	sbi	0x15, 0	; 21
      lcd_db6_port_high();
    1914:	a9 9a       	sbi	0x15, 1	; 21
      lcd_db5_port_high();
    1916:	aa 9a       	sbi	0x15, 2	; 21
      lcd_db4_port_high();
    1918:	ab 9a       	sbi	0x15, 3	; 21
      lcd_db1_port_high();
      lcd_db0_port_high();
    #endif

    #if (WAIT_MODE==0 || RW_LINE_IMPLEMENTED==0)
      if (!rs && data<=((1<<LCD_CLR) | (1<<LCD_HOME))) // Is command clrscr or home?
    191a:	d1 11       	cpse	r29, r1
    191c:	08 c0       	rjmp	.+16     	; 0x192e <lcd_write+0x9a>
    191e:	c4 30       	cpi	r28, 0x04	; 4
    1920:	30 f4       	brcc	.+12     	; 0x192e <lcd_write+0x9a>
        Delay_us(1640);
    1922:	8f e9       	ldi	r24, 0x9F	; 159
    1924:	99 e1       	ldi	r25, 0x19	; 25
    1926:	01 97       	sbiw	r24, 0x01	; 1
    1928:	f1 f7       	brne	.-4      	; 0x1926 <lcd_write+0x92>
    192a:	00 c0       	rjmp	.+0      	; 0x192c <lcd_write+0x98>
    192c:	03 c0       	rjmp	.+6      	; 0x1934 <lcd_write+0xa0>
      else Delay_us(40);
    192e:	95 ed       	ldi	r25, 0xD5	; 213
    1930:	9a 95       	dec	r25
    1932:	f1 f7       	brne	.-4      	; 0x1930 <lcd_write+0x9c>
    1934:	00 00       	nop
    #endif
  }
    1936:	df 91       	pop	r29
    1938:	cf 91       	pop	r28
    193a:	08 95       	ret

0000193c <lcd_command>:
Input:   instruction to send to LCD controller, see HD44780 data sheet
Returns: none
*************************************************************************/
void lcd_command(uint8_t cmd)
  {
    lcd_write(cmd,0);
    193c:	60 e0       	ldi	r22, 0x00	; 0
    193e:	aa cf       	rjmp	.-172    	; 0x1894 <lcd_write>

00001940 <lcd_goto>:
Input:    pos position
Returns:  none
*************************************************************************/
void lcd_goto(uint8_t pos)
  {
    lcd_command((1<<LCD_DDRAM)+pos);
    1940:	80 58       	subi	r24, 0x80	; 128
    1942:	fc cf       	rjmp	.-8      	; 0x193c <lcd_command>

00001944 <lcd_clrscr>:
Input:    none
Returns:  none
*************************************************************************/
void lcd_clrscr()
  {
    lcd_command(1<<LCD_CLR);
    1944:	81 e0       	ldi	r24, 0x01	; 1
    1946:	fa cf       	rjmp	.-12     	; 0x193c <lcd_command>

00001948 <lcd_putc>:
Input:    character to be displayed
Returns:  none
*************************************************************************/
void lcd_putc(char c)
  {
    lcd_write(c,1);
    1948:	61 e0       	ldi	r22, 0x01	; 1
    194a:	a4 cf       	rjmp	.-184    	; 0x1894 <lcd_write>

0000194c <lcd_init>:
      case 4 : DDR(LCD_E4_PORT)|=_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                DDR(LCD_E_PORT)|=_BV(LCD_E_PIN);
    194c:	b9 9a       	sbi	0x17, 1	; 23
*************************************************************************/
void lcd_init()
  {
    //Set All Pins as Output
    lcd_e_ddr_high();
    lcd_rs_ddr_high();
    194e:	b8 9a       	sbi	0x17, 0	; 23
    #if RW_LINE_IMPLEMENTED==1
      lcd_rw_ddr_high();
    #endif
    lcd_db7_ddr_high();
    1950:	a0 9a       	sbi	0x14, 0	; 20
    lcd_db6_ddr_high();
    1952:	a1 9a       	sbi	0x14, 1	; 20
    lcd_db5_ddr_high();
    1954:	a2 9a       	sbi	0x14, 2	; 20
    lcd_db4_ddr_high();
    1956:	a3 9a       	sbi	0x14, 3	; 20
      lcd_db1_ddr_high();
      lcd_db0_ddr_high();
    #endif

    //Set All Control Lines Low
    lcd_e_port_low();
    1958:	99 df       	rcall	.-206    	; 0x188c <lcd_e_port_low>
    lcd_rs_port_low();
    195a:	c0 98       	cbi	0x18, 0	; 24
    #if RW_LINE_IMPLEMENTED==1
      lcd_rw_port_low();
    #endif

    //Set All Data Lines High
    lcd_db7_port_high();
    195c:	a8 9a       	sbi	0x15, 0	; 21
    lcd_db6_port_high();
    195e:	a9 9a       	sbi	0x15, 1	; 21
    lcd_db5_port_high();
    1960:	aa 9a       	sbi	0x15, 2	; 21
    lcd_db4_port_high();
    1962:	ab 9a       	sbi	0x15, 3	; 21
      lcd_db1_port_high();
      lcd_db0_port_high();
    #endif

    //Startup Delay
    Delay_ms(DELAY_RESET);
    1964:	8f e5       	ldi	r24, 0x5F	; 95
    1966:	9a ee       	ldi	r25, 0xEA	; 234
    1968:	01 97       	sbiw	r24, 0x01	; 1
    196a:	f1 f7       	brne	.-4      	; 0x1968 <lcd_init+0x1c>
    196c:	00 c0       	rjmp	.+0      	; 0x196e <lcd_init+0x22>
    196e:	00 00       	nop

    //Initialize Display
    lcd_db7_port_low();
    1970:	a8 98       	cbi	0x15, 0	; 21
    lcd_db6_port_low();
    1972:	a9 98       	cbi	0x15, 1	; 21
    Delay_ns(100);
    1974:	00 c0       	rjmp	.+0      	; 0x1976 <lcd_init+0x2a>
    lcd_e_port_high();
    1976:	8c df       	rcall	.-232    	; 0x1890 <lcd_e_port_high>
    Delay_ns(500);
    1978:	92 e0       	ldi	r25, 0x02	; 2
    197a:	9a 95       	dec	r25
    197c:	f1 f7       	brne	.-4      	; 0x197a <lcd_init+0x2e>
    197e:	00 c0       	rjmp	.+0      	; 0x1980 <lcd_init+0x34>
    lcd_e_port_low();
    1980:	85 df       	rcall	.-246    	; 0x188c <lcd_e_port_low>

    Delay_us(4100);
    1982:	8f e0       	ldi	r24, 0x0F	; 15
    1984:	90 e4       	ldi	r25, 0x40	; 64
    1986:	01 97       	sbiw	r24, 0x01	; 1
    1988:	f1 f7       	brne	.-4      	; 0x1986 <lcd_init+0x3a>
    198a:	00 c0       	rjmp	.+0      	; 0x198c <lcd_init+0x40>
    198c:	00 00       	nop

    lcd_e_port_high();
    198e:	80 df       	rcall	.-256    	; 0x1890 <lcd_e_port_high>
    Delay_ns(500);
    1990:	92 e0       	ldi	r25, 0x02	; 2
    1992:	9a 95       	dec	r25
    1994:	f1 f7       	brne	.-4      	; 0x1992 <lcd_init+0x46>
    1996:	00 c0       	rjmp	.+0      	; 0x1998 <lcd_init+0x4c>
    lcd_e_port_low();
    1998:	79 df       	rcall	.-270    	; 0x188c <lcd_e_port_low>

    Delay_us(100);
    199a:	8f e8       	ldi	r24, 0x8F	; 143
    199c:	91 e0       	ldi	r25, 0x01	; 1
    199e:	01 97       	sbiw	r24, 0x01	; 1
    19a0:	f1 f7       	brne	.-4      	; 0x199e <lcd_init+0x52>
    19a2:	00 c0       	rjmp	.+0      	; 0x19a4 <lcd_init+0x58>
    19a4:	00 00       	nop

    lcd_e_port_high();
    19a6:	74 df       	rcall	.-280    	; 0x1890 <lcd_e_port_high>
    Delay_ns(500);
    19a8:	92 e0       	ldi	r25, 0x02	; 2
    19aa:	9a 95       	dec	r25
    19ac:	f1 f7       	brne	.-4      	; 0x19aa <lcd_init+0x5e>
    19ae:	00 c0       	rjmp	.+0      	; 0x19b0 <lcd_init+0x64>
    lcd_e_port_low();
    19b0:	6d df       	rcall	.-294    	; 0x188c <lcd_e_port_low>

    Delay_us(40);
    19b2:	85 ed       	ldi	r24, 0xD5	; 213
    19b4:	8a 95       	dec	r24
    19b6:	f1 f7       	brne	.-4      	; 0x19b4 <lcd_init+0x68>
    19b8:	00 00       	nop

    //Init differs between 4-bit and 8-bit from here
    #if (LCD_BITS==4)
      lcd_db4_port_low();
    19ba:	ab 98       	cbi	0x15, 3	; 21
      Delay_ns(100);
    19bc:	00 c0       	rjmp	.+0      	; 0x19be <lcd_init+0x72>
      lcd_e_port_high();
    19be:	68 df       	rcall	.-304    	; 0x1890 <lcd_e_port_high>
      Delay_ns(500);
    19c0:	92 e0       	ldi	r25, 0x02	; 2
    19c2:	9a 95       	dec	r25
    19c4:	f1 f7       	brne	.-4      	; 0x19c2 <lcd_init+0x76>
    19c6:	00 c0       	rjmp	.+0      	; 0x19c8 <lcd_init+0x7c>
      lcd_e_port_low();
    19c8:	61 df       	rcall	.-318    	; 0x188c <lcd_e_port_low>
      Delay_us(40);
    19ca:	85 ed       	ldi	r24, 0xD5	; 213
    19cc:	8a 95       	dec	r24
    19ce:	f1 f7       	brne	.-4      	; 0x19cc <lcd_init+0x80>
    19d0:	00 00       	nop

      lcd_db4_port_low();
    19d2:	ab 98       	cbi	0x15, 3	; 21
      Delay_ns(100);
    19d4:	00 c0       	rjmp	.+0      	; 0x19d6 <lcd_init+0x8a>
      lcd_e_port_high();
    19d6:	5c df       	rcall	.-328    	; 0x1890 <lcd_e_port_high>
      Delay_ns(500);
    19d8:	92 e0       	ldi	r25, 0x02	; 2
    19da:	9a 95       	dec	r25
    19dc:	f1 f7       	brne	.-4      	; 0x19da <lcd_init+0x8e>
    19de:	00 c0       	rjmp	.+0      	; 0x19e0 <lcd_init+0x94>
      lcd_e_port_low();
    19e0:	55 df       	rcall	.-342    	; 0x188c <lcd_e_port_low>
      Delay_ns(500);
    19e2:	82 e0       	ldi	r24, 0x02	; 2
    19e4:	8a 95       	dec	r24
    19e6:	f1 f7       	brne	.-4      	; 0x19e4 <lcd_init+0x98>
    19e8:	00 c0       	rjmp	.+0      	; 0x19ea <lcd_init+0x9e>

      #if (LCD_DISPLAYS==1)
        if (LCD_DISPLAY_LINES>1)
          lcd_db7_port_high();
    19ea:	a8 9a       	sbi	0x15, 0	; 21
          }
        if (c>1)
          lcd_db7_port_high();
      #endif

      Delay_ns(100);
    19ec:	00 c0       	rjmp	.+0      	; 0x19ee <lcd_init+0xa2>
      lcd_e_port_high();
    19ee:	50 df       	rcall	.-352    	; 0x1890 <lcd_e_port_high>
      Delay_ns(500);
    19f0:	92 e0       	ldi	r25, 0x02	; 2
    19f2:	9a 95       	dec	r25
    19f4:	f1 f7       	brne	.-4      	; 0x19f2 <lcd_init+0xa6>
    19f6:	00 c0       	rjmp	.+0      	; 0x19f8 <lcd_init+0xac>
      lcd_e_port_low();
    19f8:	49 df       	rcall	.-366    	; 0x188c <lcd_e_port_low>
      Delay_us(40);
    19fa:	85 ed       	ldi	r24, 0xD5	; 213
    19fc:	8a 95       	dec	r24
    19fe:	f1 f7       	brne	.-4      	; 0x19fc <lcd_init+0xb0>
    1a00:	00 00       	nop
      lcd_e_port_low();
      Delay_us(40);
    #endif

    //Display Off
    lcd_command(_BV(LCD_DISPLAYMODE));
    1a02:	88 e0       	ldi	r24, 0x08	; 8
    1a04:	9b df       	rcall	.-202    	; 0x193c <lcd_command>

    //Display Clear
    lcd_clrscr();
    1a06:	9e df       	rcall	.-196    	; 0x1944 <lcd_clrscr>

    //Entry Mode Set
    lcd_command(_BV(LCD_ENTRY_MODE) | _BV(LCD_ENTRY_INC));
    1a08:	86 e0       	ldi	r24, 0x06	; 6
    1a0a:	98 df       	rcall	.-208    	; 0x193c <lcd_command>

    //Display On
    lcd_command(_BV(LCD_DISPLAYMODE) | _BV(LCD_DISPLAYMODE_ON));
    1a0c:	8c e0       	ldi	r24, 0x0C	; 12
    1a0e:	96 cf       	rjmp	.-212    	; 0x193c <lcd_command>

00001a10 <vsync_pulse>:
#include "TV_video_generator.h"


 void vsync_pulse()
{
      R2RPORT = LEVEL_SYNC; 
    1a10:	12 ba       	out	0x12, r1	; 18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1a12:	80 ea       	ldi	r24, 0xA0	; 160
    1a14:	8a 95       	dec	r24
    1a16:	f1 f7       	brne	.-4      	; 0x1a14 <vsync_pulse+0x4>
      _delay_us(30); 
      R2RPORT = LEVEL_BLACK; 
    1a18:	8f e0       	ldi	r24, 0x0F	; 15
    1a1a:	82 bb       	out	0x12, r24	; 18
    1a1c:	8a e0       	ldi	r24, 0x0A	; 10
    1a1e:	8a 95       	dec	r24
    1a20:	f1 f7       	brne	.-4      	; 0x1a1e <vsync_pulse+0xe>
    1a22:	00 c0       	rjmp	.+0      	; 0x1a24 <vsync_pulse+0x14>
    1a24:	08 95       	ret

00001a26 <equal_pulse>:
      _delay_us(2); 
}

 void equal_pulse()
{
      R2RPORT = LEVEL_SYNC; 
    1a26:	12 ba       	out	0x12, r1	; 18
    1a28:	8a e0       	ldi	r24, 0x0A	; 10
    1a2a:	8a 95       	dec	r24
    1a2c:	f1 f7       	brne	.-4      	; 0x1a2a <equal_pulse+0x4>
    1a2e:	00 c0       	rjmp	.+0      	; 0x1a30 <equal_pulse+0xa>
      _delay_us(2); 
      R2RPORT = LEVEL_BLACK; 
    1a30:	8f e0       	ldi	r24, 0x0F	; 15
    1a32:	82 bb       	out	0x12, r24	; 18
    1a34:	80 ea       	ldi	r24, 0xA0	; 160
    1a36:	8a 95       	dec	r24
    1a38:	f1 f7       	brne	.-4      	; 0x1a36 <equal_pulse+0x10>
    1a3a:	08 95       	ret

00001a3c <hsync_pulse>:
      _delay_us(30);
}

 void hsync_pulse()
{
      R2RPORT = LEVEL_SYNC; 
    1a3c:	12 ba       	out	0x12, r1	; 18
    1a3e:	8a e1       	ldi	r24, 0x1A	; 26
    1a40:	8a 95       	dec	r24
    1a42:	f1 f7       	brne	.-4      	; 0x1a40 <hsync_pulse+0x4>
    1a44:	00 c0       	rjmp	.+0      	; 0x1a46 <hsync_pulse+0xa>
      _delay_us(5); //4.7us
      R2RPORT = LEVEL_BLACK; 
    1a46:	8f e0       	ldi	r24, 0x0F	; 15
    1a48:	82 bb       	out	0x12, r24	; 18
    1a4a:	85 e2       	ldi	r24, 0x25	; 37
    1a4c:	8a 95       	dec	r24
    1a4e:	f1 f7       	brne	.-4      	; 0x1a4c <hsync_pulse+0x10>
    1a50:	00 00       	nop
    1a52:	08 95       	ret

00001a54 <tv_vbars>:
}
*/


void tv_vbars()
{
    1a54:	ff 92       	push	r15
    1a56:	0f 93       	push	r16
    1a58:	1f 93       	push	r17
    1a5a:	cf 93       	push	r28
    1a5c:	df 93       	push	r29
    1a5e:	c1 e3       	ldi	r28, 0x31	; 49
    1a60:	d1 e0       	ldi	r29, 0x01	; 1
	uint16_t i;
	// 6-310 (305 lines):
	for( i = 0; i < 305; i++)
	{
		hsync_pulse();
		R2RPORT = LEVEL_GRAY; _delay_us(8);
    1a62:	1e e1       	ldi	r17, 0x1E	; 30
		R2RPORT =LEVEL_BLACK; _delay_us(14);
    1a64:	0f e0       	ldi	r16, 0x0F	; 15
		R2RPORT =LEVEL_WHITE; _delay_us(8);
    1a66:	83 e3       	ldi	r24, 0x33	; 51
    1a68:	f8 2e       	mov	r15, r24
{
	uint16_t i;
	// 6-310 (305 lines):
	for( i = 0; i < 305; i++)
	{
		hsync_pulse();
    1a6a:	e8 df       	rcall	.-48     	; 0x1a3c <hsync_pulse>
		R2RPORT = LEVEL_GRAY; _delay_us(8);
    1a6c:	12 bb       	out	0x12, r17	; 18
    1a6e:	8a e2       	ldi	r24, 0x2A	; 42
    1a70:	8a 95       	dec	r24
    1a72:	f1 f7       	brne	.-4      	; 0x1a70 <tv_vbars+0x1c>
    1a74:	00 c0       	rjmp	.+0      	; 0x1a76 <tv_vbars+0x22>
		R2RPORT =LEVEL_BLACK; _delay_us(14);
    1a76:	02 bb       	out	0x12, r16	; 18
    1a78:	8a e4       	ldi	r24, 0x4A	; 74
    1a7a:	8a 95       	dec	r24
    1a7c:	f1 f7       	brne	.-4      	; 0x1a7a <tv_vbars+0x26>
    1a7e:	00 c0       	rjmp	.+0      	; 0x1a80 <tv_vbars+0x2c>
		R2RPORT =LEVEL_WHITE; _delay_us(8);
    1a80:	f2 ba       	out	0x12, r15	; 18
    1a82:	8a e2       	ldi	r24, 0x2A	; 42
    1a84:	8a 95       	dec	r24
    1a86:	f1 f7       	brne	.-4      	; 0x1a84 <tv_vbars+0x30>
    1a88:	00 c0       	rjmp	.+0      	; 0x1a8a <tv_vbars+0x36>
		R2RPORT =LEVEL_BLACK; _delay_us(14);
    1a8a:	02 bb       	out	0x12, r16	; 18
    1a8c:	8a e4       	ldi	r24, 0x4A	; 74
    1a8e:	8a 95       	dec	r24
    1a90:	f1 f7       	brne	.-4      	; 0x1a8e <tv_vbars+0x3a>
    1a92:	00 c0       	rjmp	.+0      	; 0x1a94 <tv_vbars+0x40>
		R2RPORT =LEVEL_GRAY; _delay_us(8);
    1a94:	12 bb       	out	0x12, r17	; 18
    1a96:	8a e2       	ldi	r24, 0x2A	; 42
    1a98:	8a 95       	dec	r24
    1a9a:	f1 f7       	brne	.-4      	; 0x1a98 <tv_vbars+0x44>
    1a9c:	00 c0       	rjmp	.+0      	; 0x1a9e <tv_vbars+0x4a>
    1a9e:	21 97       	sbiw	r28, 0x01	; 1

void tv_vbars()
{
	uint16_t i;
	// 6-310 (305 lines):
	for( i = 0; i < 305; i++)
    1aa0:	21 f7       	brne	.-56     	; 0x1a6a <tv_vbars+0x16>
		R2RPORT =LEVEL_BLACK; _delay_us(14);
		R2RPORT =LEVEL_WHITE; _delay_us(8);
		R2RPORT =LEVEL_BLACK; _delay_us(14);
		R2RPORT =LEVEL_GRAY; _delay_us(8);
	}
}
    1aa2:	df 91       	pop	r29
    1aa4:	cf 91       	pop	r28
    1aa6:	1f 91       	pop	r17
    1aa8:	0f 91       	pop	r16
    1aaa:	ff 90       	pop	r15
    1aac:	08 95       	ret

00001aae <tv_gen>:




void tv_gen(void(*f)(void))
{
    1aae:	cf 93       	push	r28
    1ab0:	df 93       	push	r29
    1ab2:	ec 01       	movw	r28, r24
  
      R2RPORT = 0;
    1ab4:	12 ba       	out	0x12, r1	; 18
      while(!btnCheck(BTN_START))
    1ab6:	9c 9b       	sbis	0x13, 4	; 19
    1ab8:	23 c0       	rjmp	.+70     	; 0x1b00 <tv_gen+0x52>
      {
	      
	      // 1:
	      vsync_pulse(); vsync_pulse();
    1aba:	aa df       	rcall	.-172    	; 0x1a10 <vsync_pulse>
    1abc:	a9 df       	rcall	.-174    	; 0x1a10 <vsync_pulse>
	      // 2:
	      vsync_pulse(); vsync_pulse();
    1abe:	a8 df       	rcall	.-176    	; 0x1a10 <vsync_pulse>
    1ac0:	a7 df       	rcall	.-178    	; 0x1a10 <vsync_pulse>
	      // 3:
	      vsync_pulse(); equal_pulse();
    1ac2:	a6 df       	rcall	.-180    	; 0x1a10 <vsync_pulse>
    1ac4:	b0 df       	rcall	.-160    	; 0x1a26 <equal_pulse>
	      // 4:
	      equal_pulse(); equal_pulse();
    1ac6:	af df       	rcall	.-162    	; 0x1a26 <equal_pulse>
    1ac8:	ae df       	rcall	.-164    	; 0x1a26 <equal_pulse>
	      // 5:
	      equal_pulse(); equal_pulse();
    1aca:	ad df       	rcall	.-166    	; 0x1a26 <equal_pulse>
    1acc:	ac df       	rcall	.-168    	; 0x1a26 <equal_pulse>
	      
		  f();
    1ace:	fe 01       	movw	r30, r28
    1ad0:	09 95       	icall
	      
	      // 311:
	      equal_pulse(); equal_pulse();
    1ad2:	a9 df       	rcall	.-174    	; 0x1a26 <equal_pulse>
    1ad4:	a8 df       	rcall	.-176    	; 0x1a26 <equal_pulse>
	      // 312:
	      equal_pulse(); equal_pulse();
    1ad6:	a7 df       	rcall	.-178    	; 0x1a26 <equal_pulse>
    1ad8:	a6 df       	rcall	.-180    	; 0x1a26 <equal_pulse>
	      // 313:
	      equal_pulse(); vsync_pulse();
    1ada:	a5 df       	rcall	.-182    	; 0x1a26 <equal_pulse>
    1adc:	99 df       	rcall	.-206    	; 0x1a10 <vsync_pulse>
	      // 314:
	      vsync_pulse(); vsync_pulse();
    1ade:	98 df       	rcall	.-208    	; 0x1a10 <vsync_pulse>
    1ae0:	97 df       	rcall	.-210    	; 0x1a10 <vsync_pulse>
	      // 315:
	      vsync_pulse(); vsync_pulse();
    1ae2:	96 df       	rcall	.-212    	; 0x1a10 <vsync_pulse>
    1ae4:	95 df       	rcall	.-214    	; 0x1a10 <vsync_pulse>
	      // 316:
	      equal_pulse(); equal_pulse();
    1ae6:	9f df       	rcall	.-194    	; 0x1a26 <equal_pulse>
    1ae8:	9e df       	rcall	.-196    	; 0x1a26 <equal_pulse>
	      // 317:
	      equal_pulse(); equal_pulse();
    1aea:	9d df       	rcall	.-198    	; 0x1a26 <equal_pulse>
    1aec:	9c df       	rcall	.-200    	; 0x1a26 <equal_pulse>
	      
	      // 318-622 (305 lines):
	      f();
    1aee:	fe 01       	movw	r30, r28
    1af0:	09 95       	icall
	      
	      // 623:
	      equal_pulse(); equal_pulse();
    1af2:	99 df       	rcall	.-206    	; 0x1a26 <equal_pulse>
    1af4:	98 df       	rcall	.-208    	; 0x1a26 <equal_pulse>
	      // 624:
	      equal_pulse(); equal_pulse();
    1af6:	97 df       	rcall	.-210    	; 0x1a26 <equal_pulse>
    1af8:	96 df       	rcall	.-212    	; 0x1a26 <equal_pulse>
	      // 625:
	      equal_pulse(); equal_pulse();
    1afa:	95 df       	rcall	.-214    	; 0x1a26 <equal_pulse>
    1afc:	94 df       	rcall	.-216    	; 0x1a26 <equal_pulse>
    1afe:	db cf       	rjmp	.-74     	; 0x1ab6 <tv_gen+0x8>
      }
	R2RPORT = 0;
    1b00:	12 ba       	out	0x12, r1	; 18
    1b02:	df 91       	pop	r29
    1b04:	cf 91       	pop	r28
    1b06:	08 95       	ret

00001b08 <__mulsi3>:
    1b08:	db 01       	movw	r26, r22
    1b0a:	8f 93       	push	r24
    1b0c:	9f 93       	push	r25
    1b0e:	2d d0       	rcall	.+90     	; 0x1b6a <__muluhisi3>
    1b10:	bf 91       	pop	r27
    1b12:	af 91       	pop	r26
    1b14:	a2 9f       	mul	r26, r18
    1b16:	80 0d       	add	r24, r0
    1b18:	91 1d       	adc	r25, r1
    1b1a:	a3 9f       	mul	r26, r19
    1b1c:	90 0d       	add	r25, r0
    1b1e:	b2 9f       	mul	r27, r18
    1b20:	90 0d       	add	r25, r0
    1b22:	11 24       	eor	r1, r1
    1b24:	08 95       	ret

00001b26 <__udivmodsi4>:
    1b26:	a1 e2       	ldi	r26, 0x21	; 33
    1b28:	1a 2e       	mov	r1, r26
    1b2a:	aa 1b       	sub	r26, r26
    1b2c:	bb 1b       	sub	r27, r27
    1b2e:	fd 01       	movw	r30, r26
    1b30:	0d c0       	rjmp	.+26     	; 0x1b4c <__udivmodsi4_ep>

00001b32 <__udivmodsi4_loop>:
    1b32:	aa 1f       	adc	r26, r26
    1b34:	bb 1f       	adc	r27, r27
    1b36:	ee 1f       	adc	r30, r30
    1b38:	ff 1f       	adc	r31, r31
    1b3a:	a2 17       	cp	r26, r18
    1b3c:	b3 07       	cpc	r27, r19
    1b3e:	e4 07       	cpc	r30, r20
    1b40:	f5 07       	cpc	r31, r21
    1b42:	20 f0       	brcs	.+8      	; 0x1b4c <__udivmodsi4_ep>
    1b44:	a2 1b       	sub	r26, r18
    1b46:	b3 0b       	sbc	r27, r19
    1b48:	e4 0b       	sbc	r30, r20
    1b4a:	f5 0b       	sbc	r31, r21

00001b4c <__udivmodsi4_ep>:
    1b4c:	66 1f       	adc	r22, r22
    1b4e:	77 1f       	adc	r23, r23
    1b50:	88 1f       	adc	r24, r24
    1b52:	99 1f       	adc	r25, r25
    1b54:	1a 94       	dec	r1
    1b56:	69 f7       	brne	.-38     	; 0x1b32 <__udivmodsi4_loop>
    1b58:	60 95       	com	r22
    1b5a:	70 95       	com	r23
    1b5c:	80 95       	com	r24
    1b5e:	90 95       	com	r25
    1b60:	9b 01       	movw	r18, r22
    1b62:	ac 01       	movw	r20, r24
    1b64:	bd 01       	movw	r22, r26
    1b66:	cf 01       	movw	r24, r30
    1b68:	08 95       	ret

00001b6a <__muluhisi3>:
    1b6a:	6e d0       	rcall	.+220    	; 0x1c48 <__umulhisi3>
    1b6c:	a5 9f       	mul	r26, r21
    1b6e:	90 0d       	add	r25, r0
    1b70:	b4 9f       	mul	r27, r20
    1b72:	90 0d       	add	r25, r0
    1b74:	a4 9f       	mul	r26, r20
    1b76:	80 0d       	add	r24, r0
    1b78:	91 1d       	adc	r25, r1
    1b7a:	11 24       	eor	r1, r1
    1b7c:	08 95       	ret

00001b7e <__umoddi3>:
    1b7e:	68 94       	set
    1b80:	01 c0       	rjmp	.+2      	; 0x1b84 <__udivdi3_umoddi3>

00001b82 <__udivdi3>:
    1b82:	e8 94       	clt

00001b84 <__udivdi3_umoddi3>:
    1b84:	8f 92       	push	r8
    1b86:	9f 92       	push	r9
    1b88:	cf 93       	push	r28
    1b8a:	df 93       	push	r29
    1b8c:	05 d0       	rcall	.+10     	; 0x1b98 <__udivmod64>
    1b8e:	df 91       	pop	r29
    1b90:	cf 91       	pop	r28
    1b92:	9f 90       	pop	r9
    1b94:	8f 90       	pop	r8
    1b96:	08 95       	ret

00001b98 <__udivmod64>:
    1b98:	88 24       	eor	r8, r8
    1b9a:	99 24       	eor	r9, r9
    1b9c:	f4 01       	movw	r30, r8
    1b9e:	e4 01       	movw	r28, r8
    1ba0:	b0 e4       	ldi	r27, 0x40	; 64
    1ba2:	1b 2e       	mov	r1, r27
    1ba4:	d4 01       	movw	r26, r8
    1ba6:	9d 15       	cp	r25, r13
    1ba8:	8e 04       	cpc	r8, r14
    1baa:	9f 04       	cpc	r9, r15
    1bac:	e0 07       	cpc	r30, r16
    1bae:	f1 07       	cpc	r31, r17
    1bb0:	38 f4       	brcc	.+14     	; 0x1bc0 <__udivmod64+0x28>
    1bb2:	fc 01       	movw	r30, r24
    1bb4:	4b 01       	movw	r8, r22
    1bb6:	ca 01       	movw	r24, r20
    1bb8:	b9 01       	movw	r22, r18
    1bba:	ad 01       	movw	r20, r26
    1bbc:	9e 01       	movw	r18, r28
    1bbe:	16 94       	lsr	r1
    1bc0:	22 0f       	add	r18, r18
    1bc2:	33 1f       	adc	r19, r19
    1bc4:	44 1f       	adc	r20, r20
    1bc6:	55 1f       	adc	r21, r21
    1bc8:	66 1f       	adc	r22, r22
    1bca:	77 1f       	adc	r23, r23
    1bcc:	88 1f       	adc	r24, r24
    1bce:	99 1f       	adc	r25, r25
    1bd0:	88 1c       	adc	r8, r8
    1bd2:	99 1c       	adc	r9, r9
    1bd4:	ee 1f       	adc	r30, r30
    1bd6:	ff 1f       	adc	r31, r31
    1bd8:	cc 1f       	adc	r28, r28
    1bda:	dd 1f       	adc	r29, r29
    1bdc:	aa 1f       	adc	r26, r26
    1bde:	bb 1f       	adc	r27, r27
    1be0:	8a 14       	cp	r8, r10
    1be2:	9b 04       	cpc	r9, r11
    1be4:	ec 05       	cpc	r30, r12
    1be6:	fd 05       	cpc	r31, r13
    1be8:	ce 05       	cpc	r28, r14
    1bea:	df 05       	cpc	r29, r15
    1bec:	a0 07       	cpc	r26, r16
    1bee:	b1 07       	cpc	r27, r17
    1bf0:	48 f0       	brcs	.+18     	; 0x1c04 <__udivmod64+0x6c>
    1bf2:	8a 18       	sub	r8, r10
    1bf4:	9b 08       	sbc	r9, r11
    1bf6:	ec 09       	sbc	r30, r12
    1bf8:	fd 09       	sbc	r31, r13
    1bfa:	ce 09       	sbc	r28, r14
    1bfc:	df 09       	sbc	r29, r15
    1bfe:	a0 0b       	sbc	r26, r16
    1c00:	b1 0b       	sbc	r27, r17
    1c02:	21 60       	ori	r18, 0x01	; 1
    1c04:	1a 94       	dec	r1
    1c06:	e1 f6       	brne	.-72     	; 0x1bc0 <__udivmod64+0x28>
    1c08:	2e f4       	brtc	.+10     	; 0x1c14 <__udivmod64+0x7c>
    1c0a:	94 01       	movw	r18, r8
    1c0c:	af 01       	movw	r20, r30
    1c0e:	be 01       	movw	r22, r28
    1c10:	cd 01       	movw	r24, r26
    1c12:	00 0c       	add	r0, r0
    1c14:	08 95       	ret

00001c16 <__ashldi3>:
    1c16:	0f 93       	push	r16
    1c18:	08 30       	cpi	r16, 0x08	; 8
    1c1a:	90 f0       	brcs	.+36     	; 0x1c40 <__ashldi3+0x2a>
    1c1c:	98 2f       	mov	r25, r24
    1c1e:	87 2f       	mov	r24, r23
    1c20:	76 2f       	mov	r23, r22
    1c22:	65 2f       	mov	r22, r21
    1c24:	54 2f       	mov	r21, r20
    1c26:	43 2f       	mov	r20, r19
    1c28:	32 2f       	mov	r19, r18
    1c2a:	22 27       	eor	r18, r18
    1c2c:	08 50       	subi	r16, 0x08	; 8
    1c2e:	f4 cf       	rjmp	.-24     	; 0x1c18 <__ashldi3+0x2>
    1c30:	22 0f       	add	r18, r18
    1c32:	33 1f       	adc	r19, r19
    1c34:	44 1f       	adc	r20, r20
    1c36:	55 1f       	adc	r21, r21
    1c38:	66 1f       	adc	r22, r22
    1c3a:	77 1f       	adc	r23, r23
    1c3c:	88 1f       	adc	r24, r24
    1c3e:	99 1f       	adc	r25, r25
    1c40:	0a 95       	dec	r16
    1c42:	b2 f7       	brpl	.-20     	; 0x1c30 <__ashldi3+0x1a>
    1c44:	0f 91       	pop	r16
    1c46:	08 95       	ret

00001c48 <__umulhisi3>:
    1c48:	a2 9f       	mul	r26, r18
    1c4a:	b0 01       	movw	r22, r0
    1c4c:	b3 9f       	mul	r27, r19
    1c4e:	c0 01       	movw	r24, r0
    1c50:	a3 9f       	mul	r26, r19
    1c52:	01 d0       	rcall	.+2      	; 0x1c56 <__umulhisi3+0xe>
    1c54:	b2 9f       	mul	r27, r18
    1c56:	70 0d       	add	r23, r0
    1c58:	81 1d       	adc	r24, r1
    1c5a:	11 24       	eor	r1, r1
    1c5c:	91 1d       	adc	r25, r1
    1c5e:	08 95       	ret

00001c60 <do_rand>:
    1c60:	8f 92       	push	r8
    1c62:	9f 92       	push	r9
    1c64:	af 92       	push	r10
    1c66:	bf 92       	push	r11
    1c68:	cf 92       	push	r12
    1c6a:	df 92       	push	r13
    1c6c:	ef 92       	push	r14
    1c6e:	ff 92       	push	r15
    1c70:	cf 93       	push	r28
    1c72:	df 93       	push	r29
    1c74:	ec 01       	movw	r28, r24
    1c76:	68 81       	ld	r22, Y
    1c78:	79 81       	ldd	r23, Y+1	; 0x01
    1c7a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c7c:	9b 81       	ldd	r25, Y+3	; 0x03
    1c7e:	61 15       	cp	r22, r1
    1c80:	71 05       	cpc	r23, r1
    1c82:	81 05       	cpc	r24, r1
    1c84:	91 05       	cpc	r25, r1
    1c86:	21 f4       	brne	.+8      	; 0x1c90 <do_rand+0x30>
    1c88:	64 e2       	ldi	r22, 0x24	; 36
    1c8a:	79 ed       	ldi	r23, 0xD9	; 217
    1c8c:	8b e5       	ldi	r24, 0x5B	; 91
    1c8e:	97 e0       	ldi	r25, 0x07	; 7
    1c90:	2d e1       	ldi	r18, 0x1D	; 29
    1c92:	33 ef       	ldi	r19, 0xF3	; 243
    1c94:	41 e0       	ldi	r20, 0x01	; 1
    1c96:	50 e0       	ldi	r21, 0x00	; 0
    1c98:	7b d0       	rcall	.+246    	; 0x1d90 <__divmodsi4>
    1c9a:	49 01       	movw	r8, r18
    1c9c:	5a 01       	movw	r10, r20
    1c9e:	9b 01       	movw	r18, r22
    1ca0:	ac 01       	movw	r20, r24
    1ca2:	a7 ea       	ldi	r26, 0xA7	; 167
    1ca4:	b1 e4       	ldi	r27, 0x41	; 65
    1ca6:	61 df       	rcall	.-318    	; 0x1b6a <__muluhisi3>
    1ca8:	6b 01       	movw	r12, r22
    1caa:	7c 01       	movw	r14, r24
    1cac:	ac ee       	ldi	r26, 0xEC	; 236
    1cae:	b4 ef       	ldi	r27, 0xF4	; 244
    1cb0:	a5 01       	movw	r20, r10
    1cb2:	94 01       	movw	r18, r8
    1cb4:	8b d0       	rcall	.+278    	; 0x1dcc <__mulohisi3>
    1cb6:	dc 01       	movw	r26, r24
    1cb8:	cb 01       	movw	r24, r22
    1cba:	8c 0d       	add	r24, r12
    1cbc:	9d 1d       	adc	r25, r13
    1cbe:	ae 1d       	adc	r26, r14
    1cc0:	bf 1d       	adc	r27, r15
    1cc2:	b7 ff       	sbrs	r27, 7
    1cc4:	03 c0       	rjmp	.+6      	; 0x1ccc <do_rand+0x6c>
    1cc6:	01 97       	sbiw	r24, 0x01	; 1
    1cc8:	a1 09       	sbc	r26, r1
    1cca:	b0 48       	sbci	r27, 0x80	; 128
    1ccc:	88 83       	st	Y, r24
    1cce:	99 83       	std	Y+1, r25	; 0x01
    1cd0:	aa 83       	std	Y+2, r26	; 0x02
    1cd2:	bb 83       	std	Y+3, r27	; 0x03
    1cd4:	9f 77       	andi	r25, 0x7F	; 127
    1cd6:	df 91       	pop	r29
    1cd8:	cf 91       	pop	r28
    1cda:	ff 90       	pop	r15
    1cdc:	ef 90       	pop	r14
    1cde:	df 90       	pop	r13
    1ce0:	cf 90       	pop	r12
    1ce2:	bf 90       	pop	r11
    1ce4:	af 90       	pop	r10
    1ce6:	9f 90       	pop	r9
    1ce8:	8f 90       	pop	r8
    1cea:	08 95       	ret

00001cec <rand_r>:
    1cec:	b9 df       	rcall	.-142    	; 0x1c60 <do_rand>
    1cee:	08 95       	ret

00001cf0 <rand>:
    1cf0:	80 e6       	ldi	r24, 0x60	; 96
    1cf2:	90 e0       	ldi	r25, 0x00	; 0
    1cf4:	b5 df       	rcall	.-150    	; 0x1c60 <do_rand>
    1cf6:	08 95       	ret

00001cf8 <srand>:
    1cf8:	a0 e0       	ldi	r26, 0x00	; 0
    1cfa:	b0 e0       	ldi	r27, 0x00	; 0
    1cfc:	80 93 60 00 	sts	0x0060, r24
    1d00:	90 93 61 00 	sts	0x0061, r25
    1d04:	a0 93 62 00 	sts	0x0062, r26
    1d08:	b0 93 63 00 	sts	0x0063, r27
    1d0c:	08 95       	ret

00001d0e <memcpy_P>:
    1d0e:	fb 01       	movw	r30, r22
    1d10:	dc 01       	movw	r26, r24
    1d12:	02 c0       	rjmp	.+4      	; 0x1d18 <memcpy_P+0xa>
    1d14:	05 90       	lpm	r0, Z+
    1d16:	0d 92       	st	X+, r0
    1d18:	41 50       	subi	r20, 0x01	; 1
    1d1a:	50 40       	sbci	r21, 0x00	; 0
    1d1c:	d8 f7       	brcc	.-10     	; 0x1d14 <memcpy_P+0x6>
    1d1e:	08 95       	ret

00001d20 <eeprom_read_block>:
    1d20:	dc 01       	movw	r26, r24
    1d22:	cb 01       	movw	r24, r22

00001d24 <eeprom_read_blraw>:
    1d24:	fc 01       	movw	r30, r24
    1d26:	e1 99       	sbic	0x1c, 1	; 28
    1d28:	fe cf       	rjmp	.-4      	; 0x1d26 <eeprom_read_blraw+0x2>
    1d2a:	06 c0       	rjmp	.+12     	; 0x1d38 <eeprom_read_blraw+0x14>
    1d2c:	ff bb       	out	0x1f, r31	; 31
    1d2e:	ee bb       	out	0x1e, r30	; 30
    1d30:	e0 9a       	sbi	0x1c, 0	; 28
    1d32:	31 96       	adiw	r30, 0x01	; 1
    1d34:	0d b2       	in	r0, 0x1d	; 29
    1d36:	0d 92       	st	X+, r0
    1d38:	41 50       	subi	r20, 0x01	; 1
    1d3a:	50 40       	sbci	r21, 0x00	; 0
    1d3c:	b8 f7       	brcc	.-18     	; 0x1d2c <eeprom_read_blraw+0x8>
    1d3e:	08 95       	ret

00001d40 <eeprom_update_block>:
    1d40:	dc 01       	movw	r26, r24
    1d42:	a4 0f       	add	r26, r20
    1d44:	b5 1f       	adc	r27, r21
    1d46:	41 50       	subi	r20, 0x01	; 1
    1d48:	50 40       	sbci	r21, 0x00	; 0
    1d4a:	40 f0       	brcs	.+16     	; 0x1d5c <eeprom_update_block+0x1c>
    1d4c:	cb 01       	movw	r24, r22
    1d4e:	84 0f       	add	r24, r20
    1d50:	95 1f       	adc	r25, r21
    1d52:	2e 91       	ld	r18, -X
    1d54:	05 d0       	rcall	.+10     	; 0x1d60 <eeprom_update_r18>
    1d56:	41 50       	subi	r20, 0x01	; 1
    1d58:	50 40       	sbci	r21, 0x00	; 0
    1d5a:	d8 f7       	brcc	.-10     	; 0x1d52 <eeprom_update_block+0x12>
    1d5c:	08 95       	ret

00001d5e <eeprom_update_byte>:
    1d5e:	26 2f       	mov	r18, r22

00001d60 <eeprom_update_r18>:
    1d60:	e1 99       	sbic	0x1c, 1	; 28
    1d62:	fe cf       	rjmp	.-4      	; 0x1d60 <eeprom_update_r18>
    1d64:	9f bb       	out	0x1f, r25	; 31
    1d66:	8e bb       	out	0x1e, r24	; 30
    1d68:	e0 9a       	sbi	0x1c, 0	; 28
    1d6a:	01 97       	sbiw	r24, 0x01	; 1
    1d6c:	0d b2       	in	r0, 0x1d	; 29
    1d6e:	02 16       	cp	r0, r18
    1d70:	31 f0       	breq	.+12     	; 0x1d7e <eeprom_update_r18+0x1e>
    1d72:	2d bb       	out	0x1d, r18	; 29
    1d74:	0f b6       	in	r0, 0x3f	; 63
    1d76:	f8 94       	cli
    1d78:	e2 9a       	sbi	0x1c, 2	; 28
    1d7a:	e1 9a       	sbi	0x1c, 1	; 28
    1d7c:	0f be       	out	0x3f, r0	; 63
    1d7e:	08 95       	ret

00001d80 <eeprom_update_dword>:
    1d80:	03 96       	adiw	r24, 0x03	; 3
    1d82:	27 2f       	mov	r18, r23
    1d84:	ed df       	rcall	.-38     	; 0x1d60 <eeprom_update_r18>
    1d86:	eb df       	rcall	.-42     	; 0x1d5e <eeprom_update_byte>
    1d88:	25 2f       	mov	r18, r21
    1d8a:	ea df       	rcall	.-44     	; 0x1d60 <eeprom_update_r18>
    1d8c:	24 2f       	mov	r18, r20
    1d8e:	e8 cf       	rjmp	.-48     	; 0x1d60 <eeprom_update_r18>

00001d90 <__divmodsi4>:
    1d90:	05 2e       	mov	r0, r21
    1d92:	97 fb       	bst	r25, 7
    1d94:	16 f4       	brtc	.+4      	; 0x1d9a <__divmodsi4+0xa>
    1d96:	00 94       	com	r0
    1d98:	0f d0       	rcall	.+30     	; 0x1db8 <__negsi2>
    1d9a:	57 fd       	sbrc	r21, 7
    1d9c:	05 d0       	rcall	.+10     	; 0x1da8 <__divmodsi4_neg2>
    1d9e:	c3 de       	rcall	.-634    	; 0x1b26 <__udivmodsi4>
    1da0:	07 fc       	sbrc	r0, 7
    1da2:	02 d0       	rcall	.+4      	; 0x1da8 <__divmodsi4_neg2>
    1da4:	46 f4       	brtc	.+16     	; 0x1db6 <__divmodsi4_exit>
    1da6:	08 c0       	rjmp	.+16     	; 0x1db8 <__negsi2>

00001da8 <__divmodsi4_neg2>:
    1da8:	50 95       	com	r21
    1daa:	40 95       	com	r20
    1dac:	30 95       	com	r19
    1dae:	21 95       	neg	r18
    1db0:	3f 4f       	sbci	r19, 0xFF	; 255
    1db2:	4f 4f       	sbci	r20, 0xFF	; 255
    1db4:	5f 4f       	sbci	r21, 0xFF	; 255

00001db6 <__divmodsi4_exit>:
    1db6:	08 95       	ret

00001db8 <__negsi2>:
    1db8:	90 95       	com	r25
    1dba:	80 95       	com	r24
    1dbc:	70 95       	com	r23
    1dbe:	61 95       	neg	r22
    1dc0:	7f 4f       	sbci	r23, 0xFF	; 255
    1dc2:	8f 4f       	sbci	r24, 0xFF	; 255
    1dc4:	9f 4f       	sbci	r25, 0xFF	; 255
    1dc6:	08 95       	ret

00001dc8 <__mulshisi3>:
    1dc8:	b7 ff       	sbrs	r27, 7
    1dca:	cf ce       	rjmp	.-610    	; 0x1b6a <__muluhisi3>

00001dcc <__mulohisi3>:
    1dcc:	ce de       	rcall	.-612    	; 0x1b6a <__muluhisi3>
    1dce:	82 1b       	sub	r24, r18
    1dd0:	93 0b       	sbc	r25, r19
    1dd2:	08 95       	ret

00001dd4 <_exit>:
    1dd4:	f8 94       	cli

00001dd6 <__stop_program>:
    1dd6:	ff cf       	rjmp	.-2      	; 0x1dd6 <__stop_program>
