[Inputs]
INST_ENB
CLK
=MEM_INST[31:0]=
[Outputs]
RDY_CLK
PC_CLK
WRITE_ENB
=RS1_ADR[4:0]=
=RS2_ADR[4:0]=
=REG_ADR[4:0]=
=ALU_OPT[3:0]=
=BR_OPT[2:0]=
=LSU_OPT[2:0]=
=IMM[24:0]=
=IMM_TYPE[2:0]=
=RS1_MUX_SELECT[2:0]=
=RS2_MUX_SELECT[2:0]=
=REG_MUX_SELECT[2:0]=
=LSU_MUX_SELECT[2:0]=
=PC_MUX_SELECT[2:0]=
[BiDir]
[ATTRIBUTES]
VeriModel cu

