
RTPCombined.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd40  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  0800cefc  0800cefc  0001cefc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf6c  0800cf6c  000202cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800cf6c  0800cf6c  0001cf6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cf74  0800cf74  000202cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf74  0800cf74  0001cf74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cf78  0800cf78  0001cf78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002cc  20000000  0800cf7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000052c  200002d0  0800d248  000202d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200007fc  0800d248  000207fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021f80  00000000  00000000  000202fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003524  00000000  00000000  0004227c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001908  00000000  00000000  000457a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017c0  00000000  00000000  000470a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004f75  00000000  00000000  00048868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e016  00000000  00000000  0004d7dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011a609  00000000  00000000  0006b7f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00185dfc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ba0  00000000  00000000  00185e4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	200002d0 	.word	0x200002d0
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800cee4 	.word	0x0800cee4

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	200002d4 	.word	0x200002d4
 80001f8:	0800cee4 	.word	0x0800cee4

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b974 	b.w	80004fc <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	4604      	mov	r4, r0
 8000234:	468e      	mov	lr, r1
 8000236:	2b00      	cmp	r3, #0
 8000238:	d14d      	bne.n	80002d6 <__udivmoddi4+0xaa>
 800023a:	428a      	cmp	r2, r1
 800023c:	4694      	mov	ip, r2
 800023e:	d969      	bls.n	8000314 <__udivmoddi4+0xe8>
 8000240:	fab2 f282 	clz	r2, r2
 8000244:	b152      	cbz	r2, 800025c <__udivmoddi4+0x30>
 8000246:	fa01 f302 	lsl.w	r3, r1, r2
 800024a:	f1c2 0120 	rsb	r1, r2, #32
 800024e:	fa20 f101 	lsr.w	r1, r0, r1
 8000252:	fa0c fc02 	lsl.w	ip, ip, r2
 8000256:	ea41 0e03 	orr.w	lr, r1, r3
 800025a:	4094      	lsls	r4, r2
 800025c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000260:	0c21      	lsrs	r1, r4, #16
 8000262:	fbbe f6f8 	udiv	r6, lr, r8
 8000266:	fa1f f78c 	uxth.w	r7, ip
 800026a:	fb08 e316 	mls	r3, r8, r6, lr
 800026e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000272:	fb06 f107 	mul.w	r1, r6, r7
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000282:	f080 811f 	bcs.w	80004c4 <__udivmoddi4+0x298>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 811c 	bls.w	80004c4 <__udivmoddi4+0x298>
 800028c:	3e02      	subs	r6, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a5b      	subs	r3, r3, r1
 8000292:	b2a4      	uxth	r4, r4
 8000294:	fbb3 f0f8 	udiv	r0, r3, r8
 8000298:	fb08 3310 	mls	r3, r8, r0, r3
 800029c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a0:	fb00 f707 	mul.w	r7, r0, r7
 80002a4:	42a7      	cmp	r7, r4
 80002a6:	d90a      	bls.n	80002be <__udivmoddi4+0x92>
 80002a8:	eb1c 0404 	adds.w	r4, ip, r4
 80002ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b0:	f080 810a 	bcs.w	80004c8 <__udivmoddi4+0x29c>
 80002b4:	42a7      	cmp	r7, r4
 80002b6:	f240 8107 	bls.w	80004c8 <__udivmoddi4+0x29c>
 80002ba:	4464      	add	r4, ip
 80002bc:	3802      	subs	r0, #2
 80002be:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002c2:	1be4      	subs	r4, r4, r7
 80002c4:	2600      	movs	r6, #0
 80002c6:	b11d      	cbz	r5, 80002d0 <__udivmoddi4+0xa4>
 80002c8:	40d4      	lsrs	r4, r2
 80002ca:	2300      	movs	r3, #0
 80002cc:	e9c5 4300 	strd	r4, r3, [r5]
 80002d0:	4631      	mov	r1, r6
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d909      	bls.n	80002ee <__udivmoddi4+0xc2>
 80002da:	2d00      	cmp	r5, #0
 80002dc:	f000 80ef 	beq.w	80004be <__udivmoddi4+0x292>
 80002e0:	2600      	movs	r6, #0
 80002e2:	e9c5 0100 	strd	r0, r1, [r5]
 80002e6:	4630      	mov	r0, r6
 80002e8:	4631      	mov	r1, r6
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	fab3 f683 	clz	r6, r3
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	d14a      	bne.n	800038c <__udivmoddi4+0x160>
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xd4>
 80002fa:	4282      	cmp	r2, r0
 80002fc:	f200 80f9 	bhi.w	80004f2 <__udivmoddi4+0x2c6>
 8000300:	1a84      	subs	r4, r0, r2
 8000302:	eb61 0303 	sbc.w	r3, r1, r3
 8000306:	2001      	movs	r0, #1
 8000308:	469e      	mov	lr, r3
 800030a:	2d00      	cmp	r5, #0
 800030c:	d0e0      	beq.n	80002d0 <__udivmoddi4+0xa4>
 800030e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000312:	e7dd      	b.n	80002d0 <__udivmoddi4+0xa4>
 8000314:	b902      	cbnz	r2, 8000318 <__udivmoddi4+0xec>
 8000316:	deff      	udf	#255	; 0xff
 8000318:	fab2 f282 	clz	r2, r2
 800031c:	2a00      	cmp	r2, #0
 800031e:	f040 8092 	bne.w	8000446 <__udivmoddi4+0x21a>
 8000322:	eba1 010c 	sub.w	r1, r1, ip
 8000326:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800032a:	fa1f fe8c 	uxth.w	lr, ip
 800032e:	2601      	movs	r6, #1
 8000330:	0c20      	lsrs	r0, r4, #16
 8000332:	fbb1 f3f7 	udiv	r3, r1, r7
 8000336:	fb07 1113 	mls	r1, r7, r3, r1
 800033a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800033e:	fb0e f003 	mul.w	r0, lr, r3
 8000342:	4288      	cmp	r0, r1
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x12c>
 8000346:	eb1c 0101 	adds.w	r1, ip, r1
 800034a:	f103 38ff 	add.w	r8, r3, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x12a>
 8000350:	4288      	cmp	r0, r1
 8000352:	f200 80cb 	bhi.w	80004ec <__udivmoddi4+0x2c0>
 8000356:	4643      	mov	r3, r8
 8000358:	1a09      	subs	r1, r1, r0
 800035a:	b2a4      	uxth	r4, r4
 800035c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000360:	fb07 1110 	mls	r1, r7, r0, r1
 8000364:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000368:	fb0e fe00 	mul.w	lr, lr, r0
 800036c:	45a6      	cmp	lr, r4
 800036e:	d908      	bls.n	8000382 <__udivmoddi4+0x156>
 8000370:	eb1c 0404 	adds.w	r4, ip, r4
 8000374:	f100 31ff 	add.w	r1, r0, #4294967295
 8000378:	d202      	bcs.n	8000380 <__udivmoddi4+0x154>
 800037a:	45a6      	cmp	lr, r4
 800037c:	f200 80bb 	bhi.w	80004f6 <__udivmoddi4+0x2ca>
 8000380:	4608      	mov	r0, r1
 8000382:	eba4 040e 	sub.w	r4, r4, lr
 8000386:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800038a:	e79c      	b.n	80002c6 <__udivmoddi4+0x9a>
 800038c:	f1c6 0720 	rsb	r7, r6, #32
 8000390:	40b3      	lsls	r3, r6
 8000392:	fa22 fc07 	lsr.w	ip, r2, r7
 8000396:	ea4c 0c03 	orr.w	ip, ip, r3
 800039a:	fa20 f407 	lsr.w	r4, r0, r7
 800039e:	fa01 f306 	lsl.w	r3, r1, r6
 80003a2:	431c      	orrs	r4, r3
 80003a4:	40f9      	lsrs	r1, r7
 80003a6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003aa:	fa00 f306 	lsl.w	r3, r0, r6
 80003ae:	fbb1 f8f9 	udiv	r8, r1, r9
 80003b2:	0c20      	lsrs	r0, r4, #16
 80003b4:	fa1f fe8c 	uxth.w	lr, ip
 80003b8:	fb09 1118 	mls	r1, r9, r8, r1
 80003bc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c0:	fb08 f00e 	mul.w	r0, r8, lr
 80003c4:	4288      	cmp	r0, r1
 80003c6:	fa02 f206 	lsl.w	r2, r2, r6
 80003ca:	d90b      	bls.n	80003e4 <__udivmoddi4+0x1b8>
 80003cc:	eb1c 0101 	adds.w	r1, ip, r1
 80003d0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003d4:	f080 8088 	bcs.w	80004e8 <__udivmoddi4+0x2bc>
 80003d8:	4288      	cmp	r0, r1
 80003da:	f240 8085 	bls.w	80004e8 <__udivmoddi4+0x2bc>
 80003de:	f1a8 0802 	sub.w	r8, r8, #2
 80003e2:	4461      	add	r1, ip
 80003e4:	1a09      	subs	r1, r1, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003ec:	fb09 1110 	mls	r1, r9, r0, r1
 80003f0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003f4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003f8:	458e      	cmp	lr, r1
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1e2>
 80003fc:	eb1c 0101 	adds.w	r1, ip, r1
 8000400:	f100 34ff 	add.w	r4, r0, #4294967295
 8000404:	d26c      	bcs.n	80004e0 <__udivmoddi4+0x2b4>
 8000406:	458e      	cmp	lr, r1
 8000408:	d96a      	bls.n	80004e0 <__udivmoddi4+0x2b4>
 800040a:	3802      	subs	r0, #2
 800040c:	4461      	add	r1, ip
 800040e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000412:	fba0 9402 	umull	r9, r4, r0, r2
 8000416:	eba1 010e 	sub.w	r1, r1, lr
 800041a:	42a1      	cmp	r1, r4
 800041c:	46c8      	mov	r8, r9
 800041e:	46a6      	mov	lr, r4
 8000420:	d356      	bcc.n	80004d0 <__udivmoddi4+0x2a4>
 8000422:	d053      	beq.n	80004cc <__udivmoddi4+0x2a0>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x212>
 8000426:	ebb3 0208 	subs.w	r2, r3, r8
 800042a:	eb61 010e 	sbc.w	r1, r1, lr
 800042e:	fa01 f707 	lsl.w	r7, r1, r7
 8000432:	fa22 f306 	lsr.w	r3, r2, r6
 8000436:	40f1      	lsrs	r1, r6
 8000438:	431f      	orrs	r7, r3
 800043a:	e9c5 7100 	strd	r7, r1, [r5]
 800043e:	2600      	movs	r6, #0
 8000440:	4631      	mov	r1, r6
 8000442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000446:	f1c2 0320 	rsb	r3, r2, #32
 800044a:	40d8      	lsrs	r0, r3
 800044c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000450:	fa21 f303 	lsr.w	r3, r1, r3
 8000454:	4091      	lsls	r1, r2
 8000456:	4301      	orrs	r1, r0
 8000458:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800045c:	fa1f fe8c 	uxth.w	lr, ip
 8000460:	fbb3 f0f7 	udiv	r0, r3, r7
 8000464:	fb07 3610 	mls	r6, r7, r0, r3
 8000468:	0c0b      	lsrs	r3, r1, #16
 800046a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800046e:	fb00 f60e 	mul.w	r6, r0, lr
 8000472:	429e      	cmp	r6, r3
 8000474:	fa04 f402 	lsl.w	r4, r4, r2
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x260>
 800047a:	eb1c 0303 	adds.w	r3, ip, r3
 800047e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000482:	d22f      	bcs.n	80004e4 <__udivmoddi4+0x2b8>
 8000484:	429e      	cmp	r6, r3
 8000486:	d92d      	bls.n	80004e4 <__udivmoddi4+0x2b8>
 8000488:	3802      	subs	r0, #2
 800048a:	4463      	add	r3, ip
 800048c:	1b9b      	subs	r3, r3, r6
 800048e:	b289      	uxth	r1, r1
 8000490:	fbb3 f6f7 	udiv	r6, r3, r7
 8000494:	fb07 3316 	mls	r3, r7, r6, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb06 f30e 	mul.w	r3, r6, lr
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x28a>
 80004a4:	eb1c 0101 	adds.w	r1, ip, r1
 80004a8:	f106 38ff 	add.w	r8, r6, #4294967295
 80004ac:	d216      	bcs.n	80004dc <__udivmoddi4+0x2b0>
 80004ae:	428b      	cmp	r3, r1
 80004b0:	d914      	bls.n	80004dc <__udivmoddi4+0x2b0>
 80004b2:	3e02      	subs	r6, #2
 80004b4:	4461      	add	r1, ip
 80004b6:	1ac9      	subs	r1, r1, r3
 80004b8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004bc:	e738      	b.n	8000330 <__udivmoddi4+0x104>
 80004be:	462e      	mov	r6, r5
 80004c0:	4628      	mov	r0, r5
 80004c2:	e705      	b.n	80002d0 <__udivmoddi4+0xa4>
 80004c4:	4606      	mov	r6, r0
 80004c6:	e6e3      	b.n	8000290 <__udivmoddi4+0x64>
 80004c8:	4618      	mov	r0, r3
 80004ca:	e6f8      	b.n	80002be <__udivmoddi4+0x92>
 80004cc:	454b      	cmp	r3, r9
 80004ce:	d2a9      	bcs.n	8000424 <__udivmoddi4+0x1f8>
 80004d0:	ebb9 0802 	subs.w	r8, r9, r2
 80004d4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004d8:	3801      	subs	r0, #1
 80004da:	e7a3      	b.n	8000424 <__udivmoddi4+0x1f8>
 80004dc:	4646      	mov	r6, r8
 80004de:	e7ea      	b.n	80004b6 <__udivmoddi4+0x28a>
 80004e0:	4620      	mov	r0, r4
 80004e2:	e794      	b.n	800040e <__udivmoddi4+0x1e2>
 80004e4:	4640      	mov	r0, r8
 80004e6:	e7d1      	b.n	800048c <__udivmoddi4+0x260>
 80004e8:	46d0      	mov	r8, sl
 80004ea:	e77b      	b.n	80003e4 <__udivmoddi4+0x1b8>
 80004ec:	3b02      	subs	r3, #2
 80004ee:	4461      	add	r1, ip
 80004f0:	e732      	b.n	8000358 <__udivmoddi4+0x12c>
 80004f2:	4630      	mov	r0, r6
 80004f4:	e709      	b.n	800030a <__udivmoddi4+0xde>
 80004f6:	4464      	add	r4, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e742      	b.n	8000382 <__udivmoddi4+0x156>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000500:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000504:	b08a      	sub	sp, #40	; 0x28
 8000506:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000508:	f001 fa5b 	bl	80019c2 <HAL_Init>

	/* USER CODE BEGIN Init */

	//Initialize stepper structures
	initStepper(&thetaMotor, &htim3, TIM_CHANNEL_1, thetaDir_GPIO_Port, thetaDir_Pin, 33);
 800050c:	2321      	movs	r3, #33	; 0x21
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	2320      	movs	r3, #32
 8000512:	9300      	str	r3, [sp, #0]
 8000514:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000518:	2200      	movs	r2, #0
 800051a:	49ae      	ldr	r1, [pc, #696]	; (80007d4 <main+0x2d4>)
 800051c:	48ae      	ldr	r0, [pc, #696]	; (80007d8 <main+0x2d8>)
 800051e:	f000 fef0 	bl	8001302 <initStepper>
	initStepper(&yMotor,&htim2,TIM_CHANNEL_1,yDir_GPIO_Port,yDir_Pin, 400);
 8000522:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000526:	9301      	str	r3, [sp, #4]
 8000528:	2340      	movs	r3, #64	; 0x40
 800052a:	9300      	str	r3, [sp, #0]
 800052c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000530:	2200      	movs	r2, #0
 8000532:	49aa      	ldr	r1, [pc, #680]	; (80007dc <main+0x2dc>)
 8000534:	48aa      	ldr	r0, [pc, #680]	; (80007e0 <main+0x2e0>)
 8000536:	f000 fee4 	bl	8001302 <initStepper>
	initStepper(&rMotor, &htim4, TIM_CHANNEL_3, rDir_GPIO_Port, rDir_Pin, 400);
 800053a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800053e:	9301      	str	r3, [sp, #4]
 8000540:	2380      	movs	r3, #128	; 0x80
 8000542:	9300      	str	r3, [sp, #0]
 8000544:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000548:	2208      	movs	r2, #8
 800054a:	49a6      	ldr	r1, [pc, #664]	; (80007e4 <main+0x2e4>)
 800054c:	48a6      	ldr	r0, [pc, #664]	; (80007e8 <main+0x2e8>)
 800054e:	f000 fed8 	bl	8001302 <initStepper>

	InitSerialFromPC(&hlpuart1,rxBuffer);
 8000552:	49a6      	ldr	r1, [pc, #664]	; (80007ec <main+0x2ec>)
 8000554:	48a6      	ldr	r0, [pc, #664]	; (80007f0 <main+0x2f0>)
 8000556:	f000 fe77 	bl	8001248 <InitSerialFromPC>
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800055a:	f000 f9df 	bl	800091c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800055e:	f000 fcc5 	bl	8000eec <MX_GPIO_Init>
	MX_TIM2_Init();
 8000562:	f000 fb0d 	bl	8000b80 <MX_TIM2_Init>
	MX_TIM4_Init();
 8000566:	f000 fbfb 	bl	8000d60 <MX_TIM4_Init>
	MX_LPUART1_UART_Init();
 800056a:	f000 fa69 	bl	8000a40 <MX_LPUART1_UART_Init>
	MX_I2C2_Init();
 800056e:	f000 fa27 	bl	80009c0 <MX_I2C2_Init>
	MX_TIM3_Init();
 8000572:	f000 fb7d 	bl	8000c70 <MX_TIM3_Init>
	MX_TIM5_Init();
 8000576:	f000 fc6b 	bl	8000e50 <MX_TIM5_Init>
	MX_TIM1_Init();
 800057a:	f000 faad 	bl	8000ad8 <MX_TIM1_Init>
	/* USER CODE BEGIN 2 */
	//Enable Timer Interrupts
	__HAL_TIM_ENABLE_IT(&htim3, TIM_IT_UPDATE);
 800057e:	4b95      	ldr	r3, [pc, #596]	; (80007d4 <main+0x2d4>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	68d9      	ldr	r1, [r3, #12]
 8000584:	4b93      	ldr	r3, [pc, #588]	; (80007d4 <main+0x2d4>)
 8000586:	681a      	ldr	r2, [r3, #0]
 8000588:	f041 0301 	orr.w	r3, r1, #1
 800058c:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 800058e:	4b93      	ldr	r3, [pc, #588]	; (80007dc <main+0x2dc>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	68d9      	ldr	r1, [r3, #12]
 8000594:	4b91      	ldr	r3, [pc, #580]	; (80007dc <main+0x2dc>)
 8000596:	681a      	ldr	r2, [r3, #0]
 8000598:	f041 0301 	orr.w	r3, r1, #1
 800059c:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 800059e:	4b91      	ldr	r3, [pc, #580]	; (80007e4 <main+0x2e4>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	68d9      	ldr	r1, [r3, #12]
 80005a4:	4b8f      	ldr	r3, [pc, #572]	; (80007e4 <main+0x2e4>)
 80005a6:	681a      	ldr	r2, [r3, #0]
 80005a8:	f041 0301 	orr.w	r3, r1, #1
 80005ac:	60d3      	str	r3, [r2, #12]

	Dev->I2cHandle = &hi2c2;
 80005ae:	4b91      	ldr	r3, [pc, #580]	; (80007f4 <main+0x2f4>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	4a91      	ldr	r2, [pc, #580]	; (80007f8 <main+0x2f8>)
 80005b4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	Dev->I2cDevAddr = 0x52;
 80005b8:	4b8e      	ldr	r3, [pc, #568]	; (80007f4 <main+0x2f4>)
 80005ba:	681a      	ldr	r2, [r3, #0]
 80005bc:	2352      	movs	r3, #82	; 0x52
 80005be:	f882 3160 	strb.w	r3, [r2, #352]	; 0x160

	// VL53L0X init for Single Measurement
	//

	VL53L0X_WaitDeviceBooted( Dev );
 80005c2:	4b8c      	ldr	r3, [pc, #560]	; (80007f4 <main+0x2f4>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4618      	mov	r0, r3
 80005c8:	f007 ff46 	bl	8008458 <VL53L0X_WaitDeviceBooted>
	VL53L0X_DataInit( Dev );
 80005cc:	4b89      	ldr	r3, [pc, #548]	; (80007f4 <main+0x2f4>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4618      	mov	r0, r3
 80005d2:	f007 fc5b 	bl	8007e8c <VL53L0X_DataInit>
	VL53L0X_StaticInit( Dev );
 80005d6:	4b87      	ldr	r3, [pc, #540]	; (80007f4 <main+0x2f4>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4618      	mov	r0, r3
 80005dc:	f007 fdba 	bl	8008154 <VL53L0X_StaticInit>
	VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 80005e0:	4b84      	ldr	r3, [pc, #528]	; (80007f4 <main+0x2f4>)
 80005e2:	6818      	ldr	r0, [r3, #0]
 80005e4:	f107 0219 	add.w	r2, r7, #25
 80005e8:	f107 031a 	add.w	r3, r7, #26
 80005ec:	4619      	mov	r1, r3
 80005ee:	f008 fc53 	bl	8008e98 <VL53L0X_PerformRefCalibration>
	VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 80005f2:	4b80      	ldr	r3, [pc, #512]	; (80007f4 <main+0x2f4>)
 80005f4:	6818      	ldr	r0, [r3, #0]
 80005f6:	f107 021b 	add.w	r2, r7, #27
 80005fa:	f107 031c 	add.w	r3, r7, #28
 80005fe:	4619      	mov	r1, r3
 8000600:	f009 f8d8 	bl	80097b4 <VL53L0X_PerformRefSpadManagement>
	VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8000604:	4b7b      	ldr	r3, [pc, #492]	; (80007f4 <main+0x2f4>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f007 ffc2 	bl	8008594 <VL53L0X_SetDeviceMode>

	// Enable/Disable Sigma and Signal check
	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8000610:	4b78      	ldr	r3, [pc, #480]	; (80007f4 <main+0x2f4>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	2201      	movs	r2, #1
 8000616:	2100      	movs	r1, #0
 8000618:	4618      	mov	r0, r3
 800061a:	f008 fa37 	bl	8008a8c <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 800061e:	4b75      	ldr	r3, [pc, #468]	; (80007f4 <main+0x2f4>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	2201      	movs	r2, #1
 8000624:	2101      	movs	r1, #1
 8000626:	4618      	mov	r0, r3
 8000628:	f008 fa30 	bl	8008a8c <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 800062c:	4b71      	ldr	r3, [pc, #452]	; (80007f4 <main+0x2f4>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f641 1299 	movw	r2, #6553	; 0x1999
 8000634:	2101      	movs	r1, #1
 8000636:	4618      	mov	r0, r3
 8000638:	f008 fad8 	bl	8008bec <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 800063c:	4b6d      	ldr	r3, [pc, #436]	; (80007f4 <main+0x2f4>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f008 fad0 	bl	8008bec <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 800064c:	4b69      	ldr	r3, [pc, #420]	; (80007f4 <main+0x2f4>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f248 01e8 	movw	r1, #33000	; 0x80e8
 8000654:	4618      	mov	r0, r3
 8000656:	f007 fffb 	bl	8008650 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 800065a:	4b66      	ldr	r3, [pc, #408]	; (80007f4 <main+0x2f4>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2212      	movs	r2, #18
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f008 f81a 	bl	800869c <VL53L0X_SetVcselPulsePeriod>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8000668:	4b62      	ldr	r3, [pc, #392]	; (80007f4 <main+0x2f4>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	220e      	movs	r2, #14
 800066e:	2101      	movs	r1, #1
 8000670:	4618      	mov	r0, r3
 8000672:	f008 f813 	bl	800869c <VL53L0X_SetVcselPulsePeriod>

	//Enable UART Enable IT
	HAL_UART_Receive_IT(&hlpuart1, rxBuffer, 6); //receive 6 bytes
 8000676:	2206      	movs	r2, #6
 8000678:	495c      	ldr	r1, [pc, #368]	; (80007ec <main+0x2ec>)
 800067a:	485d      	ldr	r0, [pc, #372]	; (80007f0 <main+0x2f0>)
 800067c:	f005 fc62 	bl	8005f44 <HAL_UART_Receive_IT>

	//Start timer for uSDelay for HX711
	HAL_TIM_Base_Start(&htim5);
 8000680:	485e      	ldr	r0, [pc, #376]	; (80007fc <main+0x2fc>)
 8000682:	f004 f8f1 	bl	8004868 <HAL_TIM_Base_Start>

	HAL_Delay(1000);
 8000686:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800068a:	f001 fa0f 	bl	8001aac <HAL_Delay>
	//	pressureZero = hx711_value_ave(&loadCell, 5);
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	timer = HAL_GetTick();
 800068e:	f001 fa01 	bl	8001a94 <HAL_GetTick>
 8000692:	4603      	mov	r3, r0
 8000694:	4a5a      	ldr	r2, [pc, #360]	; (8000800 <main+0x300>)
 8000696:	6013      	str	r3, [r2, #0]
		//			MessageLen = sprintf((char*)Message, "calcTime: %i\n\r",(int)(HAL_GetTick()-timer));
		//			HAL_UART_Transmit(&hlpuart1, Message, MessageLen, 100);
		//		}
		//check if data has been received

				if(scanState == posReceive && yMotor.Status == Stopped && thetaMotor.Status == Stopped){
 8000698:	4b5a      	ldr	r3, [pc, #360]	; (8000804 <main+0x304>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d12a      	bne.n	80006f6 <main+0x1f6>
 80006a0:	4b4f      	ldr	r3, [pc, #316]	; (80007e0 <main+0x2e0>)
 80006a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	2b03      	cmp	r3, #3
 80006aa:	d124      	bne.n	80006f6 <main+0x1f6>
 80006ac:	4b4a      	ldr	r3, [pc, #296]	; (80007d8 <main+0x2d8>)
 80006ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	2b03      	cmp	r3, #3
 80006b6:	d11e      	bne.n	80006f6 <main+0x1f6>
					HAL_GPIO_WritePin(state1LED_GPIO_Port, state1LED_Pin, SET);
 80006b8:	2201      	movs	r2, #1
 80006ba:	2180      	movs	r1, #128	; 0x80
 80006bc:	4852      	ldr	r0, [pc, #328]	; (8000808 <main+0x308>)
 80006be:	f001 fd77 	bl	80021b0 <HAL_GPIO_WritePin>
					if(uartRecievedFlag){
 80006c2:	4b52      	ldr	r3, [pc, #328]	; (800080c <main+0x30c>)
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	f000 8117 	beq.w	80008fa <main+0x3fa>
						//retrieve instructions
						ParseInstructions(rxBuffer, &nextInstr);
 80006cc:	4950      	ldr	r1, [pc, #320]	; (8000810 <main+0x310>)
 80006ce:	4847      	ldr	r0, [pc, #284]	; (80007ec <main+0x2ec>)
 80006d0:	f000 fde2 	bl	8001298 <ParseInstructions>
						//enable receive interrupt
						uartRecievedFlag = 0;
 80006d4:	4a4d      	ldr	r2, [pc, #308]	; (800080c <main+0x30c>)
 80006d6:	2300      	movs	r3, #0
 80006d8:	7013      	strb	r3, [r2, #0]
						HAL_UART_Receive_IT(&hlpuart1, rxBuffer, 6);
 80006da:	2206      	movs	r2, #6
 80006dc:	4943      	ldr	r1, [pc, #268]	; (80007ec <main+0x2ec>)
 80006de:	4844      	ldr	r0, [pc, #272]	; (80007f0 <main+0x2f0>)
 80006e0:	f005 fc30 	bl	8005f44 <HAL_UART_Receive_IT>
						HAL_GPIO_WritePin(state1LED_GPIO_Port, state1LED_Pin, RESET);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2180      	movs	r1, #128	; 0x80
 80006e8:	4847      	ldr	r0, [pc, #284]	; (8000808 <main+0x308>)
 80006ea:	f001 fd61 	bl	80021b0 <HAL_GPIO_WritePin>
						scanState = goToPos;
 80006ee:	4a45      	ldr	r2, [pc, #276]	; (8000804 <main+0x304>)
 80006f0:	2301      	movs	r3, #1
 80006f2:	7013      	strb	r3, [r2, #0]
					if(uartRecievedFlag){
 80006f4:	e101      	b.n	80008fa <main+0x3fa>
					}
				}
				else if(scanState == goToPos && yMotor.Status == Stopped && thetaMotor.Status == Stopped){
 80006f6:	4b43      	ldr	r3, [pc, #268]	; (8000804 <main+0x304>)
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	2b01      	cmp	r3, #1
 80006fc:	f040 80a3 	bne.w	8000846 <main+0x346>
 8000700:	4b37      	ldr	r3, [pc, #220]	; (80007e0 <main+0x2e0>)
 8000702:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000706:	b2db      	uxtb	r3, r3
 8000708:	2b03      	cmp	r3, #3
 800070a:	f040 809c 	bne.w	8000846 <main+0x346>
 800070e:	4b32      	ldr	r3, [pc, #200]	; (80007d8 <main+0x2d8>)
 8000710:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000714:	b2db      	uxtb	r3, r3
 8000716:	2b03      	cmp	r3, #3
 8000718:	f040 8095 	bne.w	8000846 <main+0x346>
					//HAL_GPIO_WritePin(state2LED_GPIO_Port, state2LED_Pin, SET);
					//Increment theta based on direction
					if(nextInstr.th>=thetaMotor.TargetPosition){
 800071c:	4b3c      	ldr	r3, [pc, #240]	; (8000810 <main+0x310>)
 800071e:	885b      	ldrh	r3, [r3, #2]
 8000720:	b29b      	uxth	r3, r3
 8000722:	2200      	movs	r2, #0
 8000724:	461c      	mov	r4, r3
 8000726:	4615      	mov	r5, r2
 8000728:	4b2b      	ldr	r3, [pc, #172]	; (80007d8 <main+0x2d8>)
 800072a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800072e:	4294      	cmp	r4, r2
 8000730:	eb75 0303 	sbcs.w	r3, r5, r3
 8000734:	d315      	bcc.n	8000762 <main+0x262>
						setTarget(&thetaMotor, (uint64_t)abs(nextInstr.th - thetaMotor.TargetPosition), 1);
 8000736:	4b36      	ldr	r3, [pc, #216]	; (8000810 <main+0x310>)
 8000738:	885b      	ldrh	r3, [r3, #2]
 800073a:	4619      	mov	r1, r3
 800073c:	4b26      	ldr	r3, [pc, #152]	; (80007d8 <main+0x2d8>)
 800073e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000742:	4613      	mov	r3, r2
 8000744:	1acb      	subs	r3, r1, r3
 8000746:	2b00      	cmp	r3, #0
 8000748:	bfb8      	it	lt
 800074a:	425b      	neglt	r3, r3
 800074c:	17da      	asrs	r2, r3, #31
 800074e:	469a      	mov	sl, r3
 8000750:	4693      	mov	fp, r2
 8000752:	2301      	movs	r3, #1
 8000754:	9300      	str	r3, [sp, #0]
 8000756:	4652      	mov	r2, sl
 8000758:	465b      	mov	r3, fp
 800075a:	481f      	ldr	r0, [pc, #124]	; (80007d8 <main+0x2d8>)
 800075c:	f000 fe03 	bl	8001366 <setTarget>
 8000760:	e014      	b.n	800078c <main+0x28c>
					}
					else{
						setTarget(&thetaMotor, (uint64_t)abs(nextInstr.th - thetaMotor.TargetPosition), 0);
 8000762:	4b2b      	ldr	r3, [pc, #172]	; (8000810 <main+0x310>)
 8000764:	885b      	ldrh	r3, [r3, #2]
 8000766:	4619      	mov	r1, r3
 8000768:	4b1b      	ldr	r3, [pc, #108]	; (80007d8 <main+0x2d8>)
 800076a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800076e:	4613      	mov	r3, r2
 8000770:	1acb      	subs	r3, r1, r3
 8000772:	2b00      	cmp	r3, #0
 8000774:	bfb8      	it	lt
 8000776:	425b      	neglt	r3, r3
 8000778:	17da      	asrs	r2, r3, #31
 800077a:	613b      	str	r3, [r7, #16]
 800077c:	617a      	str	r2, [r7, #20]
 800077e:	2300      	movs	r3, #0
 8000780:	9300      	str	r3, [sp, #0]
 8000782:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000786:	4814      	ldr	r0, [pc, #80]	; (80007d8 <main+0x2d8>)
 8000788:	f000 fded 	bl	8001366 <setTarget>
					}
					//Increment Y based on direction
					if(nextInstr.y >= yMotor.TargetPosition){
 800078c:	4b20      	ldr	r3, [pc, #128]	; (8000810 <main+0x310>)
 800078e:	889b      	ldrh	r3, [r3, #4]
 8000790:	b29b      	uxth	r3, r3
 8000792:	2200      	movs	r2, #0
 8000794:	4698      	mov	r8, r3
 8000796:	4691      	mov	r9, r2
 8000798:	4b11      	ldr	r3, [pc, #68]	; (80007e0 <main+0x2e0>)
 800079a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800079e:	4590      	cmp	r8, r2
 80007a0:	eb79 0303 	sbcs.w	r3, r9, r3
 80007a4:	d336      	bcc.n	8000814 <main+0x314>
						setTarget(&yMotor, (uint64_t)abs(nextInstr.y - yMotor.TargetPosition), 1);
 80007a6:	4b1a      	ldr	r3, [pc, #104]	; (8000810 <main+0x310>)
 80007a8:	889b      	ldrh	r3, [r3, #4]
 80007aa:	4619      	mov	r1, r3
 80007ac:	4b0c      	ldr	r3, [pc, #48]	; (80007e0 <main+0x2e0>)
 80007ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80007b2:	4613      	mov	r3, r2
 80007b4:	1acb      	subs	r3, r1, r3
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	bfb8      	it	lt
 80007ba:	425b      	neglt	r3, r3
 80007bc:	17da      	asrs	r2, r3, #31
 80007be:	60bb      	str	r3, [r7, #8]
 80007c0:	60fa      	str	r2, [r7, #12]
 80007c2:	2301      	movs	r3, #1
 80007c4:	9300      	str	r3, [sp, #0]
 80007c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80007ca:	4805      	ldr	r0, [pc, #20]	; (80007e0 <main+0x2e0>)
 80007cc:	f000 fdcb 	bl	8001366 <setTarget>
 80007d0:	e035      	b.n	800083e <main+0x33e>
 80007d2:	bf00      	nop
 80007d4:	20000468 	.word	0x20000468
 80007d8:	20000550 	.word	0x20000550
 80007dc:	2000041c 	.word	0x2000041c
 80007e0:	20000580 	.word	0x20000580
 80007e4:	200004b4 	.word	0x200004b4
 80007e8:	200005b0 	.word	0x200005b0
 80007ec:	20000794 	.word	0x20000794
 80007f0:	20000340 	.word	0x20000340
 80007f4:	20000000 	.word	0x20000000
 80007f8:	200002ec 	.word	0x200002ec
 80007fc:	20000500 	.word	0x20000500
 8000800:	20000790 	.word	0x20000790
 8000804:	200005e0 	.word	0x200005e0
 8000808:	48000800 	.word	0x48000800
 800080c:	200007a4 	.word	0x200007a4
 8000810:	200007a8 	.word	0x200007a8
					}
					else{
						setTarget(&yMotor, (uint64_t)abs(nextInstr.y - yMotor.TargetPosition), 0);
 8000814:	4b39      	ldr	r3, [pc, #228]	; (80008fc <main+0x3fc>)
 8000816:	889b      	ldrh	r3, [r3, #4]
 8000818:	4619      	mov	r1, r3
 800081a:	4b39      	ldr	r3, [pc, #228]	; (8000900 <main+0x400>)
 800081c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000820:	4613      	mov	r3, r2
 8000822:	1acb      	subs	r3, r1, r3
 8000824:	2b00      	cmp	r3, #0
 8000826:	bfb8      	it	lt
 8000828:	425b      	neglt	r3, r3
 800082a:	17da      	asrs	r2, r3, #31
 800082c:	603b      	str	r3, [r7, #0]
 800082e:	607a      	str	r2, [r7, #4]
 8000830:	2300      	movs	r3, #0
 8000832:	9300      	str	r3, [sp, #0]
 8000834:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000838:	4831      	ldr	r0, [pc, #196]	; (8000900 <main+0x400>)
 800083a:	f000 fd94 	bl	8001366 <setTarget>
					}
					//HAL_GPIO_WritePin(state2LED_GPIO_Port, state2LED_Pin, RESET);
					scanState = distGet;
 800083e:	4a31      	ldr	r2, [pc, #196]	; (8000904 <main+0x404>)
 8000840:	2302      	movs	r3, #2
 8000842:	7013      	strb	r3, [r2, #0]
 8000844:	e059      	b.n	80008fa <main+0x3fa>
				}
				else if(scanState == distGet && (yMotor.Status != Stopped || thetaMotor.Status != Stopped)){
 8000846:	4b2f      	ldr	r3, [pc, #188]	; (8000904 <main+0x404>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	2b02      	cmp	r3, #2
 800084c:	d116      	bne.n	800087c <main+0x37c>
 800084e:	4b2c      	ldr	r3, [pc, #176]	; (8000900 <main+0x400>)
 8000850:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000854:	b2db      	uxtb	r3, r3
 8000856:	2b03      	cmp	r3, #3
 8000858:	d105      	bne.n	8000866 <main+0x366>
 800085a:	4b2b      	ldr	r3, [pc, #172]	; (8000908 <main+0x408>)
 800085c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000860:	b2db      	uxtb	r3, r3
 8000862:	2b03      	cmp	r3, #3
 8000864:	d00a      	beq.n	800087c <main+0x37c>
					HAL_GPIO_WritePin(state2LED_GPIO_Port, state2LED_Pin, SET);
 8000866:	2201      	movs	r2, #1
 8000868:	2180      	movs	r1, #128	; 0x80
 800086a:	4828      	ldr	r0, [pc, #160]	; (800090c <main+0x40c>)
 800086c:	f001 fca0 	bl	80021b0 <HAL_GPIO_WritePin>
					timer = HAL_GetTick();
 8000870:	f001 f910 	bl	8001a94 <HAL_GetTick>
 8000874:	4603      	mov	r3, r0
 8000876:	4a26      	ldr	r2, [pc, #152]	; (8000910 <main+0x410>)
 8000878:	6013      	str	r3, [r2, #0]
 800087a:	e03e      	b.n	80008fa <main+0x3fa>
				}
				else if(scanState == distGet && yMotor.Status == Stopped && thetaMotor.Status == Stopped){
 800087c:	4b21      	ldr	r3, [pc, #132]	; (8000904 <main+0x404>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	2b02      	cmp	r3, #2
 8000882:	f47f af09 	bne.w	8000698 <main+0x198>
 8000886:	4b1e      	ldr	r3, [pc, #120]	; (8000900 <main+0x400>)
 8000888:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800088c:	b2db      	uxtb	r3, r3
 800088e:	2b03      	cmp	r3, #3
 8000890:	f47f af02 	bne.w	8000698 <main+0x198>
 8000894:	4b1c      	ldr	r3, [pc, #112]	; (8000908 <main+0x408>)
 8000896:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800089a:	b2db      	uxtb	r3, r3
 800089c:	2b03      	cmp	r3, #3
 800089e:	f47f aefb 	bne.w	8000698 <main+0x198>
					HAL_GPIO_WritePin(state2LED_GPIO_Port, state2LED_Pin, RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	2180      	movs	r1, #128	; 0x80
 80008a6:	4819      	ldr	r0, [pc, #100]	; (800090c <main+0x40c>)
 80008a8:	f001 fc82 	bl	80021b0 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(state3LED_GPIO_Port, state3LED_Pin, SET);
 80008ac:	2201      	movs	r2, #1
 80008ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008b2:	4816      	ldr	r0, [pc, #88]	; (800090c <main+0x40c>)
 80008b4:	f001 fc7c 	bl	80021b0 <HAL_GPIO_WritePin>
					VL53L0X_PerformSingleRangingMeasurement(Dev, &RangingData);
 80008b8:	4b16      	ldr	r3, [pc, #88]	; (8000914 <main+0x414>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4916      	ldr	r1, [pc, #88]	; (8000918 <main+0x418>)
 80008be:	4618      	mov	r0, r3
 80008c0:	f008 fd8c 	bl	80093dc <VL53L0X_PerformSingleRangingMeasurement>
					if(RangingData.RangeStatus == 0){
 80008c4:	4b14      	ldr	r3, [pc, #80]	; (8000918 <main+0x418>)
 80008c6:	7e1b      	ldrb	r3, [r3, #24]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	f47f aee5 	bne.w	8000698 <main+0x198>
						SendSerialInt(RangingData.RangeMilliMeter);
 80008ce:	4b12      	ldr	r3, [pc, #72]	; (8000918 <main+0x418>)
 80008d0:	891b      	ldrh	r3, [r3, #8]
 80008d2:	4618      	mov	r0, r3
 80008d4:	f000 fcce 	bl	8001274 <SendSerialInt>
						timer = HAL_GetTick()-timer;
 80008d8:	f001 f8dc 	bl	8001a94 <HAL_GetTick>
 80008dc:	4602      	mov	r2, r0
 80008de:	4b0c      	ldr	r3, [pc, #48]	; (8000910 <main+0x410>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	1ad3      	subs	r3, r2, r3
 80008e4:	4a0a      	ldr	r2, [pc, #40]	; (8000910 <main+0x410>)
 80008e6:	6013      	str	r3, [r2, #0]
						HAL_GPIO_WritePin(state3LED_GPIO_Port, state3LED_Pin, RESET);
 80008e8:	2200      	movs	r2, #0
 80008ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008ee:	4807      	ldr	r0, [pc, #28]	; (800090c <main+0x40c>)
 80008f0:	f001 fc5e 	bl	80021b0 <HAL_GPIO_WritePin>
						scanState = posReceive;
 80008f4:	4a03      	ldr	r2, [pc, #12]	; (8000904 <main+0x404>)
 80008f6:	2300      	movs	r3, #0
 80008f8:	7013      	strb	r3, [r2, #0]
				if(scanState == posReceive && yMotor.Status == Stopped && thetaMotor.Status == Stopped){
 80008fa:	e6cd      	b.n	8000698 <main+0x198>
 80008fc:	200007a8 	.word	0x200007a8
 8000900:	20000580 	.word	0x20000580
 8000904:	200005e0 	.word	0x200005e0
 8000908:	20000550 	.word	0x20000550
 800090c:	48000400 	.word	0x48000400
 8000910:	20000790 	.word	0x20000790
 8000914:	20000000 	.word	0x20000000
 8000918:	200005e4 	.word	0x200005e4

0800091c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b098      	sub	sp, #96	; 0x60
 8000920:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000922:	f107 0318 	add.w	r3, r7, #24
 8000926:	2248      	movs	r2, #72	; 0x48
 8000928:	2100      	movs	r1, #0
 800092a:	4618      	mov	r0, r3
 800092c:	f00c faca 	bl	800cec4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000930:	1d3b      	adds	r3, r7, #4
 8000932:	2200      	movs	r2, #0
 8000934:	601a      	str	r2, [r3, #0]
 8000936:	605a      	str	r2, [r3, #4]
 8000938:	609a      	str	r2, [r3, #8]
 800093a:	60da      	str	r2, [r3, #12]
 800093c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800093e:	2000      	movs	r0, #0
 8000940:	f002 f9f8 	bl	8002d34 <HAL_PWREx_ControlVoltageScaling>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <SystemClock_Config+0x32>
	{
		Error_Handler();
 800094a:	f000 fc77 	bl	800123c <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800094e:	2310      	movs	r3, #16
 8000950:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000952:	2301      	movs	r3, #1
 8000954:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000956:	2300      	movs	r3, #0
 8000958:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800095a:	2360      	movs	r3, #96	; 0x60
 800095c:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800095e:	2302      	movs	r3, #2
 8000960:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000962:	2301      	movs	r3, #1
 8000964:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000966:	2301      	movs	r3, #1
 8000968:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLN = 50;
 800096a:	2332      	movs	r3, #50	; 0x32
 800096c:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800096e:	2302      	movs	r3, #2
 8000970:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000972:	2302      	movs	r3, #2
 8000974:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000976:	2302      	movs	r3, #2
 8000978:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800097a:	f107 0318 	add.w	r3, r7, #24
 800097e:	4618      	mov	r0, r3
 8000980:	f002 fa8c 	bl	8002e9c <HAL_RCC_OscConfig>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <SystemClock_Config+0x72>
	{
		Error_Handler();
 800098a:	f000 fc57 	bl	800123c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800098e:	230f      	movs	r3, #15
 8000990:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000992:	2303      	movs	r3, #3
 8000994:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000996:	2300      	movs	r3, #0
 8000998:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800099a:	2300      	movs	r3, #0
 800099c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800099e:	2300      	movs	r3, #0
 80009a0:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80009a2:	1d3b      	adds	r3, r7, #4
 80009a4:	2104      	movs	r1, #4
 80009a6:	4618      	mov	r0, r3
 80009a8:	f002 fef4 	bl	8003794 <HAL_RCC_ClockConfig>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <SystemClock_Config+0x9a>
	{
		Error_Handler();
 80009b2:	f000 fc43 	bl	800123c <Error_Handler>
	}
}
 80009b6:	bf00      	nop
 80009b8:	3760      	adds	r7, #96	; 0x60
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
	...

080009c0 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80009c4:	4b1b      	ldr	r3, [pc, #108]	; (8000a34 <MX_I2C2_Init+0x74>)
 80009c6:	4a1c      	ldr	r2, [pc, #112]	; (8000a38 <MX_I2C2_Init+0x78>)
 80009c8:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x10C0ECFF;
 80009ca:	4b1a      	ldr	r3, [pc, #104]	; (8000a34 <MX_I2C2_Init+0x74>)
 80009cc:	4a1b      	ldr	r2, [pc, #108]	; (8000a3c <MX_I2C2_Init+0x7c>)
 80009ce:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 80009d0:	4b18      	ldr	r3, [pc, #96]	; (8000a34 <MX_I2C2_Init+0x74>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009d6:	4b17      	ldr	r3, [pc, #92]	; (8000a34 <MX_I2C2_Init+0x74>)
 80009d8:	2201      	movs	r2, #1
 80009da:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009dc:	4b15      	ldr	r3, [pc, #84]	; (8000a34 <MX_I2C2_Init+0x74>)
 80009de:	2200      	movs	r2, #0
 80009e0:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 80009e2:	4b14      	ldr	r3, [pc, #80]	; (8000a34 <MX_I2C2_Init+0x74>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009e8:	4b12      	ldr	r3, [pc, #72]	; (8000a34 <MX_I2C2_Init+0x74>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009ee:	4b11      	ldr	r3, [pc, #68]	; (8000a34 <MX_I2C2_Init+0x74>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009f4:	4b0f      	ldr	r3, [pc, #60]	; (8000a34 <MX_I2C2_Init+0x74>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80009fa:	480e      	ldr	r0, [pc, #56]	; (8000a34 <MX_I2C2_Init+0x74>)
 80009fc:	f001 fbf0 	bl	80021e0 <HAL_I2C_Init>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_I2C2_Init+0x4a>
	{
		Error_Handler();
 8000a06:	f000 fc19 	bl	800123c <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	4809      	ldr	r0, [pc, #36]	; (8000a34 <MX_I2C2_Init+0x74>)
 8000a0e:	f002 f8d9 	bl	8002bc4 <HAL_I2CEx_ConfigAnalogFilter>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_I2C2_Init+0x5c>
	{
		Error_Handler();
 8000a18:	f000 fc10 	bl	800123c <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	4805      	ldr	r0, [pc, #20]	; (8000a34 <MX_I2C2_Init+0x74>)
 8000a20:	f002 f91b 	bl	8002c5a <HAL_I2CEx_ConfigDigitalFilter>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_I2C2_Init+0x6e>
	{
		Error_Handler();
 8000a2a:	f000 fc07 	bl	800123c <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	200002ec 	.word	0x200002ec
 8000a38:	40005800 	.word	0x40005800
 8000a3c:	10c0ecff 	.word	0x10c0ecff

08000a40 <MX_LPUART1_UART_Init>:
 * @brief LPUART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPUART1_UART_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
	/* USER CODE END LPUART1_Init 0 */

	/* USER CODE BEGIN LPUART1_Init 1 */

	/* USER CODE END LPUART1_Init 1 */
	hlpuart1.Instance = LPUART1;
 8000a44:	4b22      	ldr	r3, [pc, #136]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000a46:	4a23      	ldr	r2, [pc, #140]	; (8000ad4 <MX_LPUART1_UART_Init+0x94>)
 8000a48:	601a      	str	r2, [r3, #0]
	hlpuart1.Init.BaudRate = 115200;
 8000a4a:	4b21      	ldr	r3, [pc, #132]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000a4c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a50:	605a      	str	r2, [r3, #4]
	hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a52:	4b1f      	ldr	r3, [pc, #124]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
	hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000a58:	4b1d      	ldr	r3, [pc, #116]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	60da      	str	r2, [r3, #12]
	hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000a5e:	4b1c      	ldr	r3, [pc, #112]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	611a      	str	r2, [r3, #16]
	hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000a64:	4b1a      	ldr	r3, [pc, #104]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000a66:	220c      	movs	r2, #12
 8000a68:	615a      	str	r2, [r3, #20]
	hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a6a:	4b19      	ldr	r3, [pc, #100]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	619a      	str	r2, [r3, #24]
	hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a70:	4b17      	ldr	r3, [pc, #92]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	621a      	str	r2, [r3, #32]
	hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a76:	4b16      	ldr	r3, [pc, #88]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	625a      	str	r2, [r3, #36]	; 0x24
	hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a7c:	4b14      	ldr	r3, [pc, #80]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	629a      	str	r2, [r3, #40]	; 0x28
	hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000a82:	4b13      	ldr	r3, [pc, #76]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	665a      	str	r2, [r3, #100]	; 0x64
	if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000a88:	4811      	ldr	r0, [pc, #68]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000a8a:	f005 f975 	bl	8005d78 <HAL_UART_Init>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_LPUART1_UART_Init+0x58>
	{
		Error_Handler();
 8000a94:	f000 fbd2 	bl	800123c <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a98:	2100      	movs	r1, #0
 8000a9a:	480d      	ldr	r0, [pc, #52]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000a9c:	f007 f917 	bl	8007cce <HAL_UARTEx_SetTxFifoThreshold>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_LPUART1_UART_Init+0x6a>
	{
		Error_Handler();
 8000aa6:	f000 fbc9 	bl	800123c <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000aaa:	2100      	movs	r1, #0
 8000aac:	4808      	ldr	r0, [pc, #32]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000aae:	f007 f94c 	bl	8007d4a <HAL_UARTEx_SetRxFifoThreshold>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_LPUART1_UART_Init+0x7c>
	{
		Error_Handler();
 8000ab8:	f000 fbc0 	bl	800123c <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000abc:	4804      	ldr	r0, [pc, #16]	; (8000ad0 <MX_LPUART1_UART_Init+0x90>)
 8000abe:	f007 f8cd 	bl	8007c5c <HAL_UARTEx_DisableFifoMode>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_LPUART1_UART_Init+0x8c>
	{
		Error_Handler();
 8000ac8:	f000 fbb8 	bl	800123c <Error_Handler>
	}
	/* USER CODE BEGIN LPUART1_Init 2 */

	/* USER CODE END LPUART1_Init 2 */

}
 8000acc:	bf00      	nop
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	20000340 	.word	0x20000340
 8000ad4:	40008000 	.word	0x40008000

08000ad8 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b088      	sub	sp, #32
 8000adc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ade:	f107 0310 	add.w	r3, r7, #16
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]
 8000ae6:	605a      	str	r2, [r3, #4]
 8000ae8:	609a      	str	r2, [r3, #8]
 8000aea:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aec:	1d3b      	adds	r3, r7, #4
 8000aee:	2200      	movs	r2, #0
 8000af0:	601a      	str	r2, [r3, #0]
 8000af2:	605a      	str	r2, [r3, #4]
 8000af4:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000af6:	4b20      	ldr	r3, [pc, #128]	; (8000b78 <MX_TIM1_Init+0xa0>)
 8000af8:	4a20      	ldr	r2, [pc, #128]	; (8000b7c <MX_TIM1_Init+0xa4>)
 8000afa:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8000afc:	4b1e      	ldr	r3, [pc, #120]	; (8000b78 <MX_TIM1_Init+0xa0>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b02:	4b1d      	ldr	r3, [pc, #116]	; (8000b78 <MX_TIM1_Init+0xa0>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8000b08:	4b1b      	ldr	r3, [pc, #108]	; (8000b78 <MX_TIM1_Init+0xa0>)
 8000b0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b0e:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b10:	4b19      	ldr	r3, [pc, #100]	; (8000b78 <MX_TIM1_Init+0xa0>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000b16:	4b18      	ldr	r3, [pc, #96]	; (8000b78 <MX_TIM1_Init+0xa0>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b1c:	4b16      	ldr	r3, [pc, #88]	; (8000b78 <MX_TIM1_Init+0xa0>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b22:	4815      	ldr	r0, [pc, #84]	; (8000b78 <MX_TIM1_Init+0xa0>)
 8000b24:	f003 fe48 	bl	80047b8 <HAL_TIM_Base_Init>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_TIM1_Init+0x5a>
	{
		Error_Handler();
 8000b2e:	f000 fb85 	bl	800123c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b36:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b38:	f107 0310 	add.w	r3, r7, #16
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	480e      	ldr	r0, [pc, #56]	; (8000b78 <MX_TIM1_Init+0xa0>)
 8000b40:	f004 fb52 	bl	80051e8 <HAL_TIM_ConfigClockSource>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <MX_TIM1_Init+0x76>
	{
		Error_Handler();
 8000b4a:	f000 fb77 	bl	800123c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b52:	2300      	movs	r3, #0
 8000b54:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b56:	2300      	movs	r3, #0
 8000b58:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b5a:	1d3b      	adds	r3, r7, #4
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	4806      	ldr	r0, [pc, #24]	; (8000b78 <MX_TIM1_Init+0xa0>)
 8000b60:	f005 f864 	bl	8005c2c <HAL_TIMEx_MasterConfigSynchronization>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_TIM1_Init+0x96>
	{
		Error_Handler();
 8000b6a:	f000 fb67 	bl	800123c <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8000b6e:	bf00      	nop
 8000b70:	3720      	adds	r7, #32
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	200003d0 	.word	0x200003d0
 8000b7c:	40012c00 	.word	0x40012c00

08000b80 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b08e      	sub	sp, #56	; 0x38
 8000b84:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
 8000b8e:	605a      	str	r2, [r3, #4]
 8000b90:	609a      	str	r2, [r3, #8]
 8000b92:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b94:	f107 031c 	add.w	r3, r7, #28
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
 8000b9c:	605a      	str	r2, [r3, #4]
 8000b9e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000ba0:	463b      	mov	r3, r7
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	601a      	str	r2, [r3, #0]
 8000ba6:	605a      	str	r2, [r3, #4]
 8000ba8:	609a      	str	r2, [r3, #8]
 8000baa:	60da      	str	r2, [r3, #12]
 8000bac:	611a      	str	r2, [r3, #16]
 8000bae:	615a      	str	r2, [r3, #20]
 8000bb0:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000bb2:	4b2e      	ldr	r3, [pc, #184]	; (8000c6c <MX_TIM2_Init+0xec>)
 8000bb4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bb8:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 100-1;
 8000bba:	4b2c      	ldr	r3, [pc, #176]	; (8000c6c <MX_TIM2_Init+0xec>)
 8000bbc:	2263      	movs	r2, #99	; 0x63
 8000bbe:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bc0:	4b2a      	ldr	r3, [pc, #168]	; (8000c6c <MX_TIM2_Init+0xec>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1250-1;
 8000bc6:	4b29      	ldr	r3, [pc, #164]	; (8000c6c <MX_TIM2_Init+0xec>)
 8000bc8:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8000bcc:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bce:	4b27      	ldr	r3, [pc, #156]	; (8000c6c <MX_TIM2_Init+0xec>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000bd4:	4b25      	ldr	r3, [pc, #148]	; (8000c6c <MX_TIM2_Init+0xec>)
 8000bd6:	2280      	movs	r2, #128	; 0x80
 8000bd8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000bda:	4824      	ldr	r0, [pc, #144]	; (8000c6c <MX_TIM2_Init+0xec>)
 8000bdc:	f003 fdec 	bl	80047b8 <HAL_TIM_Base_Init>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <MX_TIM2_Init+0x6a>
	{
		Error_Handler();
 8000be6:	f000 fb29 	bl	800123c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bee:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000bf0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	481d      	ldr	r0, [pc, #116]	; (8000c6c <MX_TIM2_Init+0xec>)
 8000bf8:	f004 faf6 	bl	80051e8 <HAL_TIM_ConfigClockSource>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_TIM2_Init+0x86>
	{
		Error_Handler();
 8000c02:	f000 fb1b 	bl	800123c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000c06:	4819      	ldr	r0, [pc, #100]	; (8000c6c <MX_TIM2_Init+0xec>)
 8000c08:	f003 febd 	bl	8004986 <HAL_TIM_PWM_Init>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <MX_TIM2_Init+0x96>
	{
		Error_Handler();
 8000c12:	f000 fb13 	bl	800123c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c16:	2300      	movs	r3, #0
 8000c18:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c1e:	f107 031c 	add.w	r3, r7, #28
 8000c22:	4619      	mov	r1, r3
 8000c24:	4811      	ldr	r0, [pc, #68]	; (8000c6c <MX_TIM2_Init+0xec>)
 8000c26:	f005 f801 	bl	8005c2c <HAL_TIMEx_MasterConfigSynchronization>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_TIM2_Init+0xb4>
	{
		Error_Handler();
 8000c30:	f000 fb04 	bl	800123c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c34:	2360      	movs	r3, #96	; 0x60
 8000c36:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 500;
 8000c38:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000c3c:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c42:	2300      	movs	r3, #0
 8000c44:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c46:	463b      	mov	r3, r7
 8000c48:	2200      	movs	r2, #0
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4807      	ldr	r0, [pc, #28]	; (8000c6c <MX_TIM2_Init+0xec>)
 8000c4e:	f004 f9b7 	bl	8004fc0 <HAL_TIM_PWM_ConfigChannel>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <MX_TIM2_Init+0xdc>
	{
		Error_Handler();
 8000c58:	f000 faf0 	bl	800123c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8000c5c:	4803      	ldr	r0, [pc, #12]	; (8000c6c <MX_TIM2_Init+0xec>)
 8000c5e:	f000 fd97 	bl	8001790 <HAL_TIM_MspPostInit>

}
 8000c62:	bf00      	nop
 8000c64:	3738      	adds	r7, #56	; 0x38
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	2000041c 	.word	0x2000041c

08000c70 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08e      	sub	sp, #56	; 0x38
 8000c74:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	605a      	str	r2, [r3, #4]
 8000c80:	609a      	str	r2, [r3, #8]
 8000c82:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c84:	f107 031c 	add.w	r3, r7, #28
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000c90:	463b      	mov	r3, r7
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]
 8000c9a:	60da      	str	r2, [r3, #12]
 8000c9c:	611a      	str	r2, [r3, #16]
 8000c9e:	615a      	str	r2, [r3, #20]
 8000ca0:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8000ca2:	4b2d      	ldr	r3, [pc, #180]	; (8000d58 <MX_TIM3_Init+0xe8>)
 8000ca4:	4a2d      	ldr	r2, [pc, #180]	; (8000d5c <MX_TIM3_Init+0xec>)
 8000ca6:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 100-1;
 8000ca8:	4b2b      	ldr	r3, [pc, #172]	; (8000d58 <MX_TIM3_Init+0xe8>)
 8000caa:	2263      	movs	r2, #99	; 0x63
 8000cac:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cae:	4b2a      	ldr	r3, [pc, #168]	; (8000d58 <MX_TIM3_Init+0xe8>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1250-1;
 8000cb4:	4b28      	ldr	r3, [pc, #160]	; (8000d58 <MX_TIM3_Init+0xe8>)
 8000cb6:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8000cba:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cbc:	4b26      	ldr	r3, [pc, #152]	; (8000d58 <MX_TIM3_Init+0xe8>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cc2:	4b25      	ldr	r3, [pc, #148]	; (8000d58 <MX_TIM3_Init+0xe8>)
 8000cc4:	2280      	movs	r2, #128	; 0x80
 8000cc6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000cc8:	4823      	ldr	r0, [pc, #140]	; (8000d58 <MX_TIM3_Init+0xe8>)
 8000cca:	f003 fd75 	bl	80047b8 <HAL_TIM_Base_Init>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <MX_TIM3_Init+0x68>
	{
		Error_Handler();
 8000cd4:	f000 fab2 	bl	800123c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cdc:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000cde:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	481c      	ldr	r0, [pc, #112]	; (8000d58 <MX_TIM3_Init+0xe8>)
 8000ce6:	f004 fa7f 	bl	80051e8 <HAL_TIM_ConfigClockSource>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <MX_TIM3_Init+0x84>
	{
		Error_Handler();
 8000cf0:	f000 faa4 	bl	800123c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000cf4:	4818      	ldr	r0, [pc, #96]	; (8000d58 <MX_TIM3_Init+0xe8>)
 8000cf6:	f003 fe46 	bl	8004986 <HAL_TIM_PWM_Init>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_TIM3_Init+0x94>
	{
		Error_Handler();
 8000d00:	f000 fa9c 	bl	800123c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d04:	2300      	movs	r3, #0
 8000d06:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d0c:	f107 031c 	add.w	r3, r7, #28
 8000d10:	4619      	mov	r1, r3
 8000d12:	4811      	ldr	r0, [pc, #68]	; (8000d58 <MX_TIM3_Init+0xe8>)
 8000d14:	f004 ff8a 	bl	8005c2c <HAL_TIMEx_MasterConfigSynchronization>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <MX_TIM3_Init+0xb2>
	{
		Error_Handler();
 8000d1e:	f000 fa8d 	bl	800123c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d22:	2360      	movs	r3, #96	; 0x60
 8000d24:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 500;
 8000d26:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d2a:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d30:	2300      	movs	r3, #0
 8000d32:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d34:	463b      	mov	r3, r7
 8000d36:	2200      	movs	r2, #0
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4807      	ldr	r0, [pc, #28]	; (8000d58 <MX_TIM3_Init+0xe8>)
 8000d3c:	f004 f940 	bl	8004fc0 <HAL_TIM_PWM_ConfigChannel>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <MX_TIM3_Init+0xda>
	{
		Error_Handler();
 8000d46:	f000 fa79 	bl	800123c <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8000d4a:	4803      	ldr	r0, [pc, #12]	; (8000d58 <MX_TIM3_Init+0xe8>)
 8000d4c:	f000 fd20 	bl	8001790 <HAL_TIM_MspPostInit>

}
 8000d50:	bf00      	nop
 8000d52:	3738      	adds	r7, #56	; 0x38
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20000468 	.word	0x20000468
 8000d5c:	40000400 	.word	0x40000400

08000d60 <MX_TIM4_Init>:
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08e      	sub	sp, #56	; 0x38
 8000d64:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d66:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]
 8000d70:	609a      	str	r2, [r3, #8]
 8000d72:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d74:	f107 031c 	add.w	r3, r7, #28
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000d80:	463b      	mov	r3, r7
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]
 8000d8a:	60da      	str	r2, [r3, #12]
 8000d8c:	611a      	str	r2, [r3, #16]
 8000d8e:	615a      	str	r2, [r3, #20]
 8000d90:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8000d92:	4b2d      	ldr	r3, [pc, #180]	; (8000e48 <MX_TIM4_Init+0xe8>)
 8000d94:	4a2d      	ldr	r2, [pc, #180]	; (8000e4c <MX_TIM4_Init+0xec>)
 8000d96:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 100-1;
 8000d98:	4b2b      	ldr	r3, [pc, #172]	; (8000e48 <MX_TIM4_Init+0xe8>)
 8000d9a:	2263      	movs	r2, #99	; 0x63
 8000d9c:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d9e:	4b2a      	ldr	r3, [pc, #168]	; (8000e48 <MX_TIM4_Init+0xe8>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 1250-1;
 8000da4:	4b28      	ldr	r3, [pc, #160]	; (8000e48 <MX_TIM4_Init+0xe8>)
 8000da6:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8000daa:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dac:	4b26      	ldr	r3, [pc, #152]	; (8000e48 <MX_TIM4_Init+0xe8>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000db2:	4b25      	ldr	r3, [pc, #148]	; (8000e48 <MX_TIM4_Init+0xe8>)
 8000db4:	2280      	movs	r2, #128	; 0x80
 8000db6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000db8:	4823      	ldr	r0, [pc, #140]	; (8000e48 <MX_TIM4_Init+0xe8>)
 8000dba:	f003 fcfd 	bl	80047b8 <HAL_TIM_Base_Init>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_TIM4_Init+0x68>
	{
		Error_Handler();
 8000dc4:	f000 fa3a 	bl	800123c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dcc:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000dce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	481c      	ldr	r0, [pc, #112]	; (8000e48 <MX_TIM4_Init+0xe8>)
 8000dd6:	f004 fa07 	bl	80051e8 <HAL_TIM_ConfigClockSource>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_TIM4_Init+0x84>
	{
		Error_Handler();
 8000de0:	f000 fa2c 	bl	800123c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000de4:	4818      	ldr	r0, [pc, #96]	; (8000e48 <MX_TIM4_Init+0xe8>)
 8000de6:	f003 fdce 	bl	8004986 <HAL_TIM_PWM_Init>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <MX_TIM4_Init+0x94>
	{
		Error_Handler();
 8000df0:	f000 fa24 	bl	800123c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000df4:	2300      	movs	r3, #0
 8000df6:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000dfc:	f107 031c 	add.w	r3, r7, #28
 8000e00:	4619      	mov	r1, r3
 8000e02:	4811      	ldr	r0, [pc, #68]	; (8000e48 <MX_TIM4_Init+0xe8>)
 8000e04:	f004 ff12 	bl	8005c2c <HAL_TIMEx_MasterConfigSynchronization>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_TIM4_Init+0xb2>
	{
		Error_Handler();
 8000e0e:	f000 fa15 	bl	800123c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e12:	2360      	movs	r3, #96	; 0x60
 8000e14:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 500;
 8000e16:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e1a:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e20:	2300      	movs	r3, #0
 8000e22:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e24:	463b      	mov	r3, r7
 8000e26:	2208      	movs	r2, #8
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4807      	ldr	r0, [pc, #28]	; (8000e48 <MX_TIM4_Init+0xe8>)
 8000e2c:	f004 f8c8 	bl	8004fc0 <HAL_TIM_PWM_ConfigChannel>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_TIM4_Init+0xda>
	{
		Error_Handler();
 8000e36:	f000 fa01 	bl	800123c <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8000e3a:	4803      	ldr	r0, [pc, #12]	; (8000e48 <MX_TIM4_Init+0xe8>)
 8000e3c:	f000 fca8 	bl	8001790 <HAL_TIM_MspPostInit>

}
 8000e40:	bf00      	nop
 8000e42:	3738      	adds	r7, #56	; 0x38
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	200004b4 	.word	0x200004b4
 8000e4c:	40000800 	.word	0x40000800

08000e50 <MX_TIM5_Init>:
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b088      	sub	sp, #32
 8000e54:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e56:	f107 0310 	add.w	r3, r7, #16
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]
 8000e5e:	605a      	str	r2, [r3, #4]
 8000e60:	609a      	str	r2, [r3, #8]
 8000e62:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e64:	1d3b      	adds	r3, r7, #4
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	605a      	str	r2, [r3, #4]
 8000e6c:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8000e6e:	4b1d      	ldr	r3, [pc, #116]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000e70:	4a1d      	ldr	r2, [pc, #116]	; (8000ee8 <MX_TIM5_Init+0x98>)
 8000e72:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 100-1;
 8000e74:	4b1b      	ldr	r3, [pc, #108]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000e76:	2263      	movs	r2, #99	; 0x63
 8000e78:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e7a:	4b1a      	ldr	r3, [pc, #104]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 4294967295;
 8000e80:	4b18      	ldr	r3, [pc, #96]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000e82:	f04f 32ff 	mov.w	r2, #4294967295
 8000e86:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e88:	4b16      	ldr	r3, [pc, #88]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e8e:	4b15      	ldr	r3, [pc, #84]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000e94:	4813      	ldr	r0, [pc, #76]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000e96:	f003 fc8f 	bl	80047b8 <HAL_TIM_Base_Init>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <MX_TIM5_Init+0x54>
	{
		Error_Handler();
 8000ea0:	f000 f9cc 	bl	800123c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ea4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ea8:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000eaa:	f107 0310 	add.w	r3, r7, #16
 8000eae:	4619      	mov	r1, r3
 8000eb0:	480c      	ldr	r0, [pc, #48]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000eb2:	f004 f999 	bl	80051e8 <HAL_TIM_ConfigClockSource>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_TIM5_Init+0x70>
	{
		Error_Handler();
 8000ebc:	f000 f9be 	bl	800123c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000ec8:	1d3b      	adds	r3, r7, #4
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4805      	ldr	r0, [pc, #20]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000ece:	f004 fead 	bl	8005c2c <HAL_TIMEx_MasterConfigSynchronization>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <MX_TIM5_Init+0x8c>
	{
		Error_Handler();
 8000ed8:	f000 f9b0 	bl	800123c <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8000edc:	bf00      	nop
 8000ede:	3720      	adds	r7, #32
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	20000500 	.word	0x20000500
 8000ee8:	40000c00 	.word	0x40000c00

08000eec <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08c      	sub	sp, #48	; 0x30
 8000ef0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef2:	f107 031c 	add.w	r3, r7, #28
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	605a      	str	r2, [r3, #4]
 8000efc:	609a      	str	r2, [r3, #8]
 8000efe:	60da      	str	r2, [r3, #12]
 8000f00:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f02:	4b5c      	ldr	r3, [pc, #368]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f06:	4a5b      	ldr	r2, [pc, #364]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f08:	f043 0310 	orr.w	r3, r3, #16
 8000f0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f0e:	4b59      	ldr	r3, [pc, #356]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f12:	f003 0310 	and.w	r3, r3, #16
 8000f16:	61bb      	str	r3, [r7, #24]
 8000f18:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000f1a:	4b56      	ldr	r3, [pc, #344]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f1e:	4a55      	ldr	r2, [pc, #340]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f20:	f043 0320 	orr.w	r3, r3, #32
 8000f24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f26:	4b53      	ldr	r3, [pc, #332]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f2a:	f003 0320 	and.w	r3, r3, #32
 8000f2e:	617b      	str	r3, [r7, #20]
 8000f30:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	4b50      	ldr	r3, [pc, #320]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f36:	4a4f      	ldr	r2, [pc, #316]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f38:	f043 0301 	orr.w	r3, r3, #1
 8000f3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f3e:	4b4d      	ldr	r3, [pc, #308]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f42:	f003 0301 	and.w	r3, r3, #1
 8000f46:	613b      	str	r3, [r7, #16]
 8000f48:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4a:	4b4a      	ldr	r3, [pc, #296]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f4e:	4a49      	ldr	r2, [pc, #292]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f50:	f043 0302 	orr.w	r3, r3, #2
 8000f54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f56:	4b47      	ldr	r3, [pc, #284]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f5a:	f003 0302 	and.w	r3, r3, #2
 8000f5e:	60fb      	str	r3, [r7, #12]
 8000f60:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000f62:	4b44      	ldr	r3, [pc, #272]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f66:	4a43      	ldr	r2, [pc, #268]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f68:	f043 0308 	orr.w	r3, r3, #8
 8000f6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f6e:	4b41      	ldr	r3, [pc, #260]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f72:	f003 0308 	and.w	r3, r3, #8
 8000f76:	60bb      	str	r3, [r7, #8]
 8000f78:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000f7a:	4b3e      	ldr	r3, [pc, #248]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f7e:	4a3d      	ldr	r2, [pc, #244]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f86:	4b3b      	ldr	r3, [pc, #236]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f8e:	607b      	str	r3, [r7, #4]
 8000f90:	687b      	ldr	r3, [r7, #4]
	HAL_PWREx_EnableVddIO2();
 8000f92:	f001 ff73 	bl	8002e7c <HAL_PWREx_EnableVddIO2>
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f96:	4b37      	ldr	r3, [pc, #220]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f9a:	4a36      	ldr	r2, [pc, #216]	; (8001074 <MX_GPIO_Init+0x188>)
 8000f9c:	f043 0304 	orr.w	r3, r3, #4
 8000fa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fa2:	4b34      	ldr	r3, [pc, #208]	; (8001074 <MX_GPIO_Init+0x188>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa6:	f003 0304 	and.w	r3, r3, #4
 8000faa:	603b      	str	r3, [r7, #0]
 8000fac:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, thetaDir_Pin|yDir_Pin|rDir_Pin, GPIO_PIN_RESET);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	21e0      	movs	r1, #224	; 0xe0
 8000fb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fb6:	f001 f8fb 	bl	80021b0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, state3LED_Pin|state2LED_Pin, GPIO_PIN_RESET);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8000fc0:	482d      	ldr	r0, [pc, #180]	; (8001078 <MX_GPIO_Init+0x18c>)
 8000fc2:	f001 f8f5 	bl	80021b0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, loadCLK_Pin|tofXSHUT_Pin, GPIO_PIN_RESET);
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 8000fcc:	482b      	ldr	r0, [pc, #172]	; (800107c <MX_GPIO_Init+0x190>)
 8000fce:	f001 f8ef 	bl	80021b0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(state1LED_GPIO_Port, state1LED_Pin, GPIO_PIN_RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2180      	movs	r1, #128	; 0x80
 8000fd6:	482a      	ldr	r0, [pc, #168]	; (8001080 <MX_GPIO_Init+0x194>)
 8000fd8:	f001 f8ea 	bl	80021b0 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : thetaDir_Pin yDir_Pin rDir_Pin */
	GPIO_InitStruct.Pin = thetaDir_Pin|yDir_Pin|rDir_Pin;
 8000fdc:	23e0      	movs	r3, #224	; 0xe0
 8000fde:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fec:	f107 031c 	add.w	r3, r7, #28
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ff6:	f000 ff49 	bl	8001e8c <HAL_GPIO_Init>

	/*Configure GPIO pins : state3LED_Pin state2LED_Pin */
	GPIO_InitStruct.Pin = state3LED_Pin|state2LED_Pin;
 8000ffa:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8000ffe:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001000:	2301      	movs	r3, #1
 8001002:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001008:	2300      	movs	r3, #0
 800100a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800100c:	f107 031c 	add.w	r3, r7, #28
 8001010:	4619      	mov	r1, r3
 8001012:	4819      	ldr	r0, [pc, #100]	; (8001078 <MX_GPIO_Init+0x18c>)
 8001014:	f000 ff3a 	bl	8001e8c <HAL_GPIO_Init>

	/*Configure GPIO pins : loadCLK_Pin tofXSHUT_Pin */
	GPIO_InitStruct.Pin = loadCLK_Pin|tofXSHUT_Pin;
 8001018:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800101c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101e:	2301      	movs	r3, #1
 8001020:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001026:	2300      	movs	r3, #0
 8001028:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800102a:	f107 031c 	add.w	r3, r7, #28
 800102e:	4619      	mov	r1, r3
 8001030:	4812      	ldr	r0, [pc, #72]	; (800107c <MX_GPIO_Init+0x190>)
 8001032:	f000 ff2b 	bl	8001e8c <HAL_GPIO_Init>

	/*Configure GPIO pin : loadDATA_Pin */
	GPIO_InitStruct.Pin = loadDATA_Pin;
 8001036:	f44f 7300 	mov.w	r3, #512	; 0x200
 800103a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800103c:	2300      	movs	r3, #0
 800103e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(loadDATA_GPIO_Port, &GPIO_InitStruct);
 8001044:	f107 031c 	add.w	r3, r7, #28
 8001048:	4619      	mov	r1, r3
 800104a:	480c      	ldr	r0, [pc, #48]	; (800107c <MX_GPIO_Init+0x190>)
 800104c:	f000 ff1e 	bl	8001e8c <HAL_GPIO_Init>

	/*Configure GPIO pin : state1LED_Pin */
	GPIO_InitStruct.Pin = state1LED_Pin;
 8001050:	2380      	movs	r3, #128	; 0x80
 8001052:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001054:	2301      	movs	r3, #1
 8001056:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001058:	2300      	movs	r3, #0
 800105a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105c:	2300      	movs	r3, #0
 800105e:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(state1LED_GPIO_Port, &GPIO_InitStruct);
 8001060:	f107 031c 	add.w	r3, r7, #28
 8001064:	4619      	mov	r1, r3
 8001066:	4806      	ldr	r0, [pc, #24]	; (8001080 <MX_GPIO_Init+0x194>)
 8001068:	f000 ff10 	bl	8001e8c <HAL_GPIO_Init>

}
 800106c:	bf00      	nop
 800106e:	3730      	adds	r7, #48	; 0x30
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	40021000 	.word	0x40021000
 8001078:	48000400 	.word	0x48000400
 800107c:	48000c00 	.word	0x48000c00
 8001080:	48000800 	.word	0x48000800

08001084 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void  HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim){
 8001084:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001088:	b088      	sub	sp, #32
 800108a:	af00      	add	r7, sp, #0
 800108c:	61f8      	str	r0, [r7, #28]
	//Theta Motor interrupts
	if(htim == &htim3){
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	4a5c      	ldr	r2, [pc, #368]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d13b      	bne.n	800110e <HAL_TIM_PeriodElapsedCallback+0x8a>
		if(thetaMotor.Status == RunningForward){
 8001096:	4b5c      	ldr	r3, [pc, #368]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001098:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800109c:	b2db      	uxtb	r3, r3
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d10d      	bne.n	80010be <HAL_TIM_PeriodElapsedCallback+0x3a>
			thetaMotor.CurrentPosition++;
 80010a2:	4b59      	ldr	r3, [pc, #356]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80010a4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80010a8:	1c51      	adds	r1, r2, #1
 80010aa:	6139      	str	r1, [r7, #16]
 80010ac:	f143 0300 	adc.w	r3, r3, #0
 80010b0:	617b      	str	r3, [r7, #20]
 80010b2:	4b55      	ldr	r3, [pc, #340]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80010b4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80010b8:	e9c3 1206 	strd	r1, r2, [r3, #24]
 80010bc:	e012      	b.n	80010e4 <HAL_TIM_PeriodElapsedCallback+0x60>
		}
		else if (thetaMotor.Status == RunningBackward){
 80010be:	4b52      	ldr	r3, [pc, #328]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80010c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2b02      	cmp	r3, #2
 80010c8:	d10c      	bne.n	80010e4 <HAL_TIM_PeriodElapsedCallback+0x60>
			thetaMotor.CurrentPosition--;
 80010ca:	4b4f      	ldr	r3, [pc, #316]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80010cc:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80010d0:	1e51      	subs	r1, r2, #1
 80010d2:	60b9      	str	r1, [r7, #8]
 80010d4:	f143 33ff 	adc.w	r3, r3, #4294967295
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	4b4b      	ldr	r3, [pc, #300]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80010dc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80010e0:	e9c3 1206 	strd	r1, r2, [r3, #24]
		}
		if(thetaMotor.CurrentPosition == thetaMotor.TargetPosition){
 80010e4:	4b48      	ldr	r3, [pc, #288]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80010e6:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80010ea:	4b47      	ldr	r3, [pc, #284]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80010ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80010f0:	4299      	cmp	r1, r3
 80010f2:	bf08      	it	eq
 80010f4:	4290      	cmpeq	r0, r2
 80010f6:	d10a      	bne.n	800110e <HAL_TIM_PeriodElapsedCallback+0x8a>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 80010f8:	2100      	movs	r1, #0
 80010fa:	4842      	ldr	r0, [pc, #264]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80010fc:	f003 fdaa 	bl	8004c54 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop(&htim3);
 8001100:	4840      	ldr	r0, [pc, #256]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001102:	f003 fc19 	bl	8004938 <HAL_TIM_Base_Stop>
			thetaMotor.Status = Stopped;
 8001106:	4b40      	ldr	r3, [pc, #256]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001108:	2203      	movs	r2, #3
 800110a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
	}
	//yMotor Interrupts
	if(htim == &htim2){
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	4a3e      	ldr	r2, [pc, #248]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d138      	bne.n	8001188 <HAL_TIM_PeriodElapsedCallback+0x104>
		if(yMotor.Status == RunningForward){
 8001116:	4b3e      	ldr	r3, [pc, #248]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001118:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800111c:	b2db      	uxtb	r3, r3
 800111e:	2b01      	cmp	r3, #1
 8001120:	d10d      	bne.n	800113e <HAL_TIM_PeriodElapsedCallback+0xba>
			yMotor.CurrentPosition++;
 8001122:	4b3b      	ldr	r3, [pc, #236]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001124:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001128:	1c51      	adds	r1, r2, #1
 800112a:	6039      	str	r1, [r7, #0]
 800112c:	f143 0300 	adc.w	r3, r3, #0
 8001130:	607b      	str	r3, [r7, #4]
 8001132:	4b37      	ldr	r3, [pc, #220]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001134:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001138:	e9c3 1206 	strd	r1, r2, [r3, #24]
 800113c:	e00f      	b.n	800115e <HAL_TIM_PeriodElapsedCallback+0xda>
		}
		else if (yMotor.Status == RunningBackward){
 800113e:	4b34      	ldr	r3, [pc, #208]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001140:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001144:	b2db      	uxtb	r3, r3
 8001146:	2b02      	cmp	r3, #2
 8001148:	d109      	bne.n	800115e <HAL_TIM_PeriodElapsedCallback+0xda>
			yMotor.CurrentPosition--;
 800114a:	4b31      	ldr	r3, [pc, #196]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 800114c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001150:	f112 3aff 	adds.w	sl, r2, #4294967295
 8001154:	f143 3bff 	adc.w	fp, r3, #4294967295
 8001158:	4b2d      	ldr	r3, [pc, #180]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 800115a:	e9c3 ab06 	strd	sl, fp, [r3, #24]
		}
		if(yMotor.CurrentPosition == yMotor.TargetPosition){
 800115e:	4b2c      	ldr	r3, [pc, #176]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001160:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001164:	4b2a      	ldr	r3, [pc, #168]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001166:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800116a:	4299      	cmp	r1, r3
 800116c:	bf08      	it	eq
 800116e:	4290      	cmpeq	r0, r2
 8001170:	d10a      	bne.n	8001188 <HAL_TIM_PeriodElapsedCallback+0x104>
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8001172:	2100      	movs	r1, #0
 8001174:	4825      	ldr	r0, [pc, #148]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001176:	f003 fd6d 	bl	8004c54 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop(&htim2);
 800117a:	4824      	ldr	r0, [pc, #144]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x188>)
 800117c:	f003 fbdc 	bl	8004938 <HAL_TIM_Base_Stop>
			yMotor.Status = Stopped;
 8001180:	4b23      	ldr	r3, [pc, #140]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001182:	2203      	movs	r2, #3
 8001184:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
	}
	//rMotor Interrupts
	if(htim == &htim4){
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	4a22      	ldr	r2, [pc, #136]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x190>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d134      	bne.n	80011fa <HAL_TIM_PeriodElapsedCallback+0x176>
		if(rMotor.Status == RunningForward){
 8001190:	4b21      	ldr	r3, [pc, #132]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001192:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001196:	b2db      	uxtb	r3, r3
 8001198:	2b01      	cmp	r3, #1
 800119a:	d10a      	bne.n	80011b2 <HAL_TIM_PeriodElapsedCallback+0x12e>
			rMotor.CurrentPosition++;
 800119c:	4b1e      	ldr	r3, [pc, #120]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x194>)
 800119e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80011a2:	f112 0801 	adds.w	r8, r2, #1
 80011a6:	f143 0900 	adc.w	r9, r3, #0
 80011aa:	4b1b      	ldr	r3, [pc, #108]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80011ac:	e9c3 8906 	strd	r8, r9, [r3, #24]
 80011b0:	e00e      	b.n	80011d0 <HAL_TIM_PeriodElapsedCallback+0x14c>
		}
		else if (rMotor.Status == RunningBackward){
 80011b2:	4b19      	ldr	r3, [pc, #100]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80011b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	2b02      	cmp	r3, #2
 80011bc:	d108      	bne.n	80011d0 <HAL_TIM_PeriodElapsedCallback+0x14c>
			rMotor.CurrentPosition--;
 80011be:	4b16      	ldr	r3, [pc, #88]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80011c0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80011c4:	1e54      	subs	r4, r2, #1
 80011c6:	f143 35ff 	adc.w	r5, r3, #4294967295
 80011ca:	4b13      	ldr	r3, [pc, #76]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80011cc:	e9c3 4506 	strd	r4, r5, [r3, #24]
		}
		if(rMotor.CurrentPosition == rMotor.TargetPosition){
 80011d0:	4b11      	ldr	r3, [pc, #68]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80011d2:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80011d6:	4b10      	ldr	r3, [pc, #64]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80011d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80011dc:	4299      	cmp	r1, r3
 80011de:	bf08      	it	eq
 80011e0:	4290      	cmpeq	r0, r2
 80011e2:	d10a      	bne.n	80011fa <HAL_TIM_PeriodElapsedCallback+0x176>
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 80011e4:	2108      	movs	r1, #8
 80011e6:	480b      	ldr	r0, [pc, #44]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x190>)
 80011e8:	f003 fd34 	bl	8004c54 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop(&htim4);
 80011ec:	4809      	ldr	r0, [pc, #36]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x190>)
 80011ee:	f003 fba3 	bl	8004938 <HAL_TIM_Base_Stop>
			rMotor.Status = Stopped;
 80011f2:	4b09      	ldr	r3, [pc, #36]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80011f4:	2203      	movs	r2, #3
 80011f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
	}
}
 80011fa:	bf00      	nop
 80011fc:	3720      	adds	r7, #32
 80011fe:	46bd      	mov	sp, r7
 8001200:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001204:	20000468 	.word	0x20000468
 8001208:	20000550 	.word	0x20000550
 800120c:	2000041c 	.word	0x2000041c
 8001210:	20000580 	.word	0x20000580
 8001214:	200004b4 	.word	0x200004b4
 8001218:	200005b0 	.word	0x200005b0

0800121c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
	//set flag
	uartRecievedFlag = 1;
 8001224:	4b04      	ldr	r3, [pc, #16]	; (8001238 <HAL_UART_RxCpltCallback+0x1c>)
 8001226:	2201      	movs	r2, #1
 8001228:	701a      	strb	r2, [r3, #0]
}
 800122a:	bf00      	nop
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	200007a4 	.word	0x200007a4

0800123c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001240:	b672      	cpsid	i
}
 8001242:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001244:	e7fe      	b.n	8001244 <Error_Handler+0x8>
	...

08001248 <InitSerialFromPC>:
uint8_t newLine = '\n';
uint8_t carriageReturn = '\r';

UART_HandleTypeDef* huart;

void InitSerialFromPC(UART_HandleTypeDef* huartHandler, uint8_t* rxBuffer){
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
	huart = huartHandler;
 8001252:	4a06      	ldr	r2, [pc, #24]	; (800126c <InitSerialFromPC+0x24>)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6013      	str	r3, [r2, #0]
	//allocate for buffer
	//usartInputBuffer = (uint8_t*)calloc(INPUT_BUFFER_SIZE,sizeof(uint8_t));
	usartOutputBuffer = rxBuffer;
 8001258:	4a05      	ldr	r2, [pc, #20]	; (8001270 <InitSerialFromPC+0x28>)
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	6013      	str	r3, [r2, #0]
}
 800125e:	bf00      	nop
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	200007b4 	.word	0x200007b4
 8001270:	200007b0 	.word	0x200007b0

08001274 <SendSerialInt>:

void SendSerialChar(uint8_t c){
	HAL_UART_Transmit(huart,&c,1,10);
}

void SendSerialInt(uint16_t i){
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	80fb      	strh	r3, [r7, #6]
	HAL_UART_Transmit(huart,(uint8_t*)(&i),sizeof(uint16_t),10);
 800127e:	4b05      	ldr	r3, [pc, #20]	; (8001294 <SendSerialInt+0x20>)
 8001280:	6818      	ldr	r0, [r3, #0]
 8001282:	1db9      	adds	r1, r7, #6
 8001284:	230a      	movs	r3, #10
 8001286:	2202      	movs	r2, #2
 8001288:	f004 fdc6 	bl	8005e18 <HAL_UART_Transmit>
}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	200007b4 	.word	0x200007b4

08001298 <ParseInstructions>:

void ParseInstructions(uint8_t* rxBuffer, Instruction* i){
 8001298:	b480      	push	{r7}
 800129a:	b087      	sub	sp, #28
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
	//assume that the characters were sent r,th,y

	uint16_t temp[3];

	for(int a = 0; a < 3; a++){
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
 80012a6:	e01a      	b.n	80012de <ParseInstructions+0x46>
		temp[a] = rxBuffer[2*a] | (rxBuffer[2*a+1] << 8);
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	461a      	mov	r2, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4413      	add	r3, r2
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	b21a      	sxth	r2, r3
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	3301      	adds	r3, #1
 80012bc:	6879      	ldr	r1, [r7, #4]
 80012be:	440b      	add	r3, r1
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	021b      	lsls	r3, r3, #8
 80012c4:	b21b      	sxth	r3, r3
 80012c6:	4313      	orrs	r3, r2
 80012c8:	b21b      	sxth	r3, r3
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	3318      	adds	r3, #24
 80012d2:	443b      	add	r3, r7
 80012d4:	f823 2c0c 	strh.w	r2, [r3, #-12]
	for(int a = 0; a < 3; a++){
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	3301      	adds	r3, #1
 80012dc:	617b      	str	r3, [r7, #20]
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	dde1      	ble.n	80012a8 <ParseInstructions+0x10>
	}

	i->r = temp[0];
 80012e4:	89ba      	ldrh	r2, [r7, #12]
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	801a      	strh	r2, [r3, #0]
	i->th = temp[1];
 80012ea:	89fa      	ldrh	r2, [r7, #14]
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	805a      	strh	r2, [r3, #2]
	i->y = temp[2];
 80012f0:	8a3a      	ldrh	r2, [r7, #16]
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	809a      	strh	r2, [r3, #4]
}
 80012f6:	bf00      	nop
 80012f8:	371c      	adds	r7, #28
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr

08001302 <initStepper>:
#include "stepperControl.h"

void initStepper(stepper * stepper, TIM_HandleTypeDef * tim, uint32_t  channel, GPIO_TypeDef * dirPort, uint16_t dirPin, uint32_t speed){
 8001302:	b580      	push	{r7, lr}
 8001304:	b084      	sub	sp, #16
 8001306:	af00      	add	r7, sp, #0
 8001308:	60f8      	str	r0, [r7, #12]
 800130a:	60b9      	str	r1, [r7, #8]
 800130c:	607a      	str	r2, [r7, #4]
 800130e:	603b      	str	r3, [r7, #0]

	//Initialize values
	stepper->Timer = tim;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	68ba      	ldr	r2, [r7, #8]
 8001314:	601a      	str	r2, [r3, #0]
	stepper->Channel = channel;
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	605a      	str	r2, [r3, #4]
	stepper->DIRPort = dirPort;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	683a      	ldr	r2, [r7, #0]
 8001320:	609a      	str	r2, [r3, #8]
	stepper->DIRPin = dirPin;
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	8b3a      	ldrh	r2, [r7, #24]
 8001326:	819a      	strh	r2, [r3, #12]
	stepper->PPS = speed;
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	69fa      	ldr	r2, [r7, #28]
 800132c:	611a      	str	r2, [r3, #16]
	stepper->CurrentPosition = 0;
 800132e:	68f9      	ldr	r1, [r7, #12]
 8001330:	f04f 0200 	mov.w	r2, #0
 8001334:	f04f 0300 	mov.w	r3, #0
 8001338:	e9c1 2306 	strd	r2, r3, [r1, #24]
	stepper->TargetPosition =0;
 800133c:	68f9      	ldr	r1, [r7, #12]
 800133e:	f04f 0200 	mov.w	r2, #0
 8001342:	f04f 0300 	mov.w	r3, #0
 8001346:	e9c1 2308 	strd	r2, r3, [r1, #32]
	//Set status
	stepper->Status = Stopped;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	2203      	movs	r2, #3
 800134e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	//update timer to align with speed
	setSpeed(stepper, stepper->PPS);
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	691b      	ldr	r3, [r3, #16]
 8001356:	4619      	mov	r1, r3
 8001358:	68f8      	ldr	r0, [r7, #12]
 800135a:	f000 f84b 	bl	80013f4 <setSpeed>
	//return stepper structure pointer
}
 800135e:	bf00      	nop
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <setTarget>:


void setTarget (stepper * stepper, uint64_t increment, char forward){
 8001366:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	e9c7 2300 	strd	r2, r3, [r7]
	//if positive move forward and add to current position
	if(forward){
 8001374:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001378:	2b00      	cmp	r3, #0
 800137a:	d00c      	beq.n	8001396 <setTarget+0x30>
		stepper->TargetPosition+= increment;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8001382:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001386:	eb10 0802 	adds.w	r8, r0, r2
 800138a:	eb41 0903 	adc.w	r9, r1, r3
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	e9c3 8908 	strd	r8, r9, [r3, #32]
 8001394:	e00a      	b.n	80013ac <setTarget+0x46>
	}
	//if negative move backward and take away from current position
	else{
		stepper->TargetPosition-= increment;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800139c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80013a0:	1a84      	subs	r4, r0, r2
 80013a2:	eb61 0503 	sbc.w	r5, r1, r3
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	e9c3 4508 	strd	r4, r5, [r3, #32]
	}
	//TargetPosition can't be negative
	if(stepper->TargetPosition<0){
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
		stepper->TargetPosition=0;
	}
	//Start timer if it needs to be started
	if (stepper->Status == Stopped && stepper->TargetPosition != stepper->CurrentPosition){
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	2b03      	cmp	r3, #3
 80013bc:	d111      	bne.n	80013e2 <setTarget+0x7c>
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80013ca:	4299      	cmp	r1, r3
 80013cc:	bf08      	it	eq
 80013ce:	4290      	cmpeq	r0, r2
 80013d0:	d007      	beq.n	80013e2 <setTarget+0x7c>
		//start pulses on timer
		HAL_TIM_PWM_Start(stepper->Timer, stepper->Channel);
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	4619      	mov	r1, r3
 80013dc:	4610      	mov	r0, r2
 80013de:	f003 fb33 	bl	8004a48 <HAL_TIM_PWM_Start>
	}
	//Set Direction
	setDirection(stepper);
 80013e2:	68f8      	ldr	r0, [r7, #12]
 80013e4:	f000 f828 	bl	8001438 <setDirection>
}
 80013e8:	bf00      	nop
 80013ea:	3710      	adds	r7, #16
 80013ec:	46bd      	mov	sp, r7
 80013ee:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

080013f4 <setSpeed>:

void setSpeed (stepper * stepper, uint32_t speed){
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
	//update pulse rate of stepper
	stepper->PPS = speed;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	683a      	ldr	r2, [r7, #0]
 8001402:	611a      	str	r2, [r3, #16]
	//set duty cycle
	stepper->Timer->Instance->CCR1=1000000/(2*speed);
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	005a      	lsls	r2, r3, #1
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4909      	ldr	r1, [pc, #36]	; (8001434 <setSpeed+0x40>)
 8001410:	fbb1 f2f2 	udiv	r2, r1, r2
 8001414:	635a      	str	r2, [r3, #52]	; 0x34
	//set timer period
	stepper->Timer->Instance->ARR=(1000000/speed)-1;
 8001416:	4a07      	ldr	r2, [pc, #28]	; (8001434 <setSpeed+0x40>)
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	fbb2 f2f3 	udiv	r2, r2, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	3a01      	subs	r2, #1
 8001426:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001428:	bf00      	nop
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr
 8001434:	000f4240 	.word	0x000f4240

08001438 <setDirection>:

//set direction
void setDirection(stepper *stepper){
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
	if(stepper->CurrentPosition > stepper->TargetPosition){
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001446:	6879      	ldr	r1, [r7, #4]
 8001448:	e9d1 0108 	ldrd	r0, r1, [r1, #32]
 800144c:	4290      	cmp	r0, r2
 800144e:	eb71 0303 	sbcs.w	r3, r1, r3
 8001452:	d20c      	bcs.n	800146e <setDirection+0x36>
		HAL_GPIO_WritePin(stepper->DIRPort, stepper->DIRPin, SET);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6898      	ldr	r0, [r3, #8]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	899b      	ldrh	r3, [r3, #12]
 800145c:	2201      	movs	r2, #1
 800145e:	4619      	mov	r1, r3
 8001460:	f000 fea6 	bl	80021b0 <HAL_GPIO_WritePin>
		stepper->Status = RunningBackward;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2202      	movs	r2, #2
 8001468:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	}
	else if(stepper->CurrentPosition < stepper->TargetPosition){
		HAL_GPIO_WritePin(stepper->DIRPort, stepper->DIRPin, RESET);
		stepper->Status = RunningForward;
	}
}
 800146c:	e015      	b.n	800149a <setDirection+0x62>
	else if(stepper->CurrentPosition < stepper->TargetPosition){
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800147a:	4290      	cmp	r0, r2
 800147c:	eb71 0303 	sbcs.w	r3, r1, r3
 8001480:	d20b      	bcs.n	800149a <setDirection+0x62>
		HAL_GPIO_WritePin(stepper->DIRPort, stepper->DIRPin, RESET);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6898      	ldr	r0, [r3, #8]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	899b      	ldrh	r3, [r3, #12]
 800148a:	2200      	movs	r2, #0
 800148c:	4619      	mov	r1, r3
 800148e:	f000 fe8f 	bl	80021b0 <HAL_GPIO_WritePin>
		stepper->Status = RunningForward;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2201      	movs	r2, #1
 8001496:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 800149a:	bf00      	nop
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014aa:	4b0f      	ldr	r3, [pc, #60]	; (80014e8 <HAL_MspInit+0x44>)
 80014ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014ae:	4a0e      	ldr	r2, [pc, #56]	; (80014e8 <HAL_MspInit+0x44>)
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	6613      	str	r3, [r2, #96]	; 0x60
 80014b6:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <HAL_MspInit+0x44>)
 80014b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	607b      	str	r3, [r7, #4]
 80014c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014c2:	4b09      	ldr	r3, [pc, #36]	; (80014e8 <HAL_MspInit+0x44>)
 80014c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c6:	4a08      	ldr	r2, [pc, #32]	; (80014e8 <HAL_MspInit+0x44>)
 80014c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014cc:	6593      	str	r3, [r2, #88]	; 0x58
 80014ce:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <HAL_MspInit+0x44>)
 80014d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d6:	603b      	str	r3, [r7, #0]
 80014d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	40021000 	.word	0x40021000

080014ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b0b0      	sub	sp, #192	; 0xc0
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	60da      	str	r2, [r3, #12]
 8001502:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001504:	f107 0314 	add.w	r3, r7, #20
 8001508:	2298      	movs	r2, #152	; 0x98
 800150a:	2100      	movs	r1, #0
 800150c:	4618      	mov	r0, r3
 800150e:	f00b fcd9 	bl	800cec4 <memset>
  if(hi2c->Instance==I2C2)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a21      	ldr	r2, [pc, #132]	; (800159c <HAL_I2C_MspInit+0xb0>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d13a      	bne.n	8001592 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800151c:	2380      	movs	r3, #128	; 0x80
 800151e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001520:	2300      	movs	r3, #0
 8001522:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001524:	f107 0314 	add.w	r3, r7, #20
 8001528:	4618      	mov	r0, r3
 800152a:	f002 fbf1 	bl	8003d10 <HAL_RCCEx_PeriphCLKConfig>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001534:	f7ff fe82 	bl	800123c <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001538:	4b19      	ldr	r3, [pc, #100]	; (80015a0 <HAL_I2C_MspInit+0xb4>)
 800153a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800153c:	4a18      	ldr	r2, [pc, #96]	; (80015a0 <HAL_I2C_MspInit+0xb4>)
 800153e:	f043 0320 	orr.w	r3, r3, #32
 8001542:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001544:	4b16      	ldr	r3, [pc, #88]	; (80015a0 <HAL_I2C_MspInit+0xb4>)
 8001546:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001548:	f003 0320 	and.w	r3, r3, #32
 800154c:	613b      	str	r3, [r7, #16]
 800154e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001550:	2303      	movs	r3, #3
 8001552:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001556:	2312      	movs	r3, #18
 8001558:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155c:	2300      	movs	r3, #0
 800155e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001562:	2303      	movs	r3, #3
 8001564:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001568:	2304      	movs	r3, #4
 800156a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800156e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001572:	4619      	mov	r1, r3
 8001574:	480b      	ldr	r0, [pc, #44]	; (80015a4 <HAL_I2C_MspInit+0xb8>)
 8001576:	f000 fc89 	bl	8001e8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800157a:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <HAL_I2C_MspInit+0xb4>)
 800157c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800157e:	4a08      	ldr	r2, [pc, #32]	; (80015a0 <HAL_I2C_MspInit+0xb4>)
 8001580:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001584:	6593      	str	r3, [r2, #88]	; 0x58
 8001586:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <HAL_I2C_MspInit+0xb4>)
 8001588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800158a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001592:	bf00      	nop
 8001594:	37c0      	adds	r7, #192	; 0xc0
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40005800 	.word	0x40005800
 80015a0:	40021000 	.word	0x40021000
 80015a4:	48001400 	.word	0x48001400

080015a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b0b0      	sub	sp, #192	; 0xc0
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]
 80015be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	2298      	movs	r2, #152	; 0x98
 80015c6:	2100      	movs	r1, #0
 80015c8:	4618      	mov	r0, r3
 80015ca:	f00b fc7b 	bl	800cec4 <memset>
  if(huart->Instance==LPUART1)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a26      	ldr	r2, [pc, #152]	; (800166c <HAL_UART_MspInit+0xc4>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d145      	bne.n	8001664 <HAL_UART_MspInit+0xbc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80015d8:	2320      	movs	r3, #32
 80015da:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80015dc:	2300      	movs	r3, #0
 80015de:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015e0:	f107 0314 	add.w	r3, r7, #20
 80015e4:	4618      	mov	r0, r3
 80015e6:	f002 fb93 	bl	8003d10 <HAL_RCCEx_PeriphCLKConfig>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015f0:	f7ff fe24 	bl	800123c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80015f4:	4b1e      	ldr	r3, [pc, #120]	; (8001670 <HAL_UART_MspInit+0xc8>)
 80015f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015f8:	4a1d      	ldr	r2, [pc, #116]	; (8001670 <HAL_UART_MspInit+0xc8>)
 80015fa:	f043 0301 	orr.w	r3, r3, #1
 80015fe:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001600:	4b1b      	ldr	r3, [pc, #108]	; (8001670 <HAL_UART_MspInit+0xc8>)
 8001602:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001604:	f003 0301 	and.w	r3, r3, #1
 8001608:	613b      	str	r3, [r7, #16]
 800160a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800160c:	4b18      	ldr	r3, [pc, #96]	; (8001670 <HAL_UART_MspInit+0xc8>)
 800160e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001610:	4a17      	ldr	r2, [pc, #92]	; (8001670 <HAL_UART_MspInit+0xc8>)
 8001612:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001616:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001618:	4b15      	ldr	r3, [pc, #84]	; (8001670 <HAL_UART_MspInit+0xc8>)
 800161a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800161c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_EnableVddIO2();
 8001624:	f001 fc2a 	bl	8002e7c <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001628:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800162c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001630:	2302      	movs	r3, #2
 8001632:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	2300      	movs	r3, #0
 8001638:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163c:	2303      	movs	r3, #3
 800163e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001642:	2308      	movs	r3, #8
 8001644:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001648:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800164c:	4619      	mov	r1, r3
 800164e:	4809      	ldr	r0, [pc, #36]	; (8001674 <HAL_UART_MspInit+0xcc>)
 8001650:	f000 fc1c 	bl	8001e8c <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001654:	2200      	movs	r2, #0
 8001656:	2100      	movs	r1, #0
 8001658:	2046      	movs	r0, #70	; 0x46
 800165a:	f000 fb26 	bl	8001caa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800165e:	2046      	movs	r0, #70	; 0x46
 8001660:	f000 fb3f 	bl	8001ce2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001664:	bf00      	nop
 8001666:	37c0      	adds	r7, #192	; 0xc0
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	40008000 	.word	0x40008000
 8001670:	40021000 	.word	0x40021000
 8001674:	48001800 	.word	0x48001800

08001678 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b088      	sub	sp, #32
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a3d      	ldr	r2, [pc, #244]	; (800177c <HAL_TIM_Base_MspInit+0x104>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d114      	bne.n	80016b4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800168a:	4b3d      	ldr	r3, [pc, #244]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 800168c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800168e:	4a3c      	ldr	r2, [pc, #240]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 8001690:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001694:	6613      	str	r3, [r2, #96]	; 0x60
 8001696:	4b3a      	ldr	r3, [pc, #232]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 8001698:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800169a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800169e:	61fb      	str	r3, [r7, #28]
 80016a0:	69fb      	ldr	r3, [r7, #28]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80016a2:	2200      	movs	r2, #0
 80016a4:	2100      	movs	r1, #0
 80016a6:	2018      	movs	r0, #24
 80016a8:	f000 faff 	bl	8001caa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80016ac:	2018      	movs	r0, #24
 80016ae:	f000 fb18 	bl	8001ce2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80016b2:	e05e      	b.n	8001772 <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM2)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016bc:	d114      	bne.n	80016e8 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016be:	4b30      	ldr	r3, [pc, #192]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 80016c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016c2:	4a2f      	ldr	r2, [pc, #188]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	6593      	str	r3, [r2, #88]	; 0x58
 80016ca:	4b2d      	ldr	r3, [pc, #180]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 80016cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	61bb      	str	r3, [r7, #24]
 80016d4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016d6:	2200      	movs	r2, #0
 80016d8:	2100      	movs	r1, #0
 80016da:	201c      	movs	r0, #28
 80016dc:	f000 fae5 	bl	8001caa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016e0:	201c      	movs	r0, #28
 80016e2:	f000 fafe 	bl	8001ce2 <HAL_NVIC_EnableIRQ>
}
 80016e6:	e044      	b.n	8001772 <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM3)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a25      	ldr	r2, [pc, #148]	; (8001784 <HAL_TIM_Base_MspInit+0x10c>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d114      	bne.n	800171c <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016f2:	4b23      	ldr	r3, [pc, #140]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 80016f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016f6:	4a22      	ldr	r2, [pc, #136]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 80016f8:	f043 0302 	orr.w	r3, r3, #2
 80016fc:	6593      	str	r3, [r2, #88]	; 0x58
 80016fe:	4b20      	ldr	r3, [pc, #128]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 8001700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001702:	f003 0302 	and.w	r3, r3, #2
 8001706:	617b      	str	r3, [r7, #20]
 8001708:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800170a:	2200      	movs	r2, #0
 800170c:	2100      	movs	r1, #0
 800170e:	201d      	movs	r0, #29
 8001710:	f000 facb 	bl	8001caa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001714:	201d      	movs	r0, #29
 8001716:	f000 fae4 	bl	8001ce2 <HAL_NVIC_EnableIRQ>
}
 800171a:	e02a      	b.n	8001772 <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM4)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a19      	ldr	r2, [pc, #100]	; (8001788 <HAL_TIM_Base_MspInit+0x110>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d114      	bne.n	8001750 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001726:	4b16      	ldr	r3, [pc, #88]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 8001728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800172a:	4a15      	ldr	r2, [pc, #84]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 800172c:	f043 0304 	orr.w	r3, r3, #4
 8001730:	6593      	str	r3, [r2, #88]	; 0x58
 8001732:	4b13      	ldr	r3, [pc, #76]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 8001734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001736:	f003 0304 	and.w	r3, r3, #4
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800173e:	2200      	movs	r2, #0
 8001740:	2100      	movs	r1, #0
 8001742:	201e      	movs	r0, #30
 8001744:	f000 fab1 	bl	8001caa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001748:	201e      	movs	r0, #30
 800174a:	f000 faca 	bl	8001ce2 <HAL_NVIC_EnableIRQ>
}
 800174e:	e010      	b.n	8001772 <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM5)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a0d      	ldr	r2, [pc, #52]	; (800178c <HAL_TIM_Base_MspInit+0x114>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d10b      	bne.n	8001772 <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800175a:	4b09      	ldr	r3, [pc, #36]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 800175c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800175e:	4a08      	ldr	r2, [pc, #32]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 8001760:	f043 0308 	orr.w	r3, r3, #8
 8001764:	6593      	str	r3, [r2, #88]	; 0x58
 8001766:	4b06      	ldr	r3, [pc, #24]	; (8001780 <HAL_TIM_Base_MspInit+0x108>)
 8001768:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800176a:	f003 0308 	and.w	r3, r3, #8
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]
}
 8001772:	bf00      	nop
 8001774:	3720      	adds	r7, #32
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40012c00 	.word	0x40012c00
 8001780:	40021000 	.word	0x40021000
 8001784:	40000400 	.word	0x40000400
 8001788:	40000800 	.word	0x40000800
 800178c:	40000c00 	.word	0x40000c00

08001790 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08a      	sub	sp, #40	; 0x28
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
 80017a6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017b0:	d11d      	bne.n	80017ee <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b2:	4b33      	ldr	r3, [pc, #204]	; (8001880 <HAL_TIM_MspPostInit+0xf0>)
 80017b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017b6:	4a32      	ldr	r2, [pc, #200]	; (8001880 <HAL_TIM_MspPostInit+0xf0>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017be:	4b30      	ldr	r3, [pc, #192]	; (8001880 <HAL_TIM_MspPostInit+0xf0>)
 80017c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017ca:	2301      	movs	r3, #1
 80017cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ce:	2302      	movs	r3, #2
 80017d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d6:	2300      	movs	r3, #0
 80017d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017da:	2301      	movs	r3, #1
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017de:	f107 0314 	add.w	r3, r7, #20
 80017e2:	4619      	mov	r1, r3
 80017e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017e8:	f000 fb50 	bl	8001e8c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80017ec:	e043      	b.n	8001876 <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM3)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a24      	ldr	r2, [pc, #144]	; (8001884 <HAL_TIM_MspPostInit+0xf4>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d11c      	bne.n	8001832 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80017f8:	4b21      	ldr	r3, [pc, #132]	; (8001880 <HAL_TIM_MspPostInit+0xf0>)
 80017fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017fc:	4a20      	ldr	r2, [pc, #128]	; (8001880 <HAL_TIM_MspPostInit+0xf0>)
 80017fe:	f043 0310 	orr.w	r3, r3, #16
 8001802:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001804:	4b1e      	ldr	r3, [pc, #120]	; (8001880 <HAL_TIM_MspPostInit+0xf0>)
 8001806:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001808:	f003 0310 	and.w	r3, r3, #16
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001810:	2308      	movs	r3, #8
 8001812:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001814:	2302      	movs	r3, #2
 8001816:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181c:	2300      	movs	r3, #0
 800181e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001820:	2302      	movs	r3, #2
 8001822:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001824:	f107 0314 	add.w	r3, r7, #20
 8001828:	4619      	mov	r1, r3
 800182a:	4817      	ldr	r0, [pc, #92]	; (8001888 <HAL_TIM_MspPostInit+0xf8>)
 800182c:	f000 fb2e 	bl	8001e8c <HAL_GPIO_Init>
}
 8001830:	e021      	b.n	8001876 <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM4)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a15      	ldr	r2, [pc, #84]	; (800188c <HAL_TIM_MspPostInit+0xfc>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d11c      	bne.n	8001876 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800183c:	4b10      	ldr	r3, [pc, #64]	; (8001880 <HAL_TIM_MspPostInit+0xf0>)
 800183e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001840:	4a0f      	ldr	r2, [pc, #60]	; (8001880 <HAL_TIM_MspPostInit+0xf0>)
 8001842:	f043 0308 	orr.w	r3, r3, #8
 8001846:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001848:	4b0d      	ldr	r3, [pc, #52]	; (8001880 <HAL_TIM_MspPostInit+0xf0>)
 800184a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800184c:	f003 0308 	and.w	r3, r3, #8
 8001850:	60bb      	str	r3, [r7, #8]
 8001852:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001854:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001858:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185a:	2302      	movs	r3, #2
 800185c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	2300      	movs	r3, #0
 8001860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001862:	2300      	movs	r3, #0
 8001864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001866:	2302      	movs	r3, #2
 8001868:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800186a:	f107 0314 	add.w	r3, r7, #20
 800186e:	4619      	mov	r1, r3
 8001870:	4807      	ldr	r0, [pc, #28]	; (8001890 <HAL_TIM_MspPostInit+0x100>)
 8001872:	f000 fb0b 	bl	8001e8c <HAL_GPIO_Init>
}
 8001876:	bf00      	nop
 8001878:	3728      	adds	r7, #40	; 0x28
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40021000 	.word	0x40021000
 8001884:	40000400 	.word	0x40000400
 8001888:	48001000 	.word	0x48001000
 800188c:	40000800 	.word	0x40000800
 8001890:	48000c00 	.word	0x48000c00

08001894 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001898:	e7fe      	b.n	8001898 <NMI_Handler+0x4>

0800189a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800189a:	b480      	push	{r7}
 800189c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800189e:	e7fe      	b.n	800189e <HardFault_Handler+0x4>

080018a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a4:	e7fe      	b.n	80018a4 <MemManage_Handler+0x4>

080018a6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018a6:	b480      	push	{r7}
 80018a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018aa:	e7fe      	b.n	80018aa <BusFault_Handler+0x4>

080018ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b0:	e7fe      	b.n	80018b0 <UsageFault_Handler+0x4>

080018b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018b2:	b480      	push	{r7}
 80018b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr

080018ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018ce:	b480      	push	{r7}
 80018d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018d2:	bf00      	nop
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018e0:	f000 f8c4 	bl	8001a6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80018ec:	4802      	ldr	r0, [pc, #8]	; (80018f8 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 80018ee:	f003 fa47 	bl	8004d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	200003d0 	.word	0x200003d0

080018fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001900:	4802      	ldr	r0, [pc, #8]	; (800190c <TIM2_IRQHandler+0x10>)
 8001902:	f003 fa3d 	bl	8004d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	2000041c 	.word	0x2000041c

08001910 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001914:	4802      	ldr	r0, [pc, #8]	; (8001920 <TIM3_IRQHandler+0x10>)
 8001916:	f003 fa33 	bl	8004d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000468 	.word	0x20000468

08001924 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001928:	4802      	ldr	r0, [pc, #8]	; (8001934 <TIM4_IRQHandler+0x10>)
 800192a:	f003 fa29 	bl	8004d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	200004b4 	.word	0x200004b4

08001938 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800193c:	4802      	ldr	r0, [pc, #8]	; (8001948 <LPUART1_IRQHandler+0x10>)
 800193e:	f004 fb57 	bl	8005ff0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000340 	.word	0x20000340

0800194c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001950:	4b06      	ldr	r3, [pc, #24]	; (800196c <SystemInit+0x20>)
 8001952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001956:	4a05      	ldr	r2, [pc, #20]	; (800196c <SystemInit+0x20>)
 8001958:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800195c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001960:	bf00      	nop
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <Reset_Handler>:
    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

  ldr   sp, =_estack    /* Set stack pointer */
 8001970:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001974:	f7ff ffea 	bl	800194c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001978:	480c      	ldr	r0, [pc, #48]	; (80019ac <LoopForever+0x6>)
  ldr r1, =_edata
 800197a:	490d      	ldr	r1, [pc, #52]	; (80019b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800197c:	4a0d      	ldr	r2, [pc, #52]	; (80019b4 <LoopForever+0xe>)
  movs r3, #0
 800197e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001980:	e002      	b.n	8001988 <LoopCopyDataInit>

08001982 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001982:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001984:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001986:	3304      	adds	r3, #4

08001988 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001988:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800198a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800198c:	d3f9      	bcc.n	8001982 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800198e:	4a0a      	ldr	r2, [pc, #40]	; (80019b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001990:	4c0a      	ldr	r4, [pc, #40]	; (80019bc <LoopForever+0x16>)
  movs r3, #0
 8001992:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001994:	e001      	b.n	800199a <LoopFillZerobss>

08001996 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001996:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001998:	3204      	adds	r2, #4

0800199a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800199a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800199c:	d3fb      	bcc.n	8001996 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800199e:	f00b fa5f 	bl	800ce60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019a2:	f7fe fdad 	bl	8000500 <main>

080019a6 <LoopForever>:

LoopForever:
    b LoopForever
 80019a6:	e7fe      	b.n	80019a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80019a8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80019ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019b0:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 80019b4:	0800cf7c 	.word	0x0800cf7c
  ldr r2, =_sbss
 80019b8:	200002d0 	.word	0x200002d0
  ldr r4, =_ebss
 80019bc:	200007fc 	.word	0x200007fc

080019c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019c0:	e7fe      	b.n	80019c0 <ADC1_2_IRQHandler>

080019c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b082      	sub	sp, #8
 80019c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019c8:	2300      	movs	r3, #0
 80019ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019cc:	2003      	movs	r0, #3
 80019ce:	f000 f961 	bl	8001c94 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019d2:	200f      	movs	r0, #15
 80019d4:	f000 f80e 	bl	80019f4 <HAL_InitTick>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d002      	beq.n	80019e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	71fb      	strb	r3, [r7, #7]
 80019e2:	e001      	b.n	80019e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019e4:	f7ff fd5e 	bl	80014a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019e8:	79fb      	ldrb	r3, [r7, #7]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019fc:	2300      	movs	r3, #0
 80019fe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a00:	4b17      	ldr	r3, [pc, #92]	; (8001a60 <HAL_InitTick+0x6c>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d023      	beq.n	8001a50 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a08:	4b16      	ldr	r3, [pc, #88]	; (8001a64 <HAL_InitTick+0x70>)
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	4b14      	ldr	r3, [pc, #80]	; (8001a60 <HAL_InitTick+0x6c>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	4619      	mov	r1, r3
 8001a12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f000 f96d 	bl	8001cfe <HAL_SYSTICK_Config>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d10f      	bne.n	8001a4a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2b0f      	cmp	r3, #15
 8001a2e:	d809      	bhi.n	8001a44 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a30:	2200      	movs	r2, #0
 8001a32:	6879      	ldr	r1, [r7, #4]
 8001a34:	f04f 30ff 	mov.w	r0, #4294967295
 8001a38:	f000 f937 	bl	8001caa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a3c:	4a0a      	ldr	r2, [pc, #40]	; (8001a68 <HAL_InitTick+0x74>)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6013      	str	r3, [r2, #0]
 8001a42:	e007      	b.n	8001a54 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	73fb      	strb	r3, [r7, #15]
 8001a48:	e004      	b.n	8001a54 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	73fb      	strb	r3, [r7, #15]
 8001a4e:	e001      	b.n	8001a54 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	2000000c 	.word	0x2000000c
 8001a64:	20000004 	.word	0x20000004
 8001a68:	20000008 	.word	0x20000008

08001a6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a70:	4b06      	ldr	r3, [pc, #24]	; (8001a8c <HAL_IncTick+0x20>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	461a      	mov	r2, r3
 8001a76:	4b06      	ldr	r3, [pc, #24]	; (8001a90 <HAL_IncTick+0x24>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	4a04      	ldr	r2, [pc, #16]	; (8001a90 <HAL_IncTick+0x24>)
 8001a7e:	6013      	str	r3, [r2, #0]
}
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	2000000c 	.word	0x2000000c
 8001a90:	200007b8 	.word	0x200007b8

08001a94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  return uwTick;
 8001a98:	4b03      	ldr	r3, [pc, #12]	; (8001aa8 <HAL_GetTick+0x14>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	200007b8 	.word	0x200007b8

08001aac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ab4:	f7ff ffee 	bl	8001a94 <HAL_GetTick>
 8001ab8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ac4:	d005      	beq.n	8001ad2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ac6:	4b0a      	ldr	r3, [pc, #40]	; (8001af0 <HAL_Delay+0x44>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	461a      	mov	r2, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	4413      	add	r3, r2
 8001ad0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ad2:	bf00      	nop
 8001ad4:	f7ff ffde 	bl	8001a94 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d8f7      	bhi.n	8001ad4 <HAL_Delay+0x28>
  {
  }
}
 8001ae4:	bf00      	nop
 8001ae6:	bf00      	nop
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	2000000c 	.word	0x2000000c

08001af4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f003 0307 	and.w	r3, r3, #7
 8001b02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b04:	4b0c      	ldr	r3, [pc, #48]	; (8001b38 <__NVIC_SetPriorityGrouping+0x44>)
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b0a:	68ba      	ldr	r2, [r7, #8]
 8001b0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b10:	4013      	ands	r3, r2
 8001b12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b26:	4a04      	ldr	r2, [pc, #16]	; (8001b38 <__NVIC_SetPriorityGrouping+0x44>)
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	60d3      	str	r3, [r2, #12]
}
 8001b2c:	bf00      	nop
 8001b2e:	3714      	adds	r7, #20
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	e000ed00 	.word	0xe000ed00

08001b3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b40:	4b04      	ldr	r3, [pc, #16]	; (8001b54 <__NVIC_GetPriorityGrouping+0x18>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	0a1b      	lsrs	r3, r3, #8
 8001b46:	f003 0307 	and.w	r3, r3, #7
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	e000ed00 	.word	0xe000ed00

08001b58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	db0b      	blt.n	8001b82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b6a:	79fb      	ldrb	r3, [r7, #7]
 8001b6c:	f003 021f 	and.w	r2, r3, #31
 8001b70:	4907      	ldr	r1, [pc, #28]	; (8001b90 <__NVIC_EnableIRQ+0x38>)
 8001b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b76:	095b      	lsrs	r3, r3, #5
 8001b78:	2001      	movs	r0, #1
 8001b7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b82:	bf00      	nop
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	e000e100 	.word	0xe000e100

08001b94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	6039      	str	r1, [r7, #0]
 8001b9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	db0a      	blt.n	8001bbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	b2da      	uxtb	r2, r3
 8001bac:	490c      	ldr	r1, [pc, #48]	; (8001be0 <__NVIC_SetPriority+0x4c>)
 8001bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb2:	0112      	lsls	r2, r2, #4
 8001bb4:	b2d2      	uxtb	r2, r2
 8001bb6:	440b      	add	r3, r1
 8001bb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bbc:	e00a      	b.n	8001bd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	b2da      	uxtb	r2, r3
 8001bc2:	4908      	ldr	r1, [pc, #32]	; (8001be4 <__NVIC_SetPriority+0x50>)
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	f003 030f 	and.w	r3, r3, #15
 8001bca:	3b04      	subs	r3, #4
 8001bcc:	0112      	lsls	r2, r2, #4
 8001bce:	b2d2      	uxtb	r2, r2
 8001bd0:	440b      	add	r3, r1
 8001bd2:	761a      	strb	r2, [r3, #24]
}
 8001bd4:	bf00      	nop
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr
 8001be0:	e000e100 	.word	0xe000e100
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b089      	sub	sp, #36	; 0x24
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	60b9      	str	r1, [r7, #8]
 8001bf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	f003 0307 	and.w	r3, r3, #7
 8001bfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	f1c3 0307 	rsb	r3, r3, #7
 8001c02:	2b04      	cmp	r3, #4
 8001c04:	bf28      	it	cs
 8001c06:	2304      	movcs	r3, #4
 8001c08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	3304      	adds	r3, #4
 8001c0e:	2b06      	cmp	r3, #6
 8001c10:	d902      	bls.n	8001c18 <NVIC_EncodePriority+0x30>
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	3b03      	subs	r3, #3
 8001c16:	e000      	b.n	8001c1a <NVIC_EncodePriority+0x32>
 8001c18:	2300      	movs	r3, #0
 8001c1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	fa02 f303 	lsl.w	r3, r2, r3
 8001c26:	43da      	mvns	r2, r3
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	401a      	ands	r2, r3
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c30:	f04f 31ff 	mov.w	r1, #4294967295
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3a:	43d9      	mvns	r1, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c40:	4313      	orrs	r3, r2
         );
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3724      	adds	r7, #36	; 0x24
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
	...

08001c50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	3b01      	subs	r3, #1
 8001c5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c60:	d301      	bcc.n	8001c66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c62:	2301      	movs	r3, #1
 8001c64:	e00f      	b.n	8001c86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c66:	4a0a      	ldr	r2, [pc, #40]	; (8001c90 <SysTick_Config+0x40>)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c6e:	210f      	movs	r1, #15
 8001c70:	f04f 30ff 	mov.w	r0, #4294967295
 8001c74:	f7ff ff8e 	bl	8001b94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c78:	4b05      	ldr	r3, [pc, #20]	; (8001c90 <SysTick_Config+0x40>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c7e:	4b04      	ldr	r3, [pc, #16]	; (8001c90 <SysTick_Config+0x40>)
 8001c80:	2207      	movs	r2, #7
 8001c82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c84:	2300      	movs	r3, #0
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	e000e010 	.word	0xe000e010

08001c94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f7ff ff29 	bl	8001af4 <__NVIC_SetPriorityGrouping>
}
 8001ca2:	bf00      	nop
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b086      	sub	sp, #24
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	60b9      	str	r1, [r7, #8]
 8001cb4:	607a      	str	r2, [r7, #4]
 8001cb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001cbc:	f7ff ff3e 	bl	8001b3c <__NVIC_GetPriorityGrouping>
 8001cc0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	68b9      	ldr	r1, [r7, #8]
 8001cc6:	6978      	ldr	r0, [r7, #20]
 8001cc8:	f7ff ff8e 	bl	8001be8 <NVIC_EncodePriority>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cd2:	4611      	mov	r1, r2
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7ff ff5d 	bl	8001b94 <__NVIC_SetPriority>
}
 8001cda:	bf00      	nop
 8001cdc:	3718      	adds	r7, #24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b082      	sub	sp, #8
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	4603      	mov	r3, r0
 8001cea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff31 	bl	8001b58 <__NVIC_EnableIRQ>
}
 8001cf6:	bf00      	nop
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b082      	sub	sp, #8
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f7ff ffa2 	bl	8001c50 <SysTick_Config>
 8001d0c:	4603      	mov	r3, r0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d16:	b480      	push	{r7}
 8001d18:	b085      	sub	sp, #20
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d008      	beq.n	8001d40 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2204      	movs	r2, #4
 8001d32:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e040      	b.n	8001dc2 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f022 020e 	bic.w	r2, r2, #14
 8001d4e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d5a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d5e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f022 0201 	bic.w	r2, r2, #1
 8001d6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d74:	f003 021c 	and.w	r2, r3, #28
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7c:	2101      	movs	r1, #1
 8001d7e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d82:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001d8c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d00c      	beq.n	8001db0 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001da0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001da4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001dae:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001dc0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3714      	adds	r7, #20
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b084      	sub	sp, #16
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d005      	beq.n	8001df2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2204      	movs	r2, #4
 8001dea:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	73fb      	strb	r3, [r7, #15]
 8001df0:	e047      	b.n	8001e82 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f022 020e 	bic.w	r2, r2, #14
 8001e00:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f022 0201 	bic.w	r2, r2, #1
 8001e10:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e20:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e26:	f003 021c 	and.w	r2, r3, #28
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2e:	2101      	movs	r1, #1
 8001e30:	fa01 f202 	lsl.w	r2, r1, r2
 8001e34:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001e3e:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d00c      	beq.n	8001e62 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e52:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e56:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e5c:	687a      	ldr	r2, [r7, #4]
 8001e5e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001e60:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2201      	movs	r2, #1
 8001e66:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	4798      	blx	r3
    }
  }
  return status;
 8001e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3710      	adds	r7, #16
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b087      	sub	sp, #28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e96:	2300      	movs	r3, #0
 8001e98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e9a:	e166      	b.n	800216a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	f000 8158 	beq.w	8002164 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f003 0303 	and.w	r3, r3, #3
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d005      	beq.n	8001ecc <HAL_GPIO_Init+0x40>
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f003 0303 	and.w	r3, r3, #3
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d130      	bne.n	8001f2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	2203      	movs	r2, #3
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	43db      	mvns	r3, r3
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	68da      	ldr	r2, [r3, #12]
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f02:	2201      	movs	r2, #1
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	43db      	mvns	r3, r3
 8001f0c:	693a      	ldr	r2, [r7, #16]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	091b      	lsrs	r3, r3, #4
 8001f18:	f003 0201 	and.w	r2, r3, #1
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f003 0303 	and.w	r3, r3, #3
 8001f36:	2b03      	cmp	r3, #3
 8001f38:	d017      	beq.n	8001f6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	2203      	movs	r2, #3
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	689a      	ldr	r2, [r3, #8]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f003 0303 	and.w	r3, r3, #3
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d123      	bne.n	8001fbe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	08da      	lsrs	r2, r3, #3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	3208      	adds	r2, #8
 8001f7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	f003 0307 	and.w	r3, r3, #7
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	220f      	movs	r2, #15
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	43db      	mvns	r3, r3
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	4013      	ands	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	691a      	ldr	r2, [r3, #16]
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	f003 0307 	and.w	r3, r3, #7
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	08da      	lsrs	r2, r3, #3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	3208      	adds	r2, #8
 8001fb8:	6939      	ldr	r1, [r7, #16]
 8001fba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	2203      	movs	r2, #3
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	43db      	mvns	r3, r3
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f003 0203 	and.w	r2, r3, #3
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	f000 80b2 	beq.w	8002164 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002000:	4b61      	ldr	r3, [pc, #388]	; (8002188 <HAL_GPIO_Init+0x2fc>)
 8002002:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002004:	4a60      	ldr	r2, [pc, #384]	; (8002188 <HAL_GPIO_Init+0x2fc>)
 8002006:	f043 0301 	orr.w	r3, r3, #1
 800200a:	6613      	str	r3, [r2, #96]	; 0x60
 800200c:	4b5e      	ldr	r3, [pc, #376]	; (8002188 <HAL_GPIO_Init+0x2fc>)
 800200e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002010:	f003 0301 	and.w	r3, r3, #1
 8002014:	60bb      	str	r3, [r7, #8]
 8002016:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002018:	4a5c      	ldr	r2, [pc, #368]	; (800218c <HAL_GPIO_Init+0x300>)
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	089b      	lsrs	r3, r3, #2
 800201e:	3302      	adds	r3, #2
 8002020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002024:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	f003 0303 	and.w	r3, r3, #3
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	220f      	movs	r2, #15
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	43db      	mvns	r3, r3
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	4013      	ands	r3, r2
 800203a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002042:	d02b      	beq.n	800209c <HAL_GPIO_Init+0x210>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4a52      	ldr	r2, [pc, #328]	; (8002190 <HAL_GPIO_Init+0x304>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d025      	beq.n	8002098 <HAL_GPIO_Init+0x20c>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	4a51      	ldr	r2, [pc, #324]	; (8002194 <HAL_GPIO_Init+0x308>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d01f      	beq.n	8002094 <HAL_GPIO_Init+0x208>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4a50      	ldr	r2, [pc, #320]	; (8002198 <HAL_GPIO_Init+0x30c>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d019      	beq.n	8002090 <HAL_GPIO_Init+0x204>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	4a4f      	ldr	r2, [pc, #316]	; (800219c <HAL_GPIO_Init+0x310>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d013      	beq.n	800208c <HAL_GPIO_Init+0x200>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a4e      	ldr	r2, [pc, #312]	; (80021a0 <HAL_GPIO_Init+0x314>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d00d      	beq.n	8002088 <HAL_GPIO_Init+0x1fc>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a4d      	ldr	r2, [pc, #308]	; (80021a4 <HAL_GPIO_Init+0x318>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d007      	beq.n	8002084 <HAL_GPIO_Init+0x1f8>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a4c      	ldr	r2, [pc, #304]	; (80021a8 <HAL_GPIO_Init+0x31c>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d101      	bne.n	8002080 <HAL_GPIO_Init+0x1f4>
 800207c:	2307      	movs	r3, #7
 800207e:	e00e      	b.n	800209e <HAL_GPIO_Init+0x212>
 8002080:	2308      	movs	r3, #8
 8002082:	e00c      	b.n	800209e <HAL_GPIO_Init+0x212>
 8002084:	2306      	movs	r3, #6
 8002086:	e00a      	b.n	800209e <HAL_GPIO_Init+0x212>
 8002088:	2305      	movs	r3, #5
 800208a:	e008      	b.n	800209e <HAL_GPIO_Init+0x212>
 800208c:	2304      	movs	r3, #4
 800208e:	e006      	b.n	800209e <HAL_GPIO_Init+0x212>
 8002090:	2303      	movs	r3, #3
 8002092:	e004      	b.n	800209e <HAL_GPIO_Init+0x212>
 8002094:	2302      	movs	r3, #2
 8002096:	e002      	b.n	800209e <HAL_GPIO_Init+0x212>
 8002098:	2301      	movs	r3, #1
 800209a:	e000      	b.n	800209e <HAL_GPIO_Init+0x212>
 800209c:	2300      	movs	r3, #0
 800209e:	697a      	ldr	r2, [r7, #20]
 80020a0:	f002 0203 	and.w	r2, r2, #3
 80020a4:	0092      	lsls	r2, r2, #2
 80020a6:	4093      	lsls	r3, r2
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80020ae:	4937      	ldr	r1, [pc, #220]	; (800218c <HAL_GPIO_Init+0x300>)
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	089b      	lsrs	r3, r3, #2
 80020b4:	3302      	adds	r3, #2
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020bc:	4b3b      	ldr	r3, [pc, #236]	; (80021ac <HAL_GPIO_Init+0x320>)
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	43db      	mvns	r3, r3
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	4013      	ands	r3, r2
 80020ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d003      	beq.n	80020e0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80020d8:	693a      	ldr	r2, [r7, #16]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	4313      	orrs	r3, r2
 80020de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020e0:	4a32      	ldr	r2, [pc, #200]	; (80021ac <HAL_GPIO_Init+0x320>)
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80020e6:	4b31      	ldr	r3, [pc, #196]	; (80021ac <HAL_GPIO_Init+0x320>)
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	43db      	mvns	r3, r3
 80020f0:	693a      	ldr	r2, [r7, #16]
 80020f2:	4013      	ands	r3, r2
 80020f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d003      	beq.n	800210a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002102:	693a      	ldr	r2, [r7, #16]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	4313      	orrs	r3, r2
 8002108:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800210a:	4a28      	ldr	r2, [pc, #160]	; (80021ac <HAL_GPIO_Init+0x320>)
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002110:	4b26      	ldr	r3, [pc, #152]	; (80021ac <HAL_GPIO_Init+0x320>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	43db      	mvns	r3, r3
 800211a:	693a      	ldr	r2, [r7, #16]
 800211c:	4013      	ands	r3, r2
 800211e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d003      	beq.n	8002134 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800212c:	693a      	ldr	r2, [r7, #16]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	4313      	orrs	r3, r2
 8002132:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002134:	4a1d      	ldr	r2, [pc, #116]	; (80021ac <HAL_GPIO_Init+0x320>)
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800213a:	4b1c      	ldr	r3, [pc, #112]	; (80021ac <HAL_GPIO_Init+0x320>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	43db      	mvns	r3, r3
 8002144:	693a      	ldr	r2, [r7, #16]
 8002146:	4013      	ands	r3, r2
 8002148:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d003      	beq.n	800215e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	4313      	orrs	r3, r2
 800215c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800215e:	4a13      	ldr	r2, [pc, #76]	; (80021ac <HAL_GPIO_Init+0x320>)
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	3301      	adds	r3, #1
 8002168:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	fa22 f303 	lsr.w	r3, r2, r3
 8002174:	2b00      	cmp	r3, #0
 8002176:	f47f ae91 	bne.w	8001e9c <HAL_GPIO_Init+0x10>
  }
}
 800217a:	bf00      	nop
 800217c:	bf00      	nop
 800217e:	371c      	adds	r7, #28
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	40021000 	.word	0x40021000
 800218c:	40010000 	.word	0x40010000
 8002190:	48000400 	.word	0x48000400
 8002194:	48000800 	.word	0x48000800
 8002198:	48000c00 	.word	0x48000c00
 800219c:	48001000 	.word	0x48001000
 80021a0:	48001400 	.word	0x48001400
 80021a4:	48001800 	.word	0x48001800
 80021a8:	48001c00 	.word	0x48001c00
 80021ac:	40010400 	.word	0x40010400

080021b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	460b      	mov	r3, r1
 80021ba:	807b      	strh	r3, [r7, #2]
 80021bc:	4613      	mov	r3, r2
 80021be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021c0:	787b      	ldrb	r3, [r7, #1]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d003      	beq.n	80021ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80021c6:	887a      	ldrh	r2, [r7, #2]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80021cc:	e002      	b.n	80021d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80021ce:	887a      	ldrh	r2, [r7, #2]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80021d4:	bf00      	nop
 80021d6:	370c      	adds	r7, #12
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d101      	bne.n	80021f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e081      	b.n	80022f6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d106      	bne.n	800220c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f7ff f970 	bl	80014ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2224      	movs	r2, #36	; 0x24
 8002210:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f022 0201 	bic.w	r2, r2, #1
 8002222:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685a      	ldr	r2, [r3, #4]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002230:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	689a      	ldr	r2, [r3, #8]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002240:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	68db      	ldr	r3, [r3, #12]
 8002246:	2b01      	cmp	r3, #1
 8002248:	d107      	bne.n	800225a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	e006      	b.n	8002268 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	689a      	ldr	r2, [r3, #8]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002266:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	2b02      	cmp	r3, #2
 800226e:	d104      	bne.n	800227a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002278:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	6812      	ldr	r2, [r2, #0]
 8002284:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002288:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800228c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68da      	ldr	r2, [r3, #12]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800229c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	691a      	ldr	r2, [r3, #16]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	695b      	ldr	r3, [r3, #20]
 80022a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	430a      	orrs	r2, r1
 80022b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	69d9      	ldr	r1, [r3, #28]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a1a      	ldr	r2, [r3, #32]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f042 0201 	orr.w	r2, r2, #1
 80022d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2220      	movs	r2, #32
 80022e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
	...

08002300 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b088      	sub	sp, #32
 8002304:	af02      	add	r7, sp, #8
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	607a      	str	r2, [r7, #4]
 800230a:	461a      	mov	r2, r3
 800230c:	460b      	mov	r3, r1
 800230e:	817b      	strh	r3, [r7, #10]
 8002310:	4613      	mov	r3, r2
 8002312:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800231a:	b2db      	uxtb	r3, r3
 800231c:	2b20      	cmp	r3, #32
 800231e:	f040 80da 	bne.w	80024d6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002328:	2b01      	cmp	r3, #1
 800232a:	d101      	bne.n	8002330 <HAL_I2C_Master_Transmit+0x30>
 800232c:	2302      	movs	r3, #2
 800232e:	e0d3      	b.n	80024d8 <HAL_I2C_Master_Transmit+0x1d8>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002338:	f7ff fbac 	bl	8001a94 <HAL_GetTick>
 800233c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	9300      	str	r3, [sp, #0]
 8002342:	2319      	movs	r3, #25
 8002344:	2201      	movs	r2, #1
 8002346:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800234a:	68f8      	ldr	r0, [r7, #12]
 800234c:	f000 f9e6 	bl	800271c <I2C_WaitOnFlagUntilTimeout>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e0be      	b.n	80024d8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2221      	movs	r2, #33	; 0x21
 800235e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2210      	movs	r2, #16
 8002366:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	893a      	ldrh	r2, [r7, #8]
 800237a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2200      	movs	r2, #0
 8002380:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002386:	b29b      	uxth	r3, r3
 8002388:	2bff      	cmp	r3, #255	; 0xff
 800238a:	d90e      	bls.n	80023aa <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	22ff      	movs	r2, #255	; 0xff
 8002390:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002396:	b2da      	uxtb	r2, r3
 8002398:	8979      	ldrh	r1, [r7, #10]
 800239a:	4b51      	ldr	r3, [pc, #324]	; (80024e0 <HAL_I2C_Master_Transmit+0x1e0>)
 800239c:	9300      	str	r3, [sp, #0]
 800239e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f000 fbdc 	bl	8002b60 <I2C_TransferConfig>
 80023a8:	e06c      	b.n	8002484 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	8979      	ldrh	r1, [r7, #10]
 80023bc:	4b48      	ldr	r3, [pc, #288]	; (80024e0 <HAL_I2C_Master_Transmit+0x1e0>)
 80023be:	9300      	str	r3, [sp, #0]
 80023c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023c4:	68f8      	ldr	r0, [r7, #12]
 80023c6:	f000 fbcb 	bl	8002b60 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80023ca:	e05b      	b.n	8002484 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023cc:	697a      	ldr	r2, [r7, #20]
 80023ce:	6a39      	ldr	r1, [r7, #32]
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f000 f9e3 	bl	800279c <I2C_WaitOnTXISFlagUntilTimeout>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e07b      	b.n	80024d8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e4:	781a      	ldrb	r2, [r3, #0]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f0:	1c5a      	adds	r2, r3, #1
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	3b01      	subs	r3, #1
 80023fe:	b29a      	uxth	r2, r3
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002408:	3b01      	subs	r3, #1
 800240a:	b29a      	uxth	r2, r3
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002414:	b29b      	uxth	r3, r3
 8002416:	2b00      	cmp	r3, #0
 8002418:	d034      	beq.n	8002484 <HAL_I2C_Master_Transmit+0x184>
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800241e:	2b00      	cmp	r3, #0
 8002420:	d130      	bne.n	8002484 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	9300      	str	r3, [sp, #0]
 8002426:	6a3b      	ldr	r3, [r7, #32]
 8002428:	2200      	movs	r2, #0
 800242a:	2180      	movs	r1, #128	; 0x80
 800242c:	68f8      	ldr	r0, [r7, #12]
 800242e:	f000 f975 	bl	800271c <I2C_WaitOnFlagUntilTimeout>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e04d      	b.n	80024d8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002440:	b29b      	uxth	r3, r3
 8002442:	2bff      	cmp	r3, #255	; 0xff
 8002444:	d90e      	bls.n	8002464 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	22ff      	movs	r2, #255	; 0xff
 800244a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002450:	b2da      	uxtb	r2, r3
 8002452:	8979      	ldrh	r1, [r7, #10]
 8002454:	2300      	movs	r3, #0
 8002456:	9300      	str	r3, [sp, #0]
 8002458:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800245c:	68f8      	ldr	r0, [r7, #12]
 800245e:	f000 fb7f 	bl	8002b60 <I2C_TransferConfig>
 8002462:	e00f      	b.n	8002484 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002468:	b29a      	uxth	r2, r3
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002472:	b2da      	uxtb	r2, r3
 8002474:	8979      	ldrh	r1, [r7, #10]
 8002476:	2300      	movs	r3, #0
 8002478:	9300      	str	r3, [sp, #0]
 800247a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800247e:	68f8      	ldr	r0, [r7, #12]
 8002480:	f000 fb6e 	bl	8002b60 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002488:	b29b      	uxth	r3, r3
 800248a:	2b00      	cmp	r3, #0
 800248c:	d19e      	bne.n	80023cc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800248e:	697a      	ldr	r2, [r7, #20]
 8002490:	6a39      	ldr	r1, [r7, #32]
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	f000 f9c2 	bl	800281c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e01a      	b.n	80024d8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2220      	movs	r2, #32
 80024a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	6859      	ldr	r1, [r3, #4]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	4b0b      	ldr	r3, [pc, #44]	; (80024e4 <HAL_I2C_Master_Transmit+0x1e4>)
 80024b6:	400b      	ands	r3, r1
 80024b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2220      	movs	r2, #32
 80024be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80024d2:	2300      	movs	r3, #0
 80024d4:	e000      	b.n	80024d8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80024d6:	2302      	movs	r3, #2
  }
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3718      	adds	r7, #24
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	80002000 	.word	0x80002000
 80024e4:	fe00e800 	.word	0xfe00e800

080024e8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b088      	sub	sp, #32
 80024ec:	af02      	add	r7, sp, #8
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	607a      	str	r2, [r7, #4]
 80024f2:	461a      	mov	r2, r3
 80024f4:	460b      	mov	r3, r1
 80024f6:	817b      	strh	r3, [r7, #10]
 80024f8:	4613      	mov	r3, r2
 80024fa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002502:	b2db      	uxtb	r3, r3
 8002504:	2b20      	cmp	r3, #32
 8002506:	f040 80db 	bne.w	80026c0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002510:	2b01      	cmp	r3, #1
 8002512:	d101      	bne.n	8002518 <HAL_I2C_Master_Receive+0x30>
 8002514:	2302      	movs	r3, #2
 8002516:	e0d4      	b.n	80026c2 <HAL_I2C_Master_Receive+0x1da>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002520:	f7ff fab8 	bl	8001a94 <HAL_GetTick>
 8002524:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	9300      	str	r3, [sp, #0]
 800252a:	2319      	movs	r3, #25
 800252c:	2201      	movs	r2, #1
 800252e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002532:	68f8      	ldr	r0, [r7, #12]
 8002534:	f000 f8f2 	bl	800271c <I2C_WaitOnFlagUntilTimeout>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e0bf      	b.n	80026c2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2222      	movs	r2, #34	; 0x22
 8002546:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2210      	movs	r2, #16
 800254e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	893a      	ldrh	r2, [r7, #8]
 8002562:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2200      	movs	r2, #0
 8002568:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800256e:	b29b      	uxth	r3, r3
 8002570:	2bff      	cmp	r3, #255	; 0xff
 8002572:	d90e      	bls.n	8002592 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	22ff      	movs	r2, #255	; 0xff
 8002578:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800257e:	b2da      	uxtb	r2, r3
 8002580:	8979      	ldrh	r1, [r7, #10]
 8002582:	4b52      	ldr	r3, [pc, #328]	; (80026cc <HAL_I2C_Master_Receive+0x1e4>)
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800258a:	68f8      	ldr	r0, [r7, #12]
 800258c:	f000 fae8 	bl	8002b60 <I2C_TransferConfig>
 8002590:	e06d      	b.n	800266e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002596:	b29a      	uxth	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025a0:	b2da      	uxtb	r2, r3
 80025a2:	8979      	ldrh	r1, [r7, #10]
 80025a4:	4b49      	ldr	r3, [pc, #292]	; (80026cc <HAL_I2C_Master_Receive+0x1e4>)
 80025a6:	9300      	str	r3, [sp, #0]
 80025a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025ac:	68f8      	ldr	r0, [r7, #12]
 80025ae:	f000 fad7 	bl	8002b60 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80025b2:	e05c      	b.n	800266e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025b4:	697a      	ldr	r2, [r7, #20]
 80025b6:	6a39      	ldr	r1, [r7, #32]
 80025b8:	68f8      	ldr	r0, [r7, #12]
 80025ba:	f000 f96b 	bl	8002894 <I2C_WaitOnRXNEFlagUntilTimeout>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e07c      	b.n	80026c2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d2:	b2d2      	uxtb	r2, r2
 80025d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025da:	1c5a      	adds	r2, r3, #1
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e4:	3b01      	subs	r3, #1
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	3b01      	subs	r3, #1
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025fe:	b29b      	uxth	r3, r3
 8002600:	2b00      	cmp	r3, #0
 8002602:	d034      	beq.n	800266e <HAL_I2C_Master_Receive+0x186>
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002608:	2b00      	cmp	r3, #0
 800260a:	d130      	bne.n	800266e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	6a3b      	ldr	r3, [r7, #32]
 8002612:	2200      	movs	r2, #0
 8002614:	2180      	movs	r1, #128	; 0x80
 8002616:	68f8      	ldr	r0, [r7, #12]
 8002618:	f000 f880 	bl	800271c <I2C_WaitOnFlagUntilTimeout>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e04d      	b.n	80026c2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800262a:	b29b      	uxth	r3, r3
 800262c:	2bff      	cmp	r3, #255	; 0xff
 800262e:	d90e      	bls.n	800264e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	22ff      	movs	r2, #255	; 0xff
 8002634:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800263a:	b2da      	uxtb	r2, r3
 800263c:	8979      	ldrh	r1, [r7, #10]
 800263e:	2300      	movs	r3, #0
 8002640:	9300      	str	r3, [sp, #0]
 8002642:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002646:	68f8      	ldr	r0, [r7, #12]
 8002648:	f000 fa8a 	bl	8002b60 <I2C_TransferConfig>
 800264c:	e00f      	b.n	800266e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002652:	b29a      	uxth	r2, r3
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800265c:	b2da      	uxtb	r2, r3
 800265e:	8979      	ldrh	r1, [r7, #10]
 8002660:	2300      	movs	r3, #0
 8002662:	9300      	str	r3, [sp, #0]
 8002664:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002668:	68f8      	ldr	r0, [r7, #12]
 800266a:	f000 fa79 	bl	8002b60 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002672:	b29b      	uxth	r3, r3
 8002674:	2b00      	cmp	r3, #0
 8002676:	d19d      	bne.n	80025b4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002678:	697a      	ldr	r2, [r7, #20]
 800267a:	6a39      	ldr	r1, [r7, #32]
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f000 f8cd 	bl	800281c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e01a      	b.n	80026c2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2220      	movs	r2, #32
 8002692:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6859      	ldr	r1, [r3, #4]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	4b0c      	ldr	r3, [pc, #48]	; (80026d0 <HAL_I2C_Master_Receive+0x1e8>)
 80026a0:	400b      	ands	r3, r1
 80026a2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2220      	movs	r2, #32
 80026a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2200      	movs	r2, #0
 80026b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80026bc:	2300      	movs	r3, #0
 80026be:	e000      	b.n	80026c2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80026c0:	2302      	movs	r3, #2
  }
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3718      	adds	r7, #24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	80002400 	.word	0x80002400
 80026d0:	fe00e800 	.word	0xfe00e800

080026d4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d103      	bne.n	80026f2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2200      	movs	r2, #0
 80026f0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d007      	beq.n	8002710 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	699a      	ldr	r2, [r3, #24]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0201 	orr.w	r2, r2, #1
 800270e:	619a      	str	r2, [r3, #24]
  }
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	603b      	str	r3, [r7, #0]
 8002728:	4613      	mov	r3, r2
 800272a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800272c:	e022      	b.n	8002774 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002734:	d01e      	beq.n	8002774 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002736:	f7ff f9ad 	bl	8001a94 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	683a      	ldr	r2, [r7, #0]
 8002742:	429a      	cmp	r2, r3
 8002744:	d302      	bcc.n	800274c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d113      	bne.n	8002774 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002750:	f043 0220 	orr.w	r2, r3, #32
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2220      	movs	r2, #32
 800275c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2200      	movs	r2, #0
 800276c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e00f      	b.n	8002794 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	699a      	ldr	r2, [r3, #24]
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	4013      	ands	r3, r2
 800277e:	68ba      	ldr	r2, [r7, #8]
 8002780:	429a      	cmp	r2, r3
 8002782:	bf0c      	ite	eq
 8002784:	2301      	moveq	r3, #1
 8002786:	2300      	movne	r3, #0
 8002788:	b2db      	uxtb	r3, r3
 800278a:	461a      	mov	r2, r3
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	429a      	cmp	r2, r3
 8002790:	d0cd      	beq.n	800272e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	3710      	adds	r7, #16
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80027a8:	e02c      	b.n	8002804 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	68b9      	ldr	r1, [r7, #8]
 80027ae:	68f8      	ldr	r0, [r7, #12]
 80027b0:	f000 f8ea 	bl	8002988 <I2C_IsErrorOccurred>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e02a      	b.n	8002814 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c4:	d01e      	beq.n	8002804 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027c6:	f7ff f965 	bl	8001a94 <HAL_GetTick>
 80027ca:	4602      	mov	r2, r0
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	68ba      	ldr	r2, [r7, #8]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d302      	bcc.n	80027dc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d113      	bne.n	8002804 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e0:	f043 0220 	orr.w	r2, r3, #32
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2220      	movs	r2, #32
 80027ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	e007      	b.n	8002814 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b02      	cmp	r3, #2
 8002810:	d1cb      	bne.n	80027aa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002812:	2300      	movs	r3, #0
}
 8002814:	4618      	mov	r0, r3
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002828:	e028      	b.n	800287c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	68b9      	ldr	r1, [r7, #8]
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f000 f8aa 	bl	8002988 <I2C_IsErrorOccurred>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e026      	b.n	800288c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800283e:	f7ff f929 	bl	8001a94 <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	429a      	cmp	r2, r3
 800284c:	d302      	bcc.n	8002854 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d113      	bne.n	800287c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002858:	f043 0220 	orr.w	r2, r3, #32
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2220      	movs	r2, #32
 8002864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2200      	movs	r2, #0
 800286c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e007      	b.n	800288c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	f003 0320 	and.w	r3, r3, #32
 8002886:	2b20      	cmp	r3, #32
 8002888:	d1cf      	bne.n	800282a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3710      	adds	r7, #16
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}

08002894 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80028a0:	e064      	b.n	800296c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	68b9      	ldr	r1, [r7, #8]
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 f86e 	bl	8002988 <I2C_IsErrorOccurred>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e062      	b.n	800297c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	f003 0320 	and.w	r3, r3, #32
 80028c0:	2b20      	cmp	r3, #32
 80028c2:	d138      	bne.n	8002936 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	699b      	ldr	r3, [r3, #24]
 80028ca:	f003 0304 	and.w	r3, r3, #4
 80028ce:	2b04      	cmp	r3, #4
 80028d0:	d105      	bne.n	80028de <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80028da:	2300      	movs	r3, #0
 80028dc:	e04e      	b.n	800297c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	f003 0310 	and.w	r3, r3, #16
 80028e8:	2b10      	cmp	r3, #16
 80028ea:	d107      	bne.n	80028fc <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2210      	movs	r2, #16
 80028f2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2204      	movs	r2, #4
 80028f8:	645a      	str	r2, [r3, #68]	; 0x44
 80028fa:	e002      	b.n	8002902 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2220      	movs	r2, #32
 8002908:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	6859      	ldr	r1, [r3, #4]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	4b1b      	ldr	r3, [pc, #108]	; (8002984 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8002916:	400b      	ands	r3, r1
 8002918:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2220      	movs	r2, #32
 800291e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e022      	b.n	800297c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002936:	f7ff f8ad 	bl	8001a94 <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	68ba      	ldr	r2, [r7, #8]
 8002942:	429a      	cmp	r2, r3
 8002944:	d302      	bcc.n	800294c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d10f      	bne.n	800296c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002950:	f043 0220 	orr.w	r2, r3, #32
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2220      	movs	r2, #32
 800295c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2200      	movs	r2, #0
 8002964:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e007      	b.n	800297c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	f003 0304 	and.w	r3, r3, #4
 8002976:	2b04      	cmp	r3, #4
 8002978:	d193      	bne.n	80028a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3710      	adds	r7, #16
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	fe00e800 	.word	0xfe00e800

08002988 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b08a      	sub	sp, #40	; 0x28
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002994:	2300      	movs	r3, #0
 8002996:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80029a2:	2300      	movs	r3, #0
 80029a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	f003 0310 	and.w	r3, r3, #16
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d075      	beq.n	8002aa0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2210      	movs	r2, #16
 80029ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80029bc:	e056      	b.n	8002a6c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c4:	d052      	beq.n	8002a6c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80029c6:	f7ff f865 	bl	8001a94 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	68ba      	ldr	r2, [r7, #8]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d302      	bcc.n	80029dc <I2C_IsErrorOccurred+0x54>
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d147      	bne.n	8002a6c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80029ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029fe:	d12e      	bne.n	8002a5e <I2C_IsErrorOccurred+0xd6>
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a06:	d02a      	beq.n	8002a5e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002a08:	7cfb      	ldrb	r3, [r7, #19]
 8002a0a:	2b20      	cmp	r3, #32
 8002a0c:	d027      	beq.n	8002a5e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	685a      	ldr	r2, [r3, #4]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a1c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002a1e:	f7ff f839 	bl	8001a94 <HAL_GetTick>
 8002a22:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a24:	e01b      	b.n	8002a5e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002a26:	f7ff f835 	bl	8001a94 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b19      	cmp	r3, #25
 8002a32:	d914      	bls.n	8002a5e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a38:	f043 0220 	orr.w	r2, r3, #32
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2220      	movs	r2, #32
 8002a44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	f003 0320 	and.w	r3, r3, #32
 8002a68:	2b20      	cmp	r3, #32
 8002a6a:	d1dc      	bne.n	8002a26 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	f003 0320 	and.w	r3, r3, #32
 8002a76:	2b20      	cmp	r3, #32
 8002a78:	d003      	beq.n	8002a82 <I2C_IsErrorOccurred+0xfa>
 8002a7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d09d      	beq.n	80029be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002a82:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d103      	bne.n	8002a92 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2220      	movs	r2, #32
 8002a90:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002a92:	6a3b      	ldr	r3, [r7, #32]
 8002a94:	f043 0304 	orr.w	r3, r3, #4
 8002a98:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d00b      	beq.n	8002aca <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002ab2:	6a3b      	ldr	r3, [r7, #32]
 8002ab4:	f043 0301 	orr.w	r3, r3, #1
 8002ab8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ac2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d00b      	beq.n	8002aec <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002ad4:	6a3b      	ldr	r3, [r7, #32]
 8002ad6:	f043 0308 	orr.w	r3, r3, #8
 8002ada:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ae4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d00b      	beq.n	8002b0e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002af6:	6a3b      	ldr	r3, [r7, #32]
 8002af8:	f043 0302 	orr.w	r3, r3, #2
 8002afc:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b06:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002b0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d01c      	beq.n	8002b50 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b16:	68f8      	ldr	r0, [r7, #12]
 8002b18:	f7ff fddc 	bl	80026d4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	6859      	ldr	r1, [r3, #4]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	4b0d      	ldr	r3, [pc, #52]	; (8002b5c <I2C_IsErrorOccurred+0x1d4>)
 8002b28:	400b      	ands	r3, r1
 8002b2a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b30:	6a3b      	ldr	r3, [r7, #32]
 8002b32:	431a      	orrs	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2220      	movs	r2, #32
 8002b3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002b50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3728      	adds	r7, #40	; 0x28
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	fe00e800 	.word	0xfe00e800

08002b60 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b087      	sub	sp, #28
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	607b      	str	r3, [r7, #4]
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	817b      	strh	r3, [r7, #10]
 8002b6e:	4613      	mov	r3, r2
 8002b70:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b72:	897b      	ldrh	r3, [r7, #10]
 8002b74:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b78:	7a7b      	ldrb	r3, [r7, #9]
 8002b7a:	041b      	lsls	r3, r3, #16
 8002b7c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b80:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b86:	6a3b      	ldr	r3, [r7, #32]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b8e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	685a      	ldr	r2, [r3, #4]
 8002b96:	6a3b      	ldr	r3, [r7, #32]
 8002b98:	0d5b      	lsrs	r3, r3, #21
 8002b9a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002b9e:	4b08      	ldr	r3, [pc, #32]	; (8002bc0 <I2C_TransferConfig+0x60>)
 8002ba0:	430b      	orrs	r3, r1
 8002ba2:	43db      	mvns	r3, r3
 8002ba4:	ea02 0103 	and.w	r1, r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002bb2:	bf00      	nop
 8002bb4:	371c      	adds	r7, #28
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	03ff63ff 	.word	0x03ff63ff

08002bc4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b20      	cmp	r3, #32
 8002bd8:	d138      	bne.n	8002c4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d101      	bne.n	8002be8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002be4:	2302      	movs	r3, #2
 8002be6:	e032      	b.n	8002c4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2224      	movs	r2, #36	; 0x24
 8002bf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0201 	bic.w	r2, r2, #1
 8002c06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002c16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	6819      	ldr	r1, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	683a      	ldr	r2, [r7, #0]
 8002c24:	430a      	orrs	r2, r1
 8002c26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f042 0201 	orr.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2220      	movs	r2, #32
 8002c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	e000      	b.n	8002c4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c4c:	2302      	movs	r3, #2
  }
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr

08002c5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b085      	sub	sp, #20
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
 8002c62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	2b20      	cmp	r3, #32
 8002c6e:	d139      	bne.n	8002ce4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d101      	bne.n	8002c7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	e033      	b.n	8002ce6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2201      	movs	r2, #1
 8002c82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2224      	movs	r2, #36	; 0x24
 8002c8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f022 0201 	bic.w	r2, r2, #1
 8002c9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002cac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	021b      	lsls	r3, r3, #8
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68fa      	ldr	r2, [r7, #12]
 8002cbe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f042 0201 	orr.w	r2, r2, #1
 8002cce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2220      	movs	r2, #32
 8002cd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	e000      	b.n	8002ce6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ce4:	2302      	movs	r3, #2
  }
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
	...

08002cf4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002cf8:	4b0d      	ldr	r3, [pc, #52]	; (8002d30 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d04:	d102      	bne.n	8002d0c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002d06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d0a:	e00b      	b.n	8002d24 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002d0c:	4b08      	ldr	r3, [pc, #32]	; (8002d30 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d1a:	d102      	bne.n	8002d22 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002d1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d20:	e000      	b.n	8002d24 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002d22:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	40007000 	.word	0x40007000

08002d34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d141      	bne.n	8002dc6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d42:	4b4b      	ldr	r3, [pc, #300]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d4e:	d131      	bne.n	8002db4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d50:	4b47      	ldr	r3, [pc, #284]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d56:	4a46      	ldr	r2, [pc, #280]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d60:	4b43      	ldr	r3, [pc, #268]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002d68:	4a41      	ldr	r2, [pc, #260]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002d70:	4b40      	ldr	r3, [pc, #256]	; (8002e74 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2232      	movs	r2, #50	; 0x32
 8002d76:	fb02 f303 	mul.w	r3, r2, r3
 8002d7a:	4a3f      	ldr	r2, [pc, #252]	; (8002e78 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002d7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d80:	0c9b      	lsrs	r3, r3, #18
 8002d82:	3301      	adds	r3, #1
 8002d84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d86:	e002      	b.n	8002d8e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d8e:	4b38      	ldr	r3, [pc, #224]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d9a:	d102      	bne.n	8002da2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1f2      	bne.n	8002d88 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002da2:	4b33      	ldr	r3, [pc, #204]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002da4:	695b      	ldr	r3, [r3, #20]
 8002da6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002daa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dae:	d158      	bne.n	8002e62 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e057      	b.n	8002e64 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002db4:	4b2e      	ldr	r3, [pc, #184]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002dba:	4a2d      	ldr	r2, [pc, #180]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002dc0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002dc4:	e04d      	b.n	8002e62 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002dcc:	d141      	bne.n	8002e52 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002dce:	4b28      	ldr	r3, [pc, #160]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002dd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dda:	d131      	bne.n	8002e40 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ddc:	4b24      	ldr	r3, [pc, #144]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002de2:	4a23      	ldr	r2, [pc, #140]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002de8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dec:	4b20      	ldr	r3, [pc, #128]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002df4:	4a1e      	ldr	r2, [pc, #120]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002df6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dfa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002dfc:	4b1d      	ldr	r3, [pc, #116]	; (8002e74 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2232      	movs	r2, #50	; 0x32
 8002e02:	fb02 f303 	mul.w	r3, r2, r3
 8002e06:	4a1c      	ldr	r2, [pc, #112]	; (8002e78 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e08:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0c:	0c9b      	lsrs	r3, r3, #18
 8002e0e:	3301      	adds	r3, #1
 8002e10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e12:	e002      	b.n	8002e1a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	3b01      	subs	r3, #1
 8002e18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e1a:	4b15      	ldr	r3, [pc, #84]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e1c:	695b      	ldr	r3, [r3, #20]
 8002e1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e26:	d102      	bne.n	8002e2e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1f2      	bne.n	8002e14 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e2e:	4b10      	ldr	r3, [pc, #64]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e3a:	d112      	bne.n	8002e62 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e011      	b.n	8002e64 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e40:	4b0b      	ldr	r3, [pc, #44]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e46:	4a0a      	ldr	r2, [pc, #40]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e4c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002e50:	e007      	b.n	8002e62 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e52:	4b07      	ldr	r3, [pc, #28]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e5a:	4a05      	ldr	r2, [pc, #20]	; (8002e70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e60:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	40007000 	.word	0x40007000
 8002e74:	20000004 	.word	0x20000004
 8002e78:	431bde83 	.word	0x431bde83

08002e7c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002e80:	4b05      	ldr	r3, [pc, #20]	; (8002e98 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	4a04      	ldr	r2, [pc, #16]	; (8002e98 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002e86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e8a:	6053      	str	r3, [r2, #4]
}
 8002e8c:	bf00      	nop
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	40007000 	.word	0x40007000

08002e9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b08a      	sub	sp, #40	; 0x28
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d102      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	f000 bc68 	b.w	8003780 <HAL_RCC_OscConfig+0x8e4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002eb0:	4b97      	ldr	r3, [pc, #604]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f003 030c 	and.w	r3, r3, #12
 8002eb8:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002eba:	4b95      	ldr	r3, [pc, #596]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	f003 0303 	and.w	r3, r3, #3
 8002ec2:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0310 	and.w	r3, r3, #16
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	f000 80e6 	beq.w	800309e <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ed2:	6a3b      	ldr	r3, [r7, #32]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d007      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x4c>
 8002ed8:	6a3b      	ldr	r3, [r7, #32]
 8002eda:	2b0c      	cmp	r3, #12
 8002edc:	f040 808d 	bne.w	8002ffa <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	f040 8089 	bne.w	8002ffa <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ee8:	4b89      	ldr	r3, [pc, #548]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d006      	beq.n	8002f02 <HAL_RCC_OscConfig+0x66>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	69db      	ldr	r3, [r3, #28]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d102      	bne.n	8002f02 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	f000 bc3f 	b.w	8003780 <HAL_RCC_OscConfig+0x8e4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f06:	4b82      	ldr	r3, [pc, #520]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0308 	and.w	r3, r3, #8
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d004      	beq.n	8002f1c <HAL_RCC_OscConfig+0x80>
 8002f12:	4b7f      	ldr	r3, [pc, #508]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f1a:	e005      	b.n	8002f28 <HAL_RCC_OscConfig+0x8c>
 8002f1c:	4b7c      	ldr	r3, [pc, #496]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002f1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f22:	091b      	lsrs	r3, r3, #4
 8002f24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d224      	bcs.n	8002f76 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f30:	4618      	mov	r0, r3
 8002f32:	f000 fe2d 	bl	8003b90 <RCC_SetFlashLatencyFromMSIRange>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d002      	beq.n	8002f42 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	f000 bc1f 	b.w	8003780 <HAL_RCC_OscConfig+0x8e4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f42:	4b73      	ldr	r3, [pc, #460]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a72      	ldr	r2, [pc, #456]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002f48:	f043 0308 	orr.w	r3, r3, #8
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	4b70      	ldr	r3, [pc, #448]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5a:	496d      	ldr	r1, [pc, #436]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f60:	4b6b      	ldr	r3, [pc, #428]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	021b      	lsls	r3, r3, #8
 8002f6e:	4968      	ldr	r1, [pc, #416]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	604b      	str	r3, [r1, #4]
 8002f74:	e025      	b.n	8002fc2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f76:	4b66      	ldr	r3, [pc, #408]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a65      	ldr	r2, [pc, #404]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002f7c:	f043 0308 	orr.w	r3, r3, #8
 8002f80:	6013      	str	r3, [r2, #0]
 8002f82:	4b63      	ldr	r3, [pc, #396]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8e:	4960      	ldr	r1, [pc, #384]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f94:	4b5e      	ldr	r3, [pc, #376]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a1b      	ldr	r3, [r3, #32]
 8002fa0:	021b      	lsls	r3, r3, #8
 8002fa2:	495b      	ldr	r1, [pc, #364]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fa8:	6a3b      	ldr	r3, [r7, #32]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d109      	bne.n	8002fc2 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f000 fdec 	bl	8003b90 <RCC_SetFlashLatencyFromMSIRange>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e3de      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002fc2:	f000 fd21 	bl	8003a08 <HAL_RCC_GetSysClockFreq>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	4b51      	ldr	r3, [pc, #324]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	091b      	lsrs	r3, r3, #4
 8002fce:	f003 030f 	and.w	r3, r3, #15
 8002fd2:	4950      	ldr	r1, [pc, #320]	; (8003114 <HAL_RCC_OscConfig+0x278>)
 8002fd4:	5ccb      	ldrb	r3, [r1, r3]
 8002fd6:	f003 031f 	and.w	r3, r3, #31
 8002fda:	fa22 f303 	lsr.w	r3, r2, r3
 8002fde:	4a4e      	ldr	r2, [pc, #312]	; (8003118 <HAL_RCC_OscConfig+0x27c>)
 8002fe0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002fe2:	4b4e      	ldr	r3, [pc, #312]	; (800311c <HAL_RCC_OscConfig+0x280>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7fe fd04 	bl	80019f4 <HAL_InitTick>
 8002fec:	4603      	mov	r3, r0
 8002fee:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8002ff0:	7dfb      	ldrb	r3, [r7, #23]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d052      	beq.n	800309c <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8002ff6:	7dfb      	ldrb	r3, [r7, #23]
 8002ff8:	e3c2      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d032      	beq.n	8003068 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003002:	4b43      	ldr	r3, [pc, #268]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a42      	ldr	r2, [pc, #264]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8003008:	f043 0301 	orr.w	r3, r3, #1
 800300c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800300e:	f7fe fd41 	bl	8001a94 <HAL_GetTick>
 8003012:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003014:	e008      	b.n	8003028 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003016:	f7fe fd3d 	bl	8001a94 <HAL_GetTick>
 800301a:	4602      	mov	r2, r0
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	2b02      	cmp	r3, #2
 8003022:	d901      	bls.n	8003028 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e3ab      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003028:	4b39      	ldr	r3, [pc, #228]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0302 	and.w	r3, r3, #2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d0f0      	beq.n	8003016 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003034:	4b36      	ldr	r3, [pc, #216]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a35      	ldr	r2, [pc, #212]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 800303a:	f043 0308 	orr.w	r3, r3, #8
 800303e:	6013      	str	r3, [r2, #0]
 8003040:	4b33      	ldr	r3, [pc, #204]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304c:	4930      	ldr	r1, [pc, #192]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 800304e:	4313      	orrs	r3, r2
 8003050:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003052:	4b2f      	ldr	r3, [pc, #188]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a1b      	ldr	r3, [r3, #32]
 800305e:	021b      	lsls	r3, r3, #8
 8003060:	492b      	ldr	r1, [pc, #172]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8003062:	4313      	orrs	r3, r2
 8003064:	604b      	str	r3, [r1, #4]
 8003066:	e01a      	b.n	800309e <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003068:	4b29      	ldr	r3, [pc, #164]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a28      	ldr	r2, [pc, #160]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 800306e:	f023 0301 	bic.w	r3, r3, #1
 8003072:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003074:	f7fe fd0e 	bl	8001a94 <HAL_GetTick>
 8003078:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800307a:	e008      	b.n	800308e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800307c:	f7fe fd0a 	bl	8001a94 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b02      	cmp	r3, #2
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e378      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800308e:	4b20      	ldr	r3, [pc, #128]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1f0      	bne.n	800307c <HAL_RCC_OscConfig+0x1e0>
 800309a:	e000      	b.n	800309e <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800309c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d073      	beq.n	8003192 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80030aa:	6a3b      	ldr	r3, [r7, #32]
 80030ac:	2b08      	cmp	r3, #8
 80030ae:	d005      	beq.n	80030bc <HAL_RCC_OscConfig+0x220>
 80030b0:	6a3b      	ldr	r3, [r7, #32]
 80030b2:	2b0c      	cmp	r3, #12
 80030b4:	d10e      	bne.n	80030d4 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	2b03      	cmp	r3, #3
 80030ba:	d10b      	bne.n	80030d4 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030bc:	4b14      	ldr	r3, [pc, #80]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d063      	beq.n	8003190 <HAL_RCC_OscConfig+0x2f4>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d15f      	bne.n	8003190 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e355      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030dc:	d106      	bne.n	80030ec <HAL_RCC_OscConfig+0x250>
 80030de:	4b0c      	ldr	r3, [pc, #48]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a0b      	ldr	r2, [pc, #44]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 80030e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030e8:	6013      	str	r3, [r2, #0]
 80030ea:	e025      	b.n	8003138 <HAL_RCC_OscConfig+0x29c>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030f4:	d114      	bne.n	8003120 <HAL_RCC_OscConfig+0x284>
 80030f6:	4b06      	ldr	r3, [pc, #24]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a05      	ldr	r2, [pc, #20]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 80030fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003100:	6013      	str	r3, [r2, #0]
 8003102:	4b03      	ldr	r3, [pc, #12]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a02      	ldr	r2, [pc, #8]	; (8003110 <HAL_RCC_OscConfig+0x274>)
 8003108:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800310c:	6013      	str	r3, [r2, #0]
 800310e:	e013      	b.n	8003138 <HAL_RCC_OscConfig+0x29c>
 8003110:	40021000 	.word	0x40021000
 8003114:	0800cefc 	.word	0x0800cefc
 8003118:	20000004 	.word	0x20000004
 800311c:	20000008 	.word	0x20000008
 8003120:	4b8f      	ldr	r3, [pc, #572]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a8e      	ldr	r2, [pc, #568]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 8003126:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800312a:	6013      	str	r3, [r2, #0]
 800312c:	4b8c      	ldr	r3, [pc, #560]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a8b      	ldr	r2, [pc, #556]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 8003132:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003136:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d013      	beq.n	8003168 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003140:	f7fe fca8 	bl	8001a94 <HAL_GetTick>
 8003144:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003148:	f7fe fca4 	bl	8001a94 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b64      	cmp	r3, #100	; 0x64
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e312      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800315a:	4b81      	ldr	r3, [pc, #516]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d0f0      	beq.n	8003148 <HAL_RCC_OscConfig+0x2ac>
 8003166:	e014      	b.n	8003192 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003168:	f7fe fc94 	bl	8001a94 <HAL_GetTick>
 800316c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003170:	f7fe fc90 	bl	8001a94 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b64      	cmp	r3, #100	; 0x64
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e2fe      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003182:	4b77      	ldr	r3, [pc, #476]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1f0      	bne.n	8003170 <HAL_RCC_OscConfig+0x2d4>
 800318e:	e000      	b.n	8003192 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003190:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d060      	beq.n	8003260 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800319e:	6a3b      	ldr	r3, [r7, #32]
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	d005      	beq.n	80031b0 <HAL_RCC_OscConfig+0x314>
 80031a4:	6a3b      	ldr	r3, [r7, #32]
 80031a6:	2b0c      	cmp	r3, #12
 80031a8:	d119      	bne.n	80031de <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	d116      	bne.n	80031de <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031b0:	4b6b      	ldr	r3, [pc, #428]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d005      	beq.n	80031c8 <HAL_RCC_OscConfig+0x32c>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e2db      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031c8:	4b65      	ldr	r3, [pc, #404]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	691b      	ldr	r3, [r3, #16]
 80031d4:	061b      	lsls	r3, r3, #24
 80031d6:	4962      	ldr	r1, [pc, #392]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031dc:	e040      	b.n	8003260 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d023      	beq.n	800322e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031e6:	4b5e      	ldr	r3, [pc, #376]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a5d      	ldr	r2, [pc, #372]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 80031ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031f2:	f7fe fc4f 	bl	8001a94 <HAL_GetTick>
 80031f6:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031f8:	e008      	b.n	800320c <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031fa:	f7fe fc4b 	bl	8001a94 <HAL_GetTick>
 80031fe:	4602      	mov	r2, r0
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	2b02      	cmp	r3, #2
 8003206:	d901      	bls.n	800320c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003208:	2303      	movs	r3, #3
 800320a:	e2b9      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800320c:	4b54      	ldr	r3, [pc, #336]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003214:	2b00      	cmp	r3, #0
 8003216:	d0f0      	beq.n	80031fa <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003218:	4b51      	ldr	r3, [pc, #324]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	061b      	lsls	r3, r3, #24
 8003226:	494e      	ldr	r1, [pc, #312]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 8003228:	4313      	orrs	r3, r2
 800322a:	604b      	str	r3, [r1, #4]
 800322c:	e018      	b.n	8003260 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800322e:	4b4c      	ldr	r3, [pc, #304]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a4b      	ldr	r2, [pc, #300]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 8003234:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003238:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800323a:	f7fe fc2b 	bl	8001a94 <HAL_GetTick>
 800323e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003240:	e008      	b.n	8003254 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003242:	f7fe fc27 	bl	8001a94 <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	69bb      	ldr	r3, [r7, #24]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b02      	cmp	r3, #2
 800324e:	d901      	bls.n	8003254 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e295      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003254:	4b42      	ldr	r3, [pc, #264]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800325c:	2b00      	cmp	r3, #0
 800325e:	d1f0      	bne.n	8003242 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0308 	and.w	r3, r3, #8
 8003268:	2b00      	cmp	r3, #0
 800326a:	f000 8082 	beq.w	8003372 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d05f      	beq.n	8003336 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8003276:	4b3a      	ldr	r3, [pc, #232]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 8003278:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800327c:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	699a      	ldr	r2, [r3, #24]
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	f003 0310 	and.w	r3, r3, #16
 8003288:	429a      	cmp	r2, r3
 800328a:	d037      	beq.n	80032fc <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	f003 0302 	and.w	r3, r3, #2
 8003292:	2b00      	cmp	r3, #0
 8003294:	d006      	beq.n	80032a4 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e26d      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d01b      	beq.n	80032e6 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 80032ae:	4b2c      	ldr	r3, [pc, #176]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 80032b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032b4:	4a2a      	ldr	r2, [pc, #168]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 80032b6:	f023 0301 	bic.w	r3, r3, #1
 80032ba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80032be:	f7fe fbe9 	bl	8001a94 <HAL_GetTick>
 80032c2:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80032c4:	e008      	b.n	80032d8 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032c6:	f7fe fbe5 	bl	8001a94 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	2b11      	cmp	r3, #17
 80032d2:	d901      	bls.n	80032d8 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e253      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80032d8:	4b21      	ldr	r3, [pc, #132]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 80032da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1ef      	bne.n	80032c6 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 80032e6:	4b1e      	ldr	r3, [pc, #120]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 80032e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032ec:	f023 0210 	bic.w	r2, r3, #16
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	491a      	ldr	r1, [pc, #104]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032fc:	4b18      	ldr	r3, [pc, #96]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 80032fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003302:	4a17      	ldr	r2, [pc, #92]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 8003304:	f043 0301 	orr.w	r3, r3, #1
 8003308:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800330c:	f7fe fbc2 	bl	8001a94 <HAL_GetTick>
 8003310:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003314:	f7fe fbbe 	bl	8001a94 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b11      	cmp	r3, #17
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e22c      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003326:	4b0e      	ldr	r3, [pc, #56]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 8003328:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800332c:	f003 0302 	and.w	r3, r3, #2
 8003330:	2b00      	cmp	r3, #0
 8003332:	d0ef      	beq.n	8003314 <HAL_RCC_OscConfig+0x478>
 8003334:	e01d      	b.n	8003372 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003336:	4b0a      	ldr	r3, [pc, #40]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 8003338:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800333c:	4a08      	ldr	r2, [pc, #32]	; (8003360 <HAL_RCC_OscConfig+0x4c4>)
 800333e:	f023 0301 	bic.w	r3, r3, #1
 8003342:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003346:	f7fe fba5 	bl	8001a94 <HAL_GetTick>
 800334a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800334c:	e00a      	b.n	8003364 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800334e:	f7fe fba1 	bl	8001a94 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b11      	cmp	r3, #17
 800335a:	d903      	bls.n	8003364 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e20f      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
 8003360:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003364:	4b83      	ldr	r3, [pc, #524]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 8003366:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800336a:	f003 0302 	and.w	r3, r3, #2
 800336e:	2b00      	cmp	r3, #0
 8003370:	d1ed      	bne.n	800334e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0304 	and.w	r3, r3, #4
 800337a:	2b00      	cmp	r3, #0
 800337c:	f000 80bd 	beq.w	80034fa <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003380:	2300      	movs	r3, #0
 8003382:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003386:	4b7b      	ldr	r3, [pc, #492]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 8003388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800338a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d10e      	bne.n	80033b0 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003392:	4b78      	ldr	r3, [pc, #480]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 8003394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003396:	4a77      	ldr	r2, [pc, #476]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 8003398:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800339c:	6593      	str	r3, [r2, #88]	; 0x58
 800339e:	4b75      	ldr	r3, [pc, #468]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 80033a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033a6:	60fb      	str	r3, [r7, #12]
 80033a8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80033aa:	2301      	movs	r3, #1
 80033ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033b0:	4b71      	ldr	r3, [pc, #452]	; (8003578 <HAL_RCC_OscConfig+0x6dc>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d118      	bne.n	80033ee <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033bc:	4b6e      	ldr	r3, [pc, #440]	; (8003578 <HAL_RCC_OscConfig+0x6dc>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a6d      	ldr	r2, [pc, #436]	; (8003578 <HAL_RCC_OscConfig+0x6dc>)
 80033c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033c6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033c8:	f7fe fb64 	bl	8001a94 <HAL_GetTick>
 80033cc:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033ce:	e008      	b.n	80033e2 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033d0:	f7fe fb60 	bl	8001a94 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e1ce      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033e2:	4b65      	ldr	r3, [pc, #404]	; (8003578 <HAL_RCC_OscConfig+0x6dc>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d0f0      	beq.n	80033d0 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d02c      	beq.n	8003454 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80033fa:	4b5e      	ldr	r3, [pc, #376]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 80033fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003400:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800340c:	4959      	ldr	r1, [pc, #356]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 800340e:	4313      	orrs	r3, r2
 8003410:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f003 0304 	and.w	r3, r3, #4
 800341c:	2b00      	cmp	r3, #0
 800341e:	d010      	beq.n	8003442 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003420:	4b54      	ldr	r3, [pc, #336]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 8003422:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003426:	4a53      	ldr	r2, [pc, #332]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 8003428:	f043 0304 	orr.w	r3, r3, #4
 800342c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003430:	4b50      	ldr	r3, [pc, #320]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 8003432:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003436:	4a4f      	ldr	r2, [pc, #316]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 8003438:	f043 0301 	orr.w	r3, r3, #1
 800343c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003440:	e018      	b.n	8003474 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003442:	4b4c      	ldr	r3, [pc, #304]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 8003444:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003448:	4a4a      	ldr	r2, [pc, #296]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003452:	e00f      	b.n	8003474 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003454:	4b47      	ldr	r3, [pc, #284]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 8003456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800345a:	4a46      	ldr	r2, [pc, #280]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 800345c:	f023 0301 	bic.w	r3, r3, #1
 8003460:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003464:	4b43      	ldr	r3, [pc, #268]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 8003466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800346a:	4a42      	ldr	r2, [pc, #264]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 800346c:	f023 0304 	bic.w	r3, r3, #4
 8003470:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d016      	beq.n	80034aa <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800347c:	f7fe fb0a 	bl	8001a94 <HAL_GetTick>
 8003480:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003482:	e00a      	b.n	800349a <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003484:	f7fe fb06 	bl	8001a94 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003492:	4293      	cmp	r3, r2
 8003494:	d901      	bls.n	800349a <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e172      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800349a:	4b36      	ldr	r3, [pc, #216]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 800349c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034a0:	f003 0302 	and.w	r3, r3, #2
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d0ed      	beq.n	8003484 <HAL_RCC_OscConfig+0x5e8>
 80034a8:	e01d      	b.n	80034e6 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034aa:	f7fe faf3 	bl	8001a94 <HAL_GetTick>
 80034ae:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034b0:	e00a      	b.n	80034c8 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034b2:	f7fe faef 	bl	8001a94 <HAL_GetTick>
 80034b6:	4602      	mov	r2, r0
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d901      	bls.n	80034c8 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 80034c4:	2303      	movs	r3, #3
 80034c6:	e15b      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034c8:	4b2a      	ldr	r3, [pc, #168]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 80034ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034ce:	f003 0302 	and.w	r3, r3, #2
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d1ed      	bne.n	80034b2 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 80034d6:	4b27      	ldr	r3, [pc, #156]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 80034d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034dc:	4a25      	ldr	r2, [pc, #148]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 80034de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d105      	bne.n	80034fa <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ee:	4b21      	ldr	r3, [pc, #132]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 80034f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034f2:	4a20      	ldr	r2, [pc, #128]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 80034f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034f8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0320 	and.w	r3, r3, #32
 8003502:	2b00      	cmp	r3, #0
 8003504:	d041      	beq.n	800358a <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800350a:	2b00      	cmp	r3, #0
 800350c:	d01c      	beq.n	8003548 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800350e:	4b19      	ldr	r3, [pc, #100]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 8003510:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003514:	4a17      	ldr	r2, [pc, #92]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 8003516:	f043 0301 	orr.w	r3, r3, #1
 800351a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800351e:	f7fe fab9 	bl	8001a94 <HAL_GetTick>
 8003522:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003524:	e008      	b.n	8003538 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003526:	f7fe fab5 	bl	8001a94 <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d901      	bls.n	8003538 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e123      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003538:	4b0e      	ldr	r3, [pc, #56]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 800353a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800353e:	f003 0302 	and.w	r3, r3, #2
 8003542:	2b00      	cmp	r3, #0
 8003544:	d0ef      	beq.n	8003526 <HAL_RCC_OscConfig+0x68a>
 8003546:	e020      	b.n	800358a <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003548:	4b0a      	ldr	r3, [pc, #40]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 800354a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800354e:	4a09      	ldr	r2, [pc, #36]	; (8003574 <HAL_RCC_OscConfig+0x6d8>)
 8003550:	f023 0301 	bic.w	r3, r3, #1
 8003554:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003558:	f7fe fa9c 	bl	8001a94 <HAL_GetTick>
 800355c:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800355e:	e00d      	b.n	800357c <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003560:	f7fe fa98 	bl	8001a94 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d906      	bls.n	800357c <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e106      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
 8003572:	bf00      	nop
 8003574:	40021000 	.word	0x40021000
 8003578:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800357c:	4b82      	ldr	r3, [pc, #520]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 800357e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d1ea      	bne.n	8003560 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800358e:	2b00      	cmp	r3, #0
 8003590:	f000 80f5 	beq.w	800377e <HAL_RCC_OscConfig+0x8e2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003598:	2b02      	cmp	r3, #2
 800359a:	f040 80cb 	bne.w	8003734 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800359e:	4b7a      	ldr	r3, [pc, #488]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	f003 0203 	and.w	r2, r3, #3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d12c      	bne.n	800360c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035bc:	3b01      	subs	r3, #1
 80035be:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d123      	bne.n	800360c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ce:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d11b      	bne.n	800360c <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035de:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d113      	bne.n	800360c <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ee:	085b      	lsrs	r3, r3, #1
 80035f0:	3b01      	subs	r3, #1
 80035f2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d109      	bne.n	800360c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003602:	085b      	lsrs	r3, r3, #1
 8003604:	3b01      	subs	r3, #1
 8003606:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003608:	429a      	cmp	r2, r3
 800360a:	d06d      	beq.n	80036e8 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800360c:	6a3b      	ldr	r3, [r7, #32]
 800360e:	2b0c      	cmp	r3, #12
 8003610:	d068      	beq.n	80036e4 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003612:	4b5d      	ldr	r3, [pc, #372]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d105      	bne.n	800362a <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800361e:	4b5a      	ldr	r3, [pc, #360]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e0a8      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800362e:	4b56      	ldr	r3, [pc, #344]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a55      	ldr	r2, [pc, #340]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 8003634:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003638:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800363a:	f7fe fa2b 	bl	8001a94 <HAL_GetTick>
 800363e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003640:	e008      	b.n	8003654 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003642:	f7fe fa27 	bl	8001a94 <HAL_GetTick>
 8003646:	4602      	mov	r2, r0
 8003648:	69bb      	ldr	r3, [r7, #24]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	2b02      	cmp	r3, #2
 800364e:	d901      	bls.n	8003654 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	e095      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003654:	4b4c      	ldr	r3, [pc, #304]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1f0      	bne.n	8003642 <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003660:	4b49      	ldr	r3, [pc, #292]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 8003662:	68da      	ldr	r2, [r3, #12]
 8003664:	4b49      	ldr	r3, [pc, #292]	; (800378c <HAL_RCC_OscConfig+0x8f0>)
 8003666:	4013      	ands	r3, r2
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003670:	3a01      	subs	r2, #1
 8003672:	0112      	lsls	r2, r2, #4
 8003674:	4311      	orrs	r1, r2
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800367a:	0212      	lsls	r2, r2, #8
 800367c:	4311      	orrs	r1, r2
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003682:	0852      	lsrs	r2, r2, #1
 8003684:	3a01      	subs	r2, #1
 8003686:	0552      	lsls	r2, r2, #21
 8003688:	4311      	orrs	r1, r2
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800368e:	0852      	lsrs	r2, r2, #1
 8003690:	3a01      	subs	r2, #1
 8003692:	0652      	lsls	r2, r2, #25
 8003694:	4311      	orrs	r1, r2
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800369a:	06d2      	lsls	r2, r2, #27
 800369c:	430a      	orrs	r2, r1
 800369e:	493a      	ldr	r1, [pc, #232]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80036a4:	4b38      	ldr	r3, [pc, #224]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a37      	ldr	r2, [pc, #220]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 80036aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036ae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036b0:	4b35      	ldr	r3, [pc, #212]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	4a34      	ldr	r2, [pc, #208]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 80036b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036bc:	f7fe f9ea 	bl	8001a94 <HAL_GetTick>
 80036c0:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036c2:	e008      	b.n	80036d6 <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c4:	f7fe f9e6 	bl	8001a94 <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	69bb      	ldr	r3, [r7, #24]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d901      	bls.n	80036d6 <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e054      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036d6:	4b2c      	ldr	r3, [pc, #176]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d0f0      	beq.n	80036c4 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036e2:	e04c      	b.n	800377e <HAL_RCC_OscConfig+0x8e2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e04b      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036e8:	4b27      	ldr	r3, [pc, #156]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d144      	bne.n	800377e <HAL_RCC_OscConfig+0x8e2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80036f4:	4b24      	ldr	r3, [pc, #144]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a23      	ldr	r2, [pc, #140]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 80036fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003700:	4b21      	ldr	r3, [pc, #132]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	4a20      	ldr	r2, [pc, #128]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 8003706:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800370a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800370c:	f7fe f9c2 	bl	8001a94 <HAL_GetTick>
 8003710:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003712:	e008      	b.n	8003726 <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003714:	f7fe f9be 	bl	8001a94 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d901      	bls.n	8003726 <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e02c      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003726:	4b18      	ldr	r3, [pc, #96]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d0f0      	beq.n	8003714 <HAL_RCC_OscConfig+0x878>
 8003732:	e024      	b.n	800377e <HAL_RCC_OscConfig+0x8e2>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003734:	6a3b      	ldr	r3, [r7, #32]
 8003736:	2b0c      	cmp	r3, #12
 8003738:	d01f      	beq.n	800377a <HAL_RCC_OscConfig+0x8de>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800373a:	4b13      	ldr	r3, [pc, #76]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a12      	ldr	r2, [pc, #72]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 8003740:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003744:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003746:	f7fe f9a5 	bl	8001a94 <HAL_GetTick>
 800374a:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800374c:	e008      	b.n	8003760 <HAL_RCC_OscConfig+0x8c4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800374e:	f7fe f9a1 	bl	8001a94 <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	69bb      	ldr	r3, [r7, #24]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	2b02      	cmp	r3, #2
 800375a:	d901      	bls.n	8003760 <HAL_RCC_OscConfig+0x8c4>
          {
            return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e00f      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003760:	4b09      	ldr	r3, [pc, #36]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1f0      	bne.n	800374e <HAL_RCC_OscConfig+0x8b2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800376c:	4b06      	ldr	r3, [pc, #24]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 800376e:	68da      	ldr	r2, [r3, #12]
 8003770:	4905      	ldr	r1, [pc, #20]	; (8003788 <HAL_RCC_OscConfig+0x8ec>)
 8003772:	4b07      	ldr	r3, [pc, #28]	; (8003790 <HAL_RCC_OscConfig+0x8f4>)
 8003774:	4013      	ands	r3, r2
 8003776:	60cb      	str	r3, [r1, #12]
 8003778:	e001      	b.n	800377e <HAL_RCC_OscConfig+0x8e2>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e000      	b.n	8003780 <HAL_RCC_OscConfig+0x8e4>
      }
    }
  }
  return HAL_OK;
 800377e:	2300      	movs	r3, #0
}
 8003780:	4618      	mov	r0, r3
 8003782:	3728      	adds	r7, #40	; 0x28
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	40021000 	.word	0x40021000
 800378c:	019d800c 	.word	0x019d800c
 8003790:	feeefffc 	.word	0xfeeefffc

08003794 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800379e:	2300      	movs	r3, #0
 80037a0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d101      	bne.n	80037ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e11d      	b.n	80039e8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037ac:	4b90      	ldr	r3, [pc, #576]	; (80039f0 <HAL_RCC_ClockConfig+0x25c>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 030f 	and.w	r3, r3, #15
 80037b4:	683a      	ldr	r2, [r7, #0]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d910      	bls.n	80037dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ba:	4b8d      	ldr	r3, [pc, #564]	; (80039f0 <HAL_RCC_ClockConfig+0x25c>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f023 020f 	bic.w	r2, r3, #15
 80037c2:	498b      	ldr	r1, [pc, #556]	; (80039f0 <HAL_RCC_ClockConfig+0x25c>)
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ca:	4b89      	ldr	r3, [pc, #548]	; (80039f0 <HAL_RCC_ClockConfig+0x25c>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 030f 	and.w	r3, r3, #15
 80037d2:	683a      	ldr	r2, [r7, #0]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d001      	beq.n	80037dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e105      	b.n	80039e8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0302 	and.w	r3, r3, #2
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d010      	beq.n	800380a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	689a      	ldr	r2, [r3, #8]
 80037ec:	4b81      	ldr	r3, [pc, #516]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d908      	bls.n	800380a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037f8:	4b7e      	ldr	r3, [pc, #504]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	497b      	ldr	r1, [pc, #492]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 8003806:	4313      	orrs	r3, r2
 8003808:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d079      	beq.n	800390a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	2b03      	cmp	r3, #3
 800381c:	d11e      	bne.n	800385c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800381e:	4b75      	ldr	r3, [pc, #468]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e0dc      	b.n	80039e8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800382e:	f000 fa09 	bl	8003c44 <RCC_GetSysClockFreqFromPLLSource>
 8003832:	4603      	mov	r3, r0
 8003834:	4a70      	ldr	r2, [pc, #448]	; (80039f8 <HAL_RCC_ClockConfig+0x264>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d946      	bls.n	80038c8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800383a:	4b6e      	ldr	r3, [pc, #440]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d140      	bne.n	80038c8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003846:	4b6b      	ldr	r3, [pc, #428]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800384e:	4a69      	ldr	r2, [pc, #420]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 8003850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003854:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003856:	2380      	movs	r3, #128	; 0x80
 8003858:	617b      	str	r3, [r7, #20]
 800385a:	e035      	b.n	80038c8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	2b02      	cmp	r3, #2
 8003862:	d107      	bne.n	8003874 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003864:	4b63      	ldr	r3, [pc, #396]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d115      	bne.n	800389c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e0b9      	b.n	80039e8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d107      	bne.n	800388c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800387c:	4b5d      	ldr	r3, [pc, #372]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d109      	bne.n	800389c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e0ad      	b.n	80039e8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800388c:	4b59      	ldr	r3, [pc, #356]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003894:	2b00      	cmp	r3, #0
 8003896:	d101      	bne.n	800389c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e0a5      	b.n	80039e8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800389c:	f000 f8b4 	bl	8003a08 <HAL_RCC_GetSysClockFreq>
 80038a0:	4603      	mov	r3, r0
 80038a2:	4a55      	ldr	r2, [pc, #340]	; (80039f8 <HAL_RCC_ClockConfig+0x264>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d90f      	bls.n	80038c8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80038a8:	4b52      	ldr	r3, [pc, #328]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d109      	bne.n	80038c8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80038b4:	4b4f      	ldr	r3, [pc, #316]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038bc:	4a4d      	ldr	r2, [pc, #308]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 80038be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038c2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80038c4:	2380      	movs	r3, #128	; 0x80
 80038c6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038c8:	4b4a      	ldr	r3, [pc, #296]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f023 0203 	bic.w	r2, r3, #3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	4947      	ldr	r1, [pc, #284]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038da:	f7fe f8db 	bl	8001a94 <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038e0:	e00a      	b.n	80038f8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038e2:	f7fe f8d7 	bl	8001a94 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d901      	bls.n	80038f8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e077      	b.n	80039e8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f8:	4b3e      	ldr	r3, [pc, #248]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f003 020c 	and.w	r2, r3, #12
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	429a      	cmp	r2, r3
 8003908:	d1eb      	bne.n	80038e2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	2b80      	cmp	r3, #128	; 0x80
 800390e:	d105      	bne.n	800391c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003910:	4b38      	ldr	r3, [pc, #224]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	4a37      	ldr	r2, [pc, #220]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 8003916:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800391a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d010      	beq.n	800394a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	689a      	ldr	r2, [r3, #8]
 800392c:	4b31      	ldr	r3, [pc, #196]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003934:	429a      	cmp	r2, r3
 8003936:	d208      	bcs.n	800394a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003938:	4b2e      	ldr	r3, [pc, #184]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	492b      	ldr	r1, [pc, #172]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 8003946:	4313      	orrs	r3, r2
 8003948:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800394a:	4b29      	ldr	r3, [pc, #164]	; (80039f0 <HAL_RCC_ClockConfig+0x25c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 030f 	and.w	r3, r3, #15
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	429a      	cmp	r2, r3
 8003956:	d210      	bcs.n	800397a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003958:	4b25      	ldr	r3, [pc, #148]	; (80039f0 <HAL_RCC_ClockConfig+0x25c>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f023 020f 	bic.w	r2, r3, #15
 8003960:	4923      	ldr	r1, [pc, #140]	; (80039f0 <HAL_RCC_ClockConfig+0x25c>)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	4313      	orrs	r3, r2
 8003966:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003968:	4b21      	ldr	r3, [pc, #132]	; (80039f0 <HAL_RCC_ClockConfig+0x25c>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 030f 	and.w	r3, r3, #15
 8003970:	683a      	ldr	r2, [r7, #0]
 8003972:	429a      	cmp	r2, r3
 8003974:	d001      	beq.n	800397a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e036      	b.n	80039e8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0304 	and.w	r3, r3, #4
 8003982:	2b00      	cmp	r3, #0
 8003984:	d008      	beq.n	8003998 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003986:	4b1b      	ldr	r3, [pc, #108]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	4918      	ldr	r1, [pc, #96]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 8003994:	4313      	orrs	r3, r2
 8003996:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0308 	and.w	r3, r3, #8
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d009      	beq.n	80039b8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039a4:	4b13      	ldr	r3, [pc, #76]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	00db      	lsls	r3, r3, #3
 80039b2:	4910      	ldr	r1, [pc, #64]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039b8:	f000 f826 	bl	8003a08 <HAL_RCC_GetSysClockFreq>
 80039bc:	4602      	mov	r2, r0
 80039be:	4b0d      	ldr	r3, [pc, #52]	; (80039f4 <HAL_RCC_ClockConfig+0x260>)
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	091b      	lsrs	r3, r3, #4
 80039c4:	f003 030f 	and.w	r3, r3, #15
 80039c8:	490c      	ldr	r1, [pc, #48]	; (80039fc <HAL_RCC_ClockConfig+0x268>)
 80039ca:	5ccb      	ldrb	r3, [r1, r3]
 80039cc:	f003 031f 	and.w	r3, r3, #31
 80039d0:	fa22 f303 	lsr.w	r3, r2, r3
 80039d4:	4a0a      	ldr	r2, [pc, #40]	; (8003a00 <HAL_RCC_ClockConfig+0x26c>)
 80039d6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80039d8:	4b0a      	ldr	r3, [pc, #40]	; (8003a04 <HAL_RCC_ClockConfig+0x270>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4618      	mov	r0, r3
 80039de:	f7fe f809 	bl	80019f4 <HAL_InitTick>
 80039e2:	4603      	mov	r3, r0
 80039e4:	73fb      	strb	r3, [r7, #15]

  return status;
 80039e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3718      	adds	r7, #24
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	40022000 	.word	0x40022000
 80039f4:	40021000 	.word	0x40021000
 80039f8:	04c4b400 	.word	0x04c4b400
 80039fc:	0800cefc 	.word	0x0800cefc
 8003a00:	20000004 	.word	0x20000004
 8003a04:	20000008 	.word	0x20000008

08003a08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b089      	sub	sp, #36	; 0x24
 8003a0c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	61fb      	str	r3, [r7, #28]
 8003a12:	2300      	movs	r3, #0
 8003a14:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a16:	4b3e      	ldr	r3, [pc, #248]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f003 030c 	and.w	r3, r3, #12
 8003a1e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a20:	4b3b      	ldr	r3, [pc, #236]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	f003 0303 	and.w	r3, r3, #3
 8003a28:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d005      	beq.n	8003a3c <HAL_RCC_GetSysClockFreq+0x34>
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	2b0c      	cmp	r3, #12
 8003a34:	d121      	bne.n	8003a7a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d11e      	bne.n	8003a7a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a3c:	4b34      	ldr	r3, [pc, #208]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0308 	and.w	r3, r3, #8
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d107      	bne.n	8003a58 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a48:	4b31      	ldr	r3, [pc, #196]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a4e:	0a1b      	lsrs	r3, r3, #8
 8003a50:	f003 030f 	and.w	r3, r3, #15
 8003a54:	61fb      	str	r3, [r7, #28]
 8003a56:	e005      	b.n	8003a64 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a58:	4b2d      	ldr	r3, [pc, #180]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	091b      	lsrs	r3, r3, #4
 8003a5e:	f003 030f 	and.w	r3, r3, #15
 8003a62:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a64:	4a2b      	ldr	r2, [pc, #172]	; (8003b14 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a6c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d10d      	bne.n	8003a90 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a78:	e00a      	b.n	8003a90 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	2b04      	cmp	r3, #4
 8003a7e:	d102      	bne.n	8003a86 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a80:	4b25      	ldr	r3, [pc, #148]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a82:	61bb      	str	r3, [r7, #24]
 8003a84:	e004      	b.n	8003a90 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	2b08      	cmp	r3, #8
 8003a8a:	d101      	bne.n	8003a90 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a8c:	4b23      	ldr	r3, [pc, #140]	; (8003b1c <HAL_RCC_GetSysClockFreq+0x114>)
 8003a8e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	2b0c      	cmp	r3, #12
 8003a94:	d134      	bne.n	8003b00 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a96:	4b1e      	ldr	r3, [pc, #120]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	f003 0303 	and.w	r3, r3, #3
 8003a9e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d003      	beq.n	8003aae <HAL_RCC_GetSysClockFreq+0xa6>
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	2b03      	cmp	r3, #3
 8003aaa:	d003      	beq.n	8003ab4 <HAL_RCC_GetSysClockFreq+0xac>
 8003aac:	e005      	b.n	8003aba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003aae:	4b1a      	ldr	r3, [pc, #104]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x110>)
 8003ab0:	617b      	str	r3, [r7, #20]
      break;
 8003ab2:	e005      	b.n	8003ac0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ab4:	4b19      	ldr	r3, [pc, #100]	; (8003b1c <HAL_RCC_GetSysClockFreq+0x114>)
 8003ab6:	617b      	str	r3, [r7, #20]
      break;
 8003ab8:	e002      	b.n	8003ac0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	617b      	str	r3, [r7, #20]
      break;
 8003abe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ac0:	4b13      	ldr	r3, [pc, #76]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	091b      	lsrs	r3, r3, #4
 8003ac6:	f003 030f 	and.w	r3, r3, #15
 8003aca:	3301      	adds	r3, #1
 8003acc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ace:	4b10      	ldr	r3, [pc, #64]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	0a1b      	lsrs	r3, r3, #8
 8003ad4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ad8:	697a      	ldr	r2, [r7, #20]
 8003ada:	fb03 f202 	mul.w	r2, r3, r2
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ae6:	4b0a      	ldr	r3, [pc, #40]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	0e5b      	lsrs	r3, r3, #25
 8003aec:	f003 0303 	and.w	r3, r3, #3
 8003af0:	3301      	adds	r3, #1
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003afe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b00:	69bb      	ldr	r3, [r7, #24]
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3724      	adds	r7, #36	; 0x24
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	40021000 	.word	0x40021000
 8003b14:	0800cf14 	.word	0x0800cf14
 8003b18:	00f42400 	.word	0x00f42400
 8003b1c:	007a1200 	.word	0x007a1200

08003b20 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b24:	4b03      	ldr	r3, [pc, #12]	; (8003b34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b26:	681b      	ldr	r3, [r3, #0]
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	20000004 	.word	0x20000004

08003b38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b3c:	f7ff fff0 	bl	8003b20 <HAL_RCC_GetHCLKFreq>
 8003b40:	4602      	mov	r2, r0
 8003b42:	4b06      	ldr	r3, [pc, #24]	; (8003b5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	0a1b      	lsrs	r3, r3, #8
 8003b48:	f003 0307 	and.w	r3, r3, #7
 8003b4c:	4904      	ldr	r1, [pc, #16]	; (8003b60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b4e:	5ccb      	ldrb	r3, [r1, r3]
 8003b50:	f003 031f 	and.w	r3, r3, #31
 8003b54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	40021000 	.word	0x40021000
 8003b60:	0800cf0c 	.word	0x0800cf0c

08003b64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b68:	f7ff ffda 	bl	8003b20 <HAL_RCC_GetHCLKFreq>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	4b06      	ldr	r3, [pc, #24]	; (8003b88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	0adb      	lsrs	r3, r3, #11
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	4904      	ldr	r1, [pc, #16]	; (8003b8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b7a:	5ccb      	ldrb	r3, [r1, r3]
 8003b7c:	f003 031f 	and.w	r3, r3, #31
 8003b80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	40021000 	.word	0x40021000
 8003b8c:	0800cf0c 	.word	0x0800cf0c

08003b90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b086      	sub	sp, #24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b98:	2300      	movs	r3, #0
 8003b9a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b9c:	4b27      	ldr	r3, [pc, #156]	; (8003c3c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ba0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d003      	beq.n	8003bb0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003ba8:	f7ff f8a4 	bl	8002cf4 <HAL_PWREx_GetVoltageRange>
 8003bac:	6178      	str	r0, [r7, #20]
 8003bae:	e014      	b.n	8003bda <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003bb0:	4b22      	ldr	r3, [pc, #136]	; (8003c3c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bb4:	4a21      	ldr	r2, [pc, #132]	; (8003c3c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bba:	6593      	str	r3, [r2, #88]	; 0x58
 8003bbc:	4b1f      	ldr	r3, [pc, #124]	; (8003c3c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bc4:	60fb      	str	r3, [r7, #12]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003bc8:	f7ff f894 	bl	8002cf4 <HAL_PWREx_GetVoltageRange>
 8003bcc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003bce:	4b1b      	ldr	r3, [pc, #108]	; (8003c3c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bd2:	4a1a      	ldr	r2, [pc, #104]	; (8003c3c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bd8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003be0:	d10b      	bne.n	8003bfa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2b80      	cmp	r3, #128	; 0x80
 8003be6:	d913      	bls.n	8003c10 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2ba0      	cmp	r3, #160	; 0xa0
 8003bec:	d902      	bls.n	8003bf4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bee:	2302      	movs	r3, #2
 8003bf0:	613b      	str	r3, [r7, #16]
 8003bf2:	e00d      	b.n	8003c10 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	613b      	str	r3, [r7, #16]
 8003bf8:	e00a      	b.n	8003c10 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2b7f      	cmp	r3, #127	; 0x7f
 8003bfe:	d902      	bls.n	8003c06 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003c00:	2302      	movs	r3, #2
 8003c02:	613b      	str	r3, [r7, #16]
 8003c04:	e004      	b.n	8003c10 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2b70      	cmp	r3, #112	; 0x70
 8003c0a:	d101      	bne.n	8003c10 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003c10:	4b0b      	ldr	r3, [pc, #44]	; (8003c40 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f023 020f 	bic.w	r2, r3, #15
 8003c18:	4909      	ldr	r1, [pc, #36]	; (8003c40 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003c20:	4b07      	ldr	r3, [pc, #28]	; (8003c40 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 030f 	and.w	r3, r3, #15
 8003c28:	693a      	ldr	r2, [r7, #16]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d001      	beq.n	8003c32 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e000      	b.n	8003c34 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003c32:	2300      	movs	r3, #0
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3718      	adds	r7, #24
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	40021000 	.word	0x40021000
 8003c40:	40022000 	.word	0x40022000

08003c44 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b087      	sub	sp, #28
 8003c48:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c4a:	4b2d      	ldr	r3, [pc, #180]	; (8003d00 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	f003 0303 	and.w	r3, r3, #3
 8003c52:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2b03      	cmp	r3, #3
 8003c58:	d00b      	beq.n	8003c72 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2b03      	cmp	r3, #3
 8003c5e:	d825      	bhi.n	8003cac <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d008      	beq.n	8003c78 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d11f      	bne.n	8003cac <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003c6c:	4b25      	ldr	r3, [pc, #148]	; (8003d04 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c6e:	613b      	str	r3, [r7, #16]
    break;
 8003c70:	e01f      	b.n	8003cb2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003c72:	4b25      	ldr	r3, [pc, #148]	; (8003d08 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003c74:	613b      	str	r3, [r7, #16]
    break;
 8003c76:	e01c      	b.n	8003cb2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c78:	4b21      	ldr	r3, [pc, #132]	; (8003d00 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0308 	and.w	r3, r3, #8
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d107      	bne.n	8003c94 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c84:	4b1e      	ldr	r3, [pc, #120]	; (8003d00 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c8a:	0a1b      	lsrs	r3, r3, #8
 8003c8c:	f003 030f 	and.w	r3, r3, #15
 8003c90:	617b      	str	r3, [r7, #20]
 8003c92:	e005      	b.n	8003ca0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c94:	4b1a      	ldr	r3, [pc, #104]	; (8003d00 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	091b      	lsrs	r3, r3, #4
 8003c9a:	f003 030f 	and.w	r3, r3, #15
 8003c9e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003ca0:	4a1a      	ldr	r2, [pc, #104]	; (8003d0c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ca8:	613b      	str	r3, [r7, #16]
    break;
 8003caa:	e002      	b.n	8003cb2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003cac:	2300      	movs	r3, #0
 8003cae:	613b      	str	r3, [r7, #16]
    break;
 8003cb0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003cb2:	4b13      	ldr	r3, [pc, #76]	; (8003d00 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	091b      	lsrs	r3, r3, #4
 8003cb8:	f003 030f 	and.w	r3, r3, #15
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003cc0:	4b0f      	ldr	r3, [pc, #60]	; (8003d00 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	0a1b      	lsrs	r3, r3, #8
 8003cc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	fb03 f202 	mul.w	r2, r3, r2
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cd8:	4b09      	ldr	r3, [pc, #36]	; (8003d00 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	0e5b      	lsrs	r3, r3, #25
 8003cde:	f003 0303 	and.w	r3, r3, #3
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	005b      	lsls	r3, r3, #1
 8003ce6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003cf2:	683b      	ldr	r3, [r7, #0]
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	371c      	adds	r7, #28
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr
 8003d00:	40021000 	.word	0x40021000
 8003d04:	00f42400 	.word	0x00f42400
 8003d08:	007a1200 	.word	0x007a1200
 8003d0c:	0800cf14 	.word	0x0800cf14

08003d10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b086      	sub	sp, #24
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d18:	2300      	movs	r3, #0
 8003d1a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d040      	beq.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d30:	2b80      	cmp	r3, #128	; 0x80
 8003d32:	d02a      	beq.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003d34:	2b80      	cmp	r3, #128	; 0x80
 8003d36:	d825      	bhi.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d38:	2b60      	cmp	r3, #96	; 0x60
 8003d3a:	d026      	beq.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003d3c:	2b60      	cmp	r3, #96	; 0x60
 8003d3e:	d821      	bhi.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d40:	2b40      	cmp	r3, #64	; 0x40
 8003d42:	d006      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003d44:	2b40      	cmp	r3, #64	; 0x40
 8003d46:	d81d      	bhi.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d009      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003d4c:	2b20      	cmp	r3, #32
 8003d4e:	d010      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003d50:	e018      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d52:	4b89      	ldr	r3, [pc, #548]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	4a88      	ldr	r2, [pc, #544]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d5c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d5e:	e015      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	3304      	adds	r3, #4
 8003d64:	2100      	movs	r1, #0
 8003d66:	4618      	mov	r0, r3
 8003d68:	f000 fb3e 	bl	80043e8 <RCCEx_PLLSAI1_Config>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d70:	e00c      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	3320      	adds	r3, #32
 8003d76:	2100      	movs	r1, #0
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f000 fc29 	bl	80045d0 <RCCEx_PLLSAI2_Config>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d82:	e003      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	74fb      	strb	r3, [r7, #19]
      break;
 8003d88:	e000      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003d8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d8c:	7cfb      	ldrb	r3, [r7, #19]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d10b      	bne.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d92:	4b79      	ldr	r3, [pc, #484]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d94:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d98:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003da0:	4975      	ldr	r1, [pc, #468]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003da8:	e001      	b.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003daa:	7cfb      	ldrb	r3, [r7, #19]
 8003dac:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d047      	beq.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dc2:	d030      	beq.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003dc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dc8:	d82a      	bhi.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003dca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003dce:	d02a      	beq.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003dd0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003dd4:	d824      	bhi.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003dd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003dda:	d008      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003ddc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003de0:	d81e      	bhi.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d00a      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003de6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dea:	d010      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003dec:	e018      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003dee:	4b62      	ldr	r3, [pc, #392]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	4a61      	ldr	r2, [pc, #388]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003df4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003df8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dfa:	e015      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	3304      	adds	r3, #4
 8003e00:	2100      	movs	r1, #0
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 faf0 	bl	80043e8 <RCCEx_PLLSAI1_Config>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e0c:	e00c      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	3320      	adds	r3, #32
 8003e12:	2100      	movs	r1, #0
 8003e14:	4618      	mov	r0, r3
 8003e16:	f000 fbdb 	bl	80045d0 <RCCEx_PLLSAI2_Config>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e1e:	e003      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	74fb      	strb	r3, [r7, #19]
      break;
 8003e24:	e000      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003e26:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e28:	7cfb      	ldrb	r3, [r7, #19]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10b      	bne.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e2e:	4b52      	ldr	r3, [pc, #328]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e30:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e34:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e3c:	494e      	ldr	r1, [pc, #312]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003e44:	e001      	b.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e46:	7cfb      	ldrb	r3, [r7, #19]
 8003e48:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	f000 809f 	beq.w	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e5c:	4b46      	ldr	r3, [pc, #280]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e000      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00d      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e72:	4b41      	ldr	r3, [pc, #260]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e76:	4a40      	ldr	r2, [pc, #256]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e7c:	6593      	str	r3, [r2, #88]	; 0x58
 8003e7e:	4b3e      	ldr	r3, [pc, #248]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e86:	60bb      	str	r3, [r7, #8]
 8003e88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e8e:	4b3b      	ldr	r3, [pc, #236]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a3a      	ldr	r2, [pc, #232]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003e94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e98:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e9a:	f7fd fdfb 	bl	8001a94 <HAL_GetTick>
 8003e9e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ea0:	e009      	b.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ea2:	f7fd fdf7 	bl	8001a94 <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d902      	bls.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	74fb      	strb	r3, [r7, #19]
        break;
 8003eb4:	e005      	b.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003eb6:	4b31      	ldr	r3, [pc, #196]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d0ef      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003ec2:	7cfb      	ldrb	r3, [r7, #19]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d15b      	bne.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003ec8:	4b2b      	ldr	r3, [pc, #172]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ece:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ed2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d01f      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d019      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ee6:	4b24      	ldr	r3, [pc, #144]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ef0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ef2:	4b21      	ldr	r3, [pc, #132]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ef8:	4a1f      	ldr	r2, [pc, #124]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003efa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003efe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f02:	4b1d      	ldr	r3, [pc, #116]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f08:	4a1b      	ldr	r2, [pc, #108]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003f12:	4a19      	ldr	r2, [pc, #100]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f003 0301 	and.w	r3, r3, #1
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d016      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f24:	f7fd fdb6 	bl	8001a94 <HAL_GetTick>
 8003f28:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f2a:	e00b      	b.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f2c:	f7fd fdb2 	bl	8001a94 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d902      	bls.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	74fb      	strb	r3, [r7, #19]
            break;
 8003f42:	e006      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f44:	4b0c      	ldr	r3, [pc, #48]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d0ec      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003f52:	7cfb      	ldrb	r3, [r7, #19]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d10c      	bne.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f58:	4b07      	ldr	r3, [pc, #28]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f5e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f68:	4903      	ldr	r1, [pc, #12]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003f70:	e008      	b.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f72:	7cfb      	ldrb	r3, [r7, #19]
 8003f74:	74bb      	strb	r3, [r7, #18]
 8003f76:	e005      	b.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003f78:	40021000 	.word	0x40021000
 8003f7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f80:	7cfb      	ldrb	r3, [r7, #19]
 8003f82:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f84:	7c7b      	ldrb	r3, [r7, #17]
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d105      	bne.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f8a:	4ba0      	ldr	r3, [pc, #640]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f8e:	4a9f      	ldr	r2, [pc, #636]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f94:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d00a      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003fa2:	4b9a      	ldr	r3, [pc, #616]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fa8:	f023 0203 	bic.w	r2, r3, #3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fb0:	4996      	ldr	r1, [pc, #600]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0302 	and.w	r3, r3, #2
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d00a      	beq.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003fc4:	4b91      	ldr	r3, [pc, #580]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fca:	f023 020c 	bic.w	r2, r3, #12
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd2:	498e      	ldr	r1, [pc, #568]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0304 	and.w	r3, r3, #4
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00a      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fe6:	4b89      	ldr	r3, [pc, #548]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff4:	4985      	ldr	r1, [pc, #532]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0308 	and.w	r3, r3, #8
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00a      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004008:	4b80      	ldr	r3, [pc, #512]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800400a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800400e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004016:	497d      	ldr	r1, [pc, #500]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004018:	4313      	orrs	r3, r2
 800401a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0310 	and.w	r3, r3, #16
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00a      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800402a:	4b78      	ldr	r3, [pc, #480]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800402c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004030:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004038:	4974      	ldr	r1, [pc, #464]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800403a:	4313      	orrs	r3, r2
 800403c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0320 	and.w	r3, r3, #32
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00a      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800404c:	4b6f      	ldr	r3, [pc, #444]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800404e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004052:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800405a:	496c      	ldr	r1, [pc, #432]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800405c:	4313      	orrs	r3, r2
 800405e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00a      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800406e:	4b67      	ldr	r3, [pc, #412]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004070:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004074:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800407c:	4963      	ldr	r1, [pc, #396]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800407e:	4313      	orrs	r3, r2
 8004080:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00a      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004090:	4b5e      	ldr	r3, [pc, #376]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004096:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800409e:	495b      	ldr	r1, [pc, #364]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040a0:	4313      	orrs	r3, r2
 80040a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00a      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040b2:	4b56      	ldr	r3, [pc, #344]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040b8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c0:	4952      	ldr	r1, [pc, #328]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d00a      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80040d4:	4b4d      	ldr	r3, [pc, #308]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040da:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040e2:	494a      	ldr	r1, [pc, #296]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00a      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040f6:	4b45      	ldr	r3, [pc, #276]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004104:	4941      	ldr	r1, [pc, #260]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004106:	4313      	orrs	r3, r2
 8004108:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d00a      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004118:	4b3c      	ldr	r3, [pc, #240]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800411a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800411e:	f023 0203 	bic.w	r2, r3, #3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004126:	4939      	ldr	r1, [pc, #228]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004128:	4313      	orrs	r3, r2
 800412a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d028      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800413a:	4b34      	ldr	r3, [pc, #208]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800413c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004140:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004148:	4930      	ldr	r1, [pc, #192]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800414a:	4313      	orrs	r3, r2
 800414c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004154:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004158:	d106      	bne.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800415a:	4b2c      	ldr	r3, [pc, #176]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	4a2b      	ldr	r2, [pc, #172]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004160:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004164:	60d3      	str	r3, [r2, #12]
 8004166:	e011      	b.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800416c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004170:	d10c      	bne.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	3304      	adds	r3, #4
 8004176:	2101      	movs	r1, #1
 8004178:	4618      	mov	r0, r3
 800417a:	f000 f935 	bl	80043e8 <RCCEx_PLLSAI1_Config>
 800417e:	4603      	mov	r3, r0
 8004180:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004182:	7cfb      	ldrb	r3, [r7, #19]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d001      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004188:	7cfb      	ldrb	r3, [r7, #19]
 800418a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d04d      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800419c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041a0:	d108      	bne.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80041a2:	4b1a      	ldr	r3, [pc, #104]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041a8:	4a18      	ldr	r2, [pc, #96]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041ae:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80041b2:	e012      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80041b4:	4b15      	ldr	r3, [pc, #84]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041ba:	4a14      	ldr	r2, [pc, #80]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80041c0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80041c4:	4b11      	ldr	r3, [pc, #68]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041d2:	490e      	ldr	r1, [pc, #56]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041e2:	d106      	bne.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041e4:	4b09      	ldr	r3, [pc, #36]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	4a08      	ldr	r2, [pc, #32]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041ee:	60d3      	str	r3, [r2, #12]
 80041f0:	e020      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041fa:	d109      	bne.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80041fc:	4b03      	ldr	r3, [pc, #12]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	4a02      	ldr	r2, [pc, #8]	; (800420c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004202:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004206:	60d3      	str	r3, [r2, #12]
 8004208:	e014      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800420a:	bf00      	nop
 800420c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004214:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004218:	d10c      	bne.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	3304      	adds	r3, #4
 800421e:	2101      	movs	r1, #1
 8004220:	4618      	mov	r0, r3
 8004222:	f000 f8e1 	bl	80043e8 <RCCEx_PLLSAI1_Config>
 8004226:	4603      	mov	r3, r0
 8004228:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800422a:	7cfb      	ldrb	r3, [r7, #19]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d001      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004230:	7cfb      	ldrb	r3, [r7, #19]
 8004232:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d028      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004240:	4b68      	ldr	r3, [pc, #416]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004246:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800424e:	4965      	ldr	r1, [pc, #404]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004250:	4313      	orrs	r3, r2
 8004252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800425a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800425e:	d106      	bne.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004260:	4b60      	ldr	r3, [pc, #384]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	4a5f      	ldr	r2, [pc, #380]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004266:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800426a:	60d3      	str	r3, [r2, #12]
 800426c:	e011      	b.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004272:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004276:	d10c      	bne.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	3304      	adds	r3, #4
 800427c:	2101      	movs	r1, #1
 800427e:	4618      	mov	r0, r3
 8004280:	f000 f8b2 	bl	80043e8 <RCCEx_PLLSAI1_Config>
 8004284:	4603      	mov	r3, r0
 8004286:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004288:	7cfb      	ldrb	r3, [r7, #19]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800428e:	7cfb      	ldrb	r3, [r7, #19]
 8004290:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d01e      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800429e:	4b51      	ldr	r3, [pc, #324]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80042a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042a4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042ae:	494d      	ldr	r1, [pc, #308]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80042b0:	4313      	orrs	r3, r2
 80042b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80042c0:	d10c      	bne.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	3304      	adds	r3, #4
 80042c6:	2102      	movs	r1, #2
 80042c8:	4618      	mov	r0, r3
 80042ca:	f000 f88d 	bl	80043e8 <RCCEx_PLLSAI1_Config>
 80042ce:	4603      	mov	r3, r0
 80042d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042d2:	7cfb      	ldrb	r3, [r7, #19]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80042d8:	7cfb      	ldrb	r3, [r7, #19]
 80042da:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d00b      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042e8:	4b3e      	ldr	r3, [pc, #248]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80042ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80042ee:	f023 0204 	bic.w	r2, r3, #4
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042f8:	493a      	ldr	r1, [pc, #232]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004308:	2b00      	cmp	r3, #0
 800430a:	d00b      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800430c:	4b35      	ldr	r3, [pc, #212]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800430e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004312:	f023 0218 	bic.w	r2, r3, #24
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800431c:	4931      	ldr	r1, [pc, #196]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800431e:	4313      	orrs	r3, r2
 8004320:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d035      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004330:	4b2c      	ldr	r3, [pc, #176]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a2b      	ldr	r2, [pc, #172]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004336:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800433a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800433c:	f7fd fbaa 	bl	8001a94 <HAL_GetTick>
 8004340:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004342:	e009      	b.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004344:	f7fd fba6 	bl	8001a94 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d902      	bls.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	74fb      	strb	r3, [r7, #19]
        break;
 8004356:	e005      	b.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004358:	4b22      	ldr	r3, [pc, #136]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004360:	2b00      	cmp	r3, #0
 8004362:	d1ef      	bne.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 8004364:	7cfb      	ldrb	r3, [r7, #19]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d113      	bne.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 800436a:	4b1e      	ldr	r3, [pc, #120]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800436c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004370:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800437a:	491a      	ldr	r1, [pc, #104]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800437c:	4313      	orrs	r3, r2
 800437e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	3320      	adds	r3, #32
 8004386:	2102      	movs	r1, #2
 8004388:	4618      	mov	r0, r3
 800438a:	f000 f921 	bl	80045d0 <RCCEx_PLLSAI2_Config>
 800438e:	4603      	mov	r3, r0
 8004390:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 8004392:	7cfb      	ldrb	r3, [r7, #19]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d001      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 8004398:	7cfb      	ldrb	r3, [r7, #19]
 800439a:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d017      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80043a8:	4b0e      	ldr	r3, [pc, #56]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80043aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80043ae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043b8:	490a      	ldr	r1, [pc, #40]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043c6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80043ca:	d105      	bne.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043cc:	4b05      	ldr	r3, [pc, #20]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	4a04      	ldr	r2, [pc, #16]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80043d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043d6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80043d8:	7cbb      	ldrb	r3, [r7, #18]
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3718      	adds	r7, #24
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
 80043e2:	bf00      	nop
 80043e4:	40021000 	.word	0x40021000

080043e8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80043f2:	2300      	movs	r3, #0
 80043f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80043f6:	4b72      	ldr	r3, [pc, #456]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	f003 0303 	and.w	r3, r3, #3
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d00e      	beq.n	8004420 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004402:	4b6f      	ldr	r3, [pc, #444]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	f003 0203 	and.w	r2, r3, #3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	429a      	cmp	r2, r3
 8004410:	d103      	bne.n	800441a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
       ||
 8004416:	2b00      	cmp	r3, #0
 8004418:	d142      	bne.n	80044a0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	73fb      	strb	r3, [r7, #15]
 800441e:	e03f      	b.n	80044a0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2b03      	cmp	r3, #3
 8004426:	d018      	beq.n	800445a <RCCEx_PLLSAI1_Config+0x72>
 8004428:	2b03      	cmp	r3, #3
 800442a:	d825      	bhi.n	8004478 <RCCEx_PLLSAI1_Config+0x90>
 800442c:	2b01      	cmp	r3, #1
 800442e:	d002      	beq.n	8004436 <RCCEx_PLLSAI1_Config+0x4e>
 8004430:	2b02      	cmp	r3, #2
 8004432:	d009      	beq.n	8004448 <RCCEx_PLLSAI1_Config+0x60>
 8004434:	e020      	b.n	8004478 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004436:	4b62      	ldr	r3, [pc, #392]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0302 	and.w	r3, r3, #2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d11d      	bne.n	800447e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004446:	e01a      	b.n	800447e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004448:	4b5d      	ldr	r3, [pc, #372]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004450:	2b00      	cmp	r3, #0
 8004452:	d116      	bne.n	8004482 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004458:	e013      	b.n	8004482 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800445a:	4b59      	ldr	r3, [pc, #356]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d10f      	bne.n	8004486 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004466:	4b56      	ldr	r3, [pc, #344]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d109      	bne.n	8004486 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004476:	e006      	b.n	8004486 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	73fb      	strb	r3, [r7, #15]
      break;
 800447c:	e004      	b.n	8004488 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800447e:	bf00      	nop
 8004480:	e002      	b.n	8004488 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004482:	bf00      	nop
 8004484:	e000      	b.n	8004488 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004486:	bf00      	nop
    }

    if(status == HAL_OK)
 8004488:	7bfb      	ldrb	r3, [r7, #15]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d108      	bne.n	80044a0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800448e:	4b4c      	ldr	r3, [pc, #304]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	f023 0203 	bic.w	r2, r3, #3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4949      	ldr	r1, [pc, #292]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800449c:	4313      	orrs	r3, r2
 800449e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80044a0:	7bfb      	ldrb	r3, [r7, #15]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	f040 8086 	bne.w	80045b4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80044a8:	4b45      	ldr	r3, [pc, #276]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a44      	ldr	r2, [pc, #272]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80044b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044b4:	f7fd faee 	bl	8001a94 <HAL_GetTick>
 80044b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80044ba:	e009      	b.n	80044d0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044bc:	f7fd faea 	bl	8001a94 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d902      	bls.n	80044d0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	73fb      	strb	r3, [r7, #15]
        break;
 80044ce:	e005      	b.n	80044dc <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80044d0:	4b3b      	ldr	r3, [pc, #236]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d1ef      	bne.n	80044bc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80044dc:	7bfb      	ldrb	r3, [r7, #15]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d168      	bne.n	80045b4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d113      	bne.n	8004510 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044e8:	4b35      	ldr	r3, [pc, #212]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ea:	691a      	ldr	r2, [r3, #16]
 80044ec:	4b35      	ldr	r3, [pc, #212]	; (80045c4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80044ee:	4013      	ands	r3, r2
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	6892      	ldr	r2, [r2, #8]
 80044f4:	0211      	lsls	r1, r2, #8
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	68d2      	ldr	r2, [r2, #12]
 80044fa:	06d2      	lsls	r2, r2, #27
 80044fc:	4311      	orrs	r1, r2
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	6852      	ldr	r2, [r2, #4]
 8004502:	3a01      	subs	r2, #1
 8004504:	0112      	lsls	r2, r2, #4
 8004506:	430a      	orrs	r2, r1
 8004508:	492d      	ldr	r1, [pc, #180]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800450a:	4313      	orrs	r3, r2
 800450c:	610b      	str	r3, [r1, #16]
 800450e:	e02d      	b.n	800456c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d115      	bne.n	8004542 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004516:	4b2a      	ldr	r3, [pc, #168]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004518:	691a      	ldr	r2, [r3, #16]
 800451a:	4b2b      	ldr	r3, [pc, #172]	; (80045c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800451c:	4013      	ands	r3, r2
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	6892      	ldr	r2, [r2, #8]
 8004522:	0211      	lsls	r1, r2, #8
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	6912      	ldr	r2, [r2, #16]
 8004528:	0852      	lsrs	r2, r2, #1
 800452a:	3a01      	subs	r2, #1
 800452c:	0552      	lsls	r2, r2, #21
 800452e:	4311      	orrs	r1, r2
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	6852      	ldr	r2, [r2, #4]
 8004534:	3a01      	subs	r2, #1
 8004536:	0112      	lsls	r2, r2, #4
 8004538:	430a      	orrs	r2, r1
 800453a:	4921      	ldr	r1, [pc, #132]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800453c:	4313      	orrs	r3, r2
 800453e:	610b      	str	r3, [r1, #16]
 8004540:	e014      	b.n	800456c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004542:	4b1f      	ldr	r3, [pc, #124]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004544:	691a      	ldr	r2, [r3, #16]
 8004546:	4b21      	ldr	r3, [pc, #132]	; (80045cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004548:	4013      	ands	r3, r2
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	6892      	ldr	r2, [r2, #8]
 800454e:	0211      	lsls	r1, r2, #8
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	6952      	ldr	r2, [r2, #20]
 8004554:	0852      	lsrs	r2, r2, #1
 8004556:	3a01      	subs	r2, #1
 8004558:	0652      	lsls	r2, r2, #25
 800455a:	4311      	orrs	r1, r2
 800455c:	687a      	ldr	r2, [r7, #4]
 800455e:	6852      	ldr	r2, [r2, #4]
 8004560:	3a01      	subs	r2, #1
 8004562:	0112      	lsls	r2, r2, #4
 8004564:	430a      	orrs	r2, r1
 8004566:	4916      	ldr	r1, [pc, #88]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004568:	4313      	orrs	r3, r2
 800456a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800456c:	4b14      	ldr	r3, [pc, #80]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a13      	ldr	r2, [pc, #76]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004572:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004576:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004578:	f7fd fa8c 	bl	8001a94 <HAL_GetTick>
 800457c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800457e:	e009      	b.n	8004594 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004580:	f7fd fa88 	bl	8001a94 <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	2b02      	cmp	r3, #2
 800458c:	d902      	bls.n	8004594 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	73fb      	strb	r3, [r7, #15]
          break;
 8004592:	e005      	b.n	80045a0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004594:	4b0a      	ldr	r3, [pc, #40]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d0ef      	beq.n	8004580 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80045a0:	7bfb      	ldrb	r3, [r7, #15]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d106      	bne.n	80045b4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80045a6:	4b06      	ldr	r3, [pc, #24]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045a8:	691a      	ldr	r2, [r3, #16]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	699b      	ldr	r3, [r3, #24]
 80045ae:	4904      	ldr	r1, [pc, #16]	; (80045c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045b0:	4313      	orrs	r3, r2
 80045b2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80045b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3710      	adds	r7, #16
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	40021000 	.word	0x40021000
 80045c4:	07ff800f 	.word	0x07ff800f
 80045c8:	ff9f800f 	.word	0xff9f800f
 80045cc:	f9ff800f 	.word	0xf9ff800f

080045d0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045da:	2300      	movs	r3, #0
 80045dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045de:	4b72      	ldr	r3, [pc, #456]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	f003 0303 	and.w	r3, r3, #3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00e      	beq.n	8004608 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80045ea:	4b6f      	ldr	r3, [pc, #444]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	f003 0203 	and.w	r2, r3, #3
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d103      	bne.n	8004602 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
       ||
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d142      	bne.n	8004688 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	73fb      	strb	r3, [r7, #15]
 8004606:	e03f      	b.n	8004688 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	2b03      	cmp	r3, #3
 800460e:	d018      	beq.n	8004642 <RCCEx_PLLSAI2_Config+0x72>
 8004610:	2b03      	cmp	r3, #3
 8004612:	d825      	bhi.n	8004660 <RCCEx_PLLSAI2_Config+0x90>
 8004614:	2b01      	cmp	r3, #1
 8004616:	d002      	beq.n	800461e <RCCEx_PLLSAI2_Config+0x4e>
 8004618:	2b02      	cmp	r3, #2
 800461a:	d009      	beq.n	8004630 <RCCEx_PLLSAI2_Config+0x60>
 800461c:	e020      	b.n	8004660 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800461e:	4b62      	ldr	r3, [pc, #392]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b00      	cmp	r3, #0
 8004628:	d11d      	bne.n	8004666 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800462e:	e01a      	b.n	8004666 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004630:	4b5d      	ldr	r3, [pc, #372]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004638:	2b00      	cmp	r3, #0
 800463a:	d116      	bne.n	800466a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004640:	e013      	b.n	800466a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004642:	4b59      	ldr	r3, [pc, #356]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d10f      	bne.n	800466e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800464e:	4b56      	ldr	r3, [pc, #344]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d109      	bne.n	800466e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800465e:	e006      	b.n	800466e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	73fb      	strb	r3, [r7, #15]
      break;
 8004664:	e004      	b.n	8004670 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004666:	bf00      	nop
 8004668:	e002      	b.n	8004670 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800466a:	bf00      	nop
 800466c:	e000      	b.n	8004670 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800466e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004670:	7bfb      	ldrb	r3, [r7, #15]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d108      	bne.n	8004688 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004676:	4b4c      	ldr	r3, [pc, #304]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	f023 0203 	bic.w	r2, r3, #3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4949      	ldr	r1, [pc, #292]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004684:	4313      	orrs	r3, r2
 8004686:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004688:	7bfb      	ldrb	r3, [r7, #15]
 800468a:	2b00      	cmp	r3, #0
 800468c:	f040 8086 	bne.w	800479c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004690:	4b45      	ldr	r3, [pc, #276]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a44      	ldr	r2, [pc, #272]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004696:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800469a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800469c:	f7fd f9fa 	bl	8001a94 <HAL_GetTick>
 80046a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046a2:	e009      	b.n	80046b8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80046a4:	f7fd f9f6 	bl	8001a94 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d902      	bls.n	80046b8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	73fb      	strb	r3, [r7, #15]
        break;
 80046b6:	e005      	b.n	80046c4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046b8:	4b3b      	ldr	r3, [pc, #236]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d1ef      	bne.n	80046a4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80046c4:	7bfb      	ldrb	r3, [r7, #15]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d168      	bne.n	800479c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d113      	bne.n	80046f8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046d0:	4b35      	ldr	r3, [pc, #212]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046d2:	695a      	ldr	r2, [r3, #20]
 80046d4:	4b35      	ldr	r3, [pc, #212]	; (80047ac <RCCEx_PLLSAI2_Config+0x1dc>)
 80046d6:	4013      	ands	r3, r2
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	6892      	ldr	r2, [r2, #8]
 80046dc:	0211      	lsls	r1, r2, #8
 80046de:	687a      	ldr	r2, [r7, #4]
 80046e0:	68d2      	ldr	r2, [r2, #12]
 80046e2:	06d2      	lsls	r2, r2, #27
 80046e4:	4311      	orrs	r1, r2
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	6852      	ldr	r2, [r2, #4]
 80046ea:	3a01      	subs	r2, #1
 80046ec:	0112      	lsls	r2, r2, #4
 80046ee:	430a      	orrs	r2, r1
 80046f0:	492d      	ldr	r1, [pc, #180]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046f2:	4313      	orrs	r3, r2
 80046f4:	614b      	str	r3, [r1, #20]
 80046f6:	e02d      	b.n	8004754 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d115      	bne.n	800472a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046fe:	4b2a      	ldr	r3, [pc, #168]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004700:	695a      	ldr	r2, [r3, #20]
 8004702:	4b2b      	ldr	r3, [pc, #172]	; (80047b0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004704:	4013      	ands	r3, r2
 8004706:	687a      	ldr	r2, [r7, #4]
 8004708:	6892      	ldr	r2, [r2, #8]
 800470a:	0211      	lsls	r1, r2, #8
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	6912      	ldr	r2, [r2, #16]
 8004710:	0852      	lsrs	r2, r2, #1
 8004712:	3a01      	subs	r2, #1
 8004714:	0552      	lsls	r2, r2, #21
 8004716:	4311      	orrs	r1, r2
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	6852      	ldr	r2, [r2, #4]
 800471c:	3a01      	subs	r2, #1
 800471e:	0112      	lsls	r2, r2, #4
 8004720:	430a      	orrs	r2, r1
 8004722:	4921      	ldr	r1, [pc, #132]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004724:	4313      	orrs	r3, r2
 8004726:	614b      	str	r3, [r1, #20]
 8004728:	e014      	b.n	8004754 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800472a:	4b1f      	ldr	r3, [pc, #124]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800472c:	695a      	ldr	r2, [r3, #20]
 800472e:	4b21      	ldr	r3, [pc, #132]	; (80047b4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004730:	4013      	ands	r3, r2
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	6892      	ldr	r2, [r2, #8]
 8004736:	0211      	lsls	r1, r2, #8
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	6952      	ldr	r2, [r2, #20]
 800473c:	0852      	lsrs	r2, r2, #1
 800473e:	3a01      	subs	r2, #1
 8004740:	0652      	lsls	r2, r2, #25
 8004742:	4311      	orrs	r1, r2
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	6852      	ldr	r2, [r2, #4]
 8004748:	3a01      	subs	r2, #1
 800474a:	0112      	lsls	r2, r2, #4
 800474c:	430a      	orrs	r2, r1
 800474e:	4916      	ldr	r1, [pc, #88]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004750:	4313      	orrs	r3, r2
 8004752:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004754:	4b14      	ldr	r3, [pc, #80]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a13      	ldr	r2, [pc, #76]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800475a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800475e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004760:	f7fd f998 	bl	8001a94 <HAL_GetTick>
 8004764:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004766:	e009      	b.n	800477c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004768:	f7fd f994 	bl	8001a94 <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	2b02      	cmp	r3, #2
 8004774:	d902      	bls.n	800477c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	73fb      	strb	r3, [r7, #15]
          break;
 800477a:	e005      	b.n	8004788 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800477c:	4b0a      	ldr	r3, [pc, #40]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d0ef      	beq.n	8004768 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004788:	7bfb      	ldrb	r3, [r7, #15]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d106      	bne.n	800479c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800478e:	4b06      	ldr	r3, [pc, #24]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004790:	695a      	ldr	r2, [r3, #20]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	4904      	ldr	r1, [pc, #16]	; (80047a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004798:	4313      	orrs	r3, r2
 800479a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800479c:	7bfb      	ldrb	r3, [r7, #15]
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	40021000 	.word	0x40021000
 80047ac:	07ff800f 	.word	0x07ff800f
 80047b0:	ff9f800f 	.word	0xff9f800f
 80047b4:	f9ff800f 	.word	0xf9ff800f

080047b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e049      	b.n	800485e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d106      	bne.n	80047e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f7fc ff4a 	bl	8001678 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2202      	movs	r2, #2
 80047e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	3304      	adds	r3, #4
 80047f4:	4619      	mov	r1, r3
 80047f6:	4610      	mov	r0, r2
 80047f8:	f000 fde8 	bl	80053cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
	...

08004868 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004868:	b480      	push	{r7}
 800486a:	b085      	sub	sp, #20
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b01      	cmp	r3, #1
 800487a:	d001      	beq.n	8004880 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e047      	b.n	8004910 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a23      	ldr	r2, [pc, #140]	; (800491c <HAL_TIM_Base_Start+0xb4>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d01d      	beq.n	80048ce <HAL_TIM_Base_Start+0x66>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800489a:	d018      	beq.n	80048ce <HAL_TIM_Base_Start+0x66>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a1f      	ldr	r2, [pc, #124]	; (8004920 <HAL_TIM_Base_Start+0xb8>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d013      	beq.n	80048ce <HAL_TIM_Base_Start+0x66>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a1e      	ldr	r2, [pc, #120]	; (8004924 <HAL_TIM_Base_Start+0xbc>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d00e      	beq.n	80048ce <HAL_TIM_Base_Start+0x66>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a1c      	ldr	r2, [pc, #112]	; (8004928 <HAL_TIM_Base_Start+0xc0>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d009      	beq.n	80048ce <HAL_TIM_Base_Start+0x66>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a1b      	ldr	r2, [pc, #108]	; (800492c <HAL_TIM_Base_Start+0xc4>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d004      	beq.n	80048ce <HAL_TIM_Base_Start+0x66>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a19      	ldr	r2, [pc, #100]	; (8004930 <HAL_TIM_Base_Start+0xc8>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d115      	bne.n	80048fa <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	689a      	ldr	r2, [r3, #8]
 80048d4:	4b17      	ldr	r3, [pc, #92]	; (8004934 <HAL_TIM_Base_Start+0xcc>)
 80048d6:	4013      	ands	r3, r2
 80048d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2b06      	cmp	r3, #6
 80048de:	d015      	beq.n	800490c <HAL_TIM_Base_Start+0xa4>
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048e6:	d011      	beq.n	800490c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f042 0201 	orr.w	r2, r2, #1
 80048f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048f8:	e008      	b.n	800490c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f042 0201 	orr.w	r2, r2, #1
 8004908:	601a      	str	r2, [r3, #0]
 800490a:	e000      	b.n	800490e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800490c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3714      	adds	r7, #20
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr
 800491c:	40012c00 	.word	0x40012c00
 8004920:	40000400 	.word	0x40000400
 8004924:	40000800 	.word	0x40000800
 8004928:	40000c00 	.word	0x40000c00
 800492c:	40013400 	.word	0x40013400
 8004930:	40014000 	.word	0x40014000
 8004934:	00010007 	.word	0x00010007

08004938 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004938:	b480      	push	{r7}
 800493a:	b083      	sub	sp, #12
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	6a1a      	ldr	r2, [r3, #32]
 8004946:	f241 1311 	movw	r3, #4369	; 0x1111
 800494a:	4013      	ands	r3, r2
 800494c:	2b00      	cmp	r3, #0
 800494e:	d10f      	bne.n	8004970 <HAL_TIM_Base_Stop+0x38>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	6a1a      	ldr	r2, [r3, #32]
 8004956:	f240 4344 	movw	r3, #1092	; 0x444
 800495a:	4013      	ands	r3, r2
 800495c:	2b00      	cmp	r3, #0
 800495e:	d107      	bne.n	8004970 <HAL_TIM_Base_Stop+0x38>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f022 0201 	bic.w	r2, r2, #1
 800496e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	370c      	adds	r7, #12
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr

08004986 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004986:	b580      	push	{r7, lr}
 8004988:	b082      	sub	sp, #8
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d101      	bne.n	8004998 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e049      	b.n	8004a2c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d106      	bne.n	80049b2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f000 f841 	bl	8004a34 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2202      	movs	r2, #2
 80049b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	3304      	adds	r3, #4
 80049c2:	4619      	mov	r1, r3
 80049c4:	4610      	mov	r0, r2
 80049c6:	f000 fd01 	bl	80053cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2201      	movs	r2, #1
 80049d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2201      	movs	r2, #1
 80049de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2201      	movs	r2, #1
 80049e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2201      	movs	r2, #1
 80049f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2201      	movs	r2, #1
 8004a16:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a2a:	2300      	movs	r3, #0
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3708      	adds	r7, #8
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a3c:	bf00      	nop
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d109      	bne.n	8004a6c <HAL_TIM_PWM_Start+0x24>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	bf14      	ite	ne
 8004a64:	2301      	movne	r3, #1
 8004a66:	2300      	moveq	r3, #0
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	e03c      	b.n	8004ae6 <HAL_TIM_PWM_Start+0x9e>
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	2b04      	cmp	r3, #4
 8004a70:	d109      	bne.n	8004a86 <HAL_TIM_PWM_Start+0x3e>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	bf14      	ite	ne
 8004a7e:	2301      	movne	r3, #1
 8004a80:	2300      	moveq	r3, #0
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	e02f      	b.n	8004ae6 <HAL_TIM_PWM_Start+0x9e>
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	2b08      	cmp	r3, #8
 8004a8a:	d109      	bne.n	8004aa0 <HAL_TIM_PWM_Start+0x58>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	bf14      	ite	ne
 8004a98:	2301      	movne	r3, #1
 8004a9a:	2300      	moveq	r3, #0
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	e022      	b.n	8004ae6 <HAL_TIM_PWM_Start+0x9e>
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	2b0c      	cmp	r3, #12
 8004aa4:	d109      	bne.n	8004aba <HAL_TIM_PWM_Start+0x72>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	bf14      	ite	ne
 8004ab2:	2301      	movne	r3, #1
 8004ab4:	2300      	moveq	r3, #0
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	e015      	b.n	8004ae6 <HAL_TIM_PWM_Start+0x9e>
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	2b10      	cmp	r3, #16
 8004abe:	d109      	bne.n	8004ad4 <HAL_TIM_PWM_Start+0x8c>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	bf14      	ite	ne
 8004acc:	2301      	movne	r3, #1
 8004ace:	2300      	moveq	r3, #0
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	e008      	b.n	8004ae6 <HAL_TIM_PWM_Start+0x9e>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	bf14      	ite	ne
 8004ae0:	2301      	movne	r3, #1
 8004ae2:	2300      	moveq	r3, #0
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d001      	beq.n	8004aee <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e09c      	b.n	8004c28 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d104      	bne.n	8004afe <HAL_TIM_PWM_Start+0xb6>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2202      	movs	r2, #2
 8004af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004afc:	e023      	b.n	8004b46 <HAL_TIM_PWM_Start+0xfe>
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	2b04      	cmp	r3, #4
 8004b02:	d104      	bne.n	8004b0e <HAL_TIM_PWM_Start+0xc6>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2202      	movs	r2, #2
 8004b08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b0c:	e01b      	b.n	8004b46 <HAL_TIM_PWM_Start+0xfe>
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	2b08      	cmp	r3, #8
 8004b12:	d104      	bne.n	8004b1e <HAL_TIM_PWM_Start+0xd6>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b1c:	e013      	b.n	8004b46 <HAL_TIM_PWM_Start+0xfe>
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	2b0c      	cmp	r3, #12
 8004b22:	d104      	bne.n	8004b2e <HAL_TIM_PWM_Start+0xe6>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2202      	movs	r2, #2
 8004b28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b2c:	e00b      	b.n	8004b46 <HAL_TIM_PWM_Start+0xfe>
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	2b10      	cmp	r3, #16
 8004b32:	d104      	bne.n	8004b3e <HAL_TIM_PWM_Start+0xf6>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2202      	movs	r2, #2
 8004b38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b3c:	e003      	b.n	8004b46 <HAL_TIM_PWM_Start+0xfe>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2202      	movs	r2, #2
 8004b42:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	6839      	ldr	r1, [r7, #0]
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f001 f846 	bl	8005be0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a35      	ldr	r2, [pc, #212]	; (8004c30 <HAL_TIM_PWM_Start+0x1e8>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d013      	beq.n	8004b86 <HAL_TIM_PWM_Start+0x13e>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a34      	ldr	r2, [pc, #208]	; (8004c34 <HAL_TIM_PWM_Start+0x1ec>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d00e      	beq.n	8004b86 <HAL_TIM_PWM_Start+0x13e>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a32      	ldr	r2, [pc, #200]	; (8004c38 <HAL_TIM_PWM_Start+0x1f0>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d009      	beq.n	8004b86 <HAL_TIM_PWM_Start+0x13e>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a31      	ldr	r2, [pc, #196]	; (8004c3c <HAL_TIM_PWM_Start+0x1f4>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d004      	beq.n	8004b86 <HAL_TIM_PWM_Start+0x13e>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a2f      	ldr	r2, [pc, #188]	; (8004c40 <HAL_TIM_PWM_Start+0x1f8>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d101      	bne.n	8004b8a <HAL_TIM_PWM_Start+0x142>
 8004b86:	2301      	movs	r3, #1
 8004b88:	e000      	b.n	8004b8c <HAL_TIM_PWM_Start+0x144>
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d007      	beq.n	8004ba0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b9e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a22      	ldr	r2, [pc, #136]	; (8004c30 <HAL_TIM_PWM_Start+0x1e8>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d01d      	beq.n	8004be6 <HAL_TIM_PWM_Start+0x19e>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bb2:	d018      	beq.n	8004be6 <HAL_TIM_PWM_Start+0x19e>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a22      	ldr	r2, [pc, #136]	; (8004c44 <HAL_TIM_PWM_Start+0x1fc>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d013      	beq.n	8004be6 <HAL_TIM_PWM_Start+0x19e>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a21      	ldr	r2, [pc, #132]	; (8004c48 <HAL_TIM_PWM_Start+0x200>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d00e      	beq.n	8004be6 <HAL_TIM_PWM_Start+0x19e>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a1f      	ldr	r2, [pc, #124]	; (8004c4c <HAL_TIM_PWM_Start+0x204>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d009      	beq.n	8004be6 <HAL_TIM_PWM_Start+0x19e>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a17      	ldr	r2, [pc, #92]	; (8004c34 <HAL_TIM_PWM_Start+0x1ec>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d004      	beq.n	8004be6 <HAL_TIM_PWM_Start+0x19e>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a15      	ldr	r2, [pc, #84]	; (8004c38 <HAL_TIM_PWM_Start+0x1f0>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d115      	bne.n	8004c12 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	689a      	ldr	r2, [r3, #8]
 8004bec:	4b18      	ldr	r3, [pc, #96]	; (8004c50 <HAL_TIM_PWM_Start+0x208>)
 8004bee:	4013      	ands	r3, r2
 8004bf0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2b06      	cmp	r3, #6
 8004bf6:	d015      	beq.n	8004c24 <HAL_TIM_PWM_Start+0x1dc>
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bfe:	d011      	beq.n	8004c24 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f042 0201 	orr.w	r2, r2, #1
 8004c0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c10:	e008      	b.n	8004c24 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f042 0201 	orr.w	r2, r2, #1
 8004c20:	601a      	str	r2, [r3, #0]
 8004c22:	e000      	b.n	8004c26 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c24:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c26:	2300      	movs	r3, #0
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3710      	adds	r7, #16
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40012c00 	.word	0x40012c00
 8004c34:	40013400 	.word	0x40013400
 8004c38:	40014000 	.word	0x40014000
 8004c3c:	40014400 	.word	0x40014400
 8004c40:	40014800 	.word	0x40014800
 8004c44:	40000400 	.word	0x40000400
 8004c48:	40000800 	.word	0x40000800
 8004c4c:	40000c00 	.word	0x40000c00
 8004c50:	00010007 	.word	0x00010007

08004c54 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b082      	sub	sp, #8
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	2200      	movs	r2, #0
 8004c64:	6839      	ldr	r1, [r7, #0]
 8004c66:	4618      	mov	r0, r3
 8004c68:	f000 ffba 	bl	8005be0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a3e      	ldr	r2, [pc, #248]	; (8004d6c <HAL_TIM_PWM_Stop+0x118>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d013      	beq.n	8004c9e <HAL_TIM_PWM_Stop+0x4a>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a3d      	ldr	r2, [pc, #244]	; (8004d70 <HAL_TIM_PWM_Stop+0x11c>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d00e      	beq.n	8004c9e <HAL_TIM_PWM_Stop+0x4a>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a3b      	ldr	r2, [pc, #236]	; (8004d74 <HAL_TIM_PWM_Stop+0x120>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d009      	beq.n	8004c9e <HAL_TIM_PWM_Stop+0x4a>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a3a      	ldr	r2, [pc, #232]	; (8004d78 <HAL_TIM_PWM_Stop+0x124>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d004      	beq.n	8004c9e <HAL_TIM_PWM_Stop+0x4a>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a38      	ldr	r2, [pc, #224]	; (8004d7c <HAL_TIM_PWM_Stop+0x128>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d101      	bne.n	8004ca2 <HAL_TIM_PWM_Stop+0x4e>
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e000      	b.n	8004ca4 <HAL_TIM_PWM_Stop+0x50>
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d017      	beq.n	8004cd8 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	6a1a      	ldr	r2, [r3, #32]
 8004cae:	f241 1311 	movw	r3, #4369	; 0x1111
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d10f      	bne.n	8004cd8 <HAL_TIM_PWM_Stop+0x84>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6a1a      	ldr	r2, [r3, #32]
 8004cbe:	f240 4344 	movw	r3, #1092	; 0x444
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d107      	bne.n	8004cd8 <HAL_TIM_PWM_Stop+0x84>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004cd6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6a1a      	ldr	r2, [r3, #32]
 8004cde:	f241 1311 	movw	r3, #4369	; 0x1111
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d10f      	bne.n	8004d08 <HAL_TIM_PWM_Stop+0xb4>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	6a1a      	ldr	r2, [r3, #32]
 8004cee:	f240 4344 	movw	r3, #1092	; 0x444
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d107      	bne.n	8004d08 <HAL_TIM_PWM_Stop+0xb4>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f022 0201 	bic.w	r2, r2, #1
 8004d06:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d104      	bne.n	8004d18 <HAL_TIM_PWM_Stop+0xc4>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2201      	movs	r2, #1
 8004d12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d16:	e023      	b.n	8004d60 <HAL_TIM_PWM_Stop+0x10c>
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	2b04      	cmp	r3, #4
 8004d1c:	d104      	bne.n	8004d28 <HAL_TIM_PWM_Stop+0xd4>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d26:	e01b      	b.n	8004d60 <HAL_TIM_PWM_Stop+0x10c>
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	2b08      	cmp	r3, #8
 8004d2c:	d104      	bne.n	8004d38 <HAL_TIM_PWM_Stop+0xe4>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2201      	movs	r2, #1
 8004d32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d36:	e013      	b.n	8004d60 <HAL_TIM_PWM_Stop+0x10c>
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	2b0c      	cmp	r3, #12
 8004d3c:	d104      	bne.n	8004d48 <HAL_TIM_PWM_Stop+0xf4>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2201      	movs	r2, #1
 8004d42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d46:	e00b      	b.n	8004d60 <HAL_TIM_PWM_Stop+0x10c>
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	2b10      	cmp	r3, #16
 8004d4c:	d104      	bne.n	8004d58 <HAL_TIM_PWM_Stop+0x104>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2201      	movs	r2, #1
 8004d52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d56:	e003      	b.n	8004d60 <HAL_TIM_PWM_Stop+0x10c>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8004d60:	2300      	movs	r3, #0
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3708      	adds	r7, #8
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop
 8004d6c:	40012c00 	.word	0x40012c00
 8004d70:	40013400 	.word	0x40013400
 8004d74:	40014000 	.word	0x40014000
 8004d78:	40014400 	.word	0x40014400
 8004d7c:	40014800 	.word	0x40014800

08004d80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b082      	sub	sp, #8
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	691b      	ldr	r3, [r3, #16]
 8004d8e:	f003 0302 	and.w	r3, r3, #2
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d122      	bne.n	8004ddc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	f003 0302 	and.w	r3, r3, #2
 8004da0:	2b02      	cmp	r3, #2
 8004da2:	d11b      	bne.n	8004ddc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f06f 0202 	mvn.w	r2, #2
 8004dac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2201      	movs	r2, #1
 8004db2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	699b      	ldr	r3, [r3, #24]
 8004dba:	f003 0303 	and.w	r3, r3, #3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d003      	beq.n	8004dca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f000 fae3 	bl	800538e <HAL_TIM_IC_CaptureCallback>
 8004dc8:	e005      	b.n	8004dd6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 fad5 	bl	800537a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f000 fae6 	bl	80053a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	f003 0304 	and.w	r3, r3, #4
 8004de6:	2b04      	cmp	r3, #4
 8004de8:	d122      	bne.n	8004e30 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	f003 0304 	and.w	r3, r3, #4
 8004df4:	2b04      	cmp	r3, #4
 8004df6:	d11b      	bne.n	8004e30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f06f 0204 	mvn.w	r2, #4
 8004e00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2202      	movs	r2, #2
 8004e06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d003      	beq.n	8004e1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 fab9 	bl	800538e <HAL_TIM_IC_CaptureCallback>
 8004e1c:	e005      	b.n	8004e2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 faab 	bl	800537a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f000 fabc 	bl	80053a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	691b      	ldr	r3, [r3, #16]
 8004e36:	f003 0308 	and.w	r3, r3, #8
 8004e3a:	2b08      	cmp	r3, #8
 8004e3c:	d122      	bne.n	8004e84 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	f003 0308 	and.w	r3, r3, #8
 8004e48:	2b08      	cmp	r3, #8
 8004e4a:	d11b      	bne.n	8004e84 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f06f 0208 	mvn.w	r2, #8
 8004e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2204      	movs	r2, #4
 8004e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	69db      	ldr	r3, [r3, #28]
 8004e62:	f003 0303 	and.w	r3, r3, #3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d003      	beq.n	8004e72 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f000 fa8f 	bl	800538e <HAL_TIM_IC_CaptureCallback>
 8004e70:	e005      	b.n	8004e7e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 fa81 	bl	800537a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f000 fa92 	bl	80053a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	691b      	ldr	r3, [r3, #16]
 8004e8a:	f003 0310 	and.w	r3, r3, #16
 8004e8e:	2b10      	cmp	r3, #16
 8004e90:	d122      	bne.n	8004ed8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	f003 0310 	and.w	r3, r3, #16
 8004e9c:	2b10      	cmp	r3, #16
 8004e9e:	d11b      	bne.n	8004ed8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f06f 0210 	mvn.w	r2, #16
 8004ea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2208      	movs	r2, #8
 8004eae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	69db      	ldr	r3, [r3, #28]
 8004eb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d003      	beq.n	8004ec6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 fa65 	bl	800538e <HAL_TIM_IC_CaptureCallback>
 8004ec4:	e005      	b.n	8004ed2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 fa57 	bl	800537a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f000 fa68 	bl	80053a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	f003 0301 	and.w	r3, r3, #1
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d10e      	bne.n	8004f04 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	f003 0301 	and.w	r3, r3, #1
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d107      	bne.n	8004f04 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f06f 0201 	mvn.w	r2, #1
 8004efc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f7fc f8c0 	bl	8001084 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f0e:	2b80      	cmp	r3, #128	; 0x80
 8004f10:	d10e      	bne.n	8004f30 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f1c:	2b80      	cmp	r3, #128	; 0x80
 8004f1e:	d107      	bne.n	8004f30 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f000 ff10 	bl	8005d50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f3e:	d10e      	bne.n	8004f5e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f4a:	2b80      	cmp	r3, #128	; 0x80
 8004f4c:	d107      	bne.n	8004f5e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004f56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f000 ff03 	bl	8005d64 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	691b      	ldr	r3, [r3, #16]
 8004f64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f68:	2b40      	cmp	r3, #64	; 0x40
 8004f6a:	d10e      	bne.n	8004f8a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f76:	2b40      	cmp	r3, #64	; 0x40
 8004f78:	d107      	bne.n	8004f8a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f000 fa16 	bl	80053b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	f003 0320 	and.w	r3, r3, #32
 8004f94:	2b20      	cmp	r3, #32
 8004f96:	d10e      	bne.n	8004fb6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	68db      	ldr	r3, [r3, #12]
 8004f9e:	f003 0320 	and.w	r3, r3, #32
 8004fa2:	2b20      	cmp	r3, #32
 8004fa4:	d107      	bne.n	8004fb6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f06f 0220 	mvn.w	r2, #32
 8004fae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f000 fec3 	bl	8005d3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004fb6:	bf00      	nop
 8004fb8:	3708      	adds	r7, #8
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}
	...

08004fc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b086      	sub	sp, #24
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	60b9      	str	r1, [r7, #8]
 8004fca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d101      	bne.n	8004fde <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004fda:	2302      	movs	r3, #2
 8004fdc:	e0ff      	b.n	80051de <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b14      	cmp	r3, #20
 8004fea:	f200 80f0 	bhi.w	80051ce <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004fee:	a201      	add	r2, pc, #4	; (adr r2, 8004ff4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff4:	08005049 	.word	0x08005049
 8004ff8:	080051cf 	.word	0x080051cf
 8004ffc:	080051cf 	.word	0x080051cf
 8005000:	080051cf 	.word	0x080051cf
 8005004:	08005089 	.word	0x08005089
 8005008:	080051cf 	.word	0x080051cf
 800500c:	080051cf 	.word	0x080051cf
 8005010:	080051cf 	.word	0x080051cf
 8005014:	080050cb 	.word	0x080050cb
 8005018:	080051cf 	.word	0x080051cf
 800501c:	080051cf 	.word	0x080051cf
 8005020:	080051cf 	.word	0x080051cf
 8005024:	0800510b 	.word	0x0800510b
 8005028:	080051cf 	.word	0x080051cf
 800502c:	080051cf 	.word	0x080051cf
 8005030:	080051cf 	.word	0x080051cf
 8005034:	0800514d 	.word	0x0800514d
 8005038:	080051cf 	.word	0x080051cf
 800503c:	080051cf 	.word	0x080051cf
 8005040:	080051cf 	.word	0x080051cf
 8005044:	0800518d 	.word	0x0800518d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68b9      	ldr	r1, [r7, #8]
 800504e:	4618      	mov	r0, r3
 8005050:	f000 fa56 	bl	8005500 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	699a      	ldr	r2, [r3, #24]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f042 0208 	orr.w	r2, r2, #8
 8005062:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	699a      	ldr	r2, [r3, #24]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f022 0204 	bic.w	r2, r2, #4
 8005072:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	6999      	ldr	r1, [r3, #24]
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	691a      	ldr	r2, [r3, #16]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	430a      	orrs	r2, r1
 8005084:	619a      	str	r2, [r3, #24]
      break;
 8005086:	e0a5      	b.n	80051d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	68b9      	ldr	r1, [r7, #8]
 800508e:	4618      	mov	r0, r3
 8005090:	f000 fac6 	bl	8005620 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	699a      	ldr	r2, [r3, #24]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	699a      	ldr	r2, [r3, #24]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	6999      	ldr	r1, [r3, #24]
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	021a      	lsls	r2, r3, #8
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	430a      	orrs	r2, r1
 80050c6:	619a      	str	r2, [r3, #24]
      break;
 80050c8:	e084      	b.n	80051d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	68b9      	ldr	r1, [r7, #8]
 80050d0:	4618      	mov	r0, r3
 80050d2:	f000 fb2f 	bl	8005734 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	69da      	ldr	r2, [r3, #28]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f042 0208 	orr.w	r2, r2, #8
 80050e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	69da      	ldr	r2, [r3, #28]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f022 0204 	bic.w	r2, r2, #4
 80050f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	69d9      	ldr	r1, [r3, #28]
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	691a      	ldr	r2, [r3, #16]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	61da      	str	r2, [r3, #28]
      break;
 8005108:	e064      	b.n	80051d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68b9      	ldr	r1, [r7, #8]
 8005110:	4618      	mov	r0, r3
 8005112:	f000 fb97 	bl	8005844 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	69da      	ldr	r2, [r3, #28]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005124:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	69da      	ldr	r2, [r3, #28]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005134:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	69d9      	ldr	r1, [r3, #28]
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	691b      	ldr	r3, [r3, #16]
 8005140:	021a      	lsls	r2, r3, #8
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	430a      	orrs	r2, r1
 8005148:	61da      	str	r2, [r3, #28]
      break;
 800514a:	e043      	b.n	80051d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68b9      	ldr	r1, [r7, #8]
 8005152:	4618      	mov	r0, r3
 8005154:	f000 fbe0 	bl	8005918 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f042 0208 	orr.w	r2, r2, #8
 8005166:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f022 0204 	bic.w	r2, r2, #4
 8005176:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	691a      	ldr	r2, [r3, #16]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	430a      	orrs	r2, r1
 8005188:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800518a:	e023      	b.n	80051d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	68b9      	ldr	r1, [r7, #8]
 8005192:	4618      	mov	r0, r3
 8005194:	f000 fc24 	bl	80059e0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80051a6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051b6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	691b      	ldr	r3, [r3, #16]
 80051c2:	021a      	lsls	r2, r3, #8
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	430a      	orrs	r2, r1
 80051ca:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80051cc:	e002      	b.n	80051d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	75fb      	strb	r3, [r7, #23]
      break;
 80051d2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80051dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3718      	adds	r7, #24
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
 80051e6:	bf00      	nop

080051e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051f2:	2300      	movs	r3, #0
 80051f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d101      	bne.n	8005204 <HAL_TIM_ConfigClockSource+0x1c>
 8005200:	2302      	movs	r3, #2
 8005202:	e0b6      	b.n	8005372 <HAL_TIM_ConfigClockSource+0x18a>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2202      	movs	r2, #2
 8005210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005222:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005226:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800522e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68ba      	ldr	r2, [r7, #8]
 8005236:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005240:	d03e      	beq.n	80052c0 <HAL_TIM_ConfigClockSource+0xd8>
 8005242:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005246:	f200 8087 	bhi.w	8005358 <HAL_TIM_ConfigClockSource+0x170>
 800524a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800524e:	f000 8086 	beq.w	800535e <HAL_TIM_ConfigClockSource+0x176>
 8005252:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005256:	d87f      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x170>
 8005258:	2b70      	cmp	r3, #112	; 0x70
 800525a:	d01a      	beq.n	8005292 <HAL_TIM_ConfigClockSource+0xaa>
 800525c:	2b70      	cmp	r3, #112	; 0x70
 800525e:	d87b      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x170>
 8005260:	2b60      	cmp	r3, #96	; 0x60
 8005262:	d050      	beq.n	8005306 <HAL_TIM_ConfigClockSource+0x11e>
 8005264:	2b60      	cmp	r3, #96	; 0x60
 8005266:	d877      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x170>
 8005268:	2b50      	cmp	r3, #80	; 0x50
 800526a:	d03c      	beq.n	80052e6 <HAL_TIM_ConfigClockSource+0xfe>
 800526c:	2b50      	cmp	r3, #80	; 0x50
 800526e:	d873      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x170>
 8005270:	2b40      	cmp	r3, #64	; 0x40
 8005272:	d058      	beq.n	8005326 <HAL_TIM_ConfigClockSource+0x13e>
 8005274:	2b40      	cmp	r3, #64	; 0x40
 8005276:	d86f      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x170>
 8005278:	2b30      	cmp	r3, #48	; 0x30
 800527a:	d064      	beq.n	8005346 <HAL_TIM_ConfigClockSource+0x15e>
 800527c:	2b30      	cmp	r3, #48	; 0x30
 800527e:	d86b      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x170>
 8005280:	2b20      	cmp	r3, #32
 8005282:	d060      	beq.n	8005346 <HAL_TIM_ConfigClockSource+0x15e>
 8005284:	2b20      	cmp	r3, #32
 8005286:	d867      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x170>
 8005288:	2b00      	cmp	r3, #0
 800528a:	d05c      	beq.n	8005346 <HAL_TIM_ConfigClockSource+0x15e>
 800528c:	2b10      	cmp	r3, #16
 800528e:	d05a      	beq.n	8005346 <HAL_TIM_ConfigClockSource+0x15e>
 8005290:	e062      	b.n	8005358 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6818      	ldr	r0, [r3, #0]
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	6899      	ldr	r1, [r3, #8]
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685a      	ldr	r2, [r3, #4]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	f000 fc7d 	bl	8005ba0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80052b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68ba      	ldr	r2, [r7, #8]
 80052bc:	609a      	str	r2, [r3, #8]
      break;
 80052be:	e04f      	b.n	8005360 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6818      	ldr	r0, [r3, #0]
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	6899      	ldr	r1, [r3, #8]
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	685a      	ldr	r2, [r3, #4]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	f000 fc66 	bl	8005ba0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	689a      	ldr	r2, [r3, #8]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80052e2:	609a      	str	r2, [r3, #8]
      break;
 80052e4:	e03c      	b.n	8005360 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6818      	ldr	r0, [r3, #0]
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	6859      	ldr	r1, [r3, #4]
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	461a      	mov	r2, r3
 80052f4:	f000 fbda 	bl	8005aac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2150      	movs	r1, #80	; 0x50
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 fc33 	bl	8005b6a <TIM_ITRx_SetConfig>
      break;
 8005304:	e02c      	b.n	8005360 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6818      	ldr	r0, [r3, #0]
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	6859      	ldr	r1, [r3, #4]
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	461a      	mov	r2, r3
 8005314:	f000 fbf9 	bl	8005b0a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2160      	movs	r1, #96	; 0x60
 800531e:	4618      	mov	r0, r3
 8005320:	f000 fc23 	bl	8005b6a <TIM_ITRx_SetConfig>
      break;
 8005324:	e01c      	b.n	8005360 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6818      	ldr	r0, [r3, #0]
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	6859      	ldr	r1, [r3, #4]
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	461a      	mov	r2, r3
 8005334:	f000 fbba 	bl	8005aac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2140      	movs	r1, #64	; 0x40
 800533e:	4618      	mov	r0, r3
 8005340:	f000 fc13 	bl	8005b6a <TIM_ITRx_SetConfig>
      break;
 8005344:	e00c      	b.n	8005360 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4619      	mov	r1, r3
 8005350:	4610      	mov	r0, r2
 8005352:	f000 fc0a 	bl	8005b6a <TIM_ITRx_SetConfig>
      break;
 8005356:	e003      	b.n	8005360 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	73fb      	strb	r3, [r7, #15]
      break;
 800535c:	e000      	b.n	8005360 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800535e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005370:	7bfb      	ldrb	r3, [r7, #15]
}
 8005372:	4618      	mov	r0, r3
 8005374:	3710      	adds	r7, #16
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800537a:	b480      	push	{r7}
 800537c:	b083      	sub	sp, #12
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005382:	bf00      	nop
 8005384:	370c      	adds	r7, #12
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr

0800538e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800538e:	b480      	push	{r7}
 8005390:	b083      	sub	sp, #12
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005396:	bf00      	nop
 8005398:	370c      	adds	r7, #12
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr

080053a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053a2:	b480      	push	{r7}
 80053a4:	b083      	sub	sp, #12
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053aa:	bf00      	nop
 80053ac:	370c      	adds	r7, #12
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr

080053b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053b6:	b480      	push	{r7}
 80053b8:	b083      	sub	sp, #12
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80053be:	bf00      	nop
 80053c0:	370c      	adds	r7, #12
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
	...

080053cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b085      	sub	sp, #20
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a40      	ldr	r2, [pc, #256]	; (80054e0 <TIM_Base_SetConfig+0x114>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d013      	beq.n	800540c <TIM_Base_SetConfig+0x40>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053ea:	d00f      	beq.n	800540c <TIM_Base_SetConfig+0x40>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a3d      	ldr	r2, [pc, #244]	; (80054e4 <TIM_Base_SetConfig+0x118>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d00b      	beq.n	800540c <TIM_Base_SetConfig+0x40>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a3c      	ldr	r2, [pc, #240]	; (80054e8 <TIM_Base_SetConfig+0x11c>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d007      	beq.n	800540c <TIM_Base_SetConfig+0x40>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4a3b      	ldr	r2, [pc, #236]	; (80054ec <TIM_Base_SetConfig+0x120>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d003      	beq.n	800540c <TIM_Base_SetConfig+0x40>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	4a3a      	ldr	r2, [pc, #232]	; (80054f0 <TIM_Base_SetConfig+0x124>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d108      	bne.n	800541e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005412:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	4313      	orrs	r3, r2
 800541c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a2f      	ldr	r2, [pc, #188]	; (80054e0 <TIM_Base_SetConfig+0x114>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d01f      	beq.n	8005466 <TIM_Base_SetConfig+0x9a>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800542c:	d01b      	beq.n	8005466 <TIM_Base_SetConfig+0x9a>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a2c      	ldr	r2, [pc, #176]	; (80054e4 <TIM_Base_SetConfig+0x118>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d017      	beq.n	8005466 <TIM_Base_SetConfig+0x9a>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a2b      	ldr	r2, [pc, #172]	; (80054e8 <TIM_Base_SetConfig+0x11c>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d013      	beq.n	8005466 <TIM_Base_SetConfig+0x9a>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a2a      	ldr	r2, [pc, #168]	; (80054ec <TIM_Base_SetConfig+0x120>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d00f      	beq.n	8005466 <TIM_Base_SetConfig+0x9a>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a29      	ldr	r2, [pc, #164]	; (80054f0 <TIM_Base_SetConfig+0x124>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d00b      	beq.n	8005466 <TIM_Base_SetConfig+0x9a>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a28      	ldr	r2, [pc, #160]	; (80054f4 <TIM_Base_SetConfig+0x128>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d007      	beq.n	8005466 <TIM_Base_SetConfig+0x9a>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a27      	ldr	r2, [pc, #156]	; (80054f8 <TIM_Base_SetConfig+0x12c>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d003      	beq.n	8005466 <TIM_Base_SetConfig+0x9a>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a26      	ldr	r2, [pc, #152]	; (80054fc <TIM_Base_SetConfig+0x130>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d108      	bne.n	8005478 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800546c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	68fa      	ldr	r2, [r7, #12]
 8005474:	4313      	orrs	r3, r2
 8005476:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	4313      	orrs	r3, r2
 8005484:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	68fa      	ldr	r2, [r7, #12]
 800548a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	689a      	ldr	r2, [r3, #8]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a10      	ldr	r2, [pc, #64]	; (80054e0 <TIM_Base_SetConfig+0x114>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d00f      	beq.n	80054c4 <TIM_Base_SetConfig+0xf8>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a12      	ldr	r2, [pc, #72]	; (80054f0 <TIM_Base_SetConfig+0x124>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d00b      	beq.n	80054c4 <TIM_Base_SetConfig+0xf8>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a11      	ldr	r2, [pc, #68]	; (80054f4 <TIM_Base_SetConfig+0x128>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d007      	beq.n	80054c4 <TIM_Base_SetConfig+0xf8>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a10      	ldr	r2, [pc, #64]	; (80054f8 <TIM_Base_SetConfig+0x12c>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d003      	beq.n	80054c4 <TIM_Base_SetConfig+0xf8>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a0f      	ldr	r2, [pc, #60]	; (80054fc <TIM_Base_SetConfig+0x130>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d103      	bne.n	80054cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	691a      	ldr	r2, [r3, #16]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2201      	movs	r2, #1
 80054d0:	615a      	str	r2, [r3, #20]
}
 80054d2:	bf00      	nop
 80054d4:	3714      	adds	r7, #20
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr
 80054de:	bf00      	nop
 80054e0:	40012c00 	.word	0x40012c00
 80054e4:	40000400 	.word	0x40000400
 80054e8:	40000800 	.word	0x40000800
 80054ec:	40000c00 	.word	0x40000c00
 80054f0:	40013400 	.word	0x40013400
 80054f4:	40014000 	.word	0x40014000
 80054f8:	40014400 	.word	0x40014400
 80054fc:	40014800 	.word	0x40014800

08005500 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005500:	b480      	push	{r7}
 8005502:	b087      	sub	sp, #28
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a1b      	ldr	r3, [r3, #32]
 800550e:	f023 0201 	bic.w	r2, r3, #1
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a1b      	ldr	r3, [r3, #32]
 800551a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	699b      	ldr	r3, [r3, #24]
 8005526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800552e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f023 0303 	bic.w	r3, r3, #3
 800553a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	4313      	orrs	r3, r2
 8005544:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	f023 0302 	bic.w	r3, r3, #2
 800554c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	697a      	ldr	r2, [r7, #20]
 8005554:	4313      	orrs	r3, r2
 8005556:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a2c      	ldr	r2, [pc, #176]	; (800560c <TIM_OC1_SetConfig+0x10c>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d00f      	beq.n	8005580 <TIM_OC1_SetConfig+0x80>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	4a2b      	ldr	r2, [pc, #172]	; (8005610 <TIM_OC1_SetConfig+0x110>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d00b      	beq.n	8005580 <TIM_OC1_SetConfig+0x80>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	4a2a      	ldr	r2, [pc, #168]	; (8005614 <TIM_OC1_SetConfig+0x114>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d007      	beq.n	8005580 <TIM_OC1_SetConfig+0x80>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4a29      	ldr	r2, [pc, #164]	; (8005618 <TIM_OC1_SetConfig+0x118>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d003      	beq.n	8005580 <TIM_OC1_SetConfig+0x80>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	4a28      	ldr	r2, [pc, #160]	; (800561c <TIM_OC1_SetConfig+0x11c>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d10c      	bne.n	800559a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	f023 0308 	bic.w	r3, r3, #8
 8005586:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	697a      	ldr	r2, [r7, #20]
 800558e:	4313      	orrs	r3, r2
 8005590:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	f023 0304 	bic.w	r3, r3, #4
 8005598:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a1b      	ldr	r2, [pc, #108]	; (800560c <TIM_OC1_SetConfig+0x10c>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d00f      	beq.n	80055c2 <TIM_OC1_SetConfig+0xc2>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a1a      	ldr	r2, [pc, #104]	; (8005610 <TIM_OC1_SetConfig+0x110>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d00b      	beq.n	80055c2 <TIM_OC1_SetConfig+0xc2>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a19      	ldr	r2, [pc, #100]	; (8005614 <TIM_OC1_SetConfig+0x114>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d007      	beq.n	80055c2 <TIM_OC1_SetConfig+0xc2>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a18      	ldr	r2, [pc, #96]	; (8005618 <TIM_OC1_SetConfig+0x118>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d003      	beq.n	80055c2 <TIM_OC1_SetConfig+0xc2>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a17      	ldr	r2, [pc, #92]	; (800561c <TIM_OC1_SetConfig+0x11c>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d111      	bne.n	80055e6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80055d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	695b      	ldr	r3, [r3, #20]
 80055d6:	693a      	ldr	r2, [r7, #16]
 80055d8:	4313      	orrs	r3, r2
 80055da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	699b      	ldr	r3, [r3, #24]
 80055e0:	693a      	ldr	r2, [r7, #16]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	693a      	ldr	r2, [r7, #16]
 80055ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	68fa      	ldr	r2, [r7, #12]
 80055f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	685a      	ldr	r2, [r3, #4]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	697a      	ldr	r2, [r7, #20]
 80055fe:	621a      	str	r2, [r3, #32]
}
 8005600:	bf00      	nop
 8005602:	371c      	adds	r7, #28
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr
 800560c:	40012c00 	.word	0x40012c00
 8005610:	40013400 	.word	0x40013400
 8005614:	40014000 	.word	0x40014000
 8005618:	40014400 	.word	0x40014400
 800561c:	40014800 	.word	0x40014800

08005620 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005620:	b480      	push	{r7}
 8005622:	b087      	sub	sp, #28
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a1b      	ldr	r3, [r3, #32]
 800562e:	f023 0210 	bic.w	r2, r3, #16
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	699b      	ldr	r3, [r3, #24]
 8005646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800564e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005652:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800565a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	021b      	lsls	r3, r3, #8
 8005662:	68fa      	ldr	r2, [r7, #12]
 8005664:	4313      	orrs	r3, r2
 8005666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	f023 0320 	bic.w	r3, r3, #32
 800566e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	011b      	lsls	r3, r3, #4
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	4313      	orrs	r3, r2
 800567a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	4a28      	ldr	r2, [pc, #160]	; (8005720 <TIM_OC2_SetConfig+0x100>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d003      	beq.n	800568c <TIM_OC2_SetConfig+0x6c>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a27      	ldr	r2, [pc, #156]	; (8005724 <TIM_OC2_SetConfig+0x104>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d10d      	bne.n	80056a8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005692:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	011b      	lsls	r3, r3, #4
 800569a:	697a      	ldr	r2, [r7, #20]
 800569c:	4313      	orrs	r3, r2
 800569e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056a6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4a1d      	ldr	r2, [pc, #116]	; (8005720 <TIM_OC2_SetConfig+0x100>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d00f      	beq.n	80056d0 <TIM_OC2_SetConfig+0xb0>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a1c      	ldr	r2, [pc, #112]	; (8005724 <TIM_OC2_SetConfig+0x104>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d00b      	beq.n	80056d0 <TIM_OC2_SetConfig+0xb0>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	4a1b      	ldr	r2, [pc, #108]	; (8005728 <TIM_OC2_SetConfig+0x108>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d007      	beq.n	80056d0 <TIM_OC2_SetConfig+0xb0>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4a1a      	ldr	r2, [pc, #104]	; (800572c <TIM_OC2_SetConfig+0x10c>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d003      	beq.n	80056d0 <TIM_OC2_SetConfig+0xb0>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4a19      	ldr	r2, [pc, #100]	; (8005730 <TIM_OC2_SetConfig+0x110>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d113      	bne.n	80056f8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80056d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80056de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	695b      	ldr	r3, [r3, #20]
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	693a      	ldr	r2, [r7, #16]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	699b      	ldr	r3, [r3, #24]
 80056f0:	009b      	lsls	r3, r3, #2
 80056f2:	693a      	ldr	r2, [r7, #16]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	693a      	ldr	r2, [r7, #16]
 80056fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	685a      	ldr	r2, [r3, #4]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	697a      	ldr	r2, [r7, #20]
 8005710:	621a      	str	r2, [r3, #32]
}
 8005712:	bf00      	nop
 8005714:	371c      	adds	r7, #28
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop
 8005720:	40012c00 	.word	0x40012c00
 8005724:	40013400 	.word	0x40013400
 8005728:	40014000 	.word	0x40014000
 800572c:	40014400 	.word	0x40014400
 8005730:	40014800 	.word	0x40014800

08005734 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005734:	b480      	push	{r7}
 8005736:	b087      	sub	sp, #28
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a1b      	ldr	r3, [r3, #32]
 8005742:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6a1b      	ldr	r3, [r3, #32]
 800574e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	69db      	ldr	r3, [r3, #28]
 800575a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005766:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f023 0303 	bic.w	r3, r3, #3
 800576e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	4313      	orrs	r3, r2
 8005778:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005780:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	021b      	lsls	r3, r3, #8
 8005788:	697a      	ldr	r2, [r7, #20]
 800578a:	4313      	orrs	r3, r2
 800578c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a27      	ldr	r2, [pc, #156]	; (8005830 <TIM_OC3_SetConfig+0xfc>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d003      	beq.n	800579e <TIM_OC3_SetConfig+0x6a>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	4a26      	ldr	r2, [pc, #152]	; (8005834 <TIM_OC3_SetConfig+0x100>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d10d      	bne.n	80057ba <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	021b      	lsls	r3, r3, #8
 80057ac:	697a      	ldr	r2, [r7, #20]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	4a1c      	ldr	r2, [pc, #112]	; (8005830 <TIM_OC3_SetConfig+0xfc>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d00f      	beq.n	80057e2 <TIM_OC3_SetConfig+0xae>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a1b      	ldr	r2, [pc, #108]	; (8005834 <TIM_OC3_SetConfig+0x100>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d00b      	beq.n	80057e2 <TIM_OC3_SetConfig+0xae>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a1a      	ldr	r2, [pc, #104]	; (8005838 <TIM_OC3_SetConfig+0x104>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d007      	beq.n	80057e2 <TIM_OC3_SetConfig+0xae>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a19      	ldr	r2, [pc, #100]	; (800583c <TIM_OC3_SetConfig+0x108>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d003      	beq.n	80057e2 <TIM_OC3_SetConfig+0xae>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a18      	ldr	r2, [pc, #96]	; (8005840 <TIM_OC3_SetConfig+0x10c>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d113      	bne.n	800580a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80057f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	695b      	ldr	r3, [r3, #20]
 80057f6:	011b      	lsls	r3, r3, #4
 80057f8:	693a      	ldr	r2, [r7, #16]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	699b      	ldr	r3, [r3, #24]
 8005802:	011b      	lsls	r3, r3, #4
 8005804:	693a      	ldr	r2, [r7, #16]
 8005806:	4313      	orrs	r3, r2
 8005808:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	693a      	ldr	r2, [r7, #16]
 800580e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	68fa      	ldr	r2, [r7, #12]
 8005814:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	685a      	ldr	r2, [r3, #4]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	697a      	ldr	r2, [r7, #20]
 8005822:	621a      	str	r2, [r3, #32]
}
 8005824:	bf00      	nop
 8005826:	371c      	adds	r7, #28
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr
 8005830:	40012c00 	.word	0x40012c00
 8005834:	40013400 	.word	0x40013400
 8005838:	40014000 	.word	0x40014000
 800583c:	40014400 	.word	0x40014400
 8005840:	40014800 	.word	0x40014800

08005844 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005844:	b480      	push	{r7}
 8005846:	b087      	sub	sp, #28
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6a1b      	ldr	r3, [r3, #32]
 8005852:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a1b      	ldr	r3, [r3, #32]
 800585e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	69db      	ldr	r3, [r3, #28]
 800586a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005872:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005876:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800587e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	021b      	lsls	r3, r3, #8
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	4313      	orrs	r3, r2
 800588a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005892:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	031b      	lsls	r3, r3, #12
 800589a:	693a      	ldr	r2, [r7, #16]
 800589c:	4313      	orrs	r3, r2
 800589e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a18      	ldr	r2, [pc, #96]	; (8005904 <TIM_OC4_SetConfig+0xc0>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d00f      	beq.n	80058c8 <TIM_OC4_SetConfig+0x84>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a17      	ldr	r2, [pc, #92]	; (8005908 <TIM_OC4_SetConfig+0xc4>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d00b      	beq.n	80058c8 <TIM_OC4_SetConfig+0x84>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	4a16      	ldr	r2, [pc, #88]	; (800590c <TIM_OC4_SetConfig+0xc8>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d007      	beq.n	80058c8 <TIM_OC4_SetConfig+0x84>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	4a15      	ldr	r2, [pc, #84]	; (8005910 <TIM_OC4_SetConfig+0xcc>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d003      	beq.n	80058c8 <TIM_OC4_SetConfig+0x84>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4a14      	ldr	r2, [pc, #80]	; (8005914 <TIM_OC4_SetConfig+0xd0>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d109      	bne.n	80058dc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	695b      	ldr	r3, [r3, #20]
 80058d4:	019b      	lsls	r3, r3, #6
 80058d6:	697a      	ldr	r2, [r7, #20]
 80058d8:	4313      	orrs	r3, r2
 80058da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	68fa      	ldr	r2, [r7, #12]
 80058e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	693a      	ldr	r2, [r7, #16]
 80058f4:	621a      	str	r2, [r3, #32]
}
 80058f6:	bf00      	nop
 80058f8:	371c      	adds	r7, #28
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
 8005902:	bf00      	nop
 8005904:	40012c00 	.word	0x40012c00
 8005908:	40013400 	.word	0x40013400
 800590c:	40014000 	.word	0x40014000
 8005910:	40014400 	.word	0x40014400
 8005914:	40014800 	.word	0x40014800

08005918 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005918:	b480      	push	{r7}
 800591a:	b087      	sub	sp, #28
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a1b      	ldr	r3, [r3, #32]
 8005926:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a1b      	ldr	r3, [r3, #32]
 8005932:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800593e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800594a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68fa      	ldr	r2, [r7, #12]
 8005952:	4313      	orrs	r3, r2
 8005954:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800595c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	041b      	lsls	r3, r3, #16
 8005964:	693a      	ldr	r2, [r7, #16]
 8005966:	4313      	orrs	r3, r2
 8005968:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a17      	ldr	r2, [pc, #92]	; (80059cc <TIM_OC5_SetConfig+0xb4>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d00f      	beq.n	8005992 <TIM_OC5_SetConfig+0x7a>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a16      	ldr	r2, [pc, #88]	; (80059d0 <TIM_OC5_SetConfig+0xb8>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d00b      	beq.n	8005992 <TIM_OC5_SetConfig+0x7a>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a15      	ldr	r2, [pc, #84]	; (80059d4 <TIM_OC5_SetConfig+0xbc>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d007      	beq.n	8005992 <TIM_OC5_SetConfig+0x7a>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a14      	ldr	r2, [pc, #80]	; (80059d8 <TIM_OC5_SetConfig+0xc0>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d003      	beq.n	8005992 <TIM_OC5_SetConfig+0x7a>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a13      	ldr	r2, [pc, #76]	; (80059dc <TIM_OC5_SetConfig+0xc4>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d109      	bne.n	80059a6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005998:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	021b      	lsls	r3, r3, #8
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	697a      	ldr	r2, [r7, #20]
 80059aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	68fa      	ldr	r2, [r7, #12]
 80059b0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	685a      	ldr	r2, [r3, #4]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	693a      	ldr	r2, [r7, #16]
 80059be:	621a      	str	r2, [r3, #32]
}
 80059c0:	bf00      	nop
 80059c2:	371c      	adds	r7, #28
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr
 80059cc:	40012c00 	.word	0x40012c00
 80059d0:	40013400 	.word	0x40013400
 80059d4:	40014000 	.word	0x40014000
 80059d8:	40014400 	.word	0x40014400
 80059dc:	40014800 	.word	0x40014800

080059e0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b087      	sub	sp, #28
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6a1b      	ldr	r3, [r3, #32]
 80059ee:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a1b      	ldr	r3, [r3, #32]
 80059fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	021b      	lsls	r3, r3, #8
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005a26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	051b      	lsls	r3, r3, #20
 8005a2e:	693a      	ldr	r2, [r7, #16]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a18      	ldr	r2, [pc, #96]	; (8005a98 <TIM_OC6_SetConfig+0xb8>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d00f      	beq.n	8005a5c <TIM_OC6_SetConfig+0x7c>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a17      	ldr	r2, [pc, #92]	; (8005a9c <TIM_OC6_SetConfig+0xbc>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d00b      	beq.n	8005a5c <TIM_OC6_SetConfig+0x7c>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a16      	ldr	r2, [pc, #88]	; (8005aa0 <TIM_OC6_SetConfig+0xc0>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d007      	beq.n	8005a5c <TIM_OC6_SetConfig+0x7c>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a15      	ldr	r2, [pc, #84]	; (8005aa4 <TIM_OC6_SetConfig+0xc4>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d003      	beq.n	8005a5c <TIM_OC6_SetConfig+0x7c>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a14      	ldr	r2, [pc, #80]	; (8005aa8 <TIM_OC6_SetConfig+0xc8>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d109      	bne.n	8005a70 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a62:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	695b      	ldr	r3, [r3, #20]
 8005a68:	029b      	lsls	r3, r3, #10
 8005a6a:	697a      	ldr	r2, [r7, #20]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	697a      	ldr	r2, [r7, #20]
 8005a74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	693a      	ldr	r2, [r7, #16]
 8005a88:	621a      	str	r2, [r3, #32]
}
 8005a8a:	bf00      	nop
 8005a8c:	371c      	adds	r7, #28
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a94:	4770      	bx	lr
 8005a96:	bf00      	nop
 8005a98:	40012c00 	.word	0x40012c00
 8005a9c:	40013400 	.word	0x40013400
 8005aa0:	40014000 	.word	0x40014000
 8005aa4:	40014400 	.word	0x40014400
 8005aa8:	40014800 	.word	0x40014800

08005aac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b087      	sub	sp, #28
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	60f8      	str	r0, [r7, #12]
 8005ab4:	60b9      	str	r1, [r7, #8]
 8005ab6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6a1b      	ldr	r3, [r3, #32]
 8005abc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6a1b      	ldr	r3, [r3, #32]
 8005ac2:	f023 0201 	bic.w	r2, r3, #1
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	699b      	ldr	r3, [r3, #24]
 8005ace:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ad6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	011b      	lsls	r3, r3, #4
 8005adc:	693a      	ldr	r2, [r7, #16]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	f023 030a 	bic.w	r3, r3, #10
 8005ae8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005aea:	697a      	ldr	r2, [r7, #20]
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	693a      	ldr	r2, [r7, #16]
 8005af6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	697a      	ldr	r2, [r7, #20]
 8005afc:	621a      	str	r2, [r3, #32]
}
 8005afe:	bf00      	nop
 8005b00:	371c      	adds	r7, #28
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr

08005b0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b0a:	b480      	push	{r7}
 8005b0c:	b087      	sub	sp, #28
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	60f8      	str	r0, [r7, #12]
 8005b12:	60b9      	str	r1, [r7, #8]
 8005b14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6a1b      	ldr	r3, [r3, #32]
 8005b1a:	f023 0210 	bic.w	r2, r3, #16
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6a1b      	ldr	r3, [r3, #32]
 8005b2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	031b      	lsls	r3, r3, #12
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	011b      	lsls	r3, r3, #4
 8005b4c:	693a      	ldr	r2, [r7, #16]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	697a      	ldr	r2, [r7, #20]
 8005b56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	621a      	str	r2, [r3, #32]
}
 8005b5e:	bf00      	nop
 8005b60:	371c      	adds	r7, #28
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr

08005b6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b6a:	b480      	push	{r7}
 8005b6c:	b085      	sub	sp, #20
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
 8005b72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b82:	683a      	ldr	r2, [r7, #0]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	f043 0307 	orr.w	r3, r3, #7
 8005b8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	609a      	str	r2, [r3, #8]
}
 8005b94:	bf00      	nop
 8005b96:	3714      	adds	r7, #20
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b087      	sub	sp, #28
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	607a      	str	r2, [r7, #4]
 8005bac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005bba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	021a      	lsls	r2, r3, #8
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	431a      	orrs	r2, r3
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	697a      	ldr	r2, [r7, #20]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	697a      	ldr	r2, [r7, #20]
 8005bd2:	609a      	str	r2, [r3, #8]
}
 8005bd4:	bf00      	nop
 8005bd6:	371c      	adds	r7, #28
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b087      	sub	sp, #28
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	f003 031f 	and.w	r3, r3, #31
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6a1a      	ldr	r2, [r3, #32]
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	43db      	mvns	r3, r3
 8005c02:	401a      	ands	r2, r3
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6a1a      	ldr	r2, [r3, #32]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	f003 031f 	and.w	r3, r3, #31
 8005c12:	6879      	ldr	r1, [r7, #4]
 8005c14:	fa01 f303 	lsl.w	r3, r1, r3
 8005c18:	431a      	orrs	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	621a      	str	r2, [r3, #32]
}
 8005c1e:	bf00      	nop
 8005c20:	371c      	adds	r7, #28
 8005c22:	46bd      	mov	sp, r7
 8005c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c28:	4770      	bx	lr
	...

08005c2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b085      	sub	sp, #20
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d101      	bne.n	8005c44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c40:	2302      	movs	r3, #2
 8005c42:	e068      	b.n	8005d16 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a2e      	ldr	r2, [pc, #184]	; (8005d24 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d004      	beq.n	8005c78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a2d      	ldr	r2, [pc, #180]	; (8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d108      	bne.n	8005c8a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005c7e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	68fa      	ldr	r2, [r7, #12]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c90:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68fa      	ldr	r2, [r7, #12]
 8005ca2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a1e      	ldr	r2, [pc, #120]	; (8005d24 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d01d      	beq.n	8005cea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cb6:	d018      	beq.n	8005cea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a1b      	ldr	r2, [pc, #108]	; (8005d2c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d013      	beq.n	8005cea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a1a      	ldr	r2, [pc, #104]	; (8005d30 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d00e      	beq.n	8005cea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a18      	ldr	r2, [pc, #96]	; (8005d34 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d009      	beq.n	8005cea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a13      	ldr	r2, [pc, #76]	; (8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d004      	beq.n	8005cea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a14      	ldr	r2, [pc, #80]	; (8005d38 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d10c      	bne.n	8005d04 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005cf0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	68ba      	ldr	r2, [r7, #8]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68ba      	ldr	r2, [r7, #8]
 8005d02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d14:	2300      	movs	r3, #0
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3714      	adds	r7, #20
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr
 8005d22:	bf00      	nop
 8005d24:	40012c00 	.word	0x40012c00
 8005d28:	40013400 	.word	0x40013400
 8005d2c:	40000400 	.word	0x40000400
 8005d30:	40000800 	.word	0x40000800
 8005d34:	40000c00 	.word	0x40000c00
 8005d38:	40014000 	.word	0x40014000

08005d3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d44:	bf00      	nop
 8005d46:	370c      	adds	r7, #12
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b083      	sub	sp, #12
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d58:	bf00      	nop
 8005d5a:	370c      	adds	r7, #12
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr

08005d64 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005d6c:	bf00      	nop
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d101      	bne.n	8005d8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e042      	b.n	8005e10 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d106      	bne.n	8005da2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f7fb fc03 	bl	80015a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2224      	movs	r2, #36	; 0x24
 8005da6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 0201 	bic.w	r2, r2, #1
 8005db8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 fc50 	bl	8006660 <UART_SetConfig>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d101      	bne.n	8005dca <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e022      	b.n	8005e10 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d002      	beq.n	8005dd8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 ff40 	bl	8006c58 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	685a      	ldr	r2, [r3, #4]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005de6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	689a      	ldr	r2, [r3, #8]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005df6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f042 0201 	orr.w	r2, r2, #1
 8005e06:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f000 ffc7 	bl	8006d9c <UART_CheckIdleState>
 8005e0e:	4603      	mov	r3, r0
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3708      	adds	r7, #8
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b08a      	sub	sp, #40	; 0x28
 8005e1c:	af02      	add	r7, sp, #8
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	603b      	str	r3, [r7, #0]
 8005e24:	4613      	mov	r3, r2
 8005e26:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e2e:	2b20      	cmp	r3, #32
 8005e30:	f040 8083 	bne.w	8005f3a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d002      	beq.n	8005e40 <HAL_UART_Transmit+0x28>
 8005e3a:	88fb      	ldrh	r3, [r7, #6]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d101      	bne.n	8005e44 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	e07b      	b.n	8005f3c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d101      	bne.n	8005e52 <HAL_UART_Transmit+0x3a>
 8005e4e:	2302      	movs	r3, #2
 8005e50:	e074      	b.n	8005f3c <HAL_UART_Transmit+0x124>
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2221      	movs	r2, #33	; 0x21
 8005e66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e6a:	f7fb fe13 	bl	8001a94 <HAL_GetTick>
 8005e6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	88fa      	ldrh	r2, [r7, #6]
 8005e74:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	88fa      	ldrh	r2, [r7, #6]
 8005e7c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e88:	d108      	bne.n	8005e9c <HAL_UART_Transmit+0x84>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d104      	bne.n	8005e9c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005e92:	2300      	movs	r3, #0
 8005e94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	61bb      	str	r3, [r7, #24]
 8005e9a:	e003      	b.n	8005ea4 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005eac:	e02c      	b.n	8005f08 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	9300      	str	r3, [sp, #0]
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	2180      	movs	r1, #128	; 0x80
 8005eb8:	68f8      	ldr	r0, [r7, #12]
 8005eba:	f000 ffba 	bl	8006e32 <UART_WaitOnFlagUntilTimeout>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d001      	beq.n	8005ec8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e039      	b.n	8005f3c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8005ec8:	69fb      	ldr	r3, [r7, #28]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d10b      	bne.n	8005ee6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	881b      	ldrh	r3, [r3, #0]
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005edc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	3302      	adds	r3, #2
 8005ee2:	61bb      	str	r3, [r7, #24]
 8005ee4:	e007      	b.n	8005ef6 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	781a      	ldrb	r2, [r3, #0]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005ef0:	69fb      	ldr	r3, [r7, #28]
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	3b01      	subs	r3, #1
 8005f00:	b29a      	uxth	r2, r3
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d1cc      	bne.n	8005eae <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	9300      	str	r3, [sp, #0]
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	2140      	movs	r1, #64	; 0x40
 8005f1e:	68f8      	ldr	r0, [r7, #12]
 8005f20:	f000 ff87 	bl	8006e32 <UART_WaitOnFlagUntilTimeout>
 8005f24:	4603      	mov	r3, r0
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d001      	beq.n	8005f2e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8005f2a:	2303      	movs	r3, #3
 8005f2c:	e006      	b.n	8005f3c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2220      	movs	r2, #32
 8005f32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005f36:	2300      	movs	r3, #0
 8005f38:	e000      	b.n	8005f3c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8005f3a:	2302      	movs	r3, #2
  }
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3720      	adds	r7, #32
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b08a      	sub	sp, #40	; 0x28
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	60f8      	str	r0, [r7, #12]
 8005f4c:	60b9      	str	r1, [r7, #8]
 8005f4e:	4613      	mov	r3, r2
 8005f50:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f58:	2b20      	cmp	r3, #32
 8005f5a:	d142      	bne.n	8005fe2 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d002      	beq.n	8005f68 <HAL_UART_Receive_IT+0x24>
 8005f62:	88fb      	ldrh	r3, [r7, #6]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d101      	bne.n	8005f6c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e03b      	b.n	8005fe4 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d101      	bne.n	8005f7a <HAL_UART_Receive_IT+0x36>
 8005f76:	2302      	movs	r3, #2
 8005f78:	e034      	b.n	8005fe4 <HAL_UART_Receive_IT+0xa0>
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a17      	ldr	r2, [pc, #92]	; (8005fec <HAL_UART_Receive_IT+0xa8>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d01f      	beq.n	8005fd2 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d018      	beq.n	8005fd2 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	e853 3f00 	ldrex	r3, [r3]
 8005fac:	613b      	str	r3, [r7, #16]
   return(result);
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005fb4:	627b      	str	r3, [r7, #36]	; 0x24
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	461a      	mov	r2, r3
 8005fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fbe:	623b      	str	r3, [r7, #32]
 8005fc0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc2:	69f9      	ldr	r1, [r7, #28]
 8005fc4:	6a3a      	ldr	r2, [r7, #32]
 8005fc6:	e841 2300 	strex	r3, r2, [r1]
 8005fca:	61bb      	str	r3, [r7, #24]
   return(result);
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d1e6      	bne.n	8005fa0 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005fd2:	88fb      	ldrh	r3, [r7, #6]
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	68b9      	ldr	r1, [r7, #8]
 8005fd8:	68f8      	ldr	r0, [r7, #12]
 8005fda:	f000 fff3 	bl	8006fc4 <UART_Start_Receive_IT>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	e000      	b.n	8005fe4 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005fe2:	2302      	movs	r3, #2
  }
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3728      	adds	r7, #40	; 0x28
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	40008000 	.word	0x40008000

08005ff0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b0ba      	sub	sp, #232	; 0xe8
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	69db      	ldr	r3, [r3, #28]
 8005ffe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006016:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800601a:	f640 030f 	movw	r3, #2063	; 0x80f
 800601e:	4013      	ands	r3, r2
 8006020:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006024:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006028:	2b00      	cmp	r3, #0
 800602a:	d11b      	bne.n	8006064 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800602c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006030:	f003 0320 	and.w	r3, r3, #32
 8006034:	2b00      	cmp	r3, #0
 8006036:	d015      	beq.n	8006064 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800603c:	f003 0320 	and.w	r3, r3, #32
 8006040:	2b00      	cmp	r3, #0
 8006042:	d105      	bne.n	8006050 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006044:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006048:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800604c:	2b00      	cmp	r3, #0
 800604e:	d009      	beq.n	8006064 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006054:	2b00      	cmp	r3, #0
 8006056:	f000 82d6 	beq.w	8006606 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	4798      	blx	r3
      }
      return;
 8006062:	e2d0      	b.n	8006606 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8006064:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006068:	2b00      	cmp	r3, #0
 800606a:	f000 811f 	beq.w	80062ac <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800606e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006072:	4b8b      	ldr	r3, [pc, #556]	; (80062a0 <HAL_UART_IRQHandler+0x2b0>)
 8006074:	4013      	ands	r3, r2
 8006076:	2b00      	cmp	r3, #0
 8006078:	d106      	bne.n	8006088 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800607a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800607e:	4b89      	ldr	r3, [pc, #548]	; (80062a4 <HAL_UART_IRQHandler+0x2b4>)
 8006080:	4013      	ands	r3, r2
 8006082:	2b00      	cmp	r3, #0
 8006084:	f000 8112 	beq.w	80062ac <HAL_UART_IRQHandler+0x2bc>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800608c:	f003 0301 	and.w	r3, r3, #1
 8006090:	2b00      	cmp	r3, #0
 8006092:	d011      	beq.n	80060b8 <HAL_UART_IRQHandler+0xc8>
 8006094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800609c:	2b00      	cmp	r3, #0
 800609e:	d00b      	beq.n	80060b8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2201      	movs	r2, #1
 80060a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060ae:	f043 0201 	orr.w	r2, r3, #1
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060bc:	f003 0302 	and.w	r3, r3, #2
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d011      	beq.n	80060e8 <HAL_UART_IRQHandler+0xf8>
 80060c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060c8:	f003 0301 	and.w	r3, r3, #1
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d00b      	beq.n	80060e8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2202      	movs	r2, #2
 80060d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060de:	f043 0204 	orr.w	r2, r3, #4
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060ec:	f003 0304 	and.w	r3, r3, #4
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d011      	beq.n	8006118 <HAL_UART_IRQHandler+0x128>
 80060f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060f8:	f003 0301 	and.w	r3, r3, #1
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d00b      	beq.n	8006118 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	2204      	movs	r2, #4
 8006106:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800610e:	f043 0202 	orr.w	r2, r3, #2
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006118:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800611c:	f003 0308 	and.w	r3, r3, #8
 8006120:	2b00      	cmp	r3, #0
 8006122:	d017      	beq.n	8006154 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006124:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006128:	f003 0320 	and.w	r3, r3, #32
 800612c:	2b00      	cmp	r3, #0
 800612e:	d105      	bne.n	800613c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006130:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006134:	4b5a      	ldr	r3, [pc, #360]	; (80062a0 <HAL_UART_IRQHandler+0x2b0>)
 8006136:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006138:	2b00      	cmp	r3, #0
 800613a:	d00b      	beq.n	8006154 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2208      	movs	r2, #8
 8006142:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800614a:	f043 0208 	orr.w	r2, r3, #8
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006158:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800615c:	2b00      	cmp	r3, #0
 800615e:	d012      	beq.n	8006186 <HAL_UART_IRQHandler+0x196>
 8006160:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006164:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d00c      	beq.n	8006186 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006174:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800617c:	f043 0220 	orr.w	r2, r3, #32
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800618c:	2b00      	cmp	r3, #0
 800618e:	f000 823c 	beq.w	800660a <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006196:	f003 0320 	and.w	r3, r3, #32
 800619a:	2b00      	cmp	r3, #0
 800619c:	d013      	beq.n	80061c6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800619e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061a2:	f003 0320 	and.w	r3, r3, #32
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d105      	bne.n	80061b6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80061aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d007      	beq.n	80061c6 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d003      	beq.n	80061c6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80061cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061da:	2b40      	cmp	r3, #64	; 0x40
 80061dc:	d005      	beq.n	80061ea <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80061de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80061e2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d04f      	beq.n	800628a <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f001 f814 	bl	8007218 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061fa:	2b40      	cmp	r3, #64	; 0x40
 80061fc:	d141      	bne.n	8006282 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	3308      	adds	r3, #8
 8006204:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006208:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800620c:	e853 3f00 	ldrex	r3, [r3]
 8006210:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006214:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006218:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800621c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	3308      	adds	r3, #8
 8006226:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800622a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800622e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006232:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006236:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800623a:	e841 2300 	strex	r3, r2, [r1]
 800623e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006242:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006246:	2b00      	cmp	r3, #0
 8006248:	d1d9      	bne.n	80061fe <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800624e:	2b00      	cmp	r3, #0
 8006250:	d013      	beq.n	800627a <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006256:	4a14      	ldr	r2, [pc, #80]	; (80062a8 <HAL_UART_IRQHandler+0x2b8>)
 8006258:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800625e:	4618      	mov	r0, r3
 8006260:	f7fb fdb5 	bl	8001dce <HAL_DMA_Abort_IT>
 8006264:	4603      	mov	r3, r0
 8006266:	2b00      	cmp	r3, #0
 8006268:	d017      	beq.n	800629a <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800626e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8006274:	4610      	mov	r0, r2
 8006276:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006278:	e00f      	b.n	800629a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 f9da 	bl	8006634 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006280:	e00b      	b.n	800629a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f000 f9d6 	bl	8006634 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006288:	e007      	b.n	800629a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 f9d2 	bl	8006634 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8006298:	e1b7      	b.n	800660a <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800629a:	bf00      	nop
    return;
 800629c:	e1b5      	b.n	800660a <HAL_UART_IRQHandler+0x61a>
 800629e:	bf00      	nop
 80062a0:	10000001 	.word	0x10000001
 80062a4:	04000120 	.word	0x04000120
 80062a8:	080072e5 	.word	0x080072e5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	f040 814a 	bne.w	800654a <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80062b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062ba:	f003 0310 	and.w	r3, r3, #16
 80062be:	2b00      	cmp	r3, #0
 80062c0:	f000 8143 	beq.w	800654a <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80062c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062c8:	f003 0310 	and.w	r3, r3, #16
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f000 813c 	beq.w	800654a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2210      	movs	r2, #16
 80062d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062e4:	2b40      	cmp	r3, #64	; 0x40
 80062e6:	f040 80b5 	bne.w	8006454 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80062f6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	f000 8187 	beq.w	800660e <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006306:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800630a:	429a      	cmp	r2, r3
 800630c:	f080 817f 	bcs.w	800660e <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006316:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 0320 	and.w	r3, r3, #32
 8006326:	2b00      	cmp	r3, #0
 8006328:	f040 8086 	bne.w	8006438 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006334:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006338:	e853 3f00 	ldrex	r3, [r3]
 800633c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006340:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006344:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006348:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	461a      	mov	r2, r3
 8006352:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006356:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800635a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006362:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006366:	e841 2300 	strex	r3, r2, [r1]
 800636a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800636e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1da      	bne.n	800632c <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	3308      	adds	r3, #8
 800637c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800637e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006380:	e853 3f00 	ldrex	r3, [r3]
 8006384:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006386:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006388:	f023 0301 	bic.w	r3, r3, #1
 800638c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	3308      	adds	r3, #8
 8006396:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800639a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800639e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80063a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80063a6:	e841 2300 	strex	r3, r2, [r1]
 80063aa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80063ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d1e1      	bne.n	8006376 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	3308      	adds	r3, #8
 80063b8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80063bc:	e853 3f00 	ldrex	r3, [r3]
 80063c0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80063c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80063c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	3308      	adds	r3, #8
 80063d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80063d6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80063d8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063da:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80063dc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80063de:	e841 2300 	strex	r3, r2, [r1]
 80063e2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80063e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d1e3      	bne.n	80063b2 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2220      	movs	r2, #32
 80063ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006400:	e853 3f00 	ldrex	r3, [r3]
 8006404:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006406:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006408:	f023 0310 	bic.w	r3, r3, #16
 800640c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	461a      	mov	r2, r3
 8006416:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800641a:	65bb      	str	r3, [r7, #88]	; 0x58
 800641c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800641e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006420:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006422:	e841 2300 	strex	r3, r2, [r1]
 8006426:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006428:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800642a:	2b00      	cmp	r3, #0
 800642c:	d1e4      	bne.n	80063f8 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006432:	4618      	mov	r0, r3
 8006434:	f7fb fc6f 	bl	8001d16 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006444:	b29b      	uxth	r3, r3
 8006446:	1ad3      	subs	r3, r2, r3
 8006448:	b29b      	uxth	r3, r3
 800644a:	4619      	mov	r1, r3
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f000 f8fb 	bl	8006648 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006452:	e0dc      	b.n	800660e <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006460:	b29b      	uxth	r3, r3
 8006462:	1ad3      	subs	r3, r2, r3
 8006464:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800646e:	b29b      	uxth	r3, r3
 8006470:	2b00      	cmp	r3, #0
 8006472:	f000 80ce 	beq.w	8006612 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8006476:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800647a:	2b00      	cmp	r3, #0
 800647c:	f000 80c9 	beq.w	8006612 <HAL_UART_IRQHandler+0x622>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006488:	e853 3f00 	ldrex	r3, [r3]
 800648c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800648e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006490:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006494:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	461a      	mov	r2, r3
 800649e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80064a2:	647b      	str	r3, [r7, #68]	; 0x44
 80064a4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80064a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80064aa:	e841 2300 	strex	r3, r2, [r1]
 80064ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80064b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d1e4      	bne.n	8006480 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	3308      	adds	r3, #8
 80064bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c0:	e853 3f00 	ldrex	r3, [r3]
 80064c4:	623b      	str	r3, [r7, #32]
   return(result);
 80064c6:	6a3b      	ldr	r3, [r7, #32]
 80064c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064cc:	f023 0301 	bic.w	r3, r3, #1
 80064d0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	3308      	adds	r3, #8
 80064da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80064de:	633a      	str	r2, [r7, #48]	; 0x30
 80064e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80064e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064e6:	e841 2300 	strex	r3, r2, [r1]
 80064ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80064ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d1e1      	bne.n	80064b6 <HAL_UART_IRQHandler+0x4c6>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2220      	movs	r2, #32
 80064f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	e853 3f00 	ldrex	r3, [r3]
 8006512:	60fb      	str	r3, [r7, #12]
   return(result);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f023 0310 	bic.w	r3, r3, #16
 800651a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	461a      	mov	r2, r3
 8006524:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006528:	61fb      	str	r3, [r7, #28]
 800652a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800652c:	69b9      	ldr	r1, [r7, #24]
 800652e:	69fa      	ldr	r2, [r7, #28]
 8006530:	e841 2300 	strex	r3, r2, [r1]
 8006534:	617b      	str	r3, [r7, #20]
   return(result);
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d1e4      	bne.n	8006506 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800653c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006540:	4619      	mov	r1, r3
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 f880 	bl	8006648 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006548:	e063      	b.n	8006612 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800654a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800654e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006552:	2b00      	cmp	r3, #0
 8006554:	d00e      	beq.n	8006574 <HAL_UART_IRQHandler+0x584>
 8006556:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800655a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800655e:	2b00      	cmp	r3, #0
 8006560:	d008      	beq.n	8006574 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800656a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f001 fb57 	bl	8007c20 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006572:	e051      	b.n	8006618 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800657c:	2b00      	cmp	r3, #0
 800657e:	d014      	beq.n	80065aa <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006588:	2b00      	cmp	r3, #0
 800658a:	d105      	bne.n	8006598 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800658c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006590:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006594:	2b00      	cmp	r3, #0
 8006596:	d008      	beq.n	80065aa <HAL_UART_IRQHandler+0x5ba>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800659c:	2b00      	cmp	r3, #0
 800659e:	d03a      	beq.n	8006616 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	4798      	blx	r3
    }
    return;
 80065a8:	e035      	b.n	8006616 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80065aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d009      	beq.n	80065ca <HAL_UART_IRQHandler+0x5da>
 80065b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d003      	beq.n	80065ca <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 fea4 	bl	8007310 <UART_EndTransmit_IT>
    return;
 80065c8:	e026      	b.n	8006618 <HAL_UART_IRQHandler+0x628>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80065ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d009      	beq.n	80065ea <HAL_UART_IRQHandler+0x5fa>
 80065d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065da:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d003      	beq.n	80065ea <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f001 fb30 	bl	8007c48 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80065e8:	e016      	b.n	8006618 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80065ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d010      	beq.n	8006618 <HAL_UART_IRQHandler+0x628>
 80065f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	da0c      	bge.n	8006618 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f001 fb18 	bl	8007c34 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006604:	e008      	b.n	8006618 <HAL_UART_IRQHandler+0x628>
      return;
 8006606:	bf00      	nop
 8006608:	e006      	b.n	8006618 <HAL_UART_IRQHandler+0x628>
    return;
 800660a:	bf00      	nop
 800660c:	e004      	b.n	8006618 <HAL_UART_IRQHandler+0x628>
      return;
 800660e:	bf00      	nop
 8006610:	e002      	b.n	8006618 <HAL_UART_IRQHandler+0x628>
      return;
 8006612:	bf00      	nop
 8006614:	e000      	b.n	8006618 <HAL_UART_IRQHandler+0x628>
    return;
 8006616:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8006618:	37e8      	adds	r7, #232	; 0xe8
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}
 800661e:	bf00      	nop

08006620 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006628:	bf00      	nop
 800662a:	370c      	adds	r7, #12
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800663c:	bf00      	nop
 800663e:	370c      	adds	r7, #12
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	460b      	mov	r3, r1
 8006652:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006654:	bf00      	nop
 8006656:	370c      	adds	r7, #12
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006664:	b08c      	sub	sp, #48	; 0x30
 8006666:	af00      	add	r7, sp, #0
 8006668:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800666a:	2300      	movs	r3, #0
 800666c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	689a      	ldr	r2, [r3, #8]
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	691b      	ldr	r3, [r3, #16]
 8006678:	431a      	orrs	r2, r3
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	695b      	ldr	r3, [r3, #20]
 800667e:	431a      	orrs	r2, r3
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	69db      	ldr	r3, [r3, #28]
 8006684:	4313      	orrs	r3, r2
 8006686:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	4baa      	ldr	r3, [pc, #680]	; (8006938 <UART_SetConfig+0x2d8>)
 8006690:	4013      	ands	r3, r2
 8006692:	697a      	ldr	r2, [r7, #20]
 8006694:	6812      	ldr	r2, [r2, #0]
 8006696:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006698:	430b      	orrs	r3, r1
 800669a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	68da      	ldr	r2, [r3, #12]
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	430a      	orrs	r2, r1
 80066b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	699b      	ldr	r3, [r3, #24]
 80066b6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a9f      	ldr	r2, [pc, #636]	; (800693c <UART_SetConfig+0x2dc>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d004      	beq.n	80066cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	6a1b      	ldr	r3, [r3, #32]
 80066c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066c8:	4313      	orrs	r3, r2
 80066ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80066d6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80066da:	697a      	ldr	r2, [r7, #20]
 80066dc:	6812      	ldr	r2, [r2, #0]
 80066de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80066e0:	430b      	orrs	r3, r1
 80066e2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066ea:	f023 010f 	bic.w	r1, r3, #15
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	430a      	orrs	r2, r1
 80066f8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a90      	ldr	r2, [pc, #576]	; (8006940 <UART_SetConfig+0x2e0>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d125      	bne.n	8006750 <UART_SetConfig+0xf0>
 8006704:	4b8f      	ldr	r3, [pc, #572]	; (8006944 <UART_SetConfig+0x2e4>)
 8006706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800670a:	f003 0303 	and.w	r3, r3, #3
 800670e:	2b03      	cmp	r3, #3
 8006710:	d81a      	bhi.n	8006748 <UART_SetConfig+0xe8>
 8006712:	a201      	add	r2, pc, #4	; (adr r2, 8006718 <UART_SetConfig+0xb8>)
 8006714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006718:	08006729 	.word	0x08006729
 800671c:	08006739 	.word	0x08006739
 8006720:	08006731 	.word	0x08006731
 8006724:	08006741 	.word	0x08006741
 8006728:	2301      	movs	r3, #1
 800672a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800672e:	e116      	b.n	800695e <UART_SetConfig+0x2fe>
 8006730:	2302      	movs	r3, #2
 8006732:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006736:	e112      	b.n	800695e <UART_SetConfig+0x2fe>
 8006738:	2304      	movs	r3, #4
 800673a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800673e:	e10e      	b.n	800695e <UART_SetConfig+0x2fe>
 8006740:	2308      	movs	r3, #8
 8006742:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006746:	e10a      	b.n	800695e <UART_SetConfig+0x2fe>
 8006748:	2310      	movs	r3, #16
 800674a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800674e:	e106      	b.n	800695e <UART_SetConfig+0x2fe>
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a7c      	ldr	r2, [pc, #496]	; (8006948 <UART_SetConfig+0x2e8>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d138      	bne.n	80067cc <UART_SetConfig+0x16c>
 800675a:	4b7a      	ldr	r3, [pc, #488]	; (8006944 <UART_SetConfig+0x2e4>)
 800675c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006760:	f003 030c 	and.w	r3, r3, #12
 8006764:	2b0c      	cmp	r3, #12
 8006766:	d82d      	bhi.n	80067c4 <UART_SetConfig+0x164>
 8006768:	a201      	add	r2, pc, #4	; (adr r2, 8006770 <UART_SetConfig+0x110>)
 800676a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800676e:	bf00      	nop
 8006770:	080067a5 	.word	0x080067a5
 8006774:	080067c5 	.word	0x080067c5
 8006778:	080067c5 	.word	0x080067c5
 800677c:	080067c5 	.word	0x080067c5
 8006780:	080067b5 	.word	0x080067b5
 8006784:	080067c5 	.word	0x080067c5
 8006788:	080067c5 	.word	0x080067c5
 800678c:	080067c5 	.word	0x080067c5
 8006790:	080067ad 	.word	0x080067ad
 8006794:	080067c5 	.word	0x080067c5
 8006798:	080067c5 	.word	0x080067c5
 800679c:	080067c5 	.word	0x080067c5
 80067a0:	080067bd 	.word	0x080067bd
 80067a4:	2300      	movs	r3, #0
 80067a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80067aa:	e0d8      	b.n	800695e <UART_SetConfig+0x2fe>
 80067ac:	2302      	movs	r3, #2
 80067ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80067b2:	e0d4      	b.n	800695e <UART_SetConfig+0x2fe>
 80067b4:	2304      	movs	r3, #4
 80067b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80067ba:	e0d0      	b.n	800695e <UART_SetConfig+0x2fe>
 80067bc:	2308      	movs	r3, #8
 80067be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80067c2:	e0cc      	b.n	800695e <UART_SetConfig+0x2fe>
 80067c4:	2310      	movs	r3, #16
 80067c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80067ca:	e0c8      	b.n	800695e <UART_SetConfig+0x2fe>
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a5e      	ldr	r2, [pc, #376]	; (800694c <UART_SetConfig+0x2ec>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d125      	bne.n	8006822 <UART_SetConfig+0x1c2>
 80067d6:	4b5b      	ldr	r3, [pc, #364]	; (8006944 <UART_SetConfig+0x2e4>)
 80067d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067dc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80067e0:	2b30      	cmp	r3, #48	; 0x30
 80067e2:	d016      	beq.n	8006812 <UART_SetConfig+0x1b2>
 80067e4:	2b30      	cmp	r3, #48	; 0x30
 80067e6:	d818      	bhi.n	800681a <UART_SetConfig+0x1ba>
 80067e8:	2b20      	cmp	r3, #32
 80067ea:	d00a      	beq.n	8006802 <UART_SetConfig+0x1a2>
 80067ec:	2b20      	cmp	r3, #32
 80067ee:	d814      	bhi.n	800681a <UART_SetConfig+0x1ba>
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d002      	beq.n	80067fa <UART_SetConfig+0x19a>
 80067f4:	2b10      	cmp	r3, #16
 80067f6:	d008      	beq.n	800680a <UART_SetConfig+0x1aa>
 80067f8:	e00f      	b.n	800681a <UART_SetConfig+0x1ba>
 80067fa:	2300      	movs	r3, #0
 80067fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006800:	e0ad      	b.n	800695e <UART_SetConfig+0x2fe>
 8006802:	2302      	movs	r3, #2
 8006804:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006808:	e0a9      	b.n	800695e <UART_SetConfig+0x2fe>
 800680a:	2304      	movs	r3, #4
 800680c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006810:	e0a5      	b.n	800695e <UART_SetConfig+0x2fe>
 8006812:	2308      	movs	r3, #8
 8006814:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006818:	e0a1      	b.n	800695e <UART_SetConfig+0x2fe>
 800681a:	2310      	movs	r3, #16
 800681c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006820:	e09d      	b.n	800695e <UART_SetConfig+0x2fe>
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a4a      	ldr	r2, [pc, #296]	; (8006950 <UART_SetConfig+0x2f0>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d125      	bne.n	8006878 <UART_SetConfig+0x218>
 800682c:	4b45      	ldr	r3, [pc, #276]	; (8006944 <UART_SetConfig+0x2e4>)
 800682e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006832:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006836:	2bc0      	cmp	r3, #192	; 0xc0
 8006838:	d016      	beq.n	8006868 <UART_SetConfig+0x208>
 800683a:	2bc0      	cmp	r3, #192	; 0xc0
 800683c:	d818      	bhi.n	8006870 <UART_SetConfig+0x210>
 800683e:	2b80      	cmp	r3, #128	; 0x80
 8006840:	d00a      	beq.n	8006858 <UART_SetConfig+0x1f8>
 8006842:	2b80      	cmp	r3, #128	; 0x80
 8006844:	d814      	bhi.n	8006870 <UART_SetConfig+0x210>
 8006846:	2b00      	cmp	r3, #0
 8006848:	d002      	beq.n	8006850 <UART_SetConfig+0x1f0>
 800684a:	2b40      	cmp	r3, #64	; 0x40
 800684c:	d008      	beq.n	8006860 <UART_SetConfig+0x200>
 800684e:	e00f      	b.n	8006870 <UART_SetConfig+0x210>
 8006850:	2300      	movs	r3, #0
 8006852:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006856:	e082      	b.n	800695e <UART_SetConfig+0x2fe>
 8006858:	2302      	movs	r3, #2
 800685a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800685e:	e07e      	b.n	800695e <UART_SetConfig+0x2fe>
 8006860:	2304      	movs	r3, #4
 8006862:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006866:	e07a      	b.n	800695e <UART_SetConfig+0x2fe>
 8006868:	2308      	movs	r3, #8
 800686a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800686e:	e076      	b.n	800695e <UART_SetConfig+0x2fe>
 8006870:	2310      	movs	r3, #16
 8006872:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006876:	e072      	b.n	800695e <UART_SetConfig+0x2fe>
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a35      	ldr	r2, [pc, #212]	; (8006954 <UART_SetConfig+0x2f4>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d12a      	bne.n	80068d8 <UART_SetConfig+0x278>
 8006882:	4b30      	ldr	r3, [pc, #192]	; (8006944 <UART_SetConfig+0x2e4>)
 8006884:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006888:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800688c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006890:	d01a      	beq.n	80068c8 <UART_SetConfig+0x268>
 8006892:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006896:	d81b      	bhi.n	80068d0 <UART_SetConfig+0x270>
 8006898:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800689c:	d00c      	beq.n	80068b8 <UART_SetConfig+0x258>
 800689e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068a2:	d815      	bhi.n	80068d0 <UART_SetConfig+0x270>
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d003      	beq.n	80068b0 <UART_SetConfig+0x250>
 80068a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068ac:	d008      	beq.n	80068c0 <UART_SetConfig+0x260>
 80068ae:	e00f      	b.n	80068d0 <UART_SetConfig+0x270>
 80068b0:	2300      	movs	r3, #0
 80068b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068b6:	e052      	b.n	800695e <UART_SetConfig+0x2fe>
 80068b8:	2302      	movs	r3, #2
 80068ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068be:	e04e      	b.n	800695e <UART_SetConfig+0x2fe>
 80068c0:	2304      	movs	r3, #4
 80068c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068c6:	e04a      	b.n	800695e <UART_SetConfig+0x2fe>
 80068c8:	2308      	movs	r3, #8
 80068ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068ce:	e046      	b.n	800695e <UART_SetConfig+0x2fe>
 80068d0:	2310      	movs	r3, #16
 80068d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80068d6:	e042      	b.n	800695e <UART_SetConfig+0x2fe>
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a17      	ldr	r2, [pc, #92]	; (800693c <UART_SetConfig+0x2dc>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d13a      	bne.n	8006958 <UART_SetConfig+0x2f8>
 80068e2:	4b18      	ldr	r3, [pc, #96]	; (8006944 <UART_SetConfig+0x2e4>)
 80068e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068e8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80068ec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80068f0:	d01a      	beq.n	8006928 <UART_SetConfig+0x2c8>
 80068f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80068f6:	d81b      	bhi.n	8006930 <UART_SetConfig+0x2d0>
 80068f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068fc:	d00c      	beq.n	8006918 <UART_SetConfig+0x2b8>
 80068fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006902:	d815      	bhi.n	8006930 <UART_SetConfig+0x2d0>
 8006904:	2b00      	cmp	r3, #0
 8006906:	d003      	beq.n	8006910 <UART_SetConfig+0x2b0>
 8006908:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800690c:	d008      	beq.n	8006920 <UART_SetConfig+0x2c0>
 800690e:	e00f      	b.n	8006930 <UART_SetConfig+0x2d0>
 8006910:	2300      	movs	r3, #0
 8006912:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006916:	e022      	b.n	800695e <UART_SetConfig+0x2fe>
 8006918:	2302      	movs	r3, #2
 800691a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800691e:	e01e      	b.n	800695e <UART_SetConfig+0x2fe>
 8006920:	2304      	movs	r3, #4
 8006922:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006926:	e01a      	b.n	800695e <UART_SetConfig+0x2fe>
 8006928:	2308      	movs	r3, #8
 800692a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800692e:	e016      	b.n	800695e <UART_SetConfig+0x2fe>
 8006930:	2310      	movs	r3, #16
 8006932:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006936:	e012      	b.n	800695e <UART_SetConfig+0x2fe>
 8006938:	cfff69f3 	.word	0xcfff69f3
 800693c:	40008000 	.word	0x40008000
 8006940:	40013800 	.word	0x40013800
 8006944:	40021000 	.word	0x40021000
 8006948:	40004400 	.word	0x40004400
 800694c:	40004800 	.word	0x40004800
 8006950:	40004c00 	.word	0x40004c00
 8006954:	40005000 	.word	0x40005000
 8006958:	2310      	movs	r3, #16
 800695a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4aae      	ldr	r2, [pc, #696]	; (8006c1c <UART_SetConfig+0x5bc>)
 8006964:	4293      	cmp	r3, r2
 8006966:	f040 8097 	bne.w	8006a98 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800696a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800696e:	2b08      	cmp	r3, #8
 8006970:	d823      	bhi.n	80069ba <UART_SetConfig+0x35a>
 8006972:	a201      	add	r2, pc, #4	; (adr r2, 8006978 <UART_SetConfig+0x318>)
 8006974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006978:	0800699d 	.word	0x0800699d
 800697c:	080069bb 	.word	0x080069bb
 8006980:	080069a5 	.word	0x080069a5
 8006984:	080069bb 	.word	0x080069bb
 8006988:	080069ab 	.word	0x080069ab
 800698c:	080069bb 	.word	0x080069bb
 8006990:	080069bb 	.word	0x080069bb
 8006994:	080069bb 	.word	0x080069bb
 8006998:	080069b3 	.word	0x080069b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800699c:	f7fd f8cc 	bl	8003b38 <HAL_RCC_GetPCLK1Freq>
 80069a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80069a2:	e010      	b.n	80069c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069a4:	4b9e      	ldr	r3, [pc, #632]	; (8006c20 <UART_SetConfig+0x5c0>)
 80069a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80069a8:	e00d      	b.n	80069c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069aa:	f7fd f82d 	bl	8003a08 <HAL_RCC_GetSysClockFreq>
 80069ae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80069b0:	e009      	b.n	80069c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80069b8:	e005      	b.n	80069c6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80069ba:	2300      	movs	r3, #0
 80069bc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80069c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80069c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	f000 8130 	beq.w	8006c2e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d2:	4a94      	ldr	r2, [pc, #592]	; (8006c24 <UART_SetConfig+0x5c4>)
 80069d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80069d8:	461a      	mov	r2, r3
 80069da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80069e0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	685a      	ldr	r2, [r3, #4]
 80069e6:	4613      	mov	r3, r2
 80069e8:	005b      	lsls	r3, r3, #1
 80069ea:	4413      	add	r3, r2
 80069ec:	69ba      	ldr	r2, [r7, #24]
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d305      	bcc.n	80069fe <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80069f8:	69ba      	ldr	r2, [r7, #24]
 80069fa:	429a      	cmp	r2, r3
 80069fc:	d903      	bls.n	8006a06 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80069fe:	2301      	movs	r3, #1
 8006a00:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006a04:	e113      	b.n	8006c2e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a08:	2200      	movs	r2, #0
 8006a0a:	60bb      	str	r3, [r7, #8]
 8006a0c:	60fa      	str	r2, [r7, #12]
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a12:	4a84      	ldr	r2, [pc, #528]	; (8006c24 <UART_SetConfig+0x5c4>)
 8006a14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	603b      	str	r3, [r7, #0]
 8006a1e:	607a      	str	r2, [r7, #4]
 8006a20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a24:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006a28:	f7f9 fbe8 	bl	80001fc <__aeabi_uldivmod>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	460b      	mov	r3, r1
 8006a30:	4610      	mov	r0, r2
 8006a32:	4619      	mov	r1, r3
 8006a34:	f04f 0200 	mov.w	r2, #0
 8006a38:	f04f 0300 	mov.w	r3, #0
 8006a3c:	020b      	lsls	r3, r1, #8
 8006a3e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006a42:	0202      	lsls	r2, r0, #8
 8006a44:	6979      	ldr	r1, [r7, #20]
 8006a46:	6849      	ldr	r1, [r1, #4]
 8006a48:	0849      	lsrs	r1, r1, #1
 8006a4a:	2000      	movs	r0, #0
 8006a4c:	460c      	mov	r4, r1
 8006a4e:	4605      	mov	r5, r0
 8006a50:	eb12 0804 	adds.w	r8, r2, r4
 8006a54:	eb43 0905 	adc.w	r9, r3, r5
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	469a      	mov	sl, r3
 8006a60:	4693      	mov	fp, r2
 8006a62:	4652      	mov	r2, sl
 8006a64:	465b      	mov	r3, fp
 8006a66:	4640      	mov	r0, r8
 8006a68:	4649      	mov	r1, r9
 8006a6a:	f7f9 fbc7 	bl	80001fc <__aeabi_uldivmod>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	460b      	mov	r3, r1
 8006a72:	4613      	mov	r3, r2
 8006a74:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006a76:	6a3b      	ldr	r3, [r7, #32]
 8006a78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a7c:	d308      	bcc.n	8006a90 <UART_SetConfig+0x430>
 8006a7e:	6a3b      	ldr	r3, [r7, #32]
 8006a80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a84:	d204      	bcs.n	8006a90 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	6a3a      	ldr	r2, [r7, #32]
 8006a8c:	60da      	str	r2, [r3, #12]
 8006a8e:	e0ce      	b.n	8006c2e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006a96:	e0ca      	b.n	8006c2e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	69db      	ldr	r3, [r3, #28]
 8006a9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006aa0:	d166      	bne.n	8006b70 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006aa2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006aa6:	2b08      	cmp	r3, #8
 8006aa8:	d827      	bhi.n	8006afa <UART_SetConfig+0x49a>
 8006aaa:	a201      	add	r2, pc, #4	; (adr r2, 8006ab0 <UART_SetConfig+0x450>)
 8006aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ab0:	08006ad5 	.word	0x08006ad5
 8006ab4:	08006add 	.word	0x08006add
 8006ab8:	08006ae5 	.word	0x08006ae5
 8006abc:	08006afb 	.word	0x08006afb
 8006ac0:	08006aeb 	.word	0x08006aeb
 8006ac4:	08006afb 	.word	0x08006afb
 8006ac8:	08006afb 	.word	0x08006afb
 8006acc:	08006afb 	.word	0x08006afb
 8006ad0:	08006af3 	.word	0x08006af3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ad4:	f7fd f830 	bl	8003b38 <HAL_RCC_GetPCLK1Freq>
 8006ad8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006ada:	e014      	b.n	8006b06 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006adc:	f7fd f842 	bl	8003b64 <HAL_RCC_GetPCLK2Freq>
 8006ae0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006ae2:	e010      	b.n	8006b06 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ae4:	4b4e      	ldr	r3, [pc, #312]	; (8006c20 <UART_SetConfig+0x5c0>)
 8006ae6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006ae8:	e00d      	b.n	8006b06 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006aea:	f7fc ff8d 	bl	8003a08 <HAL_RCC_GetSysClockFreq>
 8006aee:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006af0:	e009      	b.n	8006b06 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006af2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006af6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006af8:	e005      	b.n	8006b06 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006afa:	2300      	movs	r3, #0
 8006afc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006afe:	2301      	movs	r3, #1
 8006b00:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006b04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f000 8090 	beq.w	8006c2e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b12:	4a44      	ldr	r2, [pc, #272]	; (8006c24 <UART_SetConfig+0x5c4>)
 8006b14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b18:	461a      	mov	r2, r3
 8006b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b20:	005a      	lsls	r2, r3, #1
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	085b      	lsrs	r3, r3, #1
 8006b28:	441a      	add	r2, r3
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b32:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b34:	6a3b      	ldr	r3, [r7, #32]
 8006b36:	2b0f      	cmp	r3, #15
 8006b38:	d916      	bls.n	8006b68 <UART_SetConfig+0x508>
 8006b3a:	6a3b      	ldr	r3, [r7, #32]
 8006b3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b40:	d212      	bcs.n	8006b68 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b42:	6a3b      	ldr	r3, [r7, #32]
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	f023 030f 	bic.w	r3, r3, #15
 8006b4a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b4c:	6a3b      	ldr	r3, [r7, #32]
 8006b4e:	085b      	lsrs	r3, r3, #1
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	f003 0307 	and.w	r3, r3, #7
 8006b56:	b29a      	uxth	r2, r3
 8006b58:	8bfb      	ldrh	r3, [r7, #30]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	8bfa      	ldrh	r2, [r7, #30]
 8006b64:	60da      	str	r2, [r3, #12]
 8006b66:	e062      	b.n	8006c2e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006b6e:	e05e      	b.n	8006c2e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b70:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006b74:	2b08      	cmp	r3, #8
 8006b76:	d828      	bhi.n	8006bca <UART_SetConfig+0x56a>
 8006b78:	a201      	add	r2, pc, #4	; (adr r2, 8006b80 <UART_SetConfig+0x520>)
 8006b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b7e:	bf00      	nop
 8006b80:	08006ba5 	.word	0x08006ba5
 8006b84:	08006bad 	.word	0x08006bad
 8006b88:	08006bb5 	.word	0x08006bb5
 8006b8c:	08006bcb 	.word	0x08006bcb
 8006b90:	08006bbb 	.word	0x08006bbb
 8006b94:	08006bcb 	.word	0x08006bcb
 8006b98:	08006bcb 	.word	0x08006bcb
 8006b9c:	08006bcb 	.word	0x08006bcb
 8006ba0:	08006bc3 	.word	0x08006bc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ba4:	f7fc ffc8 	bl	8003b38 <HAL_RCC_GetPCLK1Freq>
 8006ba8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006baa:	e014      	b.n	8006bd6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006bac:	f7fc ffda 	bl	8003b64 <HAL_RCC_GetPCLK2Freq>
 8006bb0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006bb2:	e010      	b.n	8006bd6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bb4:	4b1a      	ldr	r3, [pc, #104]	; (8006c20 <UART_SetConfig+0x5c0>)
 8006bb6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006bb8:	e00d      	b.n	8006bd6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006bba:	f7fc ff25 	bl	8003a08 <HAL_RCC_GetSysClockFreq>
 8006bbe:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006bc0:	e009      	b.n	8006bd6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006bc6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006bc8:	e005      	b.n	8006bd6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006bd4:	bf00      	nop
    }

    if (pclk != 0U)
 8006bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d028      	beq.n	8006c2e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be0:	4a10      	ldr	r2, [pc, #64]	; (8006c24 <UART_SetConfig+0x5c4>)
 8006be2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006be6:	461a      	mov	r2, r3
 8006be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bea:	fbb3 f2f2 	udiv	r2, r3, r2
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	085b      	lsrs	r3, r3, #1
 8006bf4:	441a      	add	r2, r3
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bfe:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c00:	6a3b      	ldr	r3, [r7, #32]
 8006c02:	2b0f      	cmp	r3, #15
 8006c04:	d910      	bls.n	8006c28 <UART_SetConfig+0x5c8>
 8006c06:	6a3b      	ldr	r3, [r7, #32]
 8006c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c0c:	d20c      	bcs.n	8006c28 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c0e:	6a3b      	ldr	r3, [r7, #32]
 8006c10:	b29a      	uxth	r2, r3
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	60da      	str	r2, [r3, #12]
 8006c18:	e009      	b.n	8006c2e <UART_SetConfig+0x5ce>
 8006c1a:	bf00      	nop
 8006c1c:	40008000 	.word	0x40008000
 8006c20:	00f42400 	.word	0x00f42400
 8006c24:	0800cf44 	.word	0x0800cf44
      }
      else
      {
        ret = HAL_ERROR;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	2201      	movs	r2, #1
 8006c32:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	2200      	movs	r2, #0
 8006c42:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	2200      	movs	r2, #0
 8006c48:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8006c4a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3730      	adds	r7, #48	; 0x30
 8006c52:	46bd      	mov	sp, r7
 8006c54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006c58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c64:	f003 0301 	and.w	r3, r3, #1
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d00a      	beq.n	8006c82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	430a      	orrs	r2, r1
 8006c80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c86:	f003 0302 	and.w	r3, r3, #2
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00a      	beq.n	8006ca4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	430a      	orrs	r2, r1
 8006ca2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ca8:	f003 0304 	and.w	r3, r3, #4
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d00a      	beq.n	8006cc6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	430a      	orrs	r2, r1
 8006cc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cca:	f003 0308 	and.w	r3, r3, #8
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d00a      	beq.n	8006ce8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	430a      	orrs	r2, r1
 8006ce6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cec:	f003 0310 	and.w	r3, r3, #16
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d00a      	beq.n	8006d0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	430a      	orrs	r2, r1
 8006d08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d0e:	f003 0320 	and.w	r3, r3, #32
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d00a      	beq.n	8006d2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	430a      	orrs	r2, r1
 8006d2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d01a      	beq.n	8006d6e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	430a      	orrs	r2, r1
 8006d4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d56:	d10a      	bne.n	8006d6e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	430a      	orrs	r2, r1
 8006d6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d00a      	beq.n	8006d90 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	430a      	orrs	r2, r1
 8006d8e:	605a      	str	r2, [r3, #4]
  }
}
 8006d90:	bf00      	nop
 8006d92:	370c      	adds	r7, #12
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr

08006d9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b086      	sub	sp, #24
 8006da0:	af02      	add	r7, sp, #8
 8006da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006dac:	f7fa fe72 	bl	8001a94 <HAL_GetTick>
 8006db0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f003 0308 	and.w	r3, r3, #8
 8006dbc:	2b08      	cmp	r3, #8
 8006dbe:	d10e      	bne.n	8006dde <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dc0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006dc4:	9300      	str	r3, [sp, #0]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 f82f 	bl	8006e32 <UART_WaitOnFlagUntilTimeout>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d001      	beq.n	8006dde <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006dda:	2303      	movs	r3, #3
 8006ddc:	e025      	b.n	8006e2a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0304 	and.w	r3, r3, #4
 8006de8:	2b04      	cmp	r3, #4
 8006dea:	d10e      	bne.n	8006e0a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006df0:	9300      	str	r3, [sp, #0]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2200      	movs	r2, #0
 8006df6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 f819 	bl	8006e32 <UART_WaitOnFlagUntilTimeout>
 8006e00:	4603      	mov	r3, r0
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d001      	beq.n	8006e0a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e06:	2303      	movs	r3, #3
 8006e08:	e00f      	b.n	8006e2a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2220      	movs	r2, #32
 8006e0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2220      	movs	r2, #32
 8006e16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006e28:	2300      	movs	r3, #0
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b09c      	sub	sp, #112	; 0x70
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	60f8      	str	r0, [r7, #12]
 8006e3a:	60b9      	str	r1, [r7, #8]
 8006e3c:	603b      	str	r3, [r7, #0]
 8006e3e:	4613      	mov	r3, r2
 8006e40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e42:	e0a9      	b.n	8006f98 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006e46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e4a:	f000 80a5 	beq.w	8006f98 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e4e:	f7fa fe21 	bl	8001a94 <HAL_GetTick>
 8006e52:	4602      	mov	r2, r0
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	1ad3      	subs	r3, r2, r3
 8006e58:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d302      	bcc.n	8006e64 <UART_WaitOnFlagUntilTimeout+0x32>
 8006e5e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d140      	bne.n	8006ee6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e6c:	e853 3f00 	ldrex	r3, [r3]
 8006e70:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006e72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e74:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006e78:	667b      	str	r3, [r7, #100]	; 0x64
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	461a      	mov	r2, r3
 8006e80:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006e82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006e84:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e86:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e88:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006e8a:	e841 2300 	strex	r3, r2, [r1]
 8006e8e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006e90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d1e6      	bne.n	8006e64 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	3308      	adds	r3, #8
 8006e9c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ea0:	e853 3f00 	ldrex	r3, [r3]
 8006ea4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ea8:	f023 0301 	bic.w	r3, r3, #1
 8006eac:	663b      	str	r3, [r7, #96]	; 0x60
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	3308      	adds	r3, #8
 8006eb4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006eb6:	64ba      	str	r2, [r7, #72]	; 0x48
 8006eb8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eba:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006ebc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ebe:	e841 2300 	strex	r3, r2, [r1]
 8006ec2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006ec4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d1e5      	bne.n	8006e96 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2220      	movs	r2, #32
 8006ece:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2220      	movs	r2, #32
 8006ed6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2200      	movs	r2, #0
 8006ede:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8006ee2:	2303      	movs	r3, #3
 8006ee4:	e069      	b.n	8006fba <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 0304 	and.w	r3, r3, #4
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d051      	beq.n	8006f98 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006efe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f02:	d149      	bne.n	8006f98 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f0c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f16:	e853 3f00 	ldrex	r3, [r3]
 8006f1a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f1e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006f22:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	461a      	mov	r2, r3
 8006f2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f2c:	637b      	str	r3, [r7, #52]	; 0x34
 8006f2e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f30:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006f32:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f34:	e841 2300 	strex	r3, r2, [r1]
 8006f38:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d1e6      	bne.n	8006f0e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	3308      	adds	r3, #8
 8006f46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f48:	697b      	ldr	r3, [r7, #20]
 8006f4a:	e853 3f00 	ldrex	r3, [r3]
 8006f4e:	613b      	str	r3, [r7, #16]
   return(result);
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	f023 0301 	bic.w	r3, r3, #1
 8006f56:	66bb      	str	r3, [r7, #104]	; 0x68
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	3308      	adds	r3, #8
 8006f5e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006f60:	623a      	str	r2, [r7, #32]
 8006f62:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f64:	69f9      	ldr	r1, [r7, #28]
 8006f66:	6a3a      	ldr	r2, [r7, #32]
 8006f68:	e841 2300 	strex	r3, r2, [r1]
 8006f6c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f6e:	69bb      	ldr	r3, [r7, #24]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d1e5      	bne.n	8006f40 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2220      	movs	r2, #32
 8006f78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2220      	movs	r2, #32
 8006f80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2220      	movs	r2, #32
 8006f88:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006f94:	2303      	movs	r3, #3
 8006f96:	e010      	b.n	8006fba <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	69da      	ldr	r2, [r3, #28]
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	68ba      	ldr	r2, [r7, #8]
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	bf0c      	ite	eq
 8006fa8:	2301      	moveq	r3, #1
 8006faa:	2300      	movne	r3, #0
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	461a      	mov	r2, r3
 8006fb0:	79fb      	ldrb	r3, [r7, #7]
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	f43f af46 	beq.w	8006e44 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006fb8:	2300      	movs	r3, #0
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3770      	adds	r7, #112	; 0x70
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
	...

08006fc4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b0a3      	sub	sp, #140	; 0x8c
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	60b9      	str	r1, [r7, #8]
 8006fce:	4613      	mov	r3, r2
 8006fd0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	68ba      	ldr	r2, [r7, #8]
 8006fd6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	88fa      	ldrh	r2, [r7, #6]
 8006fdc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	88fa      	ldrh	r2, [r7, #6]
 8006fe4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2200      	movs	r2, #0
 8006fec:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ff6:	d10e      	bne.n	8007016 <UART_Start_Receive_IT+0x52>
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	691b      	ldr	r3, [r3, #16]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d105      	bne.n	800700c <UART_Start_Receive_IT+0x48>
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007006:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800700a:	e02d      	b.n	8007068 <UART_Start_Receive_IT+0xa4>
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	22ff      	movs	r2, #255	; 0xff
 8007010:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007014:	e028      	b.n	8007068 <UART_Start_Receive_IT+0xa4>
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d10d      	bne.n	800703a <UART_Start_Receive_IT+0x76>
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	691b      	ldr	r3, [r3, #16]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d104      	bne.n	8007030 <UART_Start_Receive_IT+0x6c>
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	22ff      	movs	r2, #255	; 0xff
 800702a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800702e:	e01b      	b.n	8007068 <UART_Start_Receive_IT+0xa4>
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	227f      	movs	r2, #127	; 0x7f
 8007034:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007038:	e016      	b.n	8007068 <UART_Start_Receive_IT+0xa4>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007042:	d10d      	bne.n	8007060 <UART_Start_Receive_IT+0x9c>
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	691b      	ldr	r3, [r3, #16]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d104      	bne.n	8007056 <UART_Start_Receive_IT+0x92>
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	227f      	movs	r2, #127	; 0x7f
 8007050:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007054:	e008      	b.n	8007068 <UART_Start_Receive_IT+0xa4>
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	223f      	movs	r2, #63	; 0x3f
 800705a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800705e:	e003      	b.n	8007068 <UART_Start_Receive_IT+0xa4>
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2200      	movs	r2, #0
 8007064:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2200      	movs	r2, #0
 800706c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2222      	movs	r2, #34	; 0x22
 8007074:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	3308      	adds	r3, #8
 800707e:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007080:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007082:	e853 3f00 	ldrex	r3, [r3]
 8007086:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8007088:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800708a:	f043 0301 	orr.w	r3, r3, #1
 800708e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	3308      	adds	r3, #8
 8007098:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800709c:	673a      	str	r2, [r7, #112]	; 0x70
 800709e:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a0:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80070a2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80070a4:	e841 2300 	strex	r3, r2, [r1]
 80070a8:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 80070aa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d1e3      	bne.n	8007078 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80070b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070b8:	d153      	bne.n	8007162 <UART_Start_Receive_IT+0x19e>
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80070c0:	88fa      	ldrh	r2, [r7, #6]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d34d      	bcc.n	8007162 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070ce:	d107      	bne.n	80070e0 <UART_Start_Receive_IT+0x11c>
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	691b      	ldr	r3, [r3, #16]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d103      	bne.n	80070e0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	4a4b      	ldr	r2, [pc, #300]	; (8007208 <UART_Start_Receive_IT+0x244>)
 80070dc:	671a      	str	r2, [r3, #112]	; 0x70
 80070de:	e002      	b.n	80070e6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	4a4a      	ldr	r2, [pc, #296]	; (800720c <UART_Start_Receive_IT+0x248>)
 80070e4:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d01a      	beq.n	800712c <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80070fe:	e853 3f00 	ldrex	r3, [r3]
 8007102:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007104:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007106:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800710a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	461a      	mov	r2, r3
 8007114:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007118:	65fb      	str	r3, [r7, #92]	; 0x5c
 800711a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800711e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007120:	e841 2300 	strex	r3, r2, [r1]
 8007124:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007126:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007128:	2b00      	cmp	r3, #0
 800712a:	d1e4      	bne.n	80070f6 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	3308      	adds	r3, #8
 8007132:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007134:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007136:	e853 3f00 	ldrex	r3, [r3]
 800713a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800713c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800713e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007142:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	3308      	adds	r3, #8
 800714a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800714c:	64ba      	str	r2, [r7, #72]	; 0x48
 800714e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007150:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007152:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007154:	e841 2300 	strex	r3, r2, [r1]
 8007158:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800715a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1e5      	bne.n	800712c <UART_Start_Receive_IT+0x168>
 8007160:	e04a      	b.n	80071f8 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800716a:	d107      	bne.n	800717c <UART_Start_Receive_IT+0x1b8>
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	691b      	ldr	r3, [r3, #16]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d103      	bne.n	800717c <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	4a26      	ldr	r2, [pc, #152]	; (8007210 <UART_Start_Receive_IT+0x24c>)
 8007178:	671a      	str	r2, [r3, #112]	; 0x70
 800717a:	e002      	b.n	8007182 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	4a25      	ldr	r2, [pc, #148]	; (8007214 <UART_Start_Receive_IT+0x250>)
 8007180:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2200      	movs	r2, #0
 8007186:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	691b      	ldr	r3, [r3, #16]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d019      	beq.n	80071c6 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800719a:	e853 3f00 	ldrex	r3, [r3]
 800719e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80071a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a2:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80071a6:	677b      	str	r3, [r7, #116]	; 0x74
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	461a      	mov	r2, r3
 80071ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071b0:	637b      	str	r3, [r7, #52]	; 0x34
 80071b2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80071b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80071b8:	e841 2300 	strex	r3, r2, [r1]
 80071bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80071be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d1e6      	bne.n	8007192 <UART_Start_Receive_IT+0x1ce>
 80071c4:	e018      	b.n	80071f8 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	e853 3f00 	ldrex	r3, [r3]
 80071d2:	613b      	str	r3, [r7, #16]
   return(result);
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	f043 0320 	orr.w	r3, r3, #32
 80071da:	67bb      	str	r3, [r7, #120]	; 0x78
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	461a      	mov	r2, r3
 80071e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071e4:	623b      	str	r3, [r7, #32]
 80071e6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e8:	69f9      	ldr	r1, [r7, #28]
 80071ea:	6a3a      	ldr	r2, [r7, #32]
 80071ec:	e841 2300 	strex	r3, r2, [r1]
 80071f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80071f2:	69bb      	ldr	r3, [r7, #24]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d1e6      	bne.n	80071c6 <UART_Start_Receive_IT+0x202>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80071f8:	2300      	movs	r3, #0
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	378c      	adds	r7, #140	; 0x8c
 80071fe:	46bd      	mov	sp, r7
 8007200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007204:	4770      	bx	lr
 8007206:	bf00      	nop
 8007208:	08007921 	.word	0x08007921
 800720c:	08007629 	.word	0x08007629
 8007210:	080074c7 	.word	0x080074c7
 8007214:	08007367 	.word	0x08007367

08007218 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007218:	b480      	push	{r7}
 800721a:	b095      	sub	sp, #84	; 0x54
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007228:	e853 3f00 	ldrex	r3, [r3]
 800722c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800722e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007230:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007234:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	461a      	mov	r2, r3
 800723c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800723e:	643b      	str	r3, [r7, #64]	; 0x40
 8007240:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007242:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007244:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007246:	e841 2300 	strex	r3, r2, [r1]
 800724a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800724c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800724e:	2b00      	cmp	r3, #0
 8007250:	d1e6      	bne.n	8007220 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	3308      	adds	r3, #8
 8007258:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800725a:	6a3b      	ldr	r3, [r7, #32]
 800725c:	e853 3f00 	ldrex	r3, [r3]
 8007260:	61fb      	str	r3, [r7, #28]
   return(result);
 8007262:	69fb      	ldr	r3, [r7, #28]
 8007264:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007268:	f023 0301 	bic.w	r3, r3, #1
 800726c:	64bb      	str	r3, [r7, #72]	; 0x48
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	3308      	adds	r3, #8
 8007274:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007276:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007278:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800727a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800727c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800727e:	e841 2300 	strex	r3, r2, [r1]
 8007282:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007286:	2b00      	cmp	r3, #0
 8007288:	d1e3      	bne.n	8007252 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800728e:	2b01      	cmp	r3, #1
 8007290:	d118      	bne.n	80072c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	e853 3f00 	ldrex	r3, [r3]
 800729e:	60bb      	str	r3, [r7, #8]
   return(result);
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	f023 0310 	bic.w	r3, r3, #16
 80072a6:	647b      	str	r3, [r7, #68]	; 0x44
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	461a      	mov	r2, r3
 80072ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072b0:	61bb      	str	r3, [r7, #24]
 80072b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b4:	6979      	ldr	r1, [r7, #20]
 80072b6:	69ba      	ldr	r2, [r7, #24]
 80072b8:	e841 2300 	strex	r3, r2, [r1]
 80072bc:	613b      	str	r3, [r7, #16]
   return(result);
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d1e6      	bne.n	8007292 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2220      	movs	r2, #32
 80072c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	671a      	str	r2, [r3, #112]	; 0x70
}
 80072d8:	bf00      	nop
 80072da:	3754      	adds	r7, #84	; 0x54
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr

080072e4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b084      	sub	sp, #16
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007302:	68f8      	ldr	r0, [r7, #12]
 8007304:	f7ff f996 	bl	8006634 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007308:	bf00      	nop
 800730a:	3710      	adds	r7, #16
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b088      	sub	sp, #32
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	e853 3f00 	ldrex	r3, [r3]
 8007324:	60bb      	str	r3, [r7, #8]
   return(result);
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800732c:	61fb      	str	r3, [r7, #28]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	461a      	mov	r2, r3
 8007334:	69fb      	ldr	r3, [r7, #28]
 8007336:	61bb      	str	r3, [r7, #24]
 8007338:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733a:	6979      	ldr	r1, [r7, #20]
 800733c:	69ba      	ldr	r2, [r7, #24]
 800733e:	e841 2300 	strex	r3, r2, [r1]
 8007342:	613b      	str	r3, [r7, #16]
   return(result);
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1e6      	bne.n	8007318 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2220      	movs	r2, #32
 800734e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f7ff f961 	bl	8006620 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800735e:	bf00      	nop
 8007360:	3720      	adds	r7, #32
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}

08007366 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007366:	b580      	push	{r7, lr}
 8007368:	b096      	sub	sp, #88	; 0x58
 800736a:	af00      	add	r7, sp, #0
 800736c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007374:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800737e:	2b22      	cmp	r3, #34	; 0x22
 8007380:	f040 8095 	bne.w	80074ae <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800738a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800738e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007392:	b2d9      	uxtb	r1, r3
 8007394:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007398:	b2da      	uxtb	r2, r3
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800739e:	400a      	ands	r2, r1
 80073a0:	b2d2      	uxtb	r2, r2
 80073a2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073a8:	1c5a      	adds	r2, r3, #1
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	3b01      	subs	r3, #1
 80073b8:	b29a      	uxth	r2, r3
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d178      	bne.n	80074be <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073d4:	e853 3f00 	ldrex	r3, [r3]
 80073d8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80073da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073dc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80073e0:	653b      	str	r3, [r7, #80]	; 0x50
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	461a      	mov	r2, r3
 80073e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073ea:	647b      	str	r3, [r7, #68]	; 0x44
 80073ec:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80073f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80073f2:	e841 2300 	strex	r3, r2, [r1]
 80073f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80073f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d1e6      	bne.n	80073cc <UART_RxISR_8BIT+0x66>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	3308      	adds	r3, #8
 8007404:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007408:	e853 3f00 	ldrex	r3, [r3]
 800740c:	623b      	str	r3, [r7, #32]
   return(result);
 800740e:	6a3b      	ldr	r3, [r7, #32]
 8007410:	f023 0301 	bic.w	r3, r3, #1
 8007414:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	3308      	adds	r3, #8
 800741c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800741e:	633a      	str	r2, [r7, #48]	; 0x30
 8007420:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007422:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007424:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007426:	e841 2300 	strex	r3, r2, [r1]
 800742a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800742c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800742e:	2b00      	cmp	r3, #0
 8007430:	d1e5      	bne.n	80073fe <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2220      	movs	r2, #32
 8007436:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2200      	movs	r2, #0
 800743e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007444:	2b01      	cmp	r3, #1
 8007446:	d12e      	bne.n	80074a6 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	e853 3f00 	ldrex	r3, [r3]
 800745a:	60fb      	str	r3, [r7, #12]
   return(result);
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	f023 0310 	bic.w	r3, r3, #16
 8007462:	64bb      	str	r3, [r7, #72]	; 0x48
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	461a      	mov	r2, r3
 800746a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800746c:	61fb      	str	r3, [r7, #28]
 800746e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007470:	69b9      	ldr	r1, [r7, #24]
 8007472:	69fa      	ldr	r2, [r7, #28]
 8007474:	e841 2300 	strex	r3, r2, [r1]
 8007478:	617b      	str	r3, [r7, #20]
   return(result);
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d1e6      	bne.n	800744e <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	69db      	ldr	r3, [r3, #28]
 8007486:	f003 0310 	and.w	r3, r3, #16
 800748a:	2b10      	cmp	r3, #16
 800748c:	d103      	bne.n	8007496 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	2210      	movs	r2, #16
 8007494:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800749c:	4619      	mov	r1, r3
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f7ff f8d2 	bl	8006648 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80074a4:	e00b      	b.n	80074be <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f7f9 feb8 	bl	800121c <HAL_UART_RxCpltCallback>
}
 80074ac:	e007      	b.n	80074be <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	699a      	ldr	r2, [r3, #24]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f042 0208 	orr.w	r2, r2, #8
 80074bc:	619a      	str	r2, [r3, #24]
}
 80074be:	bf00      	nop
 80074c0:	3758      	adds	r7, #88	; 0x58
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}

080074c6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80074c6:	b580      	push	{r7, lr}
 80074c8:	b096      	sub	sp, #88	; 0x58
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80074d4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074de:	2b22      	cmp	r3, #34	; 0x22
 80074e0:	f040 8095 	bne.w	800760e <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ea:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074f2:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80074f4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80074f8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80074fc:	4013      	ands	r3, r2
 80074fe:	b29a      	uxth	r2, r3
 8007500:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007502:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007508:	1c9a      	adds	r2, r3, #2
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007514:	b29b      	uxth	r3, r3
 8007516:	3b01      	subs	r3, #1
 8007518:	b29a      	uxth	r2, r3
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007526:	b29b      	uxth	r3, r3
 8007528:	2b00      	cmp	r3, #0
 800752a:	d178      	bne.n	800761e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007532:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007534:	e853 3f00 	ldrex	r3, [r3]
 8007538:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800753a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800753c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007540:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	461a      	mov	r2, r3
 8007548:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800754a:	643b      	str	r3, [r7, #64]	; 0x40
 800754c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800754e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007550:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007552:	e841 2300 	strex	r3, r2, [r1]
 8007556:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800755a:	2b00      	cmp	r3, #0
 800755c:	d1e6      	bne.n	800752c <UART_RxISR_16BIT+0x66>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	3308      	adds	r3, #8
 8007564:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007566:	6a3b      	ldr	r3, [r7, #32]
 8007568:	e853 3f00 	ldrex	r3, [r3]
 800756c:	61fb      	str	r3, [r7, #28]
   return(result);
 800756e:	69fb      	ldr	r3, [r7, #28]
 8007570:	f023 0301 	bic.w	r3, r3, #1
 8007574:	64bb      	str	r3, [r7, #72]	; 0x48
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	3308      	adds	r3, #8
 800757c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800757e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007580:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007582:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007584:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007586:	e841 2300 	strex	r3, r2, [r1]
 800758a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800758c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800758e:	2b00      	cmp	r3, #0
 8007590:	d1e5      	bne.n	800755e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2220      	movs	r2, #32
 8007596:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d12e      	bne.n	8007606 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	e853 3f00 	ldrex	r3, [r3]
 80075ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	f023 0310 	bic.w	r3, r3, #16
 80075c2:	647b      	str	r3, [r7, #68]	; 0x44
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	461a      	mov	r2, r3
 80075ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075cc:	61bb      	str	r3, [r7, #24]
 80075ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d0:	6979      	ldr	r1, [r7, #20]
 80075d2:	69ba      	ldr	r2, [r7, #24]
 80075d4:	e841 2300 	strex	r3, r2, [r1]
 80075d8:	613b      	str	r3, [r7, #16]
   return(result);
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d1e6      	bne.n	80075ae <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	69db      	ldr	r3, [r3, #28]
 80075e6:	f003 0310 	and.w	r3, r3, #16
 80075ea:	2b10      	cmp	r3, #16
 80075ec:	d103      	bne.n	80075f6 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2210      	movs	r2, #16
 80075f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80075fc:	4619      	mov	r1, r3
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f7ff f822 	bl	8006648 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007604:	e00b      	b.n	800761e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f7f9 fe08 	bl	800121c <HAL_UART_RxCpltCallback>
}
 800760c:	e007      	b.n	800761e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	699a      	ldr	r2, [r3, #24]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f042 0208 	orr.w	r2, r2, #8
 800761c:	619a      	str	r2, [r3, #24]
}
 800761e:	bf00      	nop
 8007620:	3758      	adds	r7, #88	; 0x58
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
	...

08007628 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b0a6      	sub	sp, #152	; 0x98
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007636:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	69db      	ldr	r3, [r3, #28]
 8007640:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800765e:	2b22      	cmp	r3, #34	; 0x22
 8007660:	f040 814f 	bne.w	8007902 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800766a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800766e:	e0f6      	b.n	800785e <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007676:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800767a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800767e:	b2d9      	uxtb	r1, r3
 8007680:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8007684:	b2da      	uxtb	r2, r3
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800768a:	400a      	ands	r2, r1
 800768c:	b2d2      	uxtb	r2, r2
 800768e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007694:	1c5a      	adds	r2, r3, #1
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	3b01      	subs	r3, #1
 80076a4:	b29a      	uxth	r2, r3
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	69db      	ldr	r3, [r3, #28]
 80076b2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80076b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80076ba:	f003 0307 	and.w	r3, r3, #7
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d053      	beq.n	800776a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80076c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80076c6:	f003 0301 	and.w	r3, r3, #1
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d011      	beq.n	80076f2 <UART_RxISR_8BIT_FIFOEN+0xca>
 80076ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80076d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d00b      	beq.n	80076f2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2201      	movs	r2, #1
 80076e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076e8:	f043 0201 	orr.w	r2, r3, #1
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80076f6:	f003 0302 	and.w	r3, r3, #2
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d011      	beq.n	8007722 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80076fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007702:	f003 0301 	and.w	r3, r3, #1
 8007706:	2b00      	cmp	r3, #0
 8007708:	d00b      	beq.n	8007722 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	2202      	movs	r2, #2
 8007710:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007718:	f043 0204 	orr.w	r2, r3, #4
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007722:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007726:	f003 0304 	and.w	r3, r3, #4
 800772a:	2b00      	cmp	r3, #0
 800772c:	d011      	beq.n	8007752 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800772e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007732:	f003 0301 	and.w	r3, r3, #1
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00b      	beq.n	8007752 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	2204      	movs	r2, #4
 8007740:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007748:	f043 0202 	orr.w	r2, r3, #2
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007758:	2b00      	cmp	r3, #0
 800775a:	d006      	beq.n	800776a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	f7fe ff69 	bl	8006634 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007770:	b29b      	uxth	r3, r3
 8007772:	2b00      	cmp	r3, #0
 8007774:	d173      	bne.n	800785e <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800777e:	e853 3f00 	ldrex	r3, [r3]
 8007782:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8007784:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007786:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800778a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	461a      	mov	r2, r3
 8007794:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007798:	66bb      	str	r3, [r7, #104]	; 0x68
 800779a:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800779c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800779e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80077a0:	e841 2300 	strex	r3, r2, [r1]
 80077a4:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80077a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d1e4      	bne.n	8007776 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	3308      	adds	r3, #8
 80077b2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077b6:	e853 3f00 	ldrex	r3, [r3]
 80077ba:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80077bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80077c2:	f023 0301 	bic.w	r3, r3, #1
 80077c6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	3308      	adds	r3, #8
 80077ce:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80077d0:	657a      	str	r2, [r7, #84]	; 0x54
 80077d2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80077d6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80077d8:	e841 2300 	strex	r3, r2, [r1]
 80077dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80077de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d1e3      	bne.n	80077ac <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2220      	movs	r2, #32
 80077e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2200      	movs	r2, #0
 80077f0:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	d12e      	bne.n	8007858 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2200      	movs	r2, #0
 80077fe:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007806:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007808:	e853 3f00 	ldrex	r3, [r3]
 800780c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800780e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007810:	f023 0310 	bic.w	r3, r3, #16
 8007814:	67bb      	str	r3, [r7, #120]	; 0x78
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	461a      	mov	r2, r3
 800781c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800781e:	643b      	str	r3, [r7, #64]	; 0x40
 8007820:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007822:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007824:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007826:	e841 2300 	strex	r3, r2, [r1]
 800782a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800782c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800782e:	2b00      	cmp	r3, #0
 8007830:	d1e6      	bne.n	8007800 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	69db      	ldr	r3, [r3, #28]
 8007838:	f003 0310 	and.w	r3, r3, #16
 800783c:	2b10      	cmp	r3, #16
 800783e:	d103      	bne.n	8007848 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	2210      	movs	r2, #16
 8007846:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800784e:	4619      	mov	r1, r3
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f7fe fef9 	bl	8006648 <HAL_UARTEx_RxEventCallback>
 8007856:	e002      	b.n	800785e <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	f7f9 fcdf 	bl	800121c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800785e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007862:	2b00      	cmp	r3, #0
 8007864:	d006      	beq.n	8007874 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8007866:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800786a:	f003 0320 	and.w	r3, r3, #32
 800786e:	2b00      	cmp	r3, #0
 8007870:	f47f aefe 	bne.w	8007670 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800787a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800787e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8007882:	2b00      	cmp	r3, #0
 8007884:	d045      	beq.n	8007912 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800788c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007890:	429a      	cmp	r2, r3
 8007892:	d23e      	bcs.n	8007912 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	3308      	adds	r3, #8
 800789a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800789c:	6a3b      	ldr	r3, [r7, #32]
 800789e:	e853 3f00 	ldrex	r3, [r3]
 80078a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80078a4:	69fb      	ldr	r3, [r7, #28]
 80078a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80078aa:	673b      	str	r3, [r7, #112]	; 0x70
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	3308      	adds	r3, #8
 80078b2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80078b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80078b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80078ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80078bc:	e841 2300 	strex	r3, r2, [r1]
 80078c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d1e5      	bne.n	8007894 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	4a14      	ldr	r2, [pc, #80]	; (800791c <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 80078cc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	e853 3f00 	ldrex	r3, [r3]
 80078da:	60bb      	str	r3, [r7, #8]
   return(result);
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	f043 0320 	orr.w	r3, r3, #32
 80078e2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	461a      	mov	r2, r3
 80078ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078ec:	61bb      	str	r3, [r7, #24]
 80078ee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f0:	6979      	ldr	r1, [r7, #20]
 80078f2:	69ba      	ldr	r2, [r7, #24]
 80078f4:	e841 2300 	strex	r3, r2, [r1]
 80078f8:	613b      	str	r3, [r7, #16]
   return(result);
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d1e6      	bne.n	80078ce <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007900:	e007      	b.n	8007912 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	699a      	ldr	r2, [r3, #24]
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f042 0208 	orr.w	r2, r2, #8
 8007910:	619a      	str	r2, [r3, #24]
}
 8007912:	bf00      	nop
 8007914:	3798      	adds	r7, #152	; 0x98
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
 800791a:	bf00      	nop
 800791c:	08007367 	.word	0x08007367

08007920 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b0a8      	sub	sp, #160	; 0xa0
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800792e:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	69db      	ldr	r3, [r3, #28]
 8007938:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007956:	2b22      	cmp	r3, #34	; 0x22
 8007958:	f040 8153 	bne.w	8007c02 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007962:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007966:	e0fa      	b.n	8007b5e <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800796e:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007976:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800797a:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 800797e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8007982:	4013      	ands	r3, r2
 8007984:	b29a      	uxth	r2, r3
 8007986:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800798a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007990:	1c9a      	adds	r2, r3, #2
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800799c:	b29b      	uxth	r3, r3
 800799e:	3b01      	subs	r3, #1
 80079a0:	b29a      	uxth	r2, r3
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	69db      	ldr	r3, [r3, #28]
 80079ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80079b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80079b6:	f003 0307 	and.w	r3, r3, #7
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d053      	beq.n	8007a66 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80079be:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80079c2:	f003 0301 	and.w	r3, r3, #1
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d011      	beq.n	80079ee <UART_RxISR_16BIT_FIFOEN+0xce>
 80079ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80079ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d00b      	beq.n	80079ee <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2201      	movs	r2, #1
 80079dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80079e4:	f043 0201 	orr.w	r2, r3, #1
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80079ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80079f2:	f003 0302 	and.w	r3, r3, #2
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d011      	beq.n	8007a1e <UART_RxISR_16BIT_FIFOEN+0xfe>
 80079fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80079fe:	f003 0301 	and.w	r3, r3, #1
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d00b      	beq.n	8007a1e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	2202      	movs	r2, #2
 8007a0c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a14:	f043 0204 	orr.w	r2, r3, #4
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007a22:	f003 0304 	and.w	r3, r3, #4
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d011      	beq.n	8007a4e <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007a2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007a2e:	f003 0301 	and.w	r3, r3, #1
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d00b      	beq.n	8007a4e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2204      	movs	r2, #4
 8007a3c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a44:	f043 0202 	orr.w	r2, r3, #2
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d006      	beq.n	8007a66 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f7fe fdeb 	bl	8006634 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2200      	movs	r2, #0
 8007a62:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d175      	bne.n	8007b5e <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a78:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007a7a:	e853 3f00 	ldrex	r3, [r3]
 8007a7e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007a80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a82:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a86:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	461a      	mov	r2, r3
 8007a90:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007a94:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007a96:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a98:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007a9a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007a9c:	e841 2300 	strex	r3, r2, [r1]
 8007aa0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007aa2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d1e4      	bne.n	8007a72 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	3308      	adds	r3, #8
 8007aae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ab2:	e853 3f00 	ldrex	r3, [r3]
 8007ab6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007ab8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007aba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007abe:	f023 0301 	bic.w	r3, r3, #1
 8007ac2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	3308      	adds	r3, #8
 8007acc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007ad0:	65ba      	str	r2, [r7, #88]	; 0x58
 8007ad2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007ad6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007ad8:	e841 2300 	strex	r3, r2, [r1]
 8007adc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007ade:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1e1      	bne.n	8007aa8 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2220      	movs	r2, #32
 8007ae8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2200      	movs	r2, #0
 8007af0:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007af6:	2b01      	cmp	r3, #1
 8007af8:	d12e      	bne.n	8007b58 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b08:	e853 3f00 	ldrex	r3, [r3]
 8007b0c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b10:	f023 0310 	bic.w	r3, r3, #16
 8007b14:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007b1e:	647b      	str	r3, [r7, #68]	; 0x44
 8007b20:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b22:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b24:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b26:	e841 2300 	strex	r3, r2, [r1]
 8007b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d1e6      	bne.n	8007b00 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	69db      	ldr	r3, [r3, #28]
 8007b38:	f003 0310 	and.w	r3, r3, #16
 8007b3c:	2b10      	cmp	r3, #16
 8007b3e:	d103      	bne.n	8007b48 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	2210      	movs	r2, #16
 8007b46:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007b4e:	4619      	mov	r1, r3
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f7fe fd79 	bl	8006648 <HAL_UARTEx_RxEventCallback>
 8007b56:	e002      	b.n	8007b5e <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f7f9 fb5f 	bl	800121c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007b5e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d006      	beq.n	8007b74 <UART_RxISR_16BIT_FIFOEN+0x254>
 8007b66:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007b6a:	f003 0320 	and.w	r3, r3, #32
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	f47f aefa 	bne.w	8007968 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007b7a:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007b7e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d045      	beq.n	8007c12 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007b8c:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8007b90:	429a      	cmp	r2, r3
 8007b92:	d23e      	bcs.n	8007c12 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	3308      	adds	r3, #8
 8007b9a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9e:	e853 3f00 	ldrex	r3, [r3]
 8007ba2:	623b      	str	r3, [r7, #32]
   return(result);
 8007ba4:	6a3b      	ldr	r3, [r7, #32]
 8007ba6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007baa:	677b      	str	r3, [r7, #116]	; 0x74
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	3308      	adds	r3, #8
 8007bb2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8007bb4:	633a      	str	r2, [r7, #48]	; 0x30
 8007bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bb8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007bba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bbc:	e841 2300 	strex	r3, r2, [r1]
 8007bc0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d1e5      	bne.n	8007b94 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	4a14      	ldr	r2, [pc, #80]	; (8007c1c <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8007bcc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	e853 3f00 	ldrex	r3, [r3]
 8007bda:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f043 0320 	orr.w	r3, r3, #32
 8007be2:	673b      	str	r3, [r7, #112]	; 0x70
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	461a      	mov	r2, r3
 8007bea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007bec:	61fb      	str	r3, [r7, #28]
 8007bee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf0:	69b9      	ldr	r1, [r7, #24]
 8007bf2:	69fa      	ldr	r2, [r7, #28]
 8007bf4:	e841 2300 	strex	r3, r2, [r1]
 8007bf8:	617b      	str	r3, [r7, #20]
   return(result);
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d1e6      	bne.n	8007bce <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007c00:	e007      	b.n	8007c12 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	699a      	ldr	r2, [r3, #24]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f042 0208 	orr.w	r2, r2, #8
 8007c10:	619a      	str	r2, [r3, #24]
}
 8007c12:	bf00      	nop
 8007c14:	37a0      	adds	r7, #160	; 0xa0
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}
 8007c1a:	bf00      	nop
 8007c1c:	080074c7 	.word	0x080074c7

08007c20 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b083      	sub	sp, #12
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007c28:	bf00      	nop
 8007c2a:	370c      	adds	r7, #12
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr

08007c34 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007c3c:	bf00      	nop
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b083      	sub	sp, #12
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007c50:	bf00      	nop
 8007c52:	370c      	adds	r7, #12
 8007c54:	46bd      	mov	sp, r7
 8007c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5a:	4770      	bx	lr

08007c5c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b085      	sub	sp, #20
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	d101      	bne.n	8007c72 <HAL_UARTEx_DisableFifoMode+0x16>
 8007c6e:	2302      	movs	r3, #2
 8007c70:	e027      	b.n	8007cc2 <HAL_UARTEx_DisableFifoMode+0x66>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2201      	movs	r2, #1
 8007c76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2224      	movs	r2, #36	; 0x24
 8007c7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	681a      	ldr	r2, [r3, #0]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f022 0201 	bic.w	r2, r2, #1
 8007c98:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007ca0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	68fa      	ldr	r2, [r7, #12]
 8007cae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2220      	movs	r2, #32
 8007cb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3714      	adds	r7, #20
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr

08007cce <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007cce:	b580      	push	{r7, lr}
 8007cd0:	b084      	sub	sp, #16
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
 8007cd6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d101      	bne.n	8007ce6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007ce2:	2302      	movs	r3, #2
 8007ce4:	e02d      	b.n	8007d42 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2201      	movs	r2, #1
 8007cea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2224      	movs	r2, #36	; 0x24
 8007cf2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	681a      	ldr	r2, [r3, #0]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f022 0201 	bic.w	r2, r2, #1
 8007d0c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	683a      	ldr	r2, [r7, #0]
 8007d1e:	430a      	orrs	r2, r1
 8007d20:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f000 f850 	bl	8007dc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	68fa      	ldr	r2, [r7, #12]
 8007d2e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2220      	movs	r2, #32
 8007d34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007d40:	2300      	movs	r3, #0
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3710      	adds	r7, #16
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}

08007d4a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d4a:	b580      	push	{r7, lr}
 8007d4c:	b084      	sub	sp, #16
 8007d4e:	af00      	add	r7, sp, #0
 8007d50:	6078      	str	r0, [r7, #4]
 8007d52:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d101      	bne.n	8007d62 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007d5e:	2302      	movs	r3, #2
 8007d60:	e02d      	b.n	8007dbe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2201      	movs	r2, #1
 8007d66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2224      	movs	r2, #36	; 0x24
 8007d6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f022 0201 	bic.w	r2, r2, #1
 8007d88:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	683a      	ldr	r2, [r7, #0]
 8007d9a:	430a      	orrs	r2, r1
 8007d9c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f000 f812 	bl	8007dc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	68fa      	ldr	r2, [r7, #12]
 8007daa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2220      	movs	r2, #32
 8007db0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2200      	movs	r2, #0
 8007db8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007dbc:	2300      	movs	r3, #0
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3710      	adds	r7, #16
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
	...

08007dc8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b085      	sub	sp, #20
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d108      	bne.n	8007dea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2201      	movs	r2, #1
 8007ddc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2201      	movs	r2, #1
 8007de4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007de8:	e031      	b.n	8007e4e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007dea:	2308      	movs	r3, #8
 8007dec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007dee:	2308      	movs	r3, #8
 8007df0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	689b      	ldr	r3, [r3, #8]
 8007df8:	0e5b      	lsrs	r3, r3, #25
 8007dfa:	b2db      	uxtb	r3, r3
 8007dfc:	f003 0307 	and.w	r3, r3, #7
 8007e00:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	0f5b      	lsrs	r3, r3, #29
 8007e0a:	b2db      	uxtb	r3, r3
 8007e0c:	f003 0307 	and.w	r3, r3, #7
 8007e10:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e12:	7bbb      	ldrb	r3, [r7, #14]
 8007e14:	7b3a      	ldrb	r2, [r7, #12]
 8007e16:	4911      	ldr	r1, [pc, #68]	; (8007e5c <UARTEx_SetNbDataToProcess+0x94>)
 8007e18:	5c8a      	ldrb	r2, [r1, r2]
 8007e1a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007e1e:	7b3a      	ldrb	r2, [r7, #12]
 8007e20:	490f      	ldr	r1, [pc, #60]	; (8007e60 <UARTEx_SetNbDataToProcess+0x98>)
 8007e22:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e24:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e28:	b29a      	uxth	r2, r3
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e30:	7bfb      	ldrb	r3, [r7, #15]
 8007e32:	7b7a      	ldrb	r2, [r7, #13]
 8007e34:	4909      	ldr	r1, [pc, #36]	; (8007e5c <UARTEx_SetNbDataToProcess+0x94>)
 8007e36:	5c8a      	ldrb	r2, [r1, r2]
 8007e38:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007e3c:	7b7a      	ldrb	r2, [r7, #13]
 8007e3e:	4908      	ldr	r1, [pc, #32]	; (8007e60 <UARTEx_SetNbDataToProcess+0x98>)
 8007e40:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e42:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e46:	b29a      	uxth	r2, r3
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007e4e:	bf00      	nop
 8007e50:	3714      	adds	r7, #20
 8007e52:	46bd      	mov	sp, r7
 8007e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e58:	4770      	bx	lr
 8007e5a:	bf00      	nop
 8007e5c:	0800cf5c 	.word	0x0800cf5c
 8007e60:	0800cf64 	.word	0x0800cf64

08007e64 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
 8007e6c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8007e72:	6839      	ldr	r1, [r7, #0]
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f001 fcb2 	bl	80097de <VL53L0X_get_offset_calibration_data_micro_meter>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8007e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3710      	adds	r7, #16
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
	...

08007e8c <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8007e8c:	b5b0      	push	{r4, r5, r7, lr}
 8007e8e:	b096      	sub	sp, #88	; 0x58
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007e94:	2300      	movs	r3, #0
 8007e96:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8007e9a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d107      	bne.n	8007eb2 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	2188      	movs	r1, #136	; 0x88
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f004 feaa 	bl	800cc00 <VL53L0X_WrByte>
 8007eac:	4603      	mov	r3, r0
 8007eae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007ec0:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007eca:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	4a9e      	ldr	r2, [pc, #632]	; (800814c <VL53L0X_DataInit+0x2c0>)
 8007ed2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	4a9d      	ldr	r2, [pc, #628]	; (8008150 <VL53L0X_DataInit+0x2c4>)
 8007eda:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8007ee4:	f107 0310 	add.w	r3, r7, #16
 8007ee8:	4619      	mov	r1, r3
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f000 fac2 	bl	8008474 <VL53L0X_GetDeviceParameters>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8007ef6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d112      	bne.n	8007f24 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8007efe:	2300      	movs	r3, #0
 8007f00:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8007f02:	2300      	movs	r3, #0
 8007f04:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f103 0410 	add.w	r4, r3, #16
 8007f0c:	f107 0510 	add.w	r5, r7, #16
 8007f10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007f12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007f14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007f16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007f18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007f1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007f1c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007f20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2264      	movs	r2, #100	; 0x64
 8007f28:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	f44f 7261 	mov.w	r2, #900	; 0x384
 8007f32:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8007f3c:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8007f46:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2201      	movs	r2, #1
 8007f4e:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007f52:	2201      	movs	r2, #1
 8007f54:	2180      	movs	r1, #128	; 0x80
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f004 fe52 	bl	800cc00 <VL53L0X_WrByte>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	461a      	mov	r2, r3
 8007f60:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007f64:	4313      	orrs	r3, r2
 8007f66:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	21ff      	movs	r1, #255	; 0xff
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f004 fe46 	bl	800cc00 <VL53L0X_WrByte>
 8007f74:	4603      	mov	r3, r0
 8007f76:	461a      	mov	r2, r3
 8007f78:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007f82:	2200      	movs	r2, #0
 8007f84:	2100      	movs	r1, #0
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f004 fe3a 	bl	800cc00 <VL53L0X_WrByte>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	461a      	mov	r2, r3
 8007f90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007f94:	4313      	orrs	r3, r2
 8007f96:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8007f9a:	f107 030f 	add.w	r3, r7, #15
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	2191      	movs	r1, #145	; 0x91
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f004 feae 	bl	800cd04 <VL53L0X_RdByte>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	461a      	mov	r2, r3
 8007fac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8007fb6:	7bfa      	ldrb	r2, [r7, #15]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	2100      	movs	r1, #0
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f004 fe1c 	bl	800cc00 <VL53L0X_WrByte>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	461a      	mov	r2, r3
 8007fcc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	21ff      	movs	r1, #255	; 0xff
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f004 fe10 	bl	800cc00 <VL53L0X_WrByte>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	461a      	mov	r2, r3
 8007fe4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007fee:	2200      	movs	r2, #0
 8007ff0:	2180      	movs	r1, #128	; 0x80
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f004 fe04 	bl	800cc00 <VL53L0X_WrByte>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	461a      	mov	r2, r3
 8007ffc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008000:	4313      	orrs	r3, r2
 8008002:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8008006:	2300      	movs	r3, #0
 8008008:	653b      	str	r3, [r7, #80]	; 0x50
 800800a:	e014      	b.n	8008036 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 800800c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008010:	2b00      	cmp	r3, #0
 8008012:	d114      	bne.n	800803e <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8008014:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008016:	b29b      	uxth	r3, r3
 8008018:	2201      	movs	r2, #1
 800801a:	4619      	mov	r1, r3
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	f000 fd35 	bl	8008a8c <VL53L0X_SetLimitCheckEnable>
 8008022:	4603      	mov	r3, r0
 8008024:	461a      	mov	r2, r3
 8008026:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800802a:	4313      	orrs	r3, r2
 800802c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8008030:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008032:	3301      	adds	r3, #1
 8008034:	653b      	str	r3, [r7, #80]	; 0x50
 8008036:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008038:	2b05      	cmp	r3, #5
 800803a:	dde7      	ble.n	800800c <VL53L0X_DataInit+0x180>
 800803c:	e000      	b.n	8008040 <VL53L0X_DataInit+0x1b4>
		else
			break;
 800803e:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8008040:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008044:	2b00      	cmp	r3, #0
 8008046:	d107      	bne.n	8008058 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8008048:	2200      	movs	r2, #0
 800804a:	2102      	movs	r1, #2
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f000 fd1d 	bl	8008a8c <VL53L0X_SetLimitCheckEnable>
 8008052:	4603      	mov	r3, r0
 8008054:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8008058:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800805c:	2b00      	cmp	r3, #0
 800805e:	d107      	bne.n	8008070 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8008060:	2200      	movs	r2, #0
 8008062:	2103      	movs	r1, #3
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f000 fd11 	bl	8008a8c <VL53L0X_SetLimitCheckEnable>
 800806a:	4603      	mov	r3, r0
 800806c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8008070:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008074:	2b00      	cmp	r3, #0
 8008076:	d107      	bne.n	8008088 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8008078:	2200      	movs	r2, #0
 800807a:	2104      	movs	r1, #4
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f000 fd05 	bl	8008a8c <VL53L0X_SetLimitCheckEnable>
 8008082:	4603      	mov	r3, r0
 8008084:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8008088:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800808c:	2b00      	cmp	r3, #0
 800808e:	d107      	bne.n	80080a0 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8008090:	2200      	movs	r2, #0
 8008092:	2105      	movs	r1, #5
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f000 fcf9 	bl	8008a8c <VL53L0X_SetLimitCheckEnable>
 800809a:	4603      	mov	r3, r0
 800809c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 80080a0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d108      	bne.n	80080ba <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80080a8:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 80080ac:	2100      	movs	r1, #0
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f000 fd9c 	bl	8008bec <VL53L0X_SetLimitCheckValue>
 80080b4:	4603      	mov	r3, r0
 80080b6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80080ba:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d108      	bne.n	80080d4 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80080c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80080c6:	2101      	movs	r1, #1
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f000 fd8f 	bl	8008bec <VL53L0X_SetLimitCheckValue>
 80080ce:	4603      	mov	r3, r0
 80080d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80080d4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d108      	bne.n	80080ee <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80080dc:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 80080e0:	2102      	movs	r1, #2
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f000 fd82 	bl	8008bec <VL53L0X_SetLimitCheckValue>
 80080e8:	4603      	mov	r3, r0
 80080ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80080ee:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d107      	bne.n	8008106 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80080f6:	2200      	movs	r2, #0
 80080f8:	2103      	movs	r1, #3
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f000 fd76 	bl	8008bec <VL53L0X_SetLimitCheckValue>
 8008100:	4603      	mov	r3, r0
 8008102:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008106:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800810a:	2b00      	cmp	r3, #0
 800810c:	d10f      	bne.n	800812e <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	22ff      	movs	r2, #255	; 0xff
 8008112:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008116:	22ff      	movs	r2, #255	; 0xff
 8008118:	2101      	movs	r1, #1
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f004 fd70 	bl	800cc00 <VL53L0X_WrByte>
 8008120:	4603      	mov	r3, r0
 8008122:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2201      	movs	r2, #1
 800812a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 800812e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008132:	2b00      	cmp	r3, #0
 8008134:	d103      	bne.n	800813e <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800813e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8008142:	4618      	mov	r0, r3
 8008144:	3758      	adds	r7, #88	; 0x58
 8008146:	46bd      	mov	sp, r7
 8008148:	bdb0      	pop	{r4, r5, r7, pc}
 800814a:	bf00      	nop
 800814c:	00016b85 	.word	0x00016b85
 8008150:	000970a4 	.word	0x000970a4

08008154 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8008154:	b5b0      	push	{r4, r5, r7, lr}
 8008156:	b09e      	sub	sp, #120	; 0x78
 8008158:	af02      	add	r7, sp, #8
 800815a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800815c:	2300      	movs	r3, #0
 800815e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8008162:	f107 031c 	add.w	r3, r7, #28
 8008166:	2240      	movs	r2, #64	; 0x40
 8008168:	2100      	movs	r1, #0
 800816a:	4618      	mov	r0, r3
 800816c:	f004 feaa 	bl	800cec4 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8008170:	2300      	movs	r3, #0
 8008172:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8008174:	2300      	movs	r3, #0
 8008176:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8008178:	2300      	movs	r3, #0
 800817a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 800817e:	2300      	movs	r3, #0
 8008180:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8008182:	2300      	movs	r3, #0
 8008184:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8008186:	2300      	movs	r3, #0
 8008188:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 800818a:	2300      	movs	r3, #0
 800818c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8008190:	2101      	movs	r1, #1
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f002 fa79 	bl	800a68a <VL53L0X_get_info_from_device>
 8008198:	4603      	mov	r3, r0
 800819a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 80081a4:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 80081ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 80081b0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d80d      	bhi.n	80081d4 <VL53L0X_StaticInit+0x80>
 80081b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d102      	bne.n	80081c6 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 80081c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80081c2:	2b20      	cmp	r3, #32
 80081c4:	d806      	bhi.n	80081d4 <VL53L0X_StaticInit+0x80>
 80081c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d10e      	bne.n	80081ec <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 80081ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80081d0:	2b0c      	cmp	r3, #12
 80081d2:	d90b      	bls.n	80081ec <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 80081d4:	f107 0218 	add.w	r2, r7, #24
 80081d8:	f107 0314 	add.w	r3, r7, #20
 80081dc:	4619      	mov	r1, r3
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f001 fcf8 	bl	8009bd4 <VL53L0X_perform_ref_spad_management>
 80081e4:	4603      	mov	r3, r0
 80081e6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 80081ea:	e009      	b.n	8008200 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 80081ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081f0:	461a      	mov	r2, r3
 80081f2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f001 fef9 	bl	8009fec <VL53L0X_set_reference_spads>
 80081fa:	4603      	mov	r3, r0
 80081fc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8008200:	4b94      	ldr	r3, [pc, #592]	; (8008454 <VL53L0X_StaticInit+0x300>)
 8008202:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8008204:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008208:	2b00      	cmp	r3, #0
 800820a:	d10f      	bne.n	800822c <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8008212:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8008216:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800821a:	2b00      	cmp	r3, #0
 800821c:	d104      	bne.n	8008228 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8008224:	66bb      	str	r3, [r7, #104]	; 0x68
 8008226:	e001      	b.n	800822c <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8008228:	4b8a      	ldr	r3, [pc, #552]	; (8008454 <VL53L0X_StaticInit+0x300>)
 800822a:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 800822c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008230:	2b00      	cmp	r3, #0
 8008232:	d106      	bne.n	8008242 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8008234:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f003 fdcc 	bl	800bdd4 <VL53L0X_load_tuning_settings>
 800823c:	4603      	mov	r3, r0
 800823e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8008242:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008246:	2b00      	cmp	r3, #0
 8008248:	d10a      	bne.n	8008260 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 800824a:	2300      	movs	r3, #0
 800824c:	9300      	str	r3, [sp, #0]
 800824e:	2304      	movs	r3, #4
 8008250:	2200      	movs	r2, #0
 8008252:	2100      	movs	r1, #0
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f001 f8f1 	bl	800943c <VL53L0X_SetGpioConfig>
 800825a:	4603      	mov	r3, r0
 800825c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008260:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008264:	2b00      	cmp	r3, #0
 8008266:	d121      	bne.n	80082ac <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008268:	2201      	movs	r2, #1
 800826a:	21ff      	movs	r1, #255	; 0xff
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f004 fcc7 	bl	800cc00 <VL53L0X_WrByte>
 8008272:	4603      	mov	r3, r0
 8008274:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8008278:	f107 031a 	add.w	r3, r7, #26
 800827c:	461a      	mov	r2, r3
 800827e:	2184      	movs	r1, #132	; 0x84
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f004 fd69 	bl	800cd58 <VL53L0X_RdWord>
 8008286:	4603      	mov	r3, r0
 8008288:	461a      	mov	r2, r3
 800828a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800828e:	4313      	orrs	r3, r2
 8008290:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008294:	2200      	movs	r2, #0
 8008296:	21ff      	movs	r1, #255	; 0xff
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	f004 fcb1 	bl	800cc00 <VL53L0X_WrByte>
 800829e:	4603      	mov	r3, r0
 80082a0:	461a      	mov	r2, r3
 80082a2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80082a6:	4313      	orrs	r3, r2
 80082a8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80082ac:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d105      	bne.n	80082c0 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 80082b4:	8b7b      	ldrh	r3, [r7, #26]
 80082b6:	011b      	lsls	r3, r3, #4
 80082b8:	461a      	mov	r2, r3
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 80082c0:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d108      	bne.n	80082da <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80082c8:	f107 031c 	add.w	r3, r7, #28
 80082cc:	4619      	mov	r1, r3
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 f8d0 	bl	8008474 <VL53L0X_GetDeviceParameters>
 80082d4:	4603      	mov	r3, r0
 80082d6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 80082da:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d110      	bne.n	8008304 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 80082e2:	f107 0319 	add.w	r3, r7, #25
 80082e6:	4619      	mov	r1, r3
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f000 f992 	bl	8008612 <VL53L0X_GetFractionEnable>
 80082ee:	4603      	mov	r3, r0
 80082f0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 80082f4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d103      	bne.n	8008304 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 80082fc:	7e7a      	ldrb	r2, [r7, #25]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8008304:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10e      	bne.n	800832a <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f103 0410 	add.w	r4, r3, #16
 8008312:	f107 051c 	add.w	r5, r7, #28
 8008316:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008318:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800831a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800831c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800831e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008320:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008322:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8008326:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 800832a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800832e:	2b00      	cmp	r3, #0
 8008330:	d111      	bne.n	8008356 <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 8008332:	f107 0319 	add.w	r3, r7, #25
 8008336:	461a      	mov	r2, r3
 8008338:	2101      	movs	r1, #1
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f004 fce2 	bl	800cd04 <VL53L0X_RdByte>
 8008340:	4603      	mov	r3, r0
 8008342:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8008346:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800834a:	2b00      	cmp	r3, #0
 800834c:	d103      	bne.n	8008356 <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800834e:	7e7a      	ldrb	r2, [r7, #25]
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8008356:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800835a:	2b00      	cmp	r3, #0
 800835c:	d107      	bne.n	800836e <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800835e:	2200      	movs	r2, #0
 8008360:	2100      	movs	r1, #0
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 f9ca 	bl	80086fc <VL53L0X_SetSequenceStepEnable>
 8008368:	4603      	mov	r3, r0
 800836a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800836e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008372:	2b00      	cmp	r3, #0
 8008374:	d107      	bne.n	8008386 <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8008376:	2200      	movs	r2, #0
 8008378:	2102      	movs	r1, #2
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 f9be 	bl	80086fc <VL53L0X_SetSequenceStepEnable>
 8008380:	4603      	mov	r3, r0
 8008382:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8008386:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800838a:	2b00      	cmp	r3, #0
 800838c:	d103      	bne.n	8008396 <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2203      	movs	r2, #3
 8008392:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8008396:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800839a:	2b00      	cmp	r3, #0
 800839c:	d109      	bne.n	80083b2 <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 800839e:	f107 0313 	add.w	r3, r7, #19
 80083a2:	461a      	mov	r2, r3
 80083a4:	2100      	movs	r1, #0
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f000 f990 	bl	80086cc <VL53L0X_GetVcselPulsePeriod>
 80083ac:	4603      	mov	r3, r0
 80083ae:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80083b2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d103      	bne.n	80083c2 <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80083ba:	7cfa      	ldrb	r2, [r7, #19]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80083c2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d109      	bne.n	80083de <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 80083ca:	f107 0313 	add.w	r3, r7, #19
 80083ce:	461a      	mov	r2, r3
 80083d0:	2101      	movs	r1, #1
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 f97a 	bl	80086cc <VL53L0X_GetVcselPulsePeriod>
 80083d8:	4603      	mov	r3, r0
 80083da:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80083de:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d103      	bne.n	80083ee <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80083e6:	7cfa      	ldrb	r2, [r7, #19]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 80083ee:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d109      	bne.n	800840a <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 80083f6:	f107 030c 	add.w	r3, r7, #12
 80083fa:	461a      	mov	r2, r3
 80083fc:	2103      	movs	r1, #3
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f002 fec4 	bl	800b18c <get_sequence_step_timeout>
 8008404:	4603      	mov	r3, r0
 8008406:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800840a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800840e:	2b00      	cmp	r3, #0
 8008410:	d103      	bne.n	800841a <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8008412:	68fa      	ldr	r2, [r7, #12]
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800841a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800841e:	2b00      	cmp	r3, #0
 8008420:	d109      	bne.n	8008436 <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 8008422:	f107 030c 	add.w	r3, r7, #12
 8008426:	461a      	mov	r2, r3
 8008428:	2104      	movs	r1, #4
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f002 feae 	bl	800b18c <get_sequence_step_timeout>
 8008430:	4603      	mov	r3, r0
 8008432:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008436:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800843a:	2b00      	cmp	r3, #0
 800843c:	d103      	bne.n	8008446 <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800843e:	68fa      	ldr	r2, [r7, #12]
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008446:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 800844a:	4618      	mov	r0, r3
 800844c:	3770      	adds	r7, #112	; 0x70
 800844e:	46bd      	mov	sp, r7
 8008450:	bdb0      	pop	{r4, r5, r7, pc}
 8008452:	bf00      	nop
 8008454:	20000010 	.word	0x20000010

08008458 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 8008458:	b480      	push	{r7}
 800845a:	b085      	sub	sp, #20
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8008460:	239d      	movs	r3, #157	; 0x9d
 8008462:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8008464:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008468:	4618      	mov	r0, r3
 800846a:	3714      	adds	r7, #20
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b084      	sub	sp, #16
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
 800847c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800847e:	2300      	movs	r3, #0
 8008480:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	4619      	mov	r1, r3
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 f8b0 	bl	80085ec <VL53L0X_GetDeviceMode>
 800848c:	4603      	mov	r3, r0
 800848e:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8008490:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d107      	bne.n	80084a8 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	3308      	adds	r3, #8
 800849c:	4619      	mov	r1, r3
 800849e:	6878      	ldr	r0, [r7, #4]
 80084a0:	f000 fa78 	bl	8008994 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 80084a4:	4603      	mov	r3, r0
 80084a6:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 80084a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d102      	bne.n	80084b6 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	2200      	movs	r2, #0
 80084b4:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 80084b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d107      	bne.n	80084ce <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	3310      	adds	r3, #16
 80084c2:	4619      	mov	r1, r3
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f000 faae 	bl	8008a26 <VL53L0X_GetXTalkCompensationRateMegaCps>
 80084ca:	4603      	mov	r3, r0
 80084cc:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 80084ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d107      	bne.n	80084e6 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	3314      	adds	r3, #20
 80084da:	4619      	mov	r1, r3
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f7ff fcc1 	bl	8007e64 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 80084e2:	4603      	mov	r3, r0
 80084e4:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 80084e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d134      	bne.n	8008558 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80084ee:	2300      	movs	r3, #0
 80084f0:	60bb      	str	r3, [r7, #8]
 80084f2:	e02a      	b.n	800854a <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 80084f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d12a      	bne.n	8008552 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	b299      	uxth	r1, r3
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	3308      	adds	r3, #8
 8008504:	009b      	lsls	r3, r3, #2
 8008506:	683a      	ldr	r2, [r7, #0]
 8008508:	4413      	add	r3, r2
 800850a:	3304      	adds	r3, #4
 800850c:	461a      	mov	r2, r3
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 fbce 	bl	8008cb0 <VL53L0X_GetLimitCheckValue>
 8008514:	4603      	mov	r3, r0
 8008516:	461a      	mov	r2, r3
 8008518:	7bfb      	ldrb	r3, [r7, #15]
 800851a:	4313      	orrs	r3, r2
 800851c:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800851e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d117      	bne.n	8008556 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	b299      	uxth	r1, r3
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	3318      	adds	r3, #24
 800852e:	683a      	ldr	r2, [r7, #0]
 8008530:	4413      	add	r3, r2
 8008532:	461a      	mov	r2, r3
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f000 fb35 	bl	8008ba4 <VL53L0X_GetLimitCheckEnable>
 800853a:	4603      	mov	r3, r0
 800853c:	461a      	mov	r2, r3
 800853e:	7bfb      	ldrb	r3, [r7, #15]
 8008540:	4313      	orrs	r3, r2
 8008542:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	3301      	adds	r3, #1
 8008548:	60bb      	str	r3, [r7, #8]
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	2b05      	cmp	r3, #5
 800854e:	ddd1      	ble.n	80084f4 <VL53L0X_GetDeviceParameters+0x80>
 8008550:	e002      	b.n	8008558 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8008552:	bf00      	nop
 8008554:	e000      	b.n	8008558 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8008556:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008558:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d107      	bne.n	8008570 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	333c      	adds	r3, #60	; 0x3c
 8008564:	4619      	mov	r1, r3
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f000 fc30 	bl	8008dcc <VL53L0X_GetWrapAroundCheckEnable>
 800856c:	4603      	mov	r3, r0
 800856e:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8008570:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d107      	bne.n	8008588 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	3304      	adds	r3, #4
 800857c:	4619      	mov	r1, r3
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 f879 	bl	8008676 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8008584:	4603      	mov	r3, r0
 8008586:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008588:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800858c:	4618      	mov	r0, r3
 800858e:	3710      	adds	r7, #16
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}

08008594 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8008594:	b480      	push	{r7}
 8008596:	b085      	sub	sp, #20
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	460b      	mov	r3, r1
 800859e:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80085a0:	2300      	movs	r3, #0
 80085a2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 80085a4:	78fb      	ldrb	r3, [r7, #3]
 80085a6:	2b15      	cmp	r3, #21
 80085a8:	bf8c      	ite	hi
 80085aa:	2201      	movhi	r2, #1
 80085ac:	2200      	movls	r2, #0
 80085ae:	b2d2      	uxtb	r2, r2
 80085b0:	2a00      	cmp	r2, #0
 80085b2:	d10e      	bne.n	80085d2 <VL53L0X_SetDeviceMode+0x3e>
 80085b4:	2201      	movs	r2, #1
 80085b6:	409a      	lsls	r2, r3
 80085b8:	4b0b      	ldr	r3, [pc, #44]	; (80085e8 <VL53L0X_SetDeviceMode+0x54>)
 80085ba:	4013      	ands	r3, r2
 80085bc:	2b00      	cmp	r3, #0
 80085be:	bf14      	ite	ne
 80085c0:	2301      	movne	r3, #1
 80085c2:	2300      	moveq	r3, #0
 80085c4:	b2db      	uxtb	r3, r3
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d003      	beq.n	80085d2 <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	78fa      	ldrb	r2, [r7, #3]
 80085ce:	741a      	strb	r2, [r3, #16]
		break;
 80085d0:	e001      	b.n	80085d6 <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80085d2:	23f8      	movs	r3, #248	; 0xf8
 80085d4:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80085d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3714      	adds	r7, #20
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr
 80085e6:	bf00      	nop
 80085e8:	0030000b 	.word	0x0030000b

080085ec <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b085      	sub	sp, #20
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
 80085f4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80085f6:	2300      	movs	r3, #0
 80085f8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	7c1a      	ldrb	r2, [r3, #16]
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8008602:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008606:	4618      	mov	r0, r3
 8008608:	3714      	adds	r7, #20
 800860a:	46bd      	mov	sp, r7
 800860c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008610:	4770      	bx	lr

08008612 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8008612:	b580      	push	{r7, lr}
 8008614:	b084      	sub	sp, #16
 8008616:	af00      	add	r7, sp, #0
 8008618:	6078      	str	r0, [r7, #4]
 800861a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800861c:	2300      	movs	r3, #0
 800861e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8008620:	683a      	ldr	r2, [r7, #0]
 8008622:	2109      	movs	r1, #9
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f004 fb6d 	bl	800cd04 <VL53L0X_RdByte>
 800862a:	4603      	mov	r3, r0
 800862c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800862e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d106      	bne.n	8008644 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	781b      	ldrb	r3, [r3, #0]
 800863a:	f003 0301 	and.w	r3, r3, #1
 800863e:	b2da      	uxtb	r2, r3
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8008644:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008648:	4618      	mov	r0, r3
 800864a:	3710      	adds	r7, #16
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}

08008650 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b084      	sub	sp, #16
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800865a:	2300      	movs	r3, #0
 800865c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800865e:	6839      	ldr	r1, [r7, #0]
 8008660:	6878      	ldr	r0, [r7, #4]
 8008662:	f003 fa26 	bl	800bab2 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8008666:	4603      	mov	r3, r0
 8008668:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800866a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800866e:	4618      	mov	r0, r3
 8008670:	3710      	adds	r7, #16
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}

08008676 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8008676:	b580      	push	{r7, lr}
 8008678:	b084      	sub	sp, #16
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
 800867e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008680:	2300      	movs	r3, #0
 8008682:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8008684:	6839      	ldr	r1, [r7, #0]
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f003 faf3 	bl	800bc72 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800868c:	4603      	mov	r3, r0
 800868e:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8008690:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008694:	4618      	mov	r0, r3
 8008696:	3710      	adds	r7, #16
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}

0800869c <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
 80086a4:	460b      	mov	r3, r1
 80086a6:	70fb      	strb	r3, [r7, #3]
 80086a8:	4613      	mov	r3, r2
 80086aa:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80086ac:	2300      	movs	r3, #0
 80086ae:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 80086b0:	78ba      	ldrb	r2, [r7, #2]
 80086b2:	78fb      	ldrb	r3, [r7, #3]
 80086b4:	4619      	mov	r1, r3
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f002 ff3b 	bl	800b532 <VL53L0X_set_vcsel_pulse_period>
 80086bc:	4603      	mov	r3, r0
 80086be:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80086c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3710      	adds	r7, #16
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}

080086cc <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b086      	sub	sp, #24
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	60f8      	str	r0, [r7, #12]
 80086d4:	460b      	mov	r3, r1
 80086d6:	607a      	str	r2, [r7, #4]
 80086d8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80086da:	2300      	movs	r3, #0
 80086dc:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 80086de:	7afb      	ldrb	r3, [r7, #11]
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	4619      	mov	r1, r3
 80086e4:	68f8      	ldr	r0, [r7, #12]
 80086e6:	f003 f9ad 	bl	800ba44 <VL53L0X_get_vcsel_pulse_period>
 80086ea:	4603      	mov	r3, r0
 80086ec:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80086ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	3718      	adds	r7, #24
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bd80      	pop	{r7, pc}
	...

080086fc <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b086      	sub	sp, #24
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	460b      	mov	r3, r1
 8008706:	70fb      	strb	r3, [r7, #3]
 8008708:	4613      	mov	r3, r2
 800870a:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800870c:	2300      	movs	r3, #0
 800870e:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8008710:	2300      	movs	r3, #0
 8008712:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8008714:	2300      	movs	r3, #0
 8008716:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008718:	f107 030f 	add.w	r3, r7, #15
 800871c:	461a      	mov	r2, r3
 800871e:	2101      	movs	r1, #1
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f004 faef 	bl	800cd04 <VL53L0X_RdByte>
 8008726:	4603      	mov	r3, r0
 8008728:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800872a:	7bfb      	ldrb	r3, [r7, #15]
 800872c:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800872e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d15a      	bne.n	80087ec <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 8008736:	78bb      	ldrb	r3, [r7, #2]
 8008738:	2b01      	cmp	r3, #1
 800873a:	d12b      	bne.n	8008794 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800873c:	78fb      	ldrb	r3, [r7, #3]
 800873e:	2b04      	cmp	r3, #4
 8008740:	d825      	bhi.n	800878e <VL53L0X_SetSequenceStepEnable+0x92>
 8008742:	a201      	add	r2, pc, #4	; (adr r2, 8008748 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8008744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008748:	0800875d 	.word	0x0800875d
 800874c:	08008767 	.word	0x08008767
 8008750:	08008771 	.word	0x08008771
 8008754:	0800877b 	.word	0x0800877b
 8008758:	08008785 	.word	0x08008785
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800875c:	7dbb      	ldrb	r3, [r7, #22]
 800875e:	f043 0310 	orr.w	r3, r3, #16
 8008762:	75bb      	strb	r3, [r7, #22]
				break;
 8008764:	e043      	b.n	80087ee <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8008766:	7dbb      	ldrb	r3, [r7, #22]
 8008768:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 800876c:	75bb      	strb	r3, [r7, #22]
				break;
 800876e:	e03e      	b.n	80087ee <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8008770:	7dbb      	ldrb	r3, [r7, #22]
 8008772:	f043 0304 	orr.w	r3, r3, #4
 8008776:	75bb      	strb	r3, [r7, #22]
				break;
 8008778:	e039      	b.n	80087ee <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800877a:	7dbb      	ldrb	r3, [r7, #22]
 800877c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008780:	75bb      	strb	r3, [r7, #22]
				break;
 8008782:	e034      	b.n	80087ee <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8008784:	7dbb      	ldrb	r3, [r7, #22]
 8008786:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800878a:	75bb      	strb	r3, [r7, #22]
				break;
 800878c:	e02f      	b.n	80087ee <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800878e:	23fc      	movs	r3, #252	; 0xfc
 8008790:	75fb      	strb	r3, [r7, #23]
 8008792:	e02c      	b.n	80087ee <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8008794:	78fb      	ldrb	r3, [r7, #3]
 8008796:	2b04      	cmp	r3, #4
 8008798:	d825      	bhi.n	80087e6 <VL53L0X_SetSequenceStepEnable+0xea>
 800879a:	a201      	add	r2, pc, #4	; (adr r2, 80087a0 <VL53L0X_SetSequenceStepEnable+0xa4>)
 800879c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087a0:	080087b5 	.word	0x080087b5
 80087a4:	080087bf 	.word	0x080087bf
 80087a8:	080087c9 	.word	0x080087c9
 80087ac:	080087d3 	.word	0x080087d3
 80087b0:	080087dd 	.word	0x080087dd
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 80087b4:	7dbb      	ldrb	r3, [r7, #22]
 80087b6:	f023 0310 	bic.w	r3, r3, #16
 80087ba:	75bb      	strb	r3, [r7, #22]
				break;
 80087bc:	e017      	b.n	80087ee <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 80087be:	7dbb      	ldrb	r3, [r7, #22]
 80087c0:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80087c4:	75bb      	strb	r3, [r7, #22]
				break;
 80087c6:	e012      	b.n	80087ee <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 80087c8:	7dbb      	ldrb	r3, [r7, #22]
 80087ca:	f023 0304 	bic.w	r3, r3, #4
 80087ce:	75bb      	strb	r3, [r7, #22]
				break;
 80087d0:	e00d      	b.n	80087ee <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 80087d2:	7dbb      	ldrb	r3, [r7, #22]
 80087d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087d8:	75bb      	strb	r3, [r7, #22]
				break;
 80087da:	e008      	b.n	80087ee <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 80087dc:	7dbb      	ldrb	r3, [r7, #22]
 80087de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087e2:	75bb      	strb	r3, [r7, #22]
				break;
 80087e4:	e003      	b.n	80087ee <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80087e6:	23fc      	movs	r3, #252	; 0xfc
 80087e8:	75fb      	strb	r3, [r7, #23]
 80087ea:	e000      	b.n	80087ee <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 80087ec:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 80087ee:	7bfb      	ldrb	r3, [r7, #15]
 80087f0:	7dba      	ldrb	r2, [r7, #22]
 80087f2:	429a      	cmp	r2, r3
 80087f4:	d01e      	beq.n	8008834 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 80087f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d107      	bne.n	800880e <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 80087fe:	7dbb      	ldrb	r3, [r7, #22]
 8008800:	461a      	mov	r2, r3
 8008802:	2101      	movs	r1, #1
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f004 f9fb 	bl	800cc00 <VL53L0X_WrByte>
 800880a:	4603      	mov	r3, r0
 800880c:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800880e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d103      	bne.n	800881e <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	7dba      	ldrb	r2, [r7, #22]
 800881a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 800881e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d106      	bne.n	8008834 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	695b      	ldr	r3, [r3, #20]
 800882a:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800882c:	6939      	ldr	r1, [r7, #16]
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f7ff ff0e 	bl	8008650 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8008834:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008838:	4618      	mov	r0, r3
 800883a:	3718      	adds	r7, #24
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}

08008840 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8008840:	b480      	push	{r7}
 8008842:	b087      	sub	sp, #28
 8008844:	af00      	add	r7, sp, #0
 8008846:	60f8      	str	r0, [r7, #12]
 8008848:	607b      	str	r3, [r7, #4]
 800884a:	460b      	mov	r3, r1
 800884c:	72fb      	strb	r3, [r7, #11]
 800884e:	4613      	mov	r3, r2
 8008850:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008852:	2300      	movs	r3, #0
 8008854:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2200      	movs	r2, #0
 800885a:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 800885c:	7afb      	ldrb	r3, [r7, #11]
 800885e:	2b04      	cmp	r3, #4
 8008860:	d836      	bhi.n	80088d0 <sequence_step_enabled+0x90>
 8008862:	a201      	add	r2, pc, #4	; (adr r2, 8008868 <sequence_step_enabled+0x28>)
 8008864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008868:	0800887d 	.word	0x0800887d
 800886c:	0800888f 	.word	0x0800888f
 8008870:	080088a1 	.word	0x080088a1
 8008874:	080088b3 	.word	0x080088b3
 8008878:	080088c5 	.word	0x080088c5
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 800887c:	7abb      	ldrb	r3, [r7, #10]
 800887e:	111b      	asrs	r3, r3, #4
 8008880:	b2db      	uxtb	r3, r3
 8008882:	f003 0301 	and.w	r3, r3, #1
 8008886:	b2da      	uxtb	r2, r3
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	701a      	strb	r2, [r3, #0]
		break;
 800888c:	e022      	b.n	80088d4 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800888e:	7abb      	ldrb	r3, [r7, #10]
 8008890:	10db      	asrs	r3, r3, #3
 8008892:	b2db      	uxtb	r3, r3
 8008894:	f003 0301 	and.w	r3, r3, #1
 8008898:	b2da      	uxtb	r2, r3
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	701a      	strb	r2, [r3, #0]
		break;
 800889e:	e019      	b.n	80088d4 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 80088a0:	7abb      	ldrb	r3, [r7, #10]
 80088a2:	109b      	asrs	r3, r3, #2
 80088a4:	b2db      	uxtb	r3, r3
 80088a6:	f003 0301 	and.w	r3, r3, #1
 80088aa:	b2da      	uxtb	r2, r3
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	701a      	strb	r2, [r3, #0]
		break;
 80088b0:	e010      	b.n	80088d4 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80088b2:	7abb      	ldrb	r3, [r7, #10]
 80088b4:	119b      	asrs	r3, r3, #6
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	f003 0301 	and.w	r3, r3, #1
 80088bc:	b2da      	uxtb	r2, r3
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	701a      	strb	r2, [r3, #0]
		break;
 80088c2:	e007      	b.n	80088d4 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80088c4:	7abb      	ldrb	r3, [r7, #10]
 80088c6:	09db      	lsrs	r3, r3, #7
 80088c8:	b2da      	uxtb	r2, r3
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	701a      	strb	r2, [r3, #0]
		break;
 80088ce:	e001      	b.n	80088d4 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80088d0:	23fc      	movs	r3, #252	; 0xfc
 80088d2:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80088d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80088d8:	4618      	mov	r0, r3
 80088da:	371c      	adds	r7, #28
 80088dc:	46bd      	mov	sp, r7
 80088de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e2:	4770      	bx	lr

080088e4 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b084      	sub	sp, #16
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
 80088ec:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80088ee:	2300      	movs	r3, #0
 80088f0:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 80088f2:	2300      	movs	r3, #0
 80088f4:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80088f6:	f107 030e 	add.w	r3, r7, #14
 80088fa:	461a      	mov	r2, r3
 80088fc:	2101      	movs	r1, #1
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f004 fa00 	bl	800cd04 <VL53L0X_RdByte>
 8008904:	4603      	mov	r3, r0
 8008906:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8008908:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d107      	bne.n	8008920 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8008910:	7bba      	ldrb	r2, [r7, #14]
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	2100      	movs	r1, #0
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f7ff ff92 	bl	8008840 <sequence_step_enabled>
 800891c:	4603      	mov	r3, r0
 800891e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8008920:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d108      	bne.n	800893a <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8008928:	7bba      	ldrb	r2, [r7, #14]
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	3302      	adds	r3, #2
 800892e:	2101      	movs	r1, #1
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f7ff ff85 	bl	8008840 <sequence_step_enabled>
 8008936:	4603      	mov	r3, r0
 8008938:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800893a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d108      	bne.n	8008954 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8008942:	7bba      	ldrb	r2, [r7, #14]
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	3301      	adds	r3, #1
 8008948:	2102      	movs	r1, #2
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	f7ff ff78 	bl	8008840 <sequence_step_enabled>
 8008950:	4603      	mov	r3, r0
 8008952:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8008954:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d108      	bne.n	800896e <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 800895c:	7bba      	ldrb	r2, [r7, #14]
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	3303      	adds	r3, #3
 8008962:	2103      	movs	r1, #3
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f7ff ff6b 	bl	8008840 <sequence_step_enabled>
 800896a:	4603      	mov	r3, r0
 800896c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800896e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d108      	bne.n	8008988 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8008976:	7bba      	ldrb	r2, [r7, #14]
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	3304      	adds	r3, #4
 800897c:	2104      	movs	r1, #4
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f7ff ff5e 	bl	8008840 <sequence_step_enabled>
 8008984:	4603      	mov	r3, r0
 8008986:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008988:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800898c:	4618      	mov	r0, r3
 800898e:	3710      	adds	r7, #16
 8008990:	46bd      	mov	sp, r7
 8008992:	bd80      	pop	{r7, pc}

08008994 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b084      	sub	sp, #16
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800899e:	2300      	movs	r3, #0
 80089a0:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 80089a2:	f107 030c 	add.w	r3, r7, #12
 80089a6:	461a      	mov	r2, r3
 80089a8:	21f8      	movs	r1, #248	; 0xf8
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f004 f9d4 	bl	800cd58 <VL53L0X_RdWord>
 80089b0:	4603      	mov	r3, r0
 80089b2:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 80089b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d108      	bne.n	80089ce <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 80089bc:	f107 0308 	add.w	r3, r7, #8
 80089c0:	461a      	mov	r2, r3
 80089c2:	2104      	movs	r1, #4
 80089c4:	6878      	ldr	r0, [r7, #4]
 80089c6:	f004 f9ff 	bl	800cdc8 <VL53L0X_RdDWord>
 80089ca:	4603      	mov	r3, r0
 80089cc:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80089ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d10c      	bne.n	80089f0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 80089d6:	89bb      	ldrh	r3, [r7, #12]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d005      	beq.n	80089e8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	89ba      	ldrh	r2, [r7, #12]
 80089e0:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	681a      	ldr	r2, [r3, #0]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80089f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	3710      	adds	r7, #16
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}

080089fc <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b085      	sub	sp, #20
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008a06:	2300      	movs	r3, #0
 8008a08:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	7f1b      	ldrb	r3, [r3, #28]
 8008a0e:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	7bba      	ldrb	r2, [r7, #14]
 8008a14:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8008a16:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	3714      	adds	r7, #20
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr

08008a26 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8008a26:	b580      	push	{r7, lr}
 8008a28:	b086      	sub	sp, #24
 8008a2a:	af00      	add	r7, sp, #0
 8008a2c:	6078      	str	r0, [r7, #4]
 8008a2e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008a30:	2300      	movs	r3, #0
 8008a32:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8008a34:	f107 030e 	add.w	r3, r7, #14
 8008a38:	461a      	mov	r2, r3
 8008a3a:	2120      	movs	r1, #32
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f004 f98b 	bl	800cd58 <VL53L0X_RdWord>
 8008a42:	4603      	mov	r3, r0
 8008a44:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8008a46:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d118      	bne.n	8008a80 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8008a4e:	89fb      	ldrh	r3, [r7, #14]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d109      	bne.n	8008a68 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6a1b      	ldr	r3, [r3, #32]
 8008a58:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	693a      	ldr	r2, [r7, #16]
 8008a5e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2200      	movs	r2, #0
 8008a64:	771a      	strb	r2, [r3, #28]
 8008a66:	e00b      	b.n	8008a80 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8008a68:	89fb      	ldrh	r3, [r7, #14]
 8008a6a:	00db      	lsls	r3, r3, #3
 8008a6c:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	693a      	ldr	r2, [r7, #16]
 8008a72:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	693a      	ldr	r2, [r7, #16]
 8008a78:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2201      	movs	r2, #1
 8008a7e:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008a80:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3718      	adds	r7, #24
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b086      	sub	sp, #24
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	460b      	mov	r3, r1
 8008a96:	807b      	strh	r3, [r7, #2]
 8008a98:	4613      	mov	r3, r2
 8008a9a:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8008aac:	887b      	ldrh	r3, [r7, #2]
 8008aae:	2b05      	cmp	r3, #5
 8008ab0:	d902      	bls.n	8008ab8 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008ab2:	23fc      	movs	r3, #252	; 0xfc
 8008ab4:	75fb      	strb	r3, [r7, #23]
 8008ab6:	e05b      	b.n	8008b70 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8008ab8:	787b      	ldrb	r3, [r7, #1]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d106      	bne.n	8008acc <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	73bb      	strb	r3, [r7, #14]
 8008aca:	e00a      	b.n	8008ae2 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008acc:	887b      	ldrh	r3, [r7, #2]
 8008ace:	687a      	ldr	r2, [r7, #4]
 8008ad0:	330c      	adds	r3, #12
 8008ad2:	009b      	lsls	r3, r3, #2
 8008ad4:	4413      	add	r3, r2
 8008ad6:	685b      	ldr	r3, [r3, #4]
 8008ad8:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8008ada:	2300      	movs	r3, #0
 8008adc:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8008ade:	2301      	movs	r3, #1
 8008ae0:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8008ae2:	887b      	ldrh	r3, [r7, #2]
 8008ae4:	2b05      	cmp	r3, #5
 8008ae6:	d841      	bhi.n	8008b6c <VL53L0X_SetLimitCheckEnable+0xe0>
 8008ae8:	a201      	add	r2, pc, #4	; (adr r2, 8008af0 <VL53L0X_SetLimitCheckEnable+0x64>)
 8008aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aee:	bf00      	nop
 8008af0:	08008b09 	.word	0x08008b09
 8008af4:	08008b13 	.word	0x08008b13
 8008af8:	08008b29 	.word	0x08008b29
 8008afc:	08008b33 	.word	0x08008b33
 8008b00:	08008b3d 	.word	0x08008b3d
 8008b04:	08008b55 	.word	0x08008b55

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	7bfa      	ldrb	r2, [r7, #15]
 8008b0c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8008b10:	e02e      	b.n	8008b70 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8008b12:	693b      	ldr	r3, [r7, #16]
 8008b14:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8008b16:	b29b      	uxth	r3, r3
 8008b18:	461a      	mov	r2, r3
 8008b1a:	2144      	movs	r1, #68	; 0x44
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f004 f893 	bl	800cc48 <VL53L0X_WrWord>
 8008b22:	4603      	mov	r3, r0
 8008b24:	75fb      	strb	r3, [r7, #23]

			break;
 8008b26:	e023      	b.n	8008b70 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	7bfa      	ldrb	r2, [r7, #15]
 8008b2c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8008b30:	e01e      	b.n	8008b70 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	7bfa      	ldrb	r2, [r7, #15]
 8008b36:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8008b3a:	e019      	b.n	8008b70 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8008b3c:	7bbb      	ldrb	r3, [r7, #14]
 8008b3e:	005b      	lsls	r3, r3, #1
 8008b40:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8008b42:	7b7b      	ldrb	r3, [r7, #13]
 8008b44:	22fe      	movs	r2, #254	; 0xfe
 8008b46:	2160      	movs	r1, #96	; 0x60
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f004 f8a7 	bl	800cc9c <VL53L0X_UpdateByte>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8008b52:	e00d      	b.n	8008b70 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8008b54:	7bbb      	ldrb	r3, [r7, #14]
 8008b56:	011b      	lsls	r3, r3, #4
 8008b58:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8008b5a:	7b7b      	ldrb	r3, [r7, #13]
 8008b5c:	22ef      	movs	r2, #239	; 0xef
 8008b5e:	2160      	movs	r1, #96	; 0x60
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f004 f89b 	bl	800cc9c <VL53L0X_UpdateByte>
 8008b66:	4603      	mov	r3, r0
 8008b68:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8008b6a:	e001      	b.n	8008b70 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008b6c:	23fc      	movs	r3, #252	; 0xfc
 8008b6e:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008b70:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d10f      	bne.n	8008b98 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8008b78:	787b      	ldrb	r3, [r7, #1]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d106      	bne.n	8008b8c <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008b7e:	887b      	ldrh	r3, [r7, #2]
 8008b80:	687a      	ldr	r2, [r7, #4]
 8008b82:	4413      	add	r3, r2
 8008b84:	2200      	movs	r2, #0
 8008b86:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8008b8a:	e005      	b.n	8008b98 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008b8c:	887b      	ldrh	r3, [r7, #2]
 8008b8e:	687a      	ldr	r2, [r7, #4]
 8008b90:	4413      	add	r3, r2
 8008b92:	2201      	movs	r2, #1
 8008b94:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008b98:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3718      	adds	r7, #24
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b087      	sub	sp, #28
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	60f8      	str	r0, [r7, #12]
 8008bac:	460b      	mov	r3, r1
 8008bae:	607a      	str	r2, [r7, #4]
 8008bb0:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8008bb6:	897b      	ldrh	r3, [r7, #10]
 8008bb8:	2b05      	cmp	r3, #5
 8008bba:	d905      	bls.n	8008bc8 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008bbc:	23fc      	movs	r3, #252	; 0xfc
 8008bbe:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	701a      	strb	r2, [r3, #0]
 8008bc6:	e008      	b.n	8008bda <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008bc8:	897b      	ldrh	r3, [r7, #10]
 8008bca:	68fa      	ldr	r2, [r7, #12]
 8008bcc:	4413      	add	r3, r2
 8008bce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008bd2:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	7dba      	ldrb	r2, [r7, #22]
 8008bd8:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008bda:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	371c      	adds	r7, #28
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr
	...

08008bec <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b086      	sub	sp, #24
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	60f8      	str	r0, [r7, #12]
 8008bf4:	460b      	mov	r3, r1
 8008bf6:	607a      	str	r2, [r7, #4]
 8008bf8:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8008bfe:	897b      	ldrh	r3, [r7, #10]
 8008c00:	68fa      	ldr	r2, [r7, #12]
 8008c02:	4413      	add	r3, r2
 8008c04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008c08:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8008c0a:	7dbb      	ldrb	r3, [r7, #22]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d107      	bne.n	8008c20 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008c10:	897b      	ldrh	r3, [r7, #10]
 8008c12:	68fa      	ldr	r2, [r7, #12]
 8008c14:	330c      	adds	r3, #12
 8008c16:	009b      	lsls	r3, r3, #2
 8008c18:	4413      	add	r3, r2
 8008c1a:	687a      	ldr	r2, [r7, #4]
 8008c1c:	605a      	str	r2, [r3, #4]
 8008c1e:	e040      	b.n	8008ca2 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8008c20:	897b      	ldrh	r3, [r7, #10]
 8008c22:	2b05      	cmp	r3, #5
 8008c24:	d830      	bhi.n	8008c88 <VL53L0X_SetLimitCheckValue+0x9c>
 8008c26:	a201      	add	r2, pc, #4	; (adr r2, 8008c2c <VL53L0X_SetLimitCheckValue+0x40>)
 8008c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c2c:	08008c45 	.word	0x08008c45
 8008c30:	08008c4d 	.word	0x08008c4d
 8008c34:	08008c63 	.word	0x08008c63
 8008c38:	08008c6b 	.word	0x08008c6b
 8008c3c:	08008c73 	.word	0x08008c73
 8008c40:	08008c73 	.word	0x08008c73

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	687a      	ldr	r2, [r7, #4]
 8008c48:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8008c4a:	e01f      	b.n	8008c8c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8008c50:	b29b      	uxth	r3, r3
 8008c52:	461a      	mov	r2, r3
 8008c54:	2144      	movs	r1, #68	; 0x44
 8008c56:	68f8      	ldr	r0, [r7, #12]
 8008c58:	f003 fff6 	bl	800cc48 <VL53L0X_WrWord>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8008c60:	e014      	b.n	8008c8c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8008c68:	e010      	b.n	8008c8c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8008c70:	e00c      	b.n	8008c8c <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8008c76:	b29b      	uxth	r3, r3
 8008c78:	461a      	mov	r2, r3
 8008c7a:	2164      	movs	r1, #100	; 0x64
 8008c7c:	68f8      	ldr	r0, [r7, #12]
 8008c7e:	f003 ffe3 	bl	800cc48 <VL53L0X_WrWord>
 8008c82:	4603      	mov	r3, r0
 8008c84:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8008c86:	e001      	b.n	8008c8c <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008c88:	23fc      	movs	r3, #252	; 0xfc
 8008c8a:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8008c8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d106      	bne.n	8008ca2 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008c94:	897b      	ldrh	r3, [r7, #10]
 8008c96:	68fa      	ldr	r2, [r7, #12]
 8008c98:	330c      	adds	r3, #12
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	4413      	add	r3, r2
 8008c9e:	687a      	ldr	r2, [r7, #4]
 8008ca0:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008ca2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	3718      	adds	r7, #24
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}
 8008cae:	bf00      	nop

08008cb0 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b088      	sub	sp, #32
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	60f8      	str	r0, [r7, #12]
 8008cb8:	460b      	mov	r3, r1
 8008cba:	607a      	str	r2, [r7, #4]
 8008cbc:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8008cc6:	897b      	ldrh	r3, [r7, #10]
 8008cc8:	2b05      	cmp	r3, #5
 8008cca:	d847      	bhi.n	8008d5c <VL53L0X_GetLimitCheckValue+0xac>
 8008ccc:	a201      	add	r2, pc, #4	; (adr r2, 8008cd4 <VL53L0X_GetLimitCheckValue+0x24>)
 8008cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cd2:	bf00      	nop
 8008cd4:	08008ced 	.word	0x08008ced
 8008cd8:	08008cf9 	.word	0x08008cf9
 8008cdc:	08008d1f 	.word	0x08008d1f
 8008ce0:	08008d2b 	.word	0x08008d2b
 8008ce4:	08008d37 	.word	0x08008d37
 8008ce8:	08008d37 	.word	0x08008d37

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cf0:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	77bb      	strb	r3, [r7, #30]
		break;
 8008cf6:	e033      	b.n	8008d60 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8008cf8:	f107 0316 	add.w	r3, r7, #22
 8008cfc:	461a      	mov	r2, r3
 8008cfe:	2144      	movs	r1, #68	; 0x44
 8008d00:	68f8      	ldr	r0, [r7, #12]
 8008d02:	f004 f829 	bl	800cd58 <VL53L0X_RdWord>
 8008d06:	4603      	mov	r3, r0
 8008d08:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8008d0a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d102      	bne.n	8008d18 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8008d12:	8afb      	ldrh	r3, [r7, #22]
 8008d14:	025b      	lsls	r3, r3, #9
 8008d16:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8008d18:	2301      	movs	r3, #1
 8008d1a:	77bb      	strb	r3, [r7, #30]
		break;
 8008d1c:	e020      	b.n	8008d60 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d22:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8008d24:	2300      	movs	r3, #0
 8008d26:	77bb      	strb	r3, [r7, #30]
		break;
 8008d28:	e01a      	b.n	8008d60 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d2e:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8008d30:	2300      	movs	r3, #0
 8008d32:	77bb      	strb	r3, [r7, #30]
		break;
 8008d34:	e014      	b.n	8008d60 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8008d36:	f107 0316 	add.w	r3, r7, #22
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	2164      	movs	r1, #100	; 0x64
 8008d3e:	68f8      	ldr	r0, [r7, #12]
 8008d40:	f004 f80a 	bl	800cd58 <VL53L0X_RdWord>
 8008d44:	4603      	mov	r3, r0
 8008d46:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8008d48:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d102      	bne.n	8008d56 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8008d50:	8afb      	ldrh	r3, [r7, #22]
 8008d52:	025b      	lsls	r3, r3, #9
 8008d54:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8008d56:	2300      	movs	r3, #0
 8008d58:	77bb      	strb	r3, [r7, #30]
		break;
 8008d5a:	e001      	b.n	8008d60 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008d5c:	23fc      	movs	r3, #252	; 0xfc
 8008d5e:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008d60:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d12a      	bne.n	8008dbe <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8008d68:	7fbb      	ldrb	r3, [r7, #30]
 8008d6a:	2b01      	cmp	r3, #1
 8008d6c:	d124      	bne.n	8008db8 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8008d6e:	69bb      	ldr	r3, [r7, #24]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d110      	bne.n	8008d96 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8008d74:	897b      	ldrh	r3, [r7, #10]
 8008d76:	68fa      	ldr	r2, [r7, #12]
 8008d78:	330c      	adds	r3, #12
 8008d7a:	009b      	lsls	r3, r3, #2
 8008d7c:	4413      	add	r3, r2
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	69ba      	ldr	r2, [r7, #24]
 8008d86:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8008d88:	897b      	ldrh	r3, [r7, #10]
 8008d8a:	68fa      	ldr	r2, [r7, #12]
 8008d8c:	4413      	add	r3, r2
 8008d8e:	2200      	movs	r2, #0
 8008d90:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8008d94:	e013      	b.n	8008dbe <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	69ba      	ldr	r2, [r7, #24]
 8008d9a:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8008d9c:	897b      	ldrh	r3, [r7, #10]
 8008d9e:	68fa      	ldr	r2, [r7, #12]
 8008da0:	330c      	adds	r3, #12
 8008da2:	009b      	lsls	r3, r3, #2
 8008da4:	4413      	add	r3, r2
 8008da6:	69ba      	ldr	r2, [r7, #24]
 8008da8:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8008daa:	897b      	ldrh	r3, [r7, #10]
 8008dac:	68fa      	ldr	r2, [r7, #12]
 8008dae:	4413      	add	r3, r2
 8008db0:	2201      	movs	r2, #1
 8008db2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8008db6:	e002      	b.n	8008dbe <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	69ba      	ldr	r2, [r7, #24]
 8008dbc:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008dbe:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3720      	adds	r7, #32
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}
 8008dca:	bf00      	nop

08008dcc <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b084      	sub	sp, #16
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
 8008dd4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8008dda:	f107 030e 	add.w	r3, r7, #14
 8008dde:	461a      	mov	r2, r3
 8008de0:	2101      	movs	r1, #1
 8008de2:	6878      	ldr	r0, [r7, #4]
 8008de4:	f003 ff8e 	bl	800cd04 <VL53L0X_RdByte>
 8008de8:	4603      	mov	r3, r0
 8008dea:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8008dec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d10e      	bne.n	8008e12 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8008df4:	7bba      	ldrb	r2, [r7, #14]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 8008dfc:	7bbb      	ldrb	r3, [r7, #14]
 8008dfe:	b25b      	sxtb	r3, r3
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	da03      	bge.n	8008e0c <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	2201      	movs	r2, #1
 8008e08:	701a      	strb	r2, [r3, #0]
 8008e0a:	e002      	b.n	8008e12 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8008e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d104      	bne.n	8008e24 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	781a      	ldrb	r2, [r3, #0]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008e24:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3710      	adds	r7, #16
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b084      	sub	sp, #16
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8008e3c:	f107 030e 	add.w	r3, r7, #14
 8008e40:	4619      	mov	r1, r3
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f7ff fbd2 	bl	80085ec <VL53L0X_GetDeviceMode>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8008e4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d107      	bne.n	8008e64 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8008e54:	7bbb      	ldrb	r3, [r7, #14]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d104      	bne.n	8008e64 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 f898 	bl	8008f90 <VL53L0X_StartMeasurement>
 8008e60:	4603      	mov	r3, r0
 8008e62:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8008e64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d104      	bne.n	8008e76 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f001 fb3f 	bl	800a4f0 <VL53L0X_measurement_poll_for_completion>
 8008e72:	4603      	mov	r3, r0
 8008e74:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8008e76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d106      	bne.n	8008e8c <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8008e7e:	7bbb      	ldrb	r3, [r7, #14]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d103      	bne.n	8008e8c <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2203      	movs	r2, #3
 8008e88:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8008e8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	3710      	adds	r7, #16
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b086      	sub	sp, #24
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	60f8      	str	r0, [r7, #12]
 8008ea0:	60b9      	str	r1, [r7, #8]
 8008ea2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	687a      	ldr	r2, [r7, #4]
 8008eac:	68b9      	ldr	r1, [r7, #8]
 8008eae:	68f8      	ldr	r0, [r7, #12]
 8008eb0:	f001 fae1 	bl	800a476 <VL53L0X_perform_ref_calibration>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8008eb8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3718      	adds	r7, #24
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b086      	sub	sp, #24
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
 8008ecc:	460b      	mov	r3, r1
 8008ece:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8008eda:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8008edc:	7dbb      	ldrb	r3, [r7, #22]
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	d005      	beq.n	8008eee <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8008ee2:	7dbb      	ldrb	r3, [r7, #22]
 8008ee4:	2b02      	cmp	r3, #2
 8008ee6:	d002      	beq.n	8008eee <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8008ee8:	7dbb      	ldrb	r3, [r7, #22]
 8008eea:	2b03      	cmp	r3, #3
 8008eec:	d147      	bne.n	8008f7e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8008eee:	f107 030c 	add.w	r3, r7, #12
 8008ef2:	f107 0210 	add.w	r2, r7, #16
 8008ef6:	2101      	movs	r1, #1
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f000 fbc3 	bl	8009684 <VL53L0X_GetInterruptThresholds>
 8008efe:	4603      	mov	r3, r0
 8008f00:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8008f08:	d803      	bhi.n	8008f12 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8008f0a:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8008f0c:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8008f10:	d935      	bls.n	8008f7e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8008f12:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d131      	bne.n	8008f7e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8008f1a:	78fb      	ldrb	r3, [r7, #3]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d006      	beq.n	8008f2e <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8008f20:	491a      	ldr	r1, [pc, #104]	; (8008f8c <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f002 ff56 	bl	800bdd4 <VL53L0X_load_tuning_settings>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	75fb      	strb	r3, [r7, #23]
 8008f2c:	e027      	b.n	8008f7e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8008f2e:	2204      	movs	r2, #4
 8008f30:	21ff      	movs	r1, #255	; 0xff
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f003 fe64 	bl	800cc00 <VL53L0X_WrByte>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	7dfb      	ldrb	r3, [r7, #23]
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8008f42:	2200      	movs	r2, #0
 8008f44:	2170      	movs	r1, #112	; 0x70
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f003 fe5a 	bl	800cc00 <VL53L0X_WrByte>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	461a      	mov	r2, r3
 8008f50:	7dfb      	ldrb	r3, [r7, #23]
 8008f52:	4313      	orrs	r3, r2
 8008f54:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008f56:	2200      	movs	r2, #0
 8008f58:	21ff      	movs	r1, #255	; 0xff
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f003 fe50 	bl	800cc00 <VL53L0X_WrByte>
 8008f60:	4603      	mov	r3, r0
 8008f62:	461a      	mov	r2, r3
 8008f64:	7dfb      	ldrb	r3, [r7, #23]
 8008f66:	4313      	orrs	r3, r2
 8008f68:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	2180      	movs	r1, #128	; 0x80
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f003 fe46 	bl	800cc00 <VL53L0X_WrByte>
 8008f74:	4603      	mov	r3, r0
 8008f76:	461a      	mov	r2, r3
 8008f78:	7dfb      	ldrb	r3, [r7, #23]
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8008f7e:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3718      	adds	r7, #24
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}
 8008f8a:	bf00      	nop
 8008f8c:	20000104 	.word	0x20000104

08008f90 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b086      	sub	sp, #24
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8008fa0:	f107 030e 	add.w	r3, r7, #14
 8008fa4:	4619      	mov	r1, r3
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f7ff fb20 	bl	80085ec <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8008fac:	2201      	movs	r2, #1
 8008fae:	2180      	movs	r1, #128	; 0x80
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f003 fe25 	bl	800cc00 <VL53L0X_WrByte>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008fba:	2201      	movs	r2, #1
 8008fbc:	21ff      	movs	r1, #255	; 0xff
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f003 fe1e 	bl	800cc00 <VL53L0X_WrByte>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008fc8:	2200      	movs	r2, #0
 8008fca:	2100      	movs	r1, #0
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f003 fe17 	bl	800cc00 <VL53L0X_WrByte>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 8008fdc:	461a      	mov	r2, r3
 8008fde:	2191      	movs	r1, #145	; 0x91
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f003 fe0d 	bl	800cc00 <VL53L0X_WrByte>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8008fea:	2201      	movs	r2, #1
 8008fec:	2100      	movs	r1, #0
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f003 fe06 	bl	800cc00 <VL53L0X_WrByte>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	21ff      	movs	r1, #255	; 0xff
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f003 fdff 	bl	800cc00 <VL53L0X_WrByte>
 8009002:	4603      	mov	r3, r0
 8009004:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009006:	2200      	movs	r2, #0
 8009008:	2180      	movs	r1, #128	; 0x80
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f003 fdf8 	bl	800cc00 <VL53L0X_WrByte>
 8009010:	4603      	mov	r3, r0
 8009012:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8009014:	7bbb      	ldrb	r3, [r7, #14]
 8009016:	2b03      	cmp	r3, #3
 8009018:	d054      	beq.n	80090c4 <VL53L0X_StartMeasurement+0x134>
 800901a:	2b03      	cmp	r3, #3
 800901c:	dc6c      	bgt.n	80090f8 <VL53L0X_StartMeasurement+0x168>
 800901e:	2b00      	cmp	r3, #0
 8009020:	d002      	beq.n	8009028 <VL53L0X_StartMeasurement+0x98>
 8009022:	2b01      	cmp	r3, #1
 8009024:	d034      	beq.n	8009090 <VL53L0X_StartMeasurement+0x100>
 8009026:	e067      	b.n	80090f8 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8009028:	2201      	movs	r2, #1
 800902a:	2100      	movs	r1, #0
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f003 fde7 	bl	800cc00 <VL53L0X_WrByte>
 8009032:	4603      	mov	r3, r0
 8009034:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8009036:	7bfb      	ldrb	r3, [r7, #15]
 8009038:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800903a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d15d      	bne.n	80090fe <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8009042:	2300      	movs	r3, #0
 8009044:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d008      	beq.n	800905e <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 800904c:	f107 030d 	add.w	r3, r7, #13
 8009050:	461a      	mov	r2, r3
 8009052:	2100      	movs	r1, #0
 8009054:	6878      	ldr	r0, [r7, #4]
 8009056:	f003 fe55 	bl	800cd04 <VL53L0X_RdByte>
 800905a:	4603      	mov	r3, r0
 800905c:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800905e:	693b      	ldr	r3, [r7, #16]
 8009060:	3301      	adds	r3, #1
 8009062:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8009064:	7b7a      	ldrb	r2, [r7, #13]
 8009066:	7bfb      	ldrb	r3, [r7, #15]
 8009068:	4013      	ands	r3, r2
 800906a:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800906c:	7bfa      	ldrb	r2, [r7, #15]
 800906e:	429a      	cmp	r2, r3
 8009070:	d107      	bne.n	8009082 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8009072:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d103      	bne.n	8009082 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009080:	d3e1      	bcc.n	8009046 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009088:	d339      	bcc.n	80090fe <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 800908a:	23f9      	movs	r3, #249	; 0xf9
 800908c:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800908e:	e036      	b.n	80090fe <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8009090:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d105      	bne.n	80090a4 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8009098:	2101      	movs	r1, #1
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f7ff ff12 	bl	8008ec4 <VL53L0X_CheckAndLoadInterruptSettings>
 80090a0:	4603      	mov	r3, r0
 80090a2:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 80090a4:	2202      	movs	r2, #2
 80090a6:	2100      	movs	r1, #0
 80090a8:	6878      	ldr	r0, [r7, #4]
 80090aa:	f003 fda9 	bl	800cc00 <VL53L0X_WrByte>
 80090ae:	4603      	mov	r3, r0
 80090b0:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 80090b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d123      	bne.n	8009102 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2204      	movs	r2, #4
 80090be:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 80090c2:	e01e      	b.n	8009102 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 80090c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d105      	bne.n	80090d8 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 80090cc:	2101      	movs	r1, #1
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	f7ff fef8 	bl	8008ec4 <VL53L0X_CheckAndLoadInterruptSettings>
 80090d4:	4603      	mov	r3, r0
 80090d6:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 80090d8:	2204      	movs	r2, #4
 80090da:	2100      	movs	r1, #0
 80090dc:	6878      	ldr	r0, [r7, #4]
 80090de:	f003 fd8f 	bl	800cc00 <VL53L0X_WrByte>
 80090e2:	4603      	mov	r3, r0
 80090e4:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 80090e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d10b      	bne.n	8009106 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2204      	movs	r2, #4
 80090f2:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 80090f6:	e006      	b.n	8009106 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80090f8:	23f8      	movs	r3, #248	; 0xf8
 80090fa:	75fb      	strb	r3, [r7, #23]
 80090fc:	e004      	b.n	8009108 <VL53L0X_StartMeasurement+0x178>
		break;
 80090fe:	bf00      	nop
 8009100:	e002      	b.n	8009108 <VL53L0X_StartMeasurement+0x178>
		break;
 8009102:	bf00      	nop
 8009104:	e000      	b.n	8009108 <VL53L0X_StartMeasurement+0x178>
		break;
 8009106:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8009108:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800910c:	4618      	mov	r0, r3
 800910e:	3718      	adds	r7, #24
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}

08009114 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b084      	sub	sp, #16
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800911e:	2300      	movs	r3, #0
 8009120:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8009128:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800912a:	7bbb      	ldrb	r3, [r7, #14]
 800912c:	2b04      	cmp	r3, #4
 800912e:	d112      	bne.n	8009156 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8009130:	f107 0308 	add.w	r3, r7, #8
 8009134:	4619      	mov	r1, r3
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f000 fb1a 	bl	8009770 <VL53L0X_GetInterruptMaskStatus>
 800913c:	4603      	mov	r3, r0
 800913e:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	2b04      	cmp	r3, #4
 8009144:	d103      	bne.n	800914e <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	2201      	movs	r2, #1
 800914a:	701a      	strb	r2, [r3, #0]
 800914c:	e01c      	b.n	8009188 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	2200      	movs	r2, #0
 8009152:	701a      	strb	r2, [r3, #0]
 8009154:	e018      	b.n	8009188 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8009156:	f107 030d 	add.w	r3, r7, #13
 800915a:	461a      	mov	r2, r3
 800915c:	2114      	movs	r1, #20
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f003 fdd0 	bl	800cd04 <VL53L0X_RdByte>
 8009164:	4603      	mov	r3, r0
 8009166:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8009168:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d10b      	bne.n	8009188 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8009170:	7b7b      	ldrb	r3, [r7, #13]
 8009172:	f003 0301 	and.w	r3, r3, #1
 8009176:	2b00      	cmp	r3, #0
 8009178:	d003      	beq.n	8009182 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	2201      	movs	r2, #1
 800917e:	701a      	strb	r2, [r3, #0]
 8009180:	e002      	b.n	8009188 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	2200      	movs	r2, #0
 8009186:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009188:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800918c:	4618      	mov	r0, r3
 800918e:	3710      	adds	r7, #16
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8009194:	b5b0      	push	{r4, r5, r7, lr}
 8009196:	b096      	sub	sp, #88	; 0x58
 8009198:	af02      	add	r7, sp, #8
 800919a:	6078      	str	r0, [r7, #4]
 800919c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800919e:	2300      	movs	r3, #0
 80091a0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 80091a4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80091a8:	230c      	movs	r3, #12
 80091aa:	2114      	movs	r1, #20
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f003 fcfb 	bl	800cba8 <VL53L0X_ReadMulti>
 80091b2:	4603      	mov	r3, r0
 80091b4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 80091b8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80091bc:	2b00      	cmp	r3, #0
 80091be:	f040 80d1 	bne.w	8009364 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	2200      	movs	r2, #0
 80091c6:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	2200      	movs	r2, #0
 80091cc:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 80091ce:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	021b      	lsls	r3, r3, #8
 80091d6:	b29a      	uxth	r2, r3
 80091d8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80091dc:	b29b      	uxth	r3, r3
 80091de:	4413      	add	r3, r2
 80091e0:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	2200      	movs	r2, #0
 80091e8:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 80091ea:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	021b      	lsls	r3, r3, #8
 80091f2:	b29a      	uxth	r2, r3
 80091f4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80091f8:	b29b      	uxth	r3, r3
 80091fa:	4413      	add	r3, r2
 80091fc:	b29b      	uxth	r3, r3
 80091fe:	025b      	lsls	r3, r3, #9
 8009200:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009206:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8009208:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800920c:	b29b      	uxth	r3, r3
 800920e:	021b      	lsls	r3, r3, #8
 8009210:	b29a      	uxth	r2, r3
 8009212:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8009216:	b29b      	uxth	r3, r3
 8009218:	4413      	add	r3, r2
 800921a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 800921e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8009222:	025b      	lsls	r3, r3, #9
 8009224:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800922a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800922e:	b29b      	uxth	r3, r3
 8009230:	021b      	lsls	r3, r3, #8
 8009232:	b29a      	uxth	r2, r3
 8009234:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009238:	b29b      	uxth	r3, r3
 800923a:	4413      	add	r3, r2
 800923c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8009246:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8009248:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800924c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 8009256:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 800925e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8009262:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009264:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009268:	d046      	beq.n	80092f8 <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800926a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800926c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8009270:	fb02 f303 	mul.w	r3, r2, r3
 8009274:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009278:	4a57      	ldr	r2, [pc, #348]	; (80093d8 <VL53L0X_GetRangingMeasurementData+0x244>)
 800927a:	fb82 1203 	smull	r1, r2, r2, r3
 800927e:	1192      	asrs	r2, r2, #6
 8009280:	17db      	asrs	r3, r3, #31
 8009282:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8009284:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6a1b      	ldr	r3, [r3, #32]
 800928c:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	7f1b      	ldrb	r3, [r3, #28]
 8009292:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8009296:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800929a:	2b00      	cmp	r3, #0
 800929c:	d02c      	beq.n	80092f8 <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800929e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80092a0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80092a4:	fb02 f303 	mul.w	r3, r2, r3
 80092a8:	121a      	asrs	r2, r3, #8
					<= 0) {
 80092aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 80092ac:	429a      	cmp	r2, r3
 80092ae:	d10d      	bne.n	80092cc <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 80092b0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d004      	beq.n	80092c2 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 80092b8:	f242 23b8 	movw	r3, #8888	; 0x22b8
 80092bc:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80092c0:	e016      	b.n	80092f0 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 80092c2:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 80092c6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80092ca:	e011      	b.n	80092f0 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 80092cc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80092d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80092d2:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 80092d6:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80092d8:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 80092dc:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 80092e0:	121b      	asrs	r3, r3, #8
 80092e2:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 80092e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80092e6:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 80092e8:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 80092ec:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 80092f0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80092f4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 80092f8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d00d      	beq.n	800931c <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8009300:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009304:	089b      	lsrs	r3, r3, #2
 8009306:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800930c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009310:	b2db      	uxtb	r3, r3
 8009312:	019b      	lsls	r3, r3, #6
 8009314:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	75da      	strb	r2, [r3, #23]
 800931a:	e006      	b.n	800932a <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8009322:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	2200      	movs	r2, #0
 8009328:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800932a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800932e:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8009332:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8009336:	9301      	str	r3, [sp, #4]
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	9300      	str	r3, [sp, #0]
 800933c:	4613      	mov	r3, r2
 800933e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f003 f9e5 	bl	800c710 <VL53L0X_get_pal_range_status>
 8009346:	4603      	mov	r3, r0
 8009348:	461a      	mov	r2, r3
 800934a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800934e:	4313      	orrs	r3, r2
 8009350:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8009354:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8009358:	2b00      	cmp	r3, #0
 800935a:	d103      	bne.n	8009364 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800935c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009364:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8009368:	2b00      	cmp	r3, #0
 800936a:	d12f      	bne.n	80093cc <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f107 040c 	add.w	r4, r7, #12
 8009372:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8009376:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009378:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800937a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800937e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8009386:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800938c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8009394:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800939a:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 80093a0:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 80093a6:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 80093ac:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 80093b2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f103 0450 	add.w	r4, r3, #80	; 0x50
 80093bc:	f107 050c 	add.w	r5, r7, #12
 80093c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80093c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80093c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80093c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80093cc:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 80093d0:	4618      	mov	r0, r3
 80093d2:	3750      	adds	r7, #80	; 0x50
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bdb0      	pop	{r4, r5, r7, pc}
 80093d8:	10624dd3 	.word	0x10624dd3

080093dc <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b084      	sub	sp, #16
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
 80093e4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80093e6:	2300      	movs	r3, #0
 80093e8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 80093ea:	2100      	movs	r1, #0
 80093ec:	6878      	ldr	r0, [r7, #4]
 80093ee:	f7ff f8d1 	bl	8008594 <VL53L0X_SetDeviceMode>
 80093f2:	4603      	mov	r3, r0
 80093f4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80093f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d104      	bne.n	8009408 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f7ff fd16 	bl	8008e30 <VL53L0X_PerformSingleMeasurement>
 8009404:	4603      	mov	r3, r0
 8009406:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8009408:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d105      	bne.n	800941c <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8009410:	6839      	ldr	r1, [r7, #0]
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f7ff febe 	bl	8009194 <VL53L0X_GetRangingMeasurementData>
 8009418:	4603      	mov	r3, r0
 800941a:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 800941c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d105      	bne.n	8009430 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8009424:	2100      	movs	r1, #0
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 f962 	bl	80096f0 <VL53L0X_ClearInterruptMask>
 800942c:	4603      	mov	r3, r0
 800942e:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8009430:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009434:	4618      	mov	r0, r3
 8009436:	3710      	adds	r7, #16
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}

0800943c <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b084      	sub	sp, #16
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	4608      	mov	r0, r1
 8009446:	4611      	mov	r1, r2
 8009448:	461a      	mov	r2, r3
 800944a:	4603      	mov	r3, r0
 800944c:	70fb      	strb	r3, [r7, #3]
 800944e:	460b      	mov	r3, r1
 8009450:	70bb      	strb	r3, [r7, #2]
 8009452:	4613      	mov	r3, r2
 8009454:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009456:	2300      	movs	r3, #0
 8009458:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800945a:	78fb      	ldrb	r3, [r7, #3]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d002      	beq.n	8009466 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8009460:	23f6      	movs	r3, #246	; 0xf6
 8009462:	73fb      	strb	r3, [r7, #15]
 8009464:	e107      	b.n	8009676 <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8009466:	78bb      	ldrb	r3, [r7, #2]
 8009468:	2b14      	cmp	r3, #20
 800946a:	d110      	bne.n	800948e <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800946c:	7e3b      	ldrb	r3, [r7, #24]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d102      	bne.n	8009478 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8009472:	2310      	movs	r3, #16
 8009474:	73bb      	strb	r3, [r7, #14]
 8009476:	e001      	b.n	800947c <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8009478:	2301      	movs	r3, #1
 800947a:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800947c:	7bbb      	ldrb	r3, [r7, #14]
 800947e:	461a      	mov	r2, r3
 8009480:	2184      	movs	r1, #132	; 0x84
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f003 fbbc 	bl	800cc00 <VL53L0X_WrByte>
 8009488:	4603      	mov	r3, r0
 800948a:	73fb      	strb	r3, [r7, #15]
 800948c:	e0f3      	b.n	8009676 <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800948e:	78bb      	ldrb	r3, [r7, #2]
 8009490:	2b15      	cmp	r3, #21
 8009492:	f040 8097 	bne.w	80095c4 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8009496:	2201      	movs	r2, #1
 8009498:	21ff      	movs	r1, #255	; 0xff
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f003 fbb0 	bl	800cc00 <VL53L0X_WrByte>
 80094a0:	4603      	mov	r3, r0
 80094a2:	461a      	mov	r2, r3
 80094a4:	7bfb      	ldrb	r3, [r7, #15]
 80094a6:	4313      	orrs	r3, r2
 80094a8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80094aa:	2200      	movs	r2, #0
 80094ac:	2100      	movs	r1, #0
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f003 fba6 	bl	800cc00 <VL53L0X_WrByte>
 80094b4:	4603      	mov	r3, r0
 80094b6:	461a      	mov	r2, r3
 80094b8:	7bfb      	ldrb	r3, [r7, #15]
 80094ba:	4313      	orrs	r3, r2
 80094bc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80094be:	2200      	movs	r2, #0
 80094c0:	21ff      	movs	r1, #255	; 0xff
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	f003 fb9c 	bl	800cc00 <VL53L0X_WrByte>
 80094c8:	4603      	mov	r3, r0
 80094ca:	461a      	mov	r2, r3
 80094cc:	7bfb      	ldrb	r3, [r7, #15]
 80094ce:	4313      	orrs	r3, r2
 80094d0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80094d2:	2201      	movs	r2, #1
 80094d4:	2180      	movs	r1, #128	; 0x80
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f003 fb92 	bl	800cc00 <VL53L0X_WrByte>
 80094dc:	4603      	mov	r3, r0
 80094de:	461a      	mov	r2, r3
 80094e0:	7bfb      	ldrb	r3, [r7, #15]
 80094e2:	4313      	orrs	r3, r2
 80094e4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 80094e6:	2202      	movs	r2, #2
 80094e8:	2185      	movs	r1, #133	; 0x85
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f003 fb88 	bl	800cc00 <VL53L0X_WrByte>
 80094f0:	4603      	mov	r3, r0
 80094f2:	461a      	mov	r2, r3
 80094f4:	7bfb      	ldrb	r3, [r7, #15]
 80094f6:	4313      	orrs	r3, r2
 80094f8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 80094fa:	2204      	movs	r2, #4
 80094fc:	21ff      	movs	r1, #255	; 0xff
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f003 fb7e 	bl	800cc00 <VL53L0X_WrByte>
 8009504:	4603      	mov	r3, r0
 8009506:	461a      	mov	r2, r3
 8009508:	7bfb      	ldrb	r3, [r7, #15]
 800950a:	4313      	orrs	r3, r2
 800950c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800950e:	2200      	movs	r2, #0
 8009510:	21cd      	movs	r1, #205	; 0xcd
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f003 fb74 	bl	800cc00 <VL53L0X_WrByte>
 8009518:	4603      	mov	r3, r0
 800951a:	461a      	mov	r2, r3
 800951c:	7bfb      	ldrb	r3, [r7, #15]
 800951e:	4313      	orrs	r3, r2
 8009520:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8009522:	2211      	movs	r2, #17
 8009524:	21cc      	movs	r1, #204	; 0xcc
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f003 fb6a 	bl	800cc00 <VL53L0X_WrByte>
 800952c:	4603      	mov	r3, r0
 800952e:	461a      	mov	r2, r3
 8009530:	7bfb      	ldrb	r3, [r7, #15]
 8009532:	4313      	orrs	r3, r2
 8009534:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8009536:	2207      	movs	r2, #7
 8009538:	21ff      	movs	r1, #255	; 0xff
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f003 fb60 	bl	800cc00 <VL53L0X_WrByte>
 8009540:	4603      	mov	r3, r0
 8009542:	461a      	mov	r2, r3
 8009544:	7bfb      	ldrb	r3, [r7, #15]
 8009546:	4313      	orrs	r3, r2
 8009548:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800954a:	2200      	movs	r2, #0
 800954c:	21be      	movs	r1, #190	; 0xbe
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f003 fb56 	bl	800cc00 <VL53L0X_WrByte>
 8009554:	4603      	mov	r3, r0
 8009556:	461a      	mov	r2, r3
 8009558:	7bfb      	ldrb	r3, [r7, #15]
 800955a:	4313      	orrs	r3, r2
 800955c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800955e:	2206      	movs	r2, #6
 8009560:	21ff      	movs	r1, #255	; 0xff
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f003 fb4c 	bl	800cc00 <VL53L0X_WrByte>
 8009568:	4603      	mov	r3, r0
 800956a:	461a      	mov	r2, r3
 800956c:	7bfb      	ldrb	r3, [r7, #15]
 800956e:	4313      	orrs	r3, r2
 8009570:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8009572:	2209      	movs	r2, #9
 8009574:	21cc      	movs	r1, #204	; 0xcc
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f003 fb42 	bl	800cc00 <VL53L0X_WrByte>
 800957c:	4603      	mov	r3, r0
 800957e:	461a      	mov	r2, r3
 8009580:	7bfb      	ldrb	r3, [r7, #15]
 8009582:	4313      	orrs	r3, r2
 8009584:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8009586:	2200      	movs	r2, #0
 8009588:	21ff      	movs	r1, #255	; 0xff
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f003 fb38 	bl	800cc00 <VL53L0X_WrByte>
 8009590:	4603      	mov	r3, r0
 8009592:	461a      	mov	r2, r3
 8009594:	7bfb      	ldrb	r3, [r7, #15]
 8009596:	4313      	orrs	r3, r2
 8009598:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800959a:	2201      	movs	r2, #1
 800959c:	21ff      	movs	r1, #255	; 0xff
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f003 fb2e 	bl	800cc00 <VL53L0X_WrByte>
 80095a4:	4603      	mov	r3, r0
 80095a6:	461a      	mov	r2, r3
 80095a8:	7bfb      	ldrb	r3, [r7, #15]
 80095aa:	4313      	orrs	r3, r2
 80095ac:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80095ae:	2200      	movs	r2, #0
 80095b0:	2100      	movs	r1, #0
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f003 fb24 	bl	800cc00 <VL53L0X_WrByte>
 80095b8:	4603      	mov	r3, r0
 80095ba:	461a      	mov	r2, r3
 80095bc:	7bfb      	ldrb	r3, [r7, #15]
 80095be:	4313      	orrs	r3, r2
 80095c0:	73fb      	strb	r3, [r7, #15]
 80095c2:	e058      	b.n	8009676 <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 80095c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d121      	bne.n	8009610 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 80095cc:	787b      	ldrb	r3, [r7, #1]
 80095ce:	2b04      	cmp	r3, #4
 80095d0:	d81b      	bhi.n	800960a <VL53L0X_SetGpioConfig+0x1ce>
 80095d2:	a201      	add	r2, pc, #4	; (adr r2, 80095d8 <VL53L0X_SetGpioConfig+0x19c>)
 80095d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095d8:	080095ed 	.word	0x080095ed
 80095dc:	080095f3 	.word	0x080095f3
 80095e0:	080095f9 	.word	0x080095f9
 80095e4:	080095ff 	.word	0x080095ff
 80095e8:	08009605 	.word	0x08009605
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 80095ec:	2300      	movs	r3, #0
 80095ee:	73bb      	strb	r3, [r7, #14]
				break;
 80095f0:	e00f      	b.n	8009612 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 80095f2:	2301      	movs	r3, #1
 80095f4:	73bb      	strb	r3, [r7, #14]
				break;
 80095f6:	e00c      	b.n	8009612 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 80095f8:	2302      	movs	r3, #2
 80095fa:	73bb      	strb	r3, [r7, #14]
				break;
 80095fc:	e009      	b.n	8009612 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 80095fe:	2303      	movs	r3, #3
 8009600:	73bb      	strb	r3, [r7, #14]
				break;
 8009602:	e006      	b.n	8009612 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8009604:	2304      	movs	r3, #4
 8009606:	73bb      	strb	r3, [r7, #14]
				break;
 8009608:	e003      	b.n	8009612 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 800960a:	23f5      	movs	r3, #245	; 0xf5
 800960c:	73fb      	strb	r3, [r7, #15]
 800960e:	e000      	b.n	8009612 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 8009610:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 8009612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d107      	bne.n	800962a <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 800961a:	7bbb      	ldrb	r3, [r7, #14]
 800961c:	461a      	mov	r2, r3
 800961e:	210a      	movs	r1, #10
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f003 faed 	bl	800cc00 <VL53L0X_WrByte>
 8009626:	4603      	mov	r3, r0
 8009628:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800962a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d10f      	bne.n	8009652 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8009632:	7e3b      	ldrb	r3, [r7, #24]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d102      	bne.n	800963e <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 8009638:	2300      	movs	r3, #0
 800963a:	73bb      	strb	r3, [r7, #14]
 800963c:	e001      	b.n	8009642 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 800963e:	2310      	movs	r3, #16
 8009640:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8009642:	7bbb      	ldrb	r3, [r7, #14]
 8009644:	22ef      	movs	r2, #239	; 0xef
 8009646:	2184      	movs	r1, #132	; 0x84
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f003 fb27 	bl	800cc9c <VL53L0X_UpdateByte>
 800964e:	4603      	mov	r3, r0
 8009650:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8009652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d103      	bne.n	8009662 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	787a      	ldrb	r2, [r7, #1]
 800965e:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8009662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d105      	bne.n	8009676 <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800966a:	2100      	movs	r1, #0
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f000 f83f 	bl	80096f0 <VL53L0X_ClearInterruptMask>
 8009672:	4603      	mov	r3, r0
 8009674:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009676:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800967a:	4618      	mov	r0, r3
 800967c:	3710      	adds	r7, #16
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}
 8009682:	bf00      	nop

08009684 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b086      	sub	sp, #24
 8009688:	af00      	add	r7, sp, #0
 800968a:	60f8      	str	r0, [r7, #12]
 800968c:	607a      	str	r2, [r7, #4]
 800968e:	603b      	str	r3, [r7, #0]
 8009690:	460b      	mov	r3, r1
 8009692:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009694:	2300      	movs	r3, #0
 8009696:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8009698:	f107 0314 	add.w	r3, r7, #20
 800969c:	461a      	mov	r2, r3
 800969e:	210e      	movs	r1, #14
 80096a0:	68f8      	ldr	r0, [r7, #12]
 80096a2:	f003 fb59 	bl	800cd58 <VL53L0X_RdWord>
 80096a6:	4603      	mov	r3, r0
 80096a8:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80096aa:	8abb      	ldrh	r3, [r7, #20]
 80096ac:	045b      	lsls	r3, r3, #17
 80096ae:	461a      	mov	r2, r3
 80096b0:	4b0e      	ldr	r3, [pc, #56]	; (80096ec <VL53L0X_GetInterruptThresholds+0x68>)
 80096b2:	4013      	ands	r3, r2
 80096b4:	687a      	ldr	r2, [r7, #4]
 80096b6:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 80096b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d10f      	bne.n	80096e0 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 80096c0:	f107 0314 	add.w	r3, r7, #20
 80096c4:	461a      	mov	r2, r3
 80096c6:	210c      	movs	r1, #12
 80096c8:	68f8      	ldr	r0, [r7, #12]
 80096ca:	f003 fb45 	bl	800cd58 <VL53L0X_RdWord>
 80096ce:	4603      	mov	r3, r0
 80096d0:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80096d2:	8abb      	ldrh	r3, [r7, #20]
 80096d4:	045b      	lsls	r3, r3, #17
 80096d6:	461a      	mov	r2, r3
 80096d8:	4b04      	ldr	r3, [pc, #16]	; (80096ec <VL53L0X_GetInterruptThresholds+0x68>)
 80096da:	4013      	ands	r3, r2
		*pThresholdHigh =
 80096dc:	683a      	ldr	r2, [r7, #0]
 80096de:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80096e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3718      	adds	r7, #24
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}
 80096ec:	1ffe0000 	.word	0x1ffe0000

080096f0 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b084      	sub	sp, #16
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
 80096f8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80096fa:	2300      	movs	r3, #0
 80096fc:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 80096fe:	2300      	movs	r3, #0
 8009700:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8009702:	2201      	movs	r2, #1
 8009704:	210b      	movs	r1, #11
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f003 fa7a 	bl	800cc00 <VL53L0X_WrByte>
 800970c:	4603      	mov	r3, r0
 800970e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8009710:	2200      	movs	r2, #0
 8009712:	210b      	movs	r1, #11
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f003 fa73 	bl	800cc00 <VL53L0X_WrByte>
 800971a:	4603      	mov	r3, r0
 800971c:	461a      	mov	r2, r3
 800971e:	7bfb      	ldrb	r3, [r7, #15]
 8009720:	4313      	orrs	r3, r2
 8009722:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8009724:	f107 030d 	add.w	r3, r7, #13
 8009728:	461a      	mov	r2, r3
 800972a:	2113      	movs	r1, #19
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f003 fae9 	bl	800cd04 <VL53L0X_RdByte>
 8009732:	4603      	mov	r3, r0
 8009734:	461a      	mov	r2, r3
 8009736:	7bfb      	ldrb	r3, [r7, #15]
 8009738:	4313      	orrs	r3, r2
 800973a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800973c:	7bbb      	ldrb	r3, [r7, #14]
 800973e:	3301      	adds	r3, #1
 8009740:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8009742:	7b7b      	ldrb	r3, [r7, #13]
 8009744:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8009748:	2b00      	cmp	r3, #0
 800974a:	d006      	beq.n	800975a <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800974c:	7bbb      	ldrb	r3, [r7, #14]
 800974e:	2b02      	cmp	r3, #2
 8009750:	d803      	bhi.n	800975a <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8009752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d0d3      	beq.n	8009702 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800975a:	7bbb      	ldrb	r3, [r7, #14]
 800975c:	2b02      	cmp	r3, #2
 800975e:	d901      	bls.n	8009764 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8009760:	23f4      	movs	r3, #244	; 0xf4
 8009762:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8009764:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009768:	4618      	mov	r0, r3
 800976a:	3710      	adds	r7, #16
 800976c:	46bd      	mov	sp, r7
 800976e:	bd80      	pop	{r7, pc}

08009770 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b084      	sub	sp, #16
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800977a:	2300      	movs	r3, #0
 800977c:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800977e:	f107 030e 	add.w	r3, r7, #14
 8009782:	461a      	mov	r2, r3
 8009784:	2113      	movs	r1, #19
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f003 fabc 	bl	800cd04 <VL53L0X_RdByte>
 800978c:	4603      	mov	r3, r0
 800978e:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 8009790:	7bbb      	ldrb	r3, [r7, #14]
 8009792:	f003 0207 	and.w	r2, r3, #7
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800979a:	7bbb      	ldrb	r3, [r7, #14]
 800979c:	f003 0318 	and.w	r3, r3, #24
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d001      	beq.n	80097a8 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 80097a4:	23fa      	movs	r3, #250	; 0xfa
 80097a6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80097a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	3710      	adds	r7, #16
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd80      	pop	{r7, pc}

080097b4 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b086      	sub	sp, #24
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	60f8      	str	r0, [r7, #12]
 80097bc:	60b9      	str	r1, [r7, #8]
 80097be:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80097c0:	2300      	movs	r3, #0
 80097c2:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 80097c4:	687a      	ldr	r2, [r7, #4]
 80097c6:	68b9      	ldr	r1, [r7, #8]
 80097c8:	68f8      	ldr	r0, [r7, #12]
 80097ca:	f000 fa03 	bl	8009bd4 <VL53L0X_perform_ref_spad_management>
 80097ce:	4603      	mov	r3, r0
 80097d0:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 80097d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3718      	adds	r7, #24
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}

080097de <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 80097de:	b580      	push	{r7, lr}
 80097e0:	b084      	sub	sp, #16
 80097e2:	af00      	add	r7, sp, #0
 80097e4:	6078      	str	r0, [r7, #4]
 80097e6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80097e8:	2300      	movs	r3, #0
 80097ea:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 80097ec:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80097f0:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 80097f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80097f6:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 80097f8:	f107 0308 	add.w	r3, r7, #8
 80097fc:	461a      	mov	r2, r3
 80097fe:	2128      	movs	r1, #40	; 0x28
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f003 faa9 	bl	800cd58 <VL53L0X_RdWord>
 8009806:	4603      	mov	r3, r0
 8009808:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800980a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d11e      	bne.n	8009850 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8009812:	893b      	ldrh	r3, [r7, #8]
 8009814:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009818:	b29b      	uxth	r3, r3
 800981a:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800981c:	893b      	ldrh	r3, [r7, #8]
 800981e:	461a      	mov	r2, r3
 8009820:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009824:	429a      	cmp	r2, r3
 8009826:	dd0b      	ble.n	8009840 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8009828:	893a      	ldrh	r2, [r7, #8]
 800982a:	897b      	ldrh	r3, [r7, #10]
 800982c:	1ad3      	subs	r3, r2, r3
 800982e:	b29b      	uxth	r3, r3
 8009830:	b21b      	sxth	r3, r3
 8009832:	461a      	mov	r2, r3
					* 250;
 8009834:	23fa      	movs	r3, #250	; 0xfa
 8009836:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	601a      	str	r2, [r3, #0]
 800983e:	e007      	b.n	8009850 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8009840:	893b      	ldrh	r3, [r7, #8]
 8009842:	b21b      	sxth	r3, r3
 8009844:	461a      	mov	r2, r3
 8009846:	23fa      	movs	r3, #250	; 0xfa
 8009848:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8009850:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009854:	4618      	mov	r0, r3
 8009856:	3710      	adds	r7, #16
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}

0800985c <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800985c:	b480      	push	{r7}
 800985e:	b08b      	sub	sp, #44	; 0x2c
 8009860:	af00      	add	r7, sp, #0
 8009862:	60f8      	str	r0, [r7, #12]
 8009864:	60b9      	str	r1, [r7, #8]
 8009866:	607a      	str	r2, [r7, #4]
 8009868:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800986a:	2308      	movs	r3, #8
 800986c:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800986e:	2300      	movs	r3, #0
 8009870:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	f04f 32ff 	mov.w	r2, #4294967295
 8009878:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800987a:	687a      	ldr	r2, [r7, #4]
 800987c:	69bb      	ldr	r3, [r7, #24]
 800987e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009882:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	69ba      	ldr	r2, [r7, #24]
 8009888:	fbb3 f2f2 	udiv	r2, r3, r2
 800988c:	69b9      	ldr	r1, [r7, #24]
 800988e:	fb01 f202 	mul.w	r2, r1, r2
 8009892:	1a9b      	subs	r3, r3, r2
 8009894:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	627b      	str	r3, [r7, #36]	; 0x24
 800989a:	e030      	b.n	80098fe <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800989c:	2300      	movs	r3, #0
 800989e:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 80098a0:	68fa      	ldr	r2, [r7, #12]
 80098a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a4:	4413      	add	r3, r2
 80098a6:	781b      	ldrb	r3, [r3, #0]
 80098a8:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 80098aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	429a      	cmp	r2, r3
 80098b0:	d11e      	bne.n	80098f0 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 80098b2:	7ffa      	ldrb	r2, [r7, #31]
 80098b4:	693b      	ldr	r3, [r7, #16]
 80098b6:	fa42 f303 	asr.w	r3, r2, r3
 80098ba:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 80098c0:	e016      	b.n	80098f0 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 80098c2:	7ffb      	ldrb	r3, [r7, #31]
 80098c4:	f003 0301 	and.w	r3, r3, #1
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d00b      	beq.n	80098e4 <get_next_good_spad+0x88>
				success = 1;
 80098cc:	2301      	movs	r3, #1
 80098ce:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 80098d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098d2:	69ba      	ldr	r2, [r7, #24]
 80098d4:	fb03 f202 	mul.w	r2, r3, r2
 80098d8:	6a3b      	ldr	r3, [r7, #32]
 80098da:	4413      	add	r3, r2
 80098dc:	461a      	mov	r2, r3
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	601a      	str	r2, [r3, #0]
				break;
 80098e2:	e009      	b.n	80098f8 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 80098e4:	7ffb      	ldrb	r3, [r7, #31]
 80098e6:	085b      	lsrs	r3, r3, #1
 80098e8:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 80098ea:	6a3b      	ldr	r3, [r7, #32]
 80098ec:	3301      	adds	r3, #1
 80098ee:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 80098f0:	6a3a      	ldr	r2, [r7, #32]
 80098f2:	69bb      	ldr	r3, [r7, #24]
 80098f4:	429a      	cmp	r2, r3
 80098f6:	d3e4      	bcc.n	80098c2 <get_next_good_spad+0x66>
				coarseIndex++) {
 80098f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098fa:	3301      	adds	r3, #1
 80098fc:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80098fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	429a      	cmp	r2, r3
 8009904:	d202      	bcs.n	800990c <get_next_good_spad+0xb0>
 8009906:	7fbb      	ldrb	r3, [r7, #30]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d0c7      	beq.n	800989c <get_next_good_spad+0x40>
		}
	}
}
 800990c:	bf00      	nop
 800990e:	372c      	adds	r7, #44	; 0x2c
 8009910:	46bd      	mov	sp, r7
 8009912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009916:	4770      	bx	lr

08009918 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8009918:	b480      	push	{r7}
 800991a:	b085      	sub	sp, #20
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8009920:	2301      	movs	r3, #1
 8009922:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	099b      	lsrs	r3, r3, #6
 8009928:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800992a:	4a07      	ldr	r2, [pc, #28]	; (8009948 <is_aperture+0x30>)
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d101      	bne.n	800993a <is_aperture+0x22>
		isAperture = 0;
 8009936:	2300      	movs	r3, #0
 8009938:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800993a:	7bfb      	ldrb	r3, [r7, #15]
}
 800993c:	4618      	mov	r0, r3
 800993e:	3714      	adds	r7, #20
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr
 8009948:	200002bc 	.word	0x200002bc

0800994c <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800994c:	b480      	push	{r7}
 800994e:	b089      	sub	sp, #36	; 0x24
 8009950:	af00      	add	r7, sp, #0
 8009952:	60f8      	str	r0, [r7, #12]
 8009954:	60b9      	str	r1, [r7, #8]
 8009956:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8009958:	2300      	movs	r3, #0
 800995a:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800995c:	2308      	movs	r3, #8
 800995e:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8009960:	687a      	ldr	r2, [r7, #4]
 8009962:	69bb      	ldr	r3, [r7, #24]
 8009964:	fbb2 f3f3 	udiv	r3, r2, r3
 8009968:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	69ba      	ldr	r2, [r7, #24]
 800996e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009972:	69b9      	ldr	r1, [r7, #24]
 8009974:	fb01 f202 	mul.w	r2, r1, r2
 8009978:	1a9b      	subs	r3, r3, r2
 800997a:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800997c:	697a      	ldr	r2, [r7, #20]
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	429a      	cmp	r2, r3
 8009982:	d302      	bcc.n	800998a <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009984:	23ce      	movs	r3, #206	; 0xce
 8009986:	77fb      	strb	r3, [r7, #31]
 8009988:	e010      	b.n	80099ac <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800998a:	68fa      	ldr	r2, [r7, #12]
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	4413      	add	r3, r2
 8009990:	781b      	ldrb	r3, [r3, #0]
 8009992:	b25a      	sxtb	r2, r3
 8009994:	2101      	movs	r1, #1
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	fa01 f303 	lsl.w	r3, r1, r3
 800999c:	b25b      	sxtb	r3, r3
 800999e:	4313      	orrs	r3, r2
 80099a0:	b259      	sxtb	r1, r3
 80099a2:	68fa      	ldr	r2, [r7, #12]
 80099a4:	697b      	ldr	r3, [r7, #20]
 80099a6:	4413      	add	r3, r2
 80099a8:	b2ca      	uxtb	r2, r1
 80099aa:	701a      	strb	r2, [r3, #0]

	return status;
 80099ac:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	3724      	adds	r7, #36	; 0x24
 80099b4:	46bd      	mov	sp, r7
 80099b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ba:	4770      	bx	lr

080099bc <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b084      	sub	sp, #16
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
 80099c4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 80099c6:	2306      	movs	r3, #6
 80099c8:	683a      	ldr	r2, [r7, #0]
 80099ca:	21b0      	movs	r1, #176	; 0xb0
 80099cc:	6878      	ldr	r0, [r7, #4]
 80099ce:	f003 f8bb 	bl	800cb48 <VL53L0X_WriteMulti>
 80099d2:	4603      	mov	r3, r0
 80099d4:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 80099d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3710      	adds	r7, #16
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}

080099e2 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80099e2:	b580      	push	{r7, lr}
 80099e4:	b084      	sub	sp, #16
 80099e6:	af00      	add	r7, sp, #0
 80099e8:	6078      	str	r0, [r7, #4]
 80099ea:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 80099ec:	2306      	movs	r3, #6
 80099ee:	683a      	ldr	r2, [r7, #0]
 80099f0:	21b0      	movs	r1, #176	; 0xb0
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	f003 f8d8 	bl	800cba8 <VL53L0X_ReadMulti>
 80099f8:	4603      	mov	r3, r0
 80099fa:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 80099fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3710      	adds	r7, #16
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}

08009a08 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b08c      	sub	sp, #48	; 0x30
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	60f8      	str	r0, [r7, #12]
 8009a10:	607a      	str	r2, [r7, #4]
 8009a12:	603b      	str	r3, [r7, #0]
 8009a14:	460b      	mov	r3, r1
 8009a16:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 8009a1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a20:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8009a22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a24:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8009a26:	2300      	movs	r3, #0
 8009a28:	62bb      	str	r3, [r7, #40]	; 0x28
 8009a2a:	e02b      	b.n	8009a84 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8009a2c:	f107 031c 	add.w	r3, r7, #28
 8009a30:	6a3a      	ldr	r2, [r7, #32]
 8009a32:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f7ff ff11 	bl	800985c <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8009a3a:	69fb      	ldr	r3, [r7, #28]
 8009a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a40:	d103      	bne.n	8009a4a <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009a42:	23ce      	movs	r3, #206	; 0xce
 8009a44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8009a48:	e020      	b.n	8009a8c <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8009a4a:	69fb      	ldr	r3, [r7, #28]
 8009a4c:	461a      	mov	r2, r3
 8009a4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a50:	4413      	add	r3, r2
 8009a52:	4618      	mov	r0, r3
 8009a54:	f7ff ff60 	bl	8009918 <is_aperture>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	461a      	mov	r2, r3
 8009a5c:	7afb      	ldrb	r3, [r7, #11]
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d003      	beq.n	8009a6a <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009a62:	23ce      	movs	r3, #206	; 0xce
 8009a64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8009a68:	e010      	b.n	8009a8c <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8009a6a:	69fb      	ldr	r3, [r7, #28]
 8009a6c:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 8009a6e:	6a3a      	ldr	r2, [r7, #32]
 8009a70:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009a72:	6838      	ldr	r0, [r7, #0]
 8009a74:	f7ff ff6a 	bl	800994c <enable_spad_bit>
		currentSpad++;
 8009a78:	6a3b      	ldr	r3, [r7, #32]
 8009a7a:	3301      	adds	r3, #1
 8009a7c:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8009a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a80:	3301      	adds	r3, #1
 8009a82:	62bb      	str	r3, [r7, #40]	; 0x28
 8009a84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009a88:	429a      	cmp	r2, r3
 8009a8a:	d3cf      	bcc.n	8009a2c <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8009a8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a8e:	6a3a      	ldr	r2, [r7, #32]
 8009a90:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8009a92:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d106      	bne.n	8009aa8 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8009a9a:	6839      	ldr	r1, [r7, #0]
 8009a9c:	68f8      	ldr	r0, [r7, #12]
 8009a9e:	f7ff ff8d 	bl	80099bc <set_ref_spad_map>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8009aa8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d121      	bne.n	8009af4 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8009ab0:	f107 0314 	add.w	r3, r7, #20
 8009ab4:	4619      	mov	r1, r3
 8009ab6:	68f8      	ldr	r0, [r7, #12]
 8009ab8:	f7ff ff93 	bl	80099e2 <get_ref_spad_map>
 8009abc:	4603      	mov	r3, r0
 8009abe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8009ac6:	e011      	b.n	8009aec <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8009ac8:	683a      	ldr	r2, [r7, #0]
 8009aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009acc:	4413      	add	r3, r2
 8009ace:	781a      	ldrb	r2, [r3, #0]
 8009ad0:	f107 0114 	add.w	r1, r7, #20
 8009ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ad6:	440b      	add	r3, r1
 8009ad8:	781b      	ldrb	r3, [r3, #0]
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d003      	beq.n	8009ae6 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009ade:	23ce      	movs	r3, #206	; 0xce
 8009ae0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8009ae4:	e006      	b.n	8009af4 <enable_ref_spads+0xec>
			}
			i++;
 8009ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ae8:	3301      	adds	r3, #1
 8009aea:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 8009aec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d3e9      	bcc.n	8009ac8 <enable_ref_spads+0xc0>
		}
	}
	return status;
 8009af4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8009af8:	4618      	mov	r0, r3
 8009afa:	3730      	adds	r7, #48	; 0x30
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}

08009b00 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	b08a      	sub	sp, #40	; 0x28
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
 8009b08:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8009b10:	2300      	movs	r3, #0
 8009b12:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8009b1c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8009b20:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d107      	bne.n	8009b38 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8009b28:	22c0      	movs	r2, #192	; 0xc0
 8009b2a:	2101      	movs	r1, #1
 8009b2c:	6878      	ldr	r0, [r7, #4]
 8009b2e:	f003 f867 	bl	800cc00 <VL53L0X_WrByte>
 8009b32:	4603      	mov	r3, r0
 8009b34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8009b38:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d108      	bne.n	8009b52 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8009b40:	f107 0308 	add.w	r3, r7, #8
 8009b44:	4619      	mov	r1, r3
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f7ff fc48 	bl	80093dc <VL53L0X_PerformSingleRangingMeasurement>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8009b52:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d107      	bne.n	8009b6a <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	21ff      	movs	r1, #255	; 0xff
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f003 f84e 	bl	800cc00 <VL53L0X_WrByte>
 8009b64:	4603      	mov	r3, r0
 8009b66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 8009b6a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d107      	bne.n	8009b82 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8009b72:	683a      	ldr	r2, [r7, #0]
 8009b74:	21b6      	movs	r1, #182	; 0xb6
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	f003 f8ee 	bl	800cd58 <VL53L0X_RdWord>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8009b82:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d107      	bne.n	8009b9a <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	21ff      	movs	r1, #255	; 0xff
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	f003 f836 	bl	800cc00 <VL53L0X_WrByte>
 8009b94:	4603      	mov	r3, r0
 8009b96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8009b9a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d112      	bne.n	8009bc8 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009ba2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009ba6:	461a      	mov	r2, r3
 8009ba8:	2101      	movs	r1, #1
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f003 f828 	bl	800cc00 <VL53L0X_WrByte>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8009bb6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d104      	bne.n	8009bc8 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009bc4:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8009bc8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	3728      	adds	r7, #40	; 0x28
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}

08009bd4 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8009bd4:	b590      	push	{r4, r7, lr}
 8009bd6:	b09d      	sub	sp, #116	; 0x74
 8009bd8:	af06      	add	r7, sp, #24
 8009bda:	60f8      	str	r0, [r7, #12]
 8009bdc:	60b9      	str	r1, [r7, #8]
 8009bde:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009be0:	2300      	movs	r3, #0
 8009be2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8009be6:	23b4      	movs	r3, #180	; 0xb4
 8009be8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 8009bec:	2303      	movs	r3, #3
 8009bee:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 8009bf0:	232c      	movs	r3, #44	; 0x2c
 8009bf2:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8009c00:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8009c04:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8009c06:	2300      	movs	r3, #0
 8009c08:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 8009c0e:	2306      	movs	r3, #6
 8009c10:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 8009c12:	2300      	movs	r3, #0
 8009c14:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 8009c16:	2300      	movs	r3, #0
 8009c18:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 8009c20:	2300      	movs	r3, #0
 8009c22:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8009c24:	2300      	movs	r3, #0
 8009c26:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8009c28:	2300      	movs	r3, #0
 8009c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 8009c38:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	64bb      	str	r3, [r7, #72]	; 0x48
 8009c3e:	e009      	b.n	8009c54 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8009c40:	68fa      	ldr	r2, [r7, #12]
 8009c42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c44:	4413      	add	r3, r2
 8009c46:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8009c4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c50:	3301      	adds	r3, #1
 8009c52:	64bb      	str	r3, [r7, #72]	; 0x48
 8009c54:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c58:	429a      	cmp	r2, r3
 8009c5a:	d3f1      	bcc.n	8009c40 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009c5c:	2201      	movs	r2, #1
 8009c5e:	21ff      	movs	r1, #255	; 0xff
 8009c60:	68f8      	ldr	r0, [r7, #12]
 8009c62:	f002 ffcd 	bl	800cc00 <VL53L0X_WrByte>
 8009c66:	4603      	mov	r3, r0
 8009c68:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8009c6c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d107      	bne.n	8009c84 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8009c74:	2200      	movs	r2, #0
 8009c76:	214f      	movs	r1, #79	; 0x4f
 8009c78:	68f8      	ldr	r0, [r7, #12]
 8009c7a:	f002 ffc1 	bl	800cc00 <VL53L0X_WrByte>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8009c84:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d107      	bne.n	8009c9c <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8009c8c:	222c      	movs	r2, #44	; 0x2c
 8009c8e:	214e      	movs	r1, #78	; 0x4e
 8009c90:	68f8      	ldr	r0, [r7, #12]
 8009c92:	f002 ffb5 	bl	800cc00 <VL53L0X_WrByte>
 8009c96:	4603      	mov	r3, r0
 8009c98:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8009c9c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d107      	bne.n	8009cb4 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	21ff      	movs	r1, #255	; 0xff
 8009ca8:	68f8      	ldr	r0, [r7, #12]
 8009caa:	f002 ffa9 	bl	800cc00 <VL53L0X_WrByte>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8009cb4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d109      	bne.n	8009cd0 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8009cbc:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8009cc0:	461a      	mov	r2, r3
 8009cc2:	21b6      	movs	r1, #182	; 0xb6
 8009cc4:	68f8      	ldr	r0, [r7, #12]
 8009cc6:	f002 ff9b 	bl	800cc00 <VL53L0X_WrByte>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8009cd0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d107      	bne.n	8009ce8 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8009cd8:	2200      	movs	r2, #0
 8009cda:	2180      	movs	r1, #128	; 0x80
 8009cdc:	68f8      	ldr	r0, [r7, #12]
 8009cde:	f002 ff8f 	bl	800cc00 <VL53L0X_WrByte>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8009ce8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d10a      	bne.n	8009d06 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8009cf0:	f107 0210 	add.w	r2, r7, #16
 8009cf4:	f107 0111 	add.w	r1, r7, #17
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	68f8      	ldr	r0, [r7, #12]
 8009cfc:	f000 fbbb 	bl	800a476 <VL53L0X_perform_ref_calibration>
 8009d00:	4603      	mov	r3, r0
 8009d02:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8009d06:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d121      	bne.n	8009d52 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 8009d12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d14:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8009d16:	2300      	movs	r3, #0
 8009d18:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 8009d1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d1c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 8009d2a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8009d2e:	f107 0218 	add.w	r2, r7, #24
 8009d32:	9204      	str	r2, [sp, #16]
 8009d34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009d36:	9203      	str	r2, [sp, #12]
 8009d38:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009d3a:	9202      	str	r2, [sp, #8]
 8009d3c:	9301      	str	r3, [sp, #4]
 8009d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d40:	9300      	str	r3, [sp, #0]
 8009d42:	4623      	mov	r3, r4
 8009d44:	4602      	mov	r2, r0
 8009d46:	68f8      	ldr	r0, [r7, #12]
 8009d48:	f7ff fe5e 	bl	8009a08 <enable_ref_spads>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009d52:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d174      	bne.n	8009e44 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8009d5a:	69bb      	ldr	r3, [r7, #24]
 8009d5c:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 8009d5e:	f107 0312 	add.w	r3, r7, #18
 8009d62:	4619      	mov	r1, r3
 8009d64:	68f8      	ldr	r0, [r7, #12]
 8009d66:	f7ff fecb 	bl	8009b00 <perform_ref_signal_measurement>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8009d70:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d161      	bne.n	8009e3c <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8009d78:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8009d7a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009d7c:	429a      	cmp	r2, r3
 8009d7e:	d25d      	bcs.n	8009e3c <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8009d80:	2300      	movs	r3, #0
 8009d82:	64bb      	str	r3, [r7, #72]	; 0x48
 8009d84:	e009      	b.n	8009d9a <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8009d86:	68fa      	ldr	r2, [r7, #12]
 8009d88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d8a:	4413      	add	r3, r2
 8009d8c:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8009d90:	2200      	movs	r2, #0
 8009d92:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8009d94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d96:	3301      	adds	r3, #1
 8009d98:	64bb      	str	r3, [r7, #72]	; 0x48
 8009d9a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d3f1      	bcc.n	8009d86 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8009da2:	e002      	b.n	8009daa <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8009da4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009da6:	3301      	adds	r3, #1
 8009da8:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8009daa:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8009dae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009db0:	4413      	add	r3, r2
 8009db2:	4618      	mov	r0, r3
 8009db4:	f7ff fdb0 	bl	8009918 <is_aperture>
 8009db8:	4603      	mov	r3, r0
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d103      	bne.n	8009dc6 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8009dbe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dc2:	429a      	cmp	r2, r3
 8009dc4:	d3ee      	bcc.n	8009da4 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 8009dca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dcc:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 8009dda:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8009dde:	f107 0218 	add.w	r2, r7, #24
 8009de2:	9204      	str	r2, [sp, #16]
 8009de4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009de6:	9203      	str	r2, [sp, #12]
 8009de8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009dea:	9202      	str	r2, [sp, #8]
 8009dec:	9301      	str	r3, [sp, #4]
 8009dee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009df0:	9300      	str	r3, [sp, #0]
 8009df2:	4623      	mov	r3, r4
 8009df4:	4602      	mov	r2, r0
 8009df6:	68f8      	ldr	r0, [r7, #12]
 8009df8:	f7ff fe06 	bl	8009a08 <enable_ref_spads>
 8009dfc:	4603      	mov	r3, r0
 8009dfe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8009e02:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d11b      	bne.n	8009e42 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8009e0a:	69bb      	ldr	r3, [r7, #24]
 8009e0c:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 8009e0e:	f107 0312 	add.w	r3, r7, #18
 8009e12:	4619      	mov	r1, r3
 8009e14:	68f8      	ldr	r0, [r7, #12]
 8009e16:	f7ff fe73 	bl	8009b00 <perform_ref_signal_measurement>
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8009e20:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d10c      	bne.n	8009e42 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8009e28:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8009e2a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009e2c:	429a      	cmp	r2, r3
 8009e2e:	d208      	bcs.n	8009e42 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8009e30:	2301      	movs	r3, #1
 8009e32:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 8009e36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e38:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8009e3a:	e002      	b.n	8009e42 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e40:	e000      	b.n	8009e44 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8009e42:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8009e44:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	f040 80af 	bne.w	8009fac <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8009e4e:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8009e50:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009e52:	429a      	cmp	r2, r3
 8009e54:	f240 80aa 	bls.w	8009fac <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8009e58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e5a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 8009e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e60:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	f503 7192 	add.w	r1, r3, #292	; 0x124
 8009e68:	f107 031c 	add.w	r3, r7, #28
 8009e6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f003 f81a 	bl	800cea8 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8009e74:	8a7b      	ldrh	r3, [r7, #18]
 8009e76:	461a      	mov	r2, r3
 8009e78:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009e7a:	1ad3      	subs	r3, r2, r3
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	bfb8      	it	lt
 8009e80:	425b      	neglt	r3, r3
 8009e82:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8009e84:	2300      	movs	r3, #0
 8009e86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 8009e8a:	e086      	b.n	8009f9a <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 8009e92:	f107 0314 	add.w	r3, r7, #20
 8009e96:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009e98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009e9a:	f7ff fcdf 	bl	800985c <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8009e9e:	697b      	ldr	r3, [r7, #20]
 8009ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ea4:	d103      	bne.n	8009eae <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009ea6:	23ce      	movs	r3, #206	; 0xce
 8009ea8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8009eac:	e07e      	b.n	8009fac <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8009eae:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8009eb2:	697a      	ldr	r2, [r7, #20]
 8009eb4:	4413      	add	r3, r2
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	f7ff fd2e 	bl	8009918 <is_aperture>
 8009ebc:	4603      	mov	r3, r0
 8009ebe:	461a      	mov	r2, r3
 8009ec0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d003      	beq.n	8009ece <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 8009ecc:	e06e      	b.n	8009fac <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8009ece:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ed0:	3301      	adds	r3, #1
 8009ed2:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 8009ede:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009ee0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	f7ff fd32 	bl	800994c <enable_spad_bit>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8009eee:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d10c      	bne.n	8009f10 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8009ef6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ef8:	3301      	adds	r3, #1
 8009efa:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 8009f02:	4619      	mov	r1, r3
 8009f04:	68f8      	ldr	r0, [r7, #12]
 8009f06:	f7ff fd59 	bl	80099bc <set_ref_spad_map>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8009f10:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d146      	bne.n	8009fa6 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8009f18:	f107 0312 	add.w	r3, r7, #18
 8009f1c:	4619      	mov	r1, r3
 8009f1e:	68f8      	ldr	r0, [r7, #12]
 8009f20:	f7ff fdee 	bl	8009b00 <perform_ref_signal_measurement>
 8009f24:	4603      	mov	r3, r0
 8009f26:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8009f2a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d13b      	bne.n	8009faa <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8009f32:	8a7b      	ldrh	r3, [r7, #18]
 8009f34:	461a      	mov	r2, r3
 8009f36:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009f38:	1ad3      	subs	r3, r2, r3
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	bfb8      	it	lt
 8009f3e:	425b      	neglt	r3, r3
 8009f40:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 8009f42:	8a7b      	ldrh	r3, [r7, #18]
 8009f44:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009f46:	429a      	cmp	r2, r3
 8009f48:	d21c      	bcs.n	8009f84 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8009f4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d914      	bls.n	8009f7c <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8009f52:	f107 031c 	add.w	r3, r7, #28
 8009f56:	4619      	mov	r1, r3
 8009f58:	68f8      	ldr	r0, [r7, #12]
 8009f5a:	f7ff fd2f 	bl	80099bc <set_ref_spad_map>
 8009f5e:	4603      	mov	r3, r0
 8009f60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 8009f6a:	f107 011c 	add.w	r1, r7, #28
 8009f6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f70:	4618      	mov	r0, r3
 8009f72:	f002 ff99 	bl	800cea8 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8009f76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f78:	3b01      	subs	r3, #1
 8009f7a:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009f82:	e00a      	b.n	8009f9a <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8009f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f86:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 8009f8e:	f107 031c 	add.w	r3, r7, #28
 8009f92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f94:	4618      	mov	r0, r3
 8009f96:	f002 ff87 	bl	800cea8 <memcpy>
		while (!complete) {
 8009f9a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	f43f af74 	beq.w	8009e8c <VL53L0X_perform_ref_spad_management+0x2b8>
 8009fa4:	e002      	b.n	8009fac <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8009fa6:	bf00      	nop
 8009fa8:	e000      	b.n	8009fac <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8009faa:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009fac:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d115      	bne.n	8009fe0 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009fb8:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8009fc0:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	2201      	movs	r2, #1
 8009fc6:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	b2da      	uxtb	r2, r3
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	781a      	ldrb	r2, [r3, #0]
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8009fe0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	375c      	adds	r7, #92	; 0x5c
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	bd90      	pop	{r4, r7, pc}

08009fec <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8009fec:	b590      	push	{r4, r7, lr}
 8009fee:	b093      	sub	sp, #76	; 0x4c
 8009ff0:	af06      	add	r7, sp, #24
 8009ff2:	60f8      	str	r0, [r7, #12]
 8009ff4:	60b9      	str	r1, [r7, #8]
 8009ff6:	4613      	mov	r3, r2
 8009ff8:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 800a000:	2300      	movs	r3, #0
 800a002:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 800a004:	23b4      	movs	r3, #180	; 0xb4
 800a006:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 800a00a:	2306      	movs	r3, #6
 800a00c:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800a00e:	232c      	movs	r3, #44	; 0x2c
 800a010:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a012:	2201      	movs	r2, #1
 800a014:	21ff      	movs	r1, #255	; 0xff
 800a016:	68f8      	ldr	r0, [r7, #12]
 800a018:	f002 fdf2 	bl	800cc00 <VL53L0X_WrByte>
 800a01c:	4603      	mov	r3, r0
 800a01e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800a022:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a026:	2b00      	cmp	r3, #0
 800a028:	d107      	bne.n	800a03a <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800a02a:	2200      	movs	r2, #0
 800a02c:	214f      	movs	r1, #79	; 0x4f
 800a02e:	68f8      	ldr	r0, [r7, #12]
 800a030:	f002 fde6 	bl	800cc00 <VL53L0X_WrByte>
 800a034:	4603      	mov	r3, r0
 800a036:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800a03a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d107      	bne.n	800a052 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800a042:	222c      	movs	r2, #44	; 0x2c
 800a044:	214e      	movs	r1, #78	; 0x4e
 800a046:	68f8      	ldr	r0, [r7, #12]
 800a048:	f002 fdda 	bl	800cc00 <VL53L0X_WrByte>
 800a04c:	4603      	mov	r3, r0
 800a04e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800a052:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a056:	2b00      	cmp	r3, #0
 800a058:	d107      	bne.n	800a06a <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a05a:	2200      	movs	r2, #0
 800a05c:	21ff      	movs	r1, #255	; 0xff
 800a05e:	68f8      	ldr	r0, [r7, #12]
 800a060:	f002 fdce 	bl	800cc00 <VL53L0X_WrByte>
 800a064:	4603      	mov	r3, r0
 800a066:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800a06a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d109      	bne.n	800a086 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800a072:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a076:	461a      	mov	r2, r3
 800a078:	21b6      	movs	r1, #182	; 0xb6
 800a07a:	68f8      	ldr	r0, [r7, #12]
 800a07c:	f002 fdc0 	bl	800cc00 <VL53L0X_WrByte>
 800a080:	4603      	mov	r3, r0
 800a082:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800a086:	2300      	movs	r3, #0
 800a088:	627b      	str	r3, [r7, #36]	; 0x24
 800a08a:	e009      	b.n	800a0a0 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800a08c:	68fa      	ldr	r2, [r7, #12]
 800a08e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a090:	4413      	add	r3, r2
 800a092:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800a096:	2200      	movs	r2, #0
 800a098:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800a09a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a09c:	3301      	adds	r3, #1
 800a09e:	627b      	str	r3, [r7, #36]	; 0x24
 800a0a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0a2:	69fb      	ldr	r3, [r7, #28]
 800a0a4:	429a      	cmp	r2, r3
 800a0a6:	d3f1      	bcc.n	800a08c <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800a0a8:	79fb      	ldrb	r3, [r7, #7]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d011      	beq.n	800a0d2 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800a0ae:	e002      	b.n	800a0b6 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800a0b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0b2:	3301      	adds	r3, #1
 800a0b4:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800a0b6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800a0ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0bc:	4413      	add	r3, r2
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f7ff fc2a 	bl	8009918 <is_aperture>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d103      	bne.n	800a0d2 <VL53L0X_set_reference_spads+0xe6>
 800a0ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0cc:	69bb      	ldr	r3, [r7, #24]
 800a0ce:	429a      	cmp	r2, r3
 800a0d0:	d3ee      	bcc.n	800a0b0 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 800a0de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a0e2:	79f9      	ldrb	r1, [r7, #7]
 800a0e4:	f107 0214 	add.w	r2, r7, #20
 800a0e8:	9204      	str	r2, [sp, #16]
 800a0ea:	68ba      	ldr	r2, [r7, #8]
 800a0ec:	9203      	str	r2, [sp, #12]
 800a0ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0f0:	9202      	str	r2, [sp, #8]
 800a0f2:	9301      	str	r3, [sp, #4]
 800a0f4:	69fb      	ldr	r3, [r7, #28]
 800a0f6:	9300      	str	r3, [sp, #0]
 800a0f8:	4623      	mov	r3, r4
 800a0fa:	4602      	mov	r2, r0
 800a0fc:	68f8      	ldr	r0, [r7, #12]
 800a0fe:	f7ff fc83 	bl	8009a08 <enable_ref_spads>
 800a102:	4603      	mov	r3, r0
 800a104:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800a108:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d10c      	bne.n	800a12a <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	2201      	movs	r2, #1
 800a114:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	b2da      	uxtb	r2, r3
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	79fa      	ldrb	r2, [r7, #7]
 800a126:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800a12a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800a12e:	4618      	mov	r0, r3
 800a130:	3734      	adds	r7, #52	; 0x34
 800a132:	46bd      	mov	sp, r7
 800a134:	bd90      	pop	{r4, r7, pc}

0800a136 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800a136:	b580      	push	{r7, lr}
 800a138:	b084      	sub	sp, #16
 800a13a:	af00      	add	r7, sp, #0
 800a13c:	6078      	str	r0, [r7, #4]
 800a13e:	460b      	mov	r3, r1
 800a140:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a142:	2300      	movs	r3, #0
 800a144:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a146:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d10a      	bne.n	800a164 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800a14e:	78fb      	ldrb	r3, [r7, #3]
 800a150:	f043 0301 	orr.w	r3, r3, #1
 800a154:	b2db      	uxtb	r3, r3
 800a156:	461a      	mov	r2, r3
 800a158:	2100      	movs	r1, #0
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	f002 fd50 	bl	800cc00 <VL53L0X_WrByte>
 800a160:	4603      	mov	r3, r0
 800a162:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800a164:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d104      	bne.n	800a176 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800a16c:	6878      	ldr	r0, [r7, #4]
 800a16e:	f000 f9bf 	bl	800a4f0 <VL53L0X_measurement_poll_for_completion>
 800a172:	4603      	mov	r3, r0
 800a174:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a176:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d105      	bne.n	800a18a <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800a17e:	2100      	movs	r1, #0
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f7ff fab5 	bl	80096f0 <VL53L0X_ClearInterruptMask>
 800a186:	4603      	mov	r3, r0
 800a188:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a18a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d106      	bne.n	800a1a0 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800a192:	2200      	movs	r2, #0
 800a194:	2100      	movs	r1, #0
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f002 fd32 	bl	800cc00 <VL53L0X_WrByte>
 800a19c:	4603      	mov	r3, r0
 800a19e:	73fb      	strb	r3, [r7, #15]

	return Status;
 800a1a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	3710      	adds	r7, #16
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}

0800a1ac <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	4608      	mov	r0, r1
 800a1b6:	4611      	mov	r1, r2
 800a1b8:	461a      	mov	r2, r3
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	70fb      	strb	r3, [r7, #3]
 800a1be:	460b      	mov	r3, r1
 800a1c0:	70bb      	strb	r3, [r7, #2]
 800a1c2:	4613      	mov	r3, r2
 800a1c4:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a1ce:	2201      	movs	r2, #1
 800a1d0:	21ff      	movs	r1, #255	; 0xff
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f002 fd14 	bl	800cc00 <VL53L0X_WrByte>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	461a      	mov	r2, r3
 800a1dc:	7bfb      	ldrb	r3, [r7, #15]
 800a1de:	4313      	orrs	r3, r2
 800a1e0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	2100      	movs	r1, #0
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f002 fd0a 	bl	800cc00 <VL53L0X_WrByte>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	461a      	mov	r2, r3
 800a1f0:	7bfb      	ldrb	r3, [r7, #15]
 800a1f2:	4313      	orrs	r3, r2
 800a1f4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	21ff      	movs	r1, #255	; 0xff
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f002 fd00 	bl	800cc00 <VL53L0X_WrByte>
 800a200:	4603      	mov	r3, r0
 800a202:	461a      	mov	r2, r3
 800a204:	7bfb      	ldrb	r3, [r7, #15]
 800a206:	4313      	orrs	r3, r2
 800a208:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800a20a:	78fb      	ldrb	r3, [r7, #3]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d01e      	beq.n	800a24e <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800a210:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d009      	beq.n	800a22c <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800a218:	69ba      	ldr	r2, [r7, #24]
 800a21a:	21cb      	movs	r1, #203	; 0xcb
 800a21c:	6878      	ldr	r0, [r7, #4]
 800a21e:	f002 fd71 	bl	800cd04 <VL53L0X_RdByte>
 800a222:	4603      	mov	r3, r0
 800a224:	461a      	mov	r2, r3
 800a226:	7bfb      	ldrb	r3, [r7, #15]
 800a228:	4313      	orrs	r3, r2
 800a22a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800a22c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a230:	2b00      	cmp	r3, #0
 800a232:	d02a      	beq.n	800a28a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800a234:	f107 030e 	add.w	r3, r7, #14
 800a238:	461a      	mov	r2, r3
 800a23a:	21ee      	movs	r1, #238	; 0xee
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f002 fd61 	bl	800cd04 <VL53L0X_RdByte>
 800a242:	4603      	mov	r3, r0
 800a244:	461a      	mov	r2, r3
 800a246:	7bfb      	ldrb	r3, [r7, #15]
 800a248:	4313      	orrs	r3, r2
 800a24a:	73fb      	strb	r3, [r7, #15]
 800a24c:	e01d      	b.n	800a28a <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800a24e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d00a      	beq.n	800a26c <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800a256:	78bb      	ldrb	r3, [r7, #2]
 800a258:	461a      	mov	r2, r3
 800a25a:	21cb      	movs	r1, #203	; 0xcb
 800a25c:	6878      	ldr	r0, [r7, #4]
 800a25e:	f002 fccf 	bl	800cc00 <VL53L0X_WrByte>
 800a262:	4603      	mov	r3, r0
 800a264:	461a      	mov	r2, r3
 800a266:	7bfb      	ldrb	r3, [r7, #15]
 800a268:	4313      	orrs	r3, r2
 800a26a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800a26c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a270:	2b00      	cmp	r3, #0
 800a272:	d00a      	beq.n	800a28a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800a274:	787b      	ldrb	r3, [r7, #1]
 800a276:	2280      	movs	r2, #128	; 0x80
 800a278:	21ee      	movs	r1, #238	; 0xee
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f002 fd0e 	bl	800cc9c <VL53L0X_UpdateByte>
 800a280:	4603      	mov	r3, r0
 800a282:	461a      	mov	r2, r3
 800a284:	7bfb      	ldrb	r3, [r7, #15]
 800a286:	4313      	orrs	r3, r2
 800a288:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a28a:	2201      	movs	r2, #1
 800a28c:	21ff      	movs	r1, #255	; 0xff
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f002 fcb6 	bl	800cc00 <VL53L0X_WrByte>
 800a294:	4603      	mov	r3, r0
 800a296:	461a      	mov	r2, r3
 800a298:	7bfb      	ldrb	r3, [r7, #15]
 800a29a:	4313      	orrs	r3, r2
 800a29c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800a29e:	2201      	movs	r2, #1
 800a2a0:	2100      	movs	r1, #0
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f002 fcac 	bl	800cc00 <VL53L0X_WrByte>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	7bfb      	ldrb	r3, [r7, #15]
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	21ff      	movs	r1, #255	; 0xff
 800a2b6:	6878      	ldr	r0, [r7, #4]
 800a2b8:	f002 fca2 	bl	800cc00 <VL53L0X_WrByte>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	461a      	mov	r2, r3
 800a2c0:	7bfb      	ldrb	r3, [r7, #15]
 800a2c2:	4313      	orrs	r3, r2
 800a2c4:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800a2c6:	7bbb      	ldrb	r3, [r7, #14]
 800a2c8:	f023 0310 	bic.w	r3, r3, #16
 800a2cc:	b2da      	uxtb	r2, r3
 800a2ce:	69fb      	ldr	r3, [r7, #28]
 800a2d0:	701a      	strb	r2, [r3, #0]

	return Status;
 800a2d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	3710      	adds	r7, #16
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	bd80      	pop	{r7, pc}

0800a2de <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800a2de:	b580      	push	{r7, lr}
 800a2e0:	b08a      	sub	sp, #40	; 0x28
 800a2e2:	af04      	add	r7, sp, #16
 800a2e4:	60f8      	str	r0, [r7, #12]
 800a2e6:	60b9      	str	r1, [r7, #8]
 800a2e8:	4611      	mov	r1, r2
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	460b      	mov	r3, r1
 800a2ee:	71fb      	strb	r3, [r7, #7]
 800a2f0:	4613      	mov	r3, r2
 800a2f2:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800a300:	2300      	movs	r3, #0
 800a302:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 800a304:	2300      	movs	r3, #0
 800a306:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800a308:	79bb      	ldrb	r3, [r7, #6]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d003      	beq.n	800a316 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800a314:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800a316:	2201      	movs	r2, #1
 800a318:	2101      	movs	r1, #1
 800a31a:	68f8      	ldr	r0, [r7, #12]
 800a31c:	f002 fc70 	bl	800cc00 <VL53L0X_WrByte>
 800a320:	4603      	mov	r3, r0
 800a322:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800a324:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d105      	bne.n	800a338 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800a32c:	2140      	movs	r1, #64	; 0x40
 800a32e:	68f8      	ldr	r0, [r7, #12]
 800a330:	f7ff ff01 	bl	800a136 <VL53L0X_perform_single_ref_calibration>
 800a334:	4603      	mov	r3, r0
 800a336:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800a338:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d115      	bne.n	800a36c <VL53L0X_perform_vhv_calibration+0x8e>
 800a340:	79fb      	ldrb	r3, [r7, #7]
 800a342:	2b01      	cmp	r3, #1
 800a344:	d112      	bne.n	800a36c <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800a346:	7d39      	ldrb	r1, [r7, #20]
 800a348:	7d7a      	ldrb	r2, [r7, #21]
 800a34a:	2300      	movs	r3, #0
 800a34c:	9303      	str	r3, [sp, #12]
 800a34e:	2301      	movs	r3, #1
 800a350:	9302      	str	r3, [sp, #8]
 800a352:	f107 0313 	add.w	r3, r7, #19
 800a356:	9301      	str	r3, [sp, #4]
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	9300      	str	r3, [sp, #0]
 800a35c:	460b      	mov	r3, r1
 800a35e:	2101      	movs	r1, #1
 800a360:	68f8      	ldr	r0, [r7, #12]
 800a362:	f7ff ff23 	bl	800a1ac <VL53L0X_ref_calibration_io>
 800a366:	4603      	mov	r3, r0
 800a368:	75fb      	strb	r3, [r7, #23]
 800a36a:	e002      	b.n	800a372 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	2200      	movs	r2, #0
 800a370:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800a372:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d112      	bne.n	800a3a0 <VL53L0X_perform_vhv_calibration+0xc2>
 800a37a:	79bb      	ldrb	r3, [r7, #6]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d00f      	beq.n	800a3a0 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a380:	7dbb      	ldrb	r3, [r7, #22]
 800a382:	461a      	mov	r2, r3
 800a384:	2101      	movs	r1, #1
 800a386:	68f8      	ldr	r0, [r7, #12]
 800a388:	f002 fc3a 	bl	800cc00 <VL53L0X_WrByte>
 800a38c:	4603      	mov	r3, r0
 800a38e:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800a390:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d103      	bne.n	800a3a0 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	7dba      	ldrb	r2, [r7, #22]
 800a39c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800a3a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3718      	adds	r7, #24
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bd80      	pop	{r7, pc}

0800a3ac <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b08a      	sub	sp, #40	; 0x28
 800a3b0:	af04      	add	r7, sp, #16
 800a3b2:	60f8      	str	r0, [r7, #12]
 800a3b4:	60b9      	str	r1, [r7, #8]
 800a3b6:	4611      	mov	r1, r2
 800a3b8:	461a      	mov	r2, r3
 800a3ba:	460b      	mov	r3, r1
 800a3bc:	71fb      	strb	r3, [r7, #7]
 800a3be:	4613      	mov	r3, r2
 800a3c0:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800a3d2:	79bb      	ldrb	r3, [r7, #6]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d003      	beq.n	800a3e0 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800a3de:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800a3e0:	2202      	movs	r2, #2
 800a3e2:	2101      	movs	r1, #1
 800a3e4:	68f8      	ldr	r0, [r7, #12]
 800a3e6:	f002 fc0b 	bl	800cc00 <VL53L0X_WrByte>
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800a3ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d105      	bne.n	800a402 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800a3f6:	2100      	movs	r1, #0
 800a3f8:	68f8      	ldr	r0, [r7, #12]
 800a3fa:	f7ff fe9c 	bl	800a136 <VL53L0X_perform_single_ref_calibration>
 800a3fe:	4603      	mov	r3, r0
 800a400:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800a402:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d115      	bne.n	800a436 <VL53L0X_perform_phase_calibration+0x8a>
 800a40a:	79fb      	ldrb	r3, [r7, #7]
 800a40c:	2b01      	cmp	r3, #1
 800a40e:	d112      	bne.n	800a436 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800a410:	7d39      	ldrb	r1, [r7, #20]
 800a412:	7d7a      	ldrb	r2, [r7, #21]
 800a414:	2301      	movs	r3, #1
 800a416:	9303      	str	r3, [sp, #12]
 800a418:	2300      	movs	r3, #0
 800a41a:	9302      	str	r3, [sp, #8]
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	9301      	str	r3, [sp, #4]
 800a420:	f107 0313 	add.w	r3, r7, #19
 800a424:	9300      	str	r3, [sp, #0]
 800a426:	460b      	mov	r3, r1
 800a428:	2101      	movs	r1, #1
 800a42a:	68f8      	ldr	r0, [r7, #12]
 800a42c:	f7ff febe 	bl	800a1ac <VL53L0X_ref_calibration_io>
 800a430:	4603      	mov	r3, r0
 800a432:	75fb      	strb	r3, [r7, #23]
 800a434:	e002      	b.n	800a43c <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	2200      	movs	r2, #0
 800a43a:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800a43c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d112      	bne.n	800a46a <VL53L0X_perform_phase_calibration+0xbe>
 800a444:	79bb      	ldrb	r3, [r7, #6]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d00f      	beq.n	800a46a <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a44a:	7dbb      	ldrb	r3, [r7, #22]
 800a44c:	461a      	mov	r2, r3
 800a44e:	2101      	movs	r1, #1
 800a450:	68f8      	ldr	r0, [r7, #12]
 800a452:	f002 fbd5 	bl	800cc00 <VL53L0X_WrByte>
 800a456:	4603      	mov	r3, r0
 800a458:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800a45a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d103      	bne.n	800a46a <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	7dba      	ldrb	r2, [r7, #22]
 800a466:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800a46a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3718      	adds	r7, #24
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}

0800a476 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800a476:	b580      	push	{r7, lr}
 800a478:	b086      	sub	sp, #24
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	60f8      	str	r0, [r7, #12]
 800a47e:	60b9      	str	r1, [r7, #8]
 800a480:	607a      	str	r2, [r7, #4]
 800a482:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a484:	2300      	movs	r3, #0
 800a486:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800a488:	2300      	movs	r3, #0
 800a48a:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800a492:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800a494:	78fa      	ldrb	r2, [r7, #3]
 800a496:	2300      	movs	r3, #0
 800a498:	68b9      	ldr	r1, [r7, #8]
 800a49a:	68f8      	ldr	r0, [r7, #12]
 800a49c:	f7ff ff1f 	bl	800a2de <VL53L0X_perform_vhv_calibration>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800a4a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d107      	bne.n	800a4bc <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800a4ac:	78fa      	ldrb	r2, [r7, #3]
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	6879      	ldr	r1, [r7, #4]
 800a4b2:	68f8      	ldr	r0, [r7, #12]
 800a4b4:	f7ff ff7a 	bl	800a3ac <VL53L0X_perform_phase_calibration>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800a4bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d10f      	bne.n	800a4e4 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a4c4:	7dbb      	ldrb	r3, [r7, #22]
 800a4c6:	461a      	mov	r2, r3
 800a4c8:	2101      	movs	r1, #1
 800a4ca:	68f8      	ldr	r0, [r7, #12]
 800a4cc:	f002 fb98 	bl	800cc00 <VL53L0X_WrByte>
 800a4d0:	4603      	mov	r3, r0
 800a4d2:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800a4d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d103      	bne.n	800a4e4 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	7dba      	ldrb	r2, [r7, #22]
 800a4e0:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800a4e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	3718      	adds	r7, #24
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd80      	pop	{r7, pc}

0800a4f0 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b086      	sub	sp, #24
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800a500:	2300      	movs	r3, #0
 800a502:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800a504:	f107 030f 	add.w	r3, r7, #15
 800a508:	4619      	mov	r1, r3
 800a50a:	6878      	ldr	r0, [r7, #4]
 800a50c:	f7fe fe02 	bl	8009114 <VL53L0X_GetMeasurementDataReady>
 800a510:	4603      	mov	r3, r0
 800a512:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800a514:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d110      	bne.n	800a53e <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800a51c:	7bfb      	ldrb	r3, [r7, #15]
 800a51e:	2b01      	cmp	r3, #1
 800a520:	d00f      	beq.n	800a542 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	3301      	adds	r3, #1
 800a526:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800a528:	693b      	ldr	r3, [r7, #16]
 800a52a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a52e:	d302      	bcc.n	800a536 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 800a530:	23f9      	movs	r3, #249	; 0xf9
 800a532:	75fb      	strb	r3, [r7, #23]
			break;
 800a534:	e006      	b.n	800a544 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800a536:	6878      	ldr	r0, [r7, #4]
 800a538:	f002 fc82 	bl	800ce40 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800a53c:	e7e2      	b.n	800a504 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800a53e:	bf00      	nop
 800a540:	e000      	b.n	800a544 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800a542:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800a544:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a548:	4618      	mov	r0, r3
 800a54a:	3718      	adds	r7, #24
 800a54c:	46bd      	mov	sp, r7
 800a54e:	bd80      	pop	{r7, pc}

0800a550 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800a550:	b480      	push	{r7}
 800a552:	b085      	sub	sp, #20
 800a554:	af00      	add	r7, sp, #0
 800a556:	4603      	mov	r3, r0
 800a558:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800a55a:	2300      	movs	r3, #0
 800a55c:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800a55e:	79fb      	ldrb	r3, [r7, #7]
 800a560:	3301      	adds	r3, #1
 800a562:	b2db      	uxtb	r3, r3
 800a564:	005b      	lsls	r3, r3, #1
 800a566:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800a568:	7bfb      	ldrb	r3, [r7, #15]
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	3714      	adds	r7, #20
 800a56e:	46bd      	mov	sp, r7
 800a570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a574:	4770      	bx	lr

0800a576 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 800a576:	b480      	push	{r7}
 800a578:	b085      	sub	sp, #20
 800a57a:	af00      	add	r7, sp, #0
 800a57c:	4603      	mov	r3, r0
 800a57e:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 800a580:	2300      	movs	r3, #0
 800a582:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 800a584:	79fb      	ldrb	r3, [r7, #7]
 800a586:	085b      	lsrs	r3, r3, #1
 800a588:	b2db      	uxtb	r3, r3
 800a58a:	3b01      	subs	r3, #1
 800a58c:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800a58e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a590:	4618      	mov	r0, r3
 800a592:	3714      	adds	r7, #20
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr

0800a59c <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800a59c:	b480      	push	{r7}
 800a59e:	b085      	sub	sp, #20
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800a5a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a5ac:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800a5ae:	e002      	b.n	800a5b6 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	089b      	lsrs	r3, r3, #2
 800a5b4:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800a5b6:	68ba      	ldr	r2, [r7, #8]
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	429a      	cmp	r2, r3
 800a5bc:	d8f8      	bhi.n	800a5b0 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800a5be:	e017      	b.n	800a5f0 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800a5c0:	68fa      	ldr	r2, [r7, #12]
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	4413      	add	r3, r2
 800a5c6:	687a      	ldr	r2, [r7, #4]
 800a5c8:	429a      	cmp	r2, r3
 800a5ca:	d30b      	bcc.n	800a5e4 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800a5cc:	68fa      	ldr	r2, [r7, #12]
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	4413      	add	r3, r2
 800a5d2:	687a      	ldr	r2, [r7, #4]
 800a5d4:	1ad3      	subs	r3, r2, r3
 800a5d6:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	085b      	lsrs	r3, r3, #1
 800a5dc:	68ba      	ldr	r2, [r7, #8]
 800a5de:	4413      	add	r3, r2
 800a5e0:	60fb      	str	r3, [r7, #12]
 800a5e2:	e002      	b.n	800a5ea <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	085b      	lsrs	r3, r3, #1
 800a5e8:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800a5ea:	68bb      	ldr	r3, [r7, #8]
 800a5ec:	089b      	lsrs	r3, r3, #2
 800a5ee:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800a5f0:	68bb      	ldr	r3, [r7, #8]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d1e4      	bne.n	800a5c0 <VL53L0X_isqrt+0x24>
	}

	return res;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
}
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	3714      	adds	r7, #20
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a602:	4770      	bx	lr

0800a604 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b086      	sub	sp, #24
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a60c:	2300      	movs	r3, #0
 800a60e:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800a610:	2200      	movs	r2, #0
 800a612:	2183      	movs	r1, #131	; 0x83
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f002 faf3 	bl	800cc00 <VL53L0X_WrByte>
 800a61a:	4603      	mov	r3, r0
 800a61c:	461a      	mov	r2, r3
 800a61e:	7dfb      	ldrb	r3, [r7, #23]
 800a620:	4313      	orrs	r3, r2
 800a622:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800a624:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d11e      	bne.n	800a66a <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800a62c:	2300      	movs	r3, #0
 800a62e:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800a630:	f107 030f 	add.w	r3, r7, #15
 800a634:	461a      	mov	r2, r3
 800a636:	2183      	movs	r1, #131	; 0x83
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f002 fb63 	bl	800cd04 <VL53L0X_RdByte>
 800a63e:	4603      	mov	r3, r0
 800a640:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800a642:	7bfb      	ldrb	r3, [r7, #15]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d10a      	bne.n	800a65e <VL53L0X_device_read_strobe+0x5a>
 800a648:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d106      	bne.n	800a65e <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 800a650:	693b      	ldr	r3, [r7, #16]
 800a652:	3301      	adds	r3, #1
 800a654:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800a656:	693b      	ldr	r3, [r7, #16]
 800a658:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a65c:	d3e8      	bcc.n	800a630 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a664:	d301      	bcc.n	800a66a <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800a666:	23f9      	movs	r3, #249	; 0xf9
 800a668:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800a66a:	2201      	movs	r2, #1
 800a66c:	2183      	movs	r1, #131	; 0x83
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f002 fac6 	bl	800cc00 <VL53L0X_WrByte>
 800a674:	4603      	mov	r3, r0
 800a676:	461a      	mov	r2, r3
 800a678:	7dfb      	ldrb	r3, [r7, #23]
 800a67a:	4313      	orrs	r3, r2
 800a67c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800a67e:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800a682:	4618      	mov	r0, r3
 800a684:	3718      	adds	r7, #24
 800a686:	46bd      	mov	sp, r7
 800a688:	bd80      	pop	{r7, pc}

0800a68a <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800a68a:	b580      	push	{r7, lr}
 800a68c:	b098      	sub	sp, #96	; 0x60
 800a68e:	af00      	add	r7, sp, #0
 800a690:	6078      	str	r0, [r7, #4]
 800a692:	460b      	mov	r3, r1
 800a694:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a696:	2300      	movs	r3, #0
 800a698:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800a69c:	2300      	movs	r3, #0
 800a69e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800a6ba:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800a6be:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800a6d2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800a6d6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a6da:	2b07      	cmp	r3, #7
 800a6dc:	f000 8408 	beq.w	800aef0 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a6e0:	2201      	movs	r2, #1
 800a6e2:	2180      	movs	r1, #128	; 0x80
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f002 fa8b 	bl	800cc00 <VL53L0X_WrByte>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	461a      	mov	r2, r3
 800a6ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a6f2:	4313      	orrs	r3, r2
 800a6f4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a6f8:	2201      	movs	r2, #1
 800a6fa:	21ff      	movs	r1, #255	; 0xff
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f002 fa7f 	bl	800cc00 <VL53L0X_WrByte>
 800a702:	4603      	mov	r3, r0
 800a704:	461a      	mov	r2, r3
 800a706:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a70a:	4313      	orrs	r3, r2
 800a70c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a710:	2200      	movs	r2, #0
 800a712:	2100      	movs	r1, #0
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f002 fa73 	bl	800cc00 <VL53L0X_WrByte>
 800a71a:	4603      	mov	r3, r0
 800a71c:	461a      	mov	r2, r3
 800a71e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a722:	4313      	orrs	r3, r2
 800a724:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800a728:	2206      	movs	r2, #6
 800a72a:	21ff      	movs	r1, #255	; 0xff
 800a72c:	6878      	ldr	r0, [r7, #4]
 800a72e:	f002 fa67 	bl	800cc00 <VL53L0X_WrByte>
 800a732:	4603      	mov	r3, r0
 800a734:	461a      	mov	r2, r3
 800a736:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a73a:	4313      	orrs	r3, r2
 800a73c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800a740:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800a744:	461a      	mov	r2, r3
 800a746:	2183      	movs	r1, #131	; 0x83
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f002 fadb 	bl	800cd04 <VL53L0X_RdByte>
 800a74e:	4603      	mov	r3, r0
 800a750:	461a      	mov	r2, r3
 800a752:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a756:	4313      	orrs	r3, r2
 800a758:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800a75c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a760:	f043 0304 	orr.w	r3, r3, #4
 800a764:	b2db      	uxtb	r3, r3
 800a766:	461a      	mov	r2, r3
 800a768:	2183      	movs	r1, #131	; 0x83
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	f002 fa48 	bl	800cc00 <VL53L0X_WrByte>
 800a770:	4603      	mov	r3, r0
 800a772:	461a      	mov	r2, r3
 800a774:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a778:	4313      	orrs	r3, r2
 800a77a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800a77e:	2207      	movs	r2, #7
 800a780:	21ff      	movs	r1, #255	; 0xff
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f002 fa3c 	bl	800cc00 <VL53L0X_WrByte>
 800a788:	4603      	mov	r3, r0
 800a78a:	461a      	mov	r2, r3
 800a78c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a790:	4313      	orrs	r3, r2
 800a792:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800a796:	2201      	movs	r2, #1
 800a798:	2181      	movs	r1, #129	; 0x81
 800a79a:	6878      	ldr	r0, [r7, #4]
 800a79c:	f002 fa30 	bl	800cc00 <VL53L0X_WrByte>
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	461a      	mov	r2, r3
 800a7a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a7a8:	4313      	orrs	r3, r2
 800a7aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800a7ae:	6878      	ldr	r0, [r7, #4]
 800a7b0:	f002 fb46 	bl	800ce40 <VL53L0X_PollingDelay>
 800a7b4:	4603      	mov	r3, r0
 800a7b6:	461a      	mov	r2, r3
 800a7b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a7bc:	4313      	orrs	r3, r2
 800a7be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	2180      	movs	r1, #128	; 0x80
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f002 fa1a 	bl	800cc00 <VL53L0X_WrByte>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	461a      	mov	r2, r3
 800a7d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a7d4:	4313      	orrs	r3, r2
 800a7d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 800a7da:	78fb      	ldrb	r3, [r7, #3]
 800a7dc:	f003 0301 	and.w	r3, r3, #1
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	f000 8098 	beq.w	800a916 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800a7e6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a7ea:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	f040 8091 	bne.w	800a916 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800a7f4:	226b      	movs	r2, #107	; 0x6b
 800a7f6:	2194      	movs	r1, #148	; 0x94
 800a7f8:	6878      	ldr	r0, [r7, #4]
 800a7fa:	f002 fa01 	bl	800cc00 <VL53L0X_WrByte>
 800a7fe:	4603      	mov	r3, r0
 800a800:	461a      	mov	r2, r3
 800a802:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a806:	4313      	orrs	r3, r2
 800a808:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f7ff fef9 	bl	800a604 <VL53L0X_device_read_strobe>
 800a812:	4603      	mov	r3, r0
 800a814:	461a      	mov	r2, r3
 800a816:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a81a:	4313      	orrs	r3, r2
 800a81c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a820:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a824:	461a      	mov	r2, r3
 800a826:	2190      	movs	r1, #144	; 0x90
 800a828:	6878      	ldr	r0, [r7, #4]
 800a82a:	f002 facd 	bl	800cdc8 <VL53L0X_RdDWord>
 800a82e:	4603      	mov	r3, r0
 800a830:	461a      	mov	r2, r3
 800a832:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a836:	4313      	orrs	r3, r2
 800a838:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800a83c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a83e:	0a1b      	lsrs	r3, r3, #8
 800a840:	b2db      	uxtb	r3, r3
 800a842:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a846:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800a84a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a84c:	0bdb      	lsrs	r3, r3, #15
 800a84e:	b2db      	uxtb	r3, r3
 800a850:	f003 0301 	and.w	r3, r3, #1
 800a854:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800a858:	2224      	movs	r2, #36	; 0x24
 800a85a:	2194      	movs	r1, #148	; 0x94
 800a85c:	6878      	ldr	r0, [r7, #4]
 800a85e:	f002 f9cf 	bl	800cc00 <VL53L0X_WrByte>
 800a862:	4603      	mov	r3, r0
 800a864:	461a      	mov	r2, r3
 800a866:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a86a:	4313      	orrs	r3, r2
 800a86c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f7ff fec7 	bl	800a604 <VL53L0X_device_read_strobe>
 800a876:	4603      	mov	r3, r0
 800a878:	461a      	mov	r2, r3
 800a87a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a87e:	4313      	orrs	r3, r2
 800a880:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a884:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a888:	461a      	mov	r2, r3
 800a88a:	2190      	movs	r1, #144	; 0x90
 800a88c:	6878      	ldr	r0, [r7, #4]
 800a88e:	f002 fa9b 	bl	800cdc8 <VL53L0X_RdDWord>
 800a892:	4603      	mov	r3, r0
 800a894:	461a      	mov	r2, r3
 800a896:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a89a:	4313      	orrs	r3, r2
 800a89c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800a8a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8a2:	0e1b      	lsrs	r3, r3, #24
 800a8a4:	b2db      	uxtb	r3, r3
 800a8a6:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800a8a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8aa:	0c1b      	lsrs	r3, r3, #16
 800a8ac:	b2db      	uxtb	r3, r3
 800a8ae:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800a8b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8b2:	0a1b      	lsrs	r3, r3, #8
 800a8b4:	b2db      	uxtb	r3, r3
 800a8b6:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800a8b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8ba:	b2db      	uxtb	r3, r3
 800a8bc:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800a8be:	2225      	movs	r2, #37	; 0x25
 800a8c0:	2194      	movs	r1, #148	; 0x94
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f002 f99c 	bl	800cc00 <VL53L0X_WrByte>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	461a      	mov	r2, r3
 800a8cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a8d0:	4313      	orrs	r3, r2
 800a8d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f7ff fe94 	bl	800a604 <VL53L0X_device_read_strobe>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	461a      	mov	r2, r3
 800a8e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a8e4:	4313      	orrs	r3, r2
 800a8e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a8ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a8ee:	461a      	mov	r2, r3
 800a8f0:	2190      	movs	r1, #144	; 0x90
 800a8f2:	6878      	ldr	r0, [r7, #4]
 800a8f4:	f002 fa68 	bl	800cdc8 <VL53L0X_RdDWord>
 800a8f8:	4603      	mov	r3, r0
 800a8fa:	461a      	mov	r2, r3
 800a8fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a900:	4313      	orrs	r3, r2
 800a902:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800a906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a908:	0e1b      	lsrs	r3, r3, #24
 800a90a:	b2db      	uxtb	r3, r3
 800a90c:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800a90e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a910:	0c1b      	lsrs	r3, r3, #16
 800a912:	b2db      	uxtb	r3, r3
 800a914:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800a916:	78fb      	ldrb	r3, [r7, #3]
 800a918:	f003 0302 	and.w	r3, r3, #2
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	f000 8189 	beq.w	800ac34 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800a922:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a926:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	f040 8182 	bne.w	800ac34 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800a930:	2202      	movs	r2, #2
 800a932:	2194      	movs	r1, #148	; 0x94
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f002 f963 	bl	800cc00 <VL53L0X_WrByte>
 800a93a:	4603      	mov	r3, r0
 800a93c:	461a      	mov	r2, r3
 800a93e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a942:	4313      	orrs	r3, r2
 800a944:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a948:	6878      	ldr	r0, [r7, #4]
 800a94a:	f7ff fe5b 	bl	800a604 <VL53L0X_device_read_strobe>
 800a94e:	4603      	mov	r3, r0
 800a950:	461a      	mov	r2, r3
 800a952:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a956:	4313      	orrs	r3, r2
 800a958:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800a95c:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800a960:	461a      	mov	r2, r3
 800a962:	2190      	movs	r1, #144	; 0x90
 800a964:	6878      	ldr	r0, [r7, #4]
 800a966:	f002 f9cd 	bl	800cd04 <VL53L0X_RdByte>
 800a96a:	4603      	mov	r3, r0
 800a96c:	461a      	mov	r2, r3
 800a96e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a972:	4313      	orrs	r3, r2
 800a974:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800a978:	227b      	movs	r2, #123	; 0x7b
 800a97a:	2194      	movs	r1, #148	; 0x94
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f002 f93f 	bl	800cc00 <VL53L0X_WrByte>
 800a982:	4603      	mov	r3, r0
 800a984:	461a      	mov	r2, r3
 800a986:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a98a:	4313      	orrs	r3, r2
 800a98c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a990:	6878      	ldr	r0, [r7, #4]
 800a992:	f7ff fe37 	bl	800a604 <VL53L0X_device_read_strobe>
 800a996:	4603      	mov	r3, r0
 800a998:	461a      	mov	r2, r3
 800a99a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800a9a4:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800a9a8:	461a      	mov	r2, r3
 800a9aa:	2190      	movs	r1, #144	; 0x90
 800a9ac:	6878      	ldr	r0, [r7, #4]
 800a9ae:	f002 f9a9 	bl	800cd04 <VL53L0X_RdByte>
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	461a      	mov	r2, r3
 800a9b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a9ba:	4313      	orrs	r3, r2
 800a9bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800a9c0:	2277      	movs	r2, #119	; 0x77
 800a9c2:	2194      	movs	r1, #148	; 0x94
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f002 f91b 	bl	800cc00 <VL53L0X_WrByte>
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	461a      	mov	r2, r3
 800a9ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a9d2:	4313      	orrs	r3, r2
 800a9d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a9d8:	6878      	ldr	r0, [r7, #4]
 800a9da:	f7ff fe13 	bl	800a604 <VL53L0X_device_read_strobe>
 800a9de:	4603      	mov	r3, r0
 800a9e0:	461a      	mov	r2, r3
 800a9e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a9e6:	4313      	orrs	r3, r2
 800a9e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a9ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a9f0:	461a      	mov	r2, r3
 800a9f2:	2190      	movs	r1, #144	; 0x90
 800a9f4:	6878      	ldr	r0, [r7, #4]
 800a9f6:	f002 f9e7 	bl	800cdc8 <VL53L0X_RdDWord>
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	461a      	mov	r2, r3
 800a9fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa02:	4313      	orrs	r3, r2
 800aa04:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800aa08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa0a:	0e5b      	lsrs	r3, r3, #25
 800aa0c:	b2db      	uxtb	r3, r3
 800aa0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa12:	b2db      	uxtb	r3, r3
 800aa14:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800aa16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa18:	0c9b      	lsrs	r3, r3, #18
 800aa1a:	b2db      	uxtb	r3, r3
 800aa1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa20:	b2db      	uxtb	r3, r3
 800aa22:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800aa24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa26:	0adb      	lsrs	r3, r3, #11
 800aa28:	b2db      	uxtb	r3, r3
 800aa2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa2e:	b2db      	uxtb	r3, r3
 800aa30:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800aa32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa34:	091b      	lsrs	r3, r3, #4
 800aa36:	b2db      	uxtb	r3, r3
 800aa38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa3c:	b2db      	uxtb	r3, r3
 800aa3e:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800aa40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa42:	b2db      	uxtb	r3, r3
 800aa44:	00db      	lsls	r3, r3, #3
 800aa46:	b2db      	uxtb	r3, r3
 800aa48:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800aa4c:	b2db      	uxtb	r3, r3
 800aa4e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800aa52:	2278      	movs	r2, #120	; 0x78
 800aa54:	2194      	movs	r1, #148	; 0x94
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f002 f8d2 	bl	800cc00 <VL53L0X_WrByte>
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	461a      	mov	r2, r3
 800aa60:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa64:	4313      	orrs	r3, r2
 800aa66:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f7ff fdca 	bl	800a604 <VL53L0X_device_read_strobe>
 800aa70:	4603      	mov	r3, r0
 800aa72:	461a      	mov	r2, r3
 800aa74:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800aa7e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800aa82:	461a      	mov	r2, r3
 800aa84:	2190      	movs	r1, #144	; 0x90
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f002 f99e 	bl	800cdc8 <VL53L0X_RdDWord>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	461a      	mov	r2, r3
 800aa90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa94:	4313      	orrs	r3, r2
 800aa96:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800aa9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa9c:	0f5b      	lsrs	r3, r3, #29
 800aa9e:	b2db      	uxtb	r3, r3
 800aaa0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aaa4:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800aaa6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aaaa:	4413      	add	r3, r2
 800aaac:	b2db      	uxtb	r3, r3
 800aaae:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800aab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aab2:	0d9b      	lsrs	r3, r3, #22
 800aab4:	b2db      	uxtb	r3, r3
 800aab6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aaba:	b2db      	uxtb	r3, r3
 800aabc:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800aabe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aac0:	0bdb      	lsrs	r3, r3, #15
 800aac2:	b2db      	uxtb	r3, r3
 800aac4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aac8:	b2db      	uxtb	r3, r3
 800aaca:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800aacc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aace:	0a1b      	lsrs	r3, r3, #8
 800aad0:	b2db      	uxtb	r3, r3
 800aad2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aad6:	b2db      	uxtb	r3, r3
 800aad8:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800aada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aadc:	085b      	lsrs	r3, r3, #1
 800aade:	b2db      	uxtb	r3, r3
 800aae0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aae4:	b2db      	uxtb	r3, r3
 800aae6:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800aae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaea:	b2db      	uxtb	r3, r3
 800aaec:	019b      	lsls	r3, r3, #6
 800aaee:	b2db      	uxtb	r3, r3
 800aaf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaf4:	b2db      	uxtb	r3, r3
 800aaf6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800aafa:	2279      	movs	r2, #121	; 0x79
 800aafc:	2194      	movs	r1, #148	; 0x94
 800aafe:	6878      	ldr	r0, [r7, #4]
 800ab00:	f002 f87e 	bl	800cc00 <VL53L0X_WrByte>
 800ab04:	4603      	mov	r3, r0
 800ab06:	461a      	mov	r2, r3
 800ab08:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ab0c:	4313      	orrs	r3, r2
 800ab0e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800ab12:	6878      	ldr	r0, [r7, #4]
 800ab14:	f7ff fd76 	bl	800a604 <VL53L0X_device_read_strobe>
 800ab18:	4603      	mov	r3, r0
 800ab1a:	461a      	mov	r2, r3
 800ab1c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ab20:	4313      	orrs	r3, r2
 800ab22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ab26:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ab2a:	461a      	mov	r2, r3
 800ab2c:	2190      	movs	r1, #144	; 0x90
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f002 f94a 	bl	800cdc8 <VL53L0X_RdDWord>
 800ab34:	4603      	mov	r3, r0
 800ab36:	461a      	mov	r2, r3
 800ab38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ab3c:	4313      	orrs	r3, r2
 800ab3e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800ab42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab44:	0e9b      	lsrs	r3, r3, #26
 800ab46:	b2db      	uxtb	r3, r3
 800ab48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab4c:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800ab4e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ab52:	4413      	add	r3, r2
 800ab54:	b2db      	uxtb	r3, r3
 800ab56:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800ab58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab5a:	0cdb      	lsrs	r3, r3, #19
 800ab5c:	b2db      	uxtb	r3, r3
 800ab5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab62:	b2db      	uxtb	r3, r3
 800ab64:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800ab66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab68:	0b1b      	lsrs	r3, r3, #12
 800ab6a:	b2db      	uxtb	r3, r3
 800ab6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab70:	b2db      	uxtb	r3, r3
 800ab72:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800ab74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab76:	095b      	lsrs	r3, r3, #5
 800ab78:	b2db      	uxtb	r3, r3
 800ab7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab7e:	b2db      	uxtb	r3, r3
 800ab80:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800ab82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab84:	b2db      	uxtb	r3, r3
 800ab86:	009b      	lsls	r3, r3, #2
 800ab88:	b2db      	uxtb	r3, r3
 800ab8a:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800ab8e:	b2db      	uxtb	r3, r3
 800ab90:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800ab94:	227a      	movs	r2, #122	; 0x7a
 800ab96:	2194      	movs	r1, #148	; 0x94
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f002 f831 	bl	800cc00 <VL53L0X_WrByte>
 800ab9e:	4603      	mov	r3, r0
 800aba0:	461a      	mov	r2, r3
 800aba2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aba6:	4313      	orrs	r3, r2
 800aba8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800abac:	6878      	ldr	r0, [r7, #4]
 800abae:	f7ff fd29 	bl	800a604 <VL53L0X_device_read_strobe>
 800abb2:	4603      	mov	r3, r0
 800abb4:	461a      	mov	r2, r3
 800abb6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800abba:	4313      	orrs	r3, r2
 800abbc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800abc0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800abc4:	461a      	mov	r2, r3
 800abc6:	2190      	movs	r1, #144	; 0x90
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f002 f8fd 	bl	800cdc8 <VL53L0X_RdDWord>
 800abce:	4603      	mov	r3, r0
 800abd0:	461a      	mov	r2, r3
 800abd2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800abd6:	4313      	orrs	r3, r2
 800abd8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800abdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abde:	0f9b      	lsrs	r3, r3, #30
 800abe0:	b2db      	uxtb	r3, r3
 800abe2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abe6:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800abe8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800abec:	4413      	add	r3, r2
 800abee:	b2db      	uxtb	r3, r3
 800abf0:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800abf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abf4:	0ddb      	lsrs	r3, r3, #23
 800abf6:	b2db      	uxtb	r3, r3
 800abf8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abfc:	b2db      	uxtb	r3, r3
 800abfe:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800ac00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac02:	0c1b      	lsrs	r3, r3, #16
 800ac04:	b2db      	uxtb	r3, r3
 800ac06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac0a:	b2db      	uxtb	r3, r3
 800ac0c:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800ac0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac10:	0a5b      	lsrs	r3, r3, #9
 800ac12:	b2db      	uxtb	r3, r3
 800ac14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac18:	b2db      	uxtb	r3, r3
 800ac1a:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800ac1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac20:	089b      	lsrs	r3, r3, #2
 800ac22:	b2db      	uxtb	r3, r3
 800ac24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac28:	b2db      	uxtb	r3, r3
 800ac2a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 800ac2e:	2300      	movs	r3, #0
 800ac30:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800ac34:	78fb      	ldrb	r3, [r7, #3]
 800ac36:	f003 0304 	and.w	r3, r3, #4
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	f000 80f1 	beq.w	800ae22 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800ac40:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ac44:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	f040 80ea 	bne.w	800ae22 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800ac4e:	227b      	movs	r2, #123	; 0x7b
 800ac50:	2194      	movs	r1, #148	; 0x94
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f001 ffd4 	bl	800cc00 <VL53L0X_WrByte>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	461a      	mov	r2, r3
 800ac5c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ac60:	4313      	orrs	r3, r2
 800ac62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ac66:	6878      	ldr	r0, [r7, #4]
 800ac68:	f7ff fccc 	bl	800a604 <VL53L0X_device_read_strobe>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	461a      	mov	r2, r3
 800ac70:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ac74:	4313      	orrs	r3, r2
 800ac76:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800ac7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ac7e:	461a      	mov	r2, r3
 800ac80:	2190      	movs	r1, #144	; 0x90
 800ac82:	6878      	ldr	r0, [r7, #4]
 800ac84:	f002 f8a0 	bl	800cdc8 <VL53L0X_RdDWord>
 800ac88:	4603      	mov	r3, r0
 800ac8a:	461a      	mov	r2, r3
 800ac8c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ac90:	4313      	orrs	r3, r2
 800ac92:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800ac96:	227c      	movs	r2, #124	; 0x7c
 800ac98:	2194      	movs	r1, #148	; 0x94
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f001 ffb0 	bl	800cc00 <VL53L0X_WrByte>
 800aca0:	4603      	mov	r3, r0
 800aca2:	461a      	mov	r2, r3
 800aca4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aca8:	4313      	orrs	r3, r2
 800acaa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800acae:	6878      	ldr	r0, [r7, #4]
 800acb0:	f7ff fca8 	bl	800a604 <VL53L0X_device_read_strobe>
 800acb4:	4603      	mov	r3, r0
 800acb6:	461a      	mov	r2, r3
 800acb8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800acbc:	4313      	orrs	r3, r2
 800acbe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800acc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800acc6:	461a      	mov	r2, r3
 800acc8:	2190      	movs	r1, #144	; 0x90
 800acca:	6878      	ldr	r0, [r7, #4]
 800accc:	f002 f87c 	bl	800cdc8 <VL53L0X_RdDWord>
 800acd0:	4603      	mov	r3, r0
 800acd2:	461a      	mov	r2, r3
 800acd4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800acd8:	4313      	orrs	r3, r2
 800acda:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800acde:	2273      	movs	r2, #115	; 0x73
 800ace0:	2194      	movs	r1, #148	; 0x94
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f001 ff8c 	bl	800cc00 <VL53L0X_WrByte>
 800ace8:	4603      	mov	r3, r0
 800acea:	461a      	mov	r2, r3
 800acec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800acf0:	4313      	orrs	r3, r2
 800acf2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800acf6:	6878      	ldr	r0, [r7, #4]
 800acf8:	f7ff fc84 	bl	800a604 <VL53L0X_device_read_strobe>
 800acfc:	4603      	mov	r3, r0
 800acfe:	461a      	mov	r2, r3
 800ad00:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ad04:	4313      	orrs	r3, r2
 800ad06:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ad0a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ad0e:	461a      	mov	r2, r3
 800ad10:	2190      	movs	r1, #144	; 0x90
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	f002 f858 	bl	800cdc8 <VL53L0X_RdDWord>
 800ad18:	4603      	mov	r3, r0
 800ad1a:	461a      	mov	r2, r3
 800ad1c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ad20:	4313      	orrs	r3, r2
 800ad22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800ad26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad28:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800ad2a:	b29b      	uxth	r3, r3
 800ad2c:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800ad2e:	2274      	movs	r2, #116	; 0x74
 800ad30:	2194      	movs	r1, #148	; 0x94
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	f001 ff64 	bl	800cc00 <VL53L0X_WrByte>
 800ad38:	4603      	mov	r3, r0
 800ad3a:	461a      	mov	r2, r3
 800ad3c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ad40:	4313      	orrs	r3, r2
 800ad42:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f7ff fc5c 	bl	800a604 <VL53L0X_device_read_strobe>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	461a      	mov	r2, r3
 800ad50:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ad54:	4313      	orrs	r3, r2
 800ad56:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ad5a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ad5e:	461a      	mov	r2, r3
 800ad60:	2190      	movs	r1, #144	; 0x90
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f002 f830 	bl	800cdc8 <VL53L0X_RdDWord>
 800ad68:	4603      	mov	r3, r0
 800ad6a:	461a      	mov	r2, r3
 800ad6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ad70:	4313      	orrs	r3, r2
 800ad72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800ad76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad78:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800ad7a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ad7c:	4313      	orrs	r3, r2
 800ad7e:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800ad80:	2275      	movs	r2, #117	; 0x75
 800ad82:	2194      	movs	r1, #148	; 0x94
 800ad84:	6878      	ldr	r0, [r7, #4]
 800ad86:	f001 ff3b 	bl	800cc00 <VL53L0X_WrByte>
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	461a      	mov	r2, r3
 800ad8e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ad92:	4313      	orrs	r3, r2
 800ad94:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ad98:	6878      	ldr	r0, [r7, #4]
 800ad9a:	f7ff fc33 	bl	800a604 <VL53L0X_device_read_strobe>
 800ad9e:	4603      	mov	r3, r0
 800ada0:	461a      	mov	r2, r3
 800ada2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ada6:	4313      	orrs	r3, r2
 800ada8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800adac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800adb0:	461a      	mov	r2, r3
 800adb2:	2190      	movs	r1, #144	; 0x90
 800adb4:	6878      	ldr	r0, [r7, #4]
 800adb6:	f002 f807 	bl	800cdc8 <VL53L0X_RdDWord>
 800adba:	4603      	mov	r3, r0
 800adbc:	461a      	mov	r2, r3
 800adbe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800adc2:	4313      	orrs	r3, r2
 800adc4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800adc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adca:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800adcc:	b29b      	uxth	r3, r3
 800adce:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800add0:	2276      	movs	r2, #118	; 0x76
 800add2:	2194      	movs	r1, #148	; 0x94
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f001 ff13 	bl	800cc00 <VL53L0X_WrByte>
 800adda:	4603      	mov	r3, r0
 800addc:	461a      	mov	r2, r3
 800adde:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ade2:	4313      	orrs	r3, r2
 800ade4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f7ff fc0b 	bl	800a604 <VL53L0X_device_read_strobe>
 800adee:	4603      	mov	r3, r0
 800adf0:	461a      	mov	r2, r3
 800adf2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800adf6:	4313      	orrs	r3, r2
 800adf8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800adfc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ae00:	461a      	mov	r2, r3
 800ae02:	2190      	movs	r1, #144	; 0x90
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f001 ffdf 	bl	800cdc8 <VL53L0X_RdDWord>
 800ae0a:	4603      	mov	r3, r0
 800ae0c:	461a      	mov	r2, r3
 800ae0e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ae12:	4313      	orrs	r3, r2
 800ae14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800ae18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae1a:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800ae1c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ae1e:	4313      	orrs	r3, r2
 800ae20:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800ae22:	2200      	movs	r2, #0
 800ae24:	2181      	movs	r1, #129	; 0x81
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f001 feea 	bl	800cc00 <VL53L0X_WrByte>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	461a      	mov	r2, r3
 800ae30:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ae34:	4313      	orrs	r3, r2
 800ae36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800ae3a:	2206      	movs	r2, #6
 800ae3c:	21ff      	movs	r1, #255	; 0xff
 800ae3e:	6878      	ldr	r0, [r7, #4]
 800ae40:	f001 fede 	bl	800cc00 <VL53L0X_WrByte>
 800ae44:	4603      	mov	r3, r0
 800ae46:	461a      	mov	r2, r3
 800ae48:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ae4c:	4313      	orrs	r3, r2
 800ae4e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800ae52:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800ae56:	461a      	mov	r2, r3
 800ae58:	2183      	movs	r1, #131	; 0x83
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f001 ff52 	bl	800cd04 <VL53L0X_RdByte>
 800ae60:	4603      	mov	r3, r0
 800ae62:	461a      	mov	r2, r3
 800ae64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ae68:	4313      	orrs	r3, r2
 800ae6a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800ae6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ae72:	f023 0304 	bic.w	r3, r3, #4
 800ae76:	b2db      	uxtb	r3, r3
 800ae78:	461a      	mov	r2, r3
 800ae7a:	2183      	movs	r1, #131	; 0x83
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f001 febf 	bl	800cc00 <VL53L0X_WrByte>
 800ae82:	4603      	mov	r3, r0
 800ae84:	461a      	mov	r2, r3
 800ae86:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ae8a:	4313      	orrs	r3, r2
 800ae8c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800ae90:	2201      	movs	r2, #1
 800ae92:	21ff      	movs	r1, #255	; 0xff
 800ae94:	6878      	ldr	r0, [r7, #4]
 800ae96:	f001 feb3 	bl	800cc00 <VL53L0X_WrByte>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	461a      	mov	r2, r3
 800ae9e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aea2:	4313      	orrs	r3, r2
 800aea4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800aea8:	2201      	movs	r2, #1
 800aeaa:	2100      	movs	r1, #0
 800aeac:	6878      	ldr	r0, [r7, #4]
 800aeae:	f001 fea7 	bl	800cc00 <VL53L0X_WrByte>
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	461a      	mov	r2, r3
 800aeb6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aeba:	4313      	orrs	r3, r2
 800aebc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800aec0:	2200      	movs	r2, #0
 800aec2:	21ff      	movs	r1, #255	; 0xff
 800aec4:	6878      	ldr	r0, [r7, #4]
 800aec6:	f001 fe9b 	bl	800cc00 <VL53L0X_WrByte>
 800aeca:	4603      	mov	r3, r0
 800aecc:	461a      	mov	r2, r3
 800aece:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aed2:	4313      	orrs	r3, r2
 800aed4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800aed8:	2200      	movs	r2, #0
 800aeda:	2180      	movs	r1, #128	; 0x80
 800aedc:	6878      	ldr	r0, [r7, #4]
 800aede:	f001 fe8f 	bl	800cc00 <VL53L0X_WrByte>
 800aee2:	4603      	mov	r3, r0
 800aee4:	461a      	mov	r2, r3
 800aee6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aeea:	4313      	orrs	r3, r2
 800aeec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800aef0:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	f040 808f 	bne.w	800b018 <VL53L0X_get_info_from_device+0x98e>
 800aefa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800aefe:	2b07      	cmp	r3, #7
 800af00:	f000 808a 	beq.w	800b018 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800af04:	78fb      	ldrb	r3, [r7, #3]
 800af06:	f003 0301 	and.w	r3, r3, #1
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d024      	beq.n	800af58 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800af0e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800af12:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800af16:	2b00      	cmp	r3, #0
 800af18:	d11e      	bne.n	800af58 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800af20:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800af2a:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800af2e:	2300      	movs	r3, #0
 800af30:	64fb      	str	r3, [r7, #76]	; 0x4c
 800af32:	e00e      	b.n	800af52 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800af34:	f107 0208 	add.w	r2, r7, #8
 800af38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af3a:	4413      	add	r3, r2
 800af3c:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800af3e:	687a      	ldr	r2, [r7, #4]
 800af40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af42:	4413      	add	r3, r2
 800af44:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800af48:	460a      	mov	r2, r1
 800af4a:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800af4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af4e:	3301      	adds	r3, #1
 800af50:	64fb      	str	r3, [r7, #76]	; 0x4c
 800af52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af54:	2b05      	cmp	r3, #5
 800af56:	dded      	ble.n	800af34 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800af58:	78fb      	ldrb	r3, [r7, #3]
 800af5a:	f003 0302 	and.w	r3, r3, #2
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d018      	beq.n	800af94 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800af62:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800af66:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d112      	bne.n	800af94 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800af6e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800af78:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	33f3      	adds	r3, #243	; 0xf3
 800af86:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800af88:	f107 0310 	add.w	r3, r7, #16
 800af8c:	4619      	mov	r1, r3
 800af8e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800af90:	f001 ffa0 	bl	800ced4 <strcpy>

		}

		if (((option & 4) == 4) &&
 800af94:	78fb      	ldrb	r3, [r7, #3]
 800af96:	f003 0304 	and.w	r3, r3, #4
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d030      	beq.n	800b000 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800af9e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800afa2:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d12a      	bne.n	800b000 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800afaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800afb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800afba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800afbc:	025b      	lsls	r3, r3, #9
 800afbe:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800afc4:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800afc8:	2300      	movs	r3, #0
 800afca:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800afce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d011      	beq.n	800aff8 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800afd4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800afd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800afd8:	1ad3      	subs	r3, r2, r3
 800afda:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800afdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800afde:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800afe2:	fb02 f303 	mul.w	r3, r2, r3
 800afe6:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800afe8:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 800afec:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800aff0:	425b      	negs	r3, r3
 800aff2:	b29b      	uxth	r3, r3
 800aff4:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 800aff8:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800b000:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800b004:	78fb      	ldrb	r3, [r7, #3]
 800b006:	4313      	orrs	r3, r2
 800b008:	b2db      	uxtb	r3, r3
 800b00a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800b00e:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b018:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 800b01c:	4618      	mov	r0, r3
 800b01e:	3760      	adds	r7, #96	; 0x60
 800b020:	46bd      	mov	sp, r7
 800b022:	bd80      	pop	{r7, pc}

0800b024 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800b024:	b480      	push	{r7}
 800b026:	b087      	sub	sp, #28
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
 800b02c:	460b      	mov	r3, r1
 800b02e:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800b030:	f240 6277 	movw	r2, #1655	; 0x677
 800b034:	f04f 0300 	mov.w	r3, #0
 800b038:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800b03c:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800b040:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800b042:	78fb      	ldrb	r3, [r7, #3]
 800b044:	68fa      	ldr	r2, [r7, #12]
 800b046:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800b04a:	693a      	ldr	r2, [r7, #16]
 800b04c:	fb02 f303 	mul.w	r3, r2, r3
 800b050:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800b052:	68bb      	ldr	r3, [r7, #8]
}
 800b054:	4618      	mov	r0, r3
 800b056:	371c      	adds	r7, #28
 800b058:	46bd      	mov	sp, r7
 800b05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05e:	4770      	bx	lr

0800b060 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800b060:	b480      	push	{r7}
 800b062:	b087      	sub	sp, #28
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800b068:	2300      	movs	r3, #0
 800b06a:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800b06c:	2300      	movs	r3, #0
 800b06e:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800b070:	2300      	movs	r3, #0
 800b072:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d017      	beq.n	800b0aa <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	3b01      	subs	r3, #1
 800b07e:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800b080:	e005      	b.n	800b08e <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800b082:	693b      	ldr	r3, [r7, #16]
 800b084:	085b      	lsrs	r3, r3, #1
 800b086:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800b088:	89fb      	ldrh	r3, [r7, #14]
 800b08a:	3301      	adds	r3, #1
 800b08c:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800b08e:	693b      	ldr	r3, [r7, #16]
 800b090:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800b094:	2b00      	cmp	r3, #0
 800b096:	d1f4      	bne.n	800b082 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800b098:	89fb      	ldrh	r3, [r7, #14]
 800b09a:	021b      	lsls	r3, r3, #8
 800b09c:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800b09e:	693b      	ldr	r3, [r7, #16]
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	b2db      	uxtb	r3, r3
 800b0a4:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800b0a6:	4413      	add	r3, r2
 800b0a8:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800b0aa:	8afb      	ldrh	r3, [r7, #22]

}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	371c      	adds	r7, #28
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b6:	4770      	bx	lr

0800b0b8 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b085      	sub	sp, #20
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	4603      	mov	r3, r0
 800b0c0:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800b0c6:	88fb      	ldrh	r3, [r7, #6]
 800b0c8:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800b0ca:	88fa      	ldrh	r2, [r7, #6]
 800b0cc:	0a12      	lsrs	r2, r2, #8
 800b0ce:	b292      	uxth	r2, r2
 800b0d0:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800b0d2:	3301      	adds	r3, #1
 800b0d4:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800b0d6:	68fb      	ldr	r3, [r7, #12]
}
 800b0d8:	4618      	mov	r0, r3
 800b0da:	3714      	adds	r7, #20
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e2:	4770      	bx	lr

0800b0e4 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b088      	sub	sp, #32
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	60f8      	str	r0, [r7, #12]
 800b0ec:	60b9      	str	r1, [r7, #8]
 800b0ee:	4613      	mov	r3, r2
 800b0f0:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800b0f6:	79fb      	ldrb	r3, [r7, #7]
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	68f8      	ldr	r0, [r7, #12]
 800b0fc:	f7ff ff92 	bl	800b024 <VL53L0X_calc_macro_period_ps>
 800b100:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800b102:	69bb      	ldr	r3, [r7, #24]
 800b104:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b108:	4a0a      	ldr	r2, [pc, #40]	; (800b134 <VL53L0X_calc_timeout_mclks+0x50>)
 800b10a:	fba2 2303 	umull	r2, r3, r2, r3
 800b10e:	099b      	lsrs	r3, r3, #6
 800b110:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b118:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 800b11c:	697b      	ldr	r3, [r7, #20]
 800b11e:	085b      	lsrs	r3, r3, #1
 800b120:	441a      	add	r2, r3
	timeout_period_mclks =
 800b122:	697b      	ldr	r3, [r7, #20]
 800b124:	fbb2 f3f3 	udiv	r3, r2, r3
 800b128:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800b12a:	69fb      	ldr	r3, [r7, #28]
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	3720      	adds	r7, #32
 800b130:	46bd      	mov	sp, r7
 800b132:	bd80      	pop	{r7, pc}
 800b134:	10624dd3 	.word	0x10624dd3

0800b138 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b086      	sub	sp, #24
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
 800b140:	460b      	mov	r3, r1
 800b142:	807b      	strh	r3, [r7, #2]
 800b144:	4613      	mov	r3, r2
 800b146:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800b148:	2300      	movs	r3, #0
 800b14a:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800b14c:	787b      	ldrb	r3, [r7, #1]
 800b14e:	4619      	mov	r1, r3
 800b150:	6878      	ldr	r0, [r7, #4]
 800b152:	f7ff ff67 	bl	800b024 <VL53L0X_calc_macro_period_ps>
 800b156:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b15e:	4a0a      	ldr	r2, [pc, #40]	; (800b188 <VL53L0X_calc_timeout_us+0x50>)
 800b160:	fba2 2303 	umull	r2, r3, r2, r3
 800b164:	099b      	lsrs	r3, r3, #6
 800b166:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800b168:	887b      	ldrh	r3, [r7, #2]
 800b16a:	68fa      	ldr	r2, [r7, #12]
 800b16c:	fb02 f303 	mul.w	r3, r2, r3
 800b170:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 800b174:	4a04      	ldr	r2, [pc, #16]	; (800b188 <VL53L0X_calc_timeout_us+0x50>)
 800b176:	fba2 2303 	umull	r2, r3, r2, r3
 800b17a:	099b      	lsrs	r3, r3, #6
 800b17c:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800b17e:	697b      	ldr	r3, [r7, #20]
}
 800b180:	4618      	mov	r0, r3
 800b182:	3718      	adds	r7, #24
 800b184:	46bd      	mov	sp, r7
 800b186:	bd80      	pop	{r7, pc}
 800b188:	10624dd3 	.word	0x10624dd3

0800b18c <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b08c      	sub	sp, #48	; 0x30
 800b190:	af00      	add	r7, sp, #0
 800b192:	60f8      	str	r0, [r7, #12]
 800b194:	460b      	mov	r3, r1
 800b196:	607a      	str	r2, [r7, #4]
 800b198:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b19a:	2300      	movs	r3, #0
 800b19c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800b1b2:	7afb      	ldrb	r3, [r7, #11]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d005      	beq.n	800b1c4 <get_sequence_step_timeout+0x38>
 800b1b8:	7afb      	ldrb	r3, [r7, #11]
 800b1ba:	2b01      	cmp	r3, #1
 800b1bc:	d002      	beq.n	800b1c4 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800b1be:	7afb      	ldrb	r3, [r7, #11]
 800b1c0:	2b02      	cmp	r3, #2
 800b1c2:	d128      	bne.n	800b216 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b1c4:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b1c8:	461a      	mov	r2, r3
 800b1ca:	2100      	movs	r1, #0
 800b1cc:	68f8      	ldr	r0, [r7, #12]
 800b1ce:	f7fd fa7d 	bl	80086cc <VL53L0X_GetVcselPulsePeriod>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800b1d8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d109      	bne.n	800b1f4 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800b1e0:	f107 0320 	add.w	r3, r7, #32
 800b1e4:	461a      	mov	r2, r3
 800b1e6:	2146      	movs	r1, #70	; 0x46
 800b1e8:	68f8      	ldr	r0, [r7, #12]
 800b1ea:	f001 fd8b 	bl	800cd04 <VL53L0X_RdByte>
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800b1f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b1f8:	b29b      	uxth	r3, r3
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	f7ff ff5c 	bl	800b0b8 <VL53L0X_decode_timeout>
 800b200:	4603      	mov	r3, r0
 800b202:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800b204:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b208:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b20a:	4619      	mov	r1, r3
 800b20c:	68f8      	ldr	r0, [r7, #12]
 800b20e:	f7ff ff93 	bl	800b138 <VL53L0X_calc_timeout_us>
 800b212:	62b8      	str	r0, [r7, #40]	; 0x28
 800b214:	e092      	b.n	800b33c <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800b216:	7afb      	ldrb	r3, [r7, #11]
 800b218:	2b03      	cmp	r3, #3
 800b21a:	d135      	bne.n	800b288 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b21c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b220:	461a      	mov	r2, r3
 800b222:	2100      	movs	r1, #0
 800b224:	68f8      	ldr	r0, [r7, #12]
 800b226:	f7fd fa51 	bl	80086cc <VL53L0X_GetVcselPulsePeriod>
 800b22a:	4603      	mov	r3, r0
 800b22c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800b230:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b234:	2b00      	cmp	r3, #0
 800b236:	f040 8081 	bne.w	800b33c <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b23a:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b23e:	461a      	mov	r2, r3
 800b240:	2100      	movs	r1, #0
 800b242:	68f8      	ldr	r0, [r7, #12]
 800b244:	f7fd fa42 	bl	80086cc <VL53L0X_GetVcselPulsePeriod>
 800b248:	4603      	mov	r3, r0
 800b24a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800b24e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b252:	2b00      	cmp	r3, #0
 800b254:	d109      	bne.n	800b26a <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800b256:	f107 031e 	add.w	r3, r7, #30
 800b25a:	461a      	mov	r2, r3
 800b25c:	2151      	movs	r1, #81	; 0x51
 800b25e:	68f8      	ldr	r0, [r7, #12]
 800b260:	f001 fd7a 	bl	800cd58 <VL53L0X_RdWord>
 800b264:	4603      	mov	r3, r0
 800b266:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800b26a:	8bfb      	ldrh	r3, [r7, #30]
 800b26c:	4618      	mov	r0, r3
 800b26e:	f7ff ff23 	bl	800b0b8 <VL53L0X_decode_timeout>
 800b272:	4603      	mov	r3, r0
 800b274:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800b276:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b27a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b27c:	4619      	mov	r1, r3
 800b27e:	68f8      	ldr	r0, [r7, #12]
 800b280:	f7ff ff5a 	bl	800b138 <VL53L0X_calc_timeout_us>
 800b284:	62b8      	str	r0, [r7, #40]	; 0x28
 800b286:	e059      	b.n	800b33c <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800b288:	7afb      	ldrb	r3, [r7, #11]
 800b28a:	2b04      	cmp	r3, #4
 800b28c:	d156      	bne.n	800b33c <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800b28e:	f107 0314 	add.w	r3, r7, #20
 800b292:	4619      	mov	r1, r3
 800b294:	68f8      	ldr	r0, [r7, #12]
 800b296:	f7fd fb25 	bl	80088e4 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800b29a:	2300      	movs	r3, #0
 800b29c:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800b29e:	7dfb      	ldrb	r3, [r7, #23]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d01d      	beq.n	800b2e0 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b2a4:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b2a8:	461a      	mov	r2, r3
 800b2aa:	2100      	movs	r1, #0
 800b2ac:	68f8      	ldr	r0, [r7, #12]
 800b2ae:	f7fd fa0d 	bl	80086cc <VL53L0X_GetVcselPulsePeriod>
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800b2b8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d10f      	bne.n	800b2e0 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 800b2c0:	f107 031e 	add.w	r3, r7, #30
 800b2c4:	461a      	mov	r2, r3
 800b2c6:	2151      	movs	r1, #81	; 0x51
 800b2c8:	68f8      	ldr	r0, [r7, #12]
 800b2ca:	f001 fd45 	bl	800cd58 <VL53L0X_RdWord>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800b2d4:	8bfb      	ldrh	r3, [r7, #30]
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	f7ff feee 	bl	800b0b8 <VL53L0X_decode_timeout>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800b2e0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d109      	bne.n	800b2fc <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b2e8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800b2ec:	461a      	mov	r2, r3
 800b2ee:	2101      	movs	r1, #1
 800b2f0:	68f8      	ldr	r0, [r7, #12]
 800b2f2:	f7fd f9eb 	bl	80086cc <VL53L0X_GetVcselPulsePeriod>
 800b2f6:	4603      	mov	r3, r0
 800b2f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800b2fc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b300:	2b00      	cmp	r3, #0
 800b302:	d10f      	bne.n	800b324 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800b304:	f107 031c 	add.w	r3, r7, #28
 800b308:	461a      	mov	r2, r3
 800b30a:	2171      	movs	r1, #113	; 0x71
 800b30c:	68f8      	ldr	r0, [r7, #12]
 800b30e:	f001 fd23 	bl	800cd58 <VL53L0X_RdWord>
 800b312:	4603      	mov	r3, r0
 800b314:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800b318:	8bbb      	ldrh	r3, [r7, #28]
 800b31a:	4618      	mov	r0, r3
 800b31c:	f7ff fecc 	bl	800b0b8 <VL53L0X_decode_timeout>
 800b320:	4603      	mov	r3, r0
 800b322:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800b324:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b326:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b328:	1ad3      	subs	r3, r2, r3
 800b32a:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800b32c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b330:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b332:	4619      	mov	r1, r3
 800b334:	68f8      	ldr	r0, [r7, #12]
 800b336:	f7ff feff 	bl	800b138 <VL53L0X_calc_timeout_us>
 800b33a:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b340:	601a      	str	r2, [r3, #0]

	return Status;
 800b342:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b346:	4618      	mov	r0, r3
 800b348:	3730      	adds	r7, #48	; 0x30
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd80      	pop	{r7, pc}

0800b34e <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800b34e:	b580      	push	{r7, lr}
 800b350:	b08a      	sub	sp, #40	; 0x28
 800b352:	af00      	add	r7, sp, #0
 800b354:	60f8      	str	r0, [r7, #12]
 800b356:	460b      	mov	r3, r1
 800b358:	607a      	str	r2, [r7, #4]
 800b35a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b35c:	2300      	movs	r3, #0
 800b35e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800b362:	7afb      	ldrb	r3, [r7, #11]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d005      	beq.n	800b374 <set_sequence_step_timeout+0x26>
 800b368:	7afb      	ldrb	r3, [r7, #11]
 800b36a:	2b01      	cmp	r3, #1
 800b36c:	d002      	beq.n	800b374 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800b36e:	7afb      	ldrb	r3, [r7, #11]
 800b370:	2b02      	cmp	r3, #2
 800b372:	d138      	bne.n	800b3e6 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b374:	f107 031b 	add.w	r3, r7, #27
 800b378:	461a      	mov	r2, r3
 800b37a:	2100      	movs	r1, #0
 800b37c:	68f8      	ldr	r0, [r7, #12]
 800b37e:	f7fd f9a5 	bl	80086cc <VL53L0X_GetVcselPulsePeriod>
 800b382:	4603      	mov	r3, r0
 800b384:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800b388:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d11a      	bne.n	800b3c6 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800b390:	7efb      	ldrb	r3, [r7, #27]
 800b392:	461a      	mov	r2, r3
 800b394:	6879      	ldr	r1, [r7, #4]
 800b396:	68f8      	ldr	r0, [r7, #12]
 800b398:	f7ff fea4 	bl	800b0e4 <VL53L0X_calc_timeout_mclks>
 800b39c:	4603      	mov	r3, r0
 800b39e:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800b3a0:	8bbb      	ldrh	r3, [r7, #28]
 800b3a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b3a6:	d903      	bls.n	800b3b0 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800b3a8:	23ff      	movs	r3, #255	; 0xff
 800b3aa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b3ae:	e004      	b.n	800b3ba <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800b3b0:	8bbb      	ldrh	r3, [r7, #28]
 800b3b2:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800b3b4:	3b01      	subs	r3, #1
 800b3b6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b3ba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b3be:	b29a      	uxth	r2, r3
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800b3c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	f040 80ab 	bne.w	800b526 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800b3d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b3d4:	461a      	mov	r2, r3
 800b3d6:	2146      	movs	r1, #70	; 0x46
 800b3d8:	68f8      	ldr	r0, [r7, #12]
 800b3da:	f001 fc11 	bl	800cc00 <VL53L0X_WrByte>
 800b3de:	4603      	mov	r3, r0
 800b3e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800b3e4:	e09f      	b.n	800b526 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800b3e6:	7afb      	ldrb	r3, [r7, #11]
 800b3e8:	2b03      	cmp	r3, #3
 800b3ea:	d135      	bne.n	800b458 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800b3ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d11b      	bne.n	800b42c <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b3f4:	f107 031b 	add.w	r3, r7, #27
 800b3f8:	461a      	mov	r2, r3
 800b3fa:	2100      	movs	r1, #0
 800b3fc:	68f8      	ldr	r0, [r7, #12]
 800b3fe:	f7fd f965 	bl	80086cc <VL53L0X_GetVcselPulsePeriod>
 800b402:	4603      	mov	r3, r0
 800b404:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800b408:	7efb      	ldrb	r3, [r7, #27]
 800b40a:	461a      	mov	r2, r3
 800b40c:	6879      	ldr	r1, [r7, #4]
 800b40e:	68f8      	ldr	r0, [r7, #12]
 800b410:	f7ff fe68 	bl	800b0e4 <VL53L0X_calc_timeout_mclks>
 800b414:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800b416:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800b418:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b41a:	4618      	mov	r0, r3
 800b41c:	f7ff fe20 	bl	800b060 <VL53L0X_encode_timeout>
 800b420:	4603      	mov	r3, r0
 800b422:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b424:	8b3a      	ldrh	r2, [r7, #24]
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800b42c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b430:	2b00      	cmp	r3, #0
 800b432:	d108      	bne.n	800b446 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800b434:	8b3b      	ldrh	r3, [r7, #24]
 800b436:	461a      	mov	r2, r3
 800b438:	2151      	movs	r1, #81	; 0x51
 800b43a:	68f8      	ldr	r0, [r7, #12]
 800b43c:	f001 fc04 	bl	800cc48 <VL53L0X_WrWord>
 800b440:	4603      	mov	r3, r0
 800b442:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800b446:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d16b      	bne.n	800b526 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	687a      	ldr	r2, [r7, #4]
 800b452:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800b456:	e066      	b.n	800b526 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800b458:	7afb      	ldrb	r3, [r7, #11]
 800b45a:	2b04      	cmp	r3, #4
 800b45c:	d160      	bne.n	800b520 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800b45e:	f107 0310 	add.w	r3, r7, #16
 800b462:	4619      	mov	r1, r3
 800b464:	68f8      	ldr	r0, [r7, #12]
 800b466:	f7fd fa3d 	bl	80088e4 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800b46a:	2300      	movs	r3, #0
 800b46c:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800b46e:	7cfb      	ldrb	r3, [r7, #19]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d01d      	beq.n	800b4b0 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b474:	f107 031b 	add.w	r3, r7, #27
 800b478:	461a      	mov	r2, r3
 800b47a:	2100      	movs	r1, #0
 800b47c:	68f8      	ldr	r0, [r7, #12]
 800b47e:	f7fd f925 	bl	80086cc <VL53L0X_GetVcselPulsePeriod>
 800b482:	4603      	mov	r3, r0
 800b484:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800b488:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d10f      	bne.n	800b4b0 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800b490:	f107 0318 	add.w	r3, r7, #24
 800b494:	461a      	mov	r2, r3
 800b496:	2151      	movs	r1, #81	; 0x51
 800b498:	68f8      	ldr	r0, [r7, #12]
 800b49a:	f001 fc5d 	bl	800cd58 <VL53L0X_RdWord>
 800b49e:	4603      	mov	r3, r0
 800b4a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800b4a4:	8b3b      	ldrh	r3, [r7, #24]
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	f7ff fe06 	bl	800b0b8 <VL53L0X_decode_timeout>
 800b4ac:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800b4ae:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800b4b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d109      	bne.n	800b4cc <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800b4b8:	f107 031b 	add.w	r3, r7, #27
 800b4bc:	461a      	mov	r2, r3
 800b4be:	2101      	movs	r1, #1
 800b4c0:	68f8      	ldr	r0, [r7, #12]
 800b4c2:	f7fd f903 	bl	80086cc <VL53L0X_GetVcselPulsePeriod>
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800b4cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d128      	bne.n	800b526 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800b4d4:	7efb      	ldrb	r3, [r7, #27]
 800b4d6:	461a      	mov	r2, r3
 800b4d8:	6879      	ldr	r1, [r7, #4]
 800b4da:	68f8      	ldr	r0, [r7, #12]
 800b4dc:	f7ff fe02 	bl	800b0e4 <VL53L0X_calc_timeout_mclks>
 800b4e0:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800b4e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b4e4:	6a3a      	ldr	r2, [r7, #32]
 800b4e6:	4413      	add	r3, r2
 800b4e8:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800b4ea:	6a38      	ldr	r0, [r7, #32]
 800b4ec:	f7ff fdb8 	bl	800b060 <VL53L0X_encode_timeout>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800b4f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d108      	bne.n	800b50e <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800b4fc:	8bfb      	ldrh	r3, [r7, #30]
 800b4fe:	461a      	mov	r2, r3
 800b500:	2171      	movs	r1, #113	; 0x71
 800b502:	68f8      	ldr	r0, [r7, #12]
 800b504:	f001 fba0 	bl	800cc48 <VL53L0X_WrWord>
 800b508:	4603      	mov	r3, r0
 800b50a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800b50e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b512:	2b00      	cmp	r3, #0
 800b514:	d107      	bne.n	800b526 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	687a      	ldr	r2, [r7, #4]
 800b51a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800b51e:	e002      	b.n	800b526 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b520:	23fc      	movs	r3, #252	; 0xfc
 800b522:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800b526:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800b52a:	4618      	mov	r0, r3
 800b52c:	3728      	adds	r7, #40	; 0x28
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}

0800b532 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800b532:	b580      	push	{r7, lr}
 800b534:	b08a      	sub	sp, #40	; 0x28
 800b536:	af00      	add	r7, sp, #0
 800b538:	6078      	str	r0, [r7, #4]
 800b53a:	460b      	mov	r3, r1
 800b53c:	70fb      	strb	r3, [r7, #3]
 800b53e:	4613      	mov	r3, r2
 800b540:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b542:	2300      	movs	r3, #0
 800b544:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800b548:	230c      	movs	r3, #12
 800b54a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800b54e:	2312      	movs	r3, #18
 800b550:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800b554:	2308      	movs	r3, #8
 800b556:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800b55a:	230e      	movs	r3, #14
 800b55c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800b560:	2300      	movs	r3, #0
 800b562:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800b564:	78bb      	ldrb	r3, [r7, #2]
 800b566:	f003 0301 	and.w	r3, r3, #1
 800b56a:	b2db      	uxtb	r3, r3
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d003      	beq.n	800b578 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b570:	23fc      	movs	r3, #252	; 0xfc
 800b572:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b576:	e020      	b.n	800b5ba <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800b578:	78fb      	ldrb	r3, [r7, #3]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d10d      	bne.n	800b59a <VL53L0X_set_vcsel_pulse_period+0x68>
 800b57e:	78ba      	ldrb	r2, [r7, #2]
 800b580:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b584:	429a      	cmp	r2, r3
 800b586:	d304      	bcc.n	800b592 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800b588:	78ba      	ldrb	r2, [r7, #2]
 800b58a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800b58e:	429a      	cmp	r2, r3
 800b590:	d903      	bls.n	800b59a <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b592:	23fc      	movs	r3, #252	; 0xfc
 800b594:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b598:	e00f      	b.n	800b5ba <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800b59a:	78fb      	ldrb	r3, [r7, #3]
 800b59c:	2b01      	cmp	r3, #1
 800b59e:	d10c      	bne.n	800b5ba <VL53L0X_set_vcsel_pulse_period+0x88>
 800b5a0:	78ba      	ldrb	r2, [r7, #2]
 800b5a2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b5a6:	429a      	cmp	r2, r3
 800b5a8:	d304      	bcc.n	800b5b4 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800b5aa:	78ba      	ldrb	r2, [r7, #2]
 800b5ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b5b0:	429a      	cmp	r2, r3
 800b5b2:	d902      	bls.n	800b5ba <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b5b4:	23fc      	movs	r3, #252	; 0xfc
 800b5b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800b5ba:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d002      	beq.n	800b5c8 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800b5c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b5c6:	e239      	b.n	800ba3c <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800b5c8:	78fb      	ldrb	r3, [r7, #3]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d150      	bne.n	800b670 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800b5ce:	78bb      	ldrb	r3, [r7, #2]
 800b5d0:	2b0c      	cmp	r3, #12
 800b5d2:	d110      	bne.n	800b5f6 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800b5d4:	2218      	movs	r2, #24
 800b5d6:	2157      	movs	r1, #87	; 0x57
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f001 fb11 	bl	800cc00 <VL53L0X_WrByte>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800b5e4:	2208      	movs	r2, #8
 800b5e6:	2156      	movs	r1, #86	; 0x56
 800b5e8:	6878      	ldr	r0, [r7, #4]
 800b5ea:	f001 fb09 	bl	800cc00 <VL53L0X_WrByte>
 800b5ee:	4603      	mov	r3, r0
 800b5f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b5f4:	e17f      	b.n	800b8f6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800b5f6:	78bb      	ldrb	r3, [r7, #2]
 800b5f8:	2b0e      	cmp	r3, #14
 800b5fa:	d110      	bne.n	800b61e <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800b5fc:	2230      	movs	r2, #48	; 0x30
 800b5fe:	2157      	movs	r1, #87	; 0x57
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f001 fafd 	bl	800cc00 <VL53L0X_WrByte>
 800b606:	4603      	mov	r3, r0
 800b608:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800b60c:	2208      	movs	r2, #8
 800b60e:	2156      	movs	r1, #86	; 0x56
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f001 faf5 	bl	800cc00 <VL53L0X_WrByte>
 800b616:	4603      	mov	r3, r0
 800b618:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b61c:	e16b      	b.n	800b8f6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800b61e:	78bb      	ldrb	r3, [r7, #2]
 800b620:	2b10      	cmp	r3, #16
 800b622:	d110      	bne.n	800b646 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800b624:	2240      	movs	r2, #64	; 0x40
 800b626:	2157      	movs	r1, #87	; 0x57
 800b628:	6878      	ldr	r0, [r7, #4]
 800b62a:	f001 fae9 	bl	800cc00 <VL53L0X_WrByte>
 800b62e:	4603      	mov	r3, r0
 800b630:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800b634:	2208      	movs	r2, #8
 800b636:	2156      	movs	r1, #86	; 0x56
 800b638:	6878      	ldr	r0, [r7, #4]
 800b63a:	f001 fae1 	bl	800cc00 <VL53L0X_WrByte>
 800b63e:	4603      	mov	r3, r0
 800b640:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b644:	e157      	b.n	800b8f6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800b646:	78bb      	ldrb	r3, [r7, #2]
 800b648:	2b12      	cmp	r3, #18
 800b64a:	f040 8154 	bne.w	800b8f6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800b64e:	2250      	movs	r2, #80	; 0x50
 800b650:	2157      	movs	r1, #87	; 0x57
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f001 fad4 	bl	800cc00 <VL53L0X_WrByte>
 800b658:	4603      	mov	r3, r0
 800b65a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800b65e:	2208      	movs	r2, #8
 800b660:	2156      	movs	r1, #86	; 0x56
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	f001 facc 	bl	800cc00 <VL53L0X_WrByte>
 800b668:	4603      	mov	r3, r0
 800b66a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b66e:	e142      	b.n	800b8f6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800b670:	78fb      	ldrb	r3, [r7, #3]
 800b672:	2b01      	cmp	r3, #1
 800b674:	f040 813f 	bne.w	800b8f6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800b678:	78bb      	ldrb	r3, [r7, #2]
 800b67a:	2b08      	cmp	r3, #8
 800b67c:	d14c      	bne.n	800b718 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800b67e:	2210      	movs	r2, #16
 800b680:	2148      	movs	r1, #72	; 0x48
 800b682:	6878      	ldr	r0, [r7, #4]
 800b684:	f001 fabc 	bl	800cc00 <VL53L0X_WrByte>
 800b688:	4603      	mov	r3, r0
 800b68a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800b68e:	2208      	movs	r2, #8
 800b690:	2147      	movs	r1, #71	; 0x47
 800b692:	6878      	ldr	r0, [r7, #4]
 800b694:	f001 fab4 	bl	800cc00 <VL53L0X_WrByte>
 800b698:	4603      	mov	r3, r0
 800b69a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800b69e:	2202      	movs	r2, #2
 800b6a0:	2132      	movs	r1, #50	; 0x32
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f001 faac 	bl	800cc00 <VL53L0X_WrByte>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	461a      	mov	r2, r3
 800b6ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b6b0:	4313      	orrs	r3, r2
 800b6b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800b6b6:	220c      	movs	r2, #12
 800b6b8:	2130      	movs	r1, #48	; 0x30
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	f001 faa0 	bl	800cc00 <VL53L0X_WrByte>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	461a      	mov	r2, r3
 800b6c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b6c8:	4313      	orrs	r3, r2
 800b6ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b6ce:	2201      	movs	r2, #1
 800b6d0:	21ff      	movs	r1, #255	; 0xff
 800b6d2:	6878      	ldr	r0, [r7, #4]
 800b6d4:	f001 fa94 	bl	800cc00 <VL53L0X_WrByte>
 800b6d8:	4603      	mov	r3, r0
 800b6da:	461a      	mov	r2, r3
 800b6dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b6e0:	4313      	orrs	r3, r2
 800b6e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800b6e6:	2230      	movs	r2, #48	; 0x30
 800b6e8:	2130      	movs	r1, #48	; 0x30
 800b6ea:	6878      	ldr	r0, [r7, #4]
 800b6ec:	f001 fa88 	bl	800cc00 <VL53L0X_WrByte>
 800b6f0:	4603      	mov	r3, r0
 800b6f2:	461a      	mov	r2, r3
 800b6f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b6f8:	4313      	orrs	r3, r2
 800b6fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800b6fe:	2200      	movs	r2, #0
 800b700:	21ff      	movs	r1, #255	; 0xff
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	f001 fa7c 	bl	800cc00 <VL53L0X_WrByte>
 800b708:	4603      	mov	r3, r0
 800b70a:	461a      	mov	r2, r3
 800b70c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b710:	4313      	orrs	r3, r2
 800b712:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b716:	e0ee      	b.n	800b8f6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800b718:	78bb      	ldrb	r3, [r7, #2]
 800b71a:	2b0a      	cmp	r3, #10
 800b71c:	d14c      	bne.n	800b7b8 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800b71e:	2228      	movs	r2, #40	; 0x28
 800b720:	2148      	movs	r1, #72	; 0x48
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f001 fa6c 	bl	800cc00 <VL53L0X_WrByte>
 800b728:	4603      	mov	r3, r0
 800b72a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800b72e:	2208      	movs	r2, #8
 800b730:	2147      	movs	r1, #71	; 0x47
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f001 fa64 	bl	800cc00 <VL53L0X_WrByte>
 800b738:	4603      	mov	r3, r0
 800b73a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800b73e:	2203      	movs	r2, #3
 800b740:	2132      	movs	r1, #50	; 0x32
 800b742:	6878      	ldr	r0, [r7, #4]
 800b744:	f001 fa5c 	bl	800cc00 <VL53L0X_WrByte>
 800b748:	4603      	mov	r3, r0
 800b74a:	461a      	mov	r2, r3
 800b74c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b750:	4313      	orrs	r3, r2
 800b752:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800b756:	2209      	movs	r2, #9
 800b758:	2130      	movs	r1, #48	; 0x30
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f001 fa50 	bl	800cc00 <VL53L0X_WrByte>
 800b760:	4603      	mov	r3, r0
 800b762:	461a      	mov	r2, r3
 800b764:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b768:	4313      	orrs	r3, r2
 800b76a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b76e:	2201      	movs	r2, #1
 800b770:	21ff      	movs	r1, #255	; 0xff
 800b772:	6878      	ldr	r0, [r7, #4]
 800b774:	f001 fa44 	bl	800cc00 <VL53L0X_WrByte>
 800b778:	4603      	mov	r3, r0
 800b77a:	461a      	mov	r2, r3
 800b77c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b780:	4313      	orrs	r3, r2
 800b782:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800b786:	2220      	movs	r2, #32
 800b788:	2130      	movs	r1, #48	; 0x30
 800b78a:	6878      	ldr	r0, [r7, #4]
 800b78c:	f001 fa38 	bl	800cc00 <VL53L0X_WrByte>
 800b790:	4603      	mov	r3, r0
 800b792:	461a      	mov	r2, r3
 800b794:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b798:	4313      	orrs	r3, r2
 800b79a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800b79e:	2200      	movs	r2, #0
 800b7a0:	21ff      	movs	r1, #255	; 0xff
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	f001 fa2c 	bl	800cc00 <VL53L0X_WrByte>
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b7b0:	4313      	orrs	r3, r2
 800b7b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b7b6:	e09e      	b.n	800b8f6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800b7b8:	78bb      	ldrb	r3, [r7, #2]
 800b7ba:	2b0c      	cmp	r3, #12
 800b7bc:	d14c      	bne.n	800b858 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800b7be:	2238      	movs	r2, #56	; 0x38
 800b7c0:	2148      	movs	r1, #72	; 0x48
 800b7c2:	6878      	ldr	r0, [r7, #4]
 800b7c4:	f001 fa1c 	bl	800cc00 <VL53L0X_WrByte>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800b7ce:	2208      	movs	r2, #8
 800b7d0:	2147      	movs	r1, #71	; 0x47
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	f001 fa14 	bl	800cc00 <VL53L0X_WrByte>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800b7de:	2203      	movs	r2, #3
 800b7e0:	2132      	movs	r1, #50	; 0x32
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f001 fa0c 	bl	800cc00 <VL53L0X_WrByte>
 800b7e8:	4603      	mov	r3, r0
 800b7ea:	461a      	mov	r2, r3
 800b7ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b7f0:	4313      	orrs	r3, r2
 800b7f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800b7f6:	2208      	movs	r2, #8
 800b7f8:	2130      	movs	r1, #48	; 0x30
 800b7fa:	6878      	ldr	r0, [r7, #4]
 800b7fc:	f001 fa00 	bl	800cc00 <VL53L0X_WrByte>
 800b800:	4603      	mov	r3, r0
 800b802:	461a      	mov	r2, r3
 800b804:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b808:	4313      	orrs	r3, r2
 800b80a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b80e:	2201      	movs	r2, #1
 800b810:	21ff      	movs	r1, #255	; 0xff
 800b812:	6878      	ldr	r0, [r7, #4]
 800b814:	f001 f9f4 	bl	800cc00 <VL53L0X_WrByte>
 800b818:	4603      	mov	r3, r0
 800b81a:	461a      	mov	r2, r3
 800b81c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b820:	4313      	orrs	r3, r2
 800b822:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800b826:	2220      	movs	r2, #32
 800b828:	2130      	movs	r1, #48	; 0x30
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	f001 f9e8 	bl	800cc00 <VL53L0X_WrByte>
 800b830:	4603      	mov	r3, r0
 800b832:	461a      	mov	r2, r3
 800b834:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b838:	4313      	orrs	r3, r2
 800b83a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800b83e:	2200      	movs	r2, #0
 800b840:	21ff      	movs	r1, #255	; 0xff
 800b842:	6878      	ldr	r0, [r7, #4]
 800b844:	f001 f9dc 	bl	800cc00 <VL53L0X_WrByte>
 800b848:	4603      	mov	r3, r0
 800b84a:	461a      	mov	r2, r3
 800b84c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b850:	4313      	orrs	r3, r2
 800b852:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b856:	e04e      	b.n	800b8f6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800b858:	78bb      	ldrb	r3, [r7, #2]
 800b85a:	2b0e      	cmp	r3, #14
 800b85c:	d14b      	bne.n	800b8f6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800b85e:	2248      	movs	r2, #72	; 0x48
 800b860:	2148      	movs	r1, #72	; 0x48
 800b862:	6878      	ldr	r0, [r7, #4]
 800b864:	f001 f9cc 	bl	800cc00 <VL53L0X_WrByte>
 800b868:	4603      	mov	r3, r0
 800b86a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800b86e:	2208      	movs	r2, #8
 800b870:	2147      	movs	r1, #71	; 0x47
 800b872:	6878      	ldr	r0, [r7, #4]
 800b874:	f001 f9c4 	bl	800cc00 <VL53L0X_WrByte>
 800b878:	4603      	mov	r3, r0
 800b87a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800b87e:	2203      	movs	r2, #3
 800b880:	2132      	movs	r1, #50	; 0x32
 800b882:	6878      	ldr	r0, [r7, #4]
 800b884:	f001 f9bc 	bl	800cc00 <VL53L0X_WrByte>
 800b888:	4603      	mov	r3, r0
 800b88a:	461a      	mov	r2, r3
 800b88c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b890:	4313      	orrs	r3, r2
 800b892:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800b896:	2207      	movs	r2, #7
 800b898:	2130      	movs	r1, #48	; 0x30
 800b89a:	6878      	ldr	r0, [r7, #4]
 800b89c:	f001 f9b0 	bl	800cc00 <VL53L0X_WrByte>
 800b8a0:	4603      	mov	r3, r0
 800b8a2:	461a      	mov	r2, r3
 800b8a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b8a8:	4313      	orrs	r3, r2
 800b8aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	21ff      	movs	r1, #255	; 0xff
 800b8b2:	6878      	ldr	r0, [r7, #4]
 800b8b4:	f001 f9a4 	bl	800cc00 <VL53L0X_WrByte>
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	461a      	mov	r2, r3
 800b8bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b8c0:	4313      	orrs	r3, r2
 800b8c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800b8c6:	2220      	movs	r2, #32
 800b8c8:	2130      	movs	r1, #48	; 0x30
 800b8ca:	6878      	ldr	r0, [r7, #4]
 800b8cc:	f001 f998 	bl	800cc00 <VL53L0X_WrByte>
 800b8d0:	4603      	mov	r3, r0
 800b8d2:	461a      	mov	r2, r3
 800b8d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b8d8:	4313      	orrs	r3, r2
 800b8da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800b8de:	2200      	movs	r2, #0
 800b8e0:	21ff      	movs	r1, #255	; 0xff
 800b8e2:	6878      	ldr	r0, [r7, #4]
 800b8e4:	f001 f98c 	bl	800cc00 <VL53L0X_WrByte>
 800b8e8:	4603      	mov	r3, r0
 800b8ea:	461a      	mov	r2, r3
 800b8ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b8f0:	4313      	orrs	r3, r2
 800b8f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800b8f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d17f      	bne.n	800b9fe <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800b8fe:	78bb      	ldrb	r3, [r7, #2]
 800b900:	4618      	mov	r0, r3
 800b902:	f7fe fe38 	bl	800a576 <VL53L0X_encode_vcsel_period>
 800b906:	4603      	mov	r3, r0
 800b908:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800b90c:	78fb      	ldrb	r3, [r7, #3]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d002      	beq.n	800b918 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800b912:	2b01      	cmp	r3, #1
 800b914:	d045      	beq.n	800b9a2 <VL53L0X_set_vcsel_pulse_period+0x470>
 800b916:	e06e      	b.n	800b9f6 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800b918:	f107 0314 	add.w	r3, r7, #20
 800b91c:	461a      	mov	r2, r3
 800b91e:	2103      	movs	r1, #3
 800b920:	6878      	ldr	r0, [r7, #4]
 800b922:	f7ff fc33 	bl	800b18c <get_sequence_step_timeout>
 800b926:	4603      	mov	r3, r0
 800b928:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800b92c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b930:	2b00      	cmp	r3, #0
 800b932:	d109      	bne.n	800b948 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800b934:	f107 0310 	add.w	r3, r7, #16
 800b938:	461a      	mov	r2, r3
 800b93a:	2102      	movs	r1, #2
 800b93c:	6878      	ldr	r0, [r7, #4]
 800b93e:	f7ff fc25 	bl	800b18c <get_sequence_step_timeout>
 800b942:	4603      	mov	r3, r0
 800b944:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800b948:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d109      	bne.n	800b964 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800b950:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800b954:	461a      	mov	r2, r3
 800b956:	2150      	movs	r1, #80	; 0x50
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f001 f951 	bl	800cc00 <VL53L0X_WrByte>
 800b95e:	4603      	mov	r3, r0
 800b960:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800b964:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d108      	bne.n	800b97e <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800b96c:	697b      	ldr	r3, [r7, #20]
 800b96e:	461a      	mov	r2, r3
 800b970:	2103      	movs	r1, #3
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	f7ff fceb 	bl	800b34e <set_sequence_step_timeout>
 800b978:	4603      	mov	r3, r0
 800b97a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800b97e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b982:	2b00      	cmp	r3, #0
 800b984:	d108      	bne.n	800b998 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800b986:	693b      	ldr	r3, [r7, #16]
 800b988:	461a      	mov	r2, r3
 800b98a:	2102      	movs	r1, #2
 800b98c:	6878      	ldr	r0, [r7, #4]
 800b98e:	f7ff fcde 	bl	800b34e <set_sequence_step_timeout>
 800b992:	4603      	mov	r3, r0
 800b994:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	78ba      	ldrb	r2, [r7, #2]
 800b99c:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800b9a0:	e02e      	b.n	800ba00 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800b9a2:	f107 0318 	add.w	r3, r7, #24
 800b9a6:	461a      	mov	r2, r3
 800b9a8:	2104      	movs	r1, #4
 800b9aa:	6878      	ldr	r0, [r7, #4]
 800b9ac:	f7ff fbee 	bl	800b18c <get_sequence_step_timeout>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800b9b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d109      	bne.n	800b9d2 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800b9be:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800b9c2:	461a      	mov	r2, r3
 800b9c4:	2170      	movs	r1, #112	; 0x70
 800b9c6:	6878      	ldr	r0, [r7, #4]
 800b9c8:	f001 f91a 	bl	800cc00 <VL53L0X_WrByte>
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800b9d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d108      	bne.n	800b9ec <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800b9da:	69bb      	ldr	r3, [r7, #24]
 800b9dc:	461a      	mov	r2, r3
 800b9de:	2104      	movs	r1, #4
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f7ff fcb4 	bl	800b34e <set_sequence_step_timeout>
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	78ba      	ldrb	r2, [r7, #2]
 800b9f0:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800b9f4:	e004      	b.n	800ba00 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b9f6:	23fc      	movs	r3, #252	; 0xfc
 800b9f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b9fc:	e000      	b.n	800ba00 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 800b9fe:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800ba00:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d109      	bne.n	800ba1c <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	695b      	ldr	r3, [r3, #20]
 800ba0c:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800ba0e:	69f9      	ldr	r1, [r7, #28]
 800ba10:	6878      	ldr	r0, [r7, #4]
 800ba12:	f7fc fe1d 	bl	8008650 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800ba16:	4603      	mov	r3, r0
 800ba18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800ba1c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d109      	bne.n	800ba38 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 800ba24:	f107 010f 	add.w	r1, r7, #15
 800ba28:	2301      	movs	r3, #1
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	6878      	ldr	r0, [r7, #4]
 800ba2e:	f7fe fcbd 	bl	800a3ac <VL53L0X_perform_phase_calibration>
 800ba32:	4603      	mov	r3, r0
 800ba34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800ba38:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	3728      	adds	r7, #40	; 0x28
 800ba40:	46bd      	mov	sp, r7
 800ba42:	bd80      	pop	{r7, pc}

0800ba44 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b086      	sub	sp, #24
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	60f8      	str	r0, [r7, #12]
 800ba4c:	460b      	mov	r3, r1
 800ba4e:	607a      	str	r2, [r7, #4]
 800ba50:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ba52:	2300      	movs	r3, #0
 800ba54:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800ba56:	7afb      	ldrb	r3, [r7, #11]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d002      	beq.n	800ba62 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800ba5c:	2b01      	cmp	r3, #1
 800ba5e:	d00a      	beq.n	800ba76 <VL53L0X_get_vcsel_pulse_period+0x32>
 800ba60:	e013      	b.n	800ba8a <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800ba62:	f107 0316 	add.w	r3, r7, #22
 800ba66:	461a      	mov	r2, r3
 800ba68:	2150      	movs	r1, #80	; 0x50
 800ba6a:	68f8      	ldr	r0, [r7, #12]
 800ba6c:	f001 f94a 	bl	800cd04 <VL53L0X_RdByte>
 800ba70:	4603      	mov	r3, r0
 800ba72:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800ba74:	e00b      	b.n	800ba8e <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800ba76:	f107 0316 	add.w	r3, r7, #22
 800ba7a:	461a      	mov	r2, r3
 800ba7c:	2170      	movs	r1, #112	; 0x70
 800ba7e:	68f8      	ldr	r0, [r7, #12]
 800ba80:	f001 f940 	bl	800cd04 <VL53L0X_RdByte>
 800ba84:	4603      	mov	r3, r0
 800ba86:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800ba88:	e001      	b.n	800ba8e <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ba8a:	23fc      	movs	r3, #252	; 0xfc
 800ba8c:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800ba8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d107      	bne.n	800baa6 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800ba96:	7dbb      	ldrb	r3, [r7, #22]
 800ba98:	4618      	mov	r0, r3
 800ba9a:	f7fe fd59 	bl	800a550 <VL53L0X_decode_vcsel_period>
 800ba9e:	4603      	mov	r3, r0
 800baa0:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	701a      	strb	r2, [r3, #0]

	return Status;
 800baa6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800baaa:	4618      	mov	r0, r3
 800baac:	3718      	adds	r7, #24
 800baae:	46bd      	mov	sp, r7
 800bab0:	bd80      	pop	{r7, pc}

0800bab2 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800bab2:	b580      	push	{r7, lr}
 800bab4:	b092      	sub	sp, #72	; 0x48
 800bab6:	af00      	add	r7, sp, #0
 800bab8:	6078      	str	r0, [r7, #4]
 800baba:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800babc:	2300      	movs	r3, #0
 800babe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800bac2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800bac6:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800bac8:	f240 7376 	movw	r3, #1910	; 0x776
 800bacc:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800bace:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800bad2:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800bad4:	f44f 7325 	mov.w	r3, #660	; 0x294
 800bad8:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800bada:	f240 234e 	movw	r3, #590	; 0x24e
 800bade:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800bae0:	f240 23b2 	movw	r3, #690	; 0x2b2
 800bae4:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800bae6:	f44f 7325 	mov.w	r3, #660	; 0x294
 800baea:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800baec:	f240 2326 	movw	r3, #550	; 0x226
 800baf0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800baf2:	2300      	movs	r3, #0
 800baf4:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800baf6:	f644 6320 	movw	r3, #20000	; 0x4e20
 800bafa:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800bafc:	2300      	movs	r3, #0
 800bafe:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800bb00:	683a      	ldr	r2, [r7, #0]
 800bb02:	6a3b      	ldr	r3, [r7, #32]
 800bb04:	429a      	cmp	r2, r3
 800bb06:	d205      	bcs.n	800bb14 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bb08:	23fc      	movs	r3, #252	; 0xfc
 800bb0a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800bb0e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bb12:	e0aa      	b.n	800bc6a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800bb14:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800bb16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb18:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800bb1a:	683a      	ldr	r2, [r7, #0]
 800bb1c:	1ad3      	subs	r3, r2, r3
 800bb1e:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800bb20:	f107 0314 	add.w	r3, r7, #20
 800bb24:	4619      	mov	r1, r3
 800bb26:	6878      	ldr	r0, [r7, #4]
 800bb28:	f7fc fedc 	bl	80088e4 <VL53L0X_GetSequenceStepEnables>
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800bb32:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d15b      	bne.n	800bbf2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800bb3a:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d105      	bne.n	800bb4c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800bb40:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d102      	bne.n	800bb4c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800bb46:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d052      	beq.n	800bbf2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800bb4c:	f107 0310 	add.w	r3, r7, #16
 800bb50:	461a      	mov	r2, r3
 800bb52:	2102      	movs	r1, #2
 800bb54:	6878      	ldr	r0, [r7, #4]
 800bb56:	f7ff fb19 	bl	800b18c <get_sequence_step_timeout>
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800bb60:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d002      	beq.n	800bb6e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800bb68:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bb6c:	e07d      	b.n	800bc6a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800bb6e:	7d3b      	ldrb	r3, [r7, #20]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d00f      	beq.n	800bb94 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800bb74:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800bb76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bb78:	4413      	add	r3, r2
 800bb7a:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800bb7c:	69fa      	ldr	r2, [r7, #28]
 800bb7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb80:	429a      	cmp	r2, r3
 800bb82:	d204      	bcs.n	800bb8e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800bb84:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bb86:	69fb      	ldr	r3, [r7, #28]
 800bb88:	1ad3      	subs	r3, r2, r3
 800bb8a:	643b      	str	r3, [r7, #64]	; 0x40
 800bb8c:	e002      	b.n	800bb94 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bb8e:	23fc      	movs	r3, #252	; 0xfc
 800bb90:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800bb94:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d002      	beq.n	800bba2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800bb9c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bba0:	e063      	b.n	800bc6a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800bba2:	7dbb      	ldrb	r3, [r7, #22]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d011      	beq.n	800bbcc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800bba8:	693a      	ldr	r2, [r7, #16]
 800bbaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbac:	4413      	add	r3, r2
 800bbae:	005b      	lsls	r3, r3, #1
 800bbb0:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800bbb2:	69fa      	ldr	r2, [r7, #28]
 800bbb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bbb6:	429a      	cmp	r2, r3
 800bbb8:	d204      	bcs.n	800bbc4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800bbba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bbbc:	69fb      	ldr	r3, [r7, #28]
 800bbbe:	1ad3      	subs	r3, r2, r3
 800bbc0:	643b      	str	r3, [r7, #64]	; 0x40
 800bbc2:	e016      	b.n	800bbf2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bbc4:	23fc      	movs	r3, #252	; 0xfc
 800bbc6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800bbca:	e012      	b.n	800bbf2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800bbcc:	7d7b      	ldrb	r3, [r7, #21]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d00f      	beq.n	800bbf2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800bbd2:	693b      	ldr	r3, [r7, #16]
 800bbd4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bbd6:	4413      	add	r3, r2
 800bbd8:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800bbda:	69fa      	ldr	r2, [r7, #28]
 800bbdc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bbde:	429a      	cmp	r2, r3
 800bbe0:	d204      	bcs.n	800bbec <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800bbe2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bbe4:	69fb      	ldr	r3, [r7, #28]
 800bbe6:	1ad3      	subs	r3, r2, r3
 800bbe8:	643b      	str	r3, [r7, #64]	; 0x40
 800bbea:	e002      	b.n	800bbf2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bbec:	23fc      	movs	r3, #252	; 0xfc
 800bbee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800bbf2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d002      	beq.n	800bc00 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800bbfa:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bbfe:	e034      	b.n	800bc6a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800bc00:	7dfb      	ldrb	r3, [r7, #23]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d019      	beq.n	800bc3a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800bc06:	f107 030c 	add.w	r3, r7, #12
 800bc0a:	461a      	mov	r2, r3
 800bc0c:	2103      	movs	r1, #3
 800bc0e:	6878      	ldr	r0, [r7, #4]
 800bc10:	f7ff fabc 	bl	800b18c <get_sequence_step_timeout>
 800bc14:	4603      	mov	r3, r0
 800bc16:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bc1e:	4413      	add	r3, r2
 800bc20:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800bc22:	69fa      	ldr	r2, [r7, #28]
 800bc24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bc26:	429a      	cmp	r2, r3
 800bc28:	d204      	bcs.n	800bc34 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800bc2a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bc2c:	69fb      	ldr	r3, [r7, #28]
 800bc2e:	1ad3      	subs	r3, r2, r3
 800bc30:	643b      	str	r3, [r7, #64]	; 0x40
 800bc32:	e002      	b.n	800bc3a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bc34:	23fc      	movs	r3, #252	; 0xfc
 800bc36:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800bc3a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d111      	bne.n	800bc66 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800bc42:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d00e      	beq.n	800bc66 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800bc48:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bc4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc4c:	1ad3      	subs	r3, r2, r3
 800bc4e:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800bc50:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bc52:	2104      	movs	r1, #4
 800bc54:	6878      	ldr	r0, [r7, #4]
 800bc56:	f7ff fb7a 	bl	800b34e <set_sequence_step_timeout>
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	683a      	ldr	r2, [r7, #0]
 800bc64:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800bc66:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	3748      	adds	r7, #72	; 0x48
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	bd80      	pop	{r7, pc}

0800bc72 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800bc72:	b580      	push	{r7, lr}
 800bc74:	b090      	sub	sp, #64	; 0x40
 800bc76:	af00      	add	r7, sp, #0
 800bc78:	6078      	str	r0, [r7, #4]
 800bc7a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800bc82:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800bc86:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800bc88:	f240 7376 	movw	r3, #1910	; 0x776
 800bc8c:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800bc8e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800bc92:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800bc94:	f44f 7325 	mov.w	r3, #660	; 0x294
 800bc98:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800bc9a:	f240 234e 	movw	r3, #590	; 0x24e
 800bc9e:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800bca0:	f240 23b2 	movw	r3, #690	; 0x2b2
 800bca4:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800bca6:	f44f 7325 	mov.w	r3, #660	; 0x294
 800bcaa:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800bcac:	f240 2326 	movw	r3, #550	; 0x226
 800bcb0:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800bcb6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bcb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bcba:	441a      	add	r2, r3
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800bcc0:	f107 0318 	add.w	r3, r7, #24
 800bcc4:	4619      	mov	r1, r3
 800bcc6:	6878      	ldr	r0, [r7, #4]
 800bcc8:	f7fc fe0c 	bl	80088e4 <VL53L0X_GetSequenceStepEnables>
 800bccc:	4603      	mov	r3, r0
 800bcce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800bcd2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d002      	beq.n	800bce0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800bcda:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bcde:	e075      	b.n	800bdcc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800bce0:	7e3b      	ldrb	r3, [r7, #24]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d105      	bne.n	800bcf2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800bce6:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d102      	bne.n	800bcf2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800bcec:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d030      	beq.n	800bd54 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800bcf2:	f107 0310 	add.w	r3, r7, #16
 800bcf6:	461a      	mov	r2, r3
 800bcf8:	2102      	movs	r1, #2
 800bcfa:	6878      	ldr	r0, [r7, #4]
 800bcfc:	f7ff fa46 	bl	800b18c <get_sequence_step_timeout>
 800bd00:	4603      	mov	r3, r0
 800bd02:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800bd06:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d122      	bne.n	800bd54 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800bd0e:	7e3b      	ldrb	r3, [r7, #24]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d007      	beq.n	800bd24 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800bd14:	683b      	ldr	r3, [r7, #0]
 800bd16:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800bd18:	6939      	ldr	r1, [r7, #16]
 800bd1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd1c:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800bd1e:	441a      	add	r2, r3
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800bd24:	7ebb      	ldrb	r3, [r7, #26]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d009      	beq.n	800bd3e <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800bd2e:	6939      	ldr	r1, [r7, #16]
 800bd30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd32:	440b      	add	r3, r1
 800bd34:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800bd36:	441a      	add	r2, r3
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	601a      	str	r2, [r3, #0]
 800bd3c:	e00a      	b.n	800bd54 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800bd3e:	7e7b      	ldrb	r3, [r7, #25]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d007      	beq.n	800bd54 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800bd48:	6939      	ldr	r1, [r7, #16]
 800bd4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd4c:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800bd4e:	441a      	add	r2, r3
 800bd50:	683b      	ldr	r3, [r7, #0]
 800bd52:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bd54:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d114      	bne.n	800bd86 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800bd5c:	7efb      	ldrb	r3, [r7, #27]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d011      	beq.n	800bd86 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800bd62:	f107 030c 	add.w	r3, r7, #12
 800bd66:	461a      	mov	r2, r3
 800bd68:	2103      	movs	r1, #3
 800bd6a:	6878      	ldr	r0, [r7, #4]
 800bd6c:	f7ff fa0e 	bl	800b18c <get_sequence_step_timeout>
 800bd70:	4603      	mov	r3, r0
 800bd72:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800bd76:	683b      	ldr	r3, [r7, #0]
 800bd78:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800bd7a:	68f9      	ldr	r1, [r7, #12]
 800bd7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd7e:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800bd80:	441a      	add	r2, r3
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bd86:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d114      	bne.n	800bdb8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800bd8e:	7f3b      	ldrb	r3, [r7, #28]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d011      	beq.n	800bdb8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800bd94:	f107 0314 	add.w	r3, r7, #20
 800bd98:	461a      	mov	r2, r3
 800bd9a:	2104      	movs	r1, #4
 800bd9c:	6878      	ldr	r0, [r7, #4]
 800bd9e:	f7ff f9f5 	bl	800b18c <get_sequence_step_timeout>
 800bda2:	4603      	mov	r3, r0
 800bda4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800bdac:	6979      	ldr	r1, [r7, #20]
 800bdae:	6a3b      	ldr	r3, [r7, #32]
 800bdb0:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800bdb2:	441a      	add	r2, r3
 800bdb4:	683b      	ldr	r3, [r7, #0]
 800bdb6:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bdb8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d103      	bne.n	800bdc8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800bdc0:	683b      	ldr	r3, [r7, #0]
 800bdc2:	681a      	ldr	r2, [r3, #0]
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bdc8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800bdcc:	4618      	mov	r0, r3
 800bdce:	3740      	adds	r7, #64	; 0x40
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	bd80      	pop	{r7, pc}

0800bdd4 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b088      	sub	sp, #32
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	6078      	str	r0, [r7, #4]
 800bddc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bdde:	2300      	movs	r3, #0
 800bde0:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800bde2:	2300      	movs	r3, #0
 800bde4:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800bde6:	e0c6      	b.n	800bf76 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800bde8:	697b      	ldr	r3, [r7, #20]
 800bdea:	683a      	ldr	r2, [r7, #0]
 800bdec:	4413      	add	r3, r2
 800bdee:	781b      	ldrb	r3, [r3, #0]
 800bdf0:	74fb      	strb	r3, [r7, #19]
		Index++;
 800bdf2:	697b      	ldr	r3, [r7, #20]
 800bdf4:	3301      	adds	r3, #1
 800bdf6:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800bdf8:	7cfb      	ldrb	r3, [r7, #19]
 800bdfa:	2bff      	cmp	r3, #255	; 0xff
 800bdfc:	f040 808d 	bne.w	800bf1a <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800be00:	697b      	ldr	r3, [r7, #20]
 800be02:	683a      	ldr	r2, [r7, #0]
 800be04:	4413      	add	r3, r2
 800be06:	781b      	ldrb	r3, [r3, #0]
 800be08:	747b      	strb	r3, [r7, #17]
			Index++;
 800be0a:	697b      	ldr	r3, [r7, #20]
 800be0c:	3301      	adds	r3, #1
 800be0e:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800be10:	7c7b      	ldrb	r3, [r7, #17]
 800be12:	2b03      	cmp	r3, #3
 800be14:	d87e      	bhi.n	800bf14 <VL53L0X_load_tuning_settings+0x140>
 800be16:	a201      	add	r2, pc, #4	; (adr r2, 800be1c <VL53L0X_load_tuning_settings+0x48>)
 800be18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be1c:	0800be2d 	.word	0x0800be2d
 800be20:	0800be67 	.word	0x0800be67
 800be24:	0800bea1 	.word	0x0800bea1
 800be28:	0800bedb 	.word	0x0800bedb
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800be2c:	697b      	ldr	r3, [r7, #20]
 800be2e:	683a      	ldr	r2, [r7, #0]
 800be30:	4413      	add	r3, r2
 800be32:	781b      	ldrb	r3, [r3, #0]
 800be34:	743b      	strb	r3, [r7, #16]
				Index++;
 800be36:	697b      	ldr	r3, [r7, #20]
 800be38:	3301      	adds	r3, #1
 800be3a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800be3c:	697b      	ldr	r3, [r7, #20]
 800be3e:	683a      	ldr	r2, [r7, #0]
 800be40:	4413      	add	r3, r2
 800be42:	781b      	ldrb	r3, [r3, #0]
 800be44:	73fb      	strb	r3, [r7, #15]
				Index++;
 800be46:	697b      	ldr	r3, [r7, #20]
 800be48:	3301      	adds	r3, #1
 800be4a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800be4c:	7c3b      	ldrb	r3, [r7, #16]
 800be4e:	b29b      	uxth	r3, r3
 800be50:	021b      	lsls	r3, r3, #8
 800be52:	b29a      	uxth	r2, r3
 800be54:	7bfb      	ldrb	r3, [r7, #15]
 800be56:	b29b      	uxth	r3, r3
 800be58:	4413      	add	r3, r2
 800be5a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	89ba      	ldrh	r2, [r7, #12]
 800be60:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800be64:	e087      	b.n	800bf76 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800be66:	697b      	ldr	r3, [r7, #20]
 800be68:	683a      	ldr	r2, [r7, #0]
 800be6a:	4413      	add	r3, r2
 800be6c:	781b      	ldrb	r3, [r3, #0]
 800be6e:	743b      	strb	r3, [r7, #16]
				Index++;
 800be70:	697b      	ldr	r3, [r7, #20]
 800be72:	3301      	adds	r3, #1
 800be74:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800be76:	697b      	ldr	r3, [r7, #20]
 800be78:	683a      	ldr	r2, [r7, #0]
 800be7a:	4413      	add	r3, r2
 800be7c:	781b      	ldrb	r3, [r3, #0]
 800be7e:	73fb      	strb	r3, [r7, #15]
				Index++;
 800be80:	697b      	ldr	r3, [r7, #20]
 800be82:	3301      	adds	r3, #1
 800be84:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800be86:	7c3b      	ldrb	r3, [r7, #16]
 800be88:	b29b      	uxth	r3, r3
 800be8a:	021b      	lsls	r3, r3, #8
 800be8c:	b29a      	uxth	r2, r3
 800be8e:	7bfb      	ldrb	r3, [r7, #15]
 800be90:	b29b      	uxth	r3, r3
 800be92:	4413      	add	r3, r2
 800be94:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	89ba      	ldrh	r2, [r7, #12]
 800be9a:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800be9e:	e06a      	b.n	800bf76 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800bea0:	697b      	ldr	r3, [r7, #20]
 800bea2:	683a      	ldr	r2, [r7, #0]
 800bea4:	4413      	add	r3, r2
 800bea6:	781b      	ldrb	r3, [r3, #0]
 800bea8:	743b      	strb	r3, [r7, #16]
				Index++;
 800beaa:	697b      	ldr	r3, [r7, #20]
 800beac:	3301      	adds	r3, #1
 800beae:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800beb0:	697b      	ldr	r3, [r7, #20]
 800beb2:	683a      	ldr	r2, [r7, #0]
 800beb4:	4413      	add	r3, r2
 800beb6:	781b      	ldrb	r3, [r3, #0]
 800beb8:	73fb      	strb	r3, [r7, #15]
				Index++;
 800beba:	697b      	ldr	r3, [r7, #20]
 800bebc:	3301      	adds	r3, #1
 800bebe:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800bec0:	7c3b      	ldrb	r3, [r7, #16]
 800bec2:	b29b      	uxth	r3, r3
 800bec4:	021b      	lsls	r3, r3, #8
 800bec6:	b29a      	uxth	r2, r3
 800bec8:	7bfb      	ldrb	r3, [r7, #15]
 800beca:	b29b      	uxth	r3, r3
 800becc:	4413      	add	r3, r2
 800bece:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	89ba      	ldrh	r2, [r7, #12]
 800bed4:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800bed8:	e04d      	b.n	800bf76 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800beda:	697b      	ldr	r3, [r7, #20]
 800bedc:	683a      	ldr	r2, [r7, #0]
 800bede:	4413      	add	r3, r2
 800bee0:	781b      	ldrb	r3, [r3, #0]
 800bee2:	743b      	strb	r3, [r7, #16]
				Index++;
 800bee4:	697b      	ldr	r3, [r7, #20]
 800bee6:	3301      	adds	r3, #1
 800bee8:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800beea:	697b      	ldr	r3, [r7, #20]
 800beec:	683a      	ldr	r2, [r7, #0]
 800beee:	4413      	add	r3, r2
 800bef0:	781b      	ldrb	r3, [r3, #0]
 800bef2:	73fb      	strb	r3, [r7, #15]
				Index++;
 800bef4:	697b      	ldr	r3, [r7, #20]
 800bef6:	3301      	adds	r3, #1
 800bef8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800befa:	7c3b      	ldrb	r3, [r7, #16]
 800befc:	b29b      	uxth	r3, r3
 800befe:	021b      	lsls	r3, r3, #8
 800bf00:	b29a      	uxth	r2, r3
 800bf02:	7bfb      	ldrb	r3, [r7, #15]
 800bf04:	b29b      	uxth	r3, r3
 800bf06:	4413      	add	r3, r2
 800bf08:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	89ba      	ldrh	r2, [r7, #12]
 800bf0e:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800bf12:	e030      	b.n	800bf76 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bf14:	23fc      	movs	r3, #252	; 0xfc
 800bf16:	77fb      	strb	r3, [r7, #31]
 800bf18:	e02d      	b.n	800bf76 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800bf1a:	7cfb      	ldrb	r3, [r7, #19]
 800bf1c:	2b04      	cmp	r3, #4
 800bf1e:	d828      	bhi.n	800bf72 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800bf20:	697b      	ldr	r3, [r7, #20]
 800bf22:	683a      	ldr	r2, [r7, #0]
 800bf24:	4413      	add	r3, r2
 800bf26:	781b      	ldrb	r3, [r3, #0]
 800bf28:	74bb      	strb	r3, [r7, #18]
			Index++;
 800bf2a:	697b      	ldr	r3, [r7, #20]
 800bf2c:	3301      	adds	r3, #1
 800bf2e:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800bf30:	2300      	movs	r3, #0
 800bf32:	61bb      	str	r3, [r7, #24]
 800bf34:	e00f      	b.n	800bf56 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800bf36:	697b      	ldr	r3, [r7, #20]
 800bf38:	683a      	ldr	r2, [r7, #0]
 800bf3a:	4413      	add	r3, r2
 800bf3c:	7819      	ldrb	r1, [r3, #0]
 800bf3e:	f107 0208 	add.w	r2, r7, #8
 800bf42:	69bb      	ldr	r3, [r7, #24]
 800bf44:	4413      	add	r3, r2
 800bf46:	460a      	mov	r2, r1
 800bf48:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800bf4a:	697b      	ldr	r3, [r7, #20]
 800bf4c:	3301      	adds	r3, #1
 800bf4e:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800bf50:	69bb      	ldr	r3, [r7, #24]
 800bf52:	3301      	adds	r3, #1
 800bf54:	61bb      	str	r3, [r7, #24]
 800bf56:	7cfb      	ldrb	r3, [r7, #19]
 800bf58:	69ba      	ldr	r2, [r7, #24]
 800bf5a:	429a      	cmp	r2, r3
 800bf5c:	dbeb      	blt.n	800bf36 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800bf5e:	7cfb      	ldrb	r3, [r7, #19]
 800bf60:	f107 0208 	add.w	r2, r7, #8
 800bf64:	7cb9      	ldrb	r1, [r7, #18]
 800bf66:	6878      	ldr	r0, [r7, #4]
 800bf68:	f000 fdee 	bl	800cb48 <VL53L0X_WriteMulti>
 800bf6c:	4603      	mov	r3, r0
 800bf6e:	77fb      	strb	r3, [r7, #31]
 800bf70:	e001      	b.n	800bf76 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bf72:	23fc      	movs	r3, #252	; 0xfc
 800bf74:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800bf76:	697b      	ldr	r3, [r7, #20]
 800bf78:	683a      	ldr	r2, [r7, #0]
 800bf7a:	4413      	add	r3, r2
 800bf7c:	781b      	ldrb	r3, [r3, #0]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d004      	beq.n	800bf8c <VL53L0X_load_tuning_settings+0x1b8>
 800bf82:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	f43f af2e 	beq.w	800bde8 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bf8c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800bf90:	4618      	mov	r0, r3
 800bf92:	3720      	adds	r7, #32
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bd80      	pop	{r7, pc}

0800bf98 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b088      	sub	sp, #32
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	60f8      	str	r0, [r7, #12]
 800bfa0:	60b9      	str	r1, [r7, #8]
 800bfa2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	2200      	movs	r2, #0
 800bfac:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800bfae:	f107 0313 	add.w	r3, r7, #19
 800bfb2:	4619      	mov	r1, r3
 800bfb4:	68f8      	ldr	r0, [r7, #12]
 800bfb6:	f7fc fd21 	bl	80089fc <VL53L0X_GetXTalkCompensationEnable>
 800bfba:	4603      	mov	r3, r0
 800bfbc:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800bfbe:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d111      	bne.n	800bfea <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800bfc6:	7cfb      	ldrb	r3, [r7, #19]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d00e      	beq.n	800bfea <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	6a1b      	ldr	r3, [r3, #32]
 800bfd0:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800bfd2:	68bb      	ldr	r3, [r7, #8]
 800bfd4:	8a9b      	ldrh	r3, [r3, #20]
 800bfd6:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800bfd8:	69bb      	ldr	r3, [r7, #24]
 800bfda:	fb02 f303 	mul.w	r3, r2, r3
 800bfde:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800bfe0:	697b      	ldr	r3, [r7, #20]
 800bfe2:	3380      	adds	r3, #128	; 0x80
 800bfe4:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800bfea:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800bfee:	4618      	mov	r0, r3
 800bff0:	3720      	adds	r7, #32
 800bff2:	46bd      	mov	sp, r7
 800bff4:	bd80      	pop	{r7, pc}

0800bff6 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800bff6:	b580      	push	{r7, lr}
 800bff8:	b086      	sub	sp, #24
 800bffa:	af00      	add	r7, sp, #0
 800bffc:	60f8      	str	r0, [r7, #12]
 800bffe:	60b9      	str	r1, [r7, #8]
 800c000:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c002:	2300      	movs	r3, #0
 800c004:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800c006:	68bb      	ldr	r3, [r7, #8]
 800c008:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800c00e:	f107 0310 	add.w	r3, r7, #16
 800c012:	461a      	mov	r2, r3
 800c014:	68b9      	ldr	r1, [r7, #8]
 800c016:	68f8      	ldr	r0, [r7, #12]
 800c018:	f7ff ffbe 	bl	800bf98 <VL53L0X_get_total_xtalk_rate>
 800c01c:	4603      	mov	r3, r0
 800c01e:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800c020:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d105      	bne.n	800c034 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681a      	ldr	r2, [r3, #0]
 800c02c:	693b      	ldr	r3, [r7, #16]
 800c02e:	441a      	add	r2, r3
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	601a      	str	r2, [r3, #0]

	return Status;
 800c034:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c038:	4618      	mov	r0, r3
 800c03a:	3718      	adds	r7, #24
 800c03c:	46bd      	mov	sp, r7
 800c03e:	bd80      	pop	{r7, pc}

0800c040 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b09a      	sub	sp, #104	; 0x68
 800c044:	af00      	add	r7, sp, #0
 800c046:	60f8      	str	r0, [r7, #12]
 800c048:	60b9      	str	r1, [r7, #8]
 800c04a:	607a      	str	r2, [r7, #4]
 800c04c:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800c04e:	2312      	movs	r3, #18
 800c050:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800c052:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c056:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800c058:	2342      	movs	r3, #66	; 0x42
 800c05a:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800c05c:	2306      	movs	r3, #6
 800c05e:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800c060:	2307      	movs	r3, #7
 800c062:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c064:	2300      	movs	r3, #0
 800c066:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800c070:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800c078:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800c07a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c07c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c07e:	fb02 f303 	mul.w	r3, r2, r3
 800c082:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800c084:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c086:	3380      	adds	r3, #128	; 0x80
 800c088:	0a1b      	lsrs	r3, r3, #8
 800c08a:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800c08c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c08e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c090:	fb02 f303 	mul.w	r3, r2, r3
 800c094:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800c096:	2300      	movs	r3, #0
 800c098:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d01a      	beq.n	800c0d6 <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800c0a0:	68bb      	ldr	r3, [r7, #8]
 800c0a2:	029b      	lsls	r3, r3, #10
 800c0a4:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800c0aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c0ac:	4413      	add	r3, r2
 800c0ae:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800c0b0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0b8:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800c0ba:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c0bc:	4613      	mov	r3, r2
 800c0be:	005b      	lsls	r3, r3, #1
 800c0c0:	4413      	add	r3, r2
 800c0c2:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800c0c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c0c6:	fb03 f303 	mul.w	r3, r3, r3
 800c0ca:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800c0cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c0ce:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c0d2:	0c1b      	lsrs	r3, r3, #16
 800c0d4:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800c0d6:	683b      	ldr	r3, [r7, #0]
 800c0d8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800c0da:	fb02 f303 	mul.w	r3, r2, r3
 800c0de:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800c0e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0e2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c0e6:	0c1b      	lsrs	r3, r3, #16
 800c0e8:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800c0ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0ec:	fb03 f303 	mul.w	r3, r3, r3
 800c0f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800c0f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c0f4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c0f8:	0c1b      	lsrs	r3, r3, #16
 800c0fa:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800c0fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c0fe:	085a      	lsrs	r2, r3, #1
 800c100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c102:	441a      	add	r2, r3
 800c104:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c106:	fbb2 f3f3 	udiv	r3, r2, r3
 800c10a:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800c10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c10e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c110:	fb02 f303 	mul.w	r3, r2, r3
 800c114:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800c116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c118:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c11c:	d302      	bcc.n	800c124 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800c11e:	4b54      	ldr	r3, [pc, #336]	; (800c270 <VL53L0X_calc_dmax+0x230>)
 800c120:	663b      	str	r3, [r7, #96]	; 0x60
 800c122:	e015      	b.n	800c150 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800c124:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c126:	085a      	lsrs	r2, r3, #1
 800c128:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c12a:	441a      	add	r2, r3
 800c12c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c12e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c132:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800c134:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c136:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c138:	fb02 f303 	mul.w	r3, r2, r3
 800c13c:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800c13e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c140:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c144:	0c1b      	lsrs	r3, r3, #16
 800c146:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800c148:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c14a:	fb03 f303 	mul.w	r3, r3, r3
 800c14e:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800c150:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c152:	039b      	lsls	r3, r3, #14
 800c154:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c158:	4a46      	ldr	r2, [pc, #280]	; (800c274 <VL53L0X_calc_dmax+0x234>)
 800c15a:	fba2 2303 	umull	r2, r3, r2, r3
 800c15e:	099b      	lsrs	r3, r3, #6
 800c160:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800c162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c164:	fb03 f303 	mul.w	r3, r3, r3
 800c168:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800c16a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c16c:	fb03 f303 	mul.w	r3, r3, r3
 800c170:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800c172:	6a3b      	ldr	r3, [r7, #32]
 800c174:	3308      	adds	r3, #8
 800c176:	091b      	lsrs	r3, r3, #4
 800c178:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800c17a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c17c:	6a3b      	ldr	r3, [r7, #32]
 800c17e:	1ad3      	subs	r3, r2, r3
 800c180:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800c182:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c184:	4613      	mov	r3, r2
 800c186:	005b      	lsls	r3, r3, #1
 800c188:	4413      	add	r3, r2
 800c18a:	011b      	lsls	r3, r3, #4
 800c18c:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800c18e:	69fb      	ldr	r3, [r7, #28]
 800c190:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800c194:	0b9b      	lsrs	r3, r3, #14
 800c196:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800c198:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c19a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c19c:	4413      	add	r3, r2
 800c19e:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800c1a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c1a2:	085b      	lsrs	r3, r3, #1
 800c1a4:	69ba      	ldr	r2, [r7, #24]
 800c1a6:	4413      	add	r3, r2
 800c1a8:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800c1aa:	69ba      	ldr	r2, [r7, #24]
 800c1ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c1ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1b2:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800c1b4:	69bb      	ldr	r3, [r7, #24]
 800c1b6:	039b      	lsls	r3, r3, #14
 800c1b8:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800c1ba:	69fb      	ldr	r3, [r7, #28]
 800c1bc:	085b      	lsrs	r3, r3, #1
 800c1be:	69ba      	ldr	r2, [r7, #24]
 800c1c0:	4413      	add	r3, r2
 800c1c2:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800c1c4:	69ba      	ldr	r2, [r7, #24]
 800c1c6:	69fb      	ldr	r3, [r7, #28]
 800c1c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1cc:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800c1ce:	69bb      	ldr	r3, [r7, #24]
 800c1d0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c1d2:	fb02 f303 	mul.w	r3, r2, r3
 800c1d6:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800c1d8:	69bb      	ldr	r3, [r7, #24]
 800c1da:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c1de:	4a25      	ldr	r2, [pc, #148]	; (800c274 <VL53L0X_calc_dmax+0x234>)
 800c1e0:	fba2 2303 	umull	r2, r3, r2, r3
 800c1e4:	099b      	lsrs	r3, r3, #6
 800c1e6:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800c1e8:	69bb      	ldr	r3, [r7, #24]
 800c1ea:	011b      	lsls	r3, r3, #4
 800c1ec:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800c1ee:	69bb      	ldr	r3, [r7, #24]
 800c1f0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c1f4:	4a1f      	ldr	r2, [pc, #124]	; (800c274 <VL53L0X_calc_dmax+0x234>)
 800c1f6:	fba2 2303 	umull	r2, r3, r2, r3
 800c1fa:	099b      	lsrs	r3, r3, #6
 800c1fc:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800c1fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c200:	3380      	adds	r3, #128	; 0x80
 800c202:	0a1b      	lsrs	r3, r3, #8
 800c204:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800c206:	697b      	ldr	r3, [r7, #20]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d008      	beq.n	800c21e <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800c20c:	697b      	ldr	r3, [r7, #20]
 800c20e:	085a      	lsrs	r2, r3, #1
 800c210:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c212:	441a      	add	r2, r3
 800c214:	697b      	ldr	r3, [r7, #20]
 800c216:	fbb2 f3f3 	udiv	r3, r2, r3
 800c21a:	65bb      	str	r3, [r7, #88]	; 0x58
 800c21c:	e001      	b.n	800c222 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800c21e:	2300      	movs	r3, #0
 800c220:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800c222:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c224:	f7fe f9ba 	bl	800a59c <VL53L0X_isqrt>
 800c228:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800c22a:	69bb      	ldr	r3, [r7, #24]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d008      	beq.n	800c242 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800c230:	69bb      	ldr	r3, [r7, #24]
 800c232:	085a      	lsrs	r2, r3, #1
 800c234:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c236:	441a      	add	r2, r3
 800c238:	69bb      	ldr	r3, [r7, #24]
 800c23a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c23e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c240:	e001      	b.n	800c246 <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800c242:	2300      	movs	r3, #0
 800c244:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800c246:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800c248:	f7fe f9a8 	bl	800a59c <VL53L0X_isqrt>
 800c24c:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800c24e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c250:	693a      	ldr	r2, [r7, #16]
 800c252:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800c254:	693a      	ldr	r2, [r7, #16]
 800c256:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c258:	429a      	cmp	r2, r3
 800c25a:	d902      	bls.n	800c262 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800c25c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c25e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c260:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800c262:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800c266:	4618      	mov	r0, r3
 800c268:	3768      	adds	r7, #104	; 0x68
 800c26a:	46bd      	mov	sp, r7
 800c26c:	bd80      	pop	{r7, pc}
 800c26e:	bf00      	nop
 800c270:	fff00000 	.word	0xfff00000
 800c274:	10624dd3 	.word	0x10624dd3

0800c278 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b0b4      	sub	sp, #208	; 0xd0
 800c27c:	af04      	add	r7, sp, #16
 800c27e:	60f8      	str	r0, [r7, #12]
 800c280:	60b9      	str	r1, [r7, #8]
 800c282:	607a      	str	r2, [r7, #4]
 800c284:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800c286:	f44f 7348 	mov.w	r3, #800	; 0x320
 800c28a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800c28e:	f44f 7316 	mov.w	r3, #600	; 0x258
 800c292:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800c296:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 800c29a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800c29e:	f241 235c 	movw	r3, #4700	; 0x125c
 800c2a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800c2a6:	4b9e      	ldr	r3, [pc, #632]	; (800c520 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800c2a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800c2ac:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800c2b0:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800c2b2:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800c2b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c2ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2be:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800c2c0:	4b98      	ldr	r3, [pc, #608]	; (800c524 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800c2c2:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800c2c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c2c8:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800c2ca:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800c2ce:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800c2d0:	f240 6377 	movw	r3, #1655	; 0x677
 800c2d4:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	6a1b      	ldr	r3, [r3, #32]
 800c2e0:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800c2e2:	68bb      	ldr	r3, [r7, #8]
 800c2e4:	691b      	ldr	r3, [r3, #16]
 800c2e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c2ea:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800c2ee:	0c1b      	lsrs	r3, r3, #16
 800c2f0:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 800c2f2:	68bb      	ldr	r3, [r7, #8]
 800c2f4:	68db      	ldr	r3, [r3, #12]
 800c2f6:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800c2f8:	f107 0310 	add.w	r3, r7, #16
 800c2fc:	461a      	mov	r2, r3
 800c2fe:	68b9      	ldr	r1, [r7, #8]
 800c300:	68f8      	ldr	r0, [r7, #12]
 800c302:	f7ff fe78 	bl	800bff6 <VL53L0X_get_total_signal_rate>
 800c306:	4603      	mov	r3, r0
 800c308:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800c30c:	f107 0314 	add.w	r3, r7, #20
 800c310:	461a      	mov	r2, r3
 800c312:	68b9      	ldr	r1, [r7, #8]
 800c314:	68f8      	ldr	r0, [r7, #12]
 800c316:	f7ff fe3f 	bl	800bf98 <VL53L0X_get_total_xtalk_rate>
 800c31a:	4603      	mov	r3, r0
 800c31c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800c320:	693b      	ldr	r3, [r7, #16]
 800c322:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c326:	fb02 f303 	mul.w	r3, r2, r3
 800c32a:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800c32c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c32e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c332:	0c1b      	lsrs	r3, r3, #16
 800c334:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800c336:	697b      	ldr	r3, [r7, #20]
 800c338:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c33c:	fb02 f303 	mul.w	r3, r2, r3
 800c340:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800c344:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800c348:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c34a:	429a      	cmp	r2, r3
 800c34c:	d902      	bls.n	800c354 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800c34e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c350:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800c354:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d168      	bne.n	800c42e <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800c362:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800c36c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800c370:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800c374:	461a      	mov	r2, r3
 800c376:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800c37a:	68f8      	ldr	r0, [r7, #12]
 800c37c:	f7fe feb2 	bl	800b0e4 <VL53L0X_calc_timeout_mclks>
 800c380:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c388:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800c392:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800c396:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800c39a:	461a      	mov	r2, r3
 800c39c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800c3a0:	68f8      	ldr	r0, [r7, #12]
 800c3a2:	f7fe fe9f 	bl	800b0e4 <VL53L0X_calc_timeout_mclks>
 800c3a6:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800c3a8:	2303      	movs	r3, #3
 800c3aa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 800c3ae:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800c3b2:	2b08      	cmp	r3, #8
 800c3b4:	d102      	bne.n	800c3bc <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800c3b6:	2302      	movs	r3, #2
 800c3b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800c3bc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c3be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c3c0:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800c3c2:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800c3c6:	fb02 f303 	mul.w	r3, r2, r3
 800c3ca:	02db      	lsls	r3, r3, #11
 800c3cc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800c3d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c3d4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c3d8:	4a53      	ldr	r2, [pc, #332]	; (800c528 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800c3da:	fba2 2303 	umull	r2, r3, r2, r3
 800c3de:	099b      	lsrs	r3, r3, #6
 800c3e0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800c3e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c3e8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c3ea:	fb02 f303 	mul.w	r3, r2, r3
 800c3ee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800c3f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c3f6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c3fa:	4a4b      	ldr	r2, [pc, #300]	; (800c528 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800c3fc:	fba2 2303 	umull	r2, r3, r2, r3
 800c400:	099b      	lsrs	r3, r3, #6
 800c402:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800c406:	693b      	ldr	r3, [r7, #16]
 800c408:	3380      	adds	r3, #128	; 0x80
 800c40a:	0a1b      	lsrs	r3, r3, #8
 800c40c:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800c40e:	693a      	ldr	r2, [r7, #16]
 800c410:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c414:	fb02 f303 	mul.w	r3, r2, r3
 800c418:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800c41c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c420:	3380      	adds	r3, #128	; 0x80
 800c422:	0a1b      	lsrs	r3, r3, #8
 800c424:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	021b      	lsls	r3, r3, #8
 800c42c:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800c42e:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800c432:	2b00      	cmp	r3, #0
 800c434:	d002      	beq.n	800c43c <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800c436:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800c43a:	e15e      	b.n	800c6fa <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800c43c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d10c      	bne.n	800c45c <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c448:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c450:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	2200      	movs	r2, #0
 800c458:	601a      	str	r2, [r3, #0]
 800c45a:	e14c      	b.n	800c6f6 <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800c45c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c460:	2b00      	cmp	r3, #0
 800c462:	d102      	bne.n	800c46a <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800c464:	2301      	movs	r3, #1
 800c466:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800c46a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c46e:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800c470:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c472:	041a      	lsls	r2, r3, #16
 800c474:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c476:	fbb2 f3f3 	udiv	r3, r2, r3
 800c47a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800c47e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800c482:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c484:	429a      	cmp	r2, r3
 800c486:	d902      	bls.n	800c48e <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800c488:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c48a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800c48e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c492:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800c496:	fb02 f303 	mul.w	r3, r2, r3
 800c49a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800c49e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800c4a2:	4613      	mov	r3, r2
 800c4a4:	005b      	lsls	r3, r3, #1
 800c4a6:	4413      	add	r3, r2
 800c4a8:	009b      	lsls	r3, r3, #2
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	f7fe f876 	bl	800a59c <VL53L0X_isqrt>
 800c4b0:	4603      	mov	r3, r0
 800c4b2:	005b      	lsls	r3, r3, #1
 800c4b4:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800c4b6:	68bb      	ldr	r3, [r7, #8]
 800c4b8:	891b      	ldrh	r3, [r3, #8]
 800c4ba:	461a      	mov	r2, r3
 800c4bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c4be:	fb02 f303 	mul.w	r3, r2, r3
 800c4c2:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800c4c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c4c6:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800c4c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c4cc:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800c4ce:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800c4d0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800c4d4:	4a14      	ldr	r2, [pc, #80]	; (800c528 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800c4d6:	fba2 2303 	umull	r2, r3, r2, r3
 800c4da:	099b      	lsrs	r3, r3, #6
 800c4dc:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800c4de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c4e0:	041b      	lsls	r3, r3, #16
 800c4e2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c4e6:	4a10      	ldr	r2, [pc, #64]	; (800c528 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800c4e8:	fba2 2303 	umull	r2, r3, r2, r3
 800c4ec:	099b      	lsrs	r3, r3, #6
 800c4ee:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800c4f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4f2:	021b      	lsls	r3, r3, #8
 800c4f4:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800c4f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c4f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	bfb8      	it	lt
 800c502:	425b      	neglt	r3, r3
 800c504:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800c506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c508:	021b      	lsls	r3, r3, #8
 800c50a:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	7e1b      	ldrb	r3, [r3, #24]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d00b      	beq.n	800c52c <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800c514:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800c518:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c51c:	e033      	b.n	800c586 <VL53L0X_calc_sigma_estimate+0x30e>
 800c51e:	bf00      	nop
 800c520:	028f87ae 	.word	0x028f87ae
 800c524:	0006999a 	.word	0x0006999a
 800c528:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800c52c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c52e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c532:	fbb2 f3f3 	udiv	r3, r2, r3
 800c536:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800c53a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c53c:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800c540:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c544:	fb02 f303 	mul.w	r3, r2, r3
 800c548:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800c54c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800c550:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c552:	4413      	add	r3, r2
 800c554:	0c1b      	lsrs	r3, r3, #16
 800c556:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800c55a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c55e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800c562:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800c566:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c56a:	085b      	lsrs	r3, r3, #1
 800c56c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800c570:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c574:	fb03 f303 	mul.w	r3, r3, r3
 800c578:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800c57c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c580:	0b9b      	lsrs	r3, r3, #14
 800c582:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800c586:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c58a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c58c:	fb02 f303 	mul.w	r3, r2, r3
 800c590:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800c592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c594:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c598:	0c1b      	lsrs	r3, r3, #16
 800c59a:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800c59c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c59e:	fb03 f303 	mul.w	r3, r3, r3
 800c5a2:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 800c5a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c5a8:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800c5aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5ac:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800c5b0:	0c1b      	lsrs	r3, r3, #16
 800c5b2:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800c5b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5b6:	fb03 f303 	mul.w	r3, r3, r3
 800c5ba:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800c5bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c5be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5c0:	4413      	add	r3, r2
 800c5c2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800c5c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c5c6:	f7fd ffe9 	bl	800a59c <VL53L0X_isqrt>
 800c5ca:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800c5cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5ce:	041b      	lsls	r3, r3, #16
 800c5d0:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800c5d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5d4:	3332      	adds	r3, #50	; 0x32
 800c5d6:	4a4b      	ldr	r2, [pc, #300]	; (800c704 <VL53L0X_calc_sigma_estimate+0x48c>)
 800c5d8:	fba2 2303 	umull	r2, r3, r2, r3
 800c5dc:	095a      	lsrs	r2, r3, #5
 800c5de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c5e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5e4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800c5e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c5ec:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800c5f0:	fb02 f303 	mul.w	r3, r2, r3
 800c5f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800c5f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c5fc:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800c600:	3308      	adds	r3, #8
 800c602:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 800c606:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c60a:	4a3f      	ldr	r2, [pc, #252]	; (800c708 <VL53L0X_calc_sigma_estimate+0x490>)
 800c60c:	fba2 2303 	umull	r2, r3, r2, r3
 800c610:	0b5b      	lsrs	r3, r3, #13
 800c612:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800c616:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800c61a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c61c:	429a      	cmp	r2, r3
 800c61e:	d902      	bls.n	800c626 <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800c620:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c622:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800c626:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800c62a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800c62e:	4413      	add	r3, r2
 800c630:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800c634:	4a35      	ldr	r2, [pc, #212]	; (800c70c <VL53L0X_calc_sigma_estimate+0x494>)
 800c636:	fba2 2303 	umull	r2, r3, r2, r3
 800c63a:	099b      	lsrs	r3, r3, #6
 800c63c:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800c63e:	6a3b      	ldr	r3, [r7, #32]
 800c640:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800c642:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c646:	441a      	add	r2, r3
 800c648:	6a3b      	ldr	r3, [r7, #32]
 800c64a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c64e:	4618      	mov	r0, r3
 800c650:	f7fd ffa4 	bl	800a59c <VL53L0X_isqrt>
 800c654:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800c656:	69fb      	ldr	r3, [r7, #28]
 800c658:	021b      	lsls	r3, r3, #8
 800c65a:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800c65c:	69fb      	ldr	r3, [r7, #28]
 800c65e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c662:	4a2a      	ldr	r2, [pc, #168]	; (800c70c <VL53L0X_calc_sigma_estimate+0x494>)
 800c664:	fba2 2303 	umull	r2, r3, r2, r3
 800c668:	099b      	lsrs	r3, r3, #6
 800c66a:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800c66c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c670:	fb03 f303 	mul.w	r3, r3, r3
 800c674:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800c676:	69fb      	ldr	r3, [r7, #28]
 800c678:	fb03 f303 	mul.w	r3, r3, r3
 800c67c:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800c67e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c682:	4413      	add	r3, r2
 800c684:	4618      	mov	r0, r3
 800c686:	f7fd ff89 	bl	800a59c <VL53L0X_isqrt>
 800c68a:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800c68c:	69bb      	ldr	r3, [r7, #24]
 800c68e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c692:	fb02 f303 	mul.w	r3, r2, r3
 800c696:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800c69a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d009      	beq.n	800c6b4 <VL53L0X_calc_sigma_estimate+0x43c>
 800c6a0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d005      	beq.n	800c6b4 <VL53L0X_calc_sigma_estimate+0x43c>
 800c6a8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800c6ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c6b0:	429a      	cmp	r2, r3
 800c6b2:	d903      	bls.n	800c6bc <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800c6b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c6b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800c6c2:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681a      	ldr	r2, [r3, #0]
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 800c6ce:	6939      	ldr	r1, [r7, #16]
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	9303      	str	r3, [sp, #12]
 800c6d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c6d8:	9302      	str	r3, [sp, #8]
 800c6da:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c6de:	9301      	str	r3, [sp, #4]
 800c6e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c6e2:	9300      	str	r3, [sp, #0]
 800c6e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c6e8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c6ea:	68f8      	ldr	r0, [r7, #12]
 800c6ec:	f7ff fca8 	bl	800c040 <VL53L0X_calc_dmax>
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c6f6:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	37c0      	adds	r7, #192	; 0xc0
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}
 800c702:	bf00      	nop
 800c704:	51eb851f 	.word	0x51eb851f
 800c708:	d1b71759 	.word	0xd1b71759
 800c70c:	10624dd3 	.word	0x10624dd3

0800c710 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800c710:	b580      	push	{r7, lr}
 800c712:	b090      	sub	sp, #64	; 0x40
 800c714:	af00      	add	r7, sp, #0
 800c716:	60f8      	str	r0, [r7, #12]
 800c718:	607a      	str	r2, [r7, #4]
 800c71a:	461a      	mov	r2, r3
 800c71c:	460b      	mov	r3, r1
 800c71e:	72fb      	strb	r3, [r7, #11]
 800c720:	4613      	mov	r3, r2
 800c722:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c724:	2300      	movs	r3, #0
 800c726:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800c72a:	2300      	movs	r3, #0
 800c72c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800c730:	2300      	movs	r3, #0
 800c732:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800c736:	2300      	movs	r3, #0
 800c738:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800c73c:	2300      	movs	r3, #0
 800c73e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800c742:	2300      	movs	r3, #0
 800c744:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800c748:	2300      	movs	r3, #0
 800c74a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800c74e:	2300      	movs	r3, #0
 800c750:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800c754:	2300      	movs	r3, #0
 800c756:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800c75a:	2300      	movs	r3, #0
 800c75c:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800c75e:	2300      	movs	r3, #0
 800c760:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800c762:	7afb      	ldrb	r3, [r7, #11]
 800c764:	10db      	asrs	r3, r3, #3
 800c766:	b2db      	uxtb	r3, r3
 800c768:	f003 030f 	and.w	r3, r3, #15
 800c76c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800c770:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c774:	2b00      	cmp	r3, #0
 800c776:	d017      	beq.n	800c7a8 <VL53L0X_get_pal_range_status+0x98>
 800c778:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c77c:	2b05      	cmp	r3, #5
 800c77e:	d013      	beq.n	800c7a8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800c780:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c784:	2b07      	cmp	r3, #7
 800c786:	d00f      	beq.n	800c7a8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800c788:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c78c:	2b0c      	cmp	r3, #12
 800c78e:	d00b      	beq.n	800c7a8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800c790:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c794:	2b0d      	cmp	r3, #13
 800c796:	d007      	beq.n	800c7a8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800c798:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c79c:	2b0e      	cmp	r3, #14
 800c79e:	d003      	beq.n	800c7a8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800c7a0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c7a4:	2b0f      	cmp	r3, #15
 800c7a6:	d103      	bne.n	800c7b0 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800c7ae:	e002      	b.n	800c7b6 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800c7b6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d109      	bne.n	800c7d2 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800c7be:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800c7c2:	461a      	mov	r2, r3
 800c7c4:	2100      	movs	r1, #0
 800c7c6:	68f8      	ldr	r0, [r7, #12]
 800c7c8:	f7fc f9ec 	bl	8008ba4 <VL53L0X_GetLimitCheckEnable>
 800c7cc:	4603      	mov	r3, r0
 800c7ce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800c7d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d02e      	beq.n	800c838 <VL53L0X_get_pal_range_status+0x128>
 800c7da:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d12a      	bne.n	800c838 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800c7e2:	f107 0310 	add.w	r3, r7, #16
 800c7e6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800c7ea:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c7ec:	68f8      	ldr	r0, [r7, #12]
 800c7ee:	f7ff fd43 	bl	800c278 <VL53L0X_calc_sigma_estimate>
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800c7f8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d103      	bne.n	800c808 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800c800:	693b      	ldr	r3, [r7, #16]
 800c802:	b29a      	uxth	r2, r3
 800c804:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c806:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800c808:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d113      	bne.n	800c838 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800c810:	f107 0320 	add.w	r3, r7, #32
 800c814:	461a      	mov	r2, r3
 800c816:	2100      	movs	r1, #0
 800c818:	68f8      	ldr	r0, [r7, #12]
 800c81a:	f7fc fa49 	bl	8008cb0 <VL53L0X_GetLimitCheckValue>
 800c81e:	4603      	mov	r3, r0
 800c820:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800c824:	6a3b      	ldr	r3, [r7, #32]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d006      	beq.n	800c838 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800c82a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c82c:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800c82e:	429a      	cmp	r2, r3
 800c830:	d902      	bls.n	800c838 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800c832:	2301      	movs	r3, #1
 800c834:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800c838:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d109      	bne.n	800c854 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800c840:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800c844:	461a      	mov	r2, r3
 800c846:	2102      	movs	r1, #2
 800c848:	68f8      	ldr	r0, [r7, #12]
 800c84a:	f7fc f9ab 	bl	8008ba4 <VL53L0X_GetLimitCheckEnable>
 800c84e:	4603      	mov	r3, r0
 800c850:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800c854:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d044      	beq.n	800c8e6 <VL53L0X_get_pal_range_status+0x1d6>
 800c85c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c860:	2b00      	cmp	r3, #0
 800c862:	d140      	bne.n	800c8e6 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800c864:	f107 031c 	add.w	r3, r7, #28
 800c868:	461a      	mov	r2, r3
 800c86a:	2102      	movs	r1, #2
 800c86c:	68f8      	ldr	r0, [r7, #12]
 800c86e:	f7fc fa1f 	bl	8008cb0 <VL53L0X_GetLimitCheckValue>
 800c872:	4603      	mov	r3, r0
 800c874:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800c878:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d107      	bne.n	800c890 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c880:	2201      	movs	r2, #1
 800c882:	21ff      	movs	r1, #255	; 0xff
 800c884:	68f8      	ldr	r0, [r7, #12]
 800c886:	f000 f9bb 	bl	800cc00 <VL53L0X_WrByte>
 800c88a:	4603      	mov	r3, r0
 800c88c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800c890:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c894:	2b00      	cmp	r3, #0
 800c896:	d109      	bne.n	800c8ac <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800c898:	f107 0316 	add.w	r3, r7, #22
 800c89c:	461a      	mov	r2, r3
 800c89e:	21b6      	movs	r1, #182	; 0xb6
 800c8a0:	68f8      	ldr	r0, [r7, #12]
 800c8a2:	f000 fa59 	bl	800cd58 <VL53L0X_RdWord>
 800c8a6:	4603      	mov	r3, r0
 800c8a8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800c8ac:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d107      	bne.n	800c8c4 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	21ff      	movs	r1, #255	; 0xff
 800c8b8:	68f8      	ldr	r0, [r7, #12]
 800c8ba:	f000 f9a1 	bl	800cc00 <VL53L0X_WrByte>
 800c8be:	4603      	mov	r3, r0
 800c8c0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800c8c4:	8afb      	ldrh	r3, [r7, #22]
 800c8c6:	025b      	lsls	r3, r3, #9
 800c8c8:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c8ce:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800c8d2:	69fb      	ldr	r3, [r7, #28]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d006      	beq.n	800c8e6 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800c8d8:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800c8da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c8dc:	429a      	cmp	r2, r3
 800c8de:	d902      	bls.n	800c8e6 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800c8e0:	2301      	movs	r3, #1
 800c8e2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800c8e6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d109      	bne.n	800c902 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800c8ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800c8f2:	461a      	mov	r2, r3
 800c8f4:	2103      	movs	r1, #3
 800c8f6:	68f8      	ldr	r0, [r7, #12]
 800c8f8:	f7fc f954 	bl	8008ba4 <VL53L0X_GetLimitCheckEnable>
 800c8fc:	4603      	mov	r3, r0
 800c8fe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800c902:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c906:	2b00      	cmp	r3, #0
 800c908:	d023      	beq.n	800c952 <VL53L0X_get_pal_range_status+0x242>
 800c90a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d11f      	bne.n	800c952 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800c912:	893b      	ldrh	r3, [r7, #8]
 800c914:	2b00      	cmp	r3, #0
 800c916:	d102      	bne.n	800c91e <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800c918:	2300      	movs	r3, #0
 800c91a:	637b      	str	r3, [r7, #52]	; 0x34
 800c91c:	e005      	b.n	800c92a <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	021a      	lsls	r2, r3, #8
 800c922:	893b      	ldrh	r3, [r7, #8]
 800c924:	fbb2 f3f3 	udiv	r3, r2, r3
 800c928:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800c92a:	f107 0318 	add.w	r3, r7, #24
 800c92e:	461a      	mov	r2, r3
 800c930:	2103      	movs	r1, #3
 800c932:	68f8      	ldr	r0, [r7, #12]
 800c934:	f7fc f9bc 	bl	8008cb0 <VL53L0X_GetLimitCheckValue>
 800c938:	4603      	mov	r3, r0
 800c93a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800c93e:	69bb      	ldr	r3, [r7, #24]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d006      	beq.n	800c952 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800c944:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800c946:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c948:	429a      	cmp	r2, r3
 800c94a:	d202      	bcs.n	800c952 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800c94c:	2301      	movs	r3, #1
 800c94e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c952:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c956:	2b00      	cmp	r3, #0
 800c958:	d14a      	bne.n	800c9f0 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800c95a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800c95e:	2b01      	cmp	r3, #1
 800c960:	d103      	bne.n	800c96a <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800c962:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c964:	22ff      	movs	r2, #255	; 0xff
 800c966:	701a      	strb	r2, [r3, #0]
 800c968:	e042      	b.n	800c9f0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800c96a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c96e:	2b01      	cmp	r3, #1
 800c970:	d007      	beq.n	800c982 <VL53L0X_get_pal_range_status+0x272>
 800c972:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c976:	2b02      	cmp	r3, #2
 800c978:	d003      	beq.n	800c982 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800c97a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c97e:	2b03      	cmp	r3, #3
 800c980:	d103      	bne.n	800c98a <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800c982:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c984:	2205      	movs	r2, #5
 800c986:	701a      	strb	r2, [r3, #0]
 800c988:	e032      	b.n	800c9f0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800c98a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c98e:	2b06      	cmp	r3, #6
 800c990:	d003      	beq.n	800c99a <VL53L0X_get_pal_range_status+0x28a>
 800c992:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c996:	2b09      	cmp	r3, #9
 800c998:	d103      	bne.n	800c9a2 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800c99a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c99c:	2204      	movs	r2, #4
 800c99e:	701a      	strb	r2, [r3, #0]
 800c9a0:	e026      	b.n	800c9f0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800c9a2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c9a6:	2b08      	cmp	r3, #8
 800c9a8:	d007      	beq.n	800c9ba <VL53L0X_get_pal_range_status+0x2aa>
 800c9aa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c9ae:	2b0a      	cmp	r3, #10
 800c9b0:	d003      	beq.n	800c9ba <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800c9b2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c9b6:	2b01      	cmp	r3, #1
 800c9b8:	d103      	bne.n	800c9c2 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800c9ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c9bc:	2203      	movs	r2, #3
 800c9be:	701a      	strb	r2, [r3, #0]
 800c9c0:	e016      	b.n	800c9f0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800c9c2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c9c6:	2b04      	cmp	r3, #4
 800c9c8:	d003      	beq.n	800c9d2 <VL53L0X_get_pal_range_status+0x2c2>
 800c9ca:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800c9ce:	2b01      	cmp	r3, #1
 800c9d0:	d103      	bne.n	800c9da <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800c9d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c9d4:	2202      	movs	r2, #2
 800c9d6:	701a      	strb	r2, [r3, #0]
 800c9d8:	e00a      	b.n	800c9f0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800c9da:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800c9de:	2b01      	cmp	r3, #1
 800c9e0:	d103      	bne.n	800c9ea <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800c9e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c9e4:	2201      	movs	r2, #1
 800c9e6:	701a      	strb	r2, [r3, #0]
 800c9e8:	e002      	b.n	800c9f0 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800c9ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c9ec:	2200      	movs	r2, #0
 800c9ee:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800c9f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c9f2:	781b      	ldrb	r3, [r3, #0]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d102      	bne.n	800c9fe <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800c9f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800c9fe:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800ca02:	461a      	mov	r2, r3
 800ca04:	2101      	movs	r1, #1
 800ca06:	68f8      	ldr	r0, [r7, #12]
 800ca08:	f7fc f8cc 	bl	8008ba4 <VL53L0X_GetLimitCheckEnable>
 800ca0c:	4603      	mov	r3, r0
 800ca0e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800ca12:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d14f      	bne.n	800caba <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800ca1a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d003      	beq.n	800ca2a <VL53L0X_get_pal_range_status+0x31a>
 800ca22:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800ca26:	2b01      	cmp	r3, #1
 800ca28:	d103      	bne.n	800ca32 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800ca2a:	2301      	movs	r3, #1
 800ca2c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ca30:	e002      	b.n	800ca38 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800ca32:	2300      	movs	r3, #0
 800ca34:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800ca3e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800ca42:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800ca46:	2b04      	cmp	r3, #4
 800ca48:	d003      	beq.n	800ca52 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800ca4a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d103      	bne.n	800ca5a <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800ca52:	2301      	movs	r3, #1
 800ca54:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ca58:	e002      	b.n	800ca60 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800ca5a:	2300      	movs	r3, #0
 800ca5c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800ca66:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800ca6a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d003      	beq.n	800ca7a <VL53L0X_get_pal_range_status+0x36a>
 800ca72:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800ca76:	2b01      	cmp	r3, #1
 800ca78:	d103      	bne.n	800ca82 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800ca7a:	2301      	movs	r3, #1
 800ca7c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ca80:	e002      	b.n	800ca88 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800ca82:	2300      	movs	r3, #0
 800ca84:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800ca8e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800ca92:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d003      	beq.n	800caa2 <VL53L0X_get_pal_range_status+0x392>
 800ca9a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800ca9e:	2b01      	cmp	r3, #1
 800caa0:	d103      	bne.n	800caaa <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800caa2:	2301      	movs	r3, #1
 800caa4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800caa8:	e002      	b.n	800cab0 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800caaa:	2300      	movs	r3, #0
 800caac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800cab6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800caba:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800cabe:	4618      	mov	r0, r3
 800cac0:	3740      	adds	r7, #64	; 0x40
 800cac2:	46bd      	mov	sp, r7
 800cac4:	bd80      	pop	{r7, pc}

0800cac6 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800cac6:	b580      	push	{r7, lr}
 800cac8:	b088      	sub	sp, #32
 800caca:	af02      	add	r7, sp, #8
 800cacc:	60f8      	str	r0, [r7, #12]
 800cace:	60b9      	str	r1, [r7, #8]
 800cad0:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	330a      	adds	r3, #10
 800cad6:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800cae4:	b299      	uxth	r1, r3
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	b29a      	uxth	r2, r3
 800caea:	697b      	ldr	r3, [r7, #20]
 800caec:	9300      	str	r3, [sp, #0]
 800caee:	4613      	mov	r3, r2
 800caf0:	68ba      	ldr	r2, [r7, #8]
 800caf2:	f7f5 fc05 	bl	8002300 <HAL_I2C_Master_Transmit>
 800caf6:	4603      	mov	r3, r0
 800caf8:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800cafa:	693b      	ldr	r3, [r7, #16]
}
 800cafc:	4618      	mov	r0, r3
 800cafe:	3718      	adds	r7, #24
 800cb00:	46bd      	mov	sp, r7
 800cb02:	bd80      	pop	{r7, pc}

0800cb04 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800cb04:	b580      	push	{r7, lr}
 800cb06:	b088      	sub	sp, #32
 800cb08:	af02      	add	r7, sp, #8
 800cb0a:	60f8      	str	r0, [r7, #12]
 800cb0c:	60b9      	str	r1, [r7, #8]
 800cb0e:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	330a      	adds	r3, #10
 800cb14:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800cb22:	f043 0301 	orr.w	r3, r3, #1
 800cb26:	b2db      	uxtb	r3, r3
 800cb28:	b299      	uxth	r1, r3
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	b29a      	uxth	r2, r3
 800cb2e:	697b      	ldr	r3, [r7, #20]
 800cb30:	9300      	str	r3, [sp, #0]
 800cb32:	4613      	mov	r3, r2
 800cb34:	68ba      	ldr	r2, [r7, #8]
 800cb36:	f7f5 fcd7 	bl	80024e8 <HAL_I2C_Master_Receive>
 800cb3a:	4603      	mov	r3, r0
 800cb3c:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800cb3e:	693b      	ldr	r3, [r7, #16]
}
 800cb40:	4618      	mov	r0, r3
 800cb42:	3718      	adds	r7, #24
 800cb44:	46bd      	mov	sp, r7
 800cb46:	bd80      	pop	{r7, pc}

0800cb48 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800cb48:	b580      	push	{r7, lr}
 800cb4a:	b086      	sub	sp, #24
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	60f8      	str	r0, [r7, #12]
 800cb50:	607a      	str	r2, [r7, #4]
 800cb52:	603b      	str	r3, [r7, #0]
 800cb54:	460b      	mov	r3, r1
 800cb56:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cb58:	2300      	movs	r3, #0
 800cb5a:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	2b3f      	cmp	r3, #63	; 0x3f
 800cb60:	d902      	bls.n	800cb68 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800cb62:	f06f 0303 	mvn.w	r3, #3
 800cb66:	e016      	b.n	800cb96 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800cb68:	4a0d      	ldr	r2, [pc, #52]	; (800cba0 <VL53L0X_WriteMulti+0x58>)
 800cb6a:	7afb      	ldrb	r3, [r7, #11]
 800cb6c:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800cb6e:	683a      	ldr	r2, [r7, #0]
 800cb70:	6879      	ldr	r1, [r7, #4]
 800cb72:	480c      	ldr	r0, [pc, #48]	; (800cba4 <VL53L0X_WriteMulti+0x5c>)
 800cb74:	f000 f998 	bl	800cea8 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800cb78:	683b      	ldr	r3, [r7, #0]
 800cb7a:	3301      	adds	r3, #1
 800cb7c:	461a      	mov	r2, r3
 800cb7e:	4908      	ldr	r1, [pc, #32]	; (800cba0 <VL53L0X_WriteMulti+0x58>)
 800cb80:	68f8      	ldr	r0, [r7, #12]
 800cb82:	f7ff ffa0 	bl	800cac6 <_I2CWrite>
 800cb86:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800cb88:	693b      	ldr	r3, [r7, #16]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d001      	beq.n	800cb92 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cb8e:	23ec      	movs	r3, #236	; 0xec
 800cb90:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800cb92:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cb96:	4618      	mov	r0, r3
 800cb98:	3718      	adds	r7, #24
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}
 800cb9e:	bf00      	nop
 800cba0:	200007bc 	.word	0x200007bc
 800cba4:	200007bd 	.word	0x200007bd

0800cba8 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b086      	sub	sp, #24
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	60f8      	str	r0, [r7, #12]
 800cbb0:	607a      	str	r2, [r7, #4]
 800cbb2:	603b      	str	r3, [r7, #0]
 800cbb4:	460b      	mov	r3, r1
 800cbb6:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cbb8:	2300      	movs	r3, #0
 800cbba:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800cbbc:	f107 030b 	add.w	r3, r7, #11
 800cbc0:	2201      	movs	r2, #1
 800cbc2:	4619      	mov	r1, r3
 800cbc4:	68f8      	ldr	r0, [r7, #12]
 800cbc6:	f7ff ff7e 	bl	800cac6 <_I2CWrite>
 800cbca:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800cbcc:	693b      	ldr	r3, [r7, #16]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d002      	beq.n	800cbd8 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cbd2:	23ec      	movs	r3, #236	; 0xec
 800cbd4:	75fb      	strb	r3, [r7, #23]
        goto done;
 800cbd6:	e00c      	b.n	800cbf2 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800cbd8:	683a      	ldr	r2, [r7, #0]
 800cbda:	6879      	ldr	r1, [r7, #4]
 800cbdc:	68f8      	ldr	r0, [r7, #12]
 800cbde:	f7ff ff91 	bl	800cb04 <_I2CRead>
 800cbe2:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800cbe4:	693b      	ldr	r3, [r7, #16]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d002      	beq.n	800cbf0 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cbea:	23ec      	movs	r3, #236	; 0xec
 800cbec:	75fb      	strb	r3, [r7, #23]
 800cbee:	e000      	b.n	800cbf2 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800cbf0:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800cbf2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	3718      	adds	r7, #24
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	bd80      	pop	{r7, pc}
	...

0800cc00 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800cc00:	b580      	push	{r7, lr}
 800cc02:	b084      	sub	sp, #16
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	6078      	str	r0, [r7, #4]
 800cc08:	460b      	mov	r3, r1
 800cc0a:	70fb      	strb	r3, [r7, #3]
 800cc0c:	4613      	mov	r3, r2
 800cc0e:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cc10:	2300      	movs	r3, #0
 800cc12:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800cc14:	4a0b      	ldr	r2, [pc, #44]	; (800cc44 <VL53L0X_WrByte+0x44>)
 800cc16:	78fb      	ldrb	r3, [r7, #3]
 800cc18:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800cc1a:	4a0a      	ldr	r2, [pc, #40]	; (800cc44 <VL53L0X_WrByte+0x44>)
 800cc1c:	78bb      	ldrb	r3, [r7, #2]
 800cc1e:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800cc20:	2202      	movs	r2, #2
 800cc22:	4908      	ldr	r1, [pc, #32]	; (800cc44 <VL53L0X_WrByte+0x44>)
 800cc24:	6878      	ldr	r0, [r7, #4]
 800cc26:	f7ff ff4e 	bl	800cac6 <_I2CWrite>
 800cc2a:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800cc2c:	68bb      	ldr	r3, [r7, #8]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d001      	beq.n	800cc36 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cc32:	23ec      	movs	r3, #236	; 0xec
 800cc34:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800cc36:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cc3a:	4618      	mov	r0, r3
 800cc3c:	3710      	adds	r7, #16
 800cc3e:	46bd      	mov	sp, r7
 800cc40:	bd80      	pop	{r7, pc}
 800cc42:	bf00      	nop
 800cc44:	200007bc 	.word	0x200007bc

0800cc48 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b084      	sub	sp, #16
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	6078      	str	r0, [r7, #4]
 800cc50:	460b      	mov	r3, r1
 800cc52:	70fb      	strb	r3, [r7, #3]
 800cc54:	4613      	mov	r3, r2
 800cc56:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cc58:	2300      	movs	r3, #0
 800cc5a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800cc5c:	4a0e      	ldr	r2, [pc, #56]	; (800cc98 <VL53L0X_WrWord+0x50>)
 800cc5e:	78fb      	ldrb	r3, [r7, #3]
 800cc60:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800cc62:	883b      	ldrh	r3, [r7, #0]
 800cc64:	0a1b      	lsrs	r3, r3, #8
 800cc66:	b29b      	uxth	r3, r3
 800cc68:	b2da      	uxtb	r2, r3
 800cc6a:	4b0b      	ldr	r3, [pc, #44]	; (800cc98 <VL53L0X_WrWord+0x50>)
 800cc6c:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800cc6e:	883b      	ldrh	r3, [r7, #0]
 800cc70:	b2da      	uxtb	r2, r3
 800cc72:	4b09      	ldr	r3, [pc, #36]	; (800cc98 <VL53L0X_WrWord+0x50>)
 800cc74:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800cc76:	2203      	movs	r2, #3
 800cc78:	4907      	ldr	r1, [pc, #28]	; (800cc98 <VL53L0X_WrWord+0x50>)
 800cc7a:	6878      	ldr	r0, [r7, #4]
 800cc7c:	f7ff ff23 	bl	800cac6 <_I2CWrite>
 800cc80:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800cc82:	68bb      	ldr	r3, [r7, #8]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d001      	beq.n	800cc8c <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cc88:	23ec      	movs	r3, #236	; 0xec
 800cc8a:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800cc8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cc90:	4618      	mov	r0, r3
 800cc92:	3710      	adds	r7, #16
 800cc94:	46bd      	mov	sp, r7
 800cc96:	bd80      	pop	{r7, pc}
 800cc98:	200007bc 	.word	0x200007bc

0800cc9c <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800cc9c:	b580      	push	{r7, lr}
 800cc9e:	b084      	sub	sp, #16
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	6078      	str	r0, [r7, #4]
 800cca4:	4608      	mov	r0, r1
 800cca6:	4611      	mov	r1, r2
 800cca8:	461a      	mov	r2, r3
 800ccaa:	4603      	mov	r3, r0
 800ccac:	70fb      	strb	r3, [r7, #3]
 800ccae:	460b      	mov	r3, r1
 800ccb0:	70bb      	strb	r3, [r7, #2]
 800ccb2:	4613      	mov	r3, r2
 800ccb4:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800ccba:	f107 020e 	add.w	r2, r7, #14
 800ccbe:	78fb      	ldrb	r3, [r7, #3]
 800ccc0:	4619      	mov	r1, r3
 800ccc2:	6878      	ldr	r0, [r7, #4]
 800ccc4:	f000 f81e 	bl	800cd04 <VL53L0X_RdByte>
 800ccc8:	4603      	mov	r3, r0
 800ccca:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800cccc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d110      	bne.n	800ccf6 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800ccd4:	7bba      	ldrb	r2, [r7, #14]
 800ccd6:	78bb      	ldrb	r3, [r7, #2]
 800ccd8:	4013      	ands	r3, r2
 800ccda:	b2da      	uxtb	r2, r3
 800ccdc:	787b      	ldrb	r3, [r7, #1]
 800ccde:	4313      	orrs	r3, r2
 800cce0:	b2db      	uxtb	r3, r3
 800cce2:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800cce4:	7bba      	ldrb	r2, [r7, #14]
 800cce6:	78fb      	ldrb	r3, [r7, #3]
 800cce8:	4619      	mov	r1, r3
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f7ff ff88 	bl	800cc00 <VL53L0X_WrByte>
 800ccf0:	4603      	mov	r3, r0
 800ccf2:	73fb      	strb	r3, [r7, #15]
 800ccf4:	e000      	b.n	800ccf8 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800ccf6:	bf00      	nop
done:
    return Status;
 800ccf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ccfc:	4618      	mov	r0, r3
 800ccfe:	3710      	adds	r7, #16
 800cd00:	46bd      	mov	sp, r7
 800cd02:	bd80      	pop	{r7, pc}

0800cd04 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800cd04:	b580      	push	{r7, lr}
 800cd06:	b086      	sub	sp, #24
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	60f8      	str	r0, [r7, #12]
 800cd0c:	460b      	mov	r3, r1
 800cd0e:	607a      	str	r2, [r7, #4]
 800cd10:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cd12:	2300      	movs	r3, #0
 800cd14:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800cd16:	f107 030b 	add.w	r3, r7, #11
 800cd1a:	2201      	movs	r2, #1
 800cd1c:	4619      	mov	r1, r3
 800cd1e:	68f8      	ldr	r0, [r7, #12]
 800cd20:	f7ff fed1 	bl	800cac6 <_I2CWrite>
 800cd24:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800cd26:	693b      	ldr	r3, [r7, #16]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d002      	beq.n	800cd32 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cd2c:	23ec      	movs	r3, #236	; 0xec
 800cd2e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800cd30:	e00c      	b.n	800cd4c <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800cd32:	2201      	movs	r2, #1
 800cd34:	6879      	ldr	r1, [r7, #4]
 800cd36:	68f8      	ldr	r0, [r7, #12]
 800cd38:	f7ff fee4 	bl	800cb04 <_I2CRead>
 800cd3c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800cd3e:	693b      	ldr	r3, [r7, #16]
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d002      	beq.n	800cd4a <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cd44:	23ec      	movs	r3, #236	; 0xec
 800cd46:	75fb      	strb	r3, [r7, #23]
 800cd48:	e000      	b.n	800cd4c <VL53L0X_RdByte+0x48>
    }
done:
 800cd4a:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800cd4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cd50:	4618      	mov	r0, r3
 800cd52:	3718      	adds	r7, #24
 800cd54:	46bd      	mov	sp, r7
 800cd56:	bd80      	pop	{r7, pc}

0800cd58 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b086      	sub	sp, #24
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	60f8      	str	r0, [r7, #12]
 800cd60:	460b      	mov	r3, r1
 800cd62:	607a      	str	r2, [r7, #4]
 800cd64:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cd66:	2300      	movs	r3, #0
 800cd68:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800cd6a:	f107 030b 	add.w	r3, r7, #11
 800cd6e:	2201      	movs	r2, #1
 800cd70:	4619      	mov	r1, r3
 800cd72:	68f8      	ldr	r0, [r7, #12]
 800cd74:	f7ff fea7 	bl	800cac6 <_I2CWrite>
 800cd78:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800cd7a:	693b      	ldr	r3, [r7, #16]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d002      	beq.n	800cd86 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cd80:	23ec      	movs	r3, #236	; 0xec
 800cd82:	75fb      	strb	r3, [r7, #23]
        goto done;
 800cd84:	e017      	b.n	800cdb6 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800cd86:	2202      	movs	r2, #2
 800cd88:	490e      	ldr	r1, [pc, #56]	; (800cdc4 <VL53L0X_RdWord+0x6c>)
 800cd8a:	68f8      	ldr	r0, [r7, #12]
 800cd8c:	f7ff feba 	bl	800cb04 <_I2CRead>
 800cd90:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800cd92:	693b      	ldr	r3, [r7, #16]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d002      	beq.n	800cd9e <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cd98:	23ec      	movs	r3, #236	; 0xec
 800cd9a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800cd9c:	e00b      	b.n	800cdb6 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800cd9e:	4b09      	ldr	r3, [pc, #36]	; (800cdc4 <VL53L0X_RdWord+0x6c>)
 800cda0:	781b      	ldrb	r3, [r3, #0]
 800cda2:	b29b      	uxth	r3, r3
 800cda4:	021b      	lsls	r3, r3, #8
 800cda6:	b29a      	uxth	r2, r3
 800cda8:	4b06      	ldr	r3, [pc, #24]	; (800cdc4 <VL53L0X_RdWord+0x6c>)
 800cdaa:	785b      	ldrb	r3, [r3, #1]
 800cdac:	b29b      	uxth	r3, r3
 800cdae:	4413      	add	r3, r2
 800cdb0:	b29a      	uxth	r2, r3
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800cdb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cdba:	4618      	mov	r0, r3
 800cdbc:	3718      	adds	r7, #24
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	bd80      	pop	{r7, pc}
 800cdc2:	bf00      	nop
 800cdc4:	200007bc 	.word	0x200007bc

0800cdc8 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b086      	sub	sp, #24
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	60f8      	str	r0, [r7, #12]
 800cdd0:	460b      	mov	r3, r1
 800cdd2:	607a      	str	r2, [r7, #4]
 800cdd4:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800cdda:	f107 030b 	add.w	r3, r7, #11
 800cdde:	2201      	movs	r2, #1
 800cde0:	4619      	mov	r1, r3
 800cde2:	68f8      	ldr	r0, [r7, #12]
 800cde4:	f7ff fe6f 	bl	800cac6 <_I2CWrite>
 800cde8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800cdea:	693b      	ldr	r3, [r7, #16]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d002      	beq.n	800cdf6 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800cdf0:	23ec      	movs	r3, #236	; 0xec
 800cdf2:	75fb      	strb	r3, [r7, #23]
        goto done;
 800cdf4:	e01b      	b.n	800ce2e <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800cdf6:	2204      	movs	r2, #4
 800cdf8:	4910      	ldr	r1, [pc, #64]	; (800ce3c <VL53L0X_RdDWord+0x74>)
 800cdfa:	68f8      	ldr	r0, [r7, #12]
 800cdfc:	f7ff fe82 	bl	800cb04 <_I2CRead>
 800ce00:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ce02:	693b      	ldr	r3, [r7, #16]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d002      	beq.n	800ce0e <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ce08:	23ec      	movs	r3, #236	; 0xec
 800ce0a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ce0c:	e00f      	b.n	800ce2e <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800ce0e:	4b0b      	ldr	r3, [pc, #44]	; (800ce3c <VL53L0X_RdDWord+0x74>)
 800ce10:	781b      	ldrb	r3, [r3, #0]
 800ce12:	061a      	lsls	r2, r3, #24
 800ce14:	4b09      	ldr	r3, [pc, #36]	; (800ce3c <VL53L0X_RdDWord+0x74>)
 800ce16:	785b      	ldrb	r3, [r3, #1]
 800ce18:	041b      	lsls	r3, r3, #16
 800ce1a:	441a      	add	r2, r3
 800ce1c:	4b07      	ldr	r3, [pc, #28]	; (800ce3c <VL53L0X_RdDWord+0x74>)
 800ce1e:	789b      	ldrb	r3, [r3, #2]
 800ce20:	021b      	lsls	r3, r3, #8
 800ce22:	4413      	add	r3, r2
 800ce24:	4a05      	ldr	r2, [pc, #20]	; (800ce3c <VL53L0X_RdDWord+0x74>)
 800ce26:	78d2      	ldrb	r2, [r2, #3]
 800ce28:	441a      	add	r2, r3
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800ce2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ce32:	4618      	mov	r0, r3
 800ce34:	3718      	adds	r7, #24
 800ce36:	46bd      	mov	sp, r7
 800ce38:	bd80      	pop	{r7, pc}
 800ce3a:	bf00      	nop
 800ce3c:	200007bc 	.word	0x200007bc

0800ce40 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800ce40:	b580      	push	{r7, lr}
 800ce42:	b084      	sub	sp, #16
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800ce48:	2300      	movs	r3, #0
 800ce4a:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800ce4c:	2002      	movs	r0, #2
 800ce4e:	f7f4 fe2d 	bl	8001aac <HAL_Delay>
    return status;
 800ce52:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ce56:	4618      	mov	r0, r3
 800ce58:	3710      	adds	r7, #16
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	bd80      	pop	{r7, pc}
	...

0800ce60 <__libc_init_array>:
 800ce60:	b570      	push	{r4, r5, r6, lr}
 800ce62:	4d0d      	ldr	r5, [pc, #52]	; (800ce98 <__libc_init_array+0x38>)
 800ce64:	4c0d      	ldr	r4, [pc, #52]	; (800ce9c <__libc_init_array+0x3c>)
 800ce66:	1b64      	subs	r4, r4, r5
 800ce68:	10a4      	asrs	r4, r4, #2
 800ce6a:	2600      	movs	r6, #0
 800ce6c:	42a6      	cmp	r6, r4
 800ce6e:	d109      	bne.n	800ce84 <__libc_init_array+0x24>
 800ce70:	4d0b      	ldr	r5, [pc, #44]	; (800cea0 <__libc_init_array+0x40>)
 800ce72:	4c0c      	ldr	r4, [pc, #48]	; (800cea4 <__libc_init_array+0x44>)
 800ce74:	f000 f836 	bl	800cee4 <_init>
 800ce78:	1b64      	subs	r4, r4, r5
 800ce7a:	10a4      	asrs	r4, r4, #2
 800ce7c:	2600      	movs	r6, #0
 800ce7e:	42a6      	cmp	r6, r4
 800ce80:	d105      	bne.n	800ce8e <__libc_init_array+0x2e>
 800ce82:	bd70      	pop	{r4, r5, r6, pc}
 800ce84:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce88:	4798      	blx	r3
 800ce8a:	3601      	adds	r6, #1
 800ce8c:	e7ee      	b.n	800ce6c <__libc_init_array+0xc>
 800ce8e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce92:	4798      	blx	r3
 800ce94:	3601      	adds	r6, #1
 800ce96:	e7f2      	b.n	800ce7e <__libc_init_array+0x1e>
 800ce98:	0800cf74 	.word	0x0800cf74
 800ce9c:	0800cf74 	.word	0x0800cf74
 800cea0:	0800cf74 	.word	0x0800cf74
 800cea4:	0800cf78 	.word	0x0800cf78

0800cea8 <memcpy>:
 800cea8:	440a      	add	r2, r1
 800ceaa:	4291      	cmp	r1, r2
 800ceac:	f100 33ff 	add.w	r3, r0, #4294967295
 800ceb0:	d100      	bne.n	800ceb4 <memcpy+0xc>
 800ceb2:	4770      	bx	lr
 800ceb4:	b510      	push	{r4, lr}
 800ceb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ceba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cebe:	4291      	cmp	r1, r2
 800cec0:	d1f9      	bne.n	800ceb6 <memcpy+0xe>
 800cec2:	bd10      	pop	{r4, pc}

0800cec4 <memset>:
 800cec4:	4402      	add	r2, r0
 800cec6:	4603      	mov	r3, r0
 800cec8:	4293      	cmp	r3, r2
 800ceca:	d100      	bne.n	800cece <memset+0xa>
 800cecc:	4770      	bx	lr
 800cece:	f803 1b01 	strb.w	r1, [r3], #1
 800ced2:	e7f9      	b.n	800cec8 <memset+0x4>

0800ced4 <strcpy>:
 800ced4:	4603      	mov	r3, r0
 800ced6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ceda:	f803 2b01 	strb.w	r2, [r3], #1
 800cede:	2a00      	cmp	r2, #0
 800cee0:	d1f9      	bne.n	800ced6 <strcpy+0x2>
 800cee2:	4770      	bx	lr

0800cee4 <_init>:
 800cee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cee6:	bf00      	nop
 800cee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ceea:	bc08      	pop	{r3}
 800ceec:	469e      	mov	lr, r3
 800ceee:	4770      	bx	lr

0800cef0 <_fini>:
 800cef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cef2:	bf00      	nop
 800cef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cef6:	bc08      	pop	{r3}
 800cef8:	469e      	mov	lr, r3
 800cefa:	4770      	bx	lr
