{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 23:43:25 2012 " "Info: Processing started: Wed Feb 15 23:43:25 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "data_operandB\[1\] isEqual 16.181 ns Longest " "Info: Longest tpd from source pin \"data_operandB\[1\]\" to destination pin \"isEqual\" is 16.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns data_operandB\[1\] 1 PIN PIN_M20 43 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 43; PIN Node = 'data_operandB\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_operandB[1] } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/Documents/ECE152-MIPS-CPU/alu/alu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.572 ns) + CELL(0.357 ns) 5.793 ns adder:adder1\|CLA16bit:adder_bottom\|CLA8bit:bits70\|level1:level1_74\|c_out2~3 2 COMB LCCOMB_X27_Y12_N12 1 " "Info: 2: + IC(4.572 ns) + CELL(0.357 ns) = 5.793 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 1; COMB Node = 'adder:adder1\|CLA16bit:adder_bottom\|CLA8bit:bits70\|level1:level1_74\|c_out2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { data_operandB[1] adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits70|level1:level1_74|c_out2~3 } "NODE_NAME" } } { "../adder/level1.vhd" "" { Text "D:/Documents/ECE152-MIPS-CPU/adder/level1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.228 ns) 6.536 ns adder:adder1\|CLA16bit:adder_bottom\|CLA8bit:bits70\|level1:level1_74\|c_out2~0 3 COMB LCCOMB_X30_Y12_N0 5 " "Info: 3: + IC(0.515 ns) + CELL(0.228 ns) = 6.536 ns; Loc. = LCCOMB_X30_Y12_N0; Fanout = 5; COMB Node = 'adder:adder1\|CLA16bit:adder_bottom\|CLA8bit:bits70\|level1:level1_74\|c_out2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits70|level1:level1_74|c_out2~3 adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits70|level1:level1_74|c_out2~0 } "NODE_NAME" } } { "../adder/level1.vhd" "" { Text "D:/Documents/ECE152-MIPS-CPU/adder/level1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.378 ns) 7.588 ns adder:adder1\|CLA16bit:adder_bottom\|CLA8bit:bits158\|level2:level2_70\|c_out4~0 4 COMB LCCOMB_X30_Y14_N30 4 " "Info: 4: + IC(0.674 ns) + CELL(0.378 ns) = 7.588 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 4; COMB Node = 'adder:adder1\|CLA16bit:adder_bottom\|CLA8bit:bits158\|level2:level2_70\|c_out4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits70|level1:level1_74|c_out2~0 adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits158|level2:level2_70|c_out4~0 } "NODE_NAME" } } { "../adder/level2.vhd" "" { Text "D:/Documents/ECE152-MIPS-CPU/adder/level2.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.053 ns) 8.614 ns adder:adder1\|CLA16bit:adder_bottom\|CLA8bit:bits158\|level2:level2_70\|c_out~2 5 COMB LCCOMB_X22_Y16_N8 23 " "Info: 5: + IC(0.973 ns) + CELL(0.053 ns) = 8.614 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 23; COMB Node = 'adder:adder1\|CLA16bit:adder_bottom\|CLA8bit:bits158\|level2:level2_70\|c_out~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits158|level2:level2_70|c_out4~0 adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits158|level2:level2_70|c_out~2 } "NODE_NAME" } } { "../adder/level2.vhd" "" { Text "D:/Documents/ECE152-MIPS-CPU/adder/level2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.053 ns) 10.226 ns adder:adder1\|mux2to1_add:mux_sum\|data_out\[7\]~0 6 COMB LCCOMB_X19_Y13_N6 2 " "Info: 6: + IC(1.559 ns) + CELL(0.053 ns) = 10.226 ns; Loc. = LCCOMB_X19_Y13_N6; Fanout = 2; COMB Node = 'adder:adder1\|mux2to1_add:mux_sum\|data_out\[7\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits158|level2:level2_70|c_out~2 adder:adder1|mux2to1_add:mux_sum|data_out[7]~0 } "NODE_NAME" } } { "../adder/mux2to1_add.vhd" "" { Text "D:/Documents/ECE152-MIPS-CPU/adder/mux2to1_add.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.272 ns) 11.193 ns equal~2 7 COMB LCCOMB_X19_Y12_N30 2 " "Info: 7: + IC(0.695 ns) + CELL(0.272 ns) = 11.193 ns; Loc. = LCCOMB_X19_Y12_N30; Fanout = 2; COMB Node = 'equal~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { adder:adder1|mux2to1_add:mux_sum|data_out[7]~0 equal~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.346 ns) 12.418 ns equal~9 8 COMB LCCOMB_X23_Y11_N16 1 " "Info: 8: + IC(0.879 ns) + CELL(0.346 ns) = 12.418 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 1; COMB Node = 'equal~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { equal~2 equal~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(1.998 ns) 16.181 ns isEqual 9 PIN PIN_C12 0 " "Info: 9: + IC(1.765 ns) + CELL(1.998 ns) = 16.181 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'isEqual'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.763 ns" { equal~9 isEqual } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/Documents/ECE152-MIPS-CPU/alu/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.549 ns ( 28.11 % ) " "Info: Total cell delay = 4.549 ns ( 28.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.632 ns ( 71.89 % ) " "Info: Total interconnect delay = 11.632 ns ( 71.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.181 ns" { data_operandB[1] adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits70|level1:level1_74|c_out2~3 adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits70|level1:level1_74|c_out2~0 adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits158|level2:level2_70|c_out4~0 adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits158|level2:level2_70|c_out~2 adder:adder1|mux2to1_add:mux_sum|data_out[7]~0 equal~2 equal~9 isEqual } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.181 ns" { data_operandB[1] {} data_operandB[1]~combout {} adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits70|level1:level1_74|c_out2~3 {} adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits70|level1:level1_74|c_out2~0 {} adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits158|level2:level2_70|c_out4~0 {} adder:adder1|CLA16bit:adder_bottom|CLA8bit:bits158|level2:level2_70|c_out~2 {} adder:adder1|mux2to1_add:mux_sum|data_out[7]~0 {} equal~2 {} equal~9 {} isEqual {} } { 0.000ns 0.000ns 4.572ns 0.515ns 0.674ns 0.973ns 1.559ns 0.695ns 0.879ns 1.765ns } { 0.000ns 0.864ns 0.357ns 0.228ns 0.378ns 0.053ns 0.053ns 0.272ns 0.346ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 23:43:29 2012 " "Info: Processing ended: Wed Feb 15 23:43:29 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
