C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9   -part M2S060T  -package FCSBGA325  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -retiming -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\synlog\report\m2s010_som_fpga_mapper.xml  -top_level_module  work.m2s010_som  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\scratchproject.prs  -implementation  rev_9  -multisrs  -oedif  C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.edn   -freq 100.000   C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\synwork\m2s010_som_prem.srd  -sap  C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.sap  -otap  C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.tap  -omap  C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.map  -devicelib  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.v  -sap  C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.sap  -ologparam  C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\syntmp\m2s010_som.plg  -osyn  C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srm  -prjdir  C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\  -prjname  m2s010_som_syn  -log  C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\synlog\m2s010_som_fpga_mapper.srr 
rc:1 success:1 runtime:9
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\scratchproject.prs|io:o|time:1504889019|size:9869|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.edn|io:o|time:1504898416|size:3366660|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\synwork\m2s010_som_prem.srd|io:i|time:1504898408|size:305109|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.sap|io:o|time:1504898408|size:14677|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.tap|io:o|time:0|size:0|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.map|io:o|time:1504898417|size:28|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1487959628|size:16359|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.sap|io:o|time:1504898408|size:14677|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\syntmp\m2s010_som.plg|io:o|time:1504898417|size:3990|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\m2s010_som.srm|io:o|time:1504898415|size:19655|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\synlog\m2s010_som_fpga_mapper.srr|io:o|time:1504898417|size:130259|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\m_generic.exe|io:i|time:1485322562|size:17958400|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_generic.exe|io:i|time:1485324114|size:32495616|exec:1
