{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559108957758 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de2i_150_qsys_pcie EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"de2i_150_qsys_pcie\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559108958235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559108958332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559108958332 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1559108959699 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559108961246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559108961246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559108961246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559108961246 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559108961246 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 84234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559108961562 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 84236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559108961562 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 84238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559108961562 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 84240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559108961562 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559108961562 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559108961591 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559108972164 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_P\[0\] PCIE_TX_P\[0\](n) " "Pin \"PCIE_TX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_P\[0\](n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 338 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3757 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 84242 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108975050 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_P\[0\] PCIE_RX_P\[0\](n) " "Pin \"PCIE_RX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_P\[0\](n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 337 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3756 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 84244 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108975050 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK_P PCIE_REFCLK_P(n) " "Pin \"PCIE_REFCLK_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_REFCLK_P(n)\"" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_P } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_P" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3871 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 84245 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108975050 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1559108975050 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1559108976562 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1559108976563 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1559108976563 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1559108976566 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 22805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 14528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altpll_nn81.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 " "CMU_X0_Y28_N6                de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\] " "PIN_AC2                      PCIE_RX_P\[0\]" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 337 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\]~input " "PIN_AC2                      PCIE_RX_P\[0\]~input" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 337 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 83997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 705 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 13731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 595 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 17041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 799 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 858 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 17236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\] " "PIN_AB4                      PCIE_TX_P\[0\]" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 338 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\]~output " "PIN_AB4                      PCIE_TX_P\[0\]~output" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 338 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 83721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559108976577 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1559108976577 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1559108976968 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1559108976968 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1559108976968 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|pll7 MPLL PLL " "Implemented PLL \"de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|pll7\" as MPLL PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[1\] -100.0 degrees -101.3 degrees " "Can't achieve requested value -100.0 degrees for clock output de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[1\] of parameter phase shift -- achieved value of -101.3 degrees" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 25782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1559108977311 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[0\] port" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 25781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559108977311 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[1\] 3 1 -101 -1875 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of -101 degrees (-1875 ps) for de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[1\] port" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 25782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559108977311 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[2\] port" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 25783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559108977311 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[3\] port" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 25784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559108977311 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 25781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1559108977311 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559108977328 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559108977328 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559108977328 ""}  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1559108977328 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559108981341 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559108981341 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559108981341 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vok1 " "Entity dcfifo_vok1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559108981341 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559108981341 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559108981341 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1559108981341 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de2i_150_qsys_pcie.out.sdc " "Synopsys Design Constraints File file not found: 'de2i_150_qsys_pcie.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559108981772 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys_pcie.sdc " "Reading SDC File: 'de2i_150_qsys_pcie.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559108981772 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 17 *central_clk_div0* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(17): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108981773 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 17 *_hssi_pcie_hip* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(17): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108981773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 17 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(17): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108981774 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108981774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 17 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(17): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108981774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 18 refclk*clkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(18): refclk*clkout could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108981774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 18 *div0*coreclkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(18): *div0*coreclkout could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108981775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 18 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(18): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108981775 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108981775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 18 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(18): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108981775 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108981836 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1559108981836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1559108981838 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559108981839 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559108981985 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559108982101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108982611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108982612 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108982612 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108982634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108982634 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108982634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108982657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108982658 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108982658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108982658 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108982660 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108982660 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559108982708 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559108982742 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559108982833 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108982918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108982919 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108982919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108982919 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108982919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108982959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108982963 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108982963 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983001 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983039 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983039 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983039 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983083 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983122 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983162 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983200 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983239 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983274 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983311 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983348 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983390 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983428 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983463 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983498 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983529 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983569 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983606 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983606 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983643 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983681 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983716 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983748 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983784 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983815 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983854 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983854 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983898 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983898 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983940 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108983982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108983982 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108983982 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108984060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108984061 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108984061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108984096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108984097 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108984097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108984174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108984174 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108984174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108984209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108984211 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108984211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108984246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108984247 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108984247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108984285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108984286 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108984286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108984322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108984322 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108984322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108984360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108984362 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108984362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108984393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108984393 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108984393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559108984430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108984430 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559108984430 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559108984729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559108984729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559108984729 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1559108984729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559108985390 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1559108985406 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_ref_clk " "  10.000 pcie_ref_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[1\] " "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " "  40.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[3\] " "  10.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      vga_clk " "  40.000      vga_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108985406 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1559108985406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G25 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G25" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559108992617 ""}  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 224 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 83996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559108992617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[0\] (placed in counter C3 of PLL_1) " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G27 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G27" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559108992617 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 185 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 25781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559108992617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559108992617 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 185 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 25781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559108992617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559108992617 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 185 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 25781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559108992617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|wire_pll7_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G26 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G26" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559108992617 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 185 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 25781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559108992617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559108992618 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 22805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559108992617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|lpm_ff:aclr_delay2\|dffs\[0\]  " "Automatically promoted node de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|lpm_ff:aclr_delay2\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559108992618 ""}  } { { "lpm_ff.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 24744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559108992618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559108992618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_rnw " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_rnw" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[23\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[23\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[22\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[22\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[21\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[21\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[20\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[20\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[19\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[19\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[18\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[18\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[17\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[17\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[16\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[16\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[15\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|active_addr\[15\]" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1559108992618 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559108992618 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 4027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559108992618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node de2i_150_qsys:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559108992619 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 28345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559108992619 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559108992620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[0\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[0\]" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 21729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[1\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[1\]" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 21718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[3\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[3\]" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 21716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[2\] " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[2\]" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 21717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992620 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559108992620 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 462 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 21888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559108992620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559108992620 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 17757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559108992620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|dffpipe_3dc:rdaclr\|dffe15a\[0\]  " "Automatically promoted node de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|dffpipe_3dc:rdaclr\|dffe15a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559108992621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram\|address_reg_b\[0\] " "Destination node de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram\|address_reg_b\[0\]" {  } { { "db/altsyncram_a671.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_a671.tdf" 46 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 27956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_graycounter_4b7:rdptr_g1p\|_~0 " "Destination node de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_graycounter_4b7:rdptr_g1p\|_~0" {  } { { "db/dcfifo_vok1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 65 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 40524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992621 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559108992621 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dffpipe_3dc.tdf" 33 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 27941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559108992621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559108992621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0 " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 56870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559108992621 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559108992621 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559108992621 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559109000911 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559109006499 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559109006688 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559109006699 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559109007004 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559109007582 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1559109007583 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1559109007583 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559109007592 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559109008117 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559109008117 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559109008270 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559109017828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559109024804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Block RAM " "Packed 64 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1559109024882 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1559109024882 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1559109024882 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "77 " "Created 77 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1559109024882 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559109024882 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1559109026613 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1559109026613 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 14528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1559109026613 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 8659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1559109026613 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1559109026613 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|pll7 clk\[2\] VGA_CLK~output " "PLL \"de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\|pll7\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 148 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 293 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 359 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 382 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1559109027765 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1559109039473 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559109042806 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559109050671 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:15 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:15" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1559109054268 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_P\[1\] " "Node \"PCIE_RX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559109054980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_P\[1\] " "Node \"PCIE_TX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559109054980 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559109054980 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:34 " "Fitter preparation operations ending: elapsed time is 00:01:34" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559109054980 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559109055044 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559109064801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559109068284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:23 " "Fitter placement preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559109091038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559109091530 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559109278636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:08 " "Fitter placement operations ending: elapsed time is 00:03:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559109278636 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559109285491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559109288251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X23_Y23 X34_Y33 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X23_Y23 to location X34_Y33" {  } { { "loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X23_Y23 to location X34_Y33"} { { 12 { 0 ""} 23 23 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559109327647 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559109327647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:12 " "Fitter routing operations ending: elapsed time is 00:01:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559109368495 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 71.21 " "Total time spent on timing analysis during the Fitter is 71.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559109370416 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559109372387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559109379649 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559109379673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559109384409 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1559109386611 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:24 " "Fitter post-fit operations ending: elapsed time is 00:00:24" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559109394991 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559109410430 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "138 Cyclone IV GX " "138 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL A15 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 2.5 V V11 " "Pin CLOCK3_50 uses I/O standard 2.5 V at V11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 221 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_RX_CLK 2.5 V L15 " "Pin ENET_RX_CLK uses I/O standard 2.5 V at L15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ENET_RX_CLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 249 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL AF19 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at AF19" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 2.5 V K15 " "Pin HSMC_CLKIN0 uses I/O standard 2.5 V at K15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 292 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL AH28 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at AH28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 315 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AJ27 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AJ27" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AK16 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AK16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B15 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL C17 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL D17 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at D17" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL A16 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at A16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL B16 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL G18 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at G18" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL G17 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at G17" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL K18 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at K18" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL K17 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at K17" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL C28 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at C28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 369 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E22 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL D26 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at D26" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { UART_CTS } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL B27 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at B27" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 376 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL AG25 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[0\] 3.3-V LVTTL AK29 " "Pin FS_DQ\[0\] uses I/O standard 3.3-V LVTTL at AK29" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[1\] 3.3-V LVTTL AE23 " "Pin FS_DQ\[1\] uses I/O standard 3.3-V LVTTL at AE23" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[2\] 3.3-V LVTTL AH24 " "Pin FS_DQ\[2\] uses I/O standard 3.3-V LVTTL at AH24" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[3\] 3.3-V LVTTL AH23 " "Pin FS_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[4\] 3.3-V LVTTL AA21 " "Pin FS_DQ\[4\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[5\] 3.3-V LVTTL AE20 " "Pin FS_DQ\[5\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[6\] 3.3-V LVTTL Y19 " "Pin FS_DQ\[6\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[7\] 3.3-V LVTTL AA17 " "Pin FS_DQ\[7\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[8\] 3.3-V LVTTL AB17 " "Pin FS_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[9\] 3.3-V LVTTL Y18 " "Pin FS_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y18" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[10\] 3.3-V LVTTL AA20 " "Pin FS_DQ\[10\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[11\] 3.3-V LVTTL AE21 " "Pin FS_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[12\] 3.3-V LVTTL AH22 " "Pin FS_DQ\[12\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[13\] 3.3-V LVTTL AJ24 " "Pin FS_DQ\[13\] uses I/O standard 3.3-V LVTTL at AJ24" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[14\] 3.3-V LVTTL AE22 " "Pin FS_DQ\[14\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[15\] 3.3-V LVTTL AK28 " "Pin FS_DQ\[15\] uses I/O standard 3.3-V LVTTL at AK28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[16\] 3.3-V LVTTL AK9 " "Pin FS_DQ\[16\] uses I/O standard 3.3-V LVTTL at AK9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[17\] 3.3-V LVTTL AJ10 " "Pin FS_DQ\[17\] uses I/O standard 3.3-V LVTTL at AJ10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[18\] 3.3-V LVTTL AK11 " "Pin FS_DQ\[18\] uses I/O standard 3.3-V LVTTL at AK11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[19\] 3.3-V LVTTL AK12 " "Pin FS_DQ\[19\] uses I/O standard 3.3-V LVTTL at AK12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[20\] 3.3-V LVTTL AJ13 " "Pin FS_DQ\[20\] uses I/O standard 3.3-V LVTTL at AJ13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[21\] 3.3-V LVTTL AK15 " "Pin FS_DQ\[21\] uses I/O standard 3.3-V LVTTL at AK15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[22\] 3.3-V LVTTL AC16 " "Pin FS_DQ\[22\] uses I/O standard 3.3-V LVTTL at AC16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[23\] 3.3-V LVTTL AH16 " "Pin FS_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[24\] 3.3-V LVTTL AG16 " "Pin FS_DQ\[24\] uses I/O standard 3.3-V LVTTL at AG16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[25\] 3.3-V LVTTL AD16 " "Pin FS_DQ\[25\] uses I/O standard 3.3-V LVTTL at AD16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[26\] 3.3-V LVTTL AJ15 " "Pin FS_DQ\[26\] uses I/O standard 3.3-V LVTTL at AJ15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[27\] 3.3-V LVTTL AK14 " "Pin FS_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[28\] 3.3-V LVTTL AK13 " "Pin FS_DQ\[28\] uses I/O standard 3.3-V LVTTL at AK13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[29\] 3.3-V LVTTL AJ12 " "Pin FS_DQ\[29\] uses I/O standard 3.3-V LVTTL at AJ12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[30\] 3.3-V LVTTL AK10 " "Pin FS_DQ\[30\] uses I/O standard 3.3-V LVTTL at AK10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[31\] 3.3-V LVTTL AJ9 " "Pin FS_DQ\[31\] uses I/O standard 3.3-V LVTTL at AJ9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL G16 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL F17 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL D18 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL F18 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at F18" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL D19 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL K21 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL F19 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL K22 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL B21 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL C21 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL D22 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL D21 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL D23 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at D23" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL D24 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL B28 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at B28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL C25 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL C26 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at C26" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL D28 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at D28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL D25 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL F20 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL E21 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL F23 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at F23" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL G20 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL F22 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL G22 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL G24 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL G23 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at G23" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL A25 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at A25" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL A26 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at A26" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL A19 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL A28 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at A28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL A27 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at A27" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL B30 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at B30" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AG28 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AG28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AG26 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL Y21 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_SDAT 3.3-V LVTTL AK26 " "Pin G_SENSOR_SDAT uses I/O standard 3.3-V LVTTL at AK26" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDAT" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 279 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL G21 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 312 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL AG4 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL AF3 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL AH3 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL AE5 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at AE5" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL AH2 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at AH2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL AE3 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL AH4 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL AE4 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AF18 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AF18" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AH27 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AH27" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AJ28 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AJ28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AD24 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AD24" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AE18 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AE18" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL AD10 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL AD9 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AD9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AE9 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AE8 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AE8" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL AE7 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AE7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL AF7 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL AF6 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL AF9 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL AB13 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL AF13 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AF12 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AG9 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AG9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AA13 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AB11 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AA12 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AA15 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL AH11 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL AG11 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL AH12 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL AG12 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL AH13 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at AH13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL AG13 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at AG13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL AG14 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL AH14 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL AH9 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at AH9" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL AK8 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at AK8" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL AG10 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL AK7 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL AH7 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL AK6 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at AK6" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL AJ6 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at AJ6" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL AK5 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at AK5" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL AJ16 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 224 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559109412429 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1559109412429 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "163 " "Following 163 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_MDIO a permanently disabled " "Pin ENET_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ENET_MDIO } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FAN_CTRL a permanently disabled " "Pin FAN_CTRL has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FAN_CTRL } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[0\] a permanently disabled " "Pin FS_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[1\] a permanently disabled " "Pin FS_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[2\] a permanently disabled " "Pin FS_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[3\] a permanently disabled " "Pin FS_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[4\] a permanently disabled " "Pin FS_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[5\] a permanently disabled " "Pin FS_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[6\] a permanently disabled " "Pin FS_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[7\] a permanently disabled " "Pin FS_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[8\] a permanently disabled " "Pin FS_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[9\] a permanently disabled " "Pin FS_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[10\] a permanently disabled " "Pin FS_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[11\] a permanently disabled " "Pin FS_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[12\] a permanently disabled " "Pin FS_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[13\] a permanently disabled " "Pin FS_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[14\] a permanently disabled " "Pin FS_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[15\] a permanently disabled " "Pin FS_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[16\] a permanently disabled " "Pin FS_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[17\] a permanently disabled " "Pin FS_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[18\] a permanently disabled " "Pin FS_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[19\] a permanently disabled " "Pin FS_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[20\] a permanently disabled " "Pin FS_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[21\] a permanently disabled " "Pin FS_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[22\] a permanently disabled " "Pin FS_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[23\] a permanently disabled " "Pin FS_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[24\] a permanently disabled " "Pin FS_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[25\] a permanently disabled " "Pin FS_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[26\] a permanently disabled " "Pin FS_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[27\] a permanently disabled " "Pin FS_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[28\] a permanently disabled " "Pin FS_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[29\] a permanently disabled " "Pin FS_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[30\] a permanently disabled " "Pin FS_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[31\] a permanently disabled " "Pin FS_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FS_DQ[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G_SENSOR_SDAT a permanently disabled " "Pin G_SENSOR_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDAT" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 279 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_N1 a permanently disabled " "Pin HSMC_CLKOUT_N1 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_N1 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_N2 a permanently disabled " "Pin HSMC_CLKOUT_N2 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_N2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_P1 a permanently disabled " "Pin HSMC_CLKOUT_P1 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_P2 a permanently disabled " "Pin HSMC_CLKOUT_P2 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 301 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_D[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_D[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_D[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_D[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_I2C_SDAT a permanently disabled " "Pin HSMC_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_I2C_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_I2C_SDAT" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[0\] a permanently disabled " "Pin HSMC_RX_D_N\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[1\] a permanently disabled " "Pin HSMC_RX_D_N\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[2\] a permanently disabled " "Pin HSMC_RX_D_N\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[3\] a permanently disabled " "Pin HSMC_RX_D_N\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[4\] a permanently disabled " "Pin HSMC_RX_D_N\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[5\] a permanently disabled " "Pin HSMC_RX_D_N\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[6\] a permanently disabled " "Pin HSMC_RX_D_N\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[7\] a permanently disabled " "Pin HSMC_RX_D_N\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[8\] a permanently disabled " "Pin HSMC_RX_D_N\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[9\] a permanently disabled " "Pin HSMC_RX_D_N\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[10\] a permanently disabled " "Pin HSMC_RX_D_N\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[11\] a permanently disabled " "Pin HSMC_RX_D_N\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[12\] a permanently disabled " "Pin HSMC_RX_D_N\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[13\] a permanently disabled " "Pin HSMC_RX_D_N\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[14\] a permanently disabled " "Pin HSMC_RX_D_N\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[15\] a permanently disabled " "Pin HSMC_RX_D_N\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[16\] a permanently disabled " "Pin HSMC_RX_D_N\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[0\] a permanently disabled " "Pin HSMC_RX_D_P\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[1\] a permanently disabled " "Pin HSMC_RX_D_P\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[2\] a permanently disabled " "Pin HSMC_RX_D_P\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[3\] a permanently disabled " "Pin HSMC_RX_D_P\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[4\] a permanently disabled " "Pin HSMC_RX_D_P\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[5\] a permanently disabled " "Pin HSMC_RX_D_P\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[6\] a permanently disabled " "Pin HSMC_RX_D_P\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[7\] a permanently disabled " "Pin HSMC_RX_D_P\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[8\] a permanently disabled " "Pin HSMC_RX_D_P\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[9\] a permanently disabled " "Pin HSMC_RX_D_P\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[10\] a permanently disabled " "Pin HSMC_RX_D_P\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[11\] a permanently disabled " "Pin HSMC_RX_D_P\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[12\] a permanently disabled " "Pin HSMC_RX_D_P\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[13\] a permanently disabled " "Pin HSMC_RX_D_P\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[14\] a permanently disabled " "Pin HSMC_RX_D_P\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[15\] a permanently disabled " "Pin HSMC_RX_D_P\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[16\] a permanently disabled " "Pin HSMC_RX_D_P\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[0\] a permanently disabled " "Pin HSMC_TX_D_N\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[1\] a permanently disabled " "Pin HSMC_TX_D_N\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[2\] a permanently disabled " "Pin HSMC_TX_D_N\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[3\] a permanently disabled " "Pin HSMC_TX_D_N\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[4\] a permanently disabled " "Pin HSMC_TX_D_N\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[5\] a permanently disabled " "Pin HSMC_TX_D_N\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[6\] a permanently disabled " "Pin HSMC_TX_D_N\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[7\] a permanently disabled " "Pin HSMC_TX_D_N\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[8\] a permanently disabled " "Pin HSMC_TX_D_N\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[9\] a permanently disabled " "Pin HSMC_TX_D_N\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[10\] a permanently disabled " "Pin HSMC_TX_D_N\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[11\] a permanently disabled " "Pin HSMC_TX_D_N\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[12\] a permanently disabled " "Pin HSMC_TX_D_N\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[13\] a permanently disabled " "Pin HSMC_TX_D_N\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[14\] a permanently disabled " "Pin HSMC_TX_D_N\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[15\] a permanently disabled " "Pin HSMC_TX_D_N\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[16\] a permanently disabled " "Pin HSMC_TX_D_N\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[0\] a permanently disabled " "Pin HSMC_TX_D_P\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[1\] a permanently disabled " "Pin HSMC_TX_D_P\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[2\] a permanently disabled " "Pin HSMC_TX_D_P\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[3\] a permanently disabled " "Pin HSMC_TX_D_P\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[4\] a permanently disabled " "Pin HSMC_TX_D_P\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[5\] a permanently disabled " "Pin HSMC_TX_D_P\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[6\] a permanently disabled " "Pin HSMC_TX_D_P\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[7\] a permanently disabled " "Pin HSMC_TX_D_P\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[8\] a permanently disabled " "Pin HSMC_TX_D_P\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[9\] a permanently disabled " "Pin HSMC_TX_D_P\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[10\] a permanently disabled " "Pin HSMC_TX_D_P\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[11\] a permanently disabled " "Pin HSMC_TX_D_P\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[12\] a permanently disabled " "Pin HSMC_TX_D_P\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[13\] a permanently disabled " "Pin HSMC_TX_D_P\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[14\] a permanently disabled " "Pin HSMC_TX_D_P\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[15\] a permanently disabled " "Pin HSMC_TX_D_P\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[16\] a permanently disabled " "Pin HSMC_TX_D_P\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 312 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/" { { 0 { 0 ""} 0 3761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1559109412441 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1559109412441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.fit.smsg " "Generated suppressed messages file C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559109417188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 117 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1911 " "Peak virtual memory: 1911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559109428674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 12:57:08 2019 " "Processing ended: Wed May 29 12:57:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559109428674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:53 " "Elapsed time: 00:07:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559109428674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:20 " "Total CPU time (on all processors): 00:10:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559109428674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559109428674 ""}
