<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>QuickSilverIP_LLC</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Fast_IP_Clock_SevenSegController_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_veriloginstantiationtemplate</spirit:name>
        <spirit:displayName>Verilog Instantiation Template</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_veriloginstantiationtemplate_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 05 19:11:53 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:414683a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>SevenSegController_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 05 19:11:53 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:414683a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:414683a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Fast_IP_Clock_SevenSegController_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 05 19:11:53 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:414683a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 05 19:11:54 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:414683a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jul 05 19:14:03 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:414683a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>anode</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NUMDIGITS&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cathode</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NUMDIGITS</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NUMDIGITS">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_veriloginstantiationtemplate_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Fast_IP_Clock_SevenSegController_0_0.vho</spirit:name>
        <spirit:userFileType>vhdlTemplate</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Fast_IP_Clock_SevenSegController_0_0.veo</spirit:name>
        <spirit:userFileType>verilogTemplate</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/df6a/hdl/SevenSegController_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/df6a/hdl/binary_to_bcd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/df6a/hdl/SevenSegController_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Fast_IP_Clock_SevenSegController_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/SevenSegController_v1_0/data/SevenSegController.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SevenSegController_v1_0/data/SevenSegController.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SevenSegController_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SevenSegController_v1_0/src/SevenSegController.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SevenSegController_v1_0/src/SevenSegController.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SevenSegController_v1_0/src/SevenSegController_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Fast_IP_Clock_SevenSegController_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Fast_IP_Clock_SevenSegController_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Fast_IP_Clock_SevenSegController_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Fast_IP_Clock_SevenSegController_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Fast_IP_Clock_SevenSegController_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>8-digit 7 segment LCD controller for Nexys</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Fast_IP_Clock_SevenSegController_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NUMDIGITS</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NUMDIGITS" spirit:minimum="1" spirit:maximum="8" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>SevenSegController_v1.17</xilinx:displayName>
      <xilinx:coreRevision>29</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b65ff1_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e7ae87_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56872404_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed246b4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0c97c4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7cb67d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72bd0852_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766610d4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64613660_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f22b92_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733afb7e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fd9885_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad1cab4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289e8c4f_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11bf220a_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a13764e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576bfc0e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519caf80_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7203c01a_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e81a34e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb75750_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a5f299_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5427c67a_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ecdae4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bec2e1f_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac33577_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46374e38_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53eb9bf7_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500fefdd_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db27a88_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400b3705_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78372935_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653021f4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41716851_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13fe07dd_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5beca2c6_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708fbca_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c8f853_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d27b8bb_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439c1c23_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48cc74e6_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac1e181_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2445164d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132c886b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3801f80e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19514872_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9273871_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e561df4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edcfa36_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad470da_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36485dd9_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453345a2_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d95b28c_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b78dfa2_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3028aa_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c434518_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40fbc8ba_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69894da0_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ba3852_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e3504_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390a51ac_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce0750b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d40cb1d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679c8e1b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5144dbf0_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d98e8ee_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e33b66_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2086611c_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d74e0f_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f958f63_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3baef87e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c93a3c1_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d52f40d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535e52d9_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19547cd5_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6cc4aa_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c488c01_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3901b074_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9ba5a5_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9322f4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa20412_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294e05e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58eb53cd_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a0082e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c7eed0_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6825fe_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd9e184_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce9fe42_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e5b023_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70cdbc42_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6bb70a_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc295f6_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209465d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ee8cad_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd2a405_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e61efb6_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f78109d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b7075c_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19224949_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f97537_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692ce7e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370b34c4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54535c11_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3605c352_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df45776_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff4c99c_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f62ceb9_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a622e92_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1ddac0_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d5ba92_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0ad423_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79399745_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374de433_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f75cdc0_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452298bb_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c375318_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51fa1e10_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25bb5ae4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4954c401_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e2f339_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b198e4e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0ad9c9_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b3752e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d1d8dc_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77bd0778_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332579da_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d8a422_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6158354f_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444a8e05_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75de0e38_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f5426d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c7bee4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659f6091_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20703e01_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412c9ef7_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1b4774_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6baa244d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43283794_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3609e2d8_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b810cf1_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423e1c13_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc63ea5_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13e50e66_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3937c9cb_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae9fc52_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ceb0f9_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3875e87f_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b670d15_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c44ac90_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46fbf640_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407fe69d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c25af4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125da309_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4017e7ef_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29885f70_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f25ef7d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce1b7ac_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ca30f3_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782d73d0_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713eaa3c_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a43f0b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157fc935_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46da6051_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1389c000_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c003bf_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf5ca1_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7ee172_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d02e2_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29cf2b1f_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f35a33_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7611e613_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb21e0b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53de6570_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11efbfb3_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb30556_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70649249_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f80c251_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e26a099_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5360394b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647a69d5_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d98319c_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@563bc89d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e694080_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309c51e9_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fedd92_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76235adc_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42774a6f_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8b026b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3929916_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f34e6c6_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4148be79_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a27a59f_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a5b5a3_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d301fd_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5979af_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3985298a_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66595c5_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4161604c_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@135fb037_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687d4420_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b12f0c_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e250614_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54cb45fc_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de40f7a_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12245aad_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32aa04f0_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6c4ad_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5355185a_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a236cbe_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa08a86_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3753a556_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f713716_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77eb4d89_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3bbd20_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a53a54_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2244ded1_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99beb13_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229fdd56_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5338013b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c9acae_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6c206_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b7989e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba1a69e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e890fa5_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b79309_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7243c39d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c220032_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161b8dc8_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d249f75_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a7e9c5_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4774be7a_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27070170_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509ba872_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbe855d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3d6877_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f23639_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f0e8a9_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c578dd7_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e70967_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b71c80_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c1a830_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0d353e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49faa32c_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0946d6_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9732d4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598b3364_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c879b3b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5888e1b3_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd001a0_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386b0b16_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de3dcc1_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27207fc8_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292f9369_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24384d5a_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119cbd2_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d81769_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4271da_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d290529_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd8a35d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4fceaa_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd35834_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2f20f_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53034d34_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b7a8bc_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331b1196_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69535cb1_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5549eac2_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102b5ee5_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a80a99_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e0d0be_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f5cb4a_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c04149c_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ee6b99_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c44bdd0_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5ddae8_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388a3a5_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd1a77d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a07f8_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d38f0dc_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11654b4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d37cf00_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb86177_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e5089f_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f75207_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212abfac_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d49b29d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d307682_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177042c3_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b64ee0_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209ee797_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e53177a_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3653f63c_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724bd4c1_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f1ae44_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381b1e21_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c78b8f3_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52538823_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fec707b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a6d054_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c63cb61_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353efed4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d48ce9b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f52be7_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7641e39b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e22bd7_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2c15c1_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0d238b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7321a28f_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7885419b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3207f992_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eeab549_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4a384a_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3adf0b9a_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6849ff_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee7a544_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794ae421_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee5c80d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9ca4ba_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9aa3b8_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b4b65c_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743456a0_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fdd713_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474496b4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1009b338_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f04d04e_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da81c67_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3f95fa_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66580c8c_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404a576c_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1005f607_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7472e7_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8eec79_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0d7a69_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18861924_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e83165d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68573436_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fb46e0_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c450a9_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff0b046_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3639d3c6_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff2bf91_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a27ec57_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad1b799_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21bf9fb4_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22934a25_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5658f7d6_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6623ee_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbe1479_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62178d91_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620065c3_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c1019a_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68459ed0_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf794d3_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407088de_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d164b71_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db148d9_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5760ccbb_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2052ae9d_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53698e48_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b826b1_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f00486_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8272d6_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250c9ba0_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d67aff8_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e8f8aa_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b007748_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a0674b_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5ac4f1_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d6a2da_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25699787_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70adc444_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18168554_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c17018_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179b2973_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b255f45_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8205c65_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c292343_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d17afa_ARCHIVE_LOCATION">c:/Users/andrewsi/Documents/GitHub/ip_repo/edit_SevenSegController_v1_0.srcs/sources_1/imports/SevenSegController_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f6addfa9"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="16a36cf2"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="dfb9778b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9d53f3ca"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
