<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>7.593</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>7.593</CP_FINAL>
    <CP_ROUTE>7.593</CP_ROUTE>
    <CP_SYNTH>3.720</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>2.407</SLACK_FINAL>
    <SLACK_ROUTE>2.407</SLACK_ROUTE>
    <SLACK_SYNTH>6.280</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.407</WNS_FINAL>
    <WNS_ROUTE>2.407</WNS_ROUTE>
    <WNS_SYNTH>6.280</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>325</CLB>
      <DSP>110</DSP>
      <FF>1725</FF>
      <LATCH>0</LATCH>
      <LUT>1449</LUT>
      <SRL>96</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>288</BRAM>
      <CLB>14640</CLB>
      <DSP>1248</DSP>
      <FF>234240</FF>
      <LUT>117120</LUT>
      <URAM>64</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="FIR_Cascade_v2" DISPNAME="inst" RTLNAME="FIR_Cascade_v2">
      <SubModules count="7">grp_FIR_filter_1_fu_440 grp_FIR_filter_2_fu_430 grp_FIR_filter_fu_405 grp_FIR_filter_fu_419 ref_tmp_FIR_filter_transposed_fu_449 regslice_both_input_r_U regslice_both_output_r_U</SubModules>
      <Resources DSP="110" FF="1725" LUT="1449"/>
      <LocalResources FF="582" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_filter_1_fu_440" DEPTH="1" TYPE="function" MODULENAME="FIR_filter_1" DISPNAME="grp_FIR_filter_1_fu_440" RTLNAME="FIR_Cascade_v2_FIR_filter_1">
      <SubModules count="2">ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 mac_muladd_16s_16ns_26s_32_4_0_U90</SubModules>
      <Resources DSP="2" FF="305" LUT="153"/>
      <LocalResources FF="305" LUT="111"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91" DEPTH="2" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_10s_32s_32_4_0" DISPNAME="ama_addmuladd_16s_16s_10s_32s_32_4_0_U91" RTLNAME="FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0">
      <Resources DSP="1" LUT="34"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_32s_32_4_0_U91" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_32s_32_4_0_U91" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_32s_32_4_0_U91" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_32s_32_4_0_U91" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_32s_32_4_0_U91" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_filter_1_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U90" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16ns_26s_32_4_0" DISPNAME="mac_muladd_16s_16ns_26s_32_4_0_U90" RTLNAME="FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0">
      <Resources DSP="1" LUT="8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16ns_26s_32_4_0_U90" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16ns_26s_32_4_0_U90" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_filter_2_fu_430" DEPTH="1" TYPE="function" MODULENAME="FIR_filter_2" DISPNAME="grp_FIR_filter_2_fu_430" RTLNAME="FIR_Cascade_v2_FIR_filter_2">
      <SubModules count="3">am_addmul_16s_16s_15ns_32_4_0_U12 ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 ama_addmuladd_16s_16s_14s_32s_32_4_0_U14</SubModules>
      <Resources DSP="3" FF="273" LUT="170"/>
      <LocalResources FF="273" LUT="96"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_filter_2_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12" DEPTH="2" TYPE="resource" MODULENAME="am_addmul_16s_16s_15ns_32_4_0" DISPNAME="am_addmul_16s_16s_15ns_32_4_0_U12" RTLNAME="FIR_Cascade_v2_am_addmul_16s_16s_15ns_32_4_0">
      <Resources DSP="1" LUT="20"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_0_U12" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_0_U12" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_0_U12" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13" DEPTH="2" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_10ns_32s_32_4_0" DISPNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13" RTLNAME="FIR_Cascade_v2_ama_addmuladd_16s_16s_10ns_32s_32_4_0">
      <Resources DSP="1" LUT="8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_4" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" DEPTH="2" TYPE="resource" MODULENAME="ama_addmuladd_16s_16s_14s_32s_32_4_0" DISPNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" RTLNAME="FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0">
      <Resources DSP="1" LUT="46"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3_cast" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_filter_fu_405" DEPTH="1" TYPE="function" MODULENAME="FIR_filter" DISPNAME="grp_FIR_filter_fu_405" RTLNAME="FIR_Cascade_v2_FIR_filter">
      <SubModules count="2">mac_muladd_16s_13s_29s_29_4_0_U2 mac_muladd_16s_15ns_30s_32_4_0_U3</SubModules>
      <Resources DSP="3" FF="131" LUT="121"/>
      <LocalResources FF="131" LUT="64"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_filter_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_13s_29s_29_4_0" DISPNAME="mac_muladd_16s_13s_29s_29_4_0_U2" RTLNAME="FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0">
      <Resources DSP="2" LUT="2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_29s_29_4_0_U2" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_29s_29_4_0_U2" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_29s_29_4_0_U2" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_29s_29_4_0_U2" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_15ns_30s_32_4_0" DISPNAME="mac_muladd_16s_15ns_30s_32_4_0_U3" RTLNAME="FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0">
      <Resources DSP="1" LUT="55"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_30s_32_4_0_U3" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_30s_32_4_0_U3" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32_2" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_30s_32_4_0_U3" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_30s_32_4_0_U3" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_filter_fu_419" DEPTH="1" TYPE="function" MODULENAME="FIR_filter" DISPNAME="grp_FIR_filter_fu_419" RTLNAME="FIR_Cascade_v2_FIR_filter">
      <SubModules count="2">mac_muladd_16s_13s_29s_29_4_0_U2 mac_muladd_16s_15ns_30s_32_4_0_U3</SubModules>
      <Resources DSP="3" FF="121" LUT="46"/>
      <LocalResources FF="121" LUT="31"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_filter_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_13s_29s_29_4_0" DISPNAME="mac_muladd_16s_13s_29s_29_4_0_U2" RTLNAME="FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0">
      <Resources DSP="2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_29s_29_4_0_U2" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_29s_29_4_0_U2" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_29s_29_4_0_U2" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_29s_29_4_0_U2" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_filter_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_15ns_30s_32_4_0" DISPNAME="mac_muladd_16s_15ns_30s_32_4_0_U3" RTLNAME="FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0">
      <Resources DSP="1" LUT="15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_30s_32_4_0_U3" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_30s_32_4_0_U3" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32_2" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_30s_32_4_0_U3" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_30s_32_4_0_U3" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/ref_tmp_FIR_filter_transposed_fu_449" DEPTH="1" TYPE="function" MODULENAME="FIR_filter_transposed" DISPNAME="ref_tmp_FIR_filter_transposed_fu_449" RTLNAME="FIR_Cascade_v2_FIR_filter_transposed">
      <SubModules count="1">mul_16s_8ns_23_1_1_U24</SubModules>
      <Resources DSP="99" FF="241" LUT="893"/>
      <LocalResources DSP="98" FF="241" LUT="893"/>
    </RtlModule>
    <RtlModule CELL="inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_8ns_23_1_1" DISPNAME="mul_16s_8ns_23_1_1_U24" RTLNAME="FIR_Cascade_v2_mul_16s_8ns_23_1_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_23_1_1_U24" SOURCE="FIR_HLS.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_input_r_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_input_r_U" RTLNAME="FIR_Cascade_v2_regslice_both">
      <Resources FF="37" LUT="35"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_r_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_r_U" RTLNAME="FIR_Cascade_v2_regslice_both">
      <Resources FF="35" LUT="30"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="7.020" DATAPATH_LOGIC_DELAY="0.819" DATAPATH_NET_DELAY="6.201" ENDPOINT_PIN="ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[20]" LOGIC_LEVELS="3" MAX_FANOUT="1486" SLACK="2.407" STARTPOINT_PIN="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Cascade_v2.v" LINE_NUMBER="1079" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="ref_tmp_FIR_filter_transposed_fu_449" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 ref_tmp_FIR_filter_transposed_fu_449</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.023" DATAPATH_LOGIC_DELAY="0.819" DATAPATH_NET_DELAY="6.204" ENDPOINT_PIN="ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[21]" LOGIC_LEVELS="3" MAX_FANOUT="1486" SLACK="2.411" STARTPOINT_PIN="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Cascade_v2.v" LINE_NUMBER="1079" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="ref_tmp_FIR_filter_transposed_fu_449" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 ref_tmp_FIR_filter_transposed_fu_449</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.001" DATAPATH_LOGIC_DELAY="0.819" DATAPATH_NET_DELAY="6.182" ENDPOINT_PIN="ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[29]" LOGIC_LEVELS="3" MAX_FANOUT="1486" SLACK="2.420" STARTPOINT_PIN="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Cascade_v2.v" LINE_NUMBER="1079" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="ref_tmp_FIR_filter_transposed_fu_449" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 ref_tmp_FIR_filter_transposed_fu_449</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.969" DATAPATH_LOGIC_DELAY="0.819" DATAPATH_NET_DELAY="6.150" ENDPOINT_PIN="ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[23]" LOGIC_LEVELS="3" MAX_FANOUT="1486" SLACK="2.433" STARTPOINT_PIN="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Cascade_v2.v" LINE_NUMBER="1079" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="ref_tmp_FIR_filter_transposed_fu_449" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 ref_tmp_FIR_filter_transposed_fu_449</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.967" DATAPATH_LOGIC_DELAY="0.819" DATAPATH_NET_DELAY="6.148" ENDPOINT_PIN="ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[25]" LOGIC_LEVELS="3" MAX_FANOUT="1486" SLACK="2.435" STARTPOINT_PIN="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Cascade_v2.v" LINE_NUMBER="1079" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43" MODULE_INSTNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" IS_FUNCINST="0"/>
      <CELL NAME="ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="ref_tmp_FIR_filter_transposed_fu_449" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 ref_tmp_FIR_filter_transposed_fu_449</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/FIR_Cascade_v2_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/FIR_Cascade_v2_failfast_routed.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/FIR_Cascade_v2_power_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/FIR_Cascade_v2_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/FIR_Cascade_v2_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/FIR_Cascade_v2_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/FIR_Cascade_v2_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/FIR_Cascade_v2_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Sun Nov 23 23:07:11 +0100 2025"/>
    <item NAME="Version" VALUE="2024.2 (Build 5238294 on Nov  8 2024)"/>
    <item NAME="Project" VALUE="FIR_Cascade_v2"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xck26-sfvc784-2LV-c"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

