[2025-09-18 01:22:43] START suite=qualcomm_srv trace=srv648_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv648_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2579022 heartbeat IPC: 3.877 cumulative IPC: 3.877 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5004893 heartbeat IPC: 4.122 cumulative IPC: 3.996 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5004893 cumulative IPC: 3.996 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5004893 cumulative IPC: 3.996 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13358413 heartbeat IPC: 1.197 cumulative IPC: 1.197 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21679986 heartbeat IPC: 1.202 cumulative IPC: 1.199 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 29973289 heartbeat IPC: 1.206 cumulative IPC: 1.202 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 38284749 heartbeat IPC: 1.203 cumulative IPC: 1.202 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 46617654 heartbeat IPC: 1.2 cumulative IPC: 1.202 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 54955383 heartbeat IPC: 1.199 cumulative IPC: 1.201 (Simulation time: 00 hr 07 min 53 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv648_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 63399816 heartbeat IPC: 1.184 cumulative IPC: 1.199 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 71858670 heartbeat IPC: 1.182 cumulative IPC: 1.197 (Simulation time: 00 hr 10 min 15 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 80287731 heartbeat IPC: 1.186 cumulative IPC: 1.195 (Simulation time: 00 hr 11 min 24 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 83715624 cumulative IPC: 1.195 (Simulation time: 00 hr 12 min 31 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 83715624 cumulative IPC: 1.195 (Simulation time: 00 hr 12 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv648_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.195 instructions: 100000001 cycles: 83715624
CPU 0 Branch Prediction Accuracy: 92.64% MPKI: 13.07 Average ROB Occupancy at Mispredict: 29.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08596
BRANCH_INDIRECT: 0.372
BRANCH_CONDITIONAL: 11.24
BRANCH_DIRECT_CALL: 0.4211
BRANCH_INDIRECT_CALL: 0.5444
BRANCH_RETURN: 0.4062


====Backend Stall Breakdown====
ROB_STALL: 8891
LQ_STALL: 0
SQ_STALL: 40169


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 335
REPLAY_LOAD: 304
NON_REPLAY_LOAD: 3.5850248

== Total ==
ADDR_TRANS: 335
REPLAY_LOAD: 608
NON_REPLAY_LOAD: 7948

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 2217

cpu0->cpu0_STLB TOTAL        ACCESS:    2118917 HIT:    2118213 MISS:        704 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2118917 HIT:    2118213 MISS:        704 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 145.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9640104 HIT:    8770547 MISS:     869557 MSHR_MERGE:      40424
cpu0->cpu0_L2C LOAD         ACCESS:    7731745 HIT:    6991087 MISS:     740658 MSHR_MERGE:        498
cpu0->cpu0_L2C RFO          ACCESS:     580758 HIT:     525374 MISS:      55384 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     176098 HIT:     116067 MISS:      60031 MSHR_MERGE:      39926
cpu0->cpu0_L2C WRITE        ACCESS:    1150226 HIT:    1137572 MISS:      12654 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1277 HIT:        447 MISS:        830 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     121336 ISSUED:     113597 USEFUL:       1469 USELESS:       6319
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15860275 HIT:    7741386 MISS:    8118889 MSHR_MERGE:    2021057
cpu0->cpu0_L1I LOAD         ACCESS:   15860275 HIT:    7741386 MISS:    8118889 MSHR_MERGE:    2021057
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.92 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   31024734 HIT:   27053307 MISS:    3971427 MSHR_MERGE:    1692820
cpu0->cpu0_L1D LOAD         ACCESS:   16782574 HIT:   14665254 MISS:    2117320 MSHR_MERGE:     483403
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     356559 HIT:     255520 MISS:     101039 MSHR_MERGE:      38385
cpu0->cpu0_L1D WRITE        ACCESS:   13884184 HIT:   12132419 MISS:    1751765 MSHR_MERGE:    1171006
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1417 HIT:        114 MISS:       1303 MSHR_MERGE:         26
cpu0->cpu0_L1D PREFETCH REQUESTED:     554356 ISSUED:     356559 USEFUL:      13228 USELESS:      40942
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.03 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12993705 HIT:   10717112 MISS:    2276593 MSHR_MERGE:    1147262
cpu0->cpu0_ITLB LOAD         ACCESS:   12993705 HIT:   10717112 MISS:    2276593 MSHR_MERGE:    1147262
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.02 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29158895 HIT:   27831810 MISS:    1327085 MSHR_MERGE:     337499
cpu0->cpu0_DTLB LOAD         ACCESS:   29158895 HIT:   27831810 MISS:    1327085 MSHR_MERGE:     337499
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.098 cycles
cpu0->LLC TOTAL        ACCESS:     935542 HIT:     924381 MISS:      11161 MSHR_MERGE:        342
cpu0->LLC LOAD         ACCESS:     740160 HIT:     732189 MISS:       7971 MSHR_MERGE:         49
cpu0->LLC RFO          ACCESS:      55384 HIT:      55345 MISS:         39 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      20105 HIT:      17205 MISS:       2900 MSHR_MERGE:        293
cpu0->LLC WRITE        ACCESS:     119063 HIT:     119055 MISS:          8 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        830 HIT:        587 MISS:        243 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 111.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        114
  ROW_BUFFER_MISS:      10697
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          1
  ROW_BUFFER_MISS:         14
  FULL:          0
Channel 0 REFRESHES ISSUED:       6976

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       539838       535016        67279          635
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           40           70           11
  STLB miss resolved @ L2C                0           36          222          250           16
  STLB miss resolved @ LLC                0           29          202          415           43
  STLB miss resolved @ MEM                0            0           78          114          118

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197974        49191      1524124       137534           18
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            1            7            9
  STLB miss resolved @ L2C                0            0            0            2            2
  STLB miss resolved @ LLC                0            7            8           30            5
  STLB miss resolved @ MEM                0            0            3           16           27
[2025-09-18 01:35:14] END   suite=qualcomm_srv trace=srv648_ap (rc=0)
