m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.0
Eadam_dire_7_segment_decoder
Z0 w1582476627
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/ModelSim
Z5 8C:/Users/adamd/OneDrive - McGill University/McGill - Winter2020/ECSE222/VHDL assignements/Lab6/lab6_submission_260927209_260927810/7_segment_decoder.vhd
Z6 FC:/Users/adamd/OneDrive - McGill University/McGill - Winter2020/ECSE222/VHDL assignements/Lab6/lab6_submission_260927209_260927810/7_segment_decoder.vhd
l0
L5
VoDSem@l;FTEdTgTZhhE<@2
!s100 j@GCiT8TV`Rz;Se[bG8Tj1
Z7 OV;C;10.5b;63
32
Z8 !s110 1586192238
!i10b 1
Z9 !s108 1586192238.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/adamd/OneDrive - McGill University/McGill - Winter2020/ECSE222/VHDL assignements/Lab6/lab6_submission_260927209_260927810/7_segment_decoder.vhd|
Z11 !s107 C:/Users/adamd/OneDrive - McGill University/McGill - Winter2020/ECSE222/VHDL assignements/Lab6/lab6_submission_260927209_260927810/7_segment_decoder.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Adecoder
R1
R2
R3
Z14 DEx4 work 27 adam_dire_7_segment_decoder 0 22 oDSem@l;FTEdTgTZhhE<@2
l12
L11
Z15 V>Y:k:gY;F2f:zAaWkYFUD1
Z16 !s100 SIN98f9;z`:RUEfGc5^hF3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eadam_dire_clock_divider
Z17 w1586098261
Z18 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z19 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
R3
R4
Z20 8C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_clock_divider.vhd
Z21 FC:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_clock_divider.vhd
l0
L6
VQSzhE^VhgaDI58;_GHe0O2
!s100 ?Hhf<J4YU8_QJ0ag3H`Pf1
R7
32
Z22 !s110 1586192237
!i10b 1
Z23 !s108 1586192237.000000
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_clock_divider.vhd|
Z25 !s107 C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_clock_divider.vhd|
!i113 1
R12
R13
Abehavioral
R18
R19
R1
R2
R3
DEx4 work 23 adam_dire_clock_divider 0 22 QSzhE^VhgaDI58;_GHe0O2
l17
L13
VIT:ojB[PDSJ?IGa@GK_XC3
!s100 N0f]WGULDJ5VFVHCAGN9n0
R7
32
R22
!i10b 1
R23
R24
R25
!i113 1
R12
R13
Eadam_dire_clock_divider_vhd_tst
Z26 w1586192063
R2
R3
R4
Z27 8C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_clock_divider.vht
Z28 FC:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_clock_divider.vht
l0
L30
Vo]9;<UP4oYcz4Q^_AgFCX3
!s100 E>X?kl_jT28o2G<=Ze1F@2
R7
32
R22
!i10b 1
R23
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_clock_divider.vht|
Z30 !s107 C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_clock_divider.vht|
!i113 1
R12
R13
Aadam_dire_clock_divider_arch
R2
R3
DEx4 work 31 adam_dire_clock_divider_vhd_tst 0 22 o]9;<UP4oYcz4Q^_AgFCX3
l47
L32
Vff1B=O>C7E`>zf2IocU?H1
!s100 @MX4FhDNXfo:X0aKC3QPn2
R7
32
R22
!i10b 1
R23
R29
R30
!i113 1
R12
R13
Eadam_dire_counter
Z31 w1586029218
R18
R19
R1
R2
R3
R4
Z32 8C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_counter.vhd
Z33 FC:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_counter.vhd
l0
L6
V69]hL2cfehBQRN9k9aQ]K2
!s100 DZD<B3WA1IDDKD1U[G6Do2
R7
32
Z34 !s110 1586192236
!i10b 1
Z35 !s108 1586192236.000000
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_counter.vhd|
Z37 !s107 C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_counter.vhd|
!i113 1
R12
R13
Abehavioral
R18
R19
R1
R2
R3
DEx4 work 17 adam_dire_counter 0 22 69]hL2cfehBQRN9k9aQ]K2
l17
L13
V?RNgkXdT^9a5OA[SYb?Ri3
!s100 LPAPI_4`b_mfQK5[9VJ1B0
R7
32
R34
!i10b 1
R35
R36
R37
!i113 1
R12
R13
Eadam_dire_counter_vhd_tst
Z38 w1586034980
R2
R3
R4
Z39 8C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_counter.vht
Z40 FC:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_counter.vht
l0
L30
VT8]SN_DB[RdE[B6?Q1d>m0
!s100 f:AIdmUm:_aO=Pe_V6n2M0
R7
32
R22
!i10b 1
R23
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_counter.vht|
Z42 !s107 C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_counter.vht|
!i113 1
R12
R13
Aadam_dire_counter_arch
R2
R3
DEx4 work 25 adam_dire_counter_vhd_tst 0 22 T8]SN_DB[RdE[B6?Q1d>m0
l47
L32
VBmW3P[3=>0V_ZKEW8^HIe3
!s100 Z;OAJed]nV^fSH@=aijDz2
R7
32
R22
!i10b 1
R23
R41
R42
!i113 1
R12
R13
Eadam_dire_jkff
Z43 w1586020332
R1
R2
R3
R4
Z44 8C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_jkff.vhd
Z45 FC:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_jkff.vhd
l0
L5
VXcRk[Tl1SZ=gd_Emo2g;l2
!s100 0<B5]dda`C=eoiFO=gm<X3
R7
32
R34
!i10b 1
R35
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_jkff.vhd|
Z47 !s107 C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_jkff.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 14 adam_dire_jkff 0 22 XcRk[Tl1SZ=gd_Emo2g;l2
l15
L12
VLaOZMRNAga4PEdHVb`T843
!s100 ]n58<k5bU>E5DUb]E]^c00
R7
32
R34
!i10b 1
R35
R46
R47
!i113 1
R12
R13
Eadam_dire_jkff_vhd_tst
Z48 w1586022651
R2
R3
R4
Z49 8C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_jkff.vht
Z50 FC:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_jkff.vht
l0
L30
Vj>NR@55ICPe_bfc:>?FP12
!s100 kZC:DBoXRLh2R@Sfo?_hB0
R7
32
R34
!i10b 1
R35
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_jkff.vht|
Z52 !s107 C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_jkff.vht|
!i113 1
R12
R13
Aadam_dire_jkff_arch
R2
R3
DEx4 work 22 adam_dire_jkff_vhd_tst 0 22 j>NR@55ICPe_bfc:>?FP12
l47
L32
VW[SQejAT@TA@Se<6`P88E2
!s100 aMb5;>0H7]dNmjHLb@[aj2
R7
32
R34
!i10b 1
R35
R51
R52
!i113 1
R12
R13
Eadam_dire_wrapper
Z53 w1586047306
R1
R2
R3
R4
Z54 8C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_wrapper.vhd
Z55 FC:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_wrapper.vhd
l0
L5
V4?Gn3kkO2K@YPYk82Rd1W3
!s100 66RoV_;Mg89k]7HOhWj?63
R7
32
R22
!i10b 1
R23
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_wrapper.vhd|
Z57 !s107 C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/adam_dire_wrapper.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 17 adam_dire_wrapper 0 22 4?Gn3kkO2K@YPYk82Rd1W3
l39
L12
V@PgVNL[O_k6?[NdPPcTZW2
!s100 H[WSI[nFQI?`bEk@7mnaz0
R7
32
R22
!i10b 1
R23
R56
R57
!i113 1
R12
R13
Eadam_dire_wrapper_vhd_tst
Z58 w1586192227
R2
R3
R4
Z59 8C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_wrapper.vht
Z60 FC:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_wrapper.vht
l0
L30
VG4gkOGfe`e0GBDcSCO7FM2
!s100 n_E:`nEi@bU`eM3J=1TK<3
R7
32
R8
!i10b 1
R23
Z61 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_wrapper.vht|
Z62 !s107 C:/Users/adamd/Documents/GitHub/ECSE222-VHDL10/simulation/modelsim/adam_dire_wrapper.vht|
!i113 1
R12
R13
Aadam_dire_wrapper_arch
R2
R3
DEx4 work 25 adam_dire_wrapper_vhd_tst 0 22 G4gkOGfe`e0GBDcSCO7FM2
l47
L32
Vb;0N`k;3a>:R1G]IMP9[E2
!s100 ;dY2CJalIlUJR1E8f09`V0
R7
32
R8
!i10b 1
R23
R61
R62
!i113 1
R12
R13
