[13:23:50.468] <TB2>     INFO: *** Welcome to pxar ***
[13:23:50.468] <TB2>     INFO: *** Today: 2016/10/20
[13:23:50.476] <TB2>     INFO: *** Version: 47bc-dirty
[13:23:50.476] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C15.dat
[13:23:50.476] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:23:50.476] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//defaultMaskFile.dat
[13:23:50.476] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters_C15.dat
[13:23:50.554] <TB2>     INFO:         clk: 4
[13:23:50.554] <TB2>     INFO:         ctr: 4
[13:23:50.554] <TB2>     INFO:         sda: 19
[13:23:50.554] <TB2>     INFO:         tin: 9
[13:23:50.554] <TB2>     INFO:         level: 15
[13:23:50.554] <TB2>     INFO:         triggerdelay: 0
[13:23:50.554] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:23:50.554] <TB2>     INFO: Log level: DEBUG
[13:23:50.563] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:23:50.570] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:23:50.574] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:23:50.576] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:23:52.137] <TB2>     INFO: DUT info: 
[13:23:52.137] <TB2>     INFO: The DUT currently contains the following objects:
[13:23:52.137] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:23:52.137] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:23:52.137] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:23:52.137] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:23:52.137] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.137] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.137] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.137] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.137] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.137] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.137] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.138] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.138] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.138] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.138] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.138] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.138] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.138] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.138] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.138] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:23:52.138] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:23:52.139] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:23:52.140] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:23:52.141] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:23:52.141] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:23:52.141] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:23:52.141] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:23:52.141] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:23:52.141] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:23:52.141] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:23:52.141] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:23:52.141] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:23:52.141] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:23:52.141] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:23:52.145] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30875648
[13:23:52.145] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xa840a0
[13:23:52.145] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x9f7770
[13:23:52.145] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7579d94010
[13:23:52.145] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f757ffff510
[13:23:52.145] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30941184 fPxarMemory = 0x7f7579d94010
[13:23:52.146] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[13:23:52.147] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[13:23:52.147] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[13:23:52.147] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:23:52.548] <TB2>     INFO: enter 'restricted' command line mode
[13:23:52.548] <TB2>     INFO: enter test to run
[13:23:52.548] <TB2>     INFO:   test: FPIXTest no parameter change
[13:23:52.548] <TB2>     INFO:   running: fpixtest
[13:23:52.548] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:23:52.551] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:23:52.551] <TB2>     INFO: ######################################################################
[13:23:52.551] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:23:52.551] <TB2>     INFO: ######################################################################
[13:23:52.554] <TB2>     INFO: ######################################################################
[13:23:52.554] <TB2>     INFO: PixTestPretest::doTest()
[13:23:52.554] <TB2>     INFO: ######################################################################
[13:23:52.557] <TB2>     INFO:    ----------------------------------------------------------------------
[13:23:52.557] <TB2>     INFO:    PixTestPretest::programROC() 
[13:23:52.557] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:10.574] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:24:10.574] <TB2>     INFO: IA differences per ROC:  17.7 16.9 17.7 19.3 17.7 16.9 19.3 20.1 20.1 19.3 17.7 17.7 18.5 20.1 18.5 20.1
[13:24:10.641] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:10.641] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:24:10.641] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:11.894] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[13:24:12.395] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:24:12.897] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:24:13.399] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:24:13.900] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:24:14.402] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:24:14.903] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:24:15.405] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:24:15.907] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:24:16.408] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:24:16.910] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:24:17.412] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:24:17.913] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:24:18.415] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:24:18.917] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:24:19.418] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:24:19.672] <TB2>     INFO: Idig [mA/ROC]: 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[13:24:19.672] <TB2>     INFO: Test took 9034 ms.
[13:24:19.672] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:24:19.702] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:19.702] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:24:19.702] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:19.804] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[13:24:19.905] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.1188 mA
[13:24:20.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  83 Ia 24.7188 mA
[13:24:20.106] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  80 Ia 23.9188 mA
[13:24:20.208] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.5188 mA
[13:24:20.309] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  93 Ia 24.7188 mA
[13:24:20.410] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  90 Ia 24.7188 mA
[13:24:20.511] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  87 Ia 23.9188 mA
[13:24:20.613] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.3188 mA
[13:24:20.713] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  88 Ia 24.7188 mA
[13:24:20.814] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  85 Ia 24.7188 mA
[13:24:20.915] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  82 Ia 23.9188 mA
[13:24:21.016] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.9188 mA
[13:24:21.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.3188 mA
[13:24:21.219] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 24.7188 mA
[13:24:21.319] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  85 Ia 23.9188 mA
[13:24:21.421] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.3188 mA
[13:24:21.522] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  88 Ia 23.9188 mA
[13:24:21.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.7188 mA
[13:24:21.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  75 Ia 23.1188 mA
[13:24:21.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 24.7188 mA
[13:24:21.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  77 Ia 23.9188 mA
[13:24:22.027] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.7188 mA
[13:24:22.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  75 Ia 23.9188 mA
[13:24:22.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.7188 mA
[13:24:22.330] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  75 Ia 23.9188 mA
[13:24:22.432] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.9188 mA
[13:24:22.534] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.5188 mA
[13:24:22.634] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  93 Ia 24.7188 mA
[13:24:22.735] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  90 Ia 24.7188 mA
[13:24:22.836] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  87 Ia 24.7188 mA
[13:24:22.937] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  84 Ia 23.1188 mA
[13:24:23.037] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  89 Ia 24.7188 mA
[13:24:23.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  86 Ia 23.9188 mA
[13:24:23.239] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.3188 mA
[13:24:23.340] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  88 Ia 24.7188 mA
[13:24:23.441] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  85 Ia 24.7188 mA
[13:24:23.542] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  82 Ia 23.9188 mA
[13:24:23.643] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[13:24:23.744] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  83 Ia 24.7188 mA
[13:24:23.845] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 23.9188 mA
[13:24:23.946] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.7188 mA
[13:24:24.046] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  75 Ia 24.7188 mA
[13:24:24.148] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  72 Ia 23.1188 mA
[13:24:24.249] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  77 Ia 24.7188 mA
[13:24:24.349] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  74 Ia 23.9188 mA
[13:24:24.451] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[13:24:24.552] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  83 Ia 24.7188 mA
[13:24:24.653] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  80 Ia 23.9188 mA
[13:24:24.754] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.7188 mA
[13:24:24.855] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  75 Ia 23.9188 mA
[13:24:24.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  80
[13:24:24.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  87
[13:24:24.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[13:24:24.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[13:24:24.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  85
[13:24:24.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  88
[13:24:24.884] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  77
[13:24:24.884] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  75
[13:24:24.884] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  75
[13:24:24.884] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[13:24:24.884] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  86
[13:24:24.884] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  82
[13:24:24.885] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[13:24:24.885] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  74
[13:24:24.885] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  80
[13:24:24.885] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  75
[13:24:26.712] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[13:24:26.712] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  20.1  18.5  18.5  19.3  19.3  19.3  19.3
[13:24:26.748] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:26.748] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:24:26.748] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:26.884] <TB2>     INFO: Expecting 231680 events.
[13:24:34.954] <TB2>     INFO: 231680 events read in total (7353ms).
[13:24:35.111] <TB2>     INFO: Test took 8360ms.
[13:24:35.313] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 88 and Delta(CalDel) = 58
[13:24:35.317] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:24:35.320] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 103 and Delta(CalDel) = 61
[13:24:35.324] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 92 and Delta(CalDel) = 61
[13:24:35.328] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 110 and Delta(CalDel) = 61
[13:24:35.331] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 95 and Delta(CalDel) = 63
[13:24:35.334] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 99 and Delta(CalDel) = 67
[13:24:35.338] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 95 and Delta(CalDel) = 63
[13:24:35.341] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 63
[13:24:35.345] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 97 and Delta(CalDel) = 64
[13:24:35.348] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 80 and Delta(CalDel) = 61
[13:24:35.351] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 97 and Delta(CalDel) = 63
[13:24:35.355] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 98 and Delta(CalDel) = 58
[13:24:35.358] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 100 and Delta(CalDel) = 60
[13:24:35.362] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 105 and Delta(CalDel) = 60
[13:24:35.365] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 84 and Delta(CalDel) = 59
[13:24:35.406] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:24:35.443] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:35.443] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:24:35.443] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:35.579] <TB2>     INFO: Expecting 231680 events.
[13:24:43.790] <TB2>     INFO: 231680 events read in total (7497ms).
[13:24:43.795] <TB2>     INFO: Test took 8348ms.
[13:24:43.817] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[13:24:44.134] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[13:24:44.138] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[13:24:44.141] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 30.5
[13:24:44.145] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 31
[13:24:44.148] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[13:24:44.152] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 163 +/- 33.5
[13:24:44.155] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[13:24:44.159] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 31
[13:24:44.162] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31.5
[13:24:44.165] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 31
[13:24:44.169] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 31.5
[13:24:44.172] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[13:24:44.176] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[13:24:44.179] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30.5
[13:24:44.183] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[13:24:44.215] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:24:44.215] <TB2>     INFO: CalDel:      131   144   124   140   129   144   163   143   152   146   147   126   122   126   123   123
[13:24:44.215] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:24:44.219] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C0.dat
[13:24:44.219] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C1.dat
[13:24:44.220] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C2.dat
[13:24:44.220] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C3.dat
[13:24:44.220] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C4.dat
[13:24:44.220] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C5.dat
[13:24:44.220] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C6.dat
[13:24:44.220] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C7.dat
[13:24:44.220] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C8.dat
[13:24:44.220] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C9.dat
[13:24:44.221] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C10.dat
[13:24:44.221] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C11.dat
[13:24:44.221] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C12.dat
[13:24:44.221] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C13.dat
[13:24:44.221] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C14.dat
[13:24:44.221] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters_C15.dat
[13:24:44.221] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:24:44.221] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:24:44.221] <TB2>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[13:24:44.221] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:24:44.309] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:24:44.309] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:24:44.309] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:24:44.309] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:24:44.312] <TB2>     INFO: ######################################################################
[13:24:44.312] <TB2>     INFO: PixTestTiming::doTest()
[13:24:44.312] <TB2>     INFO: ######################################################################
[13:24:44.312] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:44.312] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:24:44.312] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:44.312] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:24:46.208] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:24:48.481] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:24:50.755] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:24:53.027] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:24:55.301] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:24:57.574] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:24:59.846] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:25:02.120] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:25:03.639] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:25:05.159] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:25:06.678] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:25:08.198] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:25:10.471] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:25:12.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:25:15.017] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:25:17.291] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:25:18.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:25:20.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:25:21.852] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:25:23.372] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:25:24.891] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:25:26.411] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:25:27.931] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:25:29.451] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:25:30.971] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:25:32.493] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:25:34.015] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:25:35.538] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:25:37.061] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:25:38.583] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:25:40.105] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:25:41.627] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:25:43.712] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:25:45.232] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:25:46.753] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:25:48.273] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:25:49.794] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:25:51.314] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:25:52.836] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:25:54.357] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:25:56.005] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:25:58.526] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:26:00.047] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:26:01.567] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:26:03.090] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:26:04.610] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:26:06.131] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:26:07.651] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:26:09.925] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:26:12.198] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:26:14.471] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:26:16.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:26:19.017] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:26:21.290] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:26:23.563] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:26:25.837] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:26:28.110] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:26:30.383] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:26:32.656] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:26:34.930] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:26:37.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:26:39.477] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:26:41.751] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:26:44.024] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:26:46.300] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:26:48.573] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:26:50.846] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:26:53.119] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:26:55.392] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:26:57.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:26:59.938] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:27:02.211] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:27:04.484] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:27:06.758] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:27:09.031] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:27:11.304] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:27:13.577] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:27:15.850] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:27:18.123] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:27:20.396] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:27:32.813] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:27:35.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:27:37.359] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:27:39.632] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:27:41.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:27:44.179] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:27:46.451] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:27:48.725] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:27:50.246] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:27:51.767] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:27:53.287] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:27:54.808] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:27:56.329] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:28:09.221] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:28:10.742] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:28:12.263] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:28:13.785] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:28:15.306] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:28:16.827] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:28:18.349] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:28:19.870] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:28:21.391] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:28:22.912] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:28:24.433] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:28:26.706] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:28:39.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:28:40.570] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:28:52.938] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:28:54.459] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:29:06.855] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:29:08.376] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:29:09.896] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:29:12.169] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:29:14.442] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:29:16.715] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:29:18.988] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:29:21.261] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:29:23.535] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:29:25.807] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:29:27.326] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:29:29.600] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:29:31.874] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:29:34.147] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:29:36.420] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:29:38.694] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:29:40.967] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:29:43.240] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:29:45.898] <TB2>     INFO: TBM Phase Settings: 236
[13:29:45.899] <TB2>     INFO: 400MHz Phase: 3
[13:29:45.899] <TB2>     INFO: 160MHz Phase: 7
[13:29:45.899] <TB2>     INFO: Functional Phase Area: 3
[13:29:45.901] <TB2>     INFO: Test took 301589 ms.
[13:29:45.901] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:29:45.902] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:45.902] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:29:45.902] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:45.902] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:29:47.042] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:29:50.818] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:29:54.594] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:29:58.369] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:30:02.145] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:30:05.921] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:30:09.696] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:30:13.472] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:30:14.991] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:30:16.511] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:30:18.031] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:30:19.551] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:30:21.071] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:30:22.591] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:30:24.111] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:30:25.631] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:30:27.151] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:30:29.424] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:30:31.697] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:30:33.971] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:30:36.244] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:30:38.517] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:30:40.037] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:30:42.310] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:30:43.829] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:30:46.102] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:30:48.377] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:30:50.649] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:30:52.923] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:30:55.196] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:30:57.469] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:30:59.743] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:31:01.263] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:31:02.782] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:31:05.056] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:31:07.329] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:31:09.602] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:31:11.876] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:31:14.149] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:31:16.423] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:31:17.942] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:31:20.215] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:31:22.489] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:31:24.763] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:31:27.036] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:31:29.310] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:31:31.583] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:31:33.856] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:31:35.376] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:31:37.649] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:31:39.923] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:31:42.196] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:31:44.469] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:31:46.742] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:31:49.016] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:31:51.291] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:31:52.811] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:31:54.330] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:31:55.850] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:31:57.369] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:31:58.889] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:32:00.409] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:32:01.929] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:32:03.831] <TB2>     INFO: ROC Delay Settings: 228
[13:32:03.831] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:32:03.831] <TB2>     INFO: ROC Port 0 Delay: 4
[13:32:03.831] <TB2>     INFO: ROC Port 1 Delay: 4
[13:32:03.831] <TB2>     INFO: Functional ROC Area: 4
[13:32:03.834] <TB2>     INFO: Test took 137932 ms.
[13:32:03.834] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:32:03.834] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:03.834] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:32:03.834] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:04.974] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4069 4069 4069 4069 4069 4069 4069 4069 e062 c000 a101 80c0 4068 4068 4068 4068 4068 4069 4069 4069 e062 c000 
[13:32:04.974] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4069 4069 4069 4069 4069 4068 4069 4069 e022 c000 a102 8000 4069 4069 4069 4069 4069 4069 4068 4068 e022 c000 
[13:32:04.974] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a103 8040 4069 4069 4069 4069 4069 4068 4068 4068 e022 c000 
[13:32:04.974] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:32:19.207] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:19.207] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:32:33.392] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:33.392] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:32:47.572] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:47.572] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:33:01.696] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:01.696] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:33:15.829] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:15.829] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:33:29.834] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:29.834] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:33:43.877] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:43.877] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:33:57.943] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:57.943] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:34:11.986] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:11.986] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:34:26.097] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:26.482] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:26.497] <TB2>     INFO: Decoding statistics:
[13:34:26.497] <TB2>     INFO:   General information:
[13:34:26.497] <TB2>     INFO: 	 16bit words read:         240000000
[13:34:26.497] <TB2>     INFO: 	 valid events total:       20000000
[13:34:26.497] <TB2>     INFO: 	 empty events:             20000000
[13:34:26.497] <TB2>     INFO: 	 valid events with pixels: 0
[13:34:26.497] <TB2>     INFO: 	 valid pixel hits:         0
[13:34:26.497] <TB2>     INFO:   Event errors: 	           0
[13:34:26.497] <TB2>     INFO: 	 start marker:             0
[13:34:26.497] <TB2>     INFO: 	 stop marker:              0
[13:34:26.497] <TB2>     INFO: 	 overflow:                 0
[13:34:26.497] <TB2>     INFO: 	 invalid 5bit words:       0
[13:34:26.497] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:34:26.497] <TB2>     INFO:   TBM errors: 		           0
[13:34:26.497] <TB2>     INFO: 	 flawed TBM headers:       0
[13:34:26.497] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:34:26.497] <TB2>     INFO: 	 event ID mismatches:      0
[13:34:26.497] <TB2>     INFO:   ROC errors: 		           0
[13:34:26.497] <TB2>     INFO: 	 missing ROC header(s):    0
[13:34:26.497] <TB2>     INFO: 	 misplaced readback start: 0
[13:34:26.497] <TB2>     INFO:   Pixel decoding errors:	   0
[13:34:26.497] <TB2>     INFO: 	 pixel data incomplete:    0
[13:34:26.497] <TB2>     INFO: 	 pixel address:            0
[13:34:26.497] <TB2>     INFO: 	 pulse height fill bit:    0
[13:34:26.497] <TB2>     INFO: 	 buffer corruption:        0
[13:34:26.497] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:26.497] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:34:26.497] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:26.497] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:26.497] <TB2>     INFO:    Read back bit status: 1
[13:34:26.497] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:26.497] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:26.497] <TB2>     INFO:    Timings are good!
[13:34:26.498] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:26.498] <TB2>     INFO: Test took 142664 ms.
[13:34:26.498] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:34:26.498] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:34:26.498] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:34:26.498] <TB2>     INFO: PixTestTiming::doTest took 582189 ms.
[13:34:26.498] <TB2>     INFO: PixTestTiming::doTest() done
[13:34:26.498] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:34:26.498] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:34:26.498] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:34:26.498] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:34:26.498] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:34:26.499] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:34:26.499] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:34:26.847] <TB2>     INFO: ######################################################################
[13:34:26.847] <TB2>     INFO: PixTestAlive::doTest()
[13:34:26.847] <TB2>     INFO: ######################################################################
[13:34:26.850] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:26.850] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:26.850] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:26.852] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:27.197] <TB2>     INFO: Expecting 41600 events.
[13:34:31.251] <TB2>     INFO: 41600 events read in total (3339ms).
[13:34:31.252] <TB2>     INFO: Test took 4400ms.
[13:34:31.260] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:31.260] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:34:31.260] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:34:31.632] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:34:31.632] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:34:31.632] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:34:31.635] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:31.635] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:31.635] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:31.636] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:31.981] <TB2>     INFO: Expecting 41600 events.
[13:34:34.951] <TB2>     INFO: 41600 events read in total (2255ms).
[13:34:34.951] <TB2>     INFO: Test took 3315ms.
[13:34:34.951] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:34.951] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:34:34.951] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:34:34.952] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:34:35.358] <TB2>     INFO: PixTestAlive::maskTest() done
[13:34:35.358] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:34:35.360] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:35.361] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:35.361] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:35.362] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:35.705] <TB2>     INFO: Expecting 41600 events.
[13:34:39.814] <TB2>     INFO: 41600 events read in total (3394ms).
[13:34:39.814] <TB2>     INFO: Test took 4452ms.
[13:34:39.822] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:39.822] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:34:39.822] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:34:40.198] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:34:40.199] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:34:40.199] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:34:40.199] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:34:40.207] <TB2>     INFO: ######################################################################
[13:34:40.207] <TB2>     INFO: PixTestTrim::doTest()
[13:34:40.207] <TB2>     INFO: ######################################################################
[13:34:40.210] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:40.210] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:34:40.210] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:40.286] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:34:40.286] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:34:40.314] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:34:40.314] <TB2>     INFO:     run 1 of 1
[13:34:40.314] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:40.657] <TB2>     INFO: Expecting 5025280 events.
[13:35:25.595] <TB2>     INFO: 1395872 events read in total (44223ms).
[13:36:09.706] <TB2>     INFO: 2777648 events read in total (88334ms).
[13:36:54.078] <TB2>     INFO: 4168472 events read in total (132707ms).
[13:37:20.351] <TB2>     INFO: 5025280 events read in total (158979ms).
[13:37:20.394] <TB2>     INFO: Test took 160080ms.
[13:37:20.452] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:20.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:21.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:23.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:24.692] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:26.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:27.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:28.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:30.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:31.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:32.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:34.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:35.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:37.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:38.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:37:39.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:37:41.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:37:42.550] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 225140736
[13:37:42.553] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8039 minThrLimit = 95.8036 minThrNLimit = 117.735 -> result = 95.8039 -> 95
[13:37:42.554] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9789 minThrLimit = 86.9677 minThrNLimit = 110.592 -> result = 86.9789 -> 86
[13:37:42.554] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.985 minThrLimit = 102.978 minThrNLimit = 133.283 -> result = 102.985 -> 102
[13:37:42.555] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6033 minThrLimit = 97.5938 minThrNLimit = 123.199 -> result = 97.6033 -> 97
[13:37:42.555] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.158 minThrLimit = 102.145 minThrNLimit = 127.708 -> result = 102.158 -> 102
[13:37:42.556] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2181 minThrLimit = 96.1603 minThrNLimit = 120.398 -> result = 96.2181 -> 96
[13:37:42.556] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4673 minThrLimit = 93.4621 minThrNLimit = 115.424 -> result = 93.4673 -> 93
[13:37:42.556] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.26 minThrLimit = 100.132 minThrNLimit = 124.357 -> result = 100.26 -> 100
[13:37:42.557] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9289 minThrLimit = 90.9171 minThrNLimit = 118.303 -> result = 90.9289 -> 90
[13:37:42.557] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.379 minThrLimit = 101.353 minThrNLimit = 126.096 -> result = 101.379 -> 101
[13:37:42.558] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6998 minThrLimit = 92.6868 minThrNLimit = 113.16 -> result = 92.6998 -> 92
[13:37:42.558] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.7383 minThrLimit = 86.7058 minThrNLimit = 113.2 -> result = 86.7383 -> 86
[13:37:42.558] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2427 minThrLimit = 97.241 minThrNLimit = 118.626 -> result = 97.2427 -> 97
[13:37:42.559] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.703 minThrLimit = 104.692 minThrNLimit = 134.011 -> result = 104.703 -> 104
[13:37:42.559] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.546 minThrLimit = 106.521 minThrNLimit = 133.456 -> result = 106.546 -> 106
[13:37:42.560] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1289 minThrLimit = 94.1276 minThrNLimit = 117.47 -> result = 94.1289 -> 94
[13:37:42.560] <TB2>     INFO: ROC 0 VthrComp = 95
[13:37:42.560] <TB2>     INFO: ROC 1 VthrComp = 86
[13:37:42.560] <TB2>     INFO: ROC 2 VthrComp = 102
[13:37:42.560] <TB2>     INFO: ROC 3 VthrComp = 97
[13:37:42.560] <TB2>     INFO: ROC 4 VthrComp = 102
[13:37:42.560] <TB2>     INFO: ROC 5 VthrComp = 96
[13:37:42.560] <TB2>     INFO: ROC 6 VthrComp = 93
[13:37:42.560] <TB2>     INFO: ROC 7 VthrComp = 100
[13:37:42.561] <TB2>     INFO: ROC 8 VthrComp = 90
[13:37:42.561] <TB2>     INFO: ROC 9 VthrComp = 101
[13:37:42.561] <TB2>     INFO: ROC 10 VthrComp = 92
[13:37:42.561] <TB2>     INFO: ROC 11 VthrComp = 86
[13:37:42.561] <TB2>     INFO: ROC 12 VthrComp = 97
[13:37:42.561] <TB2>     INFO: ROC 13 VthrComp = 104
[13:37:42.561] <TB2>     INFO: ROC 14 VthrComp = 106
[13:37:42.561] <TB2>     INFO: ROC 15 VthrComp = 94
[13:37:42.561] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:37:42.561] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:37:42.579] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:37:42.579] <TB2>     INFO:     run 1 of 1
[13:37:42.579] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:42.922] <TB2>     INFO: Expecting 5025280 events.
[13:38:18.961] <TB2>     INFO: 889376 events read in total (35324ms).
[13:38:52.768] <TB2>     INFO: 1776552 events read in total (69131ms).
[13:39:27.816] <TB2>     INFO: 2661960 events read in total (104179ms).
[13:40:02.763] <TB2>     INFO: 3537912 events read in total (139126ms).
[13:40:37.623] <TB2>     INFO: 4408272 events read in total (173986ms).
[13:41:01.930] <TB2>     INFO: 5025280 events read in total (198293ms).
[13:41:01.003] <TB2>     INFO: Test took 199425ms.
[13:41:02.179] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:02.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:04.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:05.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:07.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:08.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:10.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:12.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:13.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:15.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:16.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:18.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:20.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:21.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:23.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:24.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:26.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:27.863] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273240064
[13:41:27.867] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.9026 for pixel 10/8 mean/min/max = 45.3486/32.7033/57.994
[13:41:27.867] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.0093 for pixel 0/9 mean/min/max = 44.7619/33.3211/56.2027
[13:41:27.867] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.1885 for pixel 0/44 mean/min/max = 45.9467/32.6604/59.233
[13:41:27.868] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.851 for pixel 23/3 mean/min/max = 44.4569/32.7013/56.2125
[13:41:27.868] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.0328 for pixel 0/74 mean/min/max = 44.5948/32.0801/57.1095
[13:41:27.869] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 65.6098 for pixel 5/1 mean/min/max = 48.4024/30.7388/66.066
[13:41:27.869] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.2503 for pixel 0/2 mean/min/max = 45.7875/32.2088/59.3662
[13:41:27.870] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.9058 for pixel 22/21 mean/min/max = 44.4163/31.8277/57.0049
[13:41:27.870] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.0814 for pixel 23/2 mean/min/max = 44.6434/34.1463/55.1405
[13:41:27.870] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 60.7102 for pixel 17/1 mean/min/max = 46.4358/32.137/60.7346
[13:41:27.871] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.1154 for pixel 11/17 mean/min/max = 46.3195/33.4621/59.1769
[13:41:27.871] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.3266 for pixel 11/0 mean/min/max = 44.7572/33.1419/56.3724
[13:41:27.871] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.559 for pixel 22/10 mean/min/max = 44.9267/32.157/57.6964
[13:41:27.872] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 62.0458 for pixel 12/1 mean/min/max = 47.9922/33.8918/62.0927
[13:41:27.872] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.6747 for pixel 4/3 mean/min/max = 46.8002/34.9184/58.6819
[13:41:27.873] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.3103 for pixel 2/4 mean/min/max = 44.8138/32.1895/57.4382
[13:41:27.873] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:27.005] <TB2>     INFO: Expecting 411648 events.
[13:41:35.649] <TB2>     INFO: 411648 events read in total (6929ms).
[13:41:35.655] <TB2>     INFO: Expecting 411648 events.
[13:41:43.238] <TB2>     INFO: 411648 events read in total (6916ms).
[13:41:43.247] <TB2>     INFO: Expecting 411648 events.
[13:41:50.981] <TB2>     INFO: 411648 events read in total (7069ms).
[13:41:50.993] <TB2>     INFO: Expecting 411648 events.
[13:41:58.591] <TB2>     INFO: 411648 events read in total (6945ms).
[13:41:58.606] <TB2>     INFO: Expecting 411648 events.
[13:42:06.176] <TB2>     INFO: 411648 events read in total (6919ms).
[13:42:06.193] <TB2>     INFO: Expecting 411648 events.
[13:42:13.599] <TB2>     INFO: 411648 events read in total (6748ms).
[13:42:13.620] <TB2>     INFO: Expecting 411648 events.
[13:42:20.987] <TB2>     INFO: 411648 events read in total (6726ms).
[13:42:21.009] <TB2>     INFO: Expecting 411648 events.
[13:42:28.404] <TB2>     INFO: 411648 events read in total (6740ms).
[13:42:28.429] <TB2>     INFO: Expecting 411648 events.
[13:42:35.871] <TB2>     INFO: 411648 events read in total (6793ms).
[13:42:35.900] <TB2>     INFO: Expecting 411648 events.
[13:42:43.520] <TB2>     INFO: 411648 events read in total (6980ms).
[13:42:43.552] <TB2>     INFO: Expecting 411648 events.
[13:42:51.155] <TB2>     INFO: 411648 events read in total (6968ms).
[13:42:51.189] <TB2>     INFO: Expecting 411648 events.
[13:42:58.831] <TB2>     INFO: 411648 events read in total (7008ms).
[13:42:58.868] <TB2>     INFO: Expecting 411648 events.
[13:43:06.440] <TB2>     INFO: 411648 events read in total (6944ms).
[13:43:06.480] <TB2>     INFO: Expecting 411648 events.
[13:43:14.127] <TB2>     INFO: 411648 events read in total (7016ms).
[13:43:14.170] <TB2>     INFO: Expecting 411648 events.
[13:43:21.705] <TB2>     INFO: 411648 events read in total (6915ms).
[13:43:21.750] <TB2>     INFO: Expecting 411648 events.
[13:43:29.349] <TB2>     INFO: 411648 events read in total (6976ms).
[13:43:29.397] <TB2>     INFO: Test took 121524ms.
[13:43:29.889] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0203 < 35 for itrim = 100; old thr = 34.9296 ... break
[13:43:29.921] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1551 < 35 for itrim+1 = 92; old thr = 34.9032 ... break
[13:43:29.958] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2755 < 35 for itrim = 122; old thr = 33.3336 ... break
[13:43:29.004] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.677 < 35 for itrim = 108; old thr = 33.8347 ... break
[13:43:30.036] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7756 < 35 for itrim+1 = 101; old thr = 34.5335 ... break
[13:43:30.069] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0872 < 35 for itrim = 118; old thr = 34.8511 ... break
[13:43:30.100] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2327 < 35 for itrim+1 = 104; old thr = 34.7678 ... break
[13:43:30.136] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1363 < 35 for itrim = 103; old thr = 33.7634 ... break
[13:43:30.184] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5009 < 35 for itrim+1 = 100; old thr = 34.5849 ... break
[13:43:30.221] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6166 < 35 for itrim+1 = 127; old thr = 34.7124 ... break
[13:43:30.258] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1847 < 35 for itrim = 108; old thr = 34.6463 ... break
[13:43:30.302] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6757 < 35 for itrim+1 = 106; old thr = 34.906 ... break
[13:43:30.337] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4937 < 35 for itrim = 97; old thr = 34.3568 ... break
[13:43:30.380] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.307 < 35 for itrim = 132; old thr = 34.2873 ... break
[13:43:30.416] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0654 < 35 for itrim+1 = 106; old thr = 34.9752 ... break
[13:43:30.452] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6605 < 35 for itrim = 105; old thr = 33.9431 ... break
[13:43:30.529] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:43:30.539] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:30.539] <TB2>     INFO:     run 1 of 1
[13:43:30.540] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:30.883] <TB2>     INFO: Expecting 5025280 events.
[13:44:06.478] <TB2>     INFO: 872024 events read in total (34880ms).
[13:44:41.335] <TB2>     INFO: 1743056 events read in total (69737ms).
[13:45:16.105] <TB2>     INFO: 2612440 events read in total (104507ms).
[13:45:50.700] <TB2>     INFO: 3470776 events read in total (139102ms).
[13:46:25.305] <TB2>     INFO: 4323768 events read in total (173707ms).
[13:46:53.408] <TB2>     INFO: 5025280 events read in total (201810ms).
[13:46:53.492] <TB2>     INFO: Test took 202952ms.
[13:46:53.687] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:54.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:55.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:57.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:58.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:00.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:01.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:03.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:05.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:06.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:08.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:09.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:11.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:12.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:14.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:15.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:17.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:18.899] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275243008
[13:47:18.901] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.424276 .. 49.825649
[13:47:18.976] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 59 (-1/-1) hits flags = 528 (plus default)
[13:47:18.985] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:47:18.985] <TB2>     INFO:     run 1 of 1
[13:47:18.986] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:19.328] <TB2>     INFO: Expecting 1963520 events.
[13:48:00.284] <TB2>     INFO: 1165720 events read in total (40241ms).
[13:48:26.925] <TB2>     INFO: 1963520 events read in total (66882ms).
[13:48:26.942] <TB2>     INFO: Test took 67956ms.
[13:48:26.981] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:27.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:28.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:29.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:30.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:31.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:32.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:33.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:34.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:35.047] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:36.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:37.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:38.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:39.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:40.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:41.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:42.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:43.048] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294961152
[13:48:43.130] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.944761 .. 43.978957
[13:48:43.207] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:48:43.217] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:43.217] <TB2>     INFO:     run 1 of 1
[13:48:43.217] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:43.563] <TB2>     INFO: Expecting 1630720 events.
[13:49:25.102] <TB2>     INFO: 1193608 events read in total (40824ms).
[13:49:40.358] <TB2>     INFO: 1630720 events read in total (56080ms).
[13:49:40.370] <TB2>     INFO: Test took 57153ms.
[13:49:40.400] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:40.469] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:41.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:42.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:43.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:44.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:45.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:46.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:47.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:47.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:48.930] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:49.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:50.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:51.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:52.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:53.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:54.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:55.505] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253558784
[13:49:55.585] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.088787 .. 40.585445
[13:49:55.659] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:49:55.669] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:55.669] <TB2>     INFO:     run 1 of 1
[13:49:55.669] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:56.011] <TB2>     INFO: Expecting 1331200 events.
[13:50:37.844] <TB2>     INFO: 1181912 events read in total (41118ms).
[13:50:43.371] <TB2>     INFO: 1331200 events read in total (46645ms).
[13:50:43.383] <TB2>     INFO: Test took 47713ms.
[13:50:43.409] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:43.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:44.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:45.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:46.221] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:47.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:48.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:48.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:49.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:50.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:51.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:52.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:53.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:54.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:55.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:56.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:57.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:58.121] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293793792
[13:50:58.201] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.714511 .. 40.038163
[13:50:58.277] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:50:58.287] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:58.287] <TB2>     INFO:     run 1 of 1
[13:50:58.287] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:58.629] <TB2>     INFO: Expecting 1264640 events.
[13:51:40.222] <TB2>     INFO: 1167328 events read in total (40878ms).
[13:51:43.964] <TB2>     INFO: 1264640 events read in total (44621ms).
[13:51:43.978] <TB2>     INFO: Test took 45691ms.
[13:51:44.007] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:44.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:45.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:45.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:46.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:47.846] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:48.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:49.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:50.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:51.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:52.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:53.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:54.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:55.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:56.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:57.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:58.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:59.191] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337539072
[13:51:59.274] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:51:59.274] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:51:59.284] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:51:59.284] <TB2>     INFO:     run 1 of 1
[13:51:59.284] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:59.628] <TB2>     INFO: Expecting 1364480 events.
[13:52:38.558] <TB2>     INFO: 1074576 events read in total (38216ms).
[13:52:49.380] <TB2>     INFO: 1364480 events read in total (49038ms).
[13:52:49.393] <TB2>     INFO: Test took 50109ms.
[13:52:49.426] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:49.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:50.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:51.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:52.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:53.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:54.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:55.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:56.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:57.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:58.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:59.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:00.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:01.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:02.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:03.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:03.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:04.967] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357310464
[13:53:04.004] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C0.dat
[13:53:04.004] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C1.dat
[13:53:04.004] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C2.dat
[13:53:04.004] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C3.dat
[13:53:04.004] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C4.dat
[13:53:04.004] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C5.dat
[13:53:04.004] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C6.dat
[13:53:04.005] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C7.dat
[13:53:04.005] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C8.dat
[13:53:04.005] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C9.dat
[13:53:04.005] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C10.dat
[13:53:04.005] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C11.dat
[13:53:04.005] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C12.dat
[13:53:04.005] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C13.dat
[13:53:04.005] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C14.dat
[13:53:04.005] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C15.dat
[13:53:04.005] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C0.dat
[13:53:05.012] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C1.dat
[13:53:05.021] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C2.dat
[13:53:05.028] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C3.dat
[13:53:05.035] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C4.dat
[13:53:05.042] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C5.dat
[13:53:05.049] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C6.dat
[13:53:05.056] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C7.dat
[13:53:05.063] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C8.dat
[13:53:05.070] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C9.dat
[13:53:05.077] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C10.dat
[13:53:05.085] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C11.dat
[13:53:05.092] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C12.dat
[13:53:05.099] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C13.dat
[13:53:05.106] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C14.dat
[13:53:05.113] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//trimParameters35_C15.dat
[13:53:05.120] <TB2>     INFO: PixTestTrim::trimTest() done
[13:53:05.120] <TB2>     INFO: vtrim:     100  92 122 108 101 118 104 103 100 127 108 106  97 132 106 105 
[13:53:05.120] <TB2>     INFO: vthrcomp:   95  86 102  97 102  96  93 100  90 101  92  86  97 104 106  94 
[13:53:05.120] <TB2>     INFO: vcal mean:  34.94  34.86  34.95  34.93  34.93  34.92  34.93  34.93  34.99  34.96  34.94  34.90  34.96  34.96  34.97  34.94 
[13:53:05.120] <TB2>     INFO: vcal RMS:    0.81   0.76   0.82   0.79   0.85   0.92   0.82   0.86   0.75   0.91   0.84   0.81   0.83   0.86   0.81   0.82 
[13:53:05.120] <TB2>     INFO: bits mean:   9.34   9.34   9.18   9.70   9.69   9.16   9.26  10.18   9.30   9.53   9.11   9.56   9.64   8.78   8.47   9.77 
[13:53:05.120] <TB2>     INFO: bits RMS:    2.70   2.71   2.72   2.65   2.69   2.79   2.75   2.49   2.53   2.65   2.63   2.65   2.71   2.57   2.62   2.63 
[13:53:05.132] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:05.132] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:53:05.132] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:05.135] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:53:05.135] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:53:05.145] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:53:05.145] <TB2>     INFO:     run 1 of 1
[13:53:05.146] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:05.488] <TB2>     INFO: Expecting 4160000 events.
[13:53:52.627] <TB2>     INFO: 1160750 events read in total (46424ms).
[13:54:38.257] <TB2>     INFO: 2307650 events read in total (92054ms).
[13:55:24.068] <TB2>     INFO: 3438730 events read in total (137865ms).
[13:55:53.147] <TB2>     INFO: 4160000 events read in total (166944ms).
[13:55:53.196] <TB2>     INFO: Test took 168050ms.
[13:55:53.316] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:53.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:55.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:57.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:59.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:01.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:03.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:04.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:06.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:08.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:10.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:12.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:14.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:16.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:18.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:20.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:22.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:24.029] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387022848
[13:56:24.029] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:56:24.102] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:56:24.102] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[13:56:24.113] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:56:24.113] <TB2>     INFO:     run 1 of 1
[13:56:24.113] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:24.458] <TB2>     INFO: Expecting 3494400 events.
[13:57:12.595] <TB2>     INFO: 1223880 events read in total (47422ms).
[13:57:58.448] <TB2>     INFO: 2423390 events read in total (93275ms).
[13:58:40.101] <TB2>     INFO: 3494400 events read in total (134928ms).
[13:58:40.141] <TB2>     INFO: Test took 136028ms.
[13:58:40.228] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:40.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:42.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:43.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:45.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:47.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:48.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:50.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:52.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:54.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:55.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:57.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:59.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:01.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:02.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:04.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:06.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:08.151] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387117056
[13:59:08.152] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:59:08.225] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:59:08.225] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[13:59:08.235] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:59:08.235] <TB2>     INFO:     run 1 of 1
[13:59:08.235] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:08.578] <TB2>     INFO: Expecting 3224000 events.
[13:59:58.916] <TB2>     INFO: 1288645 events read in total (49623ms).
[14:00:46.555] <TB2>     INFO: 2545235 events read in total (97262ms).
[14:01:13.156] <TB2>     INFO: 3224000 events read in total (123863ms).
[14:01:13.190] <TB2>     INFO: Test took 124956ms.
[14:01:13.263] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:13.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:15.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:16.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:18.404] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:20.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:21.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:23.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:25.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:26.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:28.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:30.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:31.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:33.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:34.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:36.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:38.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:39.896] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387117056
[14:01:39.897] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:01:39.970] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:01:39.970] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:01:39.981] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:39.981] <TB2>     INFO:     run 1 of 1
[14:01:39.981] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:40.324] <TB2>     INFO: Expecting 3224000 events.
[14:02:30.433] <TB2>     INFO: 1288045 events read in total (49395ms).
[14:03:18.582] <TB2>     INFO: 2544785 events read in total (97544ms).
[14:03:45.538] <TB2>     INFO: 3224000 events read in total (124501ms).
[14:03:45.571] <TB2>     INFO: Test took 125590ms.
[14:03:45.642] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:45.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:47.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:49.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:50.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:52.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:53.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:55.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:57.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:58.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:00.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:02.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:03.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:05.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:06.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:08.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:10.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:11.794] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387117056
[14:04:11.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:04:11.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:04:11.870] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:04:11.880] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:04:11.880] <TB2>     INFO:     run 1 of 1
[14:04:11.880] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:12.229] <TB2>     INFO: Expecting 3244800 events.
[14:05:02.291] <TB2>     INFO: 1282610 events read in total (49347ms).
[14:05:50.727] <TB2>     INFO: 2533960 events read in total (97783ms).
[14:06:18.641] <TB2>     INFO: 3244800 events read in total (125697ms).
[14:06:18.684] <TB2>     INFO: Test took 126805ms.
[14:06:18.757] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:18.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:20.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:22.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:23.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:25.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:27.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:28.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:30.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:32.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:34.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:35.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:37.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:39.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:40.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:42.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:43.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:45.643] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324186112
[14:06:45.644] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.59929, thr difference RMS: 1.67476
[14:06:45.644] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.63504, thr difference RMS: 1.35452
[14:06:45.644] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.15607, thr difference RMS: 1.68788
[14:06:45.644] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.72083, thr difference RMS: 1.59426
[14:06:45.645] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.0449, thr difference RMS: 1.7373
[14:06:45.645] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.5993, thr difference RMS: 1.77754
[14:06:45.645] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.71791, thr difference RMS: 1.42608
[14:06:45.645] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.18347, thr difference RMS: 1.54703
[14:06:45.645] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.67689, thr difference RMS: 1.26535
[14:06:45.646] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.04258, thr difference RMS: 1.46898
[14:06:45.646] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.45906, thr difference RMS: 1.59998
[14:06:45.646] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.69472, thr difference RMS: 1.48094
[14:06:45.646] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.99774, thr difference RMS: 1.66663
[14:06:45.646] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.46757, thr difference RMS: 1.43381
[14:06:45.647] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.7907, thr difference RMS: 1.24805
[14:06:45.647] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.21945, thr difference RMS: 1.5537
[14:06:45.647] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.58394, thr difference RMS: 1.69419
[14:06:45.647] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.58474, thr difference RMS: 1.31796
[14:06:45.647] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.10224, thr difference RMS: 1.69407
[14:06:45.648] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.72898, thr difference RMS: 1.61228
[14:06:45.648] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.0877, thr difference RMS: 1.76952
[14:06:45.648] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.646, thr difference RMS: 1.8345
[14:06:45.648] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.64785, thr difference RMS: 1.40309
[14:06:45.648] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.18767, thr difference RMS: 1.54167
[14:06:45.648] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.65533, thr difference RMS: 1.25782
[14:06:45.649] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.91583, thr difference RMS: 1.46433
[14:06:45.649] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.43876, thr difference RMS: 1.61159
[14:06:45.649] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.66069, thr difference RMS: 1.47944
[14:06:45.649] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.0247, thr difference RMS: 1.65148
[14:06:45.649] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.49145, thr difference RMS: 1.43245
[14:06:45.650] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.78595, thr difference RMS: 1.2489
[14:06:45.650] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.24368, thr difference RMS: 1.54838
[14:06:45.650] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.60991, thr difference RMS: 1.69302
[14:06:45.650] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.62603, thr difference RMS: 1.31529
[14:06:45.650] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.07372, thr difference RMS: 1.70586
[14:06:45.651] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.78216, thr difference RMS: 1.5722
[14:06:45.651] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.1324, thr difference RMS: 1.74696
[14:06:45.651] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.693, thr difference RMS: 1.83938
[14:06:45.651] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.68438, thr difference RMS: 1.4054
[14:06:45.651] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.3132, thr difference RMS: 1.5341
[14:06:45.651] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.71183, thr difference RMS: 1.28028
[14:06:45.652] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.88894, thr difference RMS: 1.47258
[14:06:45.652] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.4849, thr difference RMS: 1.6033
[14:06:45.652] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.77442, thr difference RMS: 1.49184
[14:06:45.652] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.0767, thr difference RMS: 1.65511
[14:06:45.652] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.55253, thr difference RMS: 1.42713
[14:06:45.653] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.81439, thr difference RMS: 1.2344
[14:06:45.653] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.35104, thr difference RMS: 1.54567
[14:06:45.653] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.71858, thr difference RMS: 1.6935
[14:06:45.653] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.63683, thr difference RMS: 1.30689
[14:06:45.653] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.10388, thr difference RMS: 1.69088
[14:06:45.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.90018, thr difference RMS: 1.60641
[14:06:45.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.1795, thr difference RMS: 1.74874
[14:06:45.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.7601, thr difference RMS: 1.8214
[14:06:45.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.71194, thr difference RMS: 1.42642
[14:06:45.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.40703, thr difference RMS: 1.53603
[14:06:45.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.73553, thr difference RMS: 1.2711
[14:06:45.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.86404, thr difference RMS: 1.45754
[14:06:45.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.42914, thr difference RMS: 1.6245
[14:06:45.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.81844, thr difference RMS: 1.48587
[14:06:45.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.0319, thr difference RMS: 1.67353
[14:06:45.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.57761, thr difference RMS: 1.42008
[14:06:45.656] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.87887, thr difference RMS: 1.25102
[14:06:45.656] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.40512, thr difference RMS: 1.56174
[14:06:45.761] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:06:45.763] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1925 seconds
[14:06:45.764] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:06:46.467] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:06:46.467] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:06:46.470] <TB2>     INFO: ######################################################################
[14:06:46.470] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:06:46.470] <TB2>     INFO: ######################################################################
[14:06:46.470] <TB2>     INFO:    ----------------------------------------------------------------------
[14:06:46.470] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:06:46.470] <TB2>     INFO:    ----------------------------------------------------------------------
[14:06:46.470] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:06:46.480] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:06:46.480] <TB2>     INFO:     run 1 of 1
[14:06:46.480] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:46.822] <TB2>     INFO: Expecting 59072000 events.
[14:07:15.356] <TB2>     INFO: 1072400 events read in total (27819ms).
[14:07:43.688] <TB2>     INFO: 2141600 events read in total (56151ms).
[14:08:10.134] <TB2>     INFO: 3212000 events read in total (82597ms).
[14:08:37.796] <TB2>     INFO: 4282800 events read in total (110259ms).
[14:09:06.030] <TB2>     INFO: 5350800 events read in total (138493ms).
[14:09:31.988] <TB2>     INFO: 6420200 events read in total (164451ms).
[14:10:00.059] <TB2>     INFO: 7491400 events read in total (192522ms).
[14:10:28.096] <TB2>     INFO: 8560400 events read in total (220559ms).
[14:10:54.524] <TB2>     INFO: 9629000 events read in total (246987ms).
[14:11:22.529] <TB2>     INFO: 10700400 events read in total (274992ms).
[14:11:49.460] <TB2>     INFO: 11768600 events read in total (301923ms).
[14:12:17.308] <TB2>     INFO: 12836800 events read in total (329771ms).
[14:12:45.486] <TB2>     INFO: 13909600 events read in total (357949ms).
[14:13:13.578] <TB2>     INFO: 14977400 events read in total (386041ms).
[14:13:41.736] <TB2>     INFO: 16045200 events read in total (414199ms).
[14:14:09.981] <TB2>     INFO: 17117400 events read in total (442444ms).
[14:14:38.179] <TB2>     INFO: 18186400 events read in total (470642ms).
[14:15:06.360] <TB2>     INFO: 19255200 events read in total (498823ms).
[14:15:34.515] <TB2>     INFO: 20327200 events read in total (526978ms).
[14:16:02.637] <TB2>     INFO: 21395400 events read in total (555100ms).
[14:16:30.772] <TB2>     INFO: 22463400 events read in total (583235ms).
[14:16:58.902] <TB2>     INFO: 23535400 events read in total (611365ms).
[14:17:27.041] <TB2>     INFO: 24604400 events read in total (639504ms).
[14:17:55.111] <TB2>     INFO: 25671800 events read in total (667574ms).
[14:18:23.363] <TB2>     INFO: 26741600 events read in total (695826ms).
[14:18:51.589] <TB2>     INFO: 27812600 events read in total (724052ms).
[14:19:19.853] <TB2>     INFO: 28881200 events read in total (752316ms).
[14:19:48.070] <TB2>     INFO: 29952200 events read in total (780533ms).
[14:20:16.252] <TB2>     INFO: 31021600 events read in total (808715ms).
[14:20:44.426] <TB2>     INFO: 32089200 events read in total (836889ms).
[14:21:12.627] <TB2>     INFO: 33158200 events read in total (865090ms).
[14:21:40.967] <TB2>     INFO: 34230400 events read in total (893430ms).
[14:22:09.030] <TB2>     INFO: 35298400 events read in total (921493ms).
[14:22:37.253] <TB2>     INFO: 36366200 events read in total (949716ms).
[14:23:05.596] <TB2>     INFO: 37438200 events read in total (978059ms).
[14:23:33.753] <TB2>     INFO: 38506400 events read in total (1006216ms).
[14:24:01.965] <TB2>     INFO: 39574800 events read in total (1034428ms).
[14:24:30.145] <TB2>     INFO: 40646800 events read in total (1062608ms).
[14:24:58.323] <TB2>     INFO: 41715000 events read in total (1090786ms).
[14:25:26.444] <TB2>     INFO: 42782800 events read in total (1118907ms).
[14:25:54.623] <TB2>     INFO: 43852800 events read in total (1147086ms).
[14:26:22.908] <TB2>     INFO: 44923600 events read in total (1175371ms).
[14:26:51.068] <TB2>     INFO: 45991400 events read in total (1203531ms).
[14:27:19.343] <TB2>     INFO: 47059000 events read in total (1231806ms).
[14:27:47.507] <TB2>     INFO: 48130000 events read in total (1259970ms).
[14:28:15.656] <TB2>     INFO: 49198400 events read in total (1288119ms).
[14:28:43.856] <TB2>     INFO: 50266000 events read in total (1316319ms).
[14:29:12.082] <TB2>     INFO: 51333000 events read in total (1344545ms).
[14:29:40.220] <TB2>     INFO: 52403200 events read in total (1372683ms).
[14:30:08.330] <TB2>     INFO: 53471800 events read in total (1400793ms).
[14:30:36.544] <TB2>     INFO: 54539600 events read in total (1429007ms).
[14:31:04.747] <TB2>     INFO: 55608000 events read in total (1457210ms).
[14:31:32.864] <TB2>     INFO: 56676600 events read in total (1485327ms).
[14:32:01.036] <TB2>     INFO: 57744600 events read in total (1513499ms).
[14:32:30.271] <TB2>     INFO: 58813000 events read in total (1542734ms).
[14:32:38.914] <TB2>     INFO: 59072000 events read in total (1551377ms).
[14:33:13.607] <TB2>     INFO: Test took 1587147ms.
[14:33:20.668] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:29.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:29.242] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:31.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:31.319] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:32.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:32.476] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:33.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:33.641] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:34.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:34.804] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:35.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:35.979] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:37.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:37.130] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:38.300] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:38.314] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:39.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:39.485] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:40.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:40.636] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:41.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:41.805] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:42.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:42.974] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:44.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:44.088] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:45.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:45.290] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:46.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:46.522] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:47.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:47.727] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:49.184] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247222272
[14:33:49.235] <TB2>     INFO: PixTestScurves::scurves() done 
[14:33:49.235] <TB2>     INFO: Vcal mean:  35.09  35.04  35.07  35.02  35.05  35.07  35.04  35.06  35.05  35.09  35.10  35.08  35.02  35.04  35.10  35.09 
[14:33:49.235] <TB2>     INFO: Vcal RMS:    0.68   0.64   0.68   0.68   0.72   0.80   0.70   0.76   0.61   0.81   0.70   0.67   0.70   0.74   0.68   0.72 
[14:33:49.270] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:33:49.658] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:33:49.658] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:33:49.658] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:33:49.658] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:33:49.658] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:33:49.741] <TB2>     INFO: ######################################################################
[14:33:49.741] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:33:49.741] <TB2>     INFO: ######################################################################
[14:33:49.904] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:33:50.253] <TB2>     INFO: Expecting 41600 events.
[14:33:54.448] <TB2>     INFO: 41600 events read in total (3385ms).
[14:33:54.449] <TB2>     INFO: Test took 4545ms.
[14:33:54.457] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:54.457] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:33:54.457] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:33:54.555] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:33:54.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:33:54.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:33:54.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:33:54.803] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:33:55.156] <TB2>     INFO: Expecting 41600 events.
[14:33:59.360] <TB2>     INFO: 41600 events read in total (3489ms).
[14:33:59.361] <TB2>     INFO: Test took 4550ms.
[14:33:59.368] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:59.368] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:33:59.368] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:33:59.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.412
[14:33:59.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[14:33:59.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.583
[14:33:59.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:33:59.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.699
[14:33:59.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 165
[14:33:59.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.435
[14:33:59.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 178
[14:33:59.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.657
[14:33:59.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 167
[14:33:59.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.852
[14:33:59.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 161
[14:33:59.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.137
[14:33:59.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 167
[14:33:59.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.008
[14:33:59.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[14:33:59.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.01
[14:33:59.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,8] phvalue 195
[14:33:59.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.164
[14:33:59.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[14:33:59.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 156.193
[14:33:59.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 156
[14:33:59.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.788
[14:33:59.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 178
[14:33:59.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.065
[14:33:59.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 193
[14:33:59.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.393
[14:33:59.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 167
[14:33:59.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.979
[14:33:59.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 171
[14:33:59.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.388
[14:33:59.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 174
[14:33:59.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:33:59.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:33:59.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:33:59.444] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:33:59.786] <TB2>     INFO: Expecting 41600 events.
[14:34:03.911] <TB2>     INFO: 41600 events read in total (3411ms).
[14:34:03.912] <TB2>     INFO: Test took 4468ms.
[14:34:03.919] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:03.920] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:34:03.920] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:34:03.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:34:03.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 44minph_roc = 10
[14:34:03.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0732
[14:34:03.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[14:34:03.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7275
[14:34:03.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 71
[14:34:03.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.3205
[14:34:03.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 57
[14:34:03.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7757
[14:34:03.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,68] phvalue 81
[14:34:03.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9759
[14:34:03.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 60
[14:34:03.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.221
[14:34:03.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 49
[14:34:03.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.2294
[14:34:03.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 66
[14:34:03.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9513
[14:34:03.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 75
[14:34:03.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.0588
[14:34:03.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 87
[14:34:03.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.4099
[14:34:03.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 73
[14:34:03.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 46.4172
[14:34:03.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 47
[14:34:03.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.4104
[14:34:03.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 75
[14:34:03.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.213
[14:34:03.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 84
[14:34:03.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.4838
[14:34:03.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 65
[14:34:03.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.901
[14:34:03.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 61
[14:34:03.927] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3245
[14:34:03.927] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[14:34:03.928] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[14:34:04.329] <TB2>     INFO: Expecting 2560 events.
[14:34:05.302] <TB2>     INFO: 2560 events read in total (258ms).
[14:34:05.302] <TB2>     INFO: Test took 1374ms.
[14:34:05.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:05.336] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 1 1
[14:34:05.810] <TB2>     INFO: Expecting 2560 events.
[14:34:06.766] <TB2>     INFO: 2560 events read in total (241ms).
[14:34:06.767] <TB2>     INFO: Test took 1431ms.
[14:34:06.767] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:06.767] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 2 2
[14:34:07.274] <TB2>     INFO: Expecting 2560 events.
[14:34:08.231] <TB2>     INFO: 2560 events read in total (242ms).
[14:34:08.231] <TB2>     INFO: Test took 1464ms.
[14:34:08.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:08.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 68, 3 3
[14:34:08.739] <TB2>     INFO: Expecting 2560 events.
[14:34:09.694] <TB2>     INFO: 2560 events read in total (241ms).
[14:34:09.695] <TB2>     INFO: Test took 1463ms.
[14:34:09.695] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:09.695] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[14:34:10.202] <TB2>     INFO: Expecting 2560 events.
[14:34:11.159] <TB2>     INFO: 2560 events read in total (242ms).
[14:34:11.159] <TB2>     INFO: Test took 1464ms.
[14:34:11.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:11.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 5 5
[14:34:11.667] <TB2>     INFO: Expecting 2560 events.
[14:34:12.623] <TB2>     INFO: 2560 events read in total (241ms).
[14:34:12.624] <TB2>     INFO: Test took 1464ms.
[14:34:12.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:12.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 6 6
[14:34:13.131] <TB2>     INFO: Expecting 2560 events.
[14:34:14.087] <TB2>     INFO: 2560 events read in total (241ms).
[14:34:14.087] <TB2>     INFO: Test took 1463ms.
[14:34:14.088] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:14.088] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[14:34:14.595] <TB2>     INFO: Expecting 2560 events.
[14:34:15.552] <TB2>     INFO: 2560 events read in total (242ms).
[14:34:15.552] <TB2>     INFO: Test took 1464ms.
[14:34:15.552] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:15.553] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 8 8
[14:34:16.060] <TB2>     INFO: Expecting 2560 events.
[14:34:17.017] <TB2>     INFO: 2560 events read in total (242ms).
[14:34:17.017] <TB2>     INFO: Test took 1464ms.
[14:34:17.018] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:17.018] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 9 9
[14:34:17.525] <TB2>     INFO: Expecting 2560 events.
[14:34:18.483] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:18.483] <TB2>     INFO: Test took 1465ms.
[14:34:18.483] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:18.483] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 10 10
[14:34:18.991] <TB2>     INFO: Expecting 2560 events.
[14:34:19.947] <TB2>     INFO: 2560 events read in total (242ms).
[14:34:19.947] <TB2>     INFO: Test took 1464ms.
[14:34:19.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:19.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 11 11
[14:34:20.455] <TB2>     INFO: Expecting 2560 events.
[14:34:21.413] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:21.413] <TB2>     INFO: Test took 1465ms.
[14:34:21.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:21.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 12 12
[14:34:21.921] <TB2>     INFO: Expecting 2560 events.
[14:34:22.878] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:22.879] <TB2>     INFO: Test took 1466ms.
[14:34:22.879] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:22.879] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[14:34:23.387] <TB2>     INFO: Expecting 2560 events.
[14:34:24.345] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:24.345] <TB2>     INFO: Test took 1466ms.
[14:34:24.345] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:24.346] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 14 14
[14:34:24.853] <TB2>     INFO: Expecting 2560 events.
[14:34:25.809] <TB2>     INFO: 2560 events read in total (241ms).
[14:34:25.810] <TB2>     INFO: Test took 1464ms.
[14:34:25.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:25.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 15 15
[14:34:26.317] <TB2>     INFO: Expecting 2560 events.
[14:34:27.278] <TB2>     INFO: 2560 events read in total (246ms).
[14:34:27.278] <TB2>     INFO: Test took 1468ms.
[14:34:27.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:27.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:34:27.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:34:27.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:34:27.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:34:27.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[14:34:27.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:34:27.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[14:34:27.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[14:34:27.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:34:27.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:34:27.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[14:34:27.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:34:27.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:34:27.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[14:34:27.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:34:27.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:34:27.309] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:27.789] <TB2>     INFO: Expecting 655360 events.
[14:34:40.616] <TB2>     INFO: 655360 events read in total (12113ms).
[14:34:40.627] <TB2>     INFO: Expecting 655360 events.
[14:34:52.175] <TB2>     INFO: 655360 events read in total (11021ms).
[14:34:52.190] <TB2>     INFO: Expecting 655360 events.
[14:35:03.773] <TB2>     INFO: 655360 events read in total (11035ms).
[14:35:03.795] <TB2>     INFO: Expecting 655360 events.
[14:35:15.320] <TB2>     INFO: 655360 events read in total (10998ms).
[14:35:15.344] <TB2>     INFO: Expecting 655360 events.
[14:35:27.016] <TB2>     INFO: 655360 events read in total (11123ms).
[14:35:27.046] <TB2>     INFO: Expecting 655360 events.
[14:35:38.583] <TB2>     INFO: 655360 events read in total (10994ms).
[14:35:38.614] <TB2>     INFO: Expecting 655360 events.
[14:35:50.151] <TB2>     INFO: 655360 events read in total (10994ms).
[14:35:50.187] <TB2>     INFO: Expecting 655360 events.
[14:36:02.131] <TB2>     INFO: 655360 events read in total (11403ms).
[14:36:02.173] <TB2>     INFO: Expecting 655360 events.
[14:36:13.744] <TB2>     INFO: 655360 events read in total (11044ms).
[14:36:13.790] <TB2>     INFO: Expecting 655360 events.
[14:36:25.512] <TB2>     INFO: 655360 events read in total (11195ms).
[14:36:25.561] <TB2>     INFO: Expecting 655360 events.
[14:36:37.107] <TB2>     INFO: 655360 events read in total (11020ms).
[14:36:37.162] <TB2>     INFO: Expecting 655360 events.
[14:36:48.590] <TB2>     INFO: 655360 events read in total (10901ms).
[14:36:48.647] <TB2>     INFO: Expecting 655360 events.
[14:37:00.216] <TB2>     INFO: 655360 events read in total (11042ms).
[14:37:00.278] <TB2>     INFO: Expecting 655360 events.
[14:37:11.888] <TB2>     INFO: 655360 events read in total (11084ms).
[14:37:11.953] <TB2>     INFO: Expecting 655360 events.
[14:37:23.637] <TB2>     INFO: 655360 events read in total (11157ms).
[14:37:23.707] <TB2>     INFO: Expecting 655360 events.
[14:37:35.276] <TB2>     INFO: 655360 events read in total (11042ms).
[14:37:35.358] <TB2>     INFO: Test took 188049ms.
[14:37:35.455] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:35.761] <TB2>     INFO: Expecting 655360 events.
[14:37:47.572] <TB2>     INFO: 655360 events read in total (11096ms).
[14:37:47.583] <TB2>     INFO: Expecting 655360 events.
[14:37:59.164] <TB2>     INFO: 655360 events read in total (11019ms).
[14:37:59.180] <TB2>     INFO: Expecting 655360 events.
[14:38:10.545] <TB2>     INFO: 655360 events read in total (10808ms).
[14:38:10.563] <TB2>     INFO: Expecting 655360 events.
[14:38:22.212] <TB2>     INFO: 655360 events read in total (11091ms).
[14:38:22.236] <TB2>     INFO: Expecting 655360 events.
[14:38:33.850] <TB2>     INFO: 655360 events read in total (11068ms).
[14:38:33.880] <TB2>     INFO: Expecting 655360 events.
[14:38:45.447] <TB2>     INFO: 655360 events read in total (11024ms).
[14:38:45.480] <TB2>     INFO: Expecting 655360 events.
[14:38:56.837] <TB2>     INFO: 655360 events read in total (10814ms).
[14:38:56.873] <TB2>     INFO: Expecting 655360 events.
[14:39:08.113] <TB2>     INFO: 655360 events read in total (10704ms).
[14:39:08.153] <TB2>     INFO: Expecting 655360 events.
[14:39:19.586] <TB2>     INFO: 655360 events read in total (10897ms).
[14:39:19.630] <TB2>     INFO: Expecting 655360 events.
[14:39:31.292] <TB2>     INFO: 655360 events read in total (11134ms).
[14:39:31.340] <TB2>     INFO: Expecting 655360 events.
[14:39:42.622] <TB2>     INFO: 655360 events read in total (10755ms).
[14:39:42.676] <TB2>     INFO: Expecting 655360 events.
[14:39:54.111] <TB2>     INFO: 655360 events read in total (10909ms).
[14:39:54.169] <TB2>     INFO: Expecting 655360 events.
[14:40:05.697] <TB2>     INFO: 655360 events read in total (11002ms).
[14:40:05.760] <TB2>     INFO: Expecting 655360 events.
[14:40:17.458] <TB2>     INFO: 655360 events read in total (11171ms).
[14:40:17.524] <TB2>     INFO: Expecting 655360 events.
[14:40:29.176] <TB2>     INFO: 655360 events read in total (11125ms).
[14:40:29.247] <TB2>     INFO: Expecting 655360 events.
[14:40:40.927] <TB2>     INFO: 655360 events read in total (11154ms).
[14:40:40.001] <TB2>     INFO: Test took 185546ms.
[14:40:41.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:40:41.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:40:41.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:40:41.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:40:41.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:40:41.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:40:41.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:40:41.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:40:41.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:40:41.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:40:41.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:40:41.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:40:41.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:40:41.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:40:41.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:40:41.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:41.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:40:41.234] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.241] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.248] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.255] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.261] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.268] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.275] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.282] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.289] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.295] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.302] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.309] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.316] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.323] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.329] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.337] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:41.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:40:41.402] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C0.dat
[14:40:41.412] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C1.dat
[14:40:41.412] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C2.dat
[14:40:41.412] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C3.dat
[14:40:41.412] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C4.dat
[14:40:41.412] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C5.dat
[14:40:41.412] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C6.dat
[14:40:41.412] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C7.dat
[14:40:41.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C8.dat
[14:40:41.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C9.dat
[14:40:41.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C10.dat
[14:40:41.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C11.dat
[14:40:41.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C12.dat
[14:40:41.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C13.dat
[14:40:41.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C14.dat
[14:40:41.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//dacParameters35_C15.dat
[14:40:41.759] <TB2>     INFO: Expecting 41600 events.
[14:40:45.608] <TB2>     INFO: 41600 events read in total (3132ms).
[14:40:45.609] <TB2>     INFO: Test took 4192ms.
[14:40:46.260] <TB2>     INFO: Expecting 41600 events.
[14:40:50.102] <TB2>     INFO: 41600 events read in total (3127ms).
[14:40:50.103] <TB2>     INFO: Test took 4191ms.
[14:40:50.746] <TB2>     INFO: Expecting 41600 events.
[14:40:54.597] <TB2>     INFO: 41600 events read in total (3136ms).
[14:40:54.597] <TB2>     INFO: Test took 4193ms.
[14:40:54.901] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:55.032] <TB2>     INFO: Expecting 2560 events.
[14:40:55.991] <TB2>     INFO: 2560 events read in total (244ms).
[14:40:55.992] <TB2>     INFO: Test took 1091ms.
[14:40:55.993] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:56.501] <TB2>     INFO: Expecting 2560 events.
[14:40:57.459] <TB2>     INFO: 2560 events read in total (243ms).
[14:40:57.460] <TB2>     INFO: Test took 1467ms.
[14:40:57.462] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:57.967] <TB2>     INFO: Expecting 2560 events.
[14:40:58.923] <TB2>     INFO: 2560 events read in total (241ms).
[14:40:58.923] <TB2>     INFO: Test took 1461ms.
[14:40:58.925] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:59.445] <TB2>     INFO: Expecting 2560 events.
[14:41:00.404] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:00.405] <TB2>     INFO: Test took 1480ms.
[14:41:00.407] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:00.912] <TB2>     INFO: Expecting 2560 events.
[14:41:01.870] <TB2>     INFO: 2560 events read in total (243ms).
[14:41:01.870] <TB2>     INFO: Test took 1463ms.
[14:41:01.873] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:02.378] <TB2>     INFO: Expecting 2560 events.
[14:41:03.336] <TB2>     INFO: 2560 events read in total (243ms).
[14:41:03.337] <TB2>     INFO: Test took 1464ms.
[14:41:03.339] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:03.845] <TB2>     INFO: Expecting 2560 events.
[14:41:04.804] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:04.804] <TB2>     INFO: Test took 1465ms.
[14:41:04.807] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:05.312] <TB2>     INFO: Expecting 2560 events.
[14:41:06.271] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:06.271] <TB2>     INFO: Test took 1464ms.
[14:41:06.273] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:06.780] <TB2>     INFO: Expecting 2560 events.
[14:41:07.738] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:07.739] <TB2>     INFO: Test took 1467ms.
[14:41:07.740] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:08.247] <TB2>     INFO: Expecting 2560 events.
[14:41:09.205] <TB2>     INFO: 2560 events read in total (243ms).
[14:41:09.205] <TB2>     INFO: Test took 1466ms.
[14:41:09.207] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:09.714] <TB2>     INFO: Expecting 2560 events.
[14:41:10.673] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:10.674] <TB2>     INFO: Test took 1467ms.
[14:41:10.676] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:11.184] <TB2>     INFO: Expecting 2560 events.
[14:41:12.142] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:12.143] <TB2>     INFO: Test took 1467ms.
[14:41:12.145] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:12.652] <TB2>     INFO: Expecting 2560 events.
[14:41:13.612] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:13.613] <TB2>     INFO: Test took 1468ms.
[14:41:13.614] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:14.122] <TB2>     INFO: Expecting 2560 events.
[14:41:15.078] <TB2>     INFO: 2560 events read in total (242ms).
[14:41:15.078] <TB2>     INFO: Test took 1464ms.
[14:41:15.080] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:15.586] <TB2>     INFO: Expecting 2560 events.
[14:41:16.546] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:16.547] <TB2>     INFO: Test took 1467ms.
[14:41:16.549] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:17.055] <TB2>     INFO: Expecting 2560 events.
[14:41:18.013] <TB2>     INFO: 2560 events read in total (243ms).
[14:41:18.014] <TB2>     INFO: Test took 1465ms.
[14:41:18.016] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:18.524] <TB2>     INFO: Expecting 2560 events.
[14:41:19.480] <TB2>     INFO: 2560 events read in total (241ms).
[14:41:19.481] <TB2>     INFO: Test took 1465ms.
[14:41:19.483] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:19.989] <TB2>     INFO: Expecting 2560 events.
[14:41:20.946] <TB2>     INFO: 2560 events read in total (242ms).
[14:41:20.947] <TB2>     INFO: Test took 1465ms.
[14:41:20.949] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:21.455] <TB2>     INFO: Expecting 2560 events.
[14:41:22.419] <TB2>     INFO: 2560 events read in total (249ms).
[14:41:22.419] <TB2>     INFO: Test took 1470ms.
[14:41:22.421] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:22.928] <TB2>     INFO: Expecting 2560 events.
[14:41:23.886] <TB2>     INFO: 2560 events read in total (243ms).
[14:41:23.887] <TB2>     INFO: Test took 1466ms.
[14:41:23.889] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:24.396] <TB2>     INFO: Expecting 2560 events.
[14:41:25.355] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:25.355] <TB2>     INFO: Test took 1467ms.
[14:41:25.357] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:25.864] <TB2>     INFO: Expecting 2560 events.
[14:41:26.823] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:26.824] <TB2>     INFO: Test took 1467ms.
[14:41:26.825] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:27.332] <TB2>     INFO: Expecting 2560 events.
[14:41:28.292] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:28.292] <TB2>     INFO: Test took 1467ms.
[14:41:28.294] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:28.801] <TB2>     INFO: Expecting 2560 events.
[14:41:29.760] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:29.760] <TB2>     INFO: Test took 1466ms.
[14:41:29.762] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:30.268] <TB2>     INFO: Expecting 2560 events.
[14:41:31.228] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:31.228] <TB2>     INFO: Test took 1466ms.
[14:41:31.230] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:31.736] <TB2>     INFO: Expecting 2560 events.
[14:41:32.693] <TB2>     INFO: 2560 events read in total (242ms).
[14:41:32.693] <TB2>     INFO: Test took 1463ms.
[14:41:32.695] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:33.202] <TB2>     INFO: Expecting 2560 events.
[14:41:34.163] <TB2>     INFO: 2560 events read in total (246ms).
[14:41:34.164] <TB2>     INFO: Test took 1469ms.
[14:41:34.166] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:34.671] <TB2>     INFO: Expecting 2560 events.
[14:41:35.630] <TB2>     INFO: 2560 events read in total (246ms).
[14:41:35.631] <TB2>     INFO: Test took 1465ms.
[14:41:35.634] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:36.139] <TB2>     INFO: Expecting 2560 events.
[14:41:37.098] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:37.098] <TB2>     INFO: Test took 1465ms.
[14:41:37.101] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:37.607] <TB2>     INFO: Expecting 2560 events.
[14:41:38.565] <TB2>     INFO: 2560 events read in total (244ms).
[14:41:38.566] <TB2>     INFO: Test took 1465ms.
[14:41:38.568] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:39.074] <TB2>     INFO: Expecting 2560 events.
[14:41:40.030] <TB2>     INFO: 2560 events read in total (241ms).
[14:41:40.031] <TB2>     INFO: Test took 1464ms.
[14:41:40.033] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:40.539] <TB2>     INFO: Expecting 2560 events.
[14:41:41.499] <TB2>     INFO: 2560 events read in total (245ms).
[14:41:41.500] <TB2>     INFO: Test took 1467ms.
[14:41:42.518] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[14:41:42.518] <TB2>     INFO: PH scale (per ROC):    76  86  75  77  74  74  75  73  90  74  76  80  80  69  76  76
[14:41:42.518] <TB2>     INFO: PH offset (per ROC):  174 173 190 171 190 198 182 176 159 176 200 174 165 188 186 178
[14:41:42.691] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:41:42.710] <TB2>     INFO: ######################################################################
[14:41:42.710] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:41:42.710] <TB2>     INFO: ######################################################################
[14:41:42.710] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:41:42.722] <TB2>     INFO: scanning low vcal = 10
[14:41:43.066] <TB2>     INFO: Expecting 41600 events.
[14:41:46.793] <TB2>     INFO: 41600 events read in total (3013ms).
[14:41:46.793] <TB2>     INFO: Test took 4071ms.
[14:41:46.795] <TB2>     INFO: scanning low vcal = 20
[14:41:47.302] <TB2>     INFO: Expecting 41600 events.
[14:41:51.022] <TB2>     INFO: 41600 events read in total (3006ms).
[14:41:51.022] <TB2>     INFO: Test took 4227ms.
[14:41:51.024] <TB2>     INFO: scanning low vcal = 30
[14:41:51.532] <TB2>     INFO: Expecting 41600 events.
[14:41:55.266] <TB2>     INFO: 41600 events read in total (3019ms).
[14:41:55.266] <TB2>     INFO: Test took 4242ms.
[14:41:55.269] <TB2>     INFO: scanning low vcal = 40
[14:41:55.770] <TB2>     INFO: Expecting 41600 events.
[14:42:00.019] <TB2>     INFO: 41600 events read in total (3534ms).
[14:42:00.020] <TB2>     INFO: Test took 4751ms.
[14:42:00.024] <TB2>     INFO: scanning low vcal = 50
[14:42:00.440] <TB2>     INFO: Expecting 41600 events.
[14:42:04.700] <TB2>     INFO: 41600 events read in total (3545ms).
[14:42:04.700] <TB2>     INFO: Test took 4676ms.
[14:42:04.703] <TB2>     INFO: scanning low vcal = 60
[14:42:05.121] <TB2>     INFO: Expecting 41600 events.
[14:42:09.396] <TB2>     INFO: 41600 events read in total (3560ms).
[14:42:09.397] <TB2>     INFO: Test took 4694ms.
[14:42:09.400] <TB2>     INFO: scanning low vcal = 70
[14:42:09.817] <TB2>     INFO: Expecting 41600 events.
[14:42:14.083] <TB2>     INFO: 41600 events read in total (3551ms).
[14:42:14.083] <TB2>     INFO: Test took 4683ms.
[14:42:14.086] <TB2>     INFO: scanning low vcal = 80
[14:42:14.502] <TB2>     INFO: Expecting 41600 events.
[14:42:18.783] <TB2>     INFO: 41600 events read in total (3566ms).
[14:42:18.783] <TB2>     INFO: Test took 4697ms.
[14:42:18.786] <TB2>     INFO: scanning low vcal = 90
[14:42:19.205] <TB2>     INFO: Expecting 41600 events.
[14:42:23.481] <TB2>     INFO: 41600 events read in total (3561ms).
[14:42:23.482] <TB2>     INFO: Test took 4696ms.
[14:42:23.485] <TB2>     INFO: scanning low vcal = 100
[14:42:23.899] <TB2>     INFO: Expecting 41600 events.
[14:42:28.291] <TB2>     INFO: 41600 events read in total (3678ms).
[14:42:28.291] <TB2>     INFO: Test took 4806ms.
[14:42:28.294] <TB2>     INFO: scanning low vcal = 110
[14:42:28.712] <TB2>     INFO: Expecting 41600 events.
[14:42:32.984] <TB2>     INFO: 41600 events read in total (3557ms).
[14:42:32.985] <TB2>     INFO: Test took 4691ms.
[14:42:32.987] <TB2>     INFO: scanning low vcal = 120
[14:42:33.406] <TB2>     INFO: Expecting 41600 events.
[14:42:37.657] <TB2>     INFO: 41600 events read in total (3536ms).
[14:42:37.658] <TB2>     INFO: Test took 4671ms.
[14:42:37.661] <TB2>     INFO: scanning low vcal = 130
[14:42:38.080] <TB2>     INFO: Expecting 41600 events.
[14:42:42.354] <TB2>     INFO: 41600 events read in total (3559ms).
[14:42:42.355] <TB2>     INFO: Test took 4694ms.
[14:42:42.358] <TB2>     INFO: scanning low vcal = 140
[14:42:42.774] <TB2>     INFO: Expecting 41600 events.
[14:42:47.024] <TB2>     INFO: 41600 events read in total (3535ms).
[14:42:47.025] <TB2>     INFO: Test took 4667ms.
[14:42:47.028] <TB2>     INFO: scanning low vcal = 150
[14:42:47.443] <TB2>     INFO: Expecting 41600 events.
[14:42:51.716] <TB2>     INFO: 41600 events read in total (3558ms).
[14:42:51.717] <TB2>     INFO: Test took 4689ms.
[14:42:51.720] <TB2>     INFO: scanning low vcal = 160
[14:42:52.135] <TB2>     INFO: Expecting 41600 events.
[14:42:56.398] <TB2>     INFO: 41600 events read in total (3548ms).
[14:42:56.398] <TB2>     INFO: Test took 4678ms.
[14:42:56.401] <TB2>     INFO: scanning low vcal = 170
[14:42:56.820] <TB2>     INFO: Expecting 41600 events.
[14:43:01.087] <TB2>     INFO: 41600 events read in total (3552ms).
[14:43:01.087] <TB2>     INFO: Test took 4686ms.
[14:43:01.092] <TB2>     INFO: scanning low vcal = 180
[14:43:01.506] <TB2>     INFO: Expecting 41600 events.
[14:43:05.748] <TB2>     INFO: 41600 events read in total (3527ms).
[14:43:05.748] <TB2>     INFO: Test took 4656ms.
[14:43:05.751] <TB2>     INFO: scanning low vcal = 190
[14:43:06.170] <TB2>     INFO: Expecting 41600 events.
[14:43:10.433] <TB2>     INFO: 41600 events read in total (3549ms).
[14:43:10.434] <TB2>     INFO: Test took 4683ms.
[14:43:10.437] <TB2>     INFO: scanning low vcal = 200
[14:43:10.856] <TB2>     INFO: Expecting 41600 events.
[14:43:15.126] <TB2>     INFO: 41600 events read in total (3555ms).
[14:43:15.126] <TB2>     INFO: Test took 4689ms.
[14:43:15.129] <TB2>     INFO: scanning low vcal = 210
[14:43:15.543] <TB2>     INFO: Expecting 41600 events.
[14:43:19.810] <TB2>     INFO: 41600 events read in total (3552ms).
[14:43:19.811] <TB2>     INFO: Test took 4682ms.
[14:43:19.813] <TB2>     INFO: scanning low vcal = 220
[14:43:20.231] <TB2>     INFO: Expecting 41600 events.
[14:43:24.492] <TB2>     INFO: 41600 events read in total (3546ms).
[14:43:24.493] <TB2>     INFO: Test took 4680ms.
[14:43:24.495] <TB2>     INFO: scanning low vcal = 230
[14:43:24.910] <TB2>     INFO: Expecting 41600 events.
[14:43:29.184] <TB2>     INFO: 41600 events read in total (3559ms).
[14:43:29.184] <TB2>     INFO: Test took 4689ms.
[14:43:29.187] <TB2>     INFO: scanning low vcal = 240
[14:43:29.603] <TB2>     INFO: Expecting 41600 events.
[14:43:33.870] <TB2>     INFO: 41600 events read in total (3552ms).
[14:43:33.871] <TB2>     INFO: Test took 4684ms.
[14:43:33.873] <TB2>     INFO: scanning low vcal = 250
[14:43:34.291] <TB2>     INFO: Expecting 41600 events.
[14:43:38.544] <TB2>     INFO: 41600 events read in total (3538ms).
[14:43:38.544] <TB2>     INFO: Test took 4671ms.
[14:43:38.548] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:43:38.966] <TB2>     INFO: Expecting 41600 events.
[14:43:43.232] <TB2>     INFO: 41600 events read in total (3552ms).
[14:43:43.233] <TB2>     INFO: Test took 4685ms.
[14:43:43.235] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:43:43.653] <TB2>     INFO: Expecting 41600 events.
[14:43:47.904] <TB2>     INFO: 41600 events read in total (3536ms).
[14:43:47.905] <TB2>     INFO: Test took 4670ms.
[14:43:47.907] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:43:48.324] <TB2>     INFO: Expecting 41600 events.
[14:43:52.591] <TB2>     INFO: 41600 events read in total (3552ms).
[14:43:52.591] <TB2>     INFO: Test took 4683ms.
[14:43:52.594] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:43:53.010] <TB2>     INFO: Expecting 41600 events.
[14:43:57.283] <TB2>     INFO: 41600 events read in total (3558ms).
[14:43:57.284] <TB2>     INFO: Test took 4690ms.
[14:43:57.287] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:43:57.707] <TB2>     INFO: Expecting 41600 events.
[14:44:01.961] <TB2>     INFO: 41600 events read in total (3539ms).
[14:44:01.962] <TB2>     INFO: Test took 4675ms.
[14:44:02.536] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:44:02.539] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:44:02.539] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:44:02.539] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:44:02.539] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:44:02.539] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:44:02.540] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:44:02.540] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:44:02.540] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:44:02.540] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:44:02.540] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:44:02.540] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:44:02.541] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:44:02.541] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:44:02.541] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:44:02.541] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:44:02.541] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:44:42.745] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:44:42.745] <TB2>     INFO: non-linearity mean:  0.966 0.958 0.959 0.966 0.962 0.962 0.964 0.966 0.960 0.968 0.962 0.966 0.960 0.965 0.965 0.959
[14:44:42.745] <TB2>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.005 0.006 0.005 0.006 0.005 0.005 0.005 0.007 0.004 0.005 0.004 0.006 0.006
[14:44:42.745] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:44:42.769] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:44:42.792] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:44:42.814] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:44:42.837] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:44:42.871] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:44:42.894] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:44:42.917] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:44:42.940] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:44:42.963] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:44:42.985] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:44:43.008] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:44:43.031] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:44:43.054] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:44:43.076] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:44:43.099] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-14_FPIXTest-17C-Nebraska-161020-1321-150V_2016-10-20_13h21m_1476987704//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:44:43.122] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[14:44:43.122] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:44:43.129] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:44:43.129] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:44:43.138] <TB2>     INFO: ######################################################################
[14:44:43.138] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:44:43.138] <TB2>     INFO: ######################################################################
[14:44:43.140] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:44:43.151] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:44:43.151] <TB2>     INFO:     run 1 of 1
[14:44:43.151] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:44:43.493] <TB2>     INFO: Expecting 3120000 events.
[14:45:33.475] <TB2>     INFO: 1268795 events read in total (49267ms).
[14:46:22.686] <TB2>     INFO: 2534810 events read in total (98478ms).
[14:46:45.386] <TB2>     INFO: 3120000 events read in total (121178ms).
[14:46:45.432] <TB2>     INFO: Test took 122281ms.
[14:46:45.511] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:45.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:47.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:48.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:50.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:51.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:53.215] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:54.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:56.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:57.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:59.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:00.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:02.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:03.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:05.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:06.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:08.208] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:09.687] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270848000
[14:47:09.878] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:47:09.878] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1407, RMS = 1.01838
[14:47:09.878] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:47:09.935] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:47:09.935] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9429, RMS = 1.11935
[14:47:09.935] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:47:09.937] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:47:09.937] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0653, RMS = 1.04015
[14:47:09.937] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:09.937] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:47:09.937] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2278, RMS = 1.09601
[14:47:09.937] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:47:09.938] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:47:09.938] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0072, RMS = 1.86341
[14:47:09.938] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:47:09.938] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:47:09.938] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.864, RMS = 1.8345
[14:47:09.938] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:47:09.939] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:47:09.939] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9985, RMS = 1.63024
[14:47:09.939] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:47:09.939] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:47:09.939] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4791, RMS = 1.87506
[14:47:09.939] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:47:09.940] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:47:09.940] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.2251, RMS = 1.47339
[14:47:09.940] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:47:09.940] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:47:09.940] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.2424, RMS = 1.37133
[14:47:09.940] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:47:09.941] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:47:09.941] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7009, RMS = 1.51223
[14:47:09.941] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:47:09.941] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:47:09.941] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0368, RMS = 1.5787
[14:47:09.941] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:47:09.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:47:09.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.4763, RMS = 2.08387
[14:47:09.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:09.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:47:09.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.2712, RMS = 2.27236
[14:47:09.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:47:09.943] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:47:09.943] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.2039, RMS = 1.71029
[14:47:09.943] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:47:09.943] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:47:09.943] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7601, RMS = 1.64771
[14:47:09.943] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:47:09.944] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:47:09.944] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.21, RMS = 1.46019
[14:47:09.944] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:09.944] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:47:09.944] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7466, RMS = 1.51455
[14:47:09.944] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:47:09.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:47:09.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.9751, RMS = 2.04502
[14:47:09.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:47:09.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:47:09.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.5955, RMS = 2.25075
[14:47:09.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:47:09.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:47:09.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.817, RMS = 2.08838
[14:47:09.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:47:09.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:47:09.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2483, RMS = 2.30151
[14:47:09.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:47:09.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:47:09.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4484, RMS = 1.59343
[14:47:09.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:47:09.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:47:09.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9074, RMS = 1.55053
[14:47:09.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:47:09.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:47:09.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5104, RMS = 1.44009
[14:47:09.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:47:09.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:47:09.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9681, RMS = 1.49317
[14:47:09.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:47:09.949] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:47:09.949] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.7068, RMS = 2.07974
[14:47:09.950] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:47:09.950] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:47:09.950] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3239, RMS = 1.45778
[14:47:09.950] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:47:09.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:47:09.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6266, RMS = 2.17241
[14:47:09.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:47:09.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:47:09.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.119, RMS = 1.87444
[14:47:09.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:47:09.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:47:09.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8439, RMS = 1.41546
[14:47:09.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:47:09.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:47:09.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8223, RMS = 2.35609
[14:47:09.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:47:09.954] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[14:47:09.954] <TB2>     INFO: number of dead bumps (per ROC):     3    1    0    0    0    7    0    0    3    0   22    0    0    0    1    1
[14:47:09.955] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:47:10.902] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:47:10.903] <TB2>     INFO: enter test to run
[14:47:10.919] <TB2>     INFO:   test:  no parameter change
[14:47:10.920] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[14:47:10.920] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[14:47:10.920] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[14:47:10.920] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:47:12.246] <TB2>    QUIET: Connection to board 141 closed.
[14:47:12.283] <TB2>     INFO: pXar: this is the end, my friend
[14:47:12.283] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
