Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Sep 11 15:25:23 2018
| Host         : DESKTOP-2VOHK5I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file factorial_fpga_timing_summary_routed.rpt -rpx factorial_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : factorial_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: FACT/CU/FSM_sequential_cur_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FACT/CU/FSM_sequential_cur_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FACT/CU/FSM_sequential_cur_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FACT/DP/COUNT/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FACT/DP/COUNT/Q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FACT/DP/COUNT/Q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FACT/DP/COUNT/Q_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.125        0.000                      0                   79        0.215        0.000                      0                   79        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.125        0.000                      0                   79        0.215        0.000                      0                   79        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 FACT/DP/MULT/product0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/REG/Q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 5.848ns (76.387%)  route 1.808ns (23.613%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.723     5.325    FACT/DP/MULT/CLK
    DSP48_X0Y28          DSP48E1                                      r  FACT/DP/MULT/product0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.531 r  FACT/DP/MULT/product0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.533    FACT/DP/MULT/product0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.051 r  FACT/DP/MULT/product0__0/P[2]
                         net (fo=1, routed)           1.170    12.221    FACT/DP/REG/product0__0[2]
    SLICE_X10Y70         LUT5 (Prop_lut5_I1_O)        0.124    12.345 r  FACT/DP/REG/product0__0_i_13/O
                         net (fo=2, routed)           0.636    12.981    FACT/DP/REG/D[15]
    SLICE_X11Y70         FDRE                                         r  FACT/DP/REG/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    14.939    FACT/DP/REG/CLK
    SLICE_X11Y70         FDRE                                         r  FACT/DP/REG/Q_reg[19]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X11Y70         FDRE (Setup_fdre_C_D)       -0.072    15.106    FACT/DP/REG/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 FACT/DP/MULT/product0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/MULT/product0__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 5.848ns (78.919%)  route 1.562ns (21.081%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.723     5.325    FACT/DP/MULT/CLK
    DSP48_X0Y28          DSP48E1                                      r  FACT/DP/MULT/product0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.531 r  FACT/DP/MULT/product0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.533    FACT/DP/MULT/product0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.051 r  FACT/DP/MULT/product0__0/P[4]
                         net (fo=1, routed)           0.995    12.047    FACT/DP/REG/product0__0[4]
    SLICE_X11Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.171 r  FACT/DP/REG/product0__0_i_11/O
                         net (fo=2, routed)           0.565    12.735    FACT/DP/MULT/Q_reg[31]_0[21]
    DSP48_X0Y29          DSP48E1                                      r  FACT/DP/MULT/product0__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.602    15.024    FACT/DP/MULT/CLK
    DSP48_X0Y29          DSP48E1                                      r  FACT/DP/MULT/product0__0/CLK
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.264    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    14.902    FACT/DP/MULT/product0__0
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -12.735    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 FACT/DP/MULT/product0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/MULT/product0__0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 5.848ns (78.924%)  route 1.562ns (21.076%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.723     5.325    FACT/DP/MULT/CLK
    DSP48_X0Y28          DSP48E1                                      r  FACT/DP/MULT/product0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.531 r  FACT/DP/MULT/product0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.533    FACT/DP/MULT/product0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    11.051 r  FACT/DP/MULT/product0__0/P[14]
                         net (fo=1, routed)           0.983    12.035    FACT/DP/REG/product0__0[14]
    SLICE_X11Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.159 r  FACT/DP/REG/product0__0_i_1/O
                         net (fo=2, routed)           0.576    12.735    FACT/DP/MULT/Q_reg[31]_0[31]
    DSP48_X0Y29          DSP48E1                                      r  FACT/DP/MULT/product0__0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.602    15.024    FACT/DP/MULT/CLK
    DSP48_X0Y29          DSP48E1                                      r  FACT/DP/MULT/product0__0/CLK
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.264    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    14.902    FACT/DP/MULT/product0__0
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -12.735    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 FACT/DP/MULT/product0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/REG/Q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 5.848ns (76.941%)  route 1.753ns (23.059%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.723     5.325    FACT/DP/MULT/CLK
    DSP48_X0Y28          DSP48E1                                      r  FACT/DP/MULT/product0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.531 r  FACT/DP/MULT/product0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.533    FACT/DP/MULT/product0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.051 r  FACT/DP/MULT/product0__0/P[3]
                         net (fo=1, routed)           1.148    12.199    FACT/DP/REG/product0__0[3]
    SLICE_X13Y70         LUT5 (Prop_lut5_I1_O)        0.124    12.323 r  FACT/DP/REG/product0__0_i_12/O
                         net (fo=2, routed)           0.602    12.926    FACT/DP/REG/D[16]
    SLICE_X13Y70         FDRE                                         r  FACT/DP/REG/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.513    14.936    FACT/DP/REG/CLK
    SLICE_X13Y70         FDRE                                         r  FACT/DP/REG/Q_reg[20]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)       -0.061    15.098    FACT/DP/REG/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 FACT/DP/MULT/product0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/MULT/product0__0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 5.848ns (79.033%)  route 1.551ns (20.967%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.723     5.325    FACT/DP/MULT/CLK
    DSP48_X0Y28          DSP48E1                                      r  FACT/DP/MULT/product0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.531 r  FACT/DP/MULT/product0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.533    FACT/DP/MULT/product0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.051 r  FACT/DP/MULT/product0__0/P[3]
                         net (fo=1, routed)           1.148    12.199    FACT/DP/REG/product0__0[3]
    SLICE_X13Y70         LUT5 (Prop_lut5_I1_O)        0.124    12.323 r  FACT/DP/REG/product0__0_i_12/O
                         net (fo=2, routed)           0.401    12.725    FACT/DP/MULT/Q_reg[31]_0[20]
    DSP48_X0Y29          DSP48E1                                      r  FACT/DP/MULT/product0__0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.602    15.024    FACT/DP/MULT/CLK
    DSP48_X0Y29          DSP48E1                                      r  FACT/DP/MULT/product0__0/CLK
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.264    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    14.902    FACT/DP/MULT/product0__0
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -12.725    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 FACT/DP/MULT/product0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/MULT/product0__0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 5.848ns (79.078%)  route 1.547ns (20.922%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.723     5.325    FACT/DP/MULT/CLK
    DSP48_X0Y28          DSP48E1                                      r  FACT/DP/MULT/product0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.531 r  FACT/DP/MULT/product0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.533    FACT/DP/MULT/product0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.051 r  FACT/DP/MULT/product0__0/P[2]
                         net (fo=1, routed)           1.170    12.221    FACT/DP/REG/product0__0[2]
    SLICE_X10Y70         LUT5 (Prop_lut5_I1_O)        0.124    12.345 r  FACT/DP/REG/product0__0_i_13/O
                         net (fo=2, routed)           0.376    12.720    FACT/DP/MULT/Q_reg[31]_0[19]
    DSP48_X0Y29          DSP48E1                                      r  FACT/DP/MULT/product0__0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.602    15.024    FACT/DP/MULT/CLK
    DSP48_X0Y29          DSP48E1                                      r  FACT/DP/MULT/product0__0/CLK
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.264    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    14.902    FACT/DP/MULT/product0__0
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 FACT/DP/MULT/product0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/MULT/product0__0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 5.848ns (79.122%)  route 1.543ns (20.878%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.723     5.325    FACT/DP/MULT/CLK
    DSP48_X0Y28          DSP48E1                                      r  FACT/DP/MULT/product0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.531 r  FACT/DP/MULT/product0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.533    FACT/DP/MULT/product0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    11.051 r  FACT/DP/MULT/product0__0/P[7]
                         net (fo=1, routed)           0.940    11.991    FACT/DP/REG/product0__0[7]
    SLICE_X12Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.115 r  FACT/DP/REG/product0__0_i_8/O
                         net (fo=2, routed)           0.601    12.716    FACT/DP/MULT/Q_reg[31]_0[24]
    DSP48_X0Y29          DSP48E1                                      r  FACT/DP/MULT/product0__0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.602    15.024    FACT/DP/MULT/CLK
    DSP48_X0Y29          DSP48E1                                      r  FACT/DP/MULT/product0__0/CLK
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.264    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    14.902    FACT/DP/MULT/product0__0
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -12.716    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 FACT/DP/MULT/product0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/MULT/product0__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 5.848ns (80.446%)  route 1.421ns (19.554%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.723     5.325    FACT/DP/MULT/CLK
    DSP48_X0Y28          DSP48E1                                      r  FACT/DP/MULT/product0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.531 r  FACT/DP/MULT/product0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.533    FACT/DP/MULT/product0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    11.051 r  FACT/DP/MULT/product0__0/P[6]
                         net (fo=1, routed)           1.006    12.057    FACT/DP/REG/product0__0[6]
    SLICE_X13Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.181 r  FACT/DP/REG/product0__0_i_9/O
                         net (fo=2, routed)           0.413    12.595    FACT/DP/MULT/Q_reg[31]_0[23]
    DSP48_X0Y29          DSP48E1                                      r  FACT/DP/MULT/product0__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.602    15.024    FACT/DP/MULT/CLK
    DSP48_X0Y29          DSP48E1                                      r  FACT/DP/MULT/product0__0/CLK
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.264    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362    14.902    FACT/DP/MULT/product0__0
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 FACT/DP/MULT/product0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/REG/Q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 5.848ns (78.969%)  route 1.557ns (21.031%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.723     5.325    FACT/DP/MULT/CLK
    DSP48_X0Y28          DSP48E1                                      r  FACT/DP/MULT/product0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.531 r  FACT/DP/MULT/product0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.533    FACT/DP/MULT/product0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    11.051 r  FACT/DP/MULT/product0__0/P[14]
                         net (fo=1, routed)           0.983    12.035    FACT/DP/REG/product0__0[14]
    SLICE_X11Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.159 r  FACT/DP/REG/product0__0_i_1/O
                         net (fo=2, routed)           0.572    12.731    FACT/DP/REG/D[27]
    SLICE_X11Y73         FDRE                                         r  FACT/DP/REG/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.512    14.935    FACT/DP/REG/CLK
    SLICE_X11Y73         FDRE                                         r  FACT/DP/REG/Q_reg[31]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)       -0.058    15.116    FACT/DP/REG/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -12.731    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 FACT/DP/MULT/product0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/REG/Q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 5.848ns (79.678%)  route 1.492ns (20.322%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.723     5.325    FACT/DP/MULT/CLK
    DSP48_X0Y28          DSP48E1                                      r  FACT/DP/MULT/product0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.531 r  FACT/DP/MULT/product0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.533    FACT/DP/MULT/product0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.051 r  FACT/DP/MULT/product0__0/P[1]
                         net (fo=1, routed)           0.776    11.828    FACT/DP/REG/product0__0[1]
    SLICE_X10Y70         LUT5 (Prop_lut5_I1_O)        0.124    11.952 r  FACT/DP/REG/product0__0_i_14/O
                         net (fo=2, routed)           0.713    12.665    FACT/DP/REG/D[14]
    SLICE_X11Y70         FDRE                                         r  FACT/DP/REG/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    14.939    FACT/DP/REG/CLK
    SLICE_X11Y70         FDRE                                         r  FACT/DP/REG/Q_reg[18]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X11Y70         FDRE (Setup_fdre_C_D)       -0.103    15.075    FACT/DP/REG/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                  2.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 FACT/DP/REG/Q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/REG/Q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.563     1.482    FACT/DP/REG/CLK
    SLICE_X10Y73         FDRE                                         r  FACT/DP/REG/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  FACT/DP/REG/Q_reg[13]/Q
                         net (fo=19, routed)          0.127     1.773    FACT/DP/REG/Q[13]
    SLICE_X10Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  FACT/DP/REG/product0_i_9/O
                         net (fo=2, routed)           0.000     1.818    FACT/DP/REG/D[9]
    SLICE_X10Y73         FDRE                                         r  FACT/DP/REG/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.996    FACT/DP/REG/CLK
    SLICE_X10Y73         FDRE                                         r  FACT/DP/REG/Q_reg[13]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.121     1.603    FACT/DP/REG/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FACT/DP/REG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/REG/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.566     1.485    FACT/DP/REG/CLK
    SLICE_X13Y70         FDRE                                         r  FACT/DP/REG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  FACT/DP/REG/Q_reg[0]/Q
                         net (fo=37, routed)          0.168     1.795    FACT/DP/COUNT/Q[0]
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  FACT/DP/COUNT/product0_i_22/O
                         net (fo=2, routed)           0.000     1.840    FACT/DP/REG/product0[0]
    SLICE_X13Y70         FDRE                                         r  FACT/DP/REG/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.835     2.000    FACT/DP/REG/CLK
    SLICE_X13Y70         FDRE                                         r  FACT/DP/REG/Q_reg[0]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X13Y70         FDRE (Hold_fdre_C_D)         0.091     1.576    FACT/DP/REG/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FACT/DP/REG/Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/REG/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.563     1.482    FACT/DP/REG/CLK
    SLICE_X10Y73         FDRE                                         r  FACT/DP/REG/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  FACT/DP/REG/Q_reg[12]/Q
                         net (fo=19, routed)          0.175     1.822    FACT/DP/REG/Q[12]
    SLICE_X10Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.867 r  FACT/DP/REG/product0_i_10/O
                         net (fo=2, routed)           0.000     1.867    FACT/DP/REG/D[8]
    SLICE_X10Y73         FDRE                                         r  FACT/DP/REG/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.996    FACT/DP/REG/CLK
    SLICE_X10Y73         FDRE                                         r  FACT/DP/REG/Q_reg[12]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.120     1.602    FACT/DP/REG/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 FACT/CU/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/CU/FSM_sequential_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.831%)  route 0.194ns (48.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.592     1.511    FACT/CU/CLK
    SLICE_X2Y76          FDRE                                         r  FACT/CU/FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.675 f  FACT/CU/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=9, routed)           0.194     1.870    FACT/CU/cur_state[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.045     1.915 r  FACT/CU//FSM_sequential_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.915    FACT/CU//FSM_sequential_cur_state[2]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  FACT/CU/FSM_sequential_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.862     2.027    FACT/CU/CLK
    SLICE_X2Y76          FDRE                                         r  FACT/CU/FSM_sequential_cur_state_reg[2]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.120     1.631    FACT/CU/FSM_sequential_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 FACT/CU/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/CU/FSM_sequential_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.527%)  route 0.197ns (48.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.592     1.511    FACT/CU/CLK
    SLICE_X2Y76          FDRE                                         r  FACT/CU/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  FACT/CU/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=8, routed)           0.197     1.872    FACT/CU/cur_state[1]
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.045     1.917 r  FACT/CU//FSM_sequential_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.917    FACT/CU//FSM_sequential_cur_state[1]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  FACT/CU/FSM_sequential_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.862     2.027    FACT/CU/CLK
    SLICE_X2Y76          FDRE                                         r  FACT/CU/FSM_sequential_cur_state_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.121     1.632    FACT/CU/FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 FACT/CU/FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/CU/FSM_sequential_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.592     1.511    FACT/CU/CLK
    SLICE_X2Y76          FDRE                                         r  FACT/CU/FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.675 f  FACT/CU/FSM_sequential_cur_state_reg[2]/Q
                         net (fo=8, routed)           0.211     1.886    FACT/CU/cur_state[2]
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.045     1.931 r  FACT/CU//FSM_sequential_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.931    FACT/CU//FSM_sequential_cur_state[0]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  FACT/CU/FSM_sequential_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.862     2.027    FACT/CU/CLK
    SLICE_X2Y76          FDRE                                         r  FACT/CU/FSM_sequential_cur_state_reg[0]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.121     1.632    FACT/CU/FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 FACT/DP/REG/Q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/REG/Q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.737%)  route 0.173ns (45.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.565     1.484    FACT/DP/REG/CLK
    SLICE_X12Y71         FDRE                                         r  FACT/DP/REG/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  FACT/DP/REG/Q_reg[22]/Q
                         net (fo=11, routed)          0.106     1.755    FACT/DP/REG/Q[22]
    SLICE_X13Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  FACT/DP/REG/product0__0_i_10/O
                         net (fo=2, routed)           0.066     1.866    FACT/DP/REG/D[18]
    SLICE_X12Y71         FDRE                                         r  FACT/DP/REG/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.834     1.999    FACT/DP/REG/CLK
    SLICE_X12Y71         FDRE                                         r  FACT/DP/REG/Q_reg[22]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.059     1.543    FACT/DP/REG/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 FACT/DP/REG/Q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/REG/Q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.444%)  route 0.242ns (56.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.565     1.484    FACT/DP/REG/CLK
    SLICE_X11Y71         FDRE                                         r  FACT/DP/REG/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  FACT/DP/REG/Q_reg[21]/Q
                         net (fo=11, routed)          0.242     1.867    FACT/DP/REG/Q[21]
    SLICE_X11Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.912 r  FACT/DP/REG/product0__0_i_11/O
                         net (fo=2, routed)           0.000     1.912    FACT/DP/REG/D[17]
    SLICE_X11Y71         FDRE                                         r  FACT/DP/REG/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.834     1.999    FACT/DP/REG/CLK
    SLICE_X11Y71         FDRE                                         r  FACT/DP/REG/Q_reg[21]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X11Y71         FDRE (Hold_fdre_C_D)         0.092     1.576    FACT/DP/REG/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 FACT/DP/REG/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/REG/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.989%)  route 0.247ns (57.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.565     1.484    FACT/DP/REG/CLK
    SLICE_X11Y72         FDRE                                         r  FACT/DP/REG/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  FACT/DP/REG/Q_reg[8]/Q
                         net (fo=22, routed)          0.247     1.872    FACT/DP/REG/Q[8]
    SLICE_X11Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.917 r  FACT/DP/REG/product0_i_14/O
                         net (fo=2, routed)           0.000     1.917    FACT/DP/REG/D[4]
    SLICE_X11Y72         FDRE                                         r  FACT/DP/REG/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.833     1.998    FACT/DP/REG/CLK
    SLICE_X11Y72         FDRE                                         r  FACT/DP/REG/Q_reg[8]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X11Y72         FDRE (Hold_fdre_C_D)         0.092     1.576    FACT/DP/REG/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 FACT/DP/REG/Q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FACT/DP/REG/Q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.320%)  route 0.254ns (57.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.565     1.484    FACT/DP/REG/CLK
    SLICE_X11Y72         FDRE                                         r  FACT/DP/REG/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  FACT/DP/REG/Q_reg[28]/Q
                         net (fo=10, routed)          0.254     1.879    FACT/DP/REG/Q[28]
    SLICE_X11Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.924 r  FACT/DP/REG/product0__0_i_4/O
                         net (fo=2, routed)           0.000     1.924    FACT/DP/REG/D[24]
    SLICE_X11Y72         FDRE                                         r  FACT/DP/REG/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.833     1.998    FACT/DP/REG/CLK
    SLICE_X11Y72         FDRE                                         r  FACT/DP/REG/Q_reg[28]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X11Y72         FDRE (Hold_fdre_C_D)         0.092     1.576    FACT/DP/REG/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y70    FACT/DP/REG/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y72    FACT/DP/REG/Q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y72    FACT/DP/REG/Q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y73    FACT/DP/REG/Q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y73    FACT/DP/REG/Q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y73    FACT/DP/REG/Q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y73    FACT/DP/REG/Q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y73    FACT/DP/REG/Q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y70    FACT/DP/REG/Q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y72    FACT/DP/REG/Q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y72    FACT/DP/REG/Q_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y72    FACT/DP/REG/Q_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y72    FACT/DP/REG/Q_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y72    FACT/DP/REG/Q_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     FACT/CU/FSM_sequential_cur_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     FACT/CU/FSM_sequential_cur_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     FACT/CU/FSM_sequential_cur_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y71    FACT/DP/REG/Q_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y71    FACT/DP/REG/Q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y70    FACT/DP/REG/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y70    FACT/DP/REG/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y72    FACT/DP/REG/Q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y72    FACT/DP/REG/Q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y72    FACT/DP/REG/Q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y72    FACT/DP/REG/Q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y73    FACT/DP/REG/Q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y73    FACT/DP/REG/Q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y73    FACT/DP/REG/Q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y73    FACT/DP/REG/Q_reg[13]/C



