{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "bc3b2c43-2e2d-42ac-a5d4-cca4025ffff6",
   "metadata": {},
   "source": [
    "# Table of contents\n",
    "1. [Requirements](#Requirements)\n",
    "2. [Setup](#Setup)\n",
    "   1. [Patterns](#Patterns)\n",
    "   2. [Directory Structure](#Directory_Structure)\n",
    "   3. [Component Details](#Component_Details)\n",
    "   4. [PDF Gen](#PDF_Gen)\n",
    "4. [Testbenching](#Testbenching)\n",
    "   1. [Rules](#Rules)\n",
    "   2. [Gen Testbench](#Generate_Testbench)\n",
    "   3. [Run Testbench](#Run_Testbench)\n",
    "5. [Resource Usage Analysis](#Resource_Usage_Analysis)\n",
    "6. [Vivado Script](#Vivado_Script)\n",
    "7. [Timing Analysis](#Timing_Analysis)\n",
    "8. [Power Analysis](#Power_Analysis)\n",
    "9. [Waveform Analysis](#Waveform_Analysis)\n",
    "10. [Full Benchmark Walkthrough](#Full_Benchmark)\n",
    "11. [Centralized Benchmarking](#Centralized)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b7cabe1d-0e9a-4e7c-b730-d0cc74a75778",
   "metadata": {},
   "source": [
    "# Requirements"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "b48c63d2-10f2-476d-b186-2257e06e93e5",
   "metadata": {},
   "outputs": [],
   "source": [
    "#!pip install pyvips fusesoc jinja2 ply pyverilog numpy pandas matplotlib deap cocotb simpy vunit-hdl networkx pyreadline3 ipython-genutils\n",
    "#!pip install git+https://github.com/ics-jku/wal.git --user\n",
    "#!pip install pyreadline3\n",
    "#!pip install --upgrade ipykernel notebook"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "fc1f3c2a-06b0-4911-b266-531a81013a59",
   "metadata": {},
   "outputs": [],
   "source": [
    "import os, json, random, shutil, re, subprocess, time, itertools, functools, statistics, inspect, heapq, math\n",
    "import pandas as pd\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from datetime import datetime\n",
    "from pprint import pprint"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "cbc28d92-ab00-4531-abfb-8d712eb3c413",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Vivado found at: C:\\Xilinx\\Vivado\\2024.1\\bin\\vivado.bat\n"
     ]
    }
   ],
   "source": [
    "# Vivado doesn't work in jupyter\n",
    "# Relevant commands provided below to setup and run the scripts in batch mode: vivado -mode batch\n",
    "\n",
    "# Verify Vivado in PATH\n",
    "vivado_path = shutil.which('vivado')\n",
    "if vivado_path:\n",
    "    vivado_path = vivado_path[:-3] + \"bat\"\n",
    "    print(f\"Vivado found at: {vivado_path}\")\n",
    "else:\n",
    "    print(\"Vivado not found in PATH.\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "92b8c8c9-8c07-4af5-a793-d0a26eb544e4",
   "metadata": {},
   "source": [
    "Python setup instructions\n",
    "\n",
    "Open cmd\n",
    "\n",
    "Yosys: \n",
    "cd oss-cad-suite/bin\n",
    "\n",
    "environment.bat\n",
    "\n",
    "cd ../..\n",
    "\n",
    "Py Env setup:\n",
    "Documents\\sim\\Scripts\\activate \n",
    "\n",
    "cd OneDrive - NVIDIA Corporation\\Documents \n",
    "\n",
    "jupyter notebook"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 341,
   "id": "10d8b176-a14c-4005-b4ea-43e85850ae4c",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Total lines in code cells: 5483\n",
      "Total lines in Verilog files: 2189\n",
      "Total lines in code cells and Verilog files: 7672\n"
     ]
    }
   ],
   "source": [
    "# For fun\n",
    "from IPython import get_ipython\n",
    "import nbformat\n",
    "\n",
    "notebook_path = os.path.join(os.getcwd(), 'benchmarking.ipynb')#get_ipython().get_parent().get('metadata', {}).get('path', None)\n",
    "if notebook_path is None:\n",
    "    raise ValueError(\"Couldn't determine notebook path.\")\n",
    "\n",
    "with open(notebook_path, 'r') as f:\n",
    "    notebook = nbformat.read(f, as_version=4)\n",
    "    \n",
    "# Count lines in code cells\n",
    "count = 0\n",
    "for cell in notebook.cells:\n",
    "    if cell.cell_type == 'code':\n",
    "        count += len(cell.source.split('\\n'))\n",
    "\n",
    "print(f\"Total lines in code cells: {count}\")\n",
    "\n",
    "src_dir = os.path.join(os.getcwd(), 'src')\n",
    "verilog_line_count = 0\n",
    "\n",
    "# Walk through the src_dir and count the lines in Verilog files\n",
    "for root, dirs, files in os.walk(src_dir):\n",
    "    for file in files:\n",
    "        if file.endswith('.v') or file.endswith('.sv'):  # Check for Verilog files\n",
    "            file_path = os.path.join(root, file)\n",
    "            with open(file_path, 'r') as verilog_file:\n",
    "                lines = verilog_file.readlines()\n",
    "                verilog_line_count += len(lines)\n",
    "\n",
    "print(f\"Total lines in Verilog files: {verilog_line_count}\")\n",
    "\n",
    "# Add the Verilog lines count to the notebook lines count\n",
    "total_lines = count + verilog_line_count\n",
    "\n",
    "print(f\"Total lines in code cells and Verilog files: {total_lines}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e9732bc6-0674-4db2-86ea-aa497f2f89c9",
   "metadata": {},
   "source": [
    "# Setup"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "110e7a27-cddb-4642-a870-e9a04ee756ec",
   "metadata": {},
   "source": [
    "## Patterns"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 314,
   "id": "3e9da1a6-2ede-4295-afe6-88342824cb0d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    def matches(self, filename):\n",
      "        return self.pattern in filename\n",
      "\n"
     ]
    }
   ],
   "source": [
    "class Pattern:\n",
    "    def __init__(self, pattern, *args):\n",
    "        self.pattern = pattern\n",
    "\n",
    "    def matches(self, filename):\n",
    "        raise NotImplementedError(\"This method should be implemented by subclasses\")\n",
    "\n",
    "    def __str__(self):\n",
    "        #print(inspect.getsourcelines(self.matches))\n",
    "        return ''.join(inspect.getsourcelines(self.matches)[0])\n",
    "\n",
    "class SubstringPattern(Pattern):\n",
    "    def matches(self, filename):\n",
    "        return self.pattern in filename\n",
    "\n",
    "    def exact_match(self, filename):\n",
    "        return self.pattern == filename\n",
    "\n",
    "class Substring_CountPattern(Pattern):\n",
    "    def __init__(self, pattern, count_vars={}):\n",
    "        self.pattern = pattern\n",
    "        self.count_vars = count_vars\n",
    "        \n",
    "    def matches(self, filename):\n",
    "        found = False\n",
    "        if self.pattern in filename:\n",
    "            found = True\n",
    "\n",
    "        for var, count_range in self.count_vars.items():\n",
    "            \n",
    "            if filename.count(var) <= count_range[0] or filename.count(var) >= count_range[1]:\n",
    "                found = False\n",
    "                \n",
    "        return found\n",
    "\n",
    "class StringMatchPattern(Pattern):\n",
    "    \n",
    "    def matches(self, filename):\n",
    "        #print(self.pattern, filename)\n",
    "        return self.pattern == filename\n",
    "\n",
    "class RegexPattern(Pattern):\n",
    "    def matches(self, filename):\n",
    "        return re.search(self.pattern, filename) is not None\n",
    "\n",
    "lines = str(SubstringPattern(''))\n",
    "print(lines)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "54c0d40d-e814-49a9-817e-36c54b821b82",
   "metadata": {},
   "source": [
    "## Directory_Structure"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 292,
   "id": "72dda40a-e3d9-4497-addc-05d58af761fb",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Submodule identified when the module instantiation is followed by // Module\n",
    "\n",
    "def identify_submodules(verilog_file):\n",
    "    submodule_names = []\n",
    "    with open(verilog_file, 'r') as f:\n",
    "        lines = f.readlines()\n",
    "\n",
    "    for i, line in enumerate(lines):\n",
    "        if \"// Module\" in line:\n",
    "            # Find the submodule name by scanning backward to the line with the instantiation\n",
    "            for j in range(i, 0, -1):\n",
    "                #if 'carry_skip_adder' in verilog_file:\n",
    "                    #print(lines[j], ('(' in lines[j]), (not ')' in lines[j]), submodule_names)\n",
    "                    #time.sleep(1)\n",
    "                    \n",
    "                if (('(' in lines[j]) and ((not ')' in lines[j]) or ((lines[j].count('(') > 1) and ('#' in lines[j])))) or ('(' in lines[j] and ')' in lines[j] and ';' in lines[j]):\n",
    "                    \n",
    "                    submodule_name = lines[j].strip().split()[0]\n",
    "                    submodule_names.append(submodule_name)\n",
    "                    break\n",
    "\n",
    "    return submodule_names\n",
    "\n",
    "def filter_filenames(source_dir, patterns=None, filenames=None, subs=False):\n",
    "    if filenames is None:\n",
    "        all_files = os.listdir(source_dir)\n",
    "    else:\n",
    "        all_files = filenames\n",
    "\n",
    "    if patterns:\n",
    "        filtered_files = []\n",
    "        for file in all_files:\n",
    "            for pattern in patterns:\n",
    "                if pattern.matches(file):\n",
    "                    filtered_files.append(file)\n",
    "                    break\n",
    "    else:\n",
    "        filtered_files = all_files\n",
    "\n",
    "    #print(\"Filtered files before subs:\", filtered_files)\n",
    "\n",
    "    if subs:\n",
    "        final_files = []\n",
    "        for file in filtered_files:\n",
    "            final_files.append(file)\n",
    "            submodules = identify_submodules(os.path.join(source_dir, file))\n",
    "            #print(\"Submodules found:\", submodules)\n",
    "            final_files.extend(submodules)\n",
    "    else:\n",
    "        final_files = filtered_files\n",
    "\n",
    "    final_files = [os.path.join(src_folder, f) for f in final_files if not 'for' in f and f in all_files]\n",
    "    final_files = [f + '.v' if not '.v' in f else f for f in final_files]\n",
    "\n",
    "    return list(set(final_files))\n",
    "\n",
    "def create_directory_structure(component_names, src_folder, dest_folder, hierarchy):\n",
    "    for verilog_file in component_names:\n",
    "        print(\"Creating directory structure for:\", verilog_file)\n",
    "        module_name = os.path.splitext(os.path.basename(verilog_file))[0]\n",
    "        component_dir = os.path.join(dest_folder, module_name)\n",
    "        os.makedirs(component_dir, exist_ok=True)\n",
    "        shutil.copy(verilog_file, component_dir)\n",
    "    \n",
    "        submodules = list(np.unique(identify_submodules(verilog_file)))\n",
    "        #print(\"Submodules found: \", submodules)\n",
    "        hierarchy[module_name] = submodules\n",
    "    \n",
    "        for submodule in submodules:\n",
    "            submodule_file = os.path.join(src_folder, f\"{submodule}.v\")\n",
    "            if os.path.exists(submodule_file):\n",
    "                create_directory_structure([submodule_file], src_folder, component_dir, hierarchy)\n",
    "\n",
    "        #print_directory_structure(dest_folder)\n",
    "        #print()\n",
    "\n",
    "    return hierarchy\n",
    "\n",
    "def print_directory_structure(path, indent=0):\n",
    "    hierarchy = {}\n",
    "    \n",
    "    def build_hierarchy(path, hierarchy):\n",
    "        for root, dirs, files in os.walk(path):\n",
    "            level = root.replace(path, '').count(os.sep)\n",
    "            indent = ' ' * 4 * level\n",
    "            print(f\"{indent}{os.path.basename(root)}/\")\n",
    "            subindent = ' ' * 4 * (level + 1)\n",
    "            for f in files:\n",
    "                print(f\"{subindent}{f}\")\n",
    "            current_level = hierarchy\n",
    "            parts = root.replace(path, '').split(os.sep)\n",
    "            for part in parts:\n",
    "                if part:\n",
    "                    current_level = current_level.setdefault(part, {})\n",
    "            for d in dirs:\n",
    "                current_level[d] = {}\n",
    "            for f in files:\n",
    "                current_level[f] = None\n",
    "\n",
    "    build_hierarchy(path, hierarchy)\n",
    "    return hierarchy"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 420,
   "id": "52bd3b26-f2db-4512-9a7d-ebebce9bfae6",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "C:\\Users\\ugheewala\\OneDrive - NVIDIA Corporation\\Documents\\Projects\\benchmarking\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "['src\\\\alu.v']"
      ]
     },
     "execution_count": 420,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "if \"simulation\" in os.getcwd():\n",
    "    os.chdir(\"..\")\n",
    "\n",
    "print(os.getcwd())\n",
    "\n",
    "src_folder = \"src\"\n",
    "dest_folder = \"main_generated\"\n",
    "component_names = filter_filenames(src_folder, patterns=[SubstringPattern(\"alu\")], filenames=None, subs=True)\n",
    "component_names"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 421,
   "id": "db1d939b-67e6-42e6-976a-a237701d9d56",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "C:\\Users\\ugheewala\\OneDrive - NVIDIA Corporation\\Documents\\Projects\\benchmarking\n",
      "Creating directory structure for: src\\alu.v\n",
      "main_generated/\n",
      "    benchmarking_report.pdf\n",
      "    preview_initial_benchmarking_report.pdf\n",
      "    preview_temp_summary.pdf_benchmarking_report.pdf\n",
      "    preview_temp_summary.pdf_ripple_carry_adder_resusage_report.pdf\n",
      "    ripple_carry_adder_resusage_report.pdf\n",
      "    adder_subtractor/\n",
      "        adder_subtractor.v\n",
      "        adder_subtractor_compilation_output.txt\n",
      "        adder_subtractor_details.json\n",
      "        adder_subtractor_details_N1.json\n",
      "        adder_subtractor_details_N2.json\n",
      "        adder_subtractor_details_N3.json\n",
      "        adder_subtractor_details_N4.json\n",
      "        adder_subtractor_details_N5.json\n",
      "        adder_subtractor_details_N6.json\n",
      "        adder_subtractor_details_N7.json\n",
      "        adder_subtractor_details_N8.json\n",
      "        adder_subtractor_N1_simulation_output.txt\n",
      "        adder_subtractor_N2_simulation_output.txt\n",
      "        adder_subtractor_N3_simulation_output.txt\n",
      "        adder_subtractor_N4_simulation_output.txt\n",
      "        adder_subtractor_N5_simulation_output.txt\n",
      "        adder_subtractor_N6_simulation_output.txt\n",
      "        adder_subtractor_N7_simulation_output.txt\n",
      "        adder_subtractor_N8_simulation_output.txt\n",
      "        tb_adder_subtractor_report.pdf\n",
      "        tb_N1_adder_subtractor.v\n",
      "        tb_N1_adder_subtractor_compilation_output.txt\n",
      "        tb_N2_adder_subtractor.v\n",
      "        tb_N2_adder_subtractor_compilation_output.txt\n",
      "        tb_N3_adder_subtractor.v\n",
      "        tb_N3_adder_subtractor_compilation_output.txt\n",
      "        tb_N4_adder_subtractor.v\n",
      "        tb_N4_adder_subtractor_compilation_output.txt\n",
      "        tb_N5_adder_subtractor.v\n",
      "        tb_N5_adder_subtractor_compilation_output.txt\n",
      "        tb_N6_adder_subtractor.v\n",
      "        tb_N6_adder_subtractor_compilation_output.txt\n",
      "        tb_N7_adder_subtractor.v\n",
      "        tb_N7_adder_subtractor_compilation_output.txt\n",
      "        tb_N8_adder_subtractor.v\n",
      "        tb_N8_adder_subtractor_compilation_output.txt\n",
      "        full_adder/\n",
      "            full_adder.v\n",
      "            full_adder_compilation_output.txt\n",
      "            full_adder_details.json\n",
      "            full_adder_details_.json\n",
      "            full_adder__simulation_output.txt\n",
      "            tb__full_adder.v\n",
      "            tb__full_adder_compilation_output.txt\n",
      "            half_adder/\n",
      "                half_adder.v\n",
      "                half_adder_compilation_output.txt\n",
      "                half_adder_details.json\n",
      "                half_adder_details_.json\n",
      "                half_adder__simulation_output.txt\n",
      "                tb__half_adder.v\n",
      "                tb__half_adder_compilation_output.txt\n",
      "        xor2/\n",
      "            tb__xor2.v\n",
      "            tb__xor2_compilation_output.txt\n",
      "            xor2.v\n",
      "            xor2_compilation_output.txt\n",
      "            xor2_details.json\n",
      "            xor2_details_.json\n",
      "            xor2__simulation_output.txt\n",
      "    alu/\n",
      "        alu.v\n",
      "        alu_details.json\n",
      "        unsigned_alu.v\n",
      "    arithmetic_shifter/\n",
      "        arithmetic_shifter.v\n",
      "        arithmetic_shifter_compilation_output.txt\n",
      "        arithmetic_shifter_details.json\n",
      "        arithmetic_shifter_details_N2.json\n",
      "        arithmetic_shifter_details_N3.json\n",
      "        arithmetic_shifter_details_N4.json\n",
      "        arithmetic_shifter_details_N5.json\n",
      "        arithmetic_shifter_details_N6.json\n",
      "        arithmetic_shifter_details_N7.json\n",
      "        arithmetic_shifter_details_N8.json\n",
      "        arithmetic_shifter_N2_simulation_output.txt\n",
      "        arithmetic_shifter_N3_simulation_output.txt\n",
      "        arithmetic_shifter_N4_simulation_output.txt\n",
      "        arithmetic_shifter_N5_simulation_output.txt\n",
      "        arithmetic_shifter_N6_simulation_output.txt\n",
      "        arithmetic_shifter_N7_simulation_output.txt\n",
      "        arithmetic_shifter_N8_simulation_output.txt\n",
      "        arithmetic_shifter_netlist.json\n",
      "        arithmetic_shifter_resusage_report.pdf\n",
      "        arithmetic_shifter_script.ys\n",
      "        preview_temp_summary.pdf_arithmetic_shifter_resusage_report.pdf\n",
      "        tb_arithmetic_shifter_report.pdf\n",
      "        tb_N2_arithmetic_shifter.v\n",
      "        tb_N2_arithmetic_shifter_compilation_output.txt\n",
      "        tb_N3_arithmetic_shifter.v\n",
      "        tb_N3_arithmetic_shifter_compilation_output.txt\n",
      "        tb_N4_arithmetic_shifter.v\n",
      "        tb_N4_arithmetic_shifter_compilation_output.txt\n",
      "        tb_N5_arithmetic_shifter.v\n",
      "        tb_N5_arithmetic_shifter_compilation_output.txt\n",
      "        tb_N6_arithmetic_shifter.v\n",
      "        tb_N6_arithmetic_shifter_compilation_output.txt\n",
      "        tb_N7_arithmetic_shifter.v\n",
      "        tb_N7_arithmetic_shifter_compilation_output.txt\n",
      "        tb_N8_arithmetic_shifter.v\n",
      "        tb_N8_arithmetic_shifter_compilation_output.txt\n",
      "    array_multiplier/\n",
      "        array_multiplier.v\n",
      "        array_multiplier_compilation_output.txt\n",
      "        array_multiplier_details.json\n",
      "        array_multiplier_details_N1.json\n",
      "        array_multiplier_details_N2.json\n",
      "        array_multiplier_details_N3.json\n",
      "        array_multiplier_details_N4.json\n",
      "        array_multiplier_details_N5.json\n",
      "        array_multiplier_details_N6.json\n",
      "        array_multiplier_details_N7.json\n",
      "        array_multiplier_details_N8.json\n",
      "        array_multiplier_N1_simulation_output.txt\n",
      "        array_multiplier_N2_simulation_output.txt\n",
      "        array_multiplier_N3_simulation_output.txt\n",
      "        array_multiplier_N4_simulation_output.txt\n",
      "        array_multiplier_N5_simulation_output.txt\n",
      "        array_multiplier_N6_simulation_output.txt\n",
      "        array_multiplier_N7_simulation_output.txt\n",
      "        array_multiplier_N8_simulation_output.txt\n",
      "        array_multiplier_netlist.edf\n",
      "        array_multiplier_netlist.v\n",
      "        array_multiplier_power_summary.rpt\n",
      "        array_multiplier_project.xpr\n",
      "        array_multiplier_synth.dcp\n",
      "        array_multiplier_timing_summary.rpt\n",
      "        array_multiplier_vivado_script.tcl\n",
      "        tb_array_multiplier_report.pdf\n",
      "        tb_N1_array_multiplier.v\n",
      "        tb_N1_array_multiplier_compilation_output.txt\n",
      "        tb_N2_array_multiplier.v\n",
      "        tb_N2_array_multiplier_compilation_output.txt\n",
      "        tb_N3_array_multiplier.v\n",
      "        tb_N3_array_multiplier_compilation_output.txt\n",
      "        tb_N4_array_multiplier.v\n",
      "        tb_N4_array_multiplier_compilation_output.txt\n",
      "        tb_N5_array_multiplier.v\n",
      "        tb_N5_array_multiplier_compilation_output.txt\n",
      "        tb_N6_array_multiplier.v\n",
      "        tb_N6_array_multiplier_compilation_output.txt\n",
      "        tb_N7_array_multiplier.v\n",
      "        tb_N7_array_multiplier_compilation_output.txt\n",
      "        tb_N8_array_multiplier.v\n",
      "        tb_N8_array_multiplier_compilation_output.txt\n",
      "        vivado.jou\n",
      "        vivado.log\n",
      "        .Xil/\n",
      "        array_multiplier_project.cache/\n",
      "            wt/\n",
      "                project.wpc\n",
      "                synthesis.wdf\n",
      "                synthesis_details.wdf\n",
      "        array_multiplier_project.hw/\n",
      "            array_multiplier_project.lpr\n",
      "        array_multiplier_project.ip_user_files/\n",
      "        array_multiplier_project.runs/\n",
      "            .jobs/\n",
      "                vrs_config_1.xml\n",
      "            synth_1/\n",
      "                .vivado.begin.rst\n",
      "                .vivado.end.rst\n",
      "                .Vivado_Synthesis.queue.rst\n",
      "                array_multiplier.dcp\n",
      "                array_multiplier.tcl\n",
      "                array_multiplier.vds\n",
      "                array_multiplier_utilization_synth.pb\n",
      "                array_multiplier_utilization_synth.rpt\n",
      "                gen_run.xml\n",
      "                htr.txt\n",
      "                ISEWrap.js\n",
      "                ISEWrap.sh\n",
      "                project.wdf\n",
      "                rundef.js\n",
      "                runme.bat\n",
      "                runme.log\n",
      "                runme.sh\n",
      "                vivado.jou\n",
      "                vivado.pb\n",
      "                __synthesis_is_complete__\n",
      "                .Xil/\n",
      "        full_adder/\n",
      "            full_adder.v\n",
      "            full_adder_compilation_output.txt\n",
      "            full_adder_details.json\n",
      "            full_adder_details_.json\n",
      "            full_adder_vivado_script.tcl\n",
      "            full_adder__simulation_output.txt\n",
      "            tb__full_adder.v\n",
      "            tb__full_adder_compilation_output.txt\n",
      "            half_adder/\n",
      "                half_adder.v\n",
      "                half_adder_compilation_output.txt\n",
      "                half_adder_details.json\n",
      "                half_adder_details_.json\n",
      "                half_adder_vivado_script.tcl\n",
      "                half_adder__simulation_output.txt\n",
      "                tb__half_adder.v\n",
      "                tb__half_adder_compilation_output.txt\n",
      "        half_adder/\n",
      "            half_adder.v\n",
      "            half_adder_compilation_output.txt\n",
      "            half_adder_details.json\n",
      "            half_adder_details_.json\n",
      "            half_adder_vivado_script.tcl\n",
      "            half_adder__simulation_output.txt\n",
      "            tb__half_adder.v\n",
      "            tb__half_adder_compilation_output.txt\n",
      "    big_circle/\n",
      "        big_circle.v\n",
      "        big_circle_compilation_output.txt\n",
      "        big_circle_details.json\n",
      "        big_circle_details_.json\n",
      "        big_circle__simulation_output.txt\n",
      "        tb_big_circle_report.pdf\n",
      "        tb__big_circle.v\n",
      "        tb__big_circle_compilation_output.txt\n",
      "    booth_multiplier/\n",
      "        booth_multiplier.v\n",
      "        booth_multiplier_compilation_output.txt\n",
      "        booth_multiplier_details.json\n",
      "        booth_multiplier_details_N2.json\n",
      "        booth_multiplier_details_N3.json\n",
      "        booth_multiplier_details_N4.json\n",
      "        booth_multiplier_details_N5.json\n",
      "        booth_multiplier_details_N6.json\n",
      "        booth_multiplier_details_N7.json\n",
      "        booth_multiplier_details_N8.json\n",
      "        booth_multiplier_N2_simulation_output.txt\n",
      "        booth_multiplier_N3_simulation_output.txt\n",
      "        booth_multiplier_N4_simulation_output.txt\n",
      "        booth_multiplier_N5_simulation_output.txt\n",
      "        booth_multiplier_N6_simulation_output.txt\n",
      "        booth_multiplier_N7_simulation_output.txt\n",
      "        booth_multiplier_N8_simulation_output.txt\n",
      "        tb_booth_multiplier_report.pdf\n",
      "        tb_N2_booth_multiplier.v\n",
      "        tb_N2_booth_multiplier_compilation_output.txt\n",
      "        tb_N3_booth_multiplier.v\n",
      "        tb_N3_booth_multiplier_compilation_output.txt\n",
      "        tb_N4_booth_multiplier.v\n",
      "        tb_N4_booth_multiplier_compilation_output.txt\n",
      "        tb_N5_booth_multiplier.v\n",
      "        tb_N5_booth_multiplier_compilation_output.txt\n",
      "        tb_N6_booth_multiplier.v\n",
      "        tb_N6_booth_multiplier_compilation_output.txt\n",
      "        tb_N7_booth_multiplier.v\n",
      "        tb_N7_booth_multiplier_compilation_output.txt\n",
      "        tb_N8_booth_multiplier.v\n",
      "        tb_N8_booth_multiplier_compilation_output.txt\n",
      "        adder_subtractor/\n",
      "            adder_subtractor.v\n",
      "            adder_subtractor_compilation_output.txt\n",
      "            adder_subtractor_details.json\n",
      "            adder_subtractor_details_N1.json\n",
      "            adder_subtractor_details_N2.json\n",
      "            adder_subtractor_details_N3.json\n",
      "            adder_subtractor_details_N4.json\n",
      "            adder_subtractor_details_N5.json\n",
      "            adder_subtractor_details_N6.json\n",
      "            adder_subtractor_details_N7.json\n",
      "            adder_subtractor_details_N8.json\n",
      "            adder_subtractor_N2_simulation_output.txt\n",
      "            adder_subtractor_N3_simulation_output.txt\n",
      "            adder_subtractor_N4_simulation_output.txt\n",
      "            adder_subtractor_N5_simulation_output.txt\n",
      "            adder_subtractor_N6_simulation_output.txt\n",
      "            adder_subtractor_N7_simulation_output.txt\n",
      "            adder_subtractor_N8_simulation_output.txt\n",
      "            tb_N1_adder_subtractor.v\n",
      "            tb_N2_adder_subtractor.v\n",
      "            tb_N2_adder_subtractor_compilation_output.txt\n",
      "            tb_N3_adder_subtractor.v\n",
      "            tb_N3_adder_subtractor_compilation_output.txt\n",
      "            tb_N4_adder_subtractor.v\n",
      "            tb_N4_adder_subtractor_compilation_output.txt\n",
      "            tb_N5_adder_subtractor.v\n",
      "            tb_N5_adder_subtractor_compilation_output.txt\n",
      "            tb_N6_adder_subtractor.v\n",
      "            tb_N6_adder_subtractor_compilation_output.txt\n",
      "            tb_N7_adder_subtractor.v\n",
      "            tb_N7_adder_subtractor_compilation_output.txt\n",
      "            tb_N8_adder_subtractor.v\n",
      "            tb_N8_adder_subtractor_compilation_output.txt\n",
      "            full_adder/\n",
      "                full_adder.v\n",
      "                full_adder_compilation_output.txt\n",
      "                full_adder_details.json\n",
      "                full_adder_details_.json\n",
      "                full_adder__simulation_output.txt\n",
      "                tb__full_adder.v\n",
      "                tb__full_adder_compilation_output.txt\n",
      "                half_adder/\n",
      "                    half_adder.v\n",
      "                    half_adder_compilation_output.txt\n",
      "                    half_adder_details.json\n",
      "                    half_adder_details_.json\n",
      "                    half_adder__simulation_output.txt\n",
      "                    tb__half_adder.v\n",
      "                    tb__half_adder_compilation_output.txt\n",
      "            xor2/\n",
      "                tb__xor2.v\n",
      "                tb__xor2_compilation_output.txt\n",
      "                xor2.v\n",
      "                xor2_compilation_output.txt\n",
      "                xor2_details.json\n",
      "                xor2_details_.json\n",
      "                xor2__simulation_output.txt\n",
      "        arithmetic_shifter/\n",
      "            arithmetic_shifter.v\n",
      "            arithmetic_shifter_compilation_output.txt\n",
      "            arithmetic_shifter_details.json\n",
      "            arithmetic_shifter_details_N1.json\n",
      "            arithmetic_shifter_details_N2.json\n",
      "            arithmetic_shifter_details_N3.json\n",
      "            arithmetic_shifter_details_N4.json\n",
      "            arithmetic_shifter_details_N5.json\n",
      "            arithmetic_shifter_details_N6.json\n",
      "            arithmetic_shifter_details_N7.json\n",
      "            arithmetic_shifter_details_N8.json\n",
      "            arithmetic_shifter_N2_simulation_output.txt\n",
      "            arithmetic_shifter_N3_simulation_output.txt\n",
      "            arithmetic_shifter_N4_simulation_output.txt\n",
      "            arithmetic_shifter_N5_simulation_output.txt\n",
      "            arithmetic_shifter_N6_simulation_output.txt\n",
      "            arithmetic_shifter_N7_simulation_output.txt\n",
      "            arithmetic_shifter_N8_simulation_output.txt\n",
      "            tb_N1_arithmetic_shifter.v\n",
      "            tb_N2_arithmetic_shifter.v\n",
      "            tb_N2_arithmetic_shifter_compilation_output.txt\n",
      "            tb_N3_arithmetic_shifter.v\n",
      "            tb_N3_arithmetic_shifter_compilation_output.txt\n",
      "            tb_N4_arithmetic_shifter.v\n",
      "            tb_N4_arithmetic_shifter_compilation_output.txt\n",
      "            tb_N5_arithmetic_shifter.v\n",
      "            tb_N5_arithmetic_shifter_compilation_output.txt\n",
      "            tb_N6_arithmetic_shifter.v\n",
      "            tb_N6_arithmetic_shifter_compilation_output.txt\n",
      "            tb_N7_arithmetic_shifter.v\n",
      "            tb_N7_arithmetic_shifter_compilation_output.txt\n",
      "            tb_N8_arithmetic_shifter.v\n",
      "            tb_N8_arithmetic_shifter_compilation_output.txt\n",
      "    borrow_lookahead_subtractor/\n",
      "        borrow_lookahead_subtractor.v\n",
      "        borrow_lookahead_subtractor_compilation_output.txt\n",
      "        borrow_lookahead_subtractor_details.json\n",
      "        borrow_lookahead_subtractor_details_N1.json\n",
      "        borrow_lookahead_subtractor_details_N2.json\n",
      "        borrow_lookahead_subtractor_details_N3.json\n",
      "        borrow_lookahead_subtractor_details_N4.json\n",
      "        borrow_lookahead_subtractor_details_N5.json\n",
      "        borrow_lookahead_subtractor_details_N6.json\n",
      "        borrow_lookahead_subtractor_details_N7.json\n",
      "        borrow_lookahead_subtractor_details_N8.json\n",
      "        borrow_lookahead_subtractor_N1_simulation_output.txt\n",
      "        borrow_lookahead_subtractor_N2_simulation_output.txt\n",
      "        borrow_lookahead_subtractor_N3_simulation_output.txt\n",
      "        borrow_lookahead_subtractor_N4_simulation_output.txt\n",
      "        borrow_lookahead_subtractor_N5_simulation_output.txt\n",
      "        borrow_lookahead_subtractor_N6_simulation_output.txt\n",
      "        borrow_lookahead_subtractor_N7_simulation_output.txt\n",
      "        borrow_lookahead_subtractor_N8_simulation_output.txt\n",
      "        borrow_lookahead_subtractor_netlist.json\n",
      "        borrow_lookahead_subtractor_resusage_report.pdf\n",
      "        borrow_lookahead_subtractor_script.ys\n",
      "        preview_temp_summary.pdf_borrow_lookahead_subtractor_resusage_report.pdf\n",
      "        tb_borrow_lookahead_subtractor_report.pdf\n",
      "        tb_N1_borrow_lookahead_subtractor.v\n",
      "        tb_N1_borrow_lookahead_subtractor_compilation_output.txt\n",
      "        tb_N2_borrow_lookahead_subtractor.v\n",
      "        tb_N2_borrow_lookahead_subtractor_compilation_output.txt\n",
      "        tb_N3_borrow_lookahead_subtractor.v\n",
      "        tb_N3_borrow_lookahead_subtractor_compilation_output.txt\n",
      "        tb_N4_borrow_lookahead_subtractor.v\n",
      "        tb_N4_borrow_lookahead_subtractor_compilation_output.txt\n",
      "        tb_N5_borrow_lookahead_subtractor.v\n",
      "        tb_N5_borrow_lookahead_subtractor_compilation_output.txt\n",
      "        tb_N6_borrow_lookahead_subtractor.v\n",
      "        tb_N6_borrow_lookahead_subtractor_compilation_output.txt\n",
      "        tb_N7_borrow_lookahead_subtractor.v\n",
      "        tb_N7_borrow_lookahead_subtractor_compilation_output.txt\n",
      "        tb_N8_borrow_lookahead_subtractor.v\n",
      "        tb_N8_borrow_lookahead_subtractor_compilation_output.txt\n",
      "        full_subtractor/\n",
      "            full_subtractor.v\n",
      "            full_subtractor_compilation_output.txt\n",
      "            full_subtractor_details.json\n",
      "            full_subtractor_details_.json\n",
      "            full_subtractor__simulation_output.txt\n",
      "            tb__full_subtractor.v\n",
      "            tb__full_subtractor_compilation_output.txt\n",
      "            half_subtractor/\n",
      "                half_subtractor.v\n",
      "                half_subtractor_compilation_output.txt\n",
      "                half_subtractor_details.json\n",
      "                half_subtractor_details_.json\n",
      "                half_subtractor__simulation_output.txt\n",
      "                tb__half_subtractor.v\n",
      "                tb__half_subtractor_compilation_output.txt\n",
      "    carry_logic/\n",
      "        carry_logic.v\n",
      "        carry_logic_compilation_output.txt\n",
      "        carry_logic_details.json\n",
      "        carry_logic_details_.json\n",
      "        carry_logic__simulation_output.txt\n",
      "        tb_carry_logic_report.pdf\n",
      "        tb__carry_logic.v\n",
      "        tb__carry_logic_compilation_output.txt\n",
      "    carry_lookahead_adder/\n",
      "        carry_lookahead_adder.v\n",
      "        carry_lookahead_adder_compilation_output.txt\n",
      "        carry_lookahead_adder_details.json\n",
      "        carry_lookahead_adder_details_N1.json\n",
      "        carry_lookahead_adder_details_N2.json\n",
      "        carry_lookahead_adder_details_N3.json\n",
      "        carry_lookahead_adder_details_N4.json\n",
      "        carry_lookahead_adder_details_N5.json\n",
      "        carry_lookahead_adder_details_N6.json\n",
      "        carry_lookahead_adder_details_N7.json\n",
      "        carry_lookahead_adder_details_N8.json\n",
      "        carry_lookahead_adder_N1_simulation_output.txt\n",
      "        carry_lookahead_adder_N2_simulation_output.txt\n",
      "        carry_lookahead_adder_N3_simulation_output.txt\n",
      "        carry_lookahead_adder_N4_simulation_output.txt\n",
      "        carry_lookahead_adder_N5_simulation_output.txt\n",
      "        carry_lookahead_adder_N6_simulation_output.txt\n",
      "        carry_lookahead_adder_N7_simulation_output.txt\n",
      "        carry_lookahead_adder_N8_simulation_output.txt\n",
      "        carry_lookahead_adder_netlist.json\n",
      "        carry_lookahead_adder_resusage_report.pdf\n",
      "        carry_lookahead_adder_script.ys\n",
      "        preview_temp_summary.pdf_carry_lookahead_adder_resusage_report.pdf\n",
      "        tb_carry_lookahead_adder_report.pdf\n",
      "        tb_N1_carry_lookahead_adder.v\n",
      "        tb_N1_carry_lookahead_adder_compilation_output.txt\n",
      "        tb_N2_carry_lookahead_adder.v\n",
      "        tb_N2_carry_lookahead_adder_compilation_output.txt\n",
      "        tb_N3_carry_lookahead_adder.v\n",
      "        tb_N3_carry_lookahead_adder_compilation_output.txt\n",
      "        tb_N4_carry_lookahead_adder.v\n",
      "        tb_N4_carry_lookahead_adder_compilation_output.txt\n",
      "        tb_N5_carry_lookahead_adder.v\n",
      "        tb_N5_carry_lookahead_adder_compilation_output.txt\n",
      "        tb_N6_carry_lookahead_adder.v\n",
      "        tb_N6_carry_lookahead_adder_compilation_output.txt\n",
      "        tb_N7_carry_lookahead_adder.v\n",
      "        tb_N7_carry_lookahead_adder_compilation_output.txt\n",
      "        tb_N8_carry_lookahead_adder.v\n",
      "        tb_N8_carry_lookahead_adder_compilation_output.txt\n",
      "    carry_lookahead_subtractor/\n",
      "        carry_lookahead_subtractor.v\n",
      "        carry_lookahead_subtractor_compilation_output.txt\n",
      "        carry_lookahead_subtractor_details.json\n",
      "        carry_lookahead_subtractor_details_N1.json\n",
      "        carry_lookahead_subtractor_details_N2.json\n",
      "        carry_lookahead_subtractor_details_N3.json\n",
      "        carry_lookahead_subtractor_details_N4.json\n",
      "        carry_lookahead_subtractor_details_N5.json\n",
      "        carry_lookahead_subtractor_details_N6.json\n",
      "        carry_lookahead_subtractor_details_N7.json\n",
      "        carry_lookahead_subtractor_details_N8.json\n",
      "        carry_lookahead_subtractor_N1_simulation_output.txt\n",
      "        carry_lookahead_subtractor_N2_simulation_output.txt\n",
      "        carry_lookahead_subtractor_N3_simulation_output.txt\n",
      "        carry_lookahead_subtractor_N4_simulation_output.txt\n",
      "        carry_lookahead_subtractor_N5_simulation_output.txt\n",
      "        carry_lookahead_subtractor_N6_simulation_output.txt\n",
      "        carry_lookahead_subtractor_N7_simulation_output.txt\n",
      "        carry_lookahead_subtractor_N8_simulation_output.txt\n",
      "        tb_carry_lookahead_subtractor_report.pdf\n",
      "        tb_N1_carry_lookahead_subtractor.v\n",
      "        tb_N1_carry_lookahead_subtractor_compilation_output.txt\n",
      "        tb_N2_carry_lookahead_subtractor.v\n",
      "        tb_N2_carry_lookahead_subtractor_compilation_output.txt\n",
      "        tb_N3_carry_lookahead_subtractor.v\n",
      "        tb_N3_carry_lookahead_subtractor_compilation_output.txt\n",
      "        tb_N4_carry_lookahead_subtractor.v\n",
      "        tb_N4_carry_lookahead_subtractor_compilation_output.txt\n",
      "        tb_N5_carry_lookahead_subtractor.v\n",
      "        tb_N5_carry_lookahead_subtractor_compilation_output.txt\n",
      "        tb_N6_carry_lookahead_subtractor.v\n",
      "        tb_N6_carry_lookahead_subtractor_compilation_output.txt\n",
      "        tb_N7_carry_lookahead_subtractor.v\n",
      "        tb_N7_carry_lookahead_subtractor_compilation_output.txt\n",
      "        tb_N8_carry_lookahead_subtractor.v\n",
      "        tb_N8_carry_lookahead_subtractor_compilation_output.txt\n",
      "        full_subtractor/\n",
      "            full_subtractor.v\n",
      "            full_subtractor_compilation_output.txt\n",
      "            full_subtractor_details.json\n",
      "            full_subtractor_details_.json\n",
      "            full_subtractor__simulation_output.txt\n",
      "            tb__full_subtractor.v\n",
      "            tb__full_subtractor_compilation_output.txt\n",
      "            half_subtractor/\n",
      "                half_subtractor.v\n",
      "                half_subtractor_compilation_output.txt\n",
      "                half_subtractor_details.json\n",
      "                half_subtractor_details_.json\n",
      "                half_subtractor__simulation_output.txt\n",
      "                tb__half_subtractor.v\n",
      "                tb__half_subtractor_compilation_output.txt\n",
      "    carry_save_adder/\n",
      "        carry_save_adder.v\n",
      "        carry_save_adder_compilation_output.txt\n",
      "        carry_save_adder_details.json\n",
      "        carry_save_adder_details_N1.json\n",
      "        carry_save_adder_details_N2.json\n",
      "        carry_save_adder_details_N3.json\n",
      "        carry_save_adder_details_N4.json\n",
      "        carry_save_adder_details_N5.json\n",
      "        carry_save_adder_details_N6.json\n",
      "        carry_save_adder_details_N7.json\n",
      "        carry_save_adder_details_N8.json\n",
      "        carry_save_adder_N1_simulation_output.txt\n",
      "        carry_save_adder_N2_simulation_output.txt\n",
      "        carry_save_adder_N3_simulation_output.txt\n",
      "        carry_save_adder_N4_simulation_output.txt\n",
      "        carry_save_adder_N5_simulation_output.txt\n",
      "        carry_save_adder_N6_simulation_output.txt\n",
      "        carry_save_adder_N7_simulation_output.txt\n",
      "        carry_save_adder_N8_simulation_output.txt\n",
      "        carry_save_adder_script.ys\n",
      "        tb_carry_save_adder_report.pdf\n",
      "        tb_N1_carry_save_adder.v\n",
      "        tb_N1_carry_save_adder_compilation_output.txt\n",
      "        tb_N2_carry_save_adder.v\n",
      "        tb_N2_carry_save_adder_compilation_output.txt\n",
      "        tb_N3_carry_save_adder.v\n",
      "        tb_N3_carry_save_adder_compilation_output.txt\n",
      "        tb_N4_carry_save_adder.v\n",
      "        tb_N4_carry_save_adder_compilation_output.txt\n",
      "        tb_N5_carry_save_adder.v\n",
      "        tb_N5_carry_save_adder_compilation_output.txt\n",
      "        tb_N6_carry_save_adder.v\n",
      "        tb_N6_carry_save_adder_compilation_output.txt\n",
      "        tb_N7_carry_save_adder.v\n",
      "        tb_N7_carry_save_adder_compilation_output.txt\n",
      "        tb_N8_carry_save_adder.v\n",
      "        tb_N8_carry_save_adder_compilation_output.txt\n",
      "        carry_save_adder_l2/\n",
      "            carry_save_adder_l2.v\n",
      "            carry_save_adder_l2_compilation_output.txt\n",
      "            carry_save_adder_l2_details.json\n",
      "            carry_save_adder_l2_details_N1.json\n",
      "            carry_save_adder_l2_details_N2.json\n",
      "            carry_save_adder_l2_details_N3.json\n",
      "            carry_save_adder_l2_details_N4.json\n",
      "            carry_save_adder_l2_details_N5.json\n",
      "            carry_save_adder_l2_details_N6.json\n",
      "            carry_save_adder_l2_details_N7.json\n",
      "            carry_save_adder_l2_details_N8.json\n",
      "            carry_save_adder_l2_N1_simulation_output.txt\n",
      "            carry_save_adder_l2_N2_simulation_output.txt\n",
      "            carry_save_adder_l2_N3_simulation_output.txt\n",
      "            carry_save_adder_l2_N4_simulation_output.txt\n",
      "            carry_save_adder_l2_N5_simulation_output.txt\n",
      "            carry_save_adder_l2_N6_simulation_output.txt\n",
      "            carry_save_adder_l2_N7_simulation_output.txt\n",
      "            carry_save_adder_l2_N8_simulation_output.txt\n",
      "            tb_N1_carry_save_adder_l2.v\n",
      "            tb_N1_carry_save_adder_l2_compilation_output.txt\n",
      "            tb_N2_carry_save_adder_l2.v\n",
      "            tb_N2_carry_save_adder_l2_compilation_output.txt\n",
      "            tb_N3_carry_save_adder_l2.v\n",
      "            tb_N3_carry_save_adder_l2_compilation_output.txt\n",
      "            tb_N4_carry_save_adder_l2.v\n",
      "            tb_N4_carry_save_adder_l2_compilation_output.txt\n",
      "            tb_N5_carry_save_adder_l2.v\n",
      "            tb_N5_carry_save_adder_l2_compilation_output.txt\n",
      "            tb_N6_carry_save_adder_l2.v\n",
      "            tb_N6_carry_save_adder_l2_compilation_output.txt\n",
      "            tb_N7_carry_save_adder_l2.v\n",
      "            tb_N7_carry_save_adder_l2_compilation_output.txt\n",
      "            tb_N8_carry_save_adder_l2.v\n",
      "            tb_N8_carry_save_adder_l2_compilation_output.txt\n",
      "            full_adder/\n",
      "                full_adder.v\n",
      "                full_adder_compilation_output.txt\n",
      "                full_adder_details.json\n",
      "                full_adder_details_.json\n",
      "                full_adder__simulation_output.txt\n",
      "                tb__full_adder.v\n",
      "                tb__full_adder_compilation_output.txt\n",
      "                half_adder/\n",
      "                    half_adder.v\n",
      "                    half_adder_compilation_output.txt\n",
      "                    half_adder_details.json\n",
      "                    half_adder_details_.json\n",
      "                    half_adder__simulation_output.txt\n",
      "                    tb__half_adder.v\n",
      "                    tb__half_adder_compilation_output.txt\n",
      "        ripple_carry_adder/\n",
      "            ripple_carry_adder.v\n",
      "            ripple_carry_adder_compilation_output.txt\n",
      "            ripple_carry_adder_details.json\n",
      "            ripple_carry_adder_details_N1.json\n",
      "            ripple_carry_adder_details_N2.json\n",
      "            ripple_carry_adder_details_N3.json\n",
      "            ripple_carry_adder_details_N4.json\n",
      "            ripple_carry_adder_details_N5.json\n",
      "            ripple_carry_adder_details_N6.json\n",
      "            ripple_carry_adder_details_N7.json\n",
      "            ripple_carry_adder_details_N8.json\n",
      "            ripple_carry_adder_N1_simulation_output.txt\n",
      "            ripple_carry_adder_N2_simulation_output.txt\n",
      "            ripple_carry_adder_N3_simulation_output.txt\n",
      "            ripple_carry_adder_N4_simulation_output.txt\n",
      "            ripple_carry_adder_N5_simulation_output.txt\n",
      "            ripple_carry_adder_N6_simulation_output.txt\n",
      "            ripple_carry_adder_N7_simulation_output.txt\n",
      "            ripple_carry_adder_N8_simulation_output.txt\n",
      "            tb_N1_ripple_carry_adder.v\n",
      "            tb_N1_ripple_carry_adder_compilation_output.txt\n",
      "            tb_N2_ripple_carry_adder.v\n",
      "            tb_N2_ripple_carry_adder_compilation_output.txt\n",
      "            tb_N3_ripple_carry_adder.v\n",
      "            tb_N3_ripple_carry_adder_compilation_output.txt\n",
      "            tb_N4_ripple_carry_adder.v\n",
      "            tb_N4_ripple_carry_adder_compilation_output.txt\n",
      "            tb_N5_ripple_carry_adder.v\n",
      "            tb_N5_ripple_carry_adder_compilation_output.txt\n",
      "            tb_N6_ripple_carry_adder.v\n",
      "            tb_N6_ripple_carry_adder_compilation_output.txt\n",
      "            tb_N7_ripple_carry_adder.v\n",
      "            tb_N7_ripple_carry_adder_compilation_output.txt\n",
      "            tb_N8_ripple_carry_adder.v\n",
      "            tb_N8_ripple_carry_adder_compilation_output.txt\n",
      "            full_adder/\n",
      "                full_adder.v\n",
      "                full_adder_compilation_output.txt\n",
      "                full_adder_details.json\n",
      "                full_adder_details_.json\n",
      "                full_adder__simulation_output.txt\n",
      "                tb__full_adder.v\n",
      "                tb__full_adder_compilation_output.txt\n",
      "                half_adder/\n",
      "                    half_adder.v\n",
      "                    half_adder_compilation_output.txt\n",
      "                    half_adder_details.json\n",
      "                    half_adder_details_.json\n",
      "                    half_adder__simulation_output.txt\n",
      "                    tb__half_adder.v\n",
      "                    tb__half_adder_compilation_output.txt\n",
      "    carry_save_adder_l2/\n",
      "        carry_save_adder_l2.v\n",
      "        carry_save_adder_l2_compilation_output.txt\n",
      "        carry_save_adder_l2_details.json\n",
      "        carry_save_adder_l2_details_N1.json\n",
      "        carry_save_adder_l2_details_N2.json\n",
      "        carry_save_adder_l2_details_N3.json\n",
      "        carry_save_adder_l2_details_N4.json\n",
      "        carry_save_adder_l2_details_N5.json\n",
      "        carry_save_adder_l2_details_N6.json\n",
      "        carry_save_adder_l2_details_N7.json\n",
      "        carry_save_adder_l2_details_N8.json\n",
      "        carry_save_adder_l2_N1_simulation_output.txt\n",
      "        carry_save_adder_l2_N2_simulation_output.txt\n",
      "        carry_save_adder_l2_N3_simulation_output.txt\n",
      "        carry_save_adder_l2_N4_simulation_output.txt\n",
      "        carry_save_adder_l2_N5_simulation_output.txt\n",
      "        carry_save_adder_l2_N6_simulation_output.txt\n",
      "        carry_save_adder_l2_N7_simulation_output.txt\n",
      "        carry_save_adder_l2_N8_simulation_output.txt\n",
      "        carry_save_adder_l2_netlist.json\n",
      "        carry_save_adder_l2_resusage_report.pdf\n",
      "        carry_save_adder_l2_script.ys\n",
      "        preview_temp_summary.pdf_carry_save_adder_l2_resusage_report.pdf\n",
      "        tb_carry_save_adder_l2_report.pdf\n",
      "        tb_N1_carry_save_adder_l2.v\n",
      "        tb_N1_carry_save_adder_l2_compilation_output.txt\n",
      "        tb_N2_carry_save_adder_l2.v\n",
      "        tb_N2_carry_save_adder_l2_compilation_output.txt\n",
      "        tb_N3_carry_save_adder_l2.v\n",
      "        tb_N3_carry_save_adder_l2_compilation_output.txt\n",
      "        tb_N4_carry_save_adder_l2.v\n",
      "        tb_N4_carry_save_adder_l2_compilation_output.txt\n",
      "        tb_N5_carry_save_adder_l2.v\n",
      "        tb_N5_carry_save_adder_l2_compilation_output.txt\n",
      "        tb_N6_carry_save_adder_l2.v\n",
      "        tb_N6_carry_save_adder_l2_compilation_output.txt\n",
      "        tb_N7_carry_save_adder_l2.v\n",
      "        tb_N7_carry_save_adder_l2_compilation_output.txt\n",
      "        tb_N8_carry_save_adder_l2.v\n",
      "        tb_N8_carry_save_adder_l2_compilation_output.txt\n",
      "        full_adder/\n",
      "            full_adder.v\n",
      "            full_adder_compilation_output.txt\n",
      "            full_adder_details.json\n",
      "            full_adder_details_.json\n",
      "            full_adder__simulation_output.txt\n",
      "            tb__full_adder.v\n",
      "            tb__full_adder_compilation_output.txt\n",
      "            half_adder/\n",
      "                half_adder.v\n",
      "                half_adder_compilation_output.txt\n",
      "                half_adder_details.json\n",
      "                half_adder_details_.json\n",
      "                half_adder__simulation_output.txt\n",
      "                tb__half_adder.v\n",
      "                tb__half_adder_compilation_output.txt\n",
      "    carry_select_adder/\n",
      "        carry_select_adder.v\n",
      "        carry_select_adder_compilation_output.txt\n",
      "        carry_select_adder_details.json\n",
      "        carry_select_adder_details_N1.json\n",
      "        carry_select_adder_details_N2.json\n",
      "        carry_select_adder_details_N3.json\n",
      "        carry_select_adder_details_N4.json\n",
      "        carry_select_adder_details_N5.json\n",
      "        carry_select_adder_details_N6.json\n",
      "        carry_select_adder_details_N7.json\n",
      "        carry_select_adder_details_N8.json\n",
      "        carry_select_adder_N1_simulation_output.txt\n",
      "        carry_select_adder_N2_simulation_output.txt\n",
      "        carry_select_adder_N3_simulation_output.txt\n",
      "        carry_select_adder_N4_simulation_output.txt\n",
      "        carry_select_adder_N5_simulation_output.txt\n",
      "        carry_select_adder_N6_simulation_output.txt\n",
      "        carry_select_adder_N7_simulation_output.txt\n",
      "        carry_select_adder_N8_simulation_output.txt\n",
      "        carry_select_adder_netlist.json\n",
      "        carry_select_adder_resusage_report.pdf\n",
      "        carry_select_adder_script.ys\n",
      "        preview_temp_summary.pdf_carry_select_adder_resusage_report.pdf\n",
      "        tb_carry_select_adder_report.pdf\n",
      "        tb_N1_carry_select_adder.v\n",
      "        tb_N1_carry_select_adder_compilation_output.txt\n",
      "        tb_N2_carry_select_adder.v\n",
      "        tb_N2_carry_select_adder_compilation_output.txt\n",
      "        tb_N3_carry_select_adder.v\n",
      "        tb_N3_carry_select_adder_compilation_output.txt\n",
      "        tb_N4_carry_select_adder.v\n",
      "        tb_N4_carry_select_adder_compilation_output.txt\n",
      "        tb_N5_carry_select_adder.v\n",
      "        tb_N5_carry_select_adder_compilation_output.txt\n",
      "        tb_N6_carry_select_adder.v\n",
      "        tb_N6_carry_select_adder_compilation_output.txt\n",
      "        tb_N7_carry_select_adder.v\n",
      "        tb_N7_carry_select_adder_compilation_output.txt\n",
      "        tb_N8_carry_select_adder.v\n",
      "        tb_N8_carry_select_adder_compilation_output.txt\n",
      "        full_adder/\n",
      "            full_adder.v\n",
      "            full_adder_compilation_output.txt\n",
      "            full_adder_details.json\n",
      "            full_adder_details_.json\n",
      "            full_adder__simulation_output.txt\n",
      "            tb__full_adder.v\n",
      "            tb__full_adder_compilation_output.txt\n",
      "            half_adder/\n",
      "                half_adder.v\n",
      "                half_adder_compilation_output.txt\n",
      "                half_adder_details.json\n",
      "                half_adder_details_.json\n",
      "                half_adder__simulation_output.txt\n",
      "                tb__half_adder.v\n",
      "                tb__half_adder_compilation_output.txt\n",
      "    carry_skip_adder/\n",
      "        carry_skip_adder.v\n",
      "        carry_skip_adder_BLOCK_SIZE1_N1_simulation_output.txt\n",
      "        carry_skip_adder_BLOCK_SIZE2_N1_simulation_output.txt\n",
      "        carry_skip_adder_compilation_output.txt\n",
      "        carry_skip_adder_details.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE1_N1.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE1_N2.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE1_N3.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE1_N4.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE1_N5.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE1_N6.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE1_N7.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE1_N8.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE2_N1.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE2_N2.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE2_N3.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE2_N4.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE2_N5.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE2_N6.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE2_N7.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE2_N8.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE3_N1.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE3_N2.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE3_N3.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE3_N4.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE3_N5.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE3_N6.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE3_N7.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE3_N8.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE4_N1.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE4_N2.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE4_N3.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE4_N4.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE4_N5.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE4_N6.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE4_N7.json\n",
      "        carry_skip_adder_details_BLOCK_SIZE4_N8.json\n",
      "        carry_skip_adder_details_N1_BLOCK_SIZE1.json\n",
      "        carry_skip_adder_details_N1_BLOCK_SIZE2.json\n",
      "        carry_skip_adder_details_N1_BLOCK_SIZE3.json\n",
      "        carry_skip_adder_details_N1_BLOCK_SIZE4.json\n",
      "        carry_skip_adder_details_N1_BLOCK_SIZE5.json\n",
      "        carry_skip_adder_details_N1_BLOCK_SIZE6.json\n",
      "        carry_skip_adder_details_N1_BLOCK_SIZE7.json\n",
      "        carry_skip_adder_details_N1_BLOCK_SIZE8.json\n",
      "        carry_skip_adder_details_N2_BLOCK_SIZE1.json\n",
      "        carry_skip_adder_details_N2_BLOCK_SIZE2.json\n",
      "        carry_skip_adder_details_N2_BLOCK_SIZE3.json\n",
      "        carry_skip_adder_details_N2_BLOCK_SIZE4.json\n",
      "        carry_skip_adder_details_N2_BLOCK_SIZE5.json\n",
      "        carry_skip_adder_details_N2_BLOCK_SIZE6.json\n",
      "        carry_skip_adder_details_N2_BLOCK_SIZE7.json\n",
      "        carry_skip_adder_details_N2_BLOCK_SIZE8.json\n",
      "        carry_skip_adder_details_N3_BLOCK_SIZE1.json\n",
      "        carry_skip_adder_details_N3_BLOCK_SIZE2.json\n",
      "        carry_skip_adder_details_N3_BLOCK_SIZE3.json\n",
      "        carry_skip_adder_details_N3_BLOCK_SIZE4.json\n",
      "        carry_skip_adder_details_N3_BLOCK_SIZE5.json\n",
      "        carry_skip_adder_details_N3_BLOCK_SIZE6.json\n",
      "        carry_skip_adder_details_N3_BLOCK_SIZE7.json\n",
      "        carry_skip_adder_details_N3_BLOCK_SIZE8.json\n",
      "        carry_skip_adder_details_N4_BLOCK_SIZE1.json\n",
      "        carry_skip_adder_details_N4_BLOCK_SIZE2.json\n",
      "        carry_skip_adder_details_N4_BLOCK_SIZE3.json\n",
      "        carry_skip_adder_details_N4_BLOCK_SIZE4.json\n",
      "        carry_skip_adder_details_N4_BLOCK_SIZE5.json\n",
      "        carry_skip_adder_details_N4_BLOCK_SIZE6.json\n",
      "        carry_skip_adder_details_N4_BLOCK_SIZE7.json\n",
      "        carry_skip_adder_details_N4_BLOCK_SIZE8.json\n",
      "        carry_skip_adder_details_N5_BLOCK_SIZE1.json\n",
      "        carry_skip_adder_details_N5_BLOCK_SIZE2.json\n",
      "        carry_skip_adder_details_N5_BLOCK_SIZE3.json\n",
      "        carry_skip_adder_details_N5_BLOCK_SIZE4.json\n",
      "        carry_skip_adder_details_N5_BLOCK_SIZE5.json\n",
      "        carry_skip_adder_details_N5_BLOCK_SIZE6.json\n",
      "        carry_skip_adder_details_N5_BLOCK_SIZE7.json\n",
      "        carry_skip_adder_details_N5_BLOCK_SIZE8.json\n",
      "        carry_skip_adder_details_N6_BLOCK_SIZE1.json\n",
      "        carry_skip_adder_details_N6_BLOCK_SIZE2.json\n",
      "        carry_skip_adder_details_N6_BLOCK_SIZE3.json\n",
      "        carry_skip_adder_details_N6_BLOCK_SIZE4.json\n",
      "        carry_skip_adder_details_N6_BLOCK_SIZE5.json\n",
      "        carry_skip_adder_details_N6_BLOCK_SIZE6.json\n",
      "        carry_skip_adder_details_N6_BLOCK_SIZE7.json\n",
      "        carry_skip_adder_details_N6_BLOCK_SIZE8.json\n",
      "        carry_skip_adder_details_N7_BLOCK_SIZE1.json\n",
      "        carry_skip_adder_details_N7_BLOCK_SIZE2.json\n",
      "        carry_skip_adder_details_N7_BLOCK_SIZE3.json\n",
      "        carry_skip_adder_details_N7_BLOCK_SIZE4.json\n",
      "        carry_skip_adder_details_N7_BLOCK_SIZE5.json\n",
      "        carry_skip_adder_details_N7_BLOCK_SIZE6.json\n",
      "        carry_skip_adder_details_N7_BLOCK_SIZE7.json\n",
      "        carry_skip_adder_details_N7_BLOCK_SIZE8.json\n",
      "        carry_skip_adder_details_N8_BLOCK_SIZE1.json\n",
      "        carry_skip_adder_details_N8_BLOCK_SIZE2.json\n",
      "        carry_skip_adder_details_N8_BLOCK_SIZE3.json\n",
      "        carry_skip_adder_details_N8_BLOCK_SIZE4.json\n",
      "        carry_skip_adder_details_N8_BLOCK_SIZE5.json\n",
      "        carry_skip_adder_details_N8_BLOCK_SIZE6.json\n",
      "        carry_skip_adder_details_N8_BLOCK_SIZE7.json\n",
      "        carry_skip_adder_details_N8_BLOCK_SIZE8.json\n",
      "        carry_skip_adder_N1_BLOCK_SIZE1_simulation_output.txt\n",
      "        carry_skip_adder_N1_BLOCK_SIZE2_simulation_output.txt\n",
      "        carry_skip_adder_N1_BLOCK_SIZE3_simulation_output.txt\n",
      "        carry_skip_adder_N1_BLOCK_SIZE4_simulation_output.txt\n",
      "        carry_skip_adder_N2_BLOCK_SIZE1_simulation_output.txt\n",
      "        carry_skip_adder_N2_BLOCK_SIZE2_simulation_output.txt\n",
      "        carry_skip_adder_N3_BLOCK_SIZE1_simulation_output.txt\n",
      "        carry_skip_adder_N3_BLOCK_SIZE2_simulation_output.txt\n",
      "        carry_skip_adder_N3_BLOCK_SIZE3_simulation_output.txt\n",
      "        carry_skip_adder_N4_BLOCK_SIZE1_simulation_output.txt\n",
      "        carry_skip_adder_N4_BLOCK_SIZE2_simulation_output.txt\n",
      "        carry_skip_adder_N4_BLOCK_SIZE3_simulation_output.txt\n",
      "        carry_skip_adder_N4_BLOCK_SIZE4_simulation_output.txt\n",
      "        carry_skip_adder_N5_BLOCK_SIZE1_simulation_output.txt\n",
      "        carry_skip_adder_N5_BLOCK_SIZE2_simulation_output.txt\n",
      "        carry_skip_adder_N5_BLOCK_SIZE3_simulation_output.txt\n",
      "        carry_skip_adder_N5_BLOCK_SIZE4_simulation_output.txt\n",
      "        carry_skip_adder_N5_BLOCK_SIZE5_simulation_output.txt\n",
      "        carry_skip_adder_N6_BLOCK_SIZE1_simulation_output.txt\n",
      "        carry_skip_adder_N6_BLOCK_SIZE2_simulation_output.txt\n",
      "        carry_skip_adder_N6_BLOCK_SIZE3_simulation_output.txt\n",
      "        carry_skip_adder_N6_BLOCK_SIZE6_simulation_output.txt\n",
      "        carry_skip_adder_N7_BLOCK_SIZE1_simulation_output.txt\n",
      "        carry_skip_adder_N7_BLOCK_SIZE7_simulation_output.txt\n",
      "        carry_skip_adder_N8_BLOCK_SIZE1_simulation_output.txt\n",
      "        carry_skip_adder_N8_BLOCK_SIZE2_simulation_output.txt\n",
      "        carry_skip_adder_N8_BLOCK_SIZE4_simulation_output.txt\n",
      "        carry_skip_adder_N8_BLOCK_SIZE8_simulation_output.txt\n",
      "        carry_skip_adder_netlist.json\n",
      "        carry_skip_adder_resusage_report.pdf\n",
      "        carry_skip_adder_script.ys\n",
      "        preview_temp_summary.pdf_carry_skip_adder_resusage_report.pdf\n",
      "        tb_BLOCK_SIZE1_N1_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE1_N1_carry_skip_adder_compilation_output.txt\n",
      "        tb_BLOCK_SIZE1_N2_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE1_N3_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE1_N4_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE1_N5_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE1_N6_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE1_N7_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE1_N8_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE2_N1_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE2_N1_carry_skip_adder_compilation_output.txt\n",
      "        tb_BLOCK_SIZE2_N2_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE2_N3_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE2_N4_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE2_N5_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE2_N6_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE2_N7_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE2_N8_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE3_N1_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE3_N1_carry_skip_adder_compilation_output.txt\n",
      "        tb_BLOCK_SIZE3_N2_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE3_N3_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE3_N4_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE3_N5_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE3_N6_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE3_N7_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE3_N8_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE4_N1_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE4_N1_carry_skip_adder_compilation_output.txt\n",
      "        tb_BLOCK_SIZE4_N2_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE4_N3_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE4_N4_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE4_N5_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE4_N6_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE4_N7_carry_skip_adder.v\n",
      "        tb_BLOCK_SIZE4_N8_carry_skip_adder.v\n",
      "        tb_carry_skip_adder_report.pdf\n",
      "        tb_N1_BLOCK_SIZE1_carry_skip_adder.v\n",
      "        tb_N1_BLOCK_SIZE1_carry_skip_adder_compilation_output.txt\n",
      "        tb_N1_BLOCK_SIZE2_carry_skip_adder.v\n",
      "        tb_N1_BLOCK_SIZE2_carry_skip_adder_compilation_output.txt\n",
      "        tb_N1_BLOCK_SIZE3_carry_skip_adder.v\n",
      "        tb_N1_BLOCK_SIZE3_carry_skip_adder_compilation_output.txt\n",
      "        tb_N1_BLOCK_SIZE4_carry_skip_adder.v\n",
      "        tb_N1_BLOCK_SIZE4_carry_skip_adder_compilation_output.txt\n",
      "        tb_N1_BLOCK_SIZE5_carry_skip_adder.v\n",
      "        tb_N1_BLOCK_SIZE5_carry_skip_adder_compilation_output.txt\n",
      "        tb_N1_BLOCK_SIZE6_carry_skip_adder.v\n",
      "        tb_N1_BLOCK_SIZE6_carry_skip_adder_compilation_output.txt\n",
      "        tb_N1_BLOCK_SIZE7_carry_skip_adder.v\n",
      "        tb_N1_BLOCK_SIZE7_carry_skip_adder_compilation_output.txt\n",
      "        tb_N1_BLOCK_SIZE8_carry_skip_adder.v\n",
      "        tb_N1_BLOCK_SIZE8_carry_skip_adder_compilation_output.txt\n",
      "        tb_N2_BLOCK_SIZE1_carry_skip_adder.v\n",
      "        tb_N2_BLOCK_SIZE1_carry_skip_adder_compilation_output.txt\n",
      "        tb_N2_BLOCK_SIZE2_carry_skip_adder.v\n",
      "        tb_N2_BLOCK_SIZE2_carry_skip_adder_compilation_output.txt\n",
      "        tb_N2_BLOCK_SIZE3_carry_skip_adder.v\n",
      "        tb_N2_BLOCK_SIZE4_carry_skip_adder.v\n",
      "        tb_N2_BLOCK_SIZE5_carry_skip_adder.v\n",
      "        tb_N2_BLOCK_SIZE6_carry_skip_adder.v\n",
      "        tb_N2_BLOCK_SIZE7_carry_skip_adder.v\n",
      "        tb_N2_BLOCK_SIZE8_carry_skip_adder.v\n",
      "        tb_N3_BLOCK_SIZE1_carry_skip_adder.v\n",
      "        tb_N3_BLOCK_SIZE1_carry_skip_adder_compilation_output.txt\n",
      "        tb_N3_BLOCK_SIZE2_carry_skip_adder.v\n",
      "        tb_N3_BLOCK_SIZE2_carry_skip_adder_compilation_output.txt\n",
      "        tb_N3_BLOCK_SIZE3_carry_skip_adder.v\n",
      "        tb_N3_BLOCK_SIZE3_carry_skip_adder_compilation_output.txt\n",
      "        tb_N3_BLOCK_SIZE4_carry_skip_adder.v\n",
      "        tb_N3_BLOCK_SIZE5_carry_skip_adder.v\n",
      "        tb_N3_BLOCK_SIZE6_carry_skip_adder.v\n",
      "        tb_N3_BLOCK_SIZE7_carry_skip_adder.v\n",
      "        tb_N3_BLOCK_SIZE8_carry_skip_adder.v\n",
      "        tb_N4_BLOCK_SIZE1_carry_skip_adder.v\n",
      "        tb_N4_BLOCK_SIZE1_carry_skip_adder_compilation_output.txt\n",
      "        tb_N4_BLOCK_SIZE2_carry_skip_adder.v\n",
      "        tb_N4_BLOCK_SIZE2_carry_skip_adder_compilation_output.txt\n",
      "        tb_N4_BLOCK_SIZE3_carry_skip_adder.v\n",
      "        tb_N4_BLOCK_SIZE3_carry_skip_adder_compilation_output.txt\n",
      "        tb_N4_BLOCK_SIZE4_carry_skip_adder.v\n",
      "        tb_N4_BLOCK_SIZE4_carry_skip_adder_compilation_output.txt\n",
      "        tb_N4_BLOCK_SIZE5_carry_skip_adder.v\n",
      "        tb_N4_BLOCK_SIZE6_carry_skip_adder.v\n",
      "        tb_N4_BLOCK_SIZE7_carry_skip_adder.v\n",
      "        tb_N4_BLOCK_SIZE8_carry_skip_adder.v\n",
      "        tb_N5_BLOCK_SIZE1_carry_skip_adder.v\n",
      "        tb_N5_BLOCK_SIZE1_carry_skip_adder_compilation_output.txt\n",
      "        tb_N5_BLOCK_SIZE2_carry_skip_adder.v\n",
      "        tb_N5_BLOCK_SIZE2_carry_skip_adder_compilation_output.txt\n",
      "        tb_N5_BLOCK_SIZE3_carry_skip_adder.v\n",
      "        tb_N5_BLOCK_SIZE3_carry_skip_adder_compilation_output.txt\n",
      "        tb_N5_BLOCK_SIZE4_carry_skip_adder.v\n",
      "        tb_N5_BLOCK_SIZE4_carry_skip_adder_compilation_output.txt\n",
      "        tb_N5_BLOCK_SIZE5_carry_skip_adder.v\n",
      "        tb_N5_BLOCK_SIZE5_carry_skip_adder_compilation_output.txt\n",
      "        tb_N5_BLOCK_SIZE6_carry_skip_adder.v\n",
      "        tb_N5_BLOCK_SIZE7_carry_skip_adder.v\n",
      "        tb_N5_BLOCK_SIZE8_carry_skip_adder.v\n",
      "        tb_N6_BLOCK_SIZE1_carry_skip_adder.v\n",
      "        tb_N6_BLOCK_SIZE1_carry_skip_adder_compilation_output.txt\n",
      "        tb_N6_BLOCK_SIZE2_carry_skip_adder.v\n",
      "        tb_N6_BLOCK_SIZE2_carry_skip_adder_compilation_output.txt\n",
      "        tb_N6_BLOCK_SIZE3_carry_skip_adder.v\n",
      "        tb_N6_BLOCK_SIZE3_carry_skip_adder_compilation_output.txt\n",
      "        tb_N6_BLOCK_SIZE4_carry_skip_adder.v\n",
      "        tb_N6_BLOCK_SIZE4_carry_skip_adder_compilation_output.txt\n",
      "        tb_N6_BLOCK_SIZE5_carry_skip_adder.v\n",
      "        tb_N6_BLOCK_SIZE5_carry_skip_adder_compilation_output.txt\n",
      "        tb_N6_BLOCK_SIZE6_carry_skip_adder.v\n",
      "        tb_N6_BLOCK_SIZE6_carry_skip_adder_compilation_output.txt\n",
      "        tb_N6_BLOCK_SIZE7_carry_skip_adder.v\n",
      "        tb_N6_BLOCK_SIZE8_carry_skip_adder.v\n",
      "        tb_N7_BLOCK_SIZE1_carry_skip_adder.v\n",
      "        tb_N7_BLOCK_SIZE1_carry_skip_adder_compilation_output.txt\n",
      "        tb_N7_BLOCK_SIZE2_carry_skip_adder.v\n",
      "        tb_N7_BLOCK_SIZE2_carry_skip_adder_compilation_output.txt\n",
      "        tb_N7_BLOCK_SIZE3_carry_skip_adder.v\n",
      "        tb_N7_BLOCK_SIZE3_carry_skip_adder_compilation_output.txt\n",
      "        tb_N7_BLOCK_SIZE4_carry_skip_adder.v\n",
      "        tb_N7_BLOCK_SIZE4_carry_skip_adder_compilation_output.txt\n",
      "        tb_N7_BLOCK_SIZE5_carry_skip_adder.v\n",
      "        tb_N7_BLOCK_SIZE5_carry_skip_adder_compilation_output.txt\n",
      "        tb_N7_BLOCK_SIZE6_carry_skip_adder.v\n",
      "        tb_N7_BLOCK_SIZE7_carry_skip_adder.v\n",
      "        tb_N7_BLOCK_SIZE7_carry_skip_adder_compilation_output.txt\n",
      "        tb_N7_BLOCK_SIZE8_carry_skip_adder.v\n",
      "        tb_N8_BLOCK_SIZE1_carry_skip_adder.v\n",
      "        tb_N8_BLOCK_SIZE1_carry_skip_adder_compilation_output.txt\n",
      "        tb_N8_BLOCK_SIZE2_carry_skip_adder.v\n",
      "        tb_N8_BLOCK_SIZE2_carry_skip_adder_compilation_output.txt\n",
      "        tb_N8_BLOCK_SIZE3_carry_skip_adder.v\n",
      "        tb_N8_BLOCK_SIZE3_carry_skip_adder_compilation_output.txt\n",
      "        tb_N8_BLOCK_SIZE4_carry_skip_adder.v\n",
      "        tb_N8_BLOCK_SIZE4_carry_skip_adder_compilation_output.txt\n",
      "        tb_N8_BLOCK_SIZE5_carry_skip_adder.v\n",
      "        tb_N8_BLOCK_SIZE5_carry_skip_adder_compilation_output.txt\n",
      "        tb_N8_BLOCK_SIZE6_carry_skip_adder.v\n",
      "        tb_N8_BLOCK_SIZE7_carry_skip_adder.v\n",
      "        tb_N8_BLOCK_SIZE8_carry_skip_adder.v\n",
      "        tb_N8_BLOCK_SIZE8_carry_skip_adder_compilation_output.txt\n",
      "        carry_skip_block/\n",
      "            carry_skip_block.v\n",
      "            carry_skip_block_compilation_output.txt\n",
      "            carry_skip_block_details.json\n",
      "            carry_skip_block_details_WIDTH1.json\n",
      "            carry_skip_block_details_WIDTH2.json\n",
      "            carry_skip_block_details_WIDTH3.json\n",
      "            carry_skip_block_details_WIDTH4.json\n",
      "            carry_skip_block_details_WIDTH5.json\n",
      "            carry_skip_block_details_WIDTH6.json\n",
      "            carry_skip_block_details_WIDTH7.json\n",
      "            carry_skip_block_details_WIDTH8.json\n",
      "            tb_WIDTH1_carry_skip_block.v\n",
      "            tb_WIDTH1_carry_skip_block_compilation_output.txt\n",
      "            tb_WIDTH2_carry_skip_block.v\n",
      "            tb_WIDTH2_carry_skip_block_compilation_output.txt\n",
      "            tb_WIDTH3_carry_skip_block.v\n",
      "            tb_WIDTH3_carry_skip_block_compilation_output.txt\n",
      "            tb_WIDTH4_carry_skip_block.v\n",
      "            tb_WIDTH4_carry_skip_block_compilation_output.txt\n",
      "            tb_WIDTH5_carry_skip_block.v\n",
      "            tb_WIDTH5_carry_skip_block_compilation_output.txt\n",
      "            tb_WIDTH6_carry_skip_block.v\n",
      "            tb_WIDTH6_carry_skip_block_compilation_output.txt\n",
      "            tb_WIDTH7_carry_skip_block.v\n",
      "            tb_WIDTH7_carry_skip_block_compilation_output.txt\n",
      "            tb_WIDTH8_carry_skip_block.v\n",
      "            tb_WIDTH8_carry_skip_block_compilation_output.txt\n",
      "            full_adder/\n",
      "                full_adder.v\n",
      "                full_adder_compilation_output.txt\n",
      "                full_adder_details.json\n",
      "                full_adder_details_.json\n",
      "                tb__full_adder.v\n",
      "                tb__full_adder_compilation_output.txt\n",
      "                half_adder/\n",
      "                    half_adder.v\n",
      "                    half_adder_compilation_output.txt\n",
      "                    half_adder_details.json\n",
      "                    half_adder_details_.json\n",
      "                    tb__half_adder.v\n",
      "                    tb__half_adder_compilation_output.txt\n",
      "        ripple_carry_adder/\n",
      "            ripple_carry_adder.v\n",
      "            ripple_carry_adder_compilation_output.txt\n",
      "            ripple_carry_adder_details.json\n",
      "            ripple_carry_adder_details_N1.json\n",
      "            ripple_carry_adder_details_N2.json\n",
      "            ripple_carry_adder_details_N3.json\n",
      "            ripple_carry_adder_details_N4.json\n",
      "            ripple_carry_adder_details_N5.json\n",
      "            ripple_carry_adder_details_N6.json\n",
      "            ripple_carry_adder_details_N7.json\n",
      "            ripple_carry_adder_details_N8.json\n",
      "            ripple_carry_adder_N1_simulation_output.txt\n",
      "            ripple_carry_adder_N2_simulation_output.txt\n",
      "            ripple_carry_adder_N3_simulation_output.txt\n",
      "            ripple_carry_adder_N4_simulation_output.txt\n",
      "            ripple_carry_adder_N5_simulation_output.txt\n",
      "            ripple_carry_adder_N6_simulation_output.txt\n",
      "            ripple_carry_adder_N7_simulation_output.txt\n",
      "            ripple_carry_adder_N8_simulation_output.txt\n",
      "            tb_N1_ripple_carry_adder.v\n",
      "            tb_N1_ripple_carry_adder_compilation_output.txt\n",
      "            tb_N2_ripple_carry_adder.v\n",
      "            tb_N2_ripple_carry_adder_compilation_output.txt\n",
      "            tb_N3_ripple_carry_adder.v\n",
      "            tb_N3_ripple_carry_adder_compilation_output.txt\n",
      "            tb_N4_ripple_carry_adder.v\n",
      "            tb_N4_ripple_carry_adder_compilation_output.txt\n",
      "            tb_N5_ripple_carry_adder.v\n",
      "            tb_N5_ripple_carry_adder_compilation_output.txt\n",
      "            tb_N6_ripple_carry_adder.v\n",
      "            tb_N6_ripple_carry_adder_compilation_output.txt\n",
      "            tb_N7_ripple_carry_adder.v\n",
      "            tb_N7_ripple_carry_adder_compilation_output.txt\n",
      "            tb_N8_ripple_carry_adder.v\n",
      "            tb_N8_ripple_carry_adder_compilation_output.txt\n",
      "            full_adder/\n",
      "                full_adder.v\n",
      "                full_adder_compilation_output.txt\n",
      "                full_adder_details.json\n",
      "                full_adder_details_.json\n",
      "                full_adder__simulation_output.txt\n",
      "                tb__full_adder.v\n",
      "                tb__full_adder_compilation_output.txt\n",
      "                half_adder/\n",
      "                    half_adder.v\n",
      "                    half_adder_compilation_output.txt\n",
      "                    half_adder_details.json\n",
      "                    half_adder_details_.json\n",
      "                    half_adder__simulation_output.txt\n",
      "                    tb__half_adder.v\n",
      "                    tb__half_adder_compilation_output.txt\n",
      "        skip_logic/\n",
      "            skip_logic.v\n",
      "            skip_logic_compilation_output.txt\n",
      "            skip_logic_details.json\n",
      "            skip_logic_details_N1.json\n",
      "            skip_logic_details_N2.json\n",
      "            skip_logic_details_N3.json\n",
      "            skip_logic_details_N4.json\n",
      "            skip_logic_details_N5.json\n",
      "            skip_logic_details_N6.json\n",
      "            skip_logic_details_N7.json\n",
      "            skip_logic_details_N8.json\n",
      "            skip_logic_N1_simulation_output.txt\n",
      "            skip_logic_N2_simulation_output.txt\n",
      "            skip_logic_N3_simulation_output.txt\n",
      "            skip_logic_N4_simulation_output.txt\n",
      "            skip_logic_N5_simulation_output.txt\n",
      "            skip_logic_N6_simulation_output.txt\n",
      "            skip_logic_N7_simulation_output.txt\n",
      "            skip_logic_N8_simulation_output.txt\n",
      "            tb_N1_skip_logic.v\n",
      "            tb_N1_skip_logic_compilation_output.txt\n",
      "            tb_N2_skip_logic.v\n",
      "            tb_N2_skip_logic_compilation_output.txt\n",
      "            tb_N3_skip_logic.v\n",
      "            tb_N3_skip_logic_compilation_output.txt\n",
      "            tb_N4_skip_logic.v\n",
      "            tb_N4_skip_logic_compilation_output.txt\n",
      "            tb_N5_skip_logic.v\n",
      "            tb_N5_skip_logic_compilation_output.txt\n",
      "            tb_N6_skip_logic.v\n",
      "            tb_N6_skip_logic_compilation_output.txt\n",
      "            tb_N7_skip_logic.v\n",
      "            tb_N7_skip_logic_compilation_output.txt\n",
      "            tb_N8_skip_logic.v\n",
      "            tb_N8_skip_logic_compilation_output.txt\n",
      "    carry_skip_block/\n",
      "        carry_skip_block.v\n",
      "        carry_skip_block_compilation_output.txt\n",
      "        carry_skip_block_details.json\n",
      "        carry_skip_block_details_WIDTH1.json\n",
      "        carry_skip_block_details_WIDTH2.json\n",
      "        carry_skip_block_details_WIDTH3.json\n",
      "        carry_skip_block_details_WIDTH4.json\n",
      "        carry_skip_block_details_WIDTH5.json\n",
      "        carry_skip_block_details_WIDTH6.json\n",
      "        carry_skip_block_details_WIDTH7.json\n",
      "        carry_skip_block_details_WIDTH8.json\n",
      "        carry_skip_block_WIDTH1_simulation_output.txt\n",
      "        carry_skip_block_WIDTH2_simulation_output.txt\n",
      "        carry_skip_block_WIDTH3_simulation_output.txt\n",
      "        carry_skip_block_WIDTH4_simulation_output.txt\n",
      "        carry_skip_block_WIDTH5_simulation_output.txt\n",
      "        carry_skip_block_WIDTH6_simulation_output.txt\n",
      "        carry_skip_block_WIDTH7_simulation_output.txt\n",
      "        carry_skip_block_WIDTH8_simulation_output.txt\n",
      "        tb_carry_skip_block_report.pdf\n",
      "        tb_WIDTH1_carry_skip_block.v\n",
      "        tb_WIDTH1_carry_skip_block_compilation_output.txt\n",
      "        tb_WIDTH2_carry_skip_block.v\n",
      "        tb_WIDTH2_carry_skip_block_compilation_output.txt\n",
      "        tb_WIDTH3_carry_skip_block.v\n",
      "        tb_WIDTH3_carry_skip_block_compilation_output.txt\n",
      "        tb_WIDTH4_carry_skip_block.v\n",
      "        tb_WIDTH4_carry_skip_block_compilation_output.txt\n",
      "        tb_WIDTH5_carry_skip_block.v\n",
      "        tb_WIDTH5_carry_skip_block_compilation_output.txt\n",
      "        tb_WIDTH6_carry_skip_block.v\n",
      "        tb_WIDTH6_carry_skip_block_compilation_output.txt\n",
      "        tb_WIDTH7_carry_skip_block.v\n",
      "        tb_WIDTH7_carry_skip_block_compilation_output.txt\n",
      "        tb_WIDTH8_carry_skip_block.v\n",
      "        tb_WIDTH8_carry_skip_block_compilation_output.txt\n",
      "        full_adder/\n",
      "            full_adder.v\n",
      "            full_adder_compilation_output.txt\n",
      "            full_adder_details.json\n",
      "            full_adder_details_.json\n",
      "            full_adder__simulation_output.txt\n",
      "            tb__full_adder.v\n",
      "            tb__full_adder_compilation_output.txt\n",
      "            half_adder/\n",
      "                half_adder.v\n",
      "                half_adder_compilation_output.txt\n",
      "                half_adder_details.json\n",
      "                half_adder_details_.json\n",
      "                half_adder__simulation_output.txt\n",
      "                tb__half_adder.v\n",
      "                tb__half_adder_compilation_output.txt\n",
      "    conditional_shifter/\n",
      "        conditional_shifter.v\n",
      "        conditional_shifter_compilation_output.txt\n",
      "        conditional_shifter_details.json\n",
      "        conditional_shifter_details_N2.json\n",
      "        conditional_shifter_details_N3.json\n",
      "        conditional_shifter_details_N4.json\n",
      "        conditional_shifter_details_N5.json\n",
      "        conditional_shifter_details_N6.json\n",
      "        conditional_shifter_details_N7.json\n",
      "        conditional_shifter_details_N8.json\n",
      "        conditional_shifter_N2_simulation_output.txt\n",
      "        conditional_shifter_N3_simulation_output.txt\n",
      "        conditional_shifter_N4_simulation_output.txt\n",
      "        conditional_shifter_N5_simulation_output.txt\n",
      "        conditional_shifter_N6_simulation_output.txt\n",
      "        conditional_shifter_N7_simulation_output.txt\n",
      "        conditional_shifter_N8_simulation_output.txt\n",
      "        conditional_shifter_netlist.json\n",
      "        conditional_shifter_resusage_report.pdf\n",
      "        conditional_shifter_script.ys\n",
      "        preview_temp_summary.pdf_conditional_shifter_resusage_report.pdf\n",
      "        tb_conditional_shifter_report.pdf\n",
      "        tb_N2_conditional_shifter.v\n",
      "        tb_N2_conditional_shifter_compilation_output.txt\n",
      "        tb_N3_conditional_shifter.v\n",
      "        tb_N3_conditional_shifter_compilation_output.txt\n",
      "        tb_N4_conditional_shifter.v\n",
      "        tb_N4_conditional_shifter_compilation_output.txt\n",
      "        tb_N5_conditional_shifter.v\n",
      "        tb_N5_conditional_shifter_compilation_output.txt\n",
      "        tb_N6_conditional_shifter.v\n",
      "        tb_N6_conditional_shifter_compilation_output.txt\n",
      "        tb_N7_conditional_shifter.v\n",
      "        tb_N7_conditional_shifter_compilation_output.txt\n",
      "        tb_N8_conditional_shifter.v\n",
      "        tb_N8_conditional_shifter_compilation_output.txt\n",
      "        arithmetic_shifter/\n",
      "            arithmetic_shifter.v\n",
      "            arithmetic_shifter_compilation_output.txt\n",
      "            arithmetic_shifter_details.json\n",
      "            arithmetic_shifter_details_N1.json\n",
      "            arithmetic_shifter_details_N2.json\n",
      "            arithmetic_shifter_details_N3.json\n",
      "            arithmetic_shifter_details_N4.json\n",
      "            arithmetic_shifter_details_N5.json\n",
      "            arithmetic_shifter_details_N6.json\n",
      "            arithmetic_shifter_details_N7.json\n",
      "            arithmetic_shifter_details_N8.json\n",
      "            arithmetic_shifter_N2_simulation_output.txt\n",
      "            arithmetic_shifter_N3_simulation_output.txt\n",
      "            arithmetic_shifter_N4_simulation_output.txt\n",
      "            arithmetic_shifter_N5_simulation_output.txt\n",
      "            arithmetic_shifter_N6_simulation_output.txt\n",
      "            arithmetic_shifter_N7_simulation_output.txt\n",
      "            arithmetic_shifter_N8_simulation_output.txt\n",
      "            tb_N1_arithmetic_shifter.v\n",
      "            tb_N2_arithmetic_shifter.v\n",
      "            tb_N2_arithmetic_shifter_compilation_output.txt\n",
      "            tb_N3_arithmetic_shifter.v\n",
      "            tb_N3_arithmetic_shifter_compilation_output.txt\n",
      "            tb_N4_arithmetic_shifter.v\n",
      "            tb_N4_arithmetic_shifter_compilation_output.txt\n",
      "            tb_N5_arithmetic_shifter.v\n",
      "            tb_N5_arithmetic_shifter_compilation_output.txt\n",
      "            tb_N6_arithmetic_shifter.v\n",
      "            tb_N6_arithmetic_shifter_compilation_output.txt\n",
      "            tb_N7_arithmetic_shifter.v\n",
      "            tb_N7_arithmetic_shifter_compilation_output.txt\n",
      "            tb_N8_arithmetic_shifter.v\n",
      "            tb_N8_arithmetic_shifter_compilation_output.txt\n",
      "        logic_shifter/\n",
      "            logic_shifter.v\n",
      "            logic_shifter_compilation_output.txt\n",
      "            logic_shifter_details.json\n",
      "            logic_shifter_details_N1.json\n",
      "            logic_shifter_details_N2.json\n",
      "            logic_shifter_details_N3.json\n",
      "            logic_shifter_details_N4.json\n",
      "            logic_shifter_details_N5.json\n",
      "            logic_shifter_details_N6.json\n",
      "            logic_shifter_details_N7.json\n",
      "            logic_shifter_details_N8.json\n",
      "            logic_shifter_N2_simulation_output.txt\n",
      "            logic_shifter_N3_simulation_output.txt\n",
      "            logic_shifter_N4_simulation_output.txt\n",
      "            logic_shifter_N5_simulation_output.txt\n",
      "            logic_shifter_N6_simulation_output.txt\n",
      "            logic_shifter_N7_simulation_output.txt\n",
      "            logic_shifter_N8_simulation_output.txt\n",
      "            tb_N1_logic_shifter.v\n",
      "            tb_N2_logic_shifter.v\n",
      "            tb_N2_logic_shifter_compilation_output.txt\n",
      "            tb_N3_logic_shifter.v\n",
      "            tb_N3_logic_shifter_compilation_output.txt\n",
      "            tb_N4_logic_shifter.v\n",
      "            tb_N4_logic_shifter_compilation_output.txt\n",
      "            tb_N5_logic_shifter.v\n",
      "            tb_N5_logic_shifter_compilation_output.txt\n",
      "            tb_N6_logic_shifter.v\n",
      "            tb_N6_logic_shifter_compilation_output.txt\n",
      "            tb_N7_logic_shifter.v\n",
      "            tb_N7_logic_shifter_compilation_output.txt\n",
      "            tb_N8_logic_shifter.v\n",
      "            tb_N8_logic_shifter_compilation_output.txt\n",
      "    full_adder/\n",
      "        compilation_output.txt\n",
      "        full_adder.v\n",
      "        full_adder_compilation_output.txt\n",
      "        full_adder_details.json\n",
      "        full_adder_details_.json\n",
      "        full_adder_netlist.json\n",
      "        full_adder_resusage_report.pdf\n",
      "        full_adder_script.ys\n",
      "        full_adder_vivado_script.tcl\n",
      "        full_adder__simulation_output.txt\n",
      "        preview_temp_summary.pdf_full_adder_resusage_report.pdf\n",
      "        simulation_output.txt\n",
      "        tb_full_adder.v\n",
      "        tb_full_adder_compilation_output.txt\n",
      "        tb_full_adder_report.pdf\n",
      "        tb__full_adder.v\n",
      "        tb__full_adder_compilation_output.txt\n",
      "        transcript\n",
      "        half_adder/\n",
      "            compilation_output.txt\n",
      "            half_adder.v\n",
      "            half_adder_compilation_output.txt\n",
      "            half_adder_details.json\n",
      "            half_adder_details_.json\n",
      "            half_adder_netlist.json\n",
      "            half_adder_script.ys\n",
      "            half_adder__simulation_output.txt\n",
      "            simulation_output.txt\n",
      "            tb_half_adder.v\n",
      "            tb_half_adder_compilation_output.txt\n",
      "            tb__half_adder.v\n",
      "            tb__half_adder_compilation_output.txt\n",
      "            transcript\n",
      "    full_subtractor/\n",
      "        full_subtractor.v\n",
      "        full_subtractor_compilation_output.txt\n",
      "        full_subtractor_details.json\n",
      "        full_subtractor_details_.json\n",
      "        full_subtractor_netlist.json\n",
      "        full_subtractor_resusage_report.pdf\n",
      "        full_subtractor_script.ys\n",
      "        full_subtractor__simulation_output.txt\n",
      "        preview_temp_summary.pdf_full_subtractor_resusage_report.pdf\n",
      "        tb_full_subtractor_report.pdf\n",
      "        tb__full_subtractor.v\n",
      "        tb__full_subtractor_compilation_output.txt\n",
      "        half_subtractor/\n",
      "            half_subtractor.v\n",
      "            half_subtractor_compilation_output.txt\n",
      "            half_subtractor_details.json\n",
      "            half_subtractor_details_.json\n",
      "            half_subtractor__simulation_output.txt\n",
      "            tb__half_subtractor.v\n",
      "            tb__half_subtractor_compilation_output.txt\n",
      "    half_adder/\n",
      "        half_adder.v\n",
      "        half_adder_compilation_output.txt\n",
      "        half_adder_details.json\n",
      "        half_adder_details_.json\n",
      "        half_adder_netlist.json\n",
      "        half_adder_resusage_report.pdf\n",
      "        half_adder_script.ys\n",
      "        half_adder_vivado_script.tcl\n",
      "        half_adder__simulation_output.txt\n",
      "        preview_temp_summary.pdf_half_adder_resusage_report.pdf\n",
      "        tb_half_adder_report.pdf\n",
      "        tb__half_adder.v\n",
      "        tb__half_adder_compilation_output.txt\n",
      "    half_subtractor/\n",
      "        half_subtractor.v\n",
      "        half_subtractor_compilation_output.txt\n",
      "        half_subtractor_details.json\n",
      "        half_subtractor_details_.json\n",
      "        half_subtractor_netlist.json\n",
      "        half_subtractor_resusage_report.pdf\n",
      "        half_subtractor_script.ys\n",
      "        half_subtractor__simulation_output.txt\n",
      "        preview_temp_summary.pdf_half_subtractor_resusage_report.pdf\n",
      "        tb_half_subtractor_report.pdf\n",
      "        tb__half_subtractor.v\n",
      "        tb__half_subtractor_compilation_output.txt\n",
      "    kogge_stone_adder/\n",
      "        kogge_stone_adder.v\n",
      "        kogge_stone_adder_compilation_output.txt\n",
      "        kogge_stone_adder_details.json\n",
      "        kogge_stone_adder_details_N1.json\n",
      "        kogge_stone_adder_details_N10.json\n",
      "        kogge_stone_adder_details_N11.json\n",
      "        kogge_stone_adder_details_N12.json\n",
      "        kogge_stone_adder_details_N13.json\n",
      "        kogge_stone_adder_details_N14.json\n",
      "        kogge_stone_adder_details_N15.json\n",
      "        kogge_stone_adder_details_N16.json\n",
      "        kogge_stone_adder_details_N17.json\n",
      "        kogge_stone_adder_details_N18.json\n",
      "        kogge_stone_adder_details_N19.json\n",
      "        kogge_stone_adder_details_N2.json\n",
      "        kogge_stone_adder_details_N20.json\n",
      "        kogge_stone_adder_details_N21.json\n",
      "        kogge_stone_adder_details_N22.json\n",
      "        kogge_stone_adder_details_N23.json\n",
      "        kogge_stone_adder_details_N24.json\n",
      "        kogge_stone_adder_details_N25.json\n",
      "        kogge_stone_adder_details_N3.json\n",
      "        kogge_stone_adder_details_N32.json\n",
      "        kogge_stone_adder_details_N4.json\n",
      "        kogge_stone_adder_details_N5.json\n",
      "        kogge_stone_adder_details_N6.json\n",
      "        kogge_stone_adder_details_N64.json\n",
      "        kogge_stone_adder_details_N7.json\n",
      "        kogge_stone_adder_details_N8.json\n",
      "        kogge_stone_adder_details_N9.json\n",
      "        kogge_stone_adder_N16_simulation_output.txt\n",
      "        kogge_stone_adder_N1_simulation_output.txt\n",
      "        kogge_stone_adder_N2_simulation_output.txt\n",
      "        kogge_stone_adder_N32_simulation_output.txt\n",
      "        kogge_stone_adder_N3_simulation_output.txt\n",
      "        kogge_stone_adder_N64_simulation_output.txt\n",
      "        kogge_stone_adder_N8_simulation_output.txt\n",
      "        tb_kogge_stone_adder_report.pdf\n",
      "        tb_N10_kogge_stone_adder.v\n",
      "        tb_N11_kogge_stone_adder.v\n",
      "        tb_N12_kogge_stone_adder.v\n",
      "        tb_N13_kogge_stone_adder.v\n",
      "        tb_N14_kogge_stone_adder.v\n",
      "        tb_N15_kogge_stone_adder.v\n",
      "        tb_N16_kogge_stone_adder.v\n",
      "        tb_N17_kogge_stone_adder.v\n",
      "        tb_N18_kogge_stone_adder.v\n",
      "        tb_N19_kogge_stone_adder.v\n",
      "        tb_N1_kogge_stone_adder.v\n",
      "        tb_N1_kogge_stone_adder_compilation_output.txt\n",
      "        tb_N20_kogge_stone_adder.v\n",
      "        tb_N21_kogge_stone_adder.v\n",
      "        tb_N22_kogge_stone_adder.v\n",
      "        tb_N23_kogge_stone_adder.v\n",
      "        tb_N24_kogge_stone_adder.v\n",
      "        tb_N25_kogge_stone_adder.v\n",
      "        tb_N2_kogge_stone_adder.v\n",
      "        tb_N2_kogge_stone_adder_compilation_output.txt\n",
      "        tb_N32_kogge_stone_adder.v\n",
      "        tb_N3_kogge_stone_adder.v\n",
      "        tb_N3_kogge_stone_adder_compilation_output.txt\n",
      "        tb_N4_kogge_stone_adder.v\n",
      "        tb_N5_kogge_stone_adder.v\n",
      "        tb_N64_kogge_stone_adder.v\n",
      "        tb_N6_kogge_stone_adder.v\n",
      "        tb_N7_kogge_stone_adder.v\n",
      "        tb_N8_kogge_stone_adder.v\n",
      "        tb_N8_kogge_stone_adder_compilation_output.txt\n",
      "        tb_N9_kogge_stone_adder.v\n",
      "        big_circle/\n",
      "            big_circle.v\n",
      "            big_circle_compilation_output.txt\n",
      "            big_circle_details.json\n",
      "            big_circle_details_.json\n",
      "            big_circle__simulation_output.txt\n",
      "            tb__big_circle.v\n",
      "            tb__big_circle_compilation_output.txt\n",
      "        carry_logic/\n",
      "            carry_logic.v\n",
      "            carry_logic_compilation_output.txt\n",
      "            carry_logic_details.json\n",
      "            carry_logic_details_.json\n",
      "            tb__carry_logic.v\n",
      "            tb__carry_logic_compilation_output.txt\n",
      "        prefix_sum_logic/\n",
      "            prefix_sum_logic.v\n",
      "            prefix_sum_logic_compilation_output.txt\n",
      "            prefix_sum_logic_details.json\n",
      "            prefix_sum_logic_details_.json\n",
      "            tb__prefix_sum_logic.v\n",
      "            tb__prefix_sum_logic_compilation_output.txt\n",
      "        small_circle/\n",
      "            small_circle.v\n",
      "            small_circle_compilation_output.txt\n",
      "            small_circle_details.json\n",
      "            small_circle_details_.json\n",
      "            small_circle__simulation_output.txt\n",
      "            tb__small_circle.v\n",
      "            tb__small_circle_compilation_output.txt\n",
      "        square/\n",
      "            square.v\n",
      "            square_compilation_output.txt\n",
      "            square_details.json\n",
      "            square_details_.json\n",
      "            square__simulation_output.txt\n",
      "            tb__square.v\n",
      "            tb__square_compilation_output.txt\n",
      "        triangle/\n",
      "            tb__triangle.v\n",
      "            tb__triangle_compilation_output.txt\n",
      "            triangle.v\n",
      "            triangle_compilation_output.txt\n",
      "            triangle_details.json\n",
      "            triangle_details_.json\n",
      "            triangle__simulation_output.txt\n",
      "    logic_shifter/\n",
      "        logic_shifter.v\n",
      "        logic_shifter_compilation_output.txt\n",
      "        logic_shifter_details.json\n",
      "        logic_shifter_details_N2.json\n",
      "        logic_shifter_details_N3.json\n",
      "        logic_shifter_details_N4.json\n",
      "        logic_shifter_details_N5.json\n",
      "        logic_shifter_details_N6.json\n",
      "        logic_shifter_details_N7.json\n",
      "        logic_shifter_details_N8.json\n",
      "        logic_shifter_N2_simulation_output.txt\n",
      "        logic_shifter_N3_simulation_output.txt\n",
      "        logic_shifter_N4_simulation_output.txt\n",
      "        logic_shifter_N5_simulation_output.txt\n",
      "        logic_shifter_N6_simulation_output.txt\n",
      "        logic_shifter_N7_simulation_output.txt\n",
      "        logic_shifter_N8_simulation_output.txt\n",
      "        logic_shifter_netlist.json\n",
      "        logic_shifter_resusage_report.pdf\n",
      "        logic_shifter_script.ys\n",
      "        preview_temp_summary.pdf_logic_shifter_resusage_report.pdf\n",
      "        tb_logic_shifter_report.pdf\n",
      "        tb_N2_logic_shifter.v\n",
      "        tb_N2_logic_shifter_compilation_output.txt\n",
      "        tb_N3_logic_shifter.v\n",
      "        tb_N3_logic_shifter_compilation_output.txt\n",
      "        tb_N4_logic_shifter.v\n",
      "        tb_N4_logic_shifter_compilation_output.txt\n",
      "        tb_N5_logic_shifter.v\n",
      "        tb_N5_logic_shifter_compilation_output.txt\n",
      "        tb_N6_logic_shifter.v\n",
      "        tb_N6_logic_shifter_compilation_output.txt\n",
      "        tb_N7_logic_shifter.v\n",
      "        tb_N7_logic_shifter_compilation_output.txt\n",
      "        tb_N8_logic_shifter.v\n",
      "        tb_N8_logic_shifter_compilation_output.txt\n",
      "    mcc_adder/\n",
      "        mcc_adder.v\n",
      "        mcc_adder_compilation_output.txt\n",
      "        mcc_adder_details.json\n",
      "        mcc_adder_details_N1.json\n",
      "        mcc_adder_details_N2.json\n",
      "        mcc_adder_details_N3.json\n",
      "        mcc_adder_details_N4.json\n",
      "        mcc_adder_details_N5.json\n",
      "        mcc_adder_details_N6.json\n",
      "        mcc_adder_details_N7.json\n",
      "        mcc_adder_details_N8.json\n",
      "        mcc_adder_N1_simulation_output.txt\n",
      "        mcc_adder_N2_simulation_output.txt\n",
      "        mcc_adder_N3_simulation_output.txt\n",
      "        mcc_adder_N4_simulation_output.txt\n",
      "        mcc_adder_N5_simulation_output.txt\n",
      "        mcc_adder_N6_simulation_output.txt\n",
      "        mcc_adder_N7_simulation_output.txt\n",
      "        mcc_adder_N8_simulation_output.txt\n",
      "        mcc_adder_netlist.json\n",
      "        mcc_adder_resusage_report.pdf\n",
      "        mcc_adder_script.ys\n",
      "        preview_temp_summary.pdf_mcc_adder_resusage_report.pdf\n",
      "        tb_mcc_adder_report.pdf\n",
      "        tb_N1_mcc_adder.v\n",
      "        tb_N1_mcc_adder_compilation_output.txt\n",
      "        tb_N2_mcc_adder.v\n",
      "        tb_N2_mcc_adder_compilation_output.txt\n",
      "        tb_N3_mcc_adder.v\n",
      "        tb_N3_mcc_adder_compilation_output.txt\n",
      "        tb_N4_mcc_adder.v\n",
      "        tb_N4_mcc_adder_compilation_output.txt\n",
      "        tb_N5_mcc_adder.v\n",
      "        tb_N5_mcc_adder_compilation_output.txt\n",
      "        tb_N6_mcc_adder.v\n",
      "        tb_N6_mcc_adder_compilation_output.txt\n",
      "        tb_N7_mcc_adder.v\n",
      "        tb_N7_mcc_adder_compilation_output.txt\n",
      "        tb_N8_mcc_adder.v\n",
      "        tb_N8_mcc_adder_compilation_output.txt\n",
      "        full_adder/\n",
      "            full_adder.v\n",
      "            full_adder_compilation_output.txt\n",
      "            full_adder_details.json\n",
      "            full_adder_details_.json\n",
      "            full_adder__simulation_output.txt\n",
      "            tb__full_adder.v\n",
      "            tb__full_adder_compilation_output.txt\n",
      "            half_adder/\n",
      "                half_adder.v\n",
      "                half_adder_compilation_output.txt\n",
      "                half_adder_details.json\n",
      "                half_adder_details_.json\n",
      "                half_adder__simulation_output.txt\n",
      "                tb__half_adder.v\n",
      "                tb__half_adder_compilation_output.txt\n",
      "    nonrestoring_divider/\n",
      "        nonrestoring_divider.v\n",
      "        nonrestoring_divider_details.json\n",
      "        csa_16bit/\n",
      "            csa_16bit.v\n",
      "            csa_16bit_details.json\n",
      "            csa/\n",
      "                csa.v\n",
      "                full_adder/\n",
      "                    full_adder.v\n",
      "                    half_adder/\n",
      "                        half_adder.v\n",
      "                xor2/\n",
      "                    xor2.v\n",
      "    prefix_sum_logic/\n",
      "        prefix_sum_logic.v\n",
      "        prefix_sum_logic_compilation_output.txt\n",
      "        prefix_sum_logic_details.json\n",
      "        prefix_sum_logic_details_.json\n",
      "        prefix_sum_logic__simulation_output.txt\n",
      "        tb_prefix_sum_logic_report.pdf\n",
      "        tb__prefix_sum_logic.v\n",
      "        tb__prefix_sum_logic_compilation_output.txt\n",
      "    restoring_divider/\n",
      "        restoring_divider.v\n",
      "        restoring_divider_compilation_output.txt\n",
      "        restoring_divider_details.json\n",
      "        restoring_divider_details_N2.json\n",
      "        restoring_divider_details_N3.json\n",
      "        restoring_divider_details_N4.json\n",
      "        restoring_divider_details_N5.json\n",
      "        restoring_divider_details_N6.json\n",
      "        restoring_divider_details_N7.json\n",
      "        restoring_divider_details_N8.json\n",
      "        restoring_divider_N2_simulation_output.txt\n",
      "        restoring_divider_N3_simulation_output.txt\n",
      "        restoring_divider_N4_simulation_output.txt\n",
      "        restoring_divider_N5_simulation_output.txt\n",
      "        restoring_divider_N6_simulation_output.txt\n",
      "        restoring_divider_N7_simulation_output.txt\n",
      "        restoring_divider_N8_simulation_output.txt\n",
      "        tb_N2_restoring_divider.v\n",
      "        tb_N2_restoring_divider_compilation_output.txt\n",
      "        tb_N3_restoring_divider.v\n",
      "        tb_N3_restoring_divider_compilation_output.txt\n",
      "        tb_N4_restoring_divider.v\n",
      "        tb_N4_restoring_divider_compilation_output.txt\n",
      "        tb_N5_restoring_divider.v\n",
      "        tb_N5_restoring_divider_compilation_output.txt\n",
      "        tb_N6_restoring_divider.v\n",
      "        tb_N6_restoring_divider_compilation_output.txt\n",
      "        tb_N7_restoring_divider.v\n",
      "        tb_N7_restoring_divider_compilation_output.txt\n",
      "        tb_N8_restoring_divider.v\n",
      "        tb_N8_restoring_divider_compilation_output.txt\n",
      "        tb_restoring_divider_report.pdf\n",
      "    ripple_carry_adder/\n",
      "        preview_temp_summary.pdf_ripple_carry_adder_resusage_report.pdf\n",
      "        ripple_carry_adder.v\n",
      "        ripple_carry_adder_compilation_output.txt\n",
      "        ripple_carry_adder_details.json\n",
      "        ripple_carry_adder_details_N1.json\n",
      "        ripple_carry_adder_details_N2.json\n",
      "        ripple_carry_adder_details_N3.json\n",
      "        ripple_carry_adder_details_N4.json\n",
      "        ripple_carry_adder_details_N5.json\n",
      "        ripple_carry_adder_details_N6.json\n",
      "        ripple_carry_adder_details_N7.json\n",
      "        ripple_carry_adder_details_N8.json\n",
      "        ripple_carry_adder_N1_simulation_output.txt\n",
      "        ripple_carry_adder_N2_simulation_output.txt\n",
      "        ripple_carry_adder_N3_simulation_output.txt\n",
      "        ripple_carry_adder_N4_simulation_output.txt\n",
      "        ripple_carry_adder_N5_simulation_output.txt\n",
      "        ripple_carry_adder_N6_simulation_output.txt\n",
      "        ripple_carry_adder_N7_simulation_output.txt\n",
      "        ripple_carry_adder_N8_simulation_output.txt\n",
      "        ripple_carry_adder_netlist.json\n",
      "        ripple_carry_adder_resusage_report.pdf\n",
      "        ripple_carry_adder_script.ys\n",
      "        tb_N1_ripple_carry_adder.v\n",
      "        tb_N1_ripple_carry_adder_compilation_output.txt\n",
      "        tb_N2_ripple_carry_adder.v\n",
      "        tb_N2_ripple_carry_adder_compilation_output.txt\n",
      "        tb_N3_ripple_carry_adder.v\n",
      "        tb_N3_ripple_carry_adder_compilation_output.txt\n",
      "        tb_N4_ripple_carry_adder.v\n",
      "        tb_N4_ripple_carry_adder_compilation_output.txt\n",
      "        tb_N5_ripple_carry_adder.v\n",
      "        tb_N5_ripple_carry_adder_compilation_output.txt\n",
      "        tb_N6_ripple_carry_adder.v\n",
      "        tb_N6_ripple_carry_adder_compilation_output.txt\n",
      "        tb_N7_ripple_carry_adder.v\n",
      "        tb_N7_ripple_carry_adder_compilation_output.txt\n",
      "        tb_N8_ripple_carry_adder.v\n",
      "        tb_N8_ripple_carry_adder_compilation_output.txt\n",
      "        tb_ripple_carry_adder_report.pdf\n",
      "        full_adder/\n",
      "            full_adder.v\n",
      "            full_adder_compilation_output.txt\n",
      "            full_adder_details.json\n",
      "            full_adder_details_.json\n",
      "            full_adder__simulation_output.txt\n",
      "            tb__full_adder.v\n",
      "            tb__full_adder_compilation_output.txt\n",
      "            half_adder/\n",
      "                half_adder.v\n",
      "                half_adder_compilation_output.txt\n",
      "                half_adder_details.json\n",
      "                half_adder_details_.json\n",
      "                half_adder__simulation_output.txt\n",
      "                tb__half_adder.v\n",
      "                tb__half_adder_compilation_output.txt\n",
      "    ripple_carry_subtractor/\n",
      "        preview_temp_summary.pdf_ripple_carry_subtractor_resusage_report.pdf\n",
      "        ripple_carry_subtractor.v\n",
      "        ripple_carry_subtractor_compilation_output.txt\n",
      "        ripple_carry_subtractor_details.json\n",
      "        ripple_carry_subtractor_details_N1.json\n",
      "        ripple_carry_subtractor_details_N10.json\n",
      "        ripple_carry_subtractor_details_N11.json\n",
      "        ripple_carry_subtractor_details_N12.json\n",
      "        ripple_carry_subtractor_details_N13.json\n",
      "        ripple_carry_subtractor_details_N14.json\n",
      "        ripple_carry_subtractor_details_N15.json\n",
      "        ripple_carry_subtractor_details_N16.json\n",
      "        ripple_carry_subtractor_details_N2.json\n",
      "        ripple_carry_subtractor_details_N3.json\n",
      "        ripple_carry_subtractor_details_N4.json\n",
      "        ripple_carry_subtractor_details_N5.json\n",
      "        ripple_carry_subtractor_details_N6.json\n",
      "        ripple_carry_subtractor_details_N7.json\n",
      "        ripple_carry_subtractor_details_N8.json\n",
      "        ripple_carry_subtractor_details_N9.json\n",
      "        ripple_carry_subtractor_N1_simulation_output.txt\n",
      "        ripple_carry_subtractor_N2_simulation_output.txt\n",
      "        ripple_carry_subtractor_N3_simulation_output.txt\n",
      "        ripple_carry_subtractor_N4_simulation_output.txt\n",
      "        ripple_carry_subtractor_N5_simulation_output.txt\n",
      "        ripple_carry_subtractor_N6_simulation_output.txt\n",
      "        ripple_carry_subtractor_N7_simulation_output.txt\n",
      "        ripple_carry_subtractor_N8_simulation_output.txt\n",
      "        ripple_carry_subtractor_netlist.json\n",
      "        ripple_carry_subtractor_resusage_report.pdf\n",
      "        ripple_carry_subtractor_script.ys\n",
      "        tb_N10_ripple_carry_subtractor.v\n",
      "        tb_N11_ripple_carry_subtractor.v\n",
      "        tb_N12_ripple_carry_subtractor.v\n",
      "        tb_N13_ripple_carry_subtractor.v\n",
      "        tb_N14_ripple_carry_subtractor.v\n",
      "        tb_N15_ripple_carry_subtractor.v\n",
      "        tb_N16_ripple_carry_subtractor.v\n",
      "        tb_N1_ripple_carry_subtractor.v\n",
      "        tb_N1_ripple_carry_subtractor_compilation_output.txt\n",
      "        tb_N2_ripple_carry_subtractor.v\n",
      "        tb_N2_ripple_carry_subtractor_compilation_output.txt\n",
      "        tb_N3_ripple_carry_subtractor.v\n",
      "        tb_N3_ripple_carry_subtractor_compilation_output.txt\n",
      "        tb_N4_ripple_carry_subtractor.v\n",
      "        tb_N4_ripple_carry_subtractor_compilation_output.txt\n",
      "        tb_N5_ripple_carry_subtractor.v\n",
      "        tb_N5_ripple_carry_subtractor_compilation_output.txt\n",
      "        tb_N6_ripple_carry_subtractor.v\n",
      "        tb_N6_ripple_carry_subtractor_compilation_output.txt\n",
      "        tb_N7_ripple_carry_subtractor.v\n",
      "        tb_N7_ripple_carry_subtractor_compilation_output.txt\n",
      "        tb_N8_ripple_carry_subtractor.v\n",
      "        tb_N8_ripple_carry_subtractor_compilation_output.txt\n",
      "        tb_N9_ripple_carry_subtractor.v\n",
      "        tb_ripple_carry_subtractor_report.pdf\n",
      "        full_subtractor/\n",
      "            full_subtractor.v\n",
      "            full_subtractor_compilation_output.txt\n",
      "            full_subtractor_details.json\n",
      "            full_subtractor_details_.json\n",
      "            full_subtractor__simulation_output.txt\n",
      "            tb__full_subtractor.v\n",
      "            tb__full_subtractor_compilation_output.txt\n",
      "            half_subtractor/\n",
      "                half_subtractor.v\n",
      "                half_subtractor_compilation_output.txt\n",
      "                half_subtractor_details.json\n",
      "                half_subtractor_details_.json\n",
      "                half_subtractor__simulation_output.txt\n",
      "                tb__half_subtractor.v\n",
      "                tb__half_subtractor_compilation_output.txt\n",
      "    skip_logic/\n",
      "        preview_temp_summary.pdf_skip_logic_resusage_report.pdf\n",
      "        skip_logic.v\n",
      "        skip_logic_compilation_output.txt\n",
      "        skip_logic_details.json\n",
      "        skip_logic_details_N1.json\n",
      "        skip_logic_details_N2.json\n",
      "        skip_logic_details_N3.json\n",
      "        skip_logic_details_N4.json\n",
      "        skip_logic_details_N5.json\n",
      "        skip_logic_details_N6.json\n",
      "        skip_logic_details_N7.json\n",
      "        skip_logic_details_N8.json\n",
      "        skip_logic_N1_simulation_output.txt\n",
      "        skip_logic_N2_simulation_output.txt\n",
      "        skip_logic_N3_simulation_output.txt\n",
      "        skip_logic_N4_simulation_output.txt\n",
      "        skip_logic_N5_simulation_output.txt\n",
      "        skip_logic_N6_simulation_output.txt\n",
      "        skip_logic_N7_simulation_output.txt\n",
      "        skip_logic_N8_simulation_output.txt\n",
      "        skip_logic_netlist.json\n",
      "        skip_logic_resusage_report.pdf\n",
      "        skip_logic_script.ys\n",
      "        tb_N1_skip_logic.v\n",
      "        tb_N1_skip_logic_compilation_output.txt\n",
      "        tb_N2_skip_logic.v\n",
      "        tb_N2_skip_logic_compilation_output.txt\n",
      "        tb_N3_skip_logic.v\n",
      "        tb_N3_skip_logic_compilation_output.txt\n",
      "        tb_N4_skip_logic.v\n",
      "        tb_N4_skip_logic_compilation_output.txt\n",
      "        tb_N5_skip_logic.v\n",
      "        tb_N5_skip_logic_compilation_output.txt\n",
      "        tb_N6_skip_logic.v\n",
      "        tb_N6_skip_logic_compilation_output.txt\n",
      "        tb_N7_skip_logic.v\n",
      "        tb_N7_skip_logic_compilation_output.txt\n",
      "        tb_N8_skip_logic.v\n",
      "        tb_N8_skip_logic_compilation_output.txt\n",
      "        tb_skip_logic_report.pdf\n",
      "    small_circle/\n",
      "        small_circle.v\n",
      "        small_circle_compilation_output.txt\n",
      "        small_circle_details.json\n",
      "        small_circle_details_.json\n",
      "        small_circle__simulation_output.txt\n",
      "        tb_small_circle_report.pdf\n",
      "        tb__small_circle.v\n",
      "        tb__small_circle_compilation_output.txt\n",
      "    square/\n",
      "        square.v\n",
      "        square_compilation_output.txt\n",
      "        square_details.json\n",
      "        square_details_.json\n",
      "        square__simulation_output.txt\n",
      "        tb_square_report.pdf\n",
      "        tb__square.v\n",
      "        tb__square_compilation_output.txt\n",
      "    triangle/\n",
      "        tb_triangle_report.pdf\n",
      "        tb__triangle.v\n",
      "        tb__triangle_compilation_output.txt\n",
      "        triangle.v\n",
      "        triangle_compilation_output.txt\n",
      "        triangle_details.json\n",
      "        triangle_details_.json\n",
      "        triangle__simulation_output.txt\n",
      "    xor2/\n",
      "        preview_temp_summary.pdf_xor2_resusage_report.pdf\n",
      "        tb_xor2_report.pdf\n",
      "        tb__xor2.v\n",
      "        tb__xor2_compilation_output.txt\n",
      "        xor2.v\n",
      "        xor2_compilation_output.txt\n",
      "        xor2_details.json\n",
      "        xor2_details_.json\n",
      "        xor2_netlist.json\n",
      "        xor2_resusage_report.pdf\n",
      "        xor2_script.ys\n",
      "        xor2__simulation_output.txt\n"
     ]
    }
   ],
   "source": [
    "if \"simulation\" in os.getcwd():\n",
    "    os.chdir(\"..\")\n",
    "\n",
    "print(os.getcwd())\n",
    "\n",
    "hierarchy = {}\n",
    "hierarchy = create_directory_structure(component_names, src_folder, dest_folder, hierarchy)\n",
    "#print(hierarchy)\n",
    "hierarchy = print_directory_structure(dest_folder)\n",
    "#print(hierarchy)\n",
    "\n",
    "with open('hierarchy.json', 'w') as f:\n",
    "    json.dump(hierarchy, f, indent=4)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6b882f11-a107-4f9e-8c8d-49e7136e8ec3",
   "metadata": {},
   "source": [
    "## Verilog_Module_Template"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 422,
   "id": "befff1fe-48d7-45cd-ba8e-4ab0a6add3b6",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\n// Module Definition\\nmodule <module_name> #(parameter <param_name> = <default_value>) (\\n     // Input signals\\n    input wire signed [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\\n    input wire unsigned [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\\n    input reg  signed [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\\n    input reg  unsigned [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\\n    \\n    // Output signals\\n    output wire signed [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\\n    output wire unsigned [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\\n    output reg  signed [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\\n    output reg  unsigned [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\\n    \\n    // Internal signals (internal wires or registers)\\n    wire signed [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\\n    wire unsigned [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\\n    reg  signed [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\\n    reg  unsigned [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\\n);\\n\\nendmodule\\n'"
      ]
     },
     "execution_count": 422,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "\"\"\"\n",
    "input a,  // Implicit wire\n",
    "input wire b,  // Explicit wire\n",
    "input reg cin,  // Explicit reg\n",
    "output sum,  // Implicit wire\n",
    "output wire cout  // Explicit wire\n",
    "\"\"\"\n",
    "\n",
    "\"\"\"\n",
    "// Module Definition\n",
    "module <module_name> #(parameter <param_name> = <default_value>) (\n",
    "     // Input signals\n",
    "    input wire signed [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\n",
    "    input wire unsigned [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\n",
    "    input reg  signed [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\n",
    "    input reg  unsigned [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\n",
    "    \n",
    "    // Output signals\n",
    "    output wire signed [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\n",
    "    output wire unsigned [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\n",
    "    output reg  signed [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\n",
    "    output reg  unsigned [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\n",
    "    \n",
    "    // Internal signals (internal wires or registers)\n",
    "    wire signed [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\n",
    "    wire unsigned [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\n",
    "    reg  signed [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\n",
    "    reg  unsigned [<bit_width_start, bit_width_end>] <signal_name>, // <comment>\n",
    ");\n",
    "\n",
    "endmodule\n",
    "\"\"\"\n",
    "\n",
    "# Your comments, parameter names and signal names can't contain any keywords"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1e0796db-c8d5-4eac-a629-4e874bbb0ba2",
   "metadata": {},
   "source": [
    "## Component_Details"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 423,
   "id": "f23b4518-ed9b-4c53-9bd3-b548dc3c8936",
   "metadata": {},
   "outputs": [],
   "source": [
    "def preprocess_lines(lines):\n",
    "    preprocessed_lines = []\n",
    "    for line in lines:\n",
    "        line = line.strip()\n",
    "        if 'input' in line or 'output' in line:\n",
    "            # Ensure proper separation of signal name\n",
    "            parts = line.split()\n",
    "            preprocessed_line = ' '.join(parts)\n",
    "            preprocessed_lines.append(preprocessed_line)\n",
    "        else:\n",
    "            preprocessed_lines.append(line)\n",
    "    return preprocessed_lines\n",
    "\n",
    "def log_format_error(line, component_name):\n",
    "    print(f\"Format error in {component_name}: {line}\")\n",
    "\n",
    "def find_component_directory(component_name, hierarchy='hierarchy.json', base_dir=\"generated\"):\n",
    "    for root, dirs, files in os.walk(base_dir):\n",
    "        if component_name in dirs:#f\"{component_name}.v\" in files:\n",
    "            d = dirs[dirs.index(component_name)]\n",
    "            return os.path.join(base_dir, d)\n",
    "    return None"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 424,
   "id": "90935d41-559f-44ba-ad44-78898fb0b594",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Getting component details for alu\n"
     ]
    },
    {
     "ename": "FileNotFoundError",
     "evalue": "Component alu not found in the hierarchy.",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mFileNotFoundError\u001b[0m                         Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[424], line 184\u001b[0m\n\u001b[0;32m    173\u001b[0m link_patterns \u001b[38;5;241m=\u001b[39m [SubstringPattern(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124madder\u001b[39m\u001b[38;5;124m'\u001b[39m), SubstringPattern(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124msubtractor\u001b[39m\u001b[38;5;124m'\u001b[39m),\n\u001b[0;32m    174\u001b[0m                  SubstringPattern(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mmultiplier\u001b[39m\u001b[38;5;124m'\u001b[39m), SubstringPattern(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mdivider\u001b[39m\u001b[38;5;124m'\u001b[39m), SubstringPattern(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mshifter\u001b[39m\u001b[38;5;124m'\u001b[39m)]\n\u001b[0;32m    176\u001b[0m module_patterns \u001b[38;5;241m=\u001b[39m {\n\u001b[0;32m    177\u001b[0m     \u001b[38;5;124m'\u001b[39m\u001b[38;5;124madder\u001b[39m\u001b[38;5;124m'\u001b[39m: Substring_CountPattern(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124madder\u001b[39m\u001b[38;5;124m'\u001b[39m, count_vars),\n\u001b[0;32m    178\u001b[0m     \u001b[38;5;124m'\u001b[39m\u001b[38;5;124msubtractor\u001b[39m\u001b[38;5;124m'\u001b[39m: Substring_CountPattern(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124msubtractor\u001b[39m\u001b[38;5;124m'\u001b[39m, count_vars),\n\u001b[1;32m   (...)\u001b[0m\n\u001b[0;32m    181\u001b[0m     \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mshifter\u001b[39m\u001b[38;5;124m'\u001b[39m: SubstringPattern(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mshifter\u001b[39m\u001b[38;5;124m'\u001b[39m)\n\u001b[0;32m    182\u001b[0m }\n\u001b[1;32m--> 184\u001b[0m component_details \u001b[38;5;241m=\u001b[39m \u001b[43mdetect_component_details\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcomponent_name\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;28;43;01mTrue\u001b[39;49;00m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mlink_patterns\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mlink_patterns\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mmodule_patterns\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mmodule_patterns\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mpatterns\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mpatterns\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m    185\u001b[0m pprint(component_details)\n",
      "Cell \u001b[1;32mIn[424], line 127\u001b[0m, in \u001b[0;36mdetect_component_details\u001b[1;34m(component_name, subs, hierarchy_file, base_dir, clk_name, rst_name, src_dir, link_patterns, patterns, module_patterns)\u001b[0m\n\u001b[0;32m    125\u001b[0m verilog_file \u001b[38;5;241m=\u001b[39m find_verilog_file(component_name)\n\u001b[0;32m    126\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m verilog_file:\n\u001b[1;32m--> 127\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mFileNotFoundError\u001b[39;00m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mComponent \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mcomponent_name\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m not found in the hierarchy.\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m    129\u001b[0m comp_dir \u001b[38;5;241m=\u001b[39m find_component_directory(component_name, hierarchy_file, base_dir)\n\u001b[0;32m    130\u001b[0m \u001b[38;5;66;03m#print(\"Comp Dir for\", component_name, \":\", comp_dir)\u001b[39;00m\n",
      "\u001b[1;31mFileNotFoundError\u001b[0m: Component alu not found in the hierarchy."
     ]
    }
   ],
   "source": [
    "def detect_component_details(component_name, subs=False, hierarchy_file='hierarchy.json', base_dir='main_generated', \n",
    "                             clk_name='clk', rst_name='rst', src_dir='src', link_patterns=[], patterns=[], module_patterns=module_patterns):\n",
    "    with open(hierarchy_file, 'r') as f:\n",
    "        hierarchy = json.load(f)\n",
    "    \n",
    "    def find_verilog_file(module, path=\"generated\"):\n",
    "        for root, dirs, files in os.walk(path):\n",
    "            for file in files:\n",
    "                if file == f\"{module}.v\":\n",
    "                    return os.path.join(root, file)\n",
    "        return None\n",
    "\n",
    "    def extract_details(verilog_file, comp_name, clk_name, rst_name):\n",
    "        with open(verilog_file, 'r') as f:\n",
    "            content = f.read()\n",
    "\n",
    "        component_details = {\n",
    "            \"component_name\": comp_name,\n",
    "            \"parameters\": [],\n",
    "            \"inputs\": [],\n",
    "            \"outputs\": [],\n",
    "            \"internals\": {},\n",
    "            \"mode\": \"combinational\",\n",
    "            \"module_variations\": {}\n",
    "        }\n",
    "\n",
    "        # Extract parameters\n",
    "        parameter_pattern = re.compile(r'parameter\\s+(\\w+)\\s*=\\s*([\\w\\']+)')\n",
    "        parameters = list(set(parameter_pattern.findall(content)))\n",
    "        parameters.sort(key=lambda x: (x[0] != 'N', x[0]))\n",
    "        component_details[\"parameters\"] = []\n",
    "        for param in parameters:\n",
    "            component_details[\"parameters\"].append({\"name\": param[0], \"value\": param[1]})\n",
    "\n",
    "        param_names = [param[0] for param in parameters]\n",
    "\n",
    "        lines = content.splitlines()\n",
    "        #lines = preprocess_lines(lines)\n",
    "\n",
    "        clk_detected = False\n",
    "        rst_detected = False\n",
    "        \n",
    "        for line in lines:\n",
    "            if 'input' in line or 'output' in line:\n",
    "                parts = line.split(' ')\n",
    "\n",
    "                if '//' in parts:\n",
    "                    parts = parts[:parts.index('//')]\n",
    "\n",
    "                parts = [p for p in parts if p != '']\n",
    "\n",
    "                #print(parts, len(parts))\n",
    "                #time.sleep(1)\n",
    "                \n",
    "                signal_type = parts[0]\n",
    "                data_type = 'wire'  # Default data type\n",
    "                sign_type = 'unsigned'  # Default sign type\n",
    "                bit_width = '1'  # Default bit width\n",
    "                signal_name = parts[-1].replace(',', '').replace(';', '')  # Remove trailing commas or semicolons\n",
    "    \n",
    "                if 'signed' in parts:\n",
    "                    sign_type = 'signed'\n",
    "                if 'reg' in parts and not 'output' in line:\n",
    "                    data_type = 'reg'\n",
    "    \n",
    "                # Handle bit width if specified\n",
    "                if len(parts) == 4:\n",
    "                    for part in parts:\n",
    "                        if '[' in part and ']' in part:\n",
    "                            bit_width = part.strip('[]')\n",
    "                            break\n",
    "                elif len(parts) > 4:\n",
    "                    part = ''.join(parts[3:len(parts)-1])\n",
    "                    #print(part)\n",
    "                    if '[' in part and ']' in part:\n",
    "                        bit_width = part.strip('[]')\n",
    "                elif len(parts) == 3:\n",
    "                    part = parts[1]\n",
    "                    #print(part)\n",
    "                    if '[' in part and ']' in part:\n",
    "                        bit_width = part.strip('[]')\n",
    "                    \n",
    "                signal_info = (signal_type, data_type, sign_type, bit_width, signal_name)\n",
    "                #print(signal_info)\n",
    "                #time.sleep(1)\n",
    "\n",
    "                if signal_type == 'input':\n",
    "                    component_details[\"inputs\"].append(signal_info)\n",
    "                    \n",
    "                    # Check if clk or rst are present\n",
    "                    if signal_name == clk_name:\n",
    "                        clk_detected = True\n",
    "                    elif signal_name == rst_name:\n",
    "                        rst_detected = True\n",
    "                        \n",
    "                elif signal_type == 'output':\n",
    "                    component_details[\"outputs\"].append(signal_info)\n",
    "\n",
    "            elif 'wire' in line:\n",
    "                wire_pattern = re.findall(r'wire\\s*(\\[.*\\])?\\s*([\\w_, ]+);', line)\n",
    "                if wire_pattern:\n",
    "                    width, wire_names = wire_pattern[0]\n",
    "                    wire_list = [w.strip() for w in wire_names.split(',')]\n",
    "\n",
    "                    #print(wire_list, width)\n",
    "\n",
    "                    for wire in wire_list:\n",
    "                        component_details[\"internals\"][wire] = width if width else '1'\n",
    "\n",
    "                        # Check if wire matches any of the provided patterns\n",
    "                        for pattern in patterns:\n",
    "                            if pattern.matches(wire):\n",
    "                                # Link part of the wire name to module types using link_patterns\n",
    "                                for link_pattern, module_type in zip(link_patterns, ['adder', 'subtractor', 'multiplier', 'divider', 'shifter']):\n",
    "                                    if link_pattern.matches(module_type) and pattern.matches(wire):\n",
    "                                        component_details[\"module_variations\"].setdefault(module_type, []).append(wire)\n",
    "                \n",
    "\n",
    "        # If clk or rst is detected, set the mode to sequential\n",
    "        if clk_detected or rst_detected:\n",
    "            component_details[\"mode\"] = \"sequential\"\n",
    "\n",
    "        return component_details\n",
    "    \n",
    "    verilog_file = find_verilog_file(component_name)\n",
    "    if not verilog_file:\n",
    "        raise FileNotFoundError(f\"Component {component_name} not found in the hierarchy.\")\n",
    "\n",
    "    comp_dir = find_component_directory(component_name, hierarchy_file, base_dir)\n",
    "    #print(\"Comp Dir for\", component_name, \":\", comp_dir)\n",
    "    details_filename = os.path.join(comp_dir, f'{component_name}_details.json')\n",
    "\n",
    "    component_details = extract_details(verilog_file, component_name, clk_name, rst_name)\n",
    "\n",
    "    #pprint(component_details[\"module_variations\"])\n",
    "\n",
    "    for module_type in component_details[\"module_variations\"]:\n",
    "        if module_patterns:\n",
    "            component_details[\"module_variations\"][module_type] = [os.path.basename(f)[:-2] for f in filter_filenames(src_folder, patterns=[module_patterns[module_type]], filenames=None, subs=False)]\n",
    "\n",
    "        else:\n",
    "            component_details[\"module_variations\"][module_type] = [os.path.basename(f)[:-2] for f in filter_filenames(src_folder, patterns=[SubstringPattern(module_type)], filenames=None, subs=False)]\n",
    "\n",
    "    total_configurations = math.prod([len(variations) for variations in component_details['module_variations'].values()])\n",
    "    component_details['total_configurations'] = total_configurations\n",
    "    \n",
    "    print(f\"Total possible configurations for {component_details['component_name']}: {total_configurations}\")\n",
    "    \n",
    "    if subs and component_name in hierarchy:\n",
    "        component_details['submodules'] = {}\n",
    "        for submodule, submodule_hierarchy in hierarchy[component_name].items():\n",
    "            if isinstance(submodule_hierarchy, dict):\n",
    "                submodule_details = detect_component_details(submodule, subs, hierarchy_file, comp_dir, clk_name, rst_name)\n",
    "                component_details['submodules'][submodule] = submodule_details\n",
    "\n",
    "    with open(details_filename, \"w\") as f:\n",
    "        f.write(json.dumps(component_details, indent=4))\n",
    "\n",
    "    print(\"Details for\", component_name, \"saved to\", details_filename)\n",
    "\n",
    "    return component_details\n",
    "\n",
    "component_name = \"alu\"\n",
    "print(\"Getting component details for\", component_name)\n",
    "\n",
    "patt = SubstringPattern('out')\n",
    "patterns = [patt]\n",
    "\n",
    "count_vars = {\n",
    "    '_': [1, 3]\n",
    "}\n",
    "\n",
    "link_patterns = [SubstringPattern('adder'), SubstringPattern('subtractor'),\n",
    "                 SubstringPattern('multiplier'), SubstringPattern('divider'), SubstringPattern('shifter')]\n",
    "\n",
    "module_patterns = {\n",
    "    'adder': Substring_CountPattern('adder', count_vars),\n",
    "    'subtractor': Substring_CountPattern('subtractor', count_vars),\n",
    "    'multiplier': SubstringPattern('multiplier'),\n",
    "    'divider': SubstringPattern('divider'),\n",
    "    'shifter': SubstringPattern('shifter')\n",
    "}\n",
    "\n",
    "component_details = detect_component_details(component_name, True, link_patterns=link_patterns, module_patterns=module_patterns, patterns=patterns)\n",
    "pprint(component_details)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 425,
   "id": "4acce54e-f40c-47b6-b510-1eaf1b81cb4b",
   "metadata": {},
   "outputs": [],
   "source": [
    "def get_components_details(component_names, subs):\n",
    "    gen_details = {}\n",
    "    \n",
    "    for i in range(len(component_names)):\n",
    "        component_name = component_names[i]\n",
    "        print(\"Getting component details for\", component_name)\n",
    "        \n",
    "        component_details = detect_component_details(component_name, subs[i])\n",
    "        gen_details.update(component_details)\n",
    "        \n",
    "        #print(json.dumps(component_details, indent=4))\n",
    "        print()\n",
    "\n",
    "    return gen_details"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 426,
   "id": "aff46af4-6b87-4e88-8c98-dab9db5f50bc",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "C:\\Users\\ugheewala\\OneDrive - NVIDIA Corporation\\Documents\\Projects\\benchmarking\n",
      "['alu']\n",
      "Getting component details for alu\n"
     ]
    },
    {
     "ename": "FileNotFoundError",
     "evalue": "Component alu not found in the hierarchy.",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mFileNotFoundError\u001b[0m                         Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[426], line 11\u001b[0m\n\u001b[0;32m      7\u001b[0m \u001b[38;5;28mprint\u001b[39m(component_names)\n\u001b[0;32m      9\u001b[0m subs \u001b[38;5;241m=\u001b[39m [\u001b[38;5;28;01mTrue\u001b[39;00m \u001b[38;5;28;01mfor\u001b[39;00m c \u001b[38;5;129;01min\u001b[39;00m component_names]\n\u001b[1;32m---> 11\u001b[0m components_details \u001b[38;5;241m=\u001b[39m \u001b[43mget_components_details\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcomponent_names\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43msubs\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m     12\u001b[0m pprint(components_details)\n",
      "Cell \u001b[1;32mIn[425], line 8\u001b[0m, in \u001b[0;36mget_components_details\u001b[1;34m(component_names, subs)\u001b[0m\n\u001b[0;32m      5\u001b[0m component_name \u001b[38;5;241m=\u001b[39m component_names[i]\n\u001b[0;32m      6\u001b[0m \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mGetting component details for\u001b[39m\u001b[38;5;124m\"\u001b[39m, component_name)\n\u001b[1;32m----> 8\u001b[0m component_details \u001b[38;5;241m=\u001b[39m \u001b[43mdetect_component_details\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcomponent_name\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43msubs\u001b[49m\u001b[43m[\u001b[49m\u001b[43mi\u001b[49m\u001b[43m]\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m      9\u001b[0m gen_details\u001b[38;5;241m.\u001b[39mupdate(component_details)\n\u001b[0;32m     11\u001b[0m \u001b[38;5;66;03m#print(json.dumps(component_details, indent=4))\u001b[39;00m\n",
      "Cell \u001b[1;32mIn[424], line 127\u001b[0m, in \u001b[0;36mdetect_component_details\u001b[1;34m(component_name, subs, hierarchy_file, base_dir, clk_name, rst_name, src_dir, link_patterns, patterns, module_patterns)\u001b[0m\n\u001b[0;32m    125\u001b[0m verilog_file \u001b[38;5;241m=\u001b[39m find_verilog_file(component_name)\n\u001b[0;32m    126\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m verilog_file:\n\u001b[1;32m--> 127\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mFileNotFoundError\u001b[39;00m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mComponent \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mcomponent_name\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m not found in the hierarchy.\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m    129\u001b[0m comp_dir \u001b[38;5;241m=\u001b[39m find_component_directory(component_name, hierarchy_file, base_dir)\n\u001b[0;32m    130\u001b[0m \u001b[38;5;66;03m#print(\"Comp Dir for\", component_name, \":\", comp_dir)\u001b[39;00m\n",
      "\u001b[1;31mFileNotFoundError\u001b[0m: Component alu not found in the hierarchy."
     ]
    }
   ],
   "source": [
    "if \"simulation\" in os.getcwd():\n",
    "    os.chdir(\"..\")\n",
    "\n",
    "print(os.getcwd())\n",
    "\n",
    "component_names = [os.path.basename(f)[:-2] for f in filter_filenames(src_folder, patterns=[SubstringPattern(\"alu\")], filenames=None, subs=True)]\n",
    "print(component_names)\n",
    "\n",
    "subs = [True for c in component_names]\n",
    "\n",
    "components_details = get_components_details(component_names, subs)\n",
    "pprint(components_details)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5f8e3092-9d14-42b6-9aba-d4d684c193f1",
   "metadata": {},
   "source": [
    "## Configurations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 328,
   "id": "d2712472-52e6-4239-8ef5-6304e7748cd7",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing adder modules:\n"
     ]
    },
    {
     "ename": "IndexError",
     "evalue": "list index out of range",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mIndexError\u001b[0m                                Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[328], line 91\u001b[0m\n\u001b[0;32m     88\u001b[0m         \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m\"\u001b[39m \u001b[38;5;241m+\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m-\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;241m*\u001b[39m\u001b[38;5;241m50\u001b[39m \u001b[38;5;241m+\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m     90\u001b[0m \u001b[38;5;66;03m# Now, test for all the modules in the component_details\u001b[39;00m\n\u001b[1;32m---> 91\u001b[0m \u001b[43mtest_module_parsers\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcomponent_details\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[1;32mIn[328], line 86\u001b[0m, in \u001b[0;36mtest_module_parsers\u001b[1;34m(component_details, src_dir)\u001b[0m\n\u001b[0;32m     84\u001b[0m         \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mPorts: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mport_details\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m     85\u001b[0m     \u001b[38;5;28;01mexcept\u001b[39;00m \u001b[38;5;167;01mException\u001b[39;00m \u001b[38;5;28;01mas\u001b[39;00m e:\n\u001b[1;32m---> 86\u001b[0m         \u001b[38;5;28;01mraise\u001b[39;00m(e)\n\u001b[0;32m     87\u001b[0m         \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mError parsing module \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mmodule\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00me\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m     88\u001b[0m \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m\"\u001b[39m \u001b[38;5;241m+\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m-\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;241m*\u001b[39m\u001b[38;5;241m50\u001b[39m \u001b[38;5;241m+\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n",
      "Cell \u001b[1;32mIn[328], line 82\u001b[0m, in \u001b[0;36mtest_module_parsers\u001b[1;34m(component_details, src_dir)\u001b[0m\n\u001b[0;32m     80\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m module \u001b[38;5;129;01min\u001b[39;00m modules:\n\u001b[0;32m     81\u001b[0m     \u001b[38;5;28;01mtry\u001b[39;00m:\n\u001b[1;32m---> 82\u001b[0m         module_name, port_details \u001b[38;5;241m=\u001b[39m \u001b[43mparse_module_ports_and_headers\u001b[49m\u001b[43m(\u001b[49m\u001b[43mmodule\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43msrc_dir\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m     83\u001b[0m         \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124mModule: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mmodule_name\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m     84\u001b[0m         \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mPorts: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mport_details\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n",
      "Cell \u001b[1;32mIn[328], line 48\u001b[0m, in \u001b[0;36mparse_module_ports_and_headers\u001b[1;34m(module_name, src_dir)\u001b[0m\n\u001b[0;32m     46\u001b[0m \u001b[38;5;66;03m# Extract port type (input/output), signed/unsigned, width, and signal name\u001b[39;00m\n\u001b[0;32m     47\u001b[0m parts \u001b[38;5;241m=\u001b[39m port\u001b[38;5;241m.\u001b[39msplit()\n\u001b[1;32m---> 48\u001b[0m signal_type \u001b[38;5;241m=\u001b[39m \u001b[43mparts\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;241;43m0\u001b[39;49m\u001b[43m]\u001b[49m  \u001b[38;5;66;03m# input/output\u001b[39;00m\n\u001b[0;32m     49\u001b[0m signed \u001b[38;5;241m=\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124munsigned\u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[0;32m     50\u001b[0m width \u001b[38;5;241m=\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m1\u001b[39m\u001b[38;5;124m'\u001b[39m\n",
      "\u001b[1;31mIndexError\u001b[0m: list index out of range"
     ]
    }
   ],
   "source": [
    "def parse_module_ports_and_headers(module_name, src_dir='src'):\n",
    "    file_path = os.path.join(src_dir, module_name + '.v')\n",
    "    \n",
    "    if not os.path.exists(file_path):\n",
    "        raise FileNotFoundError(f\"Module {module_name} not found at {file_path}\")\n",
    "\n",
    "    with open(file_path, 'r') as file:\n",
    "        content = file.readlines()\n",
    "    \n",
    "    in_module = False\n",
    "    port_list_started = False\n",
    "    module_ports = {}\n",
    "    module_name_extracted = None\n",
    "\n",
    "    for line in content:\n",
    "        line = line.strip()\n",
    "        #print(line)\n",
    "        \n",
    "        # Check if we have entered the module definition\n",
    "        if 'module' in line and not in_module:\n",
    "            in_module = True\n",
    "            parts = line.split()\n",
    "            module_name_extracted = parts[1].split('(')[0]  # Extract the module name\n",
    "            continue\n",
    "        \n",
    "        # Skip parameter definitions\n",
    "        if \"#(\" in line:\n",
    "            continue\n",
    "\n",
    "        # If we're in the module header, we start parsing the ports\n",
    "        if in_module:\n",
    "            if \"(\" in line and not port_list_started:\n",
    "                port_list_started = True  # Start of the port list\n",
    "                line = line.split(\"(\")[1]  # Remove the starting '(' for the port list\n",
    "\n",
    "            # If we reach the end of the port list, stop processing\n",
    "            if \");\" in line:\n",
    "                line = line.split(\");\")[0]  # Remove the trailing ');'\n",
    "                port_list_started = False\n",
    "\n",
    "            # Process each port in the list\n",
    "            ports = line.split(',')\n",
    "            for port in ports:\n",
    "                port = port.strip()\n",
    "\n",
    "                # Extract port type (input/output), signed/unsigned, width, and signal name\n",
    "                parts = port.split()\n",
    "                signal_type = parts[0]  # input/output\n",
    "                signed = 'unsigned'\n",
    "                width = '1'\n",
    "                signal_name = parts[-1].replace(',', '').replace(';', '')  # Signal name\n",
    "\n",
    "                if 'signed' in parts:\n",
    "                    signed = 'signed'\n",
    "\n",
    "                # Handle bit width, if specified\n",
    "                for part in parts:\n",
    "                    if '[' in part and ']' in part:\n",
    "                        width = part.strip('[]')\n",
    "\n",
    "                # Store the port details\n",
    "                module_ports[signal_name] = {\n",
    "                    'type': signal_type,\n",
    "                    'signed': signed,\n",
    "                    'width': width\n",
    "                }\n",
    "\n",
    "            # If we reached the end of the port list, exit\n",
    "            if not port_list_started:\n",
    "                break\n",
    "\n",
    "    return module_name_extracted, module_ports\n",
    "\n",
    "def test_module_parsers(component_details, src_dir='src'):\n",
    "    module_variations = component_details.get('module_variations', {})\n",
    "    \n",
    "    for module_type, modules in module_variations.items():\n",
    "        print(f\"Testing {module_type} modules:\")\n",
    "        \n",
    "        for module in modules:\n",
    "            try:\n",
    "                module_name, port_details = parse_module_ports_and_headers(module, src_dir)\n",
    "                print(f\"\\nModule: {module_name}\")\n",
    "                print(f\"Ports: {port_details}\")\n",
    "            except Exception as e:\n",
    "                raise(e)\n",
    "                print(f\"Error parsing module {module}: {e}\")\n",
    "        print(\"\\n\" + \"-\"*50 + \"\\n\")\n",
    "\n",
    "# Now, test for all the modules in the component_details\n",
    "test_module_parsers(component_details)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "30fa864c-c897-485c-8d79-f6f419f10351",
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_alu_configuration(component_details, selected_config, output_dir='generated_alus'):\n",
    "    # Ensure the output directory exists\n",
    "    os.makedirs(output_dir, exist_ok=True)\n",
    "    \n",
    "    alu_name = f\"alu_config_{selected_config}\"\n",
    "    verilog_file = os.path.join(output_dir, f\"{alu_name}.v\")\n",
    "    \n",
    "    # Write the new ALU Verilog file based on the selected configuration\n",
    "    with open(verilog_file, 'w') as file:\n",
    "        file.write(f\"// ALU Configuration: {selected_config}\\n\")\n",
    "        file.write(f\"module {alu_name} #(parameter WIDTH = 32) (\\n\")\n",
    "        file.write(\"    input [WIDTH-1:0] A, B,\\n\")\n",
    "        file.write(\"    input [3:0] opcode,\\n\")\n",
    "        file.write(\"    input [2:0] sel,\\n\")\n",
    "        file.write(\"    output reg [WIDTH-1:0] result,\\n\")\n",
    "        file.write(\"    output reg zero, carry, overflow, sign\\n\")\n",
    "        file.write(\");\\n\\n\")\n",
    "        \n",
    "        # Instantiate selected modules\n",
    "        for module_type, selected_module in selected_config.items():\n",
    "            module_name, port_details = parse_module_ports_and_headers(selected_module)\n",
    "            \n",
    "            # Instantiate the module\n",
    "            file.write(f\"    // Instantiate {module_name}\\n\")\n",
    "            file.write(f\"    {module_name} {module_type}_inst (\\n\")\n",
    "            \n",
    "            # Write the connections for each port\n",
    "            for port, details in port_details.items():\n",
    "                if port.startswith('A') or port.startswith('B'):\n",
    "                    file.write(f\"        .{port}(A),\\n\")  # Simplified for demo purposes\n",
    "                else:\n",
    "                    file.write(f\"        .{port}(),\\n\")  # Placeholder for other ports\n",
    "            file.write(\"    );\\n\\n\")\n",
    "        \n",
    "        # Final logic for ALU (simplified)\n",
    "        file.write(\"    always @(*) begin\\n\")\n",
    "        file.write(\"        case (opcode)\\n\")\n",
    "        file.write(\"            4'b0000: result = adder_out;\\n\")\n",
    "        file.write(\"            4'b0001: result = subtractor_out;\\n\")\n",
    "        file.write(\"            4'b0010: result = A & B;\\n\")\n",
    "        file.write(\"            // More cases...\\n\")\n",
    "        file.write(\"        endcase\\n\")\n",
    "        file.write(\"    end\\n\\n\")\n",
    "        \n",
    "        file.write(\"endmodule\\n\")\n",
    "    \n",
    "    print(f\"Generated ALU Verilog file at: {verilog_file}\")\n",
    "\n",
    "    return verilog_file"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "544cd1c1-a8a9-411f-a2fe-de8d41d9ee99",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4510883c-fdf8-414e-91e5-1f92ef6c201f",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "id": "58816cc6-f78b-409b-8ef6-cdd5ee79e6c2",
   "metadata": {},
   "source": [
    "## Page_Templates"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "062e97f0-18a5-43a3-a47b-ee6b23552264",
   "metadata": {},
   "outputs": [],
   "source": [
    "class PageTemplate:\n",
    "    def __init__(self, pdf_report):\n",
    "        self.pdf_report = pdf_report\n",
    "        self.doc = pdf_report.doc\n",
    "        self.styles = pdf_report.styles\n",
    "        self.page_size = self.doc.pagesize\n",
    "        self.current_page_height = pdf_report.current_page_height\n",
    "        self.elements = []\n",
    "        self.entry_counter = {}\n",
    "        self.toc = []\n",
    "\n",
    "    def add_heading(self, text, level=1):\n",
    "        style = self.styles[f'Heading{level}']\n",
    "        self.add_element(Paragraph(text, style))\n",
    "        self.add_element(Spacer(1, 0.2 * inch))\n",
    "\n",
    "        # Create a unique identifier for each TOC entry\n",
    "        entry_id = f\"{text}_{self.entry_counter.get(text, 0)}\"\n",
    "        self.toc.append((text, level, None, entry_id, len(self.elements)))\n",
    "        self.entry_counter[text] = self.entry_counter.get(text, 0) + 1\n",
    "\n",
    "    def add_element(self, element):\n",
    "        #print(\"In Page Template's add_element\")#, str(element))\n",
    "        frame = Frame(self.doc.leftMargin, self.doc.bottomMargin, self.doc.width, self.current_page_height)\n",
    "        element_height = element.wrap(frame._width, frame._height)[1]\n",
    "\n",
    "        #print(f\"Current page height: {self.current_page_height}, Element height: {element_height}\")\n",
    "\n",
    "        if self.current_page_height - element_height < 0 and not 'PageBreak' in str(element):\n",
    "            self.elements.append(PageBreak())\n",
    "            self.current_page_height = self.doc.height - self.doc.topMargin - self.doc.bottomMargin\n",
    "            #print(f\"Adding PageBreak. New page height after element: {self.current_page_height - element_height}\")\n",
    "            element_height = element.wrap(frame._width, self.current_page_height)[1]\n",
    "\n",
    "        elif 'PageBreak' in str(element):\n",
    "            #print(self.doc, self.page_size, self.doc.pagesize, frame._width, frame._height, self.doc.height)\n",
    "            self.current_page_height = self.doc.height - self.doc.topMargin - self.doc.bottomMargin\n",
    "            self.current_page_height += element_height\n",
    "            \n",
    "        self.elements.append(element)\n",
    "        self.current_page_height -= element_height\n",
    "        #print(f\"Element added. Remaining page height: {self.current_page_height}\\n\")\n",
    "\n",
    "    def generate_page(self, data):\n",
    "        raise NotImplementedError(\"Subclasses should implement this method to generate the page.\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "ad724586-13a1-44d1-9bbc-eda7e3f6530f",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\npdf_report = PDFReportGenerator(\"test_report.pdf\")\\nrule = AdderRule()\\ntemplate = RuleTemplate(pdf_report)\\ntemplate.generate_page(rule)\\npdf_report.elements.extend(template.elements)\\npdf_report.save()\\nwebbrowser.open(os.path.join(os.getcwd(), pdf_report.filename))\\n'"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from reportlab.platypus import Preformatted\n",
    "\n",
    "class RuleTemplate(PageTemplate):\n",
    "    def generate_page(self, rule):\n",
    "        self.add_element(Paragraph(f\"Rule: {rule.name}\", self.styles['Heading2']))\n",
    "        self.add_element(Paragraph(\"Input Variables: \" + \", \".join(rule.input_vars), self.styles['BodyText']))\n",
    "        self.add_element(Paragraph(\"Output Variables: \" + \", \".join(rule.output_vars), self.styles['BodyText']))\n",
    "        self.add_element(Paragraph(\"Bit Width: \" + str(rule.bit_width), self.styles['BodyText']))\n",
    "        self.add_element(Paragraph(\"Pattern: \" + rule.pattern.__class__.__name__, self.styles['BodyText']))\n",
    "        self.add_element(Preformatted(str(rule.pattern), self.styles['Code']))\n",
    "        \n",
    "        #formatted_code = f\"<pre>{str(rule).replace('\\n', '<br />').replace(' ', '&nbsp;')}</pre>\"\n",
    "        #self.add_element(Paragraph(formatted_code, self.styles['Code']))\n",
    "\n",
    "        self.add_element(Paragraph(\"Generate expected values function:\", self.styles['BodyText']))\n",
    "        self.add_element(Preformatted(str(rule), self.styles['Code']))\n",
    "        \n",
    "        #self.add_element(Paragraph(f\"<pre>{str(rule)}</pre>\", self.styles['Code']))\n",
    "\n",
    "# Sample usage with PDFReportGenerator\n",
    "\"\"\"\n",
    "pdf_report = PDFReportGenerator(\"test_report.pdf\")\n",
    "rule = AdderRule()\n",
    "template = RuleTemplate(pdf_report)\n",
    "template.generate_page(rule)\n",
    "pdf_report.elements.extend(template.elements)\n",
    "pdf_report.save()\n",
    "webbrowser.open(os.path.join(os.getcwd(), pdf_report.filename))\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "ca3a9f00-9b2d-44e8-b819-ec061c7bbadc",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\npdf_report = PDFReportGenerator(\"test_report.pdf\")\\nlogs = [\\n    \"Log entry 1: This is the first log message.\",\\n    \"Log entry 2: This is the second log message.\",\\n    \"Log entry 3: This is the third log message.\",\\n    \"Log entry 4: This is the fourth log message.\"\\n]\\ntemplate = LogsTemplate(pdf_report)\\ntemplate.generate_page(logs)\\npdf_report.elements.extend(template.elements)\\npdf_report.save()\\nwebbrowser.open(os.path.join(os.getcwd(), pdf_report.filename))\\n'"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class LogsTemplate(PageTemplate):\n",
    "    def generate_page(self, logs):\n",
    "        self.add_element(Paragraph(\"Logs\", self.styles['Heading2']))\n",
    "        for log in logs:\n",
    "            self.add_element(Paragraph(log, self.styles['BodyText']))\n",
    "\n",
    "\"\"\"\n",
    "pdf_report = PDFReportGenerator(\"test_report.pdf\")\n",
    "logs = [\n",
    "    \"Log entry 1: This is the first log message.\",\n",
    "    \"Log entry 2: This is the second log message.\",\n",
    "    \"Log entry 3: This is the third log message.\",\n",
    "    \"Log entry 4: This is the fourth log message.\"\n",
    "]\n",
    "template = LogsTemplate(pdf_report)\n",
    "template.generate_page(logs)\n",
    "pdf_report.elements.extend(template.elements)\n",
    "pdf_report.save()\n",
    "webbrowser.open(os.path.join(os.getcwd(), pdf_report.filename))\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "cd4386c7-879f-43b7-a79e-1e6882009d76",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\npdf_report = PDFReportGenerator(\"test_report.pdf\")\\nprint(\"Adding Title page\")\\npdf_report.add_title_page(\"Test TB Summary\")\\nsummary_template = TestbenchSummaryTemplate(pdf_report)\\n\\n# Simulate test results for multiple components\\ndata = {\\n    \"full_adder\": [\\n        {\"test_case\": 0, \"inputs\": {\"a\": \"1\", \"b\": \"1\", \"cin\": \"1\"}, \"expected\": {\"sum\": \"10\", \"cout\": \"1\"}, \"actual\": {\"sum\": \"10\", \"cout\": \"1\"}},\\n        {\"test_case\": 1, \"inputs\": {\"a\": \"0\", \"b\": \"1\", \"cin\": \"0\"}, \"expected\": {\"sum\": \"01\", \"cout\": \"0\"}, \"actual\": {\"sum\": \"01\", \"cout\": \"0\"}}\\n    ],\\n    \"ripple_carry_adder\": [\\n        {\"test_case\": 0, \"inputs\": {\"a\": \"1\", \"b\": \"0\", \"cin\": \"1\"}, \"expected\": {\"sum\": \"01\", \"cout\": \"0\"}, \"actual\": {\"sum\": \"01\", \"cout\": \"0\"}},\\n        {\"test_case\": 1, \"inputs\": {\"a\": \"1\", \"b\": \"1\", \"cin\": \"0\"}, \"expected\": {\"sum\": \"10\", \"cout\": \"0\"}, \"actual\": {\"sum\": \"10\", \"cout\": \"0\"}}\\n    ]\\n}\\n\\npdf_report.set_summary_template(summary_template)\\npdf_report.set_summary_data(data)\\n#summary_template.generate_summary(data)\\n#pdf_report.elements.extend(summary_template.elements)\\n#pdf_report.add_summary()\\npdf_report.save()\\nwebbrowser.open(os.path.join(os.getcwd(), pdf_report.filename))\\n'"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class TestbenchSummaryTemplate(PageTemplate):\n",
    "    def generate_page(self, data):\n",
    "        self.add_heading(\"Testbench Summary\", level=2)\n",
    "        self.add_element(Spacer(1, 0.5 * inch))\n",
    "\n",
    "        table_data = [[\"Component\", \"Total Tests\", \"Passed\", \"Failed\"]]\n",
    "        \n",
    "        for component, results in data.items():\n",
    "            #print(component, results)\n",
    "            #time.sleep(5)\n",
    "\n",
    "            \"\"\"\n",
    "            for result in results:\n",
    "                if result[\"expected\"] != result[\"actual\"]:\n",
    "                    print(result)\n",
    "                    time.sleep(1)\n",
    "            \"\"\"\n",
    "            \n",
    "            total_tests = len(results)\n",
    "            passed = sum(1 for result in results if result[\"expected\"] == result[\"actual\"])\n",
    "            failed = total_tests - passed\n",
    "            table_data.append([component, total_tests, passed, failed])\n",
    "                \n",
    "        table = Table(table_data)\n",
    "        table.setStyle([\n",
    "            ('BACKGROUND', (0, 0), (-1, 0), colors.grey),\n",
    "            ('TEXTCOLOR', (0, 0), (-1, 0), colors.whitesmoke),\n",
    "            ('ALIGN', (0, 0), (-1, -1), 'CENTER'),\n",
    "            ('FONTNAME', (0, 0), (-1, 0), 'Helvetica-Bold'),\n",
    "            ('BOTTOMPADDING', (0, 0), (-1, 0), 12),\n",
    "            ('BACKGROUND', (0, 1), (-1, -1), colors.beige),\n",
    "            ('GRID', (0, 0), (-1, -1), 1, colors.black),\n",
    "        ])\n",
    "        \n",
    "        self.add_element(table)\n",
    "        self.add_element(Spacer(1, 0.5 * inch))\n",
    "\n",
    "        self.add_element(PageBreak())\n",
    "\n",
    "        self.pdf_report.toc += self.toc\n",
    "\n",
    "        return self.elements\n",
    "\n",
    "\"\"\"\n",
    "pdf_report = PDFReportGenerator(\"test_report.pdf\")\n",
    "print(\"Adding Title page\")\n",
    "pdf_report.add_title_page(\"Test TB Summary\")\n",
    "summary_template = TestbenchSummaryTemplate(pdf_report)\n",
    "\n",
    "# Simulate test results for multiple components\n",
    "data = {\n",
    "    \"full_adder\": [\n",
    "        {\"test_case\": 0, \"inputs\": {\"a\": \"1\", \"b\": \"1\", \"cin\": \"1\"}, \"expected\": {\"sum\": \"10\", \"cout\": \"1\"}, \"actual\": {\"sum\": \"10\", \"cout\": \"1\"}},\n",
    "        {\"test_case\": 1, \"inputs\": {\"a\": \"0\", \"b\": \"1\", \"cin\": \"0\"}, \"expected\": {\"sum\": \"01\", \"cout\": \"0\"}, \"actual\": {\"sum\": \"01\", \"cout\": \"0\"}}\n",
    "    ],\n",
    "    \"ripple_carry_adder\": [\n",
    "        {\"test_case\": 0, \"inputs\": {\"a\": \"1\", \"b\": \"0\", \"cin\": \"1\"}, \"expected\": {\"sum\": \"01\", \"cout\": \"0\"}, \"actual\": {\"sum\": \"01\", \"cout\": \"0\"}},\n",
    "        {\"test_case\": 1, \"inputs\": {\"a\": \"1\", \"b\": \"1\", \"cin\": \"0\"}, \"expected\": {\"sum\": \"10\", \"cout\": \"0\"}, \"actual\": {\"sum\": \"10\", \"cout\": \"0\"}}\n",
    "    ]\n",
    "}\n",
    "\n",
    "pdf_report.set_summary_template(summary_template)\n",
    "pdf_report.set_summary_data(data)\n",
    "#summary_template.generate_summary(data)\n",
    "#pdf_report.elements.extend(summary_template.elements)\n",
    "#pdf_report.add_summary()\n",
    "pdf_report.save()\n",
    "webbrowser.open(os.path.join(os.getcwd(), pdf_report.filename))\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cbd25fee-26c9-4506-8479-90e2b61525f9",
   "metadata": {},
   "source": [
    "## PDF_Gen"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "276f6b4c-ac57-4804-b181-df8e84561d14",
   "metadata": {},
   "outputs": [],
   "source": [
    "def estimate_table_width(table_data, font_size=12, padding=6):\n",
    "    max_col_widths = [0] * len(table_data[0])\n",
    "    for row in table_data:\n",
    "        for col_index, cell in enumerate(row):\n",
    "            cell_width = len(str(cell)) * font_size / 2  # Rough estimate\n",
    "            if cell_width > max_col_widths[col_index]:\n",
    "                max_col_widths[col_index] = cell_width\n",
    "    return sum(max_col_widths) + len(max_col_widths) * padding"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "d1396496-8f1c-4c04-b361-e835e89e28c0",
   "metadata": {},
   "outputs": [],
   "source": [
    "def estimate_table_height(num_records, row_height=14, header_height=20, padding=6):\n",
    "    return header_height + num_records * (row_height + padding)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "51bd6741-4afd-4d90-b0f2-8eac90d4a08f",
   "metadata": {},
   "outputs": [],
   "source": [
    "#!pip install reportlab pymupdf\n",
    "from reportlab.lib.pagesizes import A4, letter, landscape\n",
    "from reportlab.lib.units import inch\n",
    "from reportlab.platypus import SimpleDocTemplate, Frame, Paragraph, Spacer, Table, TableStyle, Image, PageBreak, Indenter\n",
    "from reportlab.lib import colors\n",
    "from reportlab.lib.styles import getSampleStyleSheet\n",
    "import pymupdf, os\n",
    "import webbrowser, logging\n",
    "\n",
    "class PDFReportGenerator:\n",
    "    def __init__(self, filename, table_data=None):\n",
    "        self.filename = filename\n",
    "        self.table_data = table_data\n",
    "        self.page_size = landscape(letter)  # Default page size\n",
    "        if self.table_data:\n",
    "            self.adjust_page_size_for_table(self.table_data)\n",
    "        self.doc = SimpleDocTemplate(filename, pagesize=self.page_size)\n",
    "        self.styles = getSampleStyleSheet()\n",
    "        self.elements = []\n",
    "        self.toc = []\n",
    "        self.temp_files = []\n",
    "        self.page_number = 1\n",
    "        self.entry_counter = {}\n",
    "        self.summary_data = {}\n",
    "        self.summary_template = None\n",
    "        self.current_page_height = self.doc.height - self.doc.topMargin - self.doc.bottomMargin\n",
    "        print(\"Page size:\", self.page_size)\n",
    "\n",
    "    def adjust_page_size_for_table(self, table_data):\n",
    "        estimated_width = estimate_table_width(table_data)\n",
    "        estimated_height = estimate_table_height(len(table_data))\n",
    "        print(\"Estimated:\", estimated_width, estimated_height)\n",
    "\n",
    "        if estimated_width > max([letter[0], letter[1]]):\n",
    "            self.page_size = (max([estimated_width*1.1, letter[0], letter[1]]), max([estimated_height*1.75, letter[0], letter[1]]))\n",
    "        else:\n",
    "            self.page_size = landscape(letter)\n",
    "\n",
    "    def set_summary_template(self, summary_template):\n",
    "        self.summary_template = summary_template\n",
    "\n",
    "    def set_summary_data(self, summary_data):\n",
    "        self.summary_data = summary_data\n",
    "\n",
    "    def add_template(template_elements):\n",
    "        for element in template_elements:\n",
    "            try:\n",
    "                style = str(element.style)\n",
    "                #print(element, style)\n",
    "                #time.sleep(1)\n",
    "                \n",
    "                if 'Heading' in style:\n",
    "                    text = element.text\n",
    "                    level = int(style[-3])\n",
    "                    entry_id = f\"{text}_{self.entry_counter.get(text, 0)}\"\n",
    "                    #print((text, level, None, entry_id, len(self.elements)))\n",
    "                    self.toc = [(text, level, None, entry_id, len(self.elements))] + self.toc\n",
    "                    self.entry_counter[text] = self.entry_counter.get(text, 0) + 1\n",
    "                    #break\n",
    "                    \n",
    "            except:\n",
    "                print(element, \"doesn't have style\")\n",
    "\n",
    "        self.elements.extend(template_elements)\n",
    "\n",
    "    def add_summary(self):\n",
    "        #print(self.summary_template)\n",
    "        if self.summary_template:\n",
    "            print(\"Adding summary\")\n",
    "            summary_elements = self.summary_template.generate_page(self.summary_data)\n",
    "            #print(summary_elements)\n",
    "\n",
    "            for element in summary_elements:\n",
    "                try:\n",
    "                    style = str(element.style)\n",
    "                    #print(element, style)\n",
    "                    #time.sleep(1)\n",
    "                    \n",
    "                    if 'Heading' in style:\n",
    "                        text = element.text\n",
    "                        level = int(style[-3])\n",
    "                        entry_id = f\"{text}_{self.entry_counter.get(text, 0)}\"\n",
    "                        #print((text, level, None, entry_id, len(self.elements)))\n",
    "                        self.toc = [(text, level, None, entry_id, len(self.elements))] + self.toc\n",
    "                        self.entry_counter[text] = self.entry_counter.get(text, 0) + 1\n",
    "                        #break\n",
    "                        \n",
    "                except:\n",
    "                    print(element, \"doesn't have style\")\n",
    "            \n",
    "            # Find the first PageBreak and insert summary elements after it\n",
    "            new_elements = []\n",
    "            page_break_found = False\n",
    "            for element in self.elements:\n",
    "                if isinstance(element, PageBreak) and not page_break_found:\n",
    "                    new_elements.append(element)\n",
    "                    new_elements.extend(summary_elements)\n",
    "                    page_break_found = True\n",
    "                else:\n",
    "                    new_elements.append(element)\n",
    "\n",
    "            #print(len(self.elements), len(new_elements))\n",
    "                    \n",
    "            self.elements = new_elements\n",
    "\n",
    "    def add_element(self, element):\n",
    "        #print(\"In PDF Gen's add_element\")#, str(element))\n",
    "        frame = Frame(self.doc.leftMargin, self.doc.bottomMargin, self.doc.width, self.current_page_height)\n",
    "        element_height = element.wrap(frame._width, frame._height)[1]\n",
    "\n",
    "        #print(f\"Current page height: {self.current_page_height}, Element height: {element_height}\")\n",
    "\n",
    "        if self.current_page_height - element_height < 0 and not 'PageBreak' in str(element):\n",
    "            self.elements.append(PageBreak())\n",
    "            self.current_page_height = self.doc.height - self.doc.topMargin - self.doc.bottomMargin\n",
    "            #print(f\"Adding PageBreak. New page height after element: {self.current_page_height - element_height}\")\n",
    "            element_height = element.wrap(frame._width, self.current_page_height)[1]\n",
    "\n",
    "        elif 'PageBreak' in str(element):\n",
    "            #print(self.doc, self.page_size, self.doc.pagesize, frame._width, frame._height, self.doc.height)\n",
    "            self.current_page_height = self.doc.height - self.doc.topMargin - self.doc.bottomMargin\n",
    "            self.current_page_height += element_height\n",
    "\n",
    "        self.current_page_height -= element_height\n",
    "        self.elements.append(element)\n",
    "        #print(f\"Element added. Remaining page height: {self.current_page_height}\\n\")\n",
    "\n",
    "    def add_title_page(self, title, author=\"\"):\n",
    "        self.add_element(Spacer(1, 2 * inch))\n",
    "        self.add_element(Paragraph(title, self.styles['Title']))\n",
    "        self.add_element(Spacer(1, 0.5 * inch))\n",
    "        if author != \"\":\n",
    "            self.add_element(Paragraph(f\"Author: {author}\", self.styles['Normal']))\n",
    "            self.add_element(Spacer(1, 0.2 * inch))\n",
    "        self.add_element(PageBreak())\n",
    "        \n",
    "    def add_heading(self, text, level=1):\n",
    "        style = self.styles[f'Heading{level}']\n",
    "        self.add_element(Paragraph(text, style))\n",
    "        self.add_element(Spacer(1, 0.2 * inch))\n",
    "\n",
    "        # Create a unique identifier for each TOC entry\n",
    "        entry_id = f\"{text}_{self.entry_counter.get(text, 0)}\"\n",
    "        self.toc.append((text, level, None, entry_id, len(self.elements)))\n",
    "        self.entry_counter[text] = self.entry_counter.get(text, 0) + 1\n",
    "\n",
    "    def add_paragraph(self, text):\n",
    "        paragraph = Paragraph(text, self.styles['BodyText'])\n",
    "        self.add_element(paragraph)\n",
    "        #self.add_element(Spacer(1, 0.5 * inch))\n",
    "\n",
    "    def add_table(self, data):\n",
    "        table = Table(data, repeatRows=1)\n",
    "        table.setStyle([\n",
    "            ('BACKGROUND', (0, 0), (-1, 0), colors.grey),\n",
    "            ('TEXTCOLOR', (0, 0), (-1, 0), colors.whitesmoke),\n",
    "            ('ALIGN', (0, 0), (-1, -1), 'CENTER'),\n",
    "            ('FONTNAME', (0, 0), (-1, 0), 'Helvetica-Bold'),\n",
    "            ('BOTTOMPADDING', (0, 0), (-1, 0), 12),\n",
    "            ('BACKGROUND', (0, 1), (-1, -1), colors.beige),\n",
    "            ('GRID', (0, 0), (-1, -1), 1, colors.black),\n",
    "        ])\n",
    "        self.add_element(table)\n",
    "        self.add_element(Spacer(1, 20))\n",
    "\n",
    "    def add_image(self, image_path, width=4*inch, height=3*inch):\n",
    "        img = Image(image_path, width, height)\n",
    "        self.add_element(img)\n",
    "        self.add_element(Spacer(1, 20))\n",
    "\n",
    "    def add_code(self, code):\n",
    "        self.add_element(Paragraph(f\"<pre>{code}</pre>\", self.styles['Code']))\n",
    "        #self.add_element(Spacer(1, 20))\n",
    "\n",
    "    def build_toc(self):\n",
    "        # Step 1: Remove duplicates where page is None\n",
    "        unique_entries = []\n",
    "        for entry in self.toc:\n",
    "            if entry[2] is None:\n",
    "                if not any(e[0] == entry[0] for e in unique_entries):\n",
    "                    unique_entries.append(entry)\n",
    "            else:\n",
    "                unique_entries.append(entry)\n",
    "        \n",
    "        self.toc = unique_entries\n",
    "        #print(\"TOC:\", self.toc)\n",
    "\n",
    "        # Step 2: Update page numbers for entries with None\n",
    "        for i, entry in enumerate(self.toc):\n",
    "            current_page = 1\n",
    "            if entry[2] is None:\n",
    "                for element in self.elements:\n",
    "                    if isinstance(element, PageBreak):\n",
    "                        current_page += 1\n",
    "                    if isinstance(element, Paragraph):\n",
    "                        text = element.text\n",
    "                        #print(current_page, text, entry[0], entry[0].strip(), entry[0].strip() in text)\n",
    "                        if entry[0] in text or entry[0].strip() in text:\n",
    "                            self.toc[i] = (entry[0], entry[1], current_page+1, entry[3], entry[4])\n",
    "                            break\n",
    "    \n",
    "\n",
    "        toc_elements = [Paragraph(\"Table of Contents\", self.styles['Title'])]\n",
    "        toc_elements.append(Spacer(1, 0.5 * inch))\n",
    "        #print(\"TOC:\", self.toc)\n",
    "\n",
    "        prev_level = 0\n",
    "        \n",
    "        for entry, level, page, _, _ in self.toc:\n",
    "            style = self.styles[f'Heading{level+1}']\n",
    "            indent_level = level * 10\n",
    "            if level > prev_level:\n",
    "                toc_elements.append(Indenter(left=indent_level))\n",
    "            toc_elements.append(Paragraph(f\"{entry} ............................. {page}\", style))\n",
    "            \n",
    "            if level < prev_level:\n",
    "                toc_elements.append(Indenter(left=-indent_level))\n",
    "\n",
    "            prev_level = level\n",
    "\n",
    "        toc_elements.append(PageBreak())\n",
    "        #print(toc_elements)\n",
    "        \n",
    "        # Find the first PageBreak and insert the TOC elements after it\n",
    "        new_elements = []\n",
    "        page_break_found = False\n",
    "        for element in self.elements:\n",
    "            if isinstance(element, PageBreak) and not page_break_found:\n",
    "                new_elements.append(element)\n",
    "                new_elements.extend(toc_elements)\n",
    "                page_break_found = True\n",
    "            else:\n",
    "                new_elements.append(element)\n",
    "        self.elements = new_elements\n",
    "        \n",
    "    def update_toc_page_numbers(self, fn):\n",
    "        try:\n",
    "            doc = pymupdf.open(f\"preview_{fn}.pdf\")\n",
    "        except:\n",
    "            doc = pymupdf.open(fn)\n",
    "        page_count = len(doc)\n",
    "        #print(\"Page count:\", page_count)\n",
    "        \n",
    "        last_updated_index = {}\n",
    "        \n",
    "        for i in range(page_count):\n",
    "            page = doc.load_page(i)\n",
    "            text = page.get_text(\"text\")\n",
    "            \n",
    "            for j in range(len(self.toc)):\n",
    "                entry, level, page_num, entry_id, elem_index = self.toc[j]\n",
    "                #print(entry, f\"TOC index: {j}, Pg: {i}\", entry in text, page_num, (not (entry in last_updated_index)), last_updated_index)\n",
    "                \n",
    "                # Update only if page_num is None and if the entry has not been updated or the last updated index is less than the current index\n",
    "                if page_num is None and entry in text and ((not (entry in last_updated_index)) or (last_updated_index[entry] < i)):\n",
    "                    self.toc[j] = (entry, level, i + 2, entry_id, elem_index)\n",
    "                    last_updated_index[entry] = i  # Update the last updated index for the entry\n",
    "        \n",
    "        doc.close()\n",
    "\n",
    "    def add_page_number(self, canvas, doc):\n",
    "        canvas.saveState()\n",
    "        canvas.setFont('Helvetica', 10)\n",
    "        page_number_text = f\"{doc.page}\"\n",
    "        canvas.drawString(inch, 0.75 * inch, page_number_text)\n",
    "        self.page_number += 1\n",
    "        canvas.restoreState()\n",
    "\n",
    "    def merge_pdfs(self, pdf_list, output_filename):\n",
    "        merged_pdf = pymupdf.open()\n",
    "        for pdf in pdf_list:\n",
    "            pdf_document = pymupdf.open(pdf)\n",
    "            for page in pdf_document:\n",
    "                merged_pdf.insert_pdf(pdf_document, from_page=page.number, to_page=page.number)\n",
    "        merged_pdf.save(output_filename)\n",
    "\n",
    "    def remove_existing_toc(self, pdf_filename):\n",
    "        pdf_document = pymupdf.open(pdf_filename)\n",
    "        new_pdf = pymupdf.open()\n",
    "        for page_num in range(len(pdf_document)):\n",
    "            page = pdf_document.load_page(page_num)\n",
    "            if \"Table of Contents\" in page.get_text(\"text\"):\n",
    "                continue\n",
    "            new_pdf.insert_pdf(pdf_document, from_page=page_num, to_page=page_num)\n",
    "        new_pdf.save(pdf_filename)\n",
    "\n",
    "    def save(self):\n",
    "        print(f\"Saving PDF to {self.filename}\")\n",
    "        try:\n",
    "            self.add_summary()\n",
    "            temp_filename = \"temp_summary.pdf\"\n",
    "            fn = self.preview(temp_filename)\n",
    "            #webbrowser.open(os.path.join(os.getcwd(), fn))\n",
    "            #self.doc.build(self.elements, onFirstPage=self.add_page_number, onLaterPages=self.add_page_number)\n",
    "            #os.rename(self.filename, temp_filename)\n",
    "            self.update_toc_page_numbers(fn)\n",
    "            self.build_toc()\n",
    "            #print(self.elements)\n",
    "            indexes = []\n",
    "            i = 0\n",
    "            while i < len(self.elements) - 1:\n",
    "                if isinstance(self.elements[i], PageBreak) and isinstance(self.elements[i + 1], PageBreak):\n",
    "                    indexes.append(i + 1)\n",
    "                    i += 2  # Skip the next element to avoid multiple consecutive removals\n",
    "                else:\n",
    "                    i += 1\n",
    "        \n",
    "            # Remove elements at the identified indexes\n",
    "            for index in sorted(indexes, reverse=True):\n",
    "                del self.elements[index]\n",
    "            \n",
    "            self.doc.build(self.elements, onFirstPage=self.add_page_number, onLaterPages=self.add_page_number)\n",
    "            #os.remove(temp_filename)\n",
    "        except Exception as e:\n",
    "            print(f\"Error saving PDF: {e}\")\n",
    "            raise(e)\n",
    "\n",
    "    def preview(self, step_name):\n",
    "        temp_filename = self.insert_filename_at_last_separator(step_name)\n",
    "        print(f\"Creating preview: {temp_filename}\")\n",
    "        try:\n",
    "            preview_doc = SimpleDocTemplate(temp_filename, pagesize=self.page_size)\n",
    "            preview_elements = list(self.elements)  # Copy current elements for preview\n",
    "            preview_elements.insert(0, Paragraph(f\"Preview - {step_name}\", self.styles['Title']))\n",
    "            preview_doc.build(preview_elements, onFirstPage=self.add_page_number, onLaterPages=self.add_page_number)\n",
    "        except Exception as e:\n",
    "            print(f\"Error creating preview: {e}\")\n",
    "\n",
    "        return temp_filename\n",
    "\n",
    "    def insert_filename_at_last_separator(self, step_name):\n",
    "        if \"\\\\\" in self.filename:\n",
    "            separator = \"\\\\\"\n",
    "        elif \"/\" in self.filename:\n",
    "            separator = \"/\"\n",
    "        else:\n",
    "            return step_name\n",
    "\n",
    "        path_parts = self.filename.rsplit(separator, 1)\n",
    "        #print(path_parts)\n",
    "        \n",
    "        return f\"{path_parts[0]}{separator}preview_{step_name}_{path_parts[1]}\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "id": "805a4935-d27d-40d2-ba84-02a9b02f24b9",
   "metadata": {},
   "outputs": [],
   "source": [
    "def make_dim_adjusted_pdf(file_path, filename=\"benchmarking_report.pdf\"):\n",
    "    test_results = parse_simulation_output(file_path)\n",
    "\n",
    "    passed = 0\n",
    "    failed = 0\n",
    "    all_tests = []\n",
    "    input_keys = []\n",
    "    output_keys = []\n",
    "\n",
    "    for i, (inputs, outputs, expected) in enumerate(test_results):\n",
    "        if not input_keys:\n",
    "            input_keys = list(inputs.keys())\n",
    "        if not output_keys:\n",
    "            output_keys = list(outputs.keys())\n",
    "\n",
    "        #print(input_keys, inputs, output_keys, outputs, expected)\n",
    "\n",
    "        row = [i]\n",
    "        for key in input_keys:\n",
    "            val = inputs.get(key, 'N/A')\n",
    "            if 'b' in val:\n",
    "                val = val.split('b')[1]\n",
    "            row.append(f\"{val} (bin) / {int(val, 2)} (dec)\")\n",
    "            #row.append(inputs[key])\n",
    "            \n",
    "        for key in output_keys:\n",
    "            #print(key, outputs[key], expected[key])\n",
    "            actual_val = int(outputs[key], 2)\n",
    "            expected_val = int(expected[key])\n",
    "            status = \"Passed\" if actual_val == expected_val else \"Failed\"\n",
    "            row.append(f\"{outputs.get(key, 'N/A')} (bin) / {actual_val} (dec)\")\n",
    "            row.append(f\"{expected.get(key, 'N/A')} (dec)\")\n",
    "            \n",
    "        row.append(status)\n",
    "        #print(row)\n",
    "        #time.sleep(5)\n",
    "        \n",
    "        all_tests.append(row)\n",
    "        \n",
    "        table_header = [\"Test Case\"] + [f\"Input {k}\" for k in input_keys]\n",
    "        for k in output_keys:\n",
    "            table_header.append(f\"Output {k} (Actual)\")\n",
    "            table_header.append(f\"Expected {k}\")\n",
    "\n",
    "        table_data = [table_header + [\"Status\"]]\n",
    "\n",
    "        table_data.extend(all_tests)\n",
    "\n",
    "    pdf_report = PDFReportGenerator(filename, table_data=table_data)\n",
    "    return pdf_report"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "id": "fa837d36-4ccd-4f84-b456-86367b183bb5",
   "metadata": {},
   "outputs": [],
   "source": [
    "def find_largest_parameter_file(pattern, folder):\n",
    "    regex_pattern = pattern.replace(\"{}\", r\"(\\d+)\")\n",
    "    largest_param = -1\n",
    "    largest_file = None\n",
    "    \n",
    "    for file_name in os.listdir(folder):\n",
    "        match = re.match(regex_pattern, file_name)\n",
    "        if match:\n",
    "            param = int(match.group(1))\n",
    "            if param > largest_param:\n",
    "                largest_param = param\n",
    "                largest_file = os.path.join(folder, file_name)\n",
    "    \n",
    "    return largest_file"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "id": "214c3b42-78c8-4a54-a2f5-3477fccf3bb9",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\n# Assume text files are named in a pattern like \"table_data_1.txt\", \"table_data_2.txt\", etc.\\n#file_pattern = \"generated/ripple_carry_adder/ripple_carry_adder_N{}_simulation_output.txt\"\\nfile_pattern = \"ripple_carry_adder_N{}_simulation_output.txt\"\\nfolder = \"generated/ripple_carry_adder\"\\n\\n# Find the file with the largest parameter value\\nlargest_file_path = find_largest_parameter_file(file_pattern, folder)\\nprint(largest_file_path)\\n\\n#for i in range(1, 9): \\n    #file_path = file_pattern.format(i)\\npdf_report = make_dim_adjusted_pdf(largest_file_path)\\n\\n# Add the table to the report\\npdf_report.add_title_page(\"Benchmarking Report for Ripple Carry Adder\")\\n#pdf_report.add_table(table_data)\\n\\n# Save and preview the report\\npdf_report.save()\\nwebbrowser.open(os.path.join(os.getcwd(), pdf_report.filename))\\n'"
      ]
     },
     "execution_count": 23,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "\"\"\"\n",
    "# Assume text files are named in a pattern like \"table_data_1.txt\", \"table_data_2.txt\", etc.\n",
    "#file_pattern = \"generated/ripple_carry_adder/ripple_carry_adder_N{}_simulation_output.txt\"\n",
    "file_pattern = \"ripple_carry_adder_N{}_simulation_output.txt\"\n",
    "folder = \"generated/ripple_carry_adder\"\n",
    "\n",
    "# Find the file with the largest parameter value\n",
    "largest_file_path = find_largest_parameter_file(file_pattern, folder)\n",
    "print(largest_file_path)\n",
    "\n",
    "#for i in range(1, 9): \n",
    "    #file_path = file_pattern.format(i)\n",
    "pdf_report = make_dim_adjusted_pdf(largest_file_path)\n",
    "\n",
    "# Add the table to the report\n",
    "pdf_report.add_title_page(\"Benchmarking Report for Ripple Carry Adder\")\n",
    "#pdf_report.add_table(table_data)\n",
    "\n",
    "# Save and preview the report\n",
    "pdf_report.save()\n",
    "webbrowser.open(os.path.join(os.getcwd(), pdf_report.filename))\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "55da3d03-6763-4f5a-8d3c-580505d28462",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[{'cout': 1, 'sum': 0},\n",
      " {'cout': 1, 'sum': 0},\n",
      " {'cout': 0, 'sum': 1},\n",
      " {'cout': 0, 'sum': 1},\n",
      " {'cout': 0, 'sum': 0},\n",
      " {'cout': 0, 'sum': 1},\n",
      " {'cout': 1, 'sum': 0},\n",
      " {'cout': 1, 'sum': 1}]\n"
     ]
    }
   ],
   "source": [
    "def get_expected_values(component_name, param=\"\"):\n",
    "    component_dir = find_component_directory(component_name)\n",
    "\n",
    "    if not component_dir:\n",
    "        raise FileNotFoundError(f\"Component directory for {component_details['component_name']} not found.\")\n",
    "\n",
    "    fn = f'{component_name}_details_'\n",
    "    if param != \"\":\n",
    "        fn += param\n",
    "        \n",
    "    details_filename = os.path.join(component_dir, f'{fn}.json')\n",
    "    \n",
    "    component_details = json.load(open(details_filename))\n",
    "\n",
    "    #print(component_details)\n",
    "\n",
    "    if 'expected' in component_details:\n",
    "        return component_details['expected']\n",
    "    else:\n",
    "        print(\"Expected values not present.\")\n",
    "        return\n",
    "\n",
    "expected_values = get_expected_values(\"full_adder\")\n",
    "pprint(expected_values)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "id": "51f6d262-1cf6-4edf-ae4d-07d234af6102",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\"a = 1'b1; b = 1'b1; cin = 1'b0;\",\n",
      " \"a = 1'b1; b = 1'b0; cin = 1'b1;\",\n",
      " \"a = 1'b0; b = 1'b1; cin = 1'b0;\",\n",
      " \"a = 1'b1; b = 1'b0; cin = 1'b0;\",\n",
      " \"a = 1'b0; b = 1'b0; cin = 1'b0;\",\n",
      " \"a = 1'b0; b = 1'b0; cin = 1'b1;\",\n",
      " \"a = 1'b0; b = 1'b1; cin = 1'b1;\",\n",
      " \"a = 1'b1; b = 1'b1; cin = 1'b1;\"]\n"
     ]
    }
   ],
   "source": [
    "def get_stimuli(component_name, param=\"\"):\n",
    "    component_dir = find_component_directory(component_name)\n",
    "\n",
    "    if not component_dir:\n",
    "        raise FileNotFoundError(f\"Component directory for {component_details['component_name']} not found.\")\n",
    "\n",
    "    fn = f'{component_name}_details_'\n",
    "    if param != \"\":\n",
    "        fn += param\n",
    "        \n",
    "    details_filename = os.path.join(component_dir, f'{fn}.json')\n",
    "    \n",
    "    component_details = json.load(open(details_filename))\n",
    "\n",
    "    #print(component_details)\n",
    "\n",
    "    if 'stimuli' in component_details:\n",
    "        return component_details['stimuli']\n",
    "    else:\n",
    "        print(\"Stimuli not present.\")\n",
    "        return\n",
    "\n",
    "stimuli = get_stimuli(\"full_adder\")\n",
    "pprint(stimuli)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 124,
   "id": "7f233925-64df-476e-96b1-368155a4a9ef",
   "metadata": {},
   "outputs": [],
   "source": [
    "def parse_simulation_output(simulation_output_file, valid_names=[]):\n",
    "    with open(simulation_output_file, 'r') as f:\n",
    "        lines = f.readlines()\n",
    "\n",
    "    test_results = []\n",
    "\n",
    "    for line in lines:\n",
    "        if \"Test\" in line:\n",
    "            parts = line.strip().split('|')\n",
    "            if len(parts) < 3:\n",
    "                continue\n",
    "\n",
    "            #print(len(parts), parts)\n",
    "                \n",
    "            inputs = parts[0].split(':')[2].strip()\n",
    "            outputs = parts[1].split(':')[1].strip()\n",
    "            expected_part = parts[2].split(':')[1]#.replace(\" \", \"\")\n",
    "\n",
    "            #print(\"I:\", inputs, \"O:\", outputs, \"E:\", expected_part)\n",
    "\n",
    "            inputs = {kv.split('=')[0].strip(): kv.split('=')[1].strip() for kv in inputs.split('; ')}\n",
    "            outputs = {kv.split('=')[0].strip(): kv.split('=')[1].strip() for kv in outputs.split()}\n",
    "\n",
    "            for k,v in outputs.items():\n",
    "                if ',' in v:\n",
    "                    outputs[k] = v[:-1]\n",
    "\n",
    "            #print(outputs)\n",
    "\n",
    "            expected = {}\n",
    "            for output_key in outputs.keys():\n",
    "                if not output_key in valid_names:\n",
    "                    parts = expected_part.split(output_key + '=')\n",
    "                    #print(parts)#, parts[1].split()[0])\n",
    "                    #time.sleep(2)\n",
    "                    expected_value = parts[1].split()[0]\n",
    "                    expected[output_key] = expected_value\n",
    "\n",
    "            for k,v in expected.items():\n",
    "                if ',' in v:\n",
    "                    expected[k] = v[:-1]\n",
    "\n",
    "            k = list(inputs.keys())[-1]\n",
    "            v = inputs[k]\n",
    "            if ';' in v:\n",
    "                inputs[k] = v[:-1]\n",
    "\n",
    "            test_results.append((inputs, outputs, expected))\n",
    "    \n",
    "    return test_results\n",
    "\n",
    "#results = parse_simulation_output(\"generated/ripple_carry_adder/ripple_carry_adder_N1_simulation_output.txt\")\n",
    "#pprint(results)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 127,
   "id": "3211b275-8c59-4c14-8f4b-d43d95869e01",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\npdf_report = PDFReportGenerator(\"test_report.pdf\")\\npdf_report.add_title_page(\"Scoring Test\")\\nrule = AdderRule()\\ntb_summary = {}\\ntb_summary[\\'full_adder\\'] = []\\nsummary_template = TestbenchSummaryTemplate(pdf_report)\\nnum_tests = score_testbench(\"full_adder\", pdf_report=pdf_report, rule=rule, summary_data=(tb_summary, \"full_adder\"))\\nprint(\"Num tests:\", num_tests)\\npdf_report.set_summary_template(summary_template)\\npdf_report.set_summary_data(tb_summary)\\npdf_report.save()\\nwebbrowser.open(os.path.join(os.getcwd(), pdf_report.filename))\\n'"
      ]
     },
     "execution_count": 127,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "def score_testbench(component_name, base_dir=\"generated\", filename=None, pdf_report=None, console_output=True, \n",
    "                    rule=None, summary_data=None, max_tests=10, component_details=None,\n",
    "                   valid_names=[]):\n",
    "    num_tests = 0\n",
    "    try:\n",
    "        component_dir = find_component_directory(component_name, base_dir)\n",
    "        if not component_dir:\n",
    "            raise FileNotFoundError(f\"Component directory for {component_name} not found.\")\n",
    "            \n",
    "        if filename is None:\n",
    "            simulation_output_file = os.path.join(component_dir, 'simulation_output.txt')\n",
    "        else:\n",
    "            simulation_output_file = filename\n",
    "\n",
    "        test_results = parse_simulation_output(simulation_output_file, valid_names=valid_names)\n",
    "        num_tests = len(test_results)\n",
    "        #print(simulation_output_file, test_results)\n",
    "\n",
    "        passed = 0\n",
    "        failed = 0\n",
    "        all_tests = []\n",
    "        input_keys = []\n",
    "        output_keys = []\n",
    "        t_sum_data = []\n",
    "\n",
    "        out_signs = {}\n",
    "        in_signs = {}\n",
    "\n",
    "        if component_details:\n",
    "            for o in component_details['outputs']:\n",
    "                k = o[-1]\n",
    "                sign = o[2]\n",
    "                bit_width = o[3]\n",
    "                out_signs[k] = (sign, bit_width)\n",
    "\n",
    "            for i in component_details['inputs']:\n",
    "                k = i[-1]\n",
    "                sign = i[2]\n",
    "                bit_width = i[3]\n",
    "                in_signs[k] = (sign, bit_width)\n",
    "\n",
    "        #print(out_signs, in_signs)\n",
    "\n",
    "        for i, (inputs, outputs, expected) in enumerate(test_results):\n",
    "            test_summary = {}\n",
    "            test_summary[\"test_case\"] = i\n",
    "            test_summary[\"inputs\"] = inputs\n",
    "\n",
    "            #print(test_summary)\n",
    "            \n",
    "            if not input_keys:\n",
    "                input_keys = list(inputs.keys())\n",
    "            if not output_keys:\n",
    "                output_keys = list(outputs.keys())\n",
    "\n",
    "            test_outputs = {}\n",
    "            test_expected = {}\n",
    "\n",
    "            for k,v in outputs.items():\n",
    "                if out_signs:\n",
    "                    #print(k)\n",
    "                    if k in out_signs:\n",
    "                        #print(out_signs[k][0])\n",
    "                        if out_signs[k][0] == 'signed':\n",
    "                            bit_width = out_signs[k][1]\n",
    "                            # Signed conversion (two's complement)\n",
    "                            bit_width_value = int(bit_width.split(':')[0]) + 1  # Get bit width value\n",
    "                            int_value = int(v, 2)\n",
    "                            \n",
    "                            # If MSB is 1, it's a negative number in two's complement\n",
    "                            if v[0] == '1':\n",
    "                                int_value -= (1 << bit_width_value)\n",
    "                            \n",
    "                            test_outputs[k] = int_value\n",
    "                        else:\n",
    "                            test_outputs[k] = int(v, 2)\n",
    "                            \n",
    "                else:\n",
    "                    test_outputs[k] = int(v, 2)\n",
    "                if not k in valid_names:\n",
    "                    test_expected[k] = int(expected[k])\n",
    "                else:\n",
    "                    test_expected[k] = test_outputs[k]\n",
    "\n",
    "            test_summary[\"actual\"] = test_outputs\n",
    "            test_summary[\"expected\"] = test_expected\n",
    "\n",
    "            #print(input_keys, inputs, output_keys, outputs, expected)\n",
    "            #time.sleep(5)\n",
    "\n",
    "            row = [i]\n",
    "            for key in input_keys:\n",
    "                val = inputs.get(key, 'N/A')\n",
    "                if 'b' in val:\n",
    "                    val = val.split('b')[1]\n",
    "                    \n",
    "                dec = int(val, 2)\n",
    "                if in_signs:\n",
    "                    if key in in_signs:\n",
    "                        if in_signs[key][0] == 'signed':\n",
    "                            bit_width = in_signs[key][1]\n",
    "                            # Signed conversion (two's complement)\n",
    "                            bit_width_value = int(bit_width.split(':')[0]) + 1  # Get bit width value\n",
    "                            int_value = int(val, 2)\n",
    "                            \n",
    "                            # If MSB is 1, it's a negative number in two's complement\n",
    "                            if val[0] == '1':\n",
    "                                int_value -= (1 << bit_width_value)\n",
    "\n",
    "                            dec = int_value\n",
    "                            \n",
    "                row.append(f\"{val} (bin) / {dec} (dec)\")\n",
    "                #row.append(inputs[key])\n",
    "\n",
    "            status = \"Passed\"\n",
    "            for key in output_keys:\n",
    "                #print(key, outputs[key], expected[key])\n",
    "                actual_val = int(outputs[key], 2)\n",
    "                if out_signs:\n",
    "                    if key in out_signs:\n",
    "                        if out_signs[key][0] == 'signed':\n",
    "                            bit_width = out_signs[key][1]\n",
    "                            # Signed conversion (two's complement)\n",
    "                            bit_width_value = int(bit_width.split(':')[0]) + 1  # Get bit width value\n",
    "                            int_value = int(outputs[key], 2)\n",
    "                            \n",
    "                            # If MSB is 1, it's a negative number in two's complement\n",
    "                            if outputs[key][0] == '1':\n",
    "                                int_value -= (1 << bit_width_value)\n",
    "\n",
    "                            actual_val = int_value\n",
    "                \n",
    "                if not key in valid_names:\n",
    "                    expected_val = int(expected[key])\n",
    "                    \"\"\"\n",
    "                    if out_signs:\n",
    "                        if key in out_signs:\n",
    "                            if out_signs[key][0] == 'signed':\n",
    "                                bit_width = out_signs[key][1]\n",
    "                                # Signed conversion (two's complement)\n",
    "                                bit_width_value = int(bit_width.split(':')[0]) + 1  # Get bit width value\n",
    "                                int_value = int(expected[key], 2)\n",
    "                                \n",
    "                                # If MSB is 1, it's a negative number in two's complement\n",
    "                                if v[0] == '1':\n",
    "                                    int_value -= (1 << bit_width_value)\n",
    "    \n",
    "                                expected_val = int_value\n",
    "                    \"\"\"\n",
    "                else:\n",
    "                    expected_val = actual_val\n",
    "\n",
    "                #print(key, actual_val, outputs.get(key, 'N/A'), expected_val, expected.get(key, 'N/A'))\n",
    "                #time.sleep(1)\n",
    "\n",
    "                if actual_val != expected_val:\n",
    "                    status = \"Failed\"\n",
    "                    \n",
    "                row.append(f\"{outputs.get(key, 'N/A')} (bin) / {actual_val} (dec)\")\n",
    "                row.append(f\"{expected.get(key, 'N/A')} (dec)\")\n",
    "                \n",
    "            row.append(status)\n",
    "            \n",
    "            #print(row)\n",
    "            #time.sleep(5)\n",
    "            \n",
    "            all_tests.append(row)\n",
    "            if status == \"Passed\":\n",
    "                passed += 1\n",
    "            else:\n",
    "                failed += 1\n",
    "\n",
    "            t_sum_data.append(test_summary)\n",
    "\n",
    "        total_tests = passed + failed\n",
    "\n",
    "        # Randomly select tests to display\n",
    "        random.shuffle(all_tests)\n",
    "        displayed_tests = []\n",
    "\n",
    "        num_failures_to_display = min(max_tests * 8 // 10, failed)\n",
    "        num_passes_to_display = max_tests - num_failures_to_display\n",
    "\n",
    "        failures = [test for test in all_tests if test[-1] == \"Failed\"]\n",
    "        passes = [test for test in all_tests if test[-1] == \"Passed\"]\n",
    "\n",
    "        displayed_tests.extend(failures[:num_failures_to_display])\n",
    "        displayed_tests.extend(passes[:num_passes_to_display])\n",
    "\n",
    "        if console_output:\n",
    "            print(f\"Scoring for {component_name}\")\n",
    "            print(f\"Total tests: {total_tests}\")\n",
    "            print(f\"Passed tests: {passed}\")\n",
    "            print(f\"Failed tests: {failed}\")\n",
    "            #pprint(all_tests)\n",
    "            for test in displayed_tests:\n",
    "                test_inputs = ', '.join([f\"{input_keys[i]}={test[i + 1]}\" for i in range(len(input_keys))])\n",
    "                test_outputs = ', '.join([f\"{output_keys[i]} (Actual)={test[len(input_keys) + 1 + 2 * i]}\" for i in range(len(output_keys))])\n",
    "                test_expected = ', '.join([f\"{output_keys[i]} (Expected)={test[len(input_keys) + 2 + 2 * i]}\" for i in range(len(output_keys))])\n",
    "                print(f\"Test {test[0]}: Inputs: {test_inputs} | Outputs: {test_outputs} | Expected: {test_expected} | Status: {test[-1]}\")\n",
    "\n",
    "            print()\n",
    "                \n",
    "        if pdf_report:\n",
    "            #pdf_report.add_title_page(f\"Scoring Report for {component_name}\")\n",
    "            #pdf_report.add_heading(f\"Scoring for {component_name}\", level=2)\n",
    "            pdf_report.add_paragraph(f\"Total tests: {total_tests}\")\n",
    "            pdf_report.add_paragraph(f\"Passed tests: {passed}\")\n",
    "            pdf_report.add_paragraph(f\"Failed tests: {failed}\")\n",
    "            pdf_report.add_element(Spacer(1, 10))\n",
    "\n",
    "            table_header = [\"Test Case\"] + [f\"Input {k}\" for k in input_keys]\n",
    "            for k in output_keys:\n",
    "                table_header.append(f\"Output {k} (Actual)\")\n",
    "                table_header.append(f\"Expected {k}\")\n",
    "\n",
    "            table_data = [table_header + [\"Status\"]]\n",
    "\n",
    "            #table_data = [[\"Test Case\"] + [f\"Input {k}\" for k in input_keys] + [f\"Output {k} (Actual)\" for k in output_keys] + [f\"Expected {k}\" for k in output_keys] + [\"Status\"]]\n",
    "            table_data.extend(displayed_tests)\n",
    "            pdf_report.add_table(table_data)\n",
    "\n",
    "            #fn = pdf_report.preview(\"score_table.pdf\")\n",
    "            #webbrowser.open(os.path.join(os.getcwd(), fn))\n",
    "            #time.sleep(1)\n",
    "\n",
    "            if rule:\n",
    "                rule_template = RuleTemplate(pdf_report)\n",
    "                rule_template.generate_page(rule)\n",
    "                pdf_report.elements.extend(rule_template.elements)\n",
    "\n",
    "            #fn = pdf_report.preview(\"score_rule.pdf\")\n",
    "            #webbrowser.open(os.path.join(os.getcwd(), fn))\n",
    "            #time.sleep(1)\n",
    "\n",
    "            if summary_data:\n",
    "                data = summary_data[0]\n",
    "                key = summary_data[1]\n",
    "                #print(t_sum_data)\n",
    "                #time.sleep(5)\n",
    "                data[key] = t_sum_data\n",
    "\n",
    "            \n",
    "\n",
    "    except Exception as e:\n",
    "        raise e\n",
    "        if pdf_report:\n",
    "            pdf_report.add_paragraph(f\"Error occurred while scoring testbench: {str(e)}\")\n",
    "\n",
    "    return num_tests\n",
    "\n",
    "\"\"\"\n",
    "pdf_report = PDFReportGenerator(\"test_report.pdf\")\n",
    "pdf_report.add_title_page(\"Scoring Test\")\n",
    "rule = AdderRule()\n",
    "tb_summary = {}\n",
    "tb_summary['full_adder'] = []\n",
    "summary_template = TestbenchSummaryTemplate(pdf_report)\n",
    "num_tests = score_testbench(\"full_adder\", pdf_report=pdf_report, rule=rule, summary_data=(tb_summary, \"full_adder\"))\n",
    "print(\"Num tests:\", num_tests)\n",
    "pdf_report.set_summary_template(summary_template)\n",
    "pdf_report.set_summary_data(tb_summary)\n",
    "pdf_report.save()\n",
    "webbrowser.open(os.path.join(os.getcwd(), pdf_report.filename))\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 77,
   "id": "fc76ccc7-cb3e-41f3-80d9-f079d128877b",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\npdf_report = PDFReportGenerator(\"generated/benchmarking_report.pdf\")\\npdf_report.add_title_page(\"Benchmarking Report for Ripple Carry Adder\")\\n\\ndata = {}\\n\\n# Parameter N=1\\npdf_report.add_heading(\"Parameter N=1\", level=2)\\npdf_report.add_paragraph(\"Simulation completed. Results saved to generated/ripple_carry_adder/ripple_carry_adder_N1_simulation_output.txt\")\\npdf_report.add_table([[\"Test Case\", \"Expected\", \"Actual\"], [\"a=1, b=1, cin=0\", \"sum=0, cout=1\", \"sum=0, cout=1\"]])\\ndata[\"ripple_carry_adder\"] = [\\n    {\"test_case\": 0, \"inputs\": {\"a\": \"1\", \"b\": \"1\", \"cin\": \"0\"}, \"expected\": {\"sum\": \"0\", \"cout\": \"1\"}, \"actual\": {\"sum\": \"0\", \"cout\": \"1\"}}\\n]\\n\\n# Parameter N=2\\npdf_report.add_heading(\"Parameter N=2\", level=2)\\npdf_report.add_paragraph(\"Simulation completed. Results saved to generated/ripple_carry_adder/ripple_carry_adder_N2_simulation_output.txt\")\\npdf_report.add_table([[\"Test Case\", \"Expected\", \"Actual\"], [\"a=0, b=1, cin=1\", \"sum=0, cout=1\", \"sum=1, cout=0\"]])\\ndata[\"ripple_carry_adder\"].append(\\n    {\"test_case\": 1, \"inputs\": {\"a\": \"0\", \"b\": \"1\", \"cin\": \"1\"}, \"expected\": {\"sum\": \"0\", \"cout\": \"1\"}, \"actual\": {\"sum\": \"1\", \"cout\": \"0\"}}\\n)\\n\\nfn = pdf_report.preview(\"initial\")\\nwebbrowser.open(os.path.join(os.getcwd(), fn))\\n\\n# Submodule Test Results\\npdf_report.add_heading(\"Submodule: Full Adder\", level=2)\\npdf_report.add_paragraph(\"This section contains the test results for the Full Adder submodule.\")\\npdf_report.add_heading(\"Parameter N=1\", level=3)\\npdf_report.add_paragraph(\"Simulation completed. Results saved to generated/full_adder/full_adder_N1_simulation_output.txt\")\\npdf_report.add_table([[\"Test Case\", \"Expected\", \"Actual\"], [\"a=1, b=0, cin=0\", \"sum=1, cout=0\", \"sum=1, cout=0\"]])\\ndata[\"full_adder\"] = [\\n    {\"test_case\": 0, \"inputs\": {\"a\": \"1\", \"b\": \"0\", \"cin\": \"0\"}, \"expected\": {\"sum\": \"1\", \"cout\": \"0\"}, \"actual\": {\"sum\": \"1\", \"cout\": \"0\"}}\\n]\\n\\n# Submodule Test Results with Failing Tests\\npdf_report.add_heading(\"Submodule: Half Adder\", level=2)\\npdf_report.add_paragraph(\"This section contains the test results for the Half Adder submodule.\")\\npdf_report.add_heading(\"Parameter N=1\", level=3)\\npdf_report.add_paragraph(\"Simulation completed. Results saved to generated/half_adder/half_adder_N1_simulation_output.txt\")\\npdf_report.add_table([[\"Test Case\", \"Expected\", \"Actual\"], [\"a=1, b=1\", \"sum=0, cout=1\", \"sum=1, cout=0\"]])\\npdf_report.add_paragraph(\"Failed test cases:\")\\npdf_report.add_paragraph(\"Test 1: Expected: [sum=0, cout=1], Actual: [sum=1, cout=0]\")\\ndata[\"half_adder\"] = [\\n    {\"test_case\": 0, \"inputs\": {\"a\": \"1\", \"b\": \"1\"}, \"expected\": {\"sum\": \"0\", \"cout\": \"1\"}, \"actual\": {\"sum\": \"1\", \"cout\": \"0\"}}\\n]\\n\\nfn = pdf_report.preview(\"initial\")\\nwebbrowser.open(os.path.join(os.getcwd(), fn))\\n\\n# Generate testbench summary and logs\\ncomponent = \"full_adder\"\\nscore_testbench(component, pdf_report=pdf_report)\\n\\npdf_report.set_summary_data(data)\\nprint(pdf_report.summary_data)\\n\\n# Adding the summary and log templates\\nsummary_template = TestbenchSummaryTemplate(pdf_report)\\npdf_report.set_summary_template(summary_template)\\n\\nfn = pdf_report.preview(\"initial\")\\nwebbrowser.open(os.path.join(os.getcwd(), fn))\\n\\n# Adding sample logs\\nlogs = [\\n    \"Simulation started for component full_adder\",\\n    \"Simulation completed successfully for component full_adder\",\\n    \"All tests passed for component full_adder\",\\n    \"Error: Simulation failed for component half_adder\",\\n]\\nlogs_template = LogsTemplate(pdf_report)\\nlogs_template.generate_page(logs)\\npdf_report.elements.extend(logs_template.elements)\\n\\nfn = pdf_report.preview(\"initial\")\\nwebbrowser.open(os.path.join(os.getcwd(), fn))\\n\\n# Final save and open the report\\npdf_report.save()\\nwebbrowser.open(os.path.join(os.getcwd(), pdf_report.filename))\\n'"
      ]
     },
     "execution_count": 77,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "\"\"\"\n",
    "pdf_report = PDFReportGenerator(\"generated/benchmarking_report.pdf\")\n",
    "pdf_report.add_title_page(\"Benchmarking Report for Ripple Carry Adder\")\n",
    "\n",
    "data = {}\n",
    "\n",
    "# Parameter N=1\n",
    "pdf_report.add_heading(\"Parameter N=1\", level=2)\n",
    "pdf_report.add_paragraph(\"Simulation completed. Results saved to generated/ripple_carry_adder/ripple_carry_adder_N1_simulation_output.txt\")\n",
    "pdf_report.add_table([[\"Test Case\", \"Expected\", \"Actual\"], [\"a=1, b=1, cin=0\", \"sum=0, cout=1\", \"sum=0, cout=1\"]])\n",
    "data[\"ripple_carry_adder\"] = [\n",
    "    {\"test_case\": 0, \"inputs\": {\"a\": \"1\", \"b\": \"1\", \"cin\": \"0\"}, \"expected\": {\"sum\": \"0\", \"cout\": \"1\"}, \"actual\": {\"sum\": \"0\", \"cout\": \"1\"}}\n",
    "]\n",
    "\n",
    "# Parameter N=2\n",
    "pdf_report.add_heading(\"Parameter N=2\", level=2)\n",
    "pdf_report.add_paragraph(\"Simulation completed. Results saved to generated/ripple_carry_adder/ripple_carry_adder_N2_simulation_output.txt\")\n",
    "pdf_report.add_table([[\"Test Case\", \"Expected\", \"Actual\"], [\"a=0, b=1, cin=1\", \"sum=0, cout=1\", \"sum=1, cout=0\"]])\n",
    "data[\"ripple_carry_adder\"].append(\n",
    "    {\"test_case\": 1, \"inputs\": {\"a\": \"0\", \"b\": \"1\", \"cin\": \"1\"}, \"expected\": {\"sum\": \"0\", \"cout\": \"1\"}, \"actual\": {\"sum\": \"1\", \"cout\": \"0\"}}\n",
    ")\n",
    "\n",
    "fn = pdf_report.preview(\"initial\")\n",
    "webbrowser.open(os.path.join(os.getcwd(), fn))\n",
    "\n",
    "# Submodule Test Results\n",
    "pdf_report.add_heading(\"Submodule: Full Adder\", level=2)\n",
    "pdf_report.add_paragraph(\"This section contains the test results for the Full Adder submodule.\")\n",
    "pdf_report.add_heading(\"Parameter N=1\", level=3)\n",
    "pdf_report.add_paragraph(\"Simulation completed. Results saved to generated/full_adder/full_adder_N1_simulation_output.txt\")\n",
    "pdf_report.add_table([[\"Test Case\", \"Expected\", \"Actual\"], [\"a=1, b=0, cin=0\", \"sum=1, cout=0\", \"sum=1, cout=0\"]])\n",
    "data[\"full_adder\"] = [\n",
    "    {\"test_case\": 0, \"inputs\": {\"a\": \"1\", \"b\": \"0\", \"cin\": \"0\"}, \"expected\": {\"sum\": \"1\", \"cout\": \"0\"}, \"actual\": {\"sum\": \"1\", \"cout\": \"0\"}}\n",
    "]\n",
    "\n",
    "# Submodule Test Results with Failing Tests\n",
    "pdf_report.add_heading(\"Submodule: Half Adder\", level=2)\n",
    "pdf_report.add_paragraph(\"This section contains the test results for the Half Adder submodule.\")\n",
    "pdf_report.add_heading(\"Parameter N=1\", level=3)\n",
    "pdf_report.add_paragraph(\"Simulation completed. Results saved to generated/half_adder/half_adder_N1_simulation_output.txt\")\n",
    "pdf_report.add_table([[\"Test Case\", \"Expected\", \"Actual\"], [\"a=1, b=1\", \"sum=0, cout=1\", \"sum=1, cout=0\"]])\n",
    "pdf_report.add_paragraph(\"Failed test cases:\")\n",
    "pdf_report.add_paragraph(\"Test 1: Expected: [sum=0, cout=1], Actual: [sum=1, cout=0]\")\n",
    "data[\"half_adder\"] = [\n",
    "    {\"test_case\": 0, \"inputs\": {\"a\": \"1\", \"b\": \"1\"}, \"expected\": {\"sum\": \"0\", \"cout\": \"1\"}, \"actual\": {\"sum\": \"1\", \"cout\": \"0\"}}\n",
    "]\n",
    "\n",
    "fn = pdf_report.preview(\"initial\")\n",
    "webbrowser.open(os.path.join(os.getcwd(), fn))\n",
    "\n",
    "# Generate testbench summary and logs\n",
    "component = \"full_adder\"\n",
    "score_testbench(component, pdf_report=pdf_report)\n",
    "\n",
    "pdf_report.set_summary_data(data)\n",
    "print(pdf_report.summary_data)\n",
    "\n",
    "# Adding the summary and log templates\n",
    "summary_template = TestbenchSummaryTemplate(pdf_report)\n",
    "pdf_report.set_summary_template(summary_template)\n",
    "\n",
    "fn = pdf_report.preview(\"initial\")\n",
    "webbrowser.open(os.path.join(os.getcwd(), fn))\n",
    "\n",
    "# Adding sample logs\n",
    "logs = [\n",
    "    \"Simulation started for component full_adder\",\n",
    "    \"Simulation completed successfully for component full_adder\",\n",
    "    \"All tests passed for component full_adder\",\n",
    "    \"Error: Simulation failed for component half_adder\",\n",
    "]\n",
    "logs_template = LogsTemplate(pdf_report)\n",
    "logs_template.generate_page(logs)\n",
    "pdf_report.elements.extend(logs_template.elements)\n",
    "\n",
    "fn = pdf_report.preview(\"initial\")\n",
    "webbrowser.open(os.path.join(os.getcwd(), fn))\n",
    "\n",
    "# Final save and open the report\n",
    "pdf_report.save()\n",
    "webbrowser.open(os.path.join(os.getcwd(), pdf_report.filename))\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b1bcb6cd-1a33-4fb8-9182-eb63d189886a",
   "metadata": {},
   "source": [
    "# Testbenching"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e5add755-5df7-487e-9cd6-26770f976d22",
   "metadata": {},
   "source": [
    "## Verilog_TB_Template"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 89,
   "id": "926fcdb1-335b-45c3-a0b1-cfb3794a01eb",
   "metadata": {},
   "outputs": [],
   "source": [
    "import jinja2\n",
    "\n",
    "# Parameter N used for bit width\n",
    "\n",
    "testbench_template = \"\"\"\n",
    "`timescale 1ns / 1ps\n",
    "\n",
    "module tb_{{ param_component_name }};\n",
    "\n",
    "    // Parameters\n",
    "    {% for param_name, param_value in param_comb %}\n",
    "    parameter {{param_name}} = {{param_value}};\n",
    "    {% endfor %}\n",
    "     \n",
    "    // Inputs\n",
    "    {% for signal_type, data_type, sign_type, bit_width, signal_name in inputs %}\n",
    "    reg {{ 'signed' if sign_type == 'signed' }} {% if bit_width != '1' %}[{{ bit_width }}]{% endif %} {{ signal_name }};\n",
    "    {% endfor %}\n",
    "    \n",
    "    // Outputs\n",
    "    {% for signal_type, data_type, sign_type, bit_width, signal_name in outputs %}\n",
    "    {{ data_type }} {{ 'signed' if sign_type == 'signed' }} {% if bit_width != '1' %}[{{ bit_width }}]{% endif %} {{ signal_name }};\n",
    "    {% endfor %}\n",
    "    \n",
    "    // Instantiate the Unit Under Test (UUT)\n",
    "    {{ component_name }} {% if param_comb|length > 0 %} #( {% for param_name, _ in param_comb %}{{ param_name }}{% if not loop.last %},{% endif %}{% endfor %} ){% endif %} uut (\n",
    "        {% for signal_type, data_type, sign_type, bit_width, signal_name in inputs %}\n",
    "        .{{ signal_name }}({{ signal_name }}),\n",
    "        {% endfor %}\n",
    "        {% for signal_type, data_type, sign_type, bit_width, signal_name in outputs %}\n",
    "        .{{ signal_name }}({{ signal_name }}){% if not loop.last %},{% endif %}\n",
    "        {% endfor %}\n",
    "    );\n",
    "\n",
    "    // Clock generation \n",
    "    {% if clock_blocks %}\n",
    "    {{ clock_blocks }}\n",
    "    {% endif %}\n",
    "\n",
    "    {% if reset_blocks %}\n",
    "    {{ reset_blocks }}\n",
    "    {% endif %}\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize Inputs\n",
    "        {% for signal_type, data_type, sign_type, bit_width, signal_name in inputs %}\n",
    "        {{ signal_name }} = 0;\n",
    "        {% endfor %}\n",
    "    \n",
    "        // Wait for global reset\n",
    "        #100;\n",
    "    \n",
    "        // Stimuli\n",
    "        {% for i in range(stimuli|length) %}\n",
    "        #10 {{ stimuli[i] }} // Expected: {{ expected[i] }}\n",
    "        {% if start_present[0] %}\n",
    "        start = 1'b1;\n",
    "        #10 start = 1'b0;\n",
    "        {% endif %}\n",
    "        {% if valid_present[0] %}\n",
    "        wait(valid);\n",
    "        {% else %}\n",
    "        #{{ operation_delay }};\n",
    "        {% endif %}\n",
    "        {% if rule_delay %}\n",
    "        {{ rule_delay }}\n",
    "        {% endif %}\n",
    "        $display(\"Test %0d: Inputs: {{ stimuli[i] }} | Outputs: {% for signal_type, data_type, sign_type, bit_width, signal_name in outputs %}{{ signal_name }}=%b{% if not loop.last %}, {% endif %}{% endfor %} | Expected: {% for signal_name in expected[i].keys() %}{{ signal_name }}=%d{% if not loop.last %}, {% endif %}{% endfor %}\",\n",
    "                 {{ i }},\n",
    "                 {% for signal_name in outputs %}\n",
    "                 {{ signal_name[4] }}{% if not loop.last %}, {% endif %}\n",
    "                 {% endfor %}, \n",
    "                 {% for signal_name in expected[i].keys() %}\n",
    "                 {{ expected[i][signal_name] }}{% if not loop.last %}, {% endif %}\n",
    "                 {% endfor %}\n",
    "        );\n",
    "        $timeformat(-9, 1, \" ns\", 6);\n",
    "        $display(\"Simulation time: %t\", $time);\n",
    "        {% endfor %}\n",
    "        $finish;\n",
    "    end\n",
    "  \n",
    "endmodule\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "markdown",
   "id": "50da8d1a-93bb-468d-ac44-3ce90c67c838",
   "metadata": {},
   "source": [
    "## UVM_TB_Template"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f00722bd-06d1-4312-ade7-e3327f04db1f",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "id": "2bfa4709-bbb0-4dff-83bb-2b02e5a3fc6a",
   "metadata": {},
   "source": [
    "## Rules"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 348,
   "id": "29b700e5-05b5-4611-8464-2d30ec30cd09",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Input range for 7:0 signed: range(-128, 128)\n"
     ]
    }
   ],
   "source": [
    "def determine_input_ranges(bit_width, sign_type):\n",
    "    if bit_width is None or bit_width == '1':\n",
    "        width = 1\n",
    "\n",
    "    if ':' in bit_width:\n",
    "        high, low = map(int, bit_width.split(':'))\n",
    "        width = high - low + 1\n",
    "    else:\n",
    "        width = int(bit_width)\n",
    "\n",
    "    if sign_type == 'signed':\n",
    "        return range(-(2**(width-1)), 2**(width-1))\n",
    "    else:\n",
    "        if width > 16:\n",
    "            width = 16\n",
    "        return range(0, 2**width)\n",
    "\n",
    "# Example usage\n",
    "bit_width = \"7:0\"\n",
    "sign_type = \"signed\"\n",
    "input_range = determine_input_ranges(bit_width, sign_type)\n",
    "print(f\"Input range for {bit_width} {sign_type}: {input_range}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 349,
   "id": "f5aa97b1-dab2-4f4e-bd9e-d8905a0162de",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "All test cases passed.\n"
     ]
    }
   ],
   "source": [
    "def to_binary_string(value, bit_width, sign):\n",
    "    \"\"\"\n",
    "    Convert a value to its binary string representation, considering signed or unsigned format.\n",
    "    \n",
    "    Args:\n",
    "    value (int): The value to convert.\n",
    "    bit_width (int): The bit width for the binary representation.\n",
    "    sign (str): The sign type, either \"signed\" or \"unsigned\".\n",
    "    \n",
    "    Returns:\n",
    "    str: The binary string representation of the value.\n",
    "    \"\"\"\n",
    "    if sign == \"signed\":\n",
    "        # Handle signed conversion\n",
    "        if value < 0:\n",
    "            value = (1 << bit_width) + value  # Two's complement for negative numbers\n",
    "        binary_str = f\"{value:0{bit_width}b}\"\n",
    "        msb = binary_str[0]\n",
    "        padding_char = msb\n",
    "    else:\n",
    "        # Handle unsigned conversion\n",
    "        binary_str = f\"{value:0{bit_width}b}\"\n",
    "        padding_char = '0'\n",
    "    \n",
    "    # Ensure the string is always of length bit_width\n",
    "    if len(binary_str) < bit_width:\n",
    "        binary_str = padding_char * (bit_width - len(binary_str)) + binary_str\n",
    "\n",
    "    return binary_str\n",
    "\n",
    "test_cases = [\n",
    "    # Unsigned cases\n",
    "    (0, 4, \"unsigned\", \"0000\"),\n",
    "    (1, 4, \"unsigned\", \"0001\"),\n",
    "    (15, 4, \"unsigned\", \"1111\"),\n",
    "    (2, 8, \"unsigned\", \"00000010\"),\n",
    "    # Signed cases\n",
    "    (0, 4, \"signed\", \"0000\"),\n",
    "    (1, 4, \"signed\", \"0001\"),\n",
    "    (-1, 4, \"signed\", \"1111\"),\n",
    "    (-2, 4, \"signed\", \"1110\"),\n",
    "    (7, 4, \"signed\", \"0111\"),\n",
    "    (-8, 4, \"signed\", \"1000\"),\n",
    "    (127, 8, \"signed\", \"01111111\"),\n",
    "    (-128, 8, \"signed\", \"10000000\"),\n",
    "]\n",
    "\n",
    "for value, bit_width, sign, expected in test_cases:\n",
    "    result = to_binary_string(value, bit_width, sign)\n",
    "    assert result == expected, f\"Failed for value: {value}, bit_width: {bit_width}, sign: {sign}. Expected: {expected}, Got: {result}\"\n",
    "\n",
    "print(\"All test cases passed.\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 350,
   "id": "9bb1a3dd-4eeb-4876-81a1-561cf61c7e61",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Rule:\n",
    "    def __init__(self, input_vars, output_vars, name, pattern, bit_width=8):\n",
    "        self.input_vars = input_vars\n",
    "        self.output_vars = output_vars\n",
    "        self.name = name\n",
    "        self.pattern = pattern\n",
    "        self.bit_width = bit_width\n",
    "\n",
    "    def set_bit_width(self, bit_width):\n",
    "        self.bit_width = bit_width\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        raise NotImplementedError(\"This method should be implemented by subclasses\")\n",
    "\n",
    "    def matches(self, filename):\n",
    "        return self.pattern.matches(filename)\n",
    "\n",
    "    def __str__(self):\n",
    "        generate_expected_code = inspect.getsource(self.generate_expected)\n",
    "        return generate_expected_code\n",
    "        #return f\"Rule Name: {self.name}\\nInput Variables: {self.input_vars}\\nOutput Variables: {self.output_vars}\\nBit Width: {self.bit_width}\\nPattern: \\n{self.pattern}\\n\\nGenerate Expected Function:\\n{generate_expected_code}\"\n",
    "\n",
    "class RuleTester:\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        self.rule = rule\n",
    "        self.num_tests = num_tests\n",
    "        self.input_ranges = input_ranges or {}\n",
    "\n",
    "    def generate_test_cases(self):\n",
    "        test_cases = []\n",
    "        for _ in range(self.num_tests):\n",
    "            test_case = {}\n",
    "            for input_var in self.rule.input_vars:\n",
    "                if input_var in self.input_ranges:\n",
    "                    min_val, max_val = self.input_ranges[input_var]\n",
    "                else:\n",
    "                    max_val = (1 << self.rule.bit_width) - 1\n",
    "                    min_val = 0\n",
    "                test_case[input_var] = random.randint(min_val, max_val)\n",
    "            test_cases.append(test_case)\n",
    "        return test_cases\n",
    "\n",
    "    def verify_results(self):\n",
    "        test_cases = self.generate_test_cases()\n",
    "        all_passed = True\n",
    "\n",
    "        for test_case in test_cases:\n",
    "            expected = self.rule.generate_expected(test_case)\n",
    "            actual = self.run_simulation(test_case)\n",
    "            \n",
    "            if expected != actual:\n",
    "                print(f\"Test case failed:\\nInput: {test_case}\\nExpected: {expected}\\nActual: {actual}\\n\")\n",
    "                all_passed = False\n",
    "            else:\n",
    "                print(f\"Test case passed:\\nInput: {test_case}\\nExpected: {expected}\\nActual: {actual}\\n\")\n",
    "\n",
    "        return all_passed\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        # Should be implemented by subclasses\n",
    "        return self.rule.generate_expected(test_case)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 351,
   "id": "bf6f5ae9-ec93-45a1-94da-f0eda41bfdc3",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    def generate_expected(self, test_case):\n",
      "        max_val = (1 << self.bit_width) - 1\n",
      "        if \"cin\" in test_case:\n",
      "            sum_val = test_case[\"a\"] + test_case[\"b\"] + test_case[\"cin\"]\n",
      "            outs = {\n",
      "                \"sum\": sum_val & max_val,\n",
      "                \"cout\": sum_val >> self.bit_width\n",
      "            }\n",
      "        else:\n",
      "            sum_val = test_case[\"a\"] + test_case[\"b\"]\n",
      "            outs = {\n",
      "                \"sum\": sum_val & max_val,\n",
      "                \"cout\": sum_val >> self.bit_width\n",
      "            }\n",
      "        return outs\n",
      "\n",
      "Testing AdderRule:\n",
      "Test case passed:\n",
      "Input: {'a': 0, 'b': 0, 'cin': 1}\n",
      "Expected: {'sum': 1, 'cout': 0}\n",
      "Actual: {'sum': 1, 'cout': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 1, 'b': 1, 'cin': 0}\n",
      "Expected: {'sum': 0, 'cout': 1}\n",
      "Actual: {'sum': 0, 'cout': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 1, 'b': 0, 'cin': 1}\n",
      "Expected: {'sum': 0, 'cout': 1}\n",
      "Actual: {'sum': 0, 'cout': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 0, 'b': 0, 'cin': 1}\n",
      "Expected: {'sum': 1, 'cout': 0}\n",
      "Actual: {'sum': 1, 'cout': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 0, 'b': 0, 'cin': 0}\n",
      "Expected: {'sum': 0, 'cout': 0}\n",
      "Actual: {'sum': 0, 'cout': 0}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 351,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class AdderRule(Rule):\n",
    "    def __init__(self, bit_width=8):\n",
    "        super().__init__(input_vars=[\"a\", \"b\", \"cin\"], output_vars=[\"sum\", \"cout\"],\n",
    "                         name=\"AdderRule\", pattern=SubstringPattern(\"adder\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        max_val = (1 << self.bit_width) - 1\n",
    "        if \"cin\" in test_case:\n",
    "            sum_val = test_case[\"a\"] + test_case[\"b\"] + test_case[\"cin\"]\n",
    "            outs = {\n",
    "                \"sum\": sum_val & max_val,\n",
    "                \"cout\": sum_val >> self.bit_width\n",
    "            }\n",
    "        else:\n",
    "            sum_val = test_case[\"a\"] + test_case[\"b\"]\n",
    "            outs = {\n",
    "                \"sum\": sum_val & max_val,\n",
    "                \"cout\": sum_val >> self.bit_width\n",
    "            }\n",
    "        return outs\n",
    "\n",
    "class AdderRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        sum_val = test_case[\"a\"] + test_case[\"b\"] + test_case.get(\"cin\", 0)\n",
    "        max_val = (1 << self.rule.bit_width) - 1\n",
    "        return {\n",
    "            \"sum\": sum_val & max_val,\n",
    "            \"cout\": sum_val >> self.rule.bit_width\n",
    "        }\n",
    "\n",
    "adder_rule = AdderRule(1)\n",
    "input_ranges_adder = {\n",
    "    \"a\": (0, 1),  # Full 8-bit range\n",
    "    \"b\": (0, 1),  # Full 8-bit range\n",
    "    \"cin\": (0, 1)  # Single bit range\n",
    "}\n",
    "print(adder_rule)\n",
    "adder_tester = AdderRuleTester(adder_rule, input_ranges=input_ranges_adder, num_tests=5)\n",
    "print(\"Testing AdderRule:\")\n",
    "adder_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 352,
   "id": "d144df2f-0cae-45ed-93b4-d6ff3fb7eb7f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing CarrySaveAdderL2Rule:\n",
      "Test case passed:\n",
      "Input: {'a': 100, 'b': 168, 'c': 246}\n",
      "Expected: {'sum': 58, 'carry': 228}\n",
      "Actual: {'sum': 58, 'carry': 228}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 120, 'b': 70, 'c': 89}\n",
      "Expected: {'sum': 103, 'carry': 88}\n",
      "Actual: {'sum': 103, 'carry': 88}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 27, 'b': 255, 'c': 181}\n",
      "Expected: {'sum': 81, 'carry': 191}\n",
      "Actual: {'sum': 81, 'carry': 191}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 218, 'b': 106, 'c': 58}\n",
      "Expected: {'sum': 138, 'carry': 122}\n",
      "Actual: {'sum': 138, 'carry': 122}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 217, 'b': 102, 'c': 246}\n",
      "Expected: {'sum': 73, 'carry': 246}\n",
      "Actual: {'sum': 73, 'carry': 246}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 352,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class CarrySaveAdderL2Rule(Rule):\n",
    "    def __init__(self, bit_width=8):\n",
    "        super().__init__(input_vars=[\"a\", \"b\", \"c\"], output_vars=[\"sum\", \"carry\"],\n",
    "                         name=\"CarrySaveAdderRule\", pattern=StringMatchPattern(\"carry_save_adder_l2\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        max_val = (1 << self.bit_width) - 1\n",
    "        sum_vals = []\n",
    "        carry_vals = []\n",
    "\n",
    "        for i in range(self.bit_width):\n",
    "            a_i = (test_case[\"a\"] >> i) & 1\n",
    "            b_i = (test_case[\"b\"] >> i) & 1\n",
    "            c_i = (test_case[\"c\"] >> i) & 1\n",
    "            sum_i = a_i ^ b_i ^ c_i\n",
    "            carry_i = (a_i & b_i) | (b_i & c_i) | (a_i & c_i)\n",
    "            sum_vals.append(sum_i)\n",
    "            carry_vals.append(carry_i)\n",
    "\n",
    "        sum_val = sum(sum_i << i for i, sum_i in enumerate(sum_vals))\n",
    "        carry_val = sum(carry_i << i for i, carry_i in enumerate(carry_vals))\n",
    "\n",
    "        return {\n",
    "            \"sum\": sum_val & max_val,\n",
    "            \"carry\": carry_val & max_val\n",
    "        }\n",
    "\n",
    "class CarrySaveAdderL2RuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        max_val = (1 << self.rule.bit_width) - 1\n",
    "        sum_vals = []\n",
    "        carry_vals = []\n",
    "\n",
    "        for i in range(self.rule.bit_width):\n",
    "            a_i = (test_case[\"a\"] >> i) & 1\n",
    "            b_i = (test_case[\"b\"] >> i) & 1\n",
    "            c_i = (test_case[\"c\"] >> i) & 1\n",
    "            sum_i = a_i ^ b_i ^ c_i\n",
    "            carry_i = (a_i & b_i) | (b_i & c_i) | (a_i & c_i)\n",
    "            sum_vals.append(sum_i)\n",
    "            carry_vals.append(carry_i)\n",
    "\n",
    "        sum_val = sum(sum_i << i for i, sum_i in enumerate(sum_vals))\n",
    "        carry_val = sum(carry_i << i for i, carry_i in enumerate(carry_vals))\n",
    "\n",
    "        return {\n",
    "            \"sum\": sum_val & max_val,\n",
    "            \"carry\": carry_val & max_val\n",
    "        }\n",
    "\n",
    "carry_save_adderl2_rule = CarrySaveAdderL2Rule(bit_width=8)\n",
    "input_ranges_carry_save_adderl2 = {\n",
    "    \"a\": (0, 255),  # Full 8-bit range\n",
    "    \"b\": (0, 255),  # Full 8-bit range\n",
    "    \"c\": (0, 255)  # Full 8-bit range\n",
    "}\n",
    "\n",
    "carry_save_adderl2_tester = CarrySaveAdderL2RuleTester(carry_save_adderl2_rule, input_ranges=input_ranges_carry_save_adderl2, num_tests=5)\n",
    "\n",
    "print(\"Testing CarrySaveAdderL2Rule:\")\n",
    "carry_save_adderl2_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 353,
   "id": "273c16ce-48b8-48a4-994c-bc165acf0e97",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing CarrySaveAdderRule:\n",
      "Test case passed:\n",
      "Input: {'a': 1, 'b': 0, 'c': 0}\n",
      "Expected: {'result': 1}\n",
      "Actual: {'result': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 0, 'b': 1, 'c': 0}\n",
      "Expected: {'result': 1}\n",
      "Actual: {'result': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 1, 'b': 1, 'c': 0}\n",
      "Expected: {'result': 2}\n",
      "Actual: {'result': 2}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 1, 'b': 1, 'c': 0}\n",
      "Expected: {'result': 2}\n",
      "Actual: {'result': 2}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 0, 'b': 0, 'c': 1}\n",
      "Expected: {'result': 1}\n",
      "Actual: {'result': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 0, 'b': 1, 'c': 1}\n",
      "Expected: {'result': 2}\n",
      "Actual: {'result': 2}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 0, 'b': 1, 'c': 1}\n",
      "Expected: {'result': 2}\n",
      "Actual: {'result': 2}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 0, 'b': 0, 'c': 0}\n",
      "Expected: {'result': 0}\n",
      "Actual: {'result': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 0, 'b': 1, 'c': 0}\n",
      "Expected: {'result': 1}\n",
      "Actual: {'result': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 0, 'b': 0, 'c': 1}\n",
      "Expected: {'result': 1}\n",
      "Actual: {'result': 1}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 353,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class CarrySaveAdderRule(Rule):\n",
    "    def __init__(self, bit_width=8):\n",
    "        super().__init__(input_vars=[\"a\", \"b\", \"c\"], output_vars=[\"result\"],\n",
    "                         name=\"CarrySaveAdderRule\", pattern=StringMatchPattern(\"carry_save_adder\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        max_val = (1 << (self.bit_width + 1)) - 1\n",
    "        sum1 = (test_case[\"a\"] ^ test_case[\"b\"] ^ test_case[\"c\"]) & max_val\n",
    "        carry1 = ((test_case[\"a\"] & test_case[\"b\"]) | (test_case[\"b\"] & test_case[\"c\"]) | (test_case[\"c\"] & test_case[\"a\"])) << 1\n",
    "        result = (sum1 + carry1) & max_val\n",
    "        return {\n",
    "            \"result\": result\n",
    "        }\n",
    "\n",
    "class CarrySaveAdderRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        max_val = (1 << (self.rule.bit_width + 1)) - 1\n",
    "        sum1 = (test_case[\"a\"] ^ test_case[\"b\"] ^ test_case[\"c\"]) & max_val\n",
    "        carry1 = ((test_case[\"a\"] & test_case[\"b\"]) | (test_case[\"b\"] & test_case[\"c\"]) | (test_case[\"c\"] & test_case[\"a\"])) << 1\n",
    "        result = (sum1 + carry1) & max_val\n",
    "        return {\n",
    "            \"result\": result\n",
    "        }\n",
    "\n",
    "bit_width = 1\n",
    "carry_save_adder_rule = CarrySaveAdderRule(bit_width=bit_width)\n",
    "input_ranges_carry_save_adder = {\n",
    "    \"a\": (0, 1),  # Full 8-bit range\n",
    "    \"b\": (0, 1),  # Full 8-bit range\n",
    "    \"c\": (0, 1)  # Full 8-bit range for carry-save adder\n",
    "}\n",
    "\n",
    "carry_save_adder_tester = CarrySaveAdderRuleTester(carry_save_adder_rule, input_ranges=input_ranges_carry_save_adder, num_tests=10)\n",
    "\n",
    "print(\"Testing CarrySaveAdderRule:\")\n",
    "carry_save_adder_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 354,
   "id": "9b5b94c9-0ce7-4cc3-8fdb-4853e6340a2f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing EightBitAdderSubtractorRule:\n",
      "Test case passed:\n",
      "Input: {'cin': 1, 'i0': 163, 'i1': 128}\n",
      "Expected: {'sum': 35}\n",
      "Actual: {'sum': 35}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 0, 'i0': 48, 'i1': 68}\n",
      "Expected: {'sum': 116}\n",
      "Actual: {'sum': 116}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 0, 'i0': 35, 'i1': 185}\n",
      "Expected: {'sum': 220}\n",
      "Actual: {'sum': 220}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 0, 'i0': 153, 'i1': 156}\n",
      "Expected: {'sum': 53}\n",
      "Actual: {'sum': 53}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 0, 'i0': 65, 'i1': 123}\n",
      "Expected: {'sum': 188}\n",
      "Actual: {'sum': 188}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 0, 'i0': 158, 'i1': 78}\n",
      "Expected: {'sum': 236}\n",
      "Actual: {'sum': 236}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 1, 'i0': 37, 'i1': 46}\n",
      "Expected: {'sum': 247}\n",
      "Actual: {'sum': 247}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 0, 'i0': 145, 'i1': 178}\n",
      "Expected: {'sum': 67}\n",
      "Actual: {'sum': 67}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 1, 'i0': 66, 'i1': 53}\n",
      "Expected: {'sum': 13}\n",
      "Actual: {'sum': 13}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 1, 'i0': 103, 'i1': 18}\n",
      "Expected: {'sum': 85}\n",
      "Actual: {'sum': 85}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 354,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class EightBitAdderSubtractorRule(Rule):\n",
    "    def __init__(self, bit_width=8):\n",
    "        super().__init__(input_vars=[\"cin\", \"i0\", \"i1\"], output_vars=[\"sum\"],\n",
    "                         name=\"EightBitAdderSubtractorRule\", pattern=StringMatchPattern(\"eight_bit_adder_subtractor\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        #print(\"In 8 bit Adder Sub\")\n",
    "        max_val = (1 << self.bit_width) - 1\n",
    "        #print(self.bit_width, max_val, test_case)\n",
    "        if test_case[\"cin\"] == 1:\n",
    "            int_ip = ~test_case[\"i1\"] & max_val  # One's complement\n",
    "            sum_val = test_case[\"i0\"] + int_ip + 1  # Two's complement addition\n",
    "        else:\n",
    "            sum_val = test_case[\"i0\"] + test_case[\"i1\"]  # Simple addition\n",
    "\n",
    "        return {\n",
    "            \"sum\": sum_val & max_val  # Mask to bit width\n",
    "        }\n",
    "\n",
    "class EightBitAdderSubtractorTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges={\n",
    "        \"cin\": (0, 1),  # Single bit range\n",
    "        \"i0\": (0, 255),  # Full 8-bit range\n",
    "        \"i1\": (0, 255)\n",
    "    }, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        max_val = (1 << self.rule.bit_width) - 1\n",
    "        if test_case[\"cin\"] == 1:\n",
    "            int_ip = ~test_case[\"i1\"] & max_val  # One's complement\n",
    "            sum_val = test_case[\"i0\"] + int_ip + 1  # Two's complement addition\n",
    "        else:\n",
    "            sum_val = test_case[\"i0\"] + test_case[\"i1\"]  # Simple addition\n",
    "\n",
    "        return {\n",
    "            \"sum\": sum_val & max_val  # Mask to bit width\n",
    "        }\n",
    "\n",
    "# Example usage\n",
    "eight_bit_adder_subtractor_rule = EightBitAdderSubtractorRule(bit_width=8)\n",
    "input_ranges_eight_bit_adder_subtractor = {\n",
    "    \"cin\": (0, 1),  # Single bit range\n",
    "    \"i0\": (0, 255),  # Full 8-bit range\n",
    "    \"i1\": (0, 255)  # Full 8-bit range\n",
    "}\n",
    "\n",
    "eight_bit_adder_subtractor_tester = EightBitAdderSubtractorTester(eight_bit_adder_subtractor_rule, input_ranges=input_ranges_eight_bit_adder_subtractor, num_tests=10)\n",
    "\n",
    "print(\"Testing EightBitAdderSubtractorRule:\")\n",
    "eight_bit_adder_subtractor_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 355,
   "id": "84b1d140-a63f-4e72-b2a6-3c64225be7a4",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing AdderSubtractorRule:\n",
      "Test case passed:\n",
      "Input: {'cin': 1, 'i0': 1, 'i1': 0}\n",
      "Expected: {'sum': 1}\n",
      "Actual: {'sum': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 0, 'i0': 0, 'i1': 0}\n",
      "Expected: {'sum': 0}\n",
      "Actual: {'sum': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 1, 'i0': 0, 'i1': 0}\n",
      "Expected: {'sum': 0}\n",
      "Actual: {'sum': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 1, 'i0': 1, 'i1': 0}\n",
      "Expected: {'sum': 1}\n",
      "Actual: {'sum': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 0, 'i0': 1, 'i1': 1}\n",
      "Expected: {'sum': 0}\n",
      "Actual: {'sum': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 0, 'i0': 0, 'i1': 1}\n",
      "Expected: {'sum': 1}\n",
      "Actual: {'sum': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 0, 'i0': 1, 'i1': 1}\n",
      "Expected: {'sum': 0}\n",
      "Actual: {'sum': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 0, 'i0': 0, 'i1': 1}\n",
      "Expected: {'sum': 1}\n",
      "Actual: {'sum': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 1, 'i0': 0, 'i1': 0}\n",
      "Expected: {'sum': 0}\n",
      "Actual: {'sum': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'cin': 0, 'i0': 1, 'i1': 1}\n",
      "Expected: {'sum': 0}\n",
      "Actual: {'sum': 0}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 355,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class AdderSubtractorRule(Rule):\n",
    "    def __init__(self, bit_width=8):\n",
    "        super().__init__(input_vars=[\"cin\", \"i0\", \"i1\"], output_vars=[\"sum\"],\n",
    "                         name=\"AdderSubtractorRule\", pattern=StringMatchPattern(\"adder_subtractor\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        max_val = (1 << self.bit_width) - 1\n",
    "        if test_case[\"cin\"] == 1:\n",
    "            int_ip = ~test_case[\"i1\"] & max_val  # One's complement\n",
    "            sum_val = test_case[\"i0\"] + int_ip + 1  # Two's complement addition\n",
    "        else:\n",
    "            sum_val = test_case[\"i0\"] + test_case[\"i1\"]  # Simple addition\n",
    "\n",
    "        return {\n",
    "            \"sum\": sum_val & max_val  # Mask to bit width\n",
    "        }\n",
    "\n",
    "class AdderSubtractorTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        if input_ranges is None:\n",
    "            input_ranges = {\n",
    "                \"cin\": (0, 1),  # Single bit range\n",
    "                \"i0\": (0, (1 << rule.bit_width) - 1),  # Full bit width range\n",
    "                \"i1\": (0, (1 << rule.bit_width) - 1)   # Full bit width range\n",
    "            }\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        max_val = (1 << self.rule.bit_width) - 1\n",
    "        if test_case[\"cin\"] == 1:\n",
    "            int_ip = ~test_case[\"i1\"] & max_val  # One's complement\n",
    "            sum_val = test_case[\"i0\"] + int_ip + 1  # Two's complement addition\n",
    "        else:\n",
    "            sum_val = test_case[\"i0\"] + test_case[\"i1\"]  # Simple addition\n",
    "\n",
    "        return {\n",
    "            \"sum\": sum_val & max_val  # Mask to bit width\n",
    "        }\n",
    "\n",
    "# Example usage\n",
    "adder_subtractor_rule = AdderSubtractorRule(bit_width=1)\n",
    "input_ranges_adder_subtractor = {\n",
    "    \"cin\": (0, 1),  # Single bit range\n",
    "    \"i0\": (0, 1),  # Full 8-bit range\n",
    "    \"i1\": (0, 1)  # Full 8-bit range\n",
    "}\n",
    "\n",
    "adder_subtractor_tester = AdderSubtractorTester(adder_subtractor_rule, input_ranges=input_ranges_adder_subtractor, num_tests=10)\n",
    "\n",
    "print(\"Testing AdderSubtractorRule:\")\n",
    "adder_subtractor_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 356,
   "id": "7fc65aac-8a77-47fb-97d5-cf98bef0f257",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing Xor2Rule:\n",
      "Test case passed:\n",
      "Input: {'i0': 0, 'i1': 1}\n",
      "Expected: {'o': 1}\n",
      "Actual: {'o': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'i0': 1, 'i1': 1}\n",
      "Expected: {'o': 0}\n",
      "Actual: {'o': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'i0': 1, 'i1': 0}\n",
      "Expected: {'o': 1}\n",
      "Actual: {'o': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'i0': 1, 'i1': 0}\n",
      "Expected: {'o': 1}\n",
      "Actual: {'o': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'i0': 1, 'i1': 0}\n",
      "Expected: {'o': 1}\n",
      "Actual: {'o': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'i0': 0, 'i1': 1}\n",
      "Expected: {'o': 1}\n",
      "Actual: {'o': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'i0': 0, 'i1': 0}\n",
      "Expected: {'o': 0}\n",
      "Actual: {'o': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'i0': 1, 'i1': 0}\n",
      "Expected: {'o': 1}\n",
      "Actual: {'o': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'i0': 1, 'i1': 1}\n",
      "Expected: {'o': 0}\n",
      "Actual: {'o': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'i0': 0, 'i1': 1}\n",
      "Expected: {'o': 1}\n",
      "Actual: {'o': 1}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 356,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Xor2Rule(Rule):\n",
    "    def __init__(self):\n",
    "        super().__init__(input_vars=[\"i0\", \"i1\"], output_vars=[\"o\"],\n",
    "                         name=\"Xor2Rule\", pattern=StringMatchPattern(\"xor2\"))\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        return {\"o\": test_case[\"i0\"] ^ test_case[\"i1\"]}\n",
    "\n",
    "class Xor2RuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        # Use Python's built-in XOR operation to simulate the XOR logic\n",
    "        return {\"o\": test_case[\"i0\"] ^ test_case[\"i1\"]}\n",
    "\n",
    "# Example usage\n",
    "xor2_rule = Xor2Rule()\n",
    "input_ranges_xor2 = {\n",
    "    \"i0\": (0, 1),  # Single bit range\n",
    "    \"i1\": (0, 1)  # Single bit range\n",
    "}\n",
    "\n",
    "xor2_tester = Xor2RuleTester(xor2_rule, input_ranges=input_ranges_xor2, num_tests=10)\n",
    "\n",
    "print(\"Testing Xor2Rule:\")\n",
    "xor2_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 357,
   "id": "6946d03b-8128-480f-9f84-924f4c681154",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing CarryLogicRule:\n",
      "Test case passed:\n",
      "Input: {'p': 0, 'g': 1, 'c_in': 1}\n",
      "Expected: {'c_out': 1}\n",
      "Actual: {'c_out': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p': 1, 'g': 1, 'c_in': 0}\n",
      "Expected: {'c_out': 1}\n",
      "Actual: {'c_out': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p': 1, 'g': 0, 'c_in': 1}\n",
      "Expected: {'c_out': 1}\n",
      "Actual: {'c_out': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p': 1, 'g': 0, 'c_in': 1}\n",
      "Expected: {'c_out': 1}\n",
      "Actual: {'c_out': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p': 0, 'g': 1, 'c_in': 1}\n",
      "Expected: {'c_out': 1}\n",
      "Actual: {'c_out': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p': 0, 'g': 0, 'c_in': 1}\n",
      "Expected: {'c_out': 0}\n",
      "Actual: {'c_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p': 1, 'g': 0, 'c_in': 1}\n",
      "Expected: {'c_out': 1}\n",
      "Actual: {'c_out': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p': 1, 'g': 1, 'c_in': 0}\n",
      "Expected: {'c_out': 1}\n",
      "Actual: {'c_out': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p': 0, 'g': 0, 'c_in': 1}\n",
      "Expected: {'c_out': 0}\n",
      "Actual: {'c_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p': 1, 'g': 0, 'c_in': 0}\n",
      "Expected: {'c_out': 0}\n",
      "Actual: {'c_out': 0}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 357,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class CarryLogicRule(Rule):\n",
    "    def __init__(self):\n",
    "        super().__init__(input_vars=[\"p\", \"g\", \"c_in\"], output_vars=[\"c_out\"],\n",
    "                         name=\"CarryLogicRule\", pattern=StringMatchPattern(\"carry_logic\"))\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        return {\"c_out\": test_case[\"g\"] | (test_case[\"p\"] & test_case[\"c_in\"])}\n",
    "\n",
    "class CarryLogicRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        # Use Python's built-in operations to simulate the carry logic\n",
    "        return {\"c_out\": test_case[\"g\"] | (test_case[\"p\"] & test_case[\"c_in\"])}\n",
    "\n",
    "# Example usage\n",
    "carry_logic_rule = CarryLogicRule()\n",
    "input_ranges_carry_logic = {\n",
    "    \"p\": (0, 1),  # Single bit range\n",
    "    \"g\": (0, 1),  # Single bit range\n",
    "    \"c_in\": (0, 1)  # Single bit range\n",
    "}\n",
    "\n",
    "carry_logic_tester = CarryLogicRuleTester(carry_logic_rule, input_ranges=input_ranges_carry_logic, num_tests=10)\n",
    "\n",
    "print(\"Testing CarryLogicRule:\")\n",
    "carry_logic_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 358,
   "id": "0495d00f-ce2e-4370-951a-516ed0bdc3c8",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing PrefixSumLogicRule:\n",
      "Test case passed:\n",
      "Input: {'p_i': 0, 'g_i': 0, 'p_j': 1, 'g_j': 0}\n",
      "Expected: {'p_kj': 0, 'g_kj': 0}\n",
      "Actual: {'p_kj': 0, 'g_kj': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p_i': 0, 'g_i': 1, 'p_j': 1, 'g_j': 1}\n",
      "Expected: {'p_kj': 0, 'g_kj': 1}\n",
      "Actual: {'p_kj': 0, 'g_kj': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p_i': 0, 'g_i': 0, 'p_j': 0, 'g_j': 1}\n",
      "Expected: {'p_kj': 0, 'g_kj': 0}\n",
      "Actual: {'p_kj': 0, 'g_kj': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p_i': 0, 'g_i': 0, 'p_j': 1, 'g_j': 1}\n",
      "Expected: {'p_kj': 0, 'g_kj': 0}\n",
      "Actual: {'p_kj': 0, 'g_kj': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p_i': 1, 'g_i': 1, 'p_j': 0, 'g_j': 1}\n",
      "Expected: {'p_kj': 0, 'g_kj': 1}\n",
      "Actual: {'p_kj': 0, 'g_kj': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p_i': 0, 'g_i': 1, 'p_j': 1, 'g_j': 1}\n",
      "Expected: {'p_kj': 0, 'g_kj': 1}\n",
      "Actual: {'p_kj': 0, 'g_kj': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p_i': 0, 'g_i': 0, 'p_j': 0, 'g_j': 1}\n",
      "Expected: {'p_kj': 0, 'g_kj': 0}\n",
      "Actual: {'p_kj': 0, 'g_kj': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p_i': 1, 'g_i': 1, 'p_j': 0, 'g_j': 1}\n",
      "Expected: {'p_kj': 0, 'g_kj': 1}\n",
      "Actual: {'p_kj': 0, 'g_kj': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p_i': 0, 'g_i': 0, 'p_j': 0, 'g_j': 0}\n",
      "Expected: {'p_kj': 0, 'g_kj': 0}\n",
      "Actual: {'p_kj': 0, 'g_kj': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'p_i': 0, 'g_i': 1, 'p_j': 1, 'g_j': 1}\n",
      "Expected: {'p_kj': 0, 'g_kj': 1}\n",
      "Actual: {'p_kj': 0, 'g_kj': 1}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 358,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class PrefixSumLogicRule(Rule):\n",
    "    def __init__(self):\n",
    "        super().__init__(input_vars=[\"p_i\", \"g_i\", \"p_j\", \"g_j\"], output_vars=[\"p_kj\", \"g_kj\"],\n",
    "                         name=\"PrefixSumLogicRule\", pattern=StringMatchPattern(\"prefix_sum_logic\"))\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        p_kj = test_case[\"p_i\"] & test_case[\"p_j\"]\n",
    "        g_kj = test_case[\"g_i\"] | (test_case[\"p_i\"] & test_case[\"g_j\"])\n",
    "        return {\"p_kj\": p_kj, \"g_kj\": g_kj}\n",
    "\n",
    "class PrefixSumLogicRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        # Use Python's built-in operations to simulate the prefix sum logic\n",
    "        p_kj = test_case[\"p_i\"] & test_case[\"p_j\"]\n",
    "        g_kj = test_case[\"g_i\"] | (test_case[\"p_i\"] & test_case[\"g_j\"])\n",
    "        return {\"p_kj\": p_kj, \"g_kj\": g_kj}\n",
    "\n",
    "# Example usage\n",
    "prefix_sum_logic_rule = PrefixSumLogicRule()\n",
    "input_ranges_prefix_sum_logic = {\n",
    "    \"p_i\": (0, 1),  # Single bit range\n",
    "    \"g_i\": (0, 1),  # Single bit range\n",
    "    \"p_j\": (0, 1),  # Single bit range\n",
    "    \"g_j\": (0, 1)  # Single bit range\n",
    "}\n",
    "\n",
    "prefix_sum_logic_tester = PrefixSumLogicRuleTester(prefix_sum_logic_rule, input_ranges=input_ranges_prefix_sum_logic, num_tests=10)\n",
    "\n",
    "print(\"Testing PrefixSumLogicRule:\")\n",
    "prefix_sum_logic_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 359,
   "id": "32a7b7b7-07a7-48d9-bfa9-f9014f915d2b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing SkipLogicRule:\n",
      "Test case passed:\n",
      "Input: {'a': 5, 'b': 9, 'cin': 0, 'cout': 0}\n",
      "Expected: {'cin_next': 0}\n",
      "Actual: {'cin_next': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 7, 'b': 4, 'cin': 0, 'cout': 1}\n",
      "Expected: {'cin_next': 1}\n",
      "Actual: {'cin_next': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 5, 'b': 11, 'cin': 0, 'cout': 0}\n",
      "Expected: {'cin_next': 0}\n",
      "Actual: {'cin_next': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 4, 'b': 9, 'cin': 0, 'cout': 0}\n",
      "Expected: {'cin_next': 0}\n",
      "Actual: {'cin_next': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 12, 'b': 5, 'cin': 1, 'cout': 0}\n",
      "Expected: {'cin_next': 0}\n",
      "Actual: {'cin_next': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 3, 'b': 6, 'cin': 1, 'cout': 0}\n",
      "Expected: {'cin_next': 0}\n",
      "Actual: {'cin_next': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 9, 'b': 8, 'cin': 1, 'cout': 0}\n",
      "Expected: {'cin_next': 0}\n",
      "Actual: {'cin_next': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 2, 'b': 15, 'cin': 0, 'cout': 1}\n",
      "Expected: {'cin_next': 1}\n",
      "Actual: {'cin_next': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 7, 'b': 6, 'cin': 1, 'cout': 0}\n",
      "Expected: {'cin_next': 0}\n",
      "Actual: {'cin_next': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 15, 'b': 6, 'cin': 0, 'cout': 1}\n",
      "Expected: {'cin_next': 1}\n",
      "Actual: {'cin_next': 1}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 359,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class SkipLogicRule(Rule):\n",
    "    def __init__(self, bit_width=4):\n",
    "        super().__init__(input_vars=[\"a\", \"b\", \"cin\", \"cout\"], output_vars=[\"cin_next\"],\n",
    "                         name=\"SkipLogicRule\", pattern=StringMatchPattern(\"skip_logic\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        width = self.bit_width\n",
    "\n",
    "        a_bits = [(test_case[\"a\"] >> i) & 1 for i in range(width)]\n",
    "        b_bits = [(test_case[\"b\"] >> i) & 1 for i in range(width)]\n",
    "\n",
    "        propagate = [a_bits[i] | b_bits[i] for i in range(width)]\n",
    "        P = all(propagate)\n",
    "        cin_next = (P & test_case[\"cin\"]) | test_case[\"cout\"]\n",
    "\n",
    "        return {\n",
    "            \"cin_next\": cin_next\n",
    "        }\n",
    "\n",
    "class SkipLogicRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        width = self.rule.bit_width\n",
    "\n",
    "        a_bits = [(test_case[\"a\"] >> i) & 1 for i in range(width)]\n",
    "        b_bits = [(test_case[\"b\"] >> i) & 1 for i in range(width)]\n",
    "\n",
    "        propagate = [a_bits[i] | b_bits[i] for i in range(width)]\n",
    "        P = all(propagate)\n",
    "        cin_next = (P & test_case[\"cin\"]) | test_case[\"cout\"]\n",
    "\n",
    "        return {\n",
    "            \"cin_next\": cin_next\n",
    "        }\n",
    "\n",
    "# Example usage\n",
    "skip_logic_rule = SkipLogicRule(bit_width=4)\n",
    "input_ranges_skip_logic = {\n",
    "    \"a\": (0, 15),  # 4-bit range\n",
    "    \"b\": (0, 15),  # 4-bit range\n",
    "    \"cin\": (0, 1),  # Single bit range\n",
    "    \"cout\": (0, 1)  # Single bit range\n",
    "}\n",
    "\n",
    "skip_logic_tester = SkipLogicRuleTester(skip_logic_rule, input_ranges=input_ranges_skip_logic, num_tests=10)\n",
    "\n",
    "print(\"Testing SkipLogicRule:\")\n",
    "skip_logic_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 360,
   "id": "0c47aa46-64ce-4297-b09a-fa6c5f8f7ef7",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing CarrySkipBlockRule:\n",
      "Test case passed:\n",
      "Input: {'a': 1, 'b': 15, 'cin': 0}\n",
      "Expected: {'sum': 0, 'cout': 1, 'block_carry_out': 1}\n",
      "Actual: {'sum': 0, 'cout': 1, 'block_carry_out': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 2, 'b': 15, 'cin': 0}\n",
      "Expected: {'sum': 1, 'cout': 1, 'block_carry_out': 1}\n",
      "Actual: {'sum': 1, 'cout': 1, 'block_carry_out': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 10, 'b': 3, 'cin': 1}\n",
      "Expected: {'sum': 14, 'cout': 0, 'block_carry_out': 0}\n",
      "Actual: {'sum': 14, 'cout': 0, 'block_carry_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 13, 'b': 11, 'cin': 1}\n",
      "Expected: {'sum': 9, 'cout': 1, 'block_carry_out': 1}\n",
      "Actual: {'sum': 9, 'cout': 1, 'block_carry_out': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 4, 'b': 9, 'cin': 1}\n",
      "Expected: {'sum': 14, 'cout': 0, 'block_carry_out': 0}\n",
      "Actual: {'sum': 14, 'cout': 0, 'block_carry_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 13, 'b': 0, 'cin': 1}\n",
      "Expected: {'sum': 14, 'cout': 0, 'block_carry_out': 0}\n",
      "Actual: {'sum': 14, 'cout': 0, 'block_carry_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 13, 'b': 3, 'cin': 1}\n",
      "Expected: {'sum': 1, 'cout': 1, 'block_carry_out': 1}\n",
      "Actual: {'sum': 1, 'cout': 1, 'block_carry_out': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 1, 'b': 14, 'cin': 1}\n",
      "Expected: {'sum': 0, 'cout': 1, 'block_carry_out': 1}\n",
      "Actual: {'sum': 0, 'cout': 1, 'block_carry_out': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 2, 'b': 12, 'cin': 0}\n",
      "Expected: {'sum': 14, 'cout': 0, 'block_carry_out': 0}\n",
      "Actual: {'sum': 14, 'cout': 0, 'block_carry_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 1, 'b': 1, 'cin': 1}\n",
      "Expected: {'sum': 3, 'cout': 0, 'block_carry_out': 0}\n",
      "Actual: {'sum': 3, 'cout': 0, 'block_carry_out': 0}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 360,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class CarrySkipBlockRule(Rule):\n",
    "    def __init__(self, bit_width=4):\n",
    "        super().__init__(input_vars=[\"a\", \"b\", \"cin\"], output_vars=[\"sum\", \"cout\", \"block_carry_out\"],\n",
    "                         name=\"CarrySkipBlockRule\", pattern=StringMatchPattern(\"carry_skip_block\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        width = self.bit_width\n",
    "        carry = [0] * (width + 1)\n",
    "        carry[0] = test_case[\"cin\"]\n",
    "        sum_ = [0] * width\n",
    "        g = [0] * width\n",
    "        p = [0] * width\n",
    "\n",
    "        a_bits = [(test_case[\"a\"] >> i) & 1 for i in range(width)]\n",
    "        b_bits = [(test_case[\"b\"] >> i) & 1 for i in range(width)]\n",
    "\n",
    "        for i in range(width):\n",
    "            sum_[i] = (a_bits[i] + b_bits[i] + carry[i]) & 1\n",
    "            carry[i + 1] = (a_bits[i] + b_bits[i] + carry[i]) >> 1\n",
    "            g[i] = a_bits[i] & b_bits[i]\n",
    "            p[i] = a_bits[i] | b_bits[i]\n",
    "\n",
    "        block_carry_out = g[width-1] | (p[width-1] & carry[width-1])\n",
    "        cout = carry[width]\n",
    "\n",
    "        sum_int = sum(sum_[i] << i for i in range(width))\n",
    "\n",
    "        return {\n",
    "            \"sum\": sum_int,\n",
    "            \"cout\": cout,\n",
    "            \"block_carry_out\": block_carry_out\n",
    "        }\n",
    "\n",
    "class CarrySkipBlockRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        width = self.rule.bit_width\n",
    "        carry = [0] * (width + 1)\n",
    "        carry[0] = test_case[\"cin\"]\n",
    "        sum_ = [0] * width\n",
    "        g = [0] * width\n",
    "        p = [0] * width\n",
    "\n",
    "        a_bits = [(test_case[\"a\"] >> i) & 1 for i in range(width)]\n",
    "        b_bits = [(test_case[\"b\"] >> i) & 1 for i in range(width)]\n",
    "\n",
    "        for i in range(width):\n",
    "            sum_[i] = (a_bits[i] + b_bits[i] + carry[i]) & 1\n",
    "            carry[i + 1] = (a_bits[i] + b_bits[i] + carry[i]) >> 1\n",
    "            g[i] = a_bits[i] & b_bits[i]\n",
    "            p[i] = a_bits[i] | b_bits[i]\n",
    "\n",
    "        block_carry_out = g[width-1] | (p[width-1] & carry[width-1])\n",
    "        cout = carry[width]\n",
    "\n",
    "        sum_int = sum(sum_[i] << i for i in range(width))\n",
    "\n",
    "        return {\n",
    "            \"sum\": sum_int,\n",
    "            \"cout\": cout,\n",
    "            \"block_carry_out\": block_carry_out\n",
    "        }\n",
    "\n",
    "# Example usage\n",
    "carry_skip_block_rule = CarrySkipBlockRule(bit_width=4)\n",
    "input_ranges_carry_skip_block = {\n",
    "    \"a\": (0, 15),  # 4-bit range\n",
    "    \"b\": (0, 15),  # 4-bit range\n",
    "    \"cin\": (0, 1)  # Single bit range\n",
    "}\n",
    "\n",
    "carry_skip_block_tester = CarrySkipBlockRuleTester(carry_skip_block_rule, input_ranges=input_ranges_carry_skip_block, num_tests=10)\n",
    "\n",
    "print(\"Testing CarrySkipBlockRule:\")\n",
    "carry_skip_block_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 361,
   "id": "52d0c5db-4dbb-4a71-8640-2205881bd1fc",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing SquareRule:\n",
      "Test case passed:\n",
      "Input: {'Ai': 15, 'Bi': 8}\n",
      "Expected: {'G': 8, 'P': 7}\n",
      "Actual: {'G': 8, 'P': 7}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Ai': 3, 'Bi': 12}\n",
      "Expected: {'G': 0, 'P': 15}\n",
      "Actual: {'G': 0, 'P': 15}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Ai': 6, 'Bi': 8}\n",
      "Expected: {'G': 0, 'P': 14}\n",
      "Actual: {'G': 0, 'P': 14}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Ai': 4, 'Bi': 7}\n",
      "Expected: {'G': 4, 'P': 3}\n",
      "Actual: {'G': 4, 'P': 3}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Ai': 8, 'Bi': 13}\n",
      "Expected: {'G': 8, 'P': 5}\n",
      "Actual: {'G': 8, 'P': 5}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Ai': 14, 'Bi': 1}\n",
      "Expected: {'G': 0, 'P': 15}\n",
      "Actual: {'G': 0, 'P': 15}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Ai': 7, 'Bi': 0}\n",
      "Expected: {'G': 0, 'P': 7}\n",
      "Actual: {'G': 0, 'P': 7}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Ai': 12, 'Bi': 8}\n",
      "Expected: {'G': 8, 'P': 4}\n",
      "Actual: {'G': 8, 'P': 4}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Ai': 11, 'Bi': 6}\n",
      "Expected: {'G': 2, 'P': 13}\n",
      "Actual: {'G': 2, 'P': 13}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Ai': 6, 'Bi': 4}\n",
      "Expected: {'G': 4, 'P': 2}\n",
      "Actual: {'G': 4, 'P': 2}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 361,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class SquareRule(Rule):\n",
    "    def __init__(self, bit_width=4):\n",
    "        super().__init__(input_vars=[\"Ai\", \"Bi\"], output_vars=[\"G\", \"P\"],\n",
    "                         name=\"SquareRule\", pattern=StringMatchPattern(\"square\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        a_bits = [(test_case[\"Ai\"] >> i) & 1 for i in range(self.bit_width)]\n",
    "        b_bits = [(test_case[\"Bi\"] >> i) & 1 for i in range(self.bit_width)]\n",
    "\n",
    "        G = [a_bits[i] & b_bits[i] for i in range(self.bit_width)]\n",
    "        P = [a_bits[i] ^ b_bits[i] for i in range(self.bit_width)]\n",
    "\n",
    "        G_int = sum(G[i] << i for i in range(self.bit_width))\n",
    "        P_int = sum(P[i] << i for i in range(self.bit_width))\n",
    "\n",
    "        return {\n",
    "            \"G\": G_int,\n",
    "            \"P\": P_int\n",
    "        }\n",
    "\n",
    "class SquareRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        a_bits = [(test_case[\"Ai\"] >> i) & 1 for i in range(self.rule.bit_width)]\n",
    "        b_bits = [(test_case[\"Bi\"] >> i) & 1 for i in range(self.rule.bit_width)]\n",
    "\n",
    "        G = [a_bits[i] & b_bits[i] for i in range(self.rule.bit_width)]\n",
    "        P = [a_bits[i] ^ b_bits[i] for i in range(self.rule.bit_width)]\n",
    "\n",
    "        G_int = sum(G[i] << i for i in range(self.rule.bit_width))\n",
    "        P_int = sum(P[i] << i for i in range(self.rule.bit_width))\n",
    "\n",
    "        return {\n",
    "            \"G\": G_int,\n",
    "            \"P\": P_int\n",
    "        }\n",
    "\n",
    "# Example usage\n",
    "square_rule = SquareRule(bit_width=4)\n",
    "input_ranges_square = {\n",
    "    \"Ai\": (0, 15),  # 4-bit range\n",
    "    \"Bi\": (0, 15)  # 4-bit range\n",
    "}\n",
    "\n",
    "square_tester = SquareRuleTester(square_rule, input_ranges=input_ranges_square, num_tests=10)\n",
    "\n",
    "print(\"Testing SquareRule:\")\n",
    "square_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 362,
   "id": "4b7ca827-2991-4515-9b67-bbcde4a1bdae",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing TriangleRule:\n",
      "Test case passed:\n",
      "Input: {'Pi': 10, 'CiPrev': 8}\n",
      "Expected: {'Si': 2}\n",
      "Actual: {'Si': 2}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Pi': 1, 'CiPrev': 15}\n",
      "Expected: {'Si': 14}\n",
      "Actual: {'Si': 14}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Pi': 12, 'CiPrev': 10}\n",
      "Expected: {'Si': 6}\n",
      "Actual: {'Si': 6}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Pi': 14, 'CiPrev': 9}\n",
      "Expected: {'Si': 7}\n",
      "Actual: {'Si': 7}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Pi': 1, 'CiPrev': 10}\n",
      "Expected: {'Si': 11}\n",
      "Actual: {'Si': 11}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Pi': 14, 'CiPrev': 4}\n",
      "Expected: {'Si': 10}\n",
      "Actual: {'Si': 10}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Pi': 6, 'CiPrev': 1}\n",
      "Expected: {'Si': 7}\n",
      "Actual: {'Si': 7}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Pi': 0, 'CiPrev': 5}\n",
      "Expected: {'Si': 5}\n",
      "Actual: {'Si': 5}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Pi': 7, 'CiPrev': 0}\n",
      "Expected: {'Si': 7}\n",
      "Actual: {'Si': 7}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Pi': 6, 'CiPrev': 1}\n",
      "Expected: {'Si': 7}\n",
      "Actual: {'Si': 7}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 362,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class TriangleRule(Rule):\n",
    "    def __init__(self, bit_width=4):\n",
    "        super().__init__(input_vars=[\"Pi\", \"CiPrev\"], output_vars=[\"Si\"],\n",
    "                         name=\"TriangleRule\", pattern=StringMatchPattern(\"triangle\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        P_bits = [(test_case[\"Pi\"] >> i) & 1 for i in range(self.bit_width)]\n",
    "        CiPrev_bits = [(test_case[\"CiPrev\"] >> i) & 1 for i in range(self.bit_width)]\n",
    "\n",
    "        S = [P_bits[i] ^ CiPrev_bits[i] for i in range(self.bit_width)]\n",
    "\n",
    "        S_int = sum(S[i] << i for i in range(self.bit_width))\n",
    "\n",
    "        return {\n",
    "            \"Si\": S_int\n",
    "        }\n",
    "\n",
    "class TriangleRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        P_bits = [(test_case[\"Pi\"] >> i) & 1 for i in range(self.rule.bit_width)]\n",
    "        CiPrev_bits = [(test_case[\"CiPrev\"] >> i) & 1 for i in range(self.rule.bit_width)]\n",
    "\n",
    "        S = [P_bits[i] ^ CiPrev_bits[i] for i in range(self.rule.bit_width)]\n",
    "\n",
    "        S_int = sum(S[i] << i for i in range(self.rule.bit_width))\n",
    "\n",
    "        return {\n",
    "            \"Si\": S_int\n",
    "        }\n",
    "\n",
    "# Example usage\n",
    "triangle_rule = TriangleRule(bit_width=4)\n",
    "input_ranges_triangle = {\n",
    "    \"Pi\": (0, 15),  # 4-bit range\n",
    "    \"CiPrev\": (0, 15)  # 4-bit range\n",
    "}\n",
    "\n",
    "triangle_tester = TriangleRuleTester(triangle_rule, input_ranges=input_ranges_triangle, num_tests=10)\n",
    "\n",
    "print(\"Testing TriangleRule:\")\n",
    "triangle_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 363,
   "id": "afbfe7ab-803d-4da7-b75f-2ba8464f0ed1",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing BigCircleRule:\n",
      "Test case passed:\n",
      "Input: {'Gi': 8, 'Pi': 9, 'GiPrev': 14, 'PiPrev': 15}\n",
      "Expected: {'G': 8, 'P': 9}\n",
      "Actual: {'G': 8, 'P': 9}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 0, 'Pi': 10, 'GiPrev': 11, 'PiPrev': 13}\n",
      "Expected: {'G': 10, 'P': 8}\n",
      "Actual: {'G': 10, 'P': 8}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 15, 'Pi': 7, 'GiPrev': 5, 'PiPrev': 14}\n",
      "Expected: {'G': 15, 'P': 6}\n",
      "Actual: {'G': 15, 'P': 6}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 0, 'Pi': 9, 'GiPrev': 2, 'PiPrev': 5}\n",
      "Expected: {'G': 0, 'P': 1}\n",
      "Actual: {'G': 0, 'P': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 5, 'Pi': 6, 'GiPrev': 9, 'PiPrev': 7}\n",
      "Expected: {'G': 5, 'P': 6}\n",
      "Actual: {'G': 5, 'P': 6}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 10, 'Pi': 14, 'GiPrev': 3, 'PiPrev': 4}\n",
      "Expected: {'G': 10, 'P': 4}\n",
      "Actual: {'G': 10, 'P': 4}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 7, 'Pi': 7, 'GiPrev': 10, 'PiPrev': 3}\n",
      "Expected: {'G': 7, 'P': 3}\n",
      "Actual: {'G': 7, 'P': 3}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 1, 'Pi': 8, 'GiPrev': 2, 'PiPrev': 13}\n",
      "Expected: {'G': 1, 'P': 8}\n",
      "Actual: {'G': 1, 'P': 8}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 6, 'Pi': 12, 'GiPrev': 1, 'PiPrev': 10}\n",
      "Expected: {'G': 6, 'P': 8}\n",
      "Actual: {'G': 6, 'P': 8}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 7, 'Pi': 8, 'GiPrev': 14, 'PiPrev': 3}\n",
      "Expected: {'G': 15, 'P': 0}\n",
      "Actual: {'G': 15, 'P': 0}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 363,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class BigCircleRule(Rule):\n",
    "    def __init__(self, bit_width=4):\n",
    "        super().__init__(input_vars=[\"Gi\", \"Pi\", \"GiPrev\", \"PiPrev\"], output_vars=[\"G\", \"P\"],\n",
    "                         name=\"BigCircleRule\", pattern=StringMatchPattern(\"big_circle\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        width = self.bit_width\n",
    "        G = [0] * width\n",
    "        P = [0] * width\n",
    "\n",
    "        for i in range(width):\n",
    "            e = (test_case[\"Pi\"] >> i) & 1 & (test_case[\"GiPrev\"] >> i) & 1\n",
    "            G[i] = e | (test_case[\"Gi\"] >> i) & 1\n",
    "            P[i] = (test_case[\"Pi\"] >> i) & 1 & (test_case[\"PiPrev\"] >> i) & 1\n",
    "\n",
    "        G_int = sum(G[i] << i for i in range(width))\n",
    "        P_int = sum(P[i] << i for i in range(width))\n",
    "\n",
    "        return {\n",
    "            \"G\": G_int,\n",
    "            \"P\": P_int\n",
    "        }\n",
    "\n",
    "class BigCircleRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        width = self.rule.bit_width\n",
    "        G = [0] * width\n",
    "        P = [0] * width\n",
    "\n",
    "        for i in range(width):\n",
    "            e = (test_case[\"Pi\"] >> i) & 1 & (test_case[\"GiPrev\"] >> i) & 1\n",
    "            G[i] = e | (test_case[\"Gi\"] >> i) & 1\n",
    "            P[i] = (test_case[\"Pi\"] >> i) & 1 & (test_case[\"PiPrev\"] >> i) & 1\n",
    "\n",
    "        G_int = sum(G[i] << i for i in range(width))\n",
    "        P_int = sum(P[i] << i for i in range(width))\n",
    "\n",
    "        return {\n",
    "            \"G\": G_int,\n",
    "            \"P\": P_int\n",
    "        }\n",
    "\n",
    "# Example usage\n",
    "big_circle_rule = BigCircleRule(bit_width=4)\n",
    "input_ranges_big_circle = {\n",
    "    \"Gi\": (0, 15),  # 4-bit range\n",
    "    \"Pi\": (0, 15),  # 4-bit range\n",
    "    \"GiPrev\": (0, 15),  # 4-bit range\n",
    "    \"PiPrev\": (0, 15)  # 4-bit range\n",
    "}\n",
    "\n",
    "big_circle_tester = BigCircleRuleTester(big_circle_rule, input_ranges=input_ranges_big_circle, num_tests=10)\n",
    "\n",
    "print(\"Testing BigCircleRule:\")\n",
    "big_circle_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 364,
   "id": "460a007b-1051-4b14-a1cc-b9156cd7c932",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing SmallCircleRule:\n",
      "Test case passed:\n",
      "Input: {'Gi': 6}\n",
      "Expected: {'Ci': 6}\n",
      "Actual: {'Ci': 6}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 6}\n",
      "Expected: {'Ci': 6}\n",
      "Actual: {'Ci': 6}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 9}\n",
      "Expected: {'Ci': 9}\n",
      "Actual: {'Ci': 9}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 10}\n",
      "Expected: {'Ci': 10}\n",
      "Actual: {'Ci': 10}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 14}\n",
      "Expected: {'Ci': 14}\n",
      "Actual: {'Ci': 14}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 9}\n",
      "Expected: {'Ci': 9}\n",
      "Actual: {'Ci': 9}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 1}\n",
      "Expected: {'Ci': 1}\n",
      "Actual: {'Ci': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 3}\n",
      "Expected: {'Ci': 3}\n",
      "Actual: {'Ci': 3}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 3}\n",
      "Expected: {'Ci': 3}\n",
      "Actual: {'Ci': 3}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'Gi': 10}\n",
      "Expected: {'Ci': 10}\n",
      "Actual: {'Ci': 10}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 364,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class SmallCircleRule(Rule):\n",
    "    def __init__(self, bit_width=4):\n",
    "        super().__init__(input_vars=[\"Gi\"], output_vars=[\"Ci\"],\n",
    "                         name=\"SmallCircleRule\", pattern=StringMatchPattern(\"small_circle\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        width = self.bit_width\n",
    "        Ci = [(test_case[\"Gi\"] >> i) & 1 for i in range(width)]\n",
    "\n",
    "        Ci_int = sum(Ci[i] << i for i in range(width))\n",
    "\n",
    "        return {\n",
    "            \"Ci\": Ci_int\n",
    "        }\n",
    "\n",
    "class SmallCircleRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        width = self.rule.bit_width\n",
    "        Ci = [(test_case[\"Gi\"] >> i) & 1 for i in range(width)]\n",
    "\n",
    "        Ci_int = sum(Ci[i] << i for i in range(width))\n",
    "\n",
    "        return {\n",
    "            \"Ci\": Ci_int\n",
    "        }\n",
    "\n",
    "# Example usage\n",
    "small_circle_rule = SmallCircleRule(bit_width=4)\n",
    "input_ranges_small_circle = {\n",
    "    \"Gi\": (0, 15)  # 4-bit range\n",
    "}\n",
    "\n",
    "small_circle_tester = SmallCircleRuleTester(small_circle_rule, input_ranges=input_ranges_small_circle, num_tests=10)\n",
    "\n",
    "print(\"Testing SmallCircleRule:\")\n",
    "small_circle_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 365,
   "id": "cb631342-c6b3-40fb-9633-bb6f6c16475e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing SubtractorRule:\n",
      "Test case passed:\n",
      "Input: {'a': 0, 'b': 1, 'bin': 1}\n",
      "Expected: {'diff': 0, 'bout': 1}\n",
      "Actual: {'diff': 0, 'bout': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 0, 'b': 1, 'bin': 1}\n",
      "Expected: {'diff': 0, 'bout': 1}\n",
      "Actual: {'diff': 0, 'bout': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 1, 'b': 0, 'bin': 1}\n",
      "Expected: {'diff': 0, 'bout': 0}\n",
      "Actual: {'diff': 0, 'bout': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 0, 'b': 1, 'bin': 1}\n",
      "Expected: {'diff': 0, 'bout': 1}\n",
      "Actual: {'diff': 0, 'bout': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'a': 0, 'b': 1, 'bin': 1}\n",
      "Expected: {'diff': 0, 'bout': 1}\n",
      "Actual: {'diff': 0, 'bout': 1}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 365,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class SubtractorRule(Rule):\n",
    "    def __init__(self, bit_width=8):\n",
    "        super().__init__(input_vars=[\"a\", \"b\", \"bin\"], output_vars=[\"diff\", \"bout\"],\n",
    "                         name=\"SubtractorRule\", pattern=SubstringPattern(\"subtractor\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        max_val = (1 << self.bit_width) - 1\n",
    "        if \"bin\" in test_case:\n",
    "            diff_val = test_case[\"a\"] - test_case[\"b\"] - test_case[\"bin\"]\n",
    "            if diff_val < 0:\n",
    "                diff_val += (1 << self.bit_width)\n",
    "                bout = 1\n",
    "            else:\n",
    "                bout = 0\n",
    "            outs = {\n",
    "                \"diff\": diff_val & max_val,\n",
    "                \"bout\": bout\n",
    "            }\n",
    "        else:\n",
    "            diff_val = test_case[\"a\"] - test_case[\"b\"]\n",
    "            if diff_val < 0:\n",
    "                diff_val += (1 << self.bit_width)\n",
    "                bout = 1\n",
    "            else:\n",
    "                bout = 0\n",
    "            outs = {\n",
    "                \"diff\": diff_val & max_val,\n",
    "                \"bout\": bout\n",
    "            }\n",
    "        return outs\n",
    "\n",
    "class SubtractorRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        diff_val = test_case[\"a\"] - test_case[\"b\"] - test_case.get(\"bin\", 0)\n",
    "        max_val = (1 << self.rule.bit_width) - 1\n",
    "        if diff_val < 0:\n",
    "            diff_val += (1 << self.rule.bit_width)\n",
    "            bout = 1\n",
    "        else:\n",
    "            bout = 0\n",
    "        return {\n",
    "            \"diff\": diff_val & max_val,\n",
    "            \"bout\": bout\n",
    "        }\n",
    "\n",
    "# Example usage\n",
    "subtractor_rule = SubtractorRule(1)\n",
    "input_ranges_subtractor = {\n",
    "    \"a\": (0, 1),  # Full 1-bit range\n",
    "    \"b\": (0, 1),  # Full 1-bit range\n",
    "    \"bin\": (0, 1)  # Single bit range\n",
    "}\n",
    "\n",
    "subtractor_tester = SubtractorRuleTester(subtractor_rule, input_ranges=input_ranges_subtractor, num_tests=5)\n",
    "print(\"Testing SubtractorRule:\")\n",
    "subtractor_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 366,
   "id": "8252f62b-8577-46ca-9ed5-9184163ebf8b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing MultiplierRule:\n",
      "Test case passed:\n",
      "Input: {'A': 10, 'B': 15}\n",
      "Expected: {'P': 150}\n",
      "Actual: {'P': 150}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'A': 13, 'B': 0}\n",
      "Expected: {'P': 0}\n",
      "Actual: {'P': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'A': 13, 'B': 0}\n",
      "Expected: {'P': 0}\n",
      "Actual: {'P': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'A': 10, 'B': 5}\n",
      "Expected: {'P': 50}\n",
      "Actual: {'P': 50}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'A': 14, 'B': 8}\n",
      "Expected: {'P': 112}\n",
      "Actual: {'P': 112}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 366,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class MultiplierRule(Rule):\n",
    "    def __init__(self, bit_width=4):\n",
    "        super().__init__(input_vars=[\"A\", \"B\"], output_vars=[\"P\"],\n",
    "                         name=\"MultiplierRule\", pattern=SubstringPattern(\"multiplier\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        max_val = (1 << (2 * self.bit_width)) - 1\n",
    "        product = test_case[\"A\"] * test_case[\"B\"]\n",
    "        outs = {\n",
    "            \"P\": product & max_val\n",
    "        }\n",
    "        return outs\n",
    "\n",
    "class MultiplierRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        product = test_case[\"A\"] * test_case[\"B\"]\n",
    "        max_val = (1 << (2 * self.rule.bit_width)) - 1\n",
    "        return {\n",
    "            \"P\": product & max_val\n",
    "        }\n",
    "\n",
    "# Example usage\n",
    "multiplier_rule = MultiplierRule(4)\n",
    "input_ranges_multiplier = {\n",
    "    \"A\": (0, 15),  # 4-bit range\n",
    "    \"B\": (0, 15)   # 4-bit range\n",
    "}\n",
    "\n",
    "multiplier_tester = MultiplierRuleTester(multiplier_rule, input_ranges=input_ranges_multiplier, num_tests=5)\n",
    "print(\"Testing MultiplierRule:\")\n",
    "multiplier_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 367,
   "id": "8f2ff607-9258-467c-b924-18d1c6321f68",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing BoothMultiplierRule:\n",
      "Test case passed:\n",
      "Input: {'X': -80, 'Y': 39}\n",
      "Expected: {'Z': -3120}\n",
      "Actual: {'Z': -3120}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'X': -40, 'Y': -22}\n",
      "Expected: {'Z': 880}\n",
      "Actual: {'Z': 880}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'X': -126, 'Y': -7}\n",
      "Expected: {'Z': 882}\n",
      "Actual: {'Z': 882}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'X': 13, 'Y': 37}\n",
      "Expected: {'Z': 481}\n",
      "Actual: {'Z': 481}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'X': -72, 'Y': -16}\n",
      "Expected: {'Z': 1152}\n",
      "Actual: {'Z': 1152}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 367,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class BoothMultiplierRule(Rule):\n",
    "    def __init__(self, bit_width=8):\n",
    "        super().__init__(input_vars=[\"X\", \"Y\"], output_vars=[\"Z\"],\n",
    "                         name=\"BoothMultiplierRule\", pattern=StringMatchPattern(\"booth_multiplier\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        max_val = (1 << (2 * self.bit_width)) - 1\n",
    "\n",
    "        multiplicand = test_case[\"X\"]\n",
    "        multiplier = test_case[\"Y\"]\n",
    "        product = multiplicand * multiplier\n",
    "\n",
    "        # Handle signed 2*N-bit product adjustment\n",
    "        if product >= (1 << (2 * self.bit_width - 1)):\n",
    "            product -= (1 << (2 * self.bit_width))\n",
    "        elif product < -(1 << (2 * self.bit_width - 1)):\n",
    "            product += (1 << (2 * self.bit_width))\n",
    "\n",
    "        outs = {\n",
    "            \"Z\": product\n",
    "        }\n",
    "        return outs\n",
    "\n",
    "class BoothMultiplierRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        multiplicand = test_case[\"X\"]\n",
    "        multiplier = test_case[\"Y\"]\n",
    "        product = multiplicand * multiplier\n",
    "        max_val = (1 << (2 * self.rule.bit_width)) - 1\n",
    "\n",
    "        # Handle signed 2*N-bit product adjustment\n",
    "        if product >= (1 << (2 * self.rule.bit_width - 1)):\n",
    "            product -= (1 << (2 * self.rule.bit_width))\n",
    "        elif product < -(1 << (2 * self.rule.bit_width - 1)):\n",
    "            product += (1 << (2 * self.rule.bit_width))\n",
    "\n",
    "        return {\n",
    "            \"Z\": product\n",
    "        }\n",
    "\n",
    "# Example usage\n",
    "booth_multiplier_rule = BoothMultiplierRule(8)\n",
    "input_ranges_booth_multiplier = {\n",
    "    \"X\": (-128, 127),  # 8-bit signed range for X\n",
    "    \"Y\": (-128, 127)   # 8-bit signed range for Y\n",
    "}\n",
    "\n",
    "booth_multiplier_tester = BoothMultiplierRuleTester(booth_multiplier_rule, input_ranges=input_ranges_booth_multiplier, num_tests=5)\n",
    "print(\"Testing BoothMultiplierRule:\")\n",
    "booth_multiplier_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 368,
   "id": "be06d51a-863c-4e4f-bfbc-b57a3bed615c",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing RestoringDividerRule:\n",
      "Test case passed:\n",
      "Input: {'X': 6, 'Y': 5}\n",
      "Expected: {'quot': 1, 'rem': 1}\n",
      "Actual: {'quot': 1, 'rem': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'X': 5, 'Y': 10}\n",
      "Expected: {'quot': 0, 'rem': 5}\n",
      "Actual: {'quot': 0, 'rem': 5}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'X': 1, 'Y': 4}\n",
      "Expected: {'quot': 0, 'rem': 1}\n",
      "Actual: {'quot': 0, 'rem': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'X': 3, 'Y': 9}\n",
      "Expected: {'quot': 0, 'rem': 3}\n",
      "Actual: {'quot': 0, 'rem': 3}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'X': 11, 'Y': 12}\n",
      "Expected: {'quot': 0, 'rem': 11}\n",
      "Actual: {'quot': 0, 'rem': 11}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 368,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class RestoringDividerRule(Rule):\n",
    "    def __init__(self, bit_width=8):\n",
    "        super().__init__(input_vars=[\"X\", \"Y\"], output_vars=[\"quot\", \"rem\"],\n",
    "                         name=\"RestoringDividerRule\", pattern=StringMatchPattern(\"restoring_divider\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        divisor = test_case[\"Y\"]\n",
    "        dividend = test_case[\"X\"]\n",
    "\n",
    "        # Handle division by zero\n",
    "        if divisor == 0:\n",
    "            quotient = (1 << self.bit_width) - 1  # Set quotient to maximum value for divide by zero case\n",
    "            remainder = dividend  # Set remainder as the dividend\n",
    "        else:\n",
    "            quotient = dividend // divisor\n",
    "            remainder = dividend % divisor\n",
    "\n",
    "        outs = {\n",
    "            \"quot\": quotient,\n",
    "            \"rem\": remainder\n",
    "        }\n",
    "        return outs\n",
    "\n",
    "class RestoringDividerRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        divisor = test_case[\"Y\"]\n",
    "        dividend = test_case[\"X\"]\n",
    "\n",
    "        # Handle division by zero\n",
    "        if divisor == 0:\n",
    "            quotient = (1 << self.rule.bit_width) - 1  # Set quotient to maximum value for divide by zero case\n",
    "            remainder = dividend  # Set remainder as the dividend\n",
    "        else:\n",
    "            quotient = dividend // divisor\n",
    "            remainder = dividend % divisor\n",
    "\n",
    "        return {\n",
    "            \"quot\": quotient,\n",
    "            \"rem\": remainder\n",
    "        }\n",
    "\n",
    "restoring_divider_rule = RestoringDividerRule(4)\n",
    "\n",
    "# Define input ranges for 8-bit signed values\n",
    "input_ranges_restoring_divider = {\n",
    "    \"X\": (0, 15),  # 8-bit signed range for X\n",
    "    \"Y\": (1, 15)   # 8-bit signed range for Y\n",
    "}\n",
    "\n",
    "# Create a tester for the rule\n",
    "restoring_divider_tester = RestoringDividerRuleTester(restoring_divider_rule, input_ranges=input_ranges_restoring_divider, num_tests=5)\n",
    "\n",
    "# Run the verification process\n",
    "print(\"Testing RestoringDividerRule:\")\n",
    "restoring_divider_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 369,
   "id": "fd8ae262-5d66-4b00-bae5-ed0da7d62590",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing LogicalShifterRule:\n",
      "Test case passed:\n",
      "Input: {'data_in': 1, 'shift_amount': 0, 'direction': 1}\n",
      "Expected: {'data_out': 1}\n",
      "Actual: {'data_out': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': 4, 'shift_amount': 0, 'direction': 1}\n",
      "Expected: {'data_out': 4}\n",
      "Actual: {'data_out': 4}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': 1, 'shift_amount': 1, 'direction': 1}\n",
      "Expected: {'data_out': 0}\n",
      "Actual: {'data_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': 14, 'shift_amount': 2, 'direction': 0}\n",
      "Expected: {'data_out': 8}\n",
      "Actual: {'data_out': 8}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': 8, 'shift_amount': 3, 'direction': 0}\n",
      "Expected: {'data_out': 0}\n",
      "Actual: {'data_out': 0}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 369,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class LogicalShifterRule(Rule):\n",
    "    def __init__(self, bit_width=4):\n",
    "        super().__init__(input_vars=[\"data_in\", \"shift_amount\", \"direction\"], output_vars=[\"data_out\"],\n",
    "                         name=\"LogicalShifterRule\", pattern=StringMatchPattern(\"logic_shifter\"), bit_width=bit_width)\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        max_val = (1 << self.bit_width) - 1\n",
    "        if test_case[\"direction\"] == 0:\n",
    "            result = (test_case[\"data_in\"] << test_case[\"shift_amount\"]) & max_val\n",
    "        else:  # right shift\n",
    "            result = (test_case[\"data_in\"] >> test_case[\"shift_amount\"]) & max_val\n",
    "\n",
    "        outs = {\n",
    "            \"data_out\": result\n",
    "        }\n",
    "        return outs\n",
    "\n",
    "class LogicalShifterRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        max_val = (1 << self.rule.bit_width) - 1\n",
    "        if test_case[\"direction\"] == 0:\n",
    "            result = (test_case[\"data_in\"] << test_case[\"shift_amount\"]) & max_val\n",
    "        else:  # right shift\n",
    "            result = (test_case[\"data_in\"] >> test_case[\"shift_amount\"]) & max_val\n",
    "        \n",
    "        return {\n",
    "            \"data_out\": result\n",
    "        }\n",
    "\n",
    "# Example usage\n",
    "logical_shifter_rule = LogicalShifterRule(4)\n",
    "input_ranges_shifter = {\n",
    "    \"data_in\": (0, 15),         # 4-bit range\n",
    "    \"shift_amount\": (0, 3),      # Shift amount limited by bit width\n",
    "    \"direction\": [0, 1]  # Shift direction\n",
    "}\n",
    "\n",
    "logical_shifter_tester = LogicalShifterRuleTester(logical_shifter_rule, input_ranges=input_ranges_shifter, num_tests=5)\n",
    "print(\"Testing LogicalShifterRule:\")\n",
    "logical_shifter_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 370,
   "id": "d2a714a3-863e-4812-8196-259bb77ca907",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Input ranges: {'data_in': (-2, 1), 'shift_amount': (0, 1), 'direction': (0, 1)}\n",
      "Testing ArithmeticShifterRule:\n",
      "Test case passed:\n",
      "Input: {'data_in': 1, 'shift_amount': 0, 'direction': 1}\n",
      "Expected: {'data_out': 1}\n",
      "Actual: {'data_out': 1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': -1, 'shift_amount': 0, 'direction': 0}\n",
      "Expected: {'data_out': -1}\n",
      "Actual: {'data_out': -1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': -1, 'shift_amount': 0, 'direction': 0}\n",
      "Expected: {'data_out': -1}\n",
      "Actual: {'data_out': -1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': 0, 'shift_amount': 1, 'direction': 1}\n",
      "Expected: {'data_out': 0}\n",
      "Actual: {'data_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': -1, 'shift_amount': 1, 'direction': 1}\n",
      "Expected: {'data_out': -1}\n",
      "Actual: {'data_out': -1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': 0, 'shift_amount': 0, 'direction': 0}\n",
      "Expected: {'data_out': 0}\n",
      "Actual: {'data_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': 0, 'shift_amount': 1, 'direction': 0}\n",
      "Expected: {'data_out': 0}\n",
      "Actual: {'data_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': 0, 'shift_amount': 0, 'direction': 0}\n",
      "Expected: {'data_out': 0}\n",
      "Actual: {'data_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': 1, 'shift_amount': 1, 'direction': 0}\n",
      "Expected: {'data_out': -2}\n",
      "Actual: {'data_out': -2}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': -1, 'shift_amount': 0, 'direction': 0}\n",
      "Expected: {'data_out': -1}\n",
      "Actual: {'data_out': -1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': 0, 'shift_amount': 0, 'direction': 1}\n",
      "Expected: {'data_out': 0}\n",
      "Actual: {'data_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': 0, 'shift_amount': 0, 'direction': 0}\n",
      "Expected: {'data_out': 0}\n",
      "Actual: {'data_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': -2, 'shift_amount': 1, 'direction': 0}\n",
      "Expected: {'data_out': 0}\n",
      "Actual: {'data_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': -1, 'shift_amount': 0, 'direction': 1}\n",
      "Expected: {'data_out': -1}\n",
      "Actual: {'data_out': -1}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': -2, 'shift_amount': 1, 'direction': 0}\n",
      "Expected: {'data_out': 0}\n",
      "Actual: {'data_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'data_in': -1, 'shift_amount': 0, 'direction': 1}\n",
      "Expected: {'data_out': -1}\n",
      "Actual: {'data_out': -1}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 370,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class ArithmeticShifterRule(Rule):\n",
    "    def __init__(self, bit_width=32):\n",
    "        super().__init__(input_vars=[\"data_in\", \"shift_amount\", \"direction\"], output_vars=[\"data_out\"],\n",
    "                         name=\"ArithmeticShifterRule\", pattern=StringMatchPattern(\"arithmetic_shifter\"))\n",
    "        self.bit_width = bit_width\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        a = test_case[\"data_in\"]\n",
    "        shift = test_case[\"shift_amount\"]\n",
    "        direction = test_case[\"direction\"]\n",
    "\n",
    "        # Convert input `a` to a binary string (signed format)\n",
    "        binary_str = to_binary_string(a, self.bit_width, \"signed\")\n",
    "\n",
    "        # Perform the shift\n",
    "        if shift == 0:\n",
    "            result_bin = binary_str  # No shift needed\n",
    "        else:\n",
    "            if direction == 0:\n",
    "                # Logical left shift\n",
    "                result_bin = binary_str[shift:] + '0' * shift\n",
    "                result_bin = result_bin[:self.bit_width]  # Trim to the bit width\n",
    "            else:\n",
    "                # Arithmetic right shift: Keep sign extension for negative numbers\n",
    "                sign_bit = binary_str[0]\n",
    "                result_bin = sign_bit * shift + binary_str[:-shift]\n",
    "                result_bin = result_bin[-self.bit_width:]  # Ensure it's the correct bit width\n",
    "\n",
    "        # Convert the binary string result back to an integer (signed)\n",
    "        if result_bin[0] == '1':  # If it's a negative number in two's complement\n",
    "            result_int = int(result_bin, 2) - (1 << self.bit_width)\n",
    "        else:\n",
    "            result_int = int(result_bin, 2)\n",
    "\n",
    "        outs = {\n",
    "            \"data_out\": result_int\n",
    "        }\n",
    "        return outs\n",
    "\n",
    "class ArithmeticShifterTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        a = test_case[\"data_in\"]\n",
    "        shift = test_case[\"shift_amount\"]\n",
    "        direction = test_case[\"direction\"]\n",
    "\n",
    "        # Convert input `a` to a binary string (signed format)\n",
    "        binary_str = to_binary_string(a, self.rule.bit_width, \"signed\")\n",
    "\n",
    "        # Perform the shift\n",
    "        if shift == 0:\n",
    "            result_bin = binary_str  # No shift needed\n",
    "        else:\n",
    "            if direction == 0:\n",
    "                # Logical left shift\n",
    "                result_bin = binary_str[shift:] + '0' * shift\n",
    "                result_bin = result_bin[:self.rule.bit_width]  # Trim to bit width\n",
    "            else:\n",
    "                # Arithmetic right shift (sign extension for negative numbers)\n",
    "                sign_bit = binary_str[0]\n",
    "                result_bin = sign_bit * shift + binary_str[:-shift]\n",
    "                result_bin = result_bin[-self.rule.bit_width:]  # Trim to bit width\n",
    "\n",
    "        # Convert binary string result back to integer (signed)\n",
    "        if result_bin[0] == '1':  # If negative in two's complement\n",
    "            result_int = int(result_bin, 2) - (1 << self.rule.bit_width)\n",
    "        else:\n",
    "            result_int = int(result_bin, 2)\n",
    "\n",
    "        return {\"data_out\": result_int}\n",
    "\n",
    "# Example usage\n",
    "bit_width = 2\n",
    "max_bit = bit_width - 1\n",
    "arithmetic_shifter_rule = ArithmeticShifterRule(bit_width=bit_width)\n",
    "input_ranges_shifter = {\n",
    "    \"data_in\": (-(1 << max_bit), (1 << max_bit) - 1),  # 8-bit signed range\n",
    "    \"shift_amount\": (0, max_bit),   # Valid shift amounts for 8-bit\n",
    "    \"direction\": (0, 1)  # Shift directions\n",
    "}\n",
    "print(\"Input ranges:\", input_ranges_shifter)\n",
    "# Example testing\n",
    "arithmetic_shifter_tester = ArithmeticShifterTester(arithmetic_shifter_rule, input_ranges=input_ranges_shifter, num_tests=16)\n",
    "print(\"Testing ArithmeticShifterRule:\")\n",
    "arithmetic_shifter_tester.verify_results()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 371,
   "id": "9de7b51d-53f7-416b-99ad-0fc1cac69ed8",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testing ConditionalShifterRule:\n",
      "Test case passed:\n",
      "Input: {'signed_data_in': 21, 'unsigned_data_in': 241, 'shift_amount': 2, 'shifter_sel': 0, 'direction': 1}\n",
      "Expected: {'data_out': 5}\n",
      "Actual: {'data_out': 5}\n",
      "\n",
      "Test case failed:\n",
      "Input: {'signed_data_in': -88, 'unsigned_data_in': 127, 'shift_amount': 7, 'shifter_sel': 0, 'direction': 1}\n",
      "Expected: {'data_out': -1}\n",
      "Actual: {'data_out': 255}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'signed_data_in': -16, 'unsigned_data_in': 188, 'shift_amount': 0, 'shifter_sel': 1, 'direction': 0}\n",
      "Expected: {'data_out': 188}\n",
      "Actual: {'data_out': 188}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'signed_data_in': -29, 'unsigned_data_in': 57, 'shift_amount': 0, 'shifter_sel': 1, 'direction': 0}\n",
      "Expected: {'data_out': 57}\n",
      "Actual: {'data_out': 57}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'signed_data_in': -9, 'unsigned_data_in': 64, 'shift_amount': 3, 'shifter_sel': 1, 'direction': 0}\n",
      "Expected: {'data_out': 0}\n",
      "Actual: {'data_out': 0}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'signed_data_in': -35, 'unsigned_data_in': 64, 'shift_amount': 6, 'shifter_sel': 0, 'direction': 0}\n",
      "Expected: {'data_out': 64}\n",
      "Actual: {'data_out': 64}\n",
      "\n",
      "Test case failed:\n",
      "Input: {'signed_data_in': 76, 'unsigned_data_in': 194, 'shift_amount': 4, 'shifter_sel': 0, 'direction': 0}\n",
      "Expected: {'data_out': -64}\n",
      "Actual: {'data_out': 192}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'signed_data_in': -121, 'unsigned_data_in': 195, 'shift_amount': 4, 'shifter_sel': 1, 'direction': 0}\n",
      "Expected: {'data_out': 48}\n",
      "Actual: {'data_out': 48}\n",
      "\n",
      "Test case passed:\n",
      "Input: {'signed_data_in': -114, 'unsigned_data_in': 118, 'shift_amount': 3, 'shifter_sel': 1, 'direction': 1}\n",
      "Expected: {'data_out': 14}\n",
      "Actual: {'data_out': 14}\n",
      "\n",
      "Test case failed:\n",
      "Input: {'signed_data_in': -93, 'unsigned_data_in': 212, 'shift_amount': 6, 'shifter_sel': 0, 'direction': 1}\n",
      "Expected: {'data_out': -2}\n",
      "Actual: {'data_out': 254}\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "False"
      ]
     },
     "execution_count": 371,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class ConditionalShifterRule(Rule):\n",
    "    def __init__(self, bit_width=32):\n",
    "        super().__init__(input_vars=[\"signed_data_in\", \"unsigned_data_in\", \"shift_amount\", \"shifter_sel\", \"direction\"],\n",
    "                         output_vars=[\"data_out\"],\n",
    "                         name=\"ConditionalShifterRule\", pattern=StringMatchPattern(\"conditional_shifter\"))\n",
    "        self.bit_width = bit_width\n",
    "        self.logical_shifter = LogicalShifterRule(bit_width=self.bit_width)  # Use the LogicalShifterRule\n",
    "        self.arithmetic_shifter = ArithmeticShifterRule(bit_width=self.bit_width)  # Use the ArithmeticShifterRule\n",
    "\n",
    "    def generate_expected(self, test_case):\n",
    "        shift_amount = test_case[\"shift_amount\"]\n",
    "        direction = test_case[\"direction\"]\n",
    "        \n",
    "        if test_case[\"shifter_sel\"] == 0:\n",
    "            # Use Arithmetic Shifter\n",
    "            return self.arithmetic_shifter.generate_expected({\n",
    "                \"data_in\": test_case[\"signed_data_in\"],\n",
    "                \"shift_amount\": shift_amount,\n",
    "                \"direction\": direction\n",
    "            })\n",
    "        elif test_case[\"shifter_sel\"] == 1:\n",
    "            # Use Logical Shifter\n",
    "            return self.logical_shifter.generate_expected({\n",
    "                \"data_in\": test_case[\"unsigned_data_in\"],\n",
    "                \"shift_amount\": shift_amount,\n",
    "                \"direction\": direction\n",
    "            })\n",
    "        else:\n",
    "            # Default to logical shifter if unspecified (same as shifter_sel == 1)\n",
    "            return self.logical_shifter.generate_expected({\n",
    "                \"data_in\": test_case[\"unsigned_data_in\"],\n",
    "                \"shift_amount\": shift_amount,\n",
    "                \"direction\": direction\n",
    "            })\n",
    "\n",
    "class ConditionalShifterRuleTester(RuleTester):\n",
    "    def __init__(self, rule, input_ranges=None, num_tests=100):\n",
    "        super().__init__(rule, input_ranges, num_tests)\n",
    "\n",
    "    def run_simulation(self, test_case):\n",
    "        signed_data_in = test_case[\"signed_data_in\"]\n",
    "        unsigned_data_in = test_case[\"unsigned_data_in\"]\n",
    "        shift_amount = test_case[\"shift_amount\"]\n",
    "        shifter_sel = test_case[\"shifter_sel\"]\n",
    "        direction = test_case[\"direction\"]\n",
    "        \n",
    "        if shifter_sel == 0:\n",
    "            # Arithmetic Shifter (signed data)\n",
    "            if direction == 0:\n",
    "                result = signed_data_in << shift_amount  # Logical left shift\n",
    "            else:\n",
    "                result = signed_data_in >> shift_amount  # Arithmetic right shift\n",
    "                if signed_data_in < 0:\n",
    "                    result |= ((1 << self.rule.bit_width) - 1) << (self.rule.bit_width - shift_amount)\n",
    "        elif shifter_sel == 1:\n",
    "            # Logical Shifter (unsigned data)\n",
    "            if direction == 0:\n",
    "                result = unsigned_data_in << shift_amount  # Logical left shift\n",
    "            else:\n",
    "                result = unsigned_data_in >> shift_amount  # Logical right shift\n",
    "        else:\n",
    "            # Default to logical shifter if unspecified (same as shifter_sel == 1)\n",
    "            if direction == 0:\n",
    "                result = unsigned_data_in << shift_amount\n",
    "            else:\n",
    "                result = unsigned_data_in >> shift_amount\n",
    "\n",
    "        # Mask the result to fit within the bit width\n",
    "        max_val = (1 << self.rule.bit_width) - 1\n",
    "        result &= max_val\n",
    "        \n",
    "        return {\"data_out\": result}\n",
    "\n",
    "# Testing example for the updated ConditionalShifterRule\n",
    "conditional_shifter_rule = ConditionalShifterRule(bit_width=8)\n",
    "input_ranges_conditional_shifter = {\n",
    "    \"signed_data_in\": (-(1 << 7), (1 << 7) - 1),  # 8-bit signed range\n",
    "    \"unsigned_data_in\": (0, 255),                 # 8-bit unsigned range\n",
    "    \"shift_amount\": (0, 7),                       # Valid shift amounts for 8-bit\n",
    "    \"shifter_sel\": (0, 1),                        # Select between arithmetic and logical shifter\n",
    "    \"direction\": (0, 1)                           # Shift directions\n",
    "}\n",
    "\n",
    "# Tester class remains the same, just use the updated ConditionalShifterRule\n",
    "conditional_shifter_tester = ConditionalShifterRuleTester(conditional_shifter_rule, input_ranges=input_ranges_conditional_shifter, num_tests=10)\n",
    "print(\"Testing ConditionalShifterRule:\")\n",
    "conditional_shifter_tester.verify_results()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "91b1eb44-3167-4810-933c-95f24be23871",
   "metadata": {},
   "source": [
    "## Generate_Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 372,
   "id": "169764d1-b4d1-478f-a57a-f0dfb12120e8",
   "metadata": {},
   "outputs": [],
   "source": [
    "def parse_binary_string(bin_str):\n",
    "    match = re.match(r\"(\\d+)'b([01]+)\", bin_str)\n",
    "    if match:\n",
    "        return int(match.group(2), 2)\n",
    "    return int(bin_str, 2)\n",
    "\n",
    "def assign_rules_to_tests(rules, test_cases, component_details):\n",
    "    expected_values = []\n",
    "    rules_used = []\n",
    "    for test_case in test_cases:\n",
    "        if type(list(test_case.values())[0]) == str:\n",
    "            cleaned_test_case = {k: int(v[3:], 2) for k, v in test_case.items()}\n",
    "        else:\n",
    "            cleaned_test_case = test_case\n",
    "\n",
    "        #print(test_case, cleaned_test_case)\n",
    "        #time.sleep(2)\n",
    "        \n",
    "        filename = component_details['component_name']  # Assuming component_name is the filename here\n",
    "        for rule in rules:\n",
    "            if isinstance(rule.pattern, SubstringPattern):\n",
    "                if rule.pattern.exact_match(filename) or any(isinstance(other_rule.pattern, StringMatchPattern) and other_rule.pattern.matches(filename) for other_rule in rules):\n",
    "                    continue\n",
    "\n",
    "            #print(rule, rule.name, filename, rule.matches(filename), rule.name == filename)\n",
    "            if rule.matches(filename):\n",
    "                #print(f\"{rule.name} being used on {filename}\")\n",
    "                #print(test_case)\n",
    "                expected_value = rule.generate_expected(cleaned_test_case)\n",
    "                #print(cleaned_test_case, expected_value)\n",
    "                #time.sleep(1)\n",
    "                expected_values.append(expected_value)\n",
    "                rules_used.append(rule.name)\n",
    "                break\n",
    "\n",
    "    rules_used = list(set(rules_used))\n",
    "    print(\"Rules used:\", rules_used)\n",
    "\n",
    "    component_details['rules'] = rules_used\n",
    "    return expected_values\n",
    "\n",
    "\"\"\"\n",
    "rules = [AdderRule(), SubtractorRule()]\n",
    "test_cases = [\n",
    "    {\"a\": \"3'b001\", \"b\": \"3'b011\", \"cin\": \"1'b0\"},\n",
    "    {\"a\": \"3'b111\", \"b\": \"3'b101\", \"cin\": \"1'b1\"},\n",
    "    {\"a\": \"3'b010\", \"b\": \"3'b100\", \"cin\": \"1'b0\"}\n",
    "]\n",
    "component_details = {'component_name': 'adder_component'}\n",
    "\"\"\"\n",
    "rules = [AdderSubtractorRule(bit_width=1)]\n",
    "\n",
    "# Define the test cases to match the format expected by the rule\n",
    "test_cases = [\n",
    "    {\"cin\": 0, \"i0\": 1, \"i1\": 1},\n",
    "    {\"cin\": 1, \"i0\": 1, \"i1\": 0},\n",
    "    {\"cin\": 0, \"i0\": 0, \"i1\": 0},\n",
    "    {\"cin\": 0, \"i0\": 0, \"i1\": 0},\n",
    "    {\"cin\": 1, \"i0\": 0, \"i1\": 1},\n",
    "    {\"cin\": 0, \"i0\": 1, \"i1\": 0},\n",
    "    {\"cin\": 0, \"i0\": 1, \"i1\": 1},\n",
    "    {\"cin\": 0, \"i0\": 0, \"i1\": 0},\n",
    "    {\"cin\": 1, \"i0\": 1, \"i1\": 1},\n",
    "    {\"cin\": 1, \"i0\": 1, \"i1\": 1}\n",
    "]\n",
    "\n",
    "# Define the component details\n",
    "#component_details = {'component_name': 'adder_subtractor'}\n",
    "#expected_values = assign_rules_to_tests(rules, test_cases, component_details)\n",
    "#print(expected_values, component_details)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 373,
   "id": "0f022cb0-dbda-467b-8e15-273cd0fa3211",
   "metadata": {},
   "outputs": [],
   "source": [
    "def timing_wrapper(func):\n",
    "    @functools.wraps(func)\n",
    "    def wrapper(*args, **kwargs):\n",
    "        start_time = time.time()\n",
    "        num_tests = func(*args, **kwargs)\n",
    "        end_time = time.time()\n",
    "        elapsed_time = end_time - start_time\n",
    "\n",
    "        log_entry = {\n",
    "            \"function\": func.__name__,\n",
    "            \"args\": args,\n",
    "            \"kwargs\": kwargs,\n",
    "            \"elapsed_time\": elapsed_time,\n",
    "            \"num_tests\": num_tests,\n",
    "            \"timestamp\": datetime.now().strftime(\"%Y-%m-%d %H:%M:%S\")\n",
    "        }\n",
    "\n",
    "        with open(f\"{func.__name__}_timing_logs.json\", \"a\") as log_file:\n",
    "            json.dump(log_entry, log_file)\n",
    "            log_file.write(\"\\n\")\n",
    "\n",
    "        return result\n",
    "    return wrapper"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 374,
   "id": "1b4a7808-fa64-4df4-86ce-589d81829590",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Predicted time for 10000 tests: 37.591123912435904s (avg: 0.0037591123912435907s, std: 0.003413055119860274s)\n",
      "Recommended test depth for 1 min: 1.0, 10000/10000 tests to be executed.\n"
     ]
    }
   ],
   "source": [
    "def predict_execution_time(function_name, num_tests, num_logs=100):\n",
    "    with open(f\"{function_name}_timing_logs.json\", \"r\") as log_file:\n",
    "        logs = [json.loads(line) for line in log_file]\n",
    "\n",
    "    if not logs:\n",
    "        return None\n",
    "\n",
    "    # Get the top num_logs logs with the largest num_tests\n",
    "    top_logs = heapq.nlargest(num_logs, logs, key=lambda log: log[\"num_tests\"] if not log[\"num_tests\"] is None else 0)\n",
    "\n",
    "    total_times = [log[\"elapsed_time\"] for log in top_logs]\n",
    "    total_tests = [log[\"num_tests\"] for log in top_logs]\n",
    "    avg_time_per_test = statistics.mean([t / n for t, n in zip(total_times, total_tests) if n > 0])\n",
    "    std_dev = statistics.stdev([t / n for t, n in zip(total_times, total_tests) if n > 0]) if len(top_logs) > 1 else 0\n",
    "\n",
    "    predicted_time = avg_time_per_test * num_tests\n",
    "    return predicted_time, avg_time_per_test, std_dev\n",
    "\n",
    "def recommend_test_depth(time_limit, avg_time_per_test, num_possible_tests):\n",
    "    max_tests = time_limit / avg_time_per_test\n",
    "    test_depth = max_tests / num_possible_tests\n",
    "    \n",
    "    return np.clip([test_depth], a_min=0.0, a_max=1.0)[0], np.clip([int(max_tests)], a_min=1, a_max=num_possible_tests)[0]\n",
    "\n",
    "num_tests = 10000\n",
    "predicted_time, avg_time, std_dev = predict_execution_time(\"run_single_testbench\", num_tests)\n",
    "print(f\"Predicted time for {num_tests} tests: {predicted_time}s (avg: {avg_time}s, std: {std_dev}s)\")\n",
    "\n",
    "recommended_depth, max_tests = recommend_test_depth(60, avg_time, num_tests)\n",
    "print(f\"Recommended test depth for 1 min: {recommended_depth}, {max_tests}/{num_tests} tests to be executed.\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 375,
   "id": "fe30e6ab-153b-4fec-ad1d-d853fbd4cedb",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parameter Names: ['N', 'WIDTH']\n",
      "Total Combinations: 10\n",
      "Parameter Combinations: [(1, 1), (2, 1), (2, 2), (3, 1), (3, 2), (3, 3), (4, 1), (4, 2), (4, 3), (4, 4)]\n",
      "Parameter Names: ['N']\n",
      "Total Combinations: 8\n",
      "Parameter Combinations: [(1,), (2,), (3,), (4,), (5,), (6,), (7,), (8,)]\n",
      "Parameter Names: []\n",
      "Total Combinations: 1\n",
      "Parameter Combinations: [()]\n"
     ]
    }
   ],
   "source": [
    "def get_param_combs(component_name, parameter_ranges, constraints=None):\n",
    "    # Special case:\n",
    "    #if component_name == \"kogge_stone_adder\":\n",
    "    #    return ['N'], [(8,), (16,), (32,), (64,)], 4\n",
    "    \n",
    "    param_names = [param[0] for param in parameter_ranges]\n",
    "    param_values = [range(param[1][0], param[1][1] + 1) for param in parameter_ranges]\n",
    "    \n",
    "    param_combinations = list(itertools.product(*param_values))\n",
    "    \n",
    "    if constraints and component_name in constraints:\n",
    "        constraint_func = constraints[component_name]\n",
    "        param_combinations = [comb for comb in param_combinations if constraint_func(*comb)]\n",
    "    \n",
    "    total_combinations = len(param_combinations)\n",
    "    \n",
    "    return param_names, param_combinations, total_combinations\n",
    "\n",
    "def constraint(N, WIDTH):\n",
    "    return WIDTH <= N\n",
    "\n",
    "constraints = {\"csa\": constraint}\n",
    "\n",
    "parameter_ranges = [('N', (1, 4)), ('WIDTH', (1, 8))]\n",
    "param_names, param_combinations, total_combinations = get_param_combs(\"csa\", parameter_ranges, constraints)\n",
    "print(f\"Parameter Names: {param_names}\")\n",
    "print(f\"Total Combinations: {total_combinations}\")\n",
    "print(\"Parameter Combinations:\", param_combinations)\n",
    "\n",
    "parameter_ranges = [('N', (1, 8))]\n",
    "param_names, param_combinations, total_combinations = get_param_combs(\"rca\", parameter_ranges, constraints)\n",
    "print(f\"Parameter Names: {param_names}\")\n",
    "print(f\"Total Combinations: {total_combinations}\")\n",
    "print(\"Parameter Combinations:\", param_combinations)\n",
    "\n",
    "parameter_ranges = []\n",
    "param_names, param_combinations, total_combinations = get_param_combs(\"fa\", parameter_ranges, constraints)\n",
    "print(f\"Parameter Names: {param_names}\")\n",
    "print(f\"Total Combinations: {total_combinations}\")\n",
    "print(\"Parameter Combinations:\", param_combinations)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 376,
   "id": "69ae5da0-3721-42c1-97cb-683d34dc05f5",
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_verilog_tb():\n",
    "    ..."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 377,
   "id": "fdae6823-67ad-446c-a9d0-ac4c39617106",
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_uvm_tb():\n",
    "    ..."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 378,
   "id": "1c317173-153f-4a0a-9d7d-58cebd70209c",
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_testbench(component_name, parameter_ranges=[], rules=[], subs=False, \n",
    "                       time_limit=10, component_dir=None, param_constraints=None, input_constraints=None, \n",
    "                       clk_period=10, operation_delay=10, rule_delay=None, min_params=1, \n",
    "                       clk_names=None, rst_names=None, start_names=None, valid_names=None):\n",
    "    \n",
    "    print(\"Generating testbench for\", component_name)\n",
    "    if component_dir is None:\n",
    "        component_dir = find_component_directory(component_name)\n",
    "\n",
    "    if not component_dir:\n",
    "        raise FileNotFoundError(f\"Component directory for {component_details['component_name']} not found.\")\n",
    "        \n",
    "    details_filename = os.path.join(component_dir, f'{component_name}_details.json')\n",
    "    with open(details_filename) as f:\n",
    "        original_component_details = json.load(f)\n",
    "\n",
    "    param_names, param_combinations, total_combinations = get_param_combs(component_name, parameter_ranges, param_constraints)\n",
    "    print(f\"Parameter Names: {param_names}\")\n",
    "    print(f\"Total Parameter Combinations: {total_combinations}\")\n",
    "    print(\"Parameter Combinations:\", param_combinations)\n",
    "\n",
    "    is_sequential = original_component_details.get(\"mode\", \"combinational\") == \"sequential\"\n",
    "    print(\"Circuit type:\", 'sequential' if is_sequential else 'combinational')\n",
    "\n",
    "    # Generate separate TB for every parameter combination\n",
    "    for param_comb in param_combinations:\n",
    "        print(\"Param Combination:\", param_comb)\n",
    "\n",
    "        component_details = json.loads(json.dumps(original_component_details))\n",
    "\n",
    "        param_combs = []\n",
    "        for k in range(len(param_comb)):\n",
    "            param_combs.append((param_names[k], param_comb[k]))\n",
    "\n",
    "        #print(param_combs)\n",
    "        N_val = 1\n",
    "        for p in param_combs:\n",
    "            if 'N' in p:\n",
    "                N_val = p[1]\n",
    "                break\n",
    "\n",
    "        #print(N_val)\n",
    "                \n",
    "        component_details['param_comb'] = param_combs\n",
    "\n",
    "        if start_names:\n",
    "            start_list = [inp[4] for inp in component_details['inputs'] if inp[4] in start_names[component_name]]\n",
    "            start_present = (bool(start_list), len(start_list), start_list)\n",
    "        else:\n",
    "            start_list = [inp[4] for inp in component_details['inputs'] if inp[4] == 'start']\n",
    "            start_present = (bool(start_list), len(start_list), start_list)\n",
    "            \n",
    "        if valid_names:\n",
    "            valid_list = [inp[4] for inp in component_details['outputs'] if inp[4] in valid_names[component_name]]\n",
    "            valid_present = (bool(valid_list), len(valid_list), valid_list)\n",
    "        else:\n",
    "            valid_list = [inp[4] for inp in component_details['outputs'] if inp[4] == 'valid']\n",
    "            valid_present = (bool(valid_list), len(valid_list), valid_list)\n",
    "            \n",
    "        if clk_names:\n",
    "            clk_list = [inp[4] for inp in component_details['inputs'] if inp[4] in clk_names[component_name]]\n",
    "            clk_present = (bool(clk_list), len(clk_list), clk_list)\n",
    "        else:\n",
    "            clk_list = [inp[4] for inp in component_details['inputs'] if inp[4] == 'clk']\n",
    "            clk_present = (bool(clk_list), len(clk_list), clk_list)\n",
    "            \n",
    "        if rst_names:\n",
    "            reset_list = [inp[4] for inp in component_details['inputs'] if inp[4] in rst_names[component_name]]\n",
    "            rst_present = (bool(reset_list), len(reset_list), reset_list)\n",
    "        else:\n",
    "            reset_list = [inp[4] for inp in component_details['inputs'] if inp[4] == 'rst']\n",
    "            rst_present = (bool(reset_list), len(reset_list), reset_list)\n",
    "\n",
    "        if clk_present[0]:\n",
    "            clk_blocks = []\n",
    "            for i in range(clk_present[1]):\n",
    "                clk_block = f\"\"\"\n",
    "            always begin\n",
    "                #{int(clk_period[component_name][i] / 2)} {clk_list[i]} = ~{clk_list[i]};\n",
    "            end\n",
    "            \"\"\"\n",
    "                clk_blocks.append(clk_block)\n",
    "            component_details['clock_blocks'] = '\\n'.join(clk_blocks)\n",
    "\n",
    "        if rst_present[0]:\n",
    "            rst_blocks = []\n",
    "            for r in reset_list:\n",
    "                rst_block = f\"\"\"\n",
    "            always begin\n",
    "                #99 {r} = 1'b1; \n",
    "            end\n",
    "            \"\"\"\n",
    "                rst_blocks.append(rst_block)\n",
    "            component_details['reset_blocks'] = '\\n'.join(rst_blocks)\n",
    "\n",
    "        component_details['start_present'] = start_present\n",
    "        component_details['valid_present'] = valid_present\n",
    "        component_details['clk_present'] = clk_present\n",
    "        component_details['rst_present'] = rst_present\n",
    "        \n",
    "        lines = component_details['inputs'] + component_details['outputs']\n",
    "        \n",
    "        for z in range(len(lines)):\n",
    "            inp = lines[z]\n",
    "            signal_type, conn_type, sign_type, bit_width, signal_name = inp\n",
    "\n",
    "            #print(\"Old bit width:\", bit_width)\n",
    "            \n",
    "            #bit_width_value = 1\n",
    "            #if bit_width != \"1\":\n",
    "                #parts = sorted(bit_width.split(':'))\n",
    "                #bit_width_value = int(parts[1]) - int(parts[0]) + 1 \n",
    "\n",
    "            # Modify bit widths\n",
    "            #print(param_range, bit_width)\n",
    "            #time.sleep(1)\n",
    "            param_dict = {param_names[i]: param_comb[i] for i in range(len(param_names))}\n",
    "            #print(param_dict)\n",
    "\n",
    "            # Function to replace parameters in the bit width string\n",
    "            def replace_param(match):\n",
    "                param = match.group(0)\n",
    "                return str(param_dict.get(param, param))\n",
    "        \n",
    "            # Use regex to replace full parameter names in the bit width string\n",
    "            param_pattern = re.compile(r'\\b(' + '|'.join(re.escape(param) for param in param_names) + r')\\b')\n",
    "            bit_width = param_pattern.sub(replace_param, bit_width)\n",
    "            #print(bit_width)\n",
    "\n",
    "            if ':' in bit_width:\n",
    "                start_expr, end_expr = bit_width.rsplit(':', 1)\n",
    "            else:\n",
    "                start_expr = bit_width\n",
    "                end_expr = None\n",
    "\n",
    "            def process_clog2(expr):\n",
    "                # Define the regex pattern to find $clog2(argument)\n",
    "                pattern = r'\\$clog2\\((\\d+)\\)'\n",
    "                \n",
    "                # Function to replace $clog2(argument) with its calculated value\n",
    "                def replace_clog2(match):\n",
    "                    arg = int(match.group(1))\n",
    "                    clog2_value = math.ceil(math.log2(arg))  # Compute the ceiling of log2\n",
    "                    return str(clog2_value)\n",
    "            \n",
    "                # Replace all occurrences of $clog2 in the expression\n",
    "                processed_expr = re.sub(pattern, replace_clog2, expr)\n",
    "                return processed_expr\n",
    "        \n",
    "            def evaluate_exp(expr):\n",
    "                if '$clog2' in expr:\n",
    "                    expr = process_clog2(expr)\n",
    "                    #print(expr)\n",
    "                if '(' in expr and ')' in expr:\n",
    "                    expr = expr.strip(')')\n",
    "                    expr = expr.strip('(')\n",
    "                if '?' in expr:\n",
    "                    # Evaluate ternary expression\n",
    "                    condition, true_expr, false_expr = re.split(r'\\?|:', expr)\n",
    "                    #print(condition, true_expr, false_expr)\n",
    "                    #time.sleep(1)\n",
    "                    condition_value = eval(condition)\n",
    "                    bit_width = eval(true_expr if condition_value else false_expr)\n",
    "                else:\n",
    "                    bit_width = eval(expr)\n",
    "\n",
    "                return bit_width\n",
    "        \n",
    "            start = evaluate_exp(start_expr)\n",
    "            end = evaluate_exp(end_expr) if end_expr else start\n",
    "            #print(start, end)\n",
    "            #time.sleep(1)\n",
    "            \n",
    "            bit_width = f\"{start}:{end}\"\n",
    "\n",
    "            if bit_width != '1':\n",
    "                parts = bit_width.split(':')\n",
    "                #print(parts[0], parts[1], parts[0] == parts[1], int(parts[0]) == int(parts[1]))\n",
    "                \n",
    "                if parts[0] == parts[1]:\n",
    "                    bit_width = '1'\n",
    "\n",
    "            #print(\"Newest Bit Width:\", bit_width)\n",
    "\n",
    "            if z < len(component_details['inputs']):\n",
    "                component_details['inputs'][z] = (signal_type, conn_type, sign_type, bit_width, signal_name)\n",
    "            else:\n",
    "                component_details['outputs'][z - len(component_details['inputs'])] = (signal_type, conn_type, sign_type, bit_width, signal_name)\n",
    "\n",
    "        input_ranges = {}\n",
    "        for inp in component_details['inputs']:\n",
    "            signal_type, conn_type, sign_type, bit_width, signal_name = inp\n",
    "            input_range = list(determine_input_ranges(bit_width, sign_type))\n",
    "            if input_constraints:\n",
    "                if signal_name in input_constraints[component_name]:\n",
    "                    input_range = input_constraints[component_name][signal_name](input_range)\n",
    "            input_ranges[signal_name] = [input_range[0], input_range[-1]]\n",
    "                    \n",
    "        print(\"Input Ranges: \", input_ranges)\n",
    "            \n",
    "        num_possible_tests = 1\n",
    "        for port, input_range in input_ranges.items():\n",
    "            #print(input_range, input_range[1], input_range[0])\n",
    "            if not port in (clk_list + reset_list + start_list):\n",
    "                num_possible_tests *= (input_range[1] - input_range[0] + 1)\n",
    "    \n",
    "        print(\"Total possible tests: \", num_possible_tests)\n",
    "\n",
    "        predicted_time, avg_time, std_dev = predict_execution_time(\"run_single_testbench\", num_possible_tests)\n",
    "        print(f\"Predicted time for {num_possible_tests} tests: {predicted_time}s (avg: {avg_time}s, std: {std_dev}s)\")\n",
    "\n",
    "        recommended_depth, max_tests = recommend_test_depth(time_limit, avg_time, num_possible_tests)\n",
    "        print(f\"Recommended test depth for {time_limit}s: {recommended_depth}, {max_tests}/{num_possible_tests} tests to be generated.\")\n",
    "\n",
    "        test_depth = recommended_depth\n",
    "        \n",
    "        num_tests = int(test_depth * num_possible_tests)\n",
    "        stimuli = []\n",
    "        expected_values = []\n",
    "        test_cases = []\n",
    "\n",
    "        #print(\"Number of tests to generate:\", num_tests)\n",
    "\n",
    "        inputs = component_details['inputs']\n",
    "    \n",
    "        for t in range(num_tests):\n",
    "            #print(\"Generating stimulus for test\", t)\n",
    "            #print(\"Current test cases:\", test_cases)\n",
    "            test_case = {}\n",
    "            \n",
    "            valid = False\n",
    "            while not valid:\n",
    "                for input, range_values in input_ranges.items():\n",
    "                    #print(\"Input:\", input, \"Range values:\", range_values, \"Input ranges:\", input_ranges)\n",
    "                    value = random.randint(range_values[0], range_values[1])\n",
    "\n",
    "                    temp = [i for i in inputs if input in i][0]\n",
    "                    bit_width = temp[-2]\n",
    "                    sign = temp[2]\n",
    "                    #print(sign, bit_width)\n",
    "\n",
    "                    if bit_width == '1':\n",
    "                        bit_width_value = 1\n",
    "                    else:\n",
    "                        parts = bit_width.split(':')\n",
    "                        start = int(parts[0])\n",
    "                        end = int(parts[1])\n",
    "                        bit_width_value = abs(start - end) + 1\n",
    "                    \n",
    "                    #print(\"Random value:\", value, \"Bit width value:\", bit_width_value, \"Binary string:\", to_binary_string(value, bit_width_value, sign))\n",
    "                    test_case[input] = to_binary_string(value, bit_width_value, sign)\n",
    "\n",
    "                #print(\"Test case:\", test_case)\n",
    "                #time.sleep(1)\n",
    "\n",
    "                if not test_case in test_cases:\n",
    "                    valid = True\n",
    "\n",
    "            test_cases.append(test_case)\n",
    "\n",
    "            invalid_inputs = []\n",
    "            if clk_present:\n",
    "                for c in clk_present[2]:\n",
    "                    invalid_inputs.append(c)\n",
    "            if rst_present:\n",
    "                for r in rst_present[2]:\n",
    "                    invalid_inputs.append(r)\n",
    "            if start_present:\n",
    "                for s in start_present[2]:\n",
    "                    invalid_inputs.append(s)\n",
    "        \n",
    "            stimulus = \" \".join([f\"{input} = {len(value)}'b{value};\" for input, value in test_case.items() if not input in invalid_inputs])\n",
    "            stimuli.append(stimulus)\n",
    "\n",
    "        for t in range(len(test_cases)):\n",
    "            test_case = test_cases[t]\n",
    "            for key, v in test_case.items():\n",
    "                signal_info = next((inp for inp in component_details['inputs'] if inp[4] == key), None)\n",
    "                if signal_info:\n",
    "                    signal_type, conn_type, sign_type, bit_width, signal_name = signal_info\n",
    "                    \n",
    "                    # Convert based on signed or unsigned\n",
    "                    if sign_type == 'unsigned':\n",
    "                        # Unsigned conversion\n",
    "                        test_cases[t][key] = int(v, 2)\n",
    "                    elif sign_type == 'signed':\n",
    "                        # Signed conversion (two's complement)\n",
    "                        bit_width_value = int(bit_width.split(':')[0]) + 1  # Get bit width value\n",
    "                        int_value = int(v, 2)\n",
    "                        \n",
    "                        # If MSB is 1, it's a negative number in two's complement\n",
    "                        if v[0] == '1':\n",
    "                            int_value -= (1 << bit_width_value)\n",
    "                        \n",
    "                        test_cases[t][key] = int_value\n",
    "\n",
    "        if rules:    \n",
    "            #print(param_names)\n",
    "            #pprint.pprint(test_cases)\n",
    "            if param_names:\n",
    "                for rule in rules:\n",
    "                    bw = 1\n",
    "                    if len(param_comb) > 0:\n",
    "                        if 'N' in param_names:\n",
    "                            bw = param_comb[param_names.index('N')]\n",
    "                        else:\n",
    "                            bw = param_comb[0]\n",
    "                    rule.set_bit_width(bw)\n",
    "            else:\n",
    "                # Parse stimuli to find max bit width\n",
    "                bw = 1\n",
    "                bit_widths = []\n",
    "                for stimulus in stimuli:\n",
    "                    matches = re.findall(r'(\\d+)\\b', stimulus)\n",
    "                    bit_widths.extend([int(match) for match in matches if len(match) == 1])\n",
    "                    bit_widths = list(set(bit_widths))\n",
    "                    #print(stimulus, bit_widths)\n",
    "                    #time.sleep(1)\n",
    "                if bit_widths:\n",
    "                    bw = max(bit_widths)\n",
    "                \n",
    "                for rule in rules:\n",
    "                    rule.set_bit_width(bw)\n",
    "\n",
    "            #print([rule.bit_width for rule in rules])\n",
    "\n",
    "            expected_values = assign_rules_to_tests(rules, test_cases, component_details)\n",
    "    \n",
    "        component_details['stimuli'] = stimuli\n",
    "        component_details['expected'] = expected_values\n",
    "        component_details['operation_delay'] = operation_delay\n",
    "        if type(rule_delay) == dict:\n",
    "            component_details['rule_delay'] = rule_delay[component_name]\n",
    "        else:\n",
    "            component_details['rule_delay'] = rule_delay\n",
    "        \n",
    "        param_comb_str = \"\"\n",
    "        for k in range(len(param_comb)):\n",
    "            param_comb_str += f\"{param_names[k]}{param_comb[k]}_\"\n",
    "        param_comb_str = param_comb_str[:-1]\n",
    "\n",
    "        #print(param_comb_str)\n",
    "\n",
    "        component_details['component_name'] = component_name\n",
    "        component_details['param_component_name'] = f'{param_comb_str}_{component_name}'\n",
    "\n",
    "        # Save the modified component details to a new JSON file\n",
    "        param_details_filename = os.path.join(component_dir, f'{component_name}_details_{param_comb_str}.json')\n",
    "\n",
    "        #pprint(component_details)\n",
    "        #time.sleep(10)\n",
    "        \n",
    "        with open(param_details_filename, \"w\") as f:\n",
    "            f.write(json.dumps(component_details, indent=4))\n",
    "\n",
    "        print(\"Parameterized component details saved to\", param_details_filename)\n",
    "    \n",
    "        template = jinja2.Template(testbench_template)\n",
    "        tb_code = template.render(component_details)\n",
    "        \n",
    "        tb_filename = os.path.join(component_dir, f\"tb_{param_comb_str}_{component_name}.v\")\n",
    "        with open(tb_filename, \"w\") as f:\n",
    "            f.write(tb_code)\n",
    "            \n",
    "        print(f\"Testbench generated and saved to {tb_filename}\\n\")\n",
    "\n",
    "    #time.sleep(10)\n",
    "\n",
    "    if subs and 'submodules' in component_details:\n",
    "        print(\"Generating testbenches for submodules of\", component_name)\n",
    "        for submodule_name, submodule_details in component_details['submodules'].items():\n",
    "            #submodule_rules = [rule for rule in rules if any(word in rule.__class__.__name__.lower() for word in submodule_name.split('_'))]\n",
    "            submodule_dir = find_component_directory(submodule_name, base_dir=component_dir)\n",
    "            #print(component_dir, submodule_dir)\n",
    "\n",
    "            if not submodule_dir:\n",
    "                raise FileNotFoundError(f\"Component directory {submodule_dir} for {submodule_details['component_name']} in {component_dir} not found.\")\n",
    "\n",
    "            if type(rule_delay) == dict:\n",
    "                if submodule_name in rule_delay['submodules']:\n",
    "                    rule_delay = rule_delay['submodules']\n",
    "                else:\n",
    "                    rule_delay = None\n",
    "            if type(operation_delay) == dict:\n",
    "                if submodule_name in operation_delay['submodules']:\n",
    "                    operation_delay = operation_delay['submodules']\n",
    "                else:\n",
    "                    operation_delay = 10\n",
    "            if type(clk_period) == dict:\n",
    "                if submodule_name in clk_period['submodules']:\n",
    "                    clk_period = clk_period['submodules']\n",
    "                else:\n",
    "                    clk_period = 10\n",
    "            if type(clk_names) == dict:\n",
    "                if submodule_name in clk_names['submodules']:\n",
    "                    clk_names = clk_names['submodules']\n",
    "                else:\n",
    "                    clk_names = None\n",
    "            if type(rst_names) == dict:\n",
    "                if submodule_name in rst_names['submodules']:\n",
    "                    rst_names = rst_names['submodules']\n",
    "                else:\n",
    "                    rst_names = None\n",
    "            if type(start_names) == dict:\n",
    "                if submodule_name in start_names['submodules']:\n",
    "                    start_names = start_names['submodules']\n",
    "                else:\n",
    "                    start_names = None\n",
    "            if type(valid_names) == dict:\n",
    "                if submodule_name in valid_names['submodules']:\n",
    "                    valid_names = valid_names['submodules']\n",
    "                else:\n",
    "                    valid_names = None\n",
    "            if type(input_constraints) == dict:\n",
    "                if submodule_name in input_constraints[component_name]['submodules']:\n",
    "                    input_constraints = input_constraints[component_name]['submodules']\n",
    "                else:\n",
    "                    input_constraints = None\n",
    "                    \n",
    "            sub_min_params = 1\n",
    "            temp_min_params = 1\n",
    "            if type(min_params) == dict:\n",
    "                #print(submodule_name, min_params['submodules'])\n",
    "                if submodule_name in min_params[component_name]['submodules']:\n",
    "                    sub_min_params = min_params[component_name]['submodules']\n",
    "                    temp_min_params = min_params[component_name]['submodules'][submodule_name]['N']\n",
    "            \n",
    "\n",
    "            details_filename = os.path.join(submodule_dir, f'{submodule_name}_details.json')\n",
    "            #print(f\"Generating for {details_filename}\")\n",
    "            component_details = json.load(open(details_filename))\n",
    "            parameters = component_details[\"parameters\"]\n",
    "            parameter_ranges = [(p['name'], (temp_min_params, min([int(p['value']*8), 8]))) for p in parameters]\n",
    "            print(\"Parameter ranges for submodule\", submodule_name, \":\", parameter_ranges)\n",
    "                \n",
    "            generate_testbench(submodule_name, parameter_ranges, rules, subs, \n",
    "                               time_limit, submodule_dir, param_constraints=param_constraints, input_constraints=input_constraints,\n",
    "                               clk_period=clk_period, operation_delay=operation_delay, rule_delay=rule_delay, min_params=sub_min_params, \n",
    "                               clk_names=clk_names, rst_names=rst_names, start_names=start_names, valid_names=valid_names)\n",
    "\n",
    "    print(\"Done generating TBs for submodules for\", component_name)\n",
    "\n",
    "    return tb_filename, expected_values"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 386,
   "id": "d7183903-2568-419b-b23b-f56ba3774bd9",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "C:\\Users\\ugheewala\\OneDrive - NVIDIA Corporation\\Documents\\Projects\\benchmarking\n",
      "Rules: [<__main__.AdderSubtractorRule object at 0x000001858DBAB820>, <__main__.AdderRule object at 0x000001858B67E7A0>, <__main__.Xor2Rule object at 0x000001858B67C970>, <__main__.MultiplierRule object at 0x000001858E9F2230>, <__main__.RestoringDividerRule object at 0x00000185901557B0>, <__main__.ArithmeticShifterRule object at 0x0000018590156500>, <__main__.LogicalShifterRule object at 0x0000018590155B10>, <__main__.ConditionalShifterRule object at 0x000001858D8B2F50>]\n"
     ]
    }
   ],
   "source": [
    "if \"simulation\" in os.getcwd():\n",
    "    os.chdir(\"..\")\n",
    "\n",
    "print(os.getcwd())\n",
    "\n",
    "component_name = 'array_multiplier'\n",
    "\n",
    "component_dir = find_component_directory(component_name)\n",
    "\n",
    "if not component_dir:\n",
    "    raise FileNotFoundError(f\"Component directory for {component_name} not found.\")\n",
    "    \n",
    "details_filename = os.path.join(component_dir, f'{component_name}_details.json')\n",
    "component_details = json.load(open(details_filename))\n",
    "\n",
    "rules = [AdderSubtractorRule(), AdderRule(), Xor2Rule(), MultiplierRule(), RestoringDividerRule(), ArithmeticShifterRule(), LogicalShifterRule(), ConditionalShifterRule()]\n",
    "print(\"Rules:\", rules)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 387,
   "id": "ae18baf8-fb4e-426e-a69d-dfde4a636bd6",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parameter constraints: None\n"
     ]
    }
   ],
   "source": [
    "# Param Constraints\n",
    "\n",
    "def carry_skip_constraint(N, BLOCK_SIZE):\n",
    "    return N % BLOCK_SIZE == 0\n",
    "\n",
    "def kogge_stone_constraint(N):\n",
    "    #return (N > 0) and (N & (N - 1)) == 0\n",
    "    p = [8, 16, 32, 64]\n",
    "    return N in p\n",
    "\n",
    "param_constraints = {component_name: kogge_stone_constraint}\n",
    "param_constraints = None\n",
    "print(\"Parameter constraints:\", param_constraints)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 400,
   "id": "19dc1f75-a1a9-4016-9cbb-f086473c7f27",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Input constraints: None\n"
     ]
    }
   ],
   "source": [
    "# Input constraints\n",
    "\n",
    "def divider_constraint(input_range):\n",
    "    if input_range[0] == 0:\n",
    "        input_range[0] = 1\n",
    "    return input_range\n",
    "\n",
    "input_constraints = {\n",
    "    'restoring_divider': {\n",
    "        'Y': divider_constraint,\n",
    "        'submodules': {}\n",
    "    }\n",
    "}\n",
    "input_constraints = None\n",
    "print(\"Input constraints:\", input_constraints)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 401,
   "id": "bea6fd76-36ff-4626-b6bf-d064acfb6875",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Rule Delay: None\n",
      "Operation Delay: 10\n",
      "Clock Period: 10\n",
      "Clock Names: None\n",
      "Rest Names: None\n",
      "Start Names: None\n",
      "Valid Names: None\n",
      "Min Params: {'booth_multiplier': {'N': 2, 'submodules': {'arithmetic_shifter': {'N': 2, 'submodules': {}}}}, 'arithmetic_shifter': {'N': 2, 'submodules': {}}, 'restoring_divider': {'N': 2, 'submodules': {}}, 'array_multiplier': {'N': 1, 'submodules': {}}}\n"
     ]
    }
   ],
   "source": [
    "rule_delay = {\n",
    "    'booth_multiplier' : \"\"\"\n",
    "    if (X == lower_bound || Y == lower_bound) begin\n",
    "        wait(~valid);\n",
    "    end\"\"\",\n",
    "    \"submodules\": {}\n",
    "}\n",
    "rule_delay = None\n",
    "print(\"Rule Delay:\", rule_delay)\n",
    "\n",
    "operation_delay = {\n",
    "    'booth_multiplier' : 10,\n",
    "    \"submodules\": {}\n",
    "}\n",
    "operation_delay = 10\n",
    "print(\"Operation Delay:\", operation_delay)\n",
    "\n",
    "clk_period = {\n",
    "    'booth_multiplier' : [10],\n",
    "    'restoring_divider' : [10],\n",
    "    \"submodules\": {}\n",
    "}\n",
    "clk_period = 10\n",
    "print(\"Clock Period:\", clk_period)\n",
    "\n",
    "clk_names = {\n",
    "    'booth_multiplier' : ['clk'],\n",
    "    'restoring_divider' : ['clk'],\n",
    "    \"submodules\": {}\n",
    "}\n",
    "clk_names = None\n",
    "print(\"Clock Names:\", clk_names)\n",
    "\n",
    "rst_names = {\n",
    "    'booth_multiplier' : ['rst'],\n",
    "    'restoring_divider' : ['rst'],\n",
    "    \"submodules\": {}\n",
    "}\n",
    "rst_names = None\n",
    "print(\"Rest Names:\", rst_names)\n",
    "\n",
    "start_names = {\n",
    "    'booth_multiplier' : ['start'],\n",
    "    'restoring_divider' : ['start'],\n",
    "    \"submodules\": {}\n",
    "}\n",
    "\n",
    "start_names = None\n",
    "print(\"Start Names:\", start_names)\n",
    "\n",
    "valid_names = {\n",
    "    'booth_multiplier' : ['valid'],\n",
    "    'restoring_divider' : ['valid'],\n",
    "    \"submodules\": {}\n",
    "}\n",
    "valid_names = None\n",
    "print(\"Valid Names:\", valid_names)\n",
    "\n",
    "min_params = {\n",
    "    'booth_multiplier' : {\n",
    "        'N': 2,\n",
    "        \"submodules\": {\n",
    "            'arithmetic_shifter' : {\n",
    "                'N': 2,\n",
    "                \"submodules\": {}\n",
    "            }\n",
    "        }\n",
    "    },\n",
    "    'arithmetic_shifter': {\n",
    "        'N': 2,\n",
    "        \"submodules\": {}\n",
    "    },\n",
    "    'restoring_divider': {\n",
    "        'N': 2,\n",
    "        \"submodules\": {}\n",
    "    },\n",
    "    'array_multiplier': {\n",
    "        'N': 1,\n",
    "        \"submodules\": {}\n",
    "    }\n",
    "}\n",
    "print(\"Min Params:\", min_params)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 402,
   "id": "d2e3bad8-018c-4dab-97ee-12a903867e49",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parameter ranges: [('N', (1, 8))]\n"
     ]
    }
   ],
   "source": [
    "parameters = component_details[\"parameters\"]\n",
    "parameter_ranges = [(p['name'], (min_params[component_name][p['name']], min([int(p['value']) * 8, 8]))) for p in parameters]\n",
    "print(\"Parameter ranges:\", parameter_ranges)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 403,
   "id": "778414b4-21c0-4938-85ac-1fef28807298",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Generating testbench for array_multiplier\n",
      "Parameter Names: ['N']\n",
      "Total Parameter Combinations: 8\n",
      "Parameter Combinations: [(1,), (2,), (3,), (4,), (5,), (6,), (7,), (8,)]\n",
      "Circuit type: combinational\n",
      "Param Combination: (1,)\n",
      "Input Ranges:  {'A': [0, 1], 'B': [0, 1]}\n",
      "Total possible tests:  4\n",
      "Predicted time for 4 tests: 0.015036449564974363s (avg: 0.0037591123912435907s, std: 0.003413055119860274s)\n",
      "Recommended test depth for 10s: 1.0, 4/4 tests to be generated.\n",
      "Rules used: ['MultiplierRule']\n",
      "Parameterized component details saved to generated\\array_multiplier\\array_multiplier_details_N1.json\n",
      "Testbench generated and saved to generated\\array_multiplier\\tb_N1_array_multiplier.v\n",
      "\n",
      "Param Combination: (2,)\n",
      "Input Ranges:  {'A': [0, 3], 'B': [0, 3]}\n",
      "Total possible tests:  16\n",
      "Predicted time for 16 tests: 0.06014579825989745s (avg: 0.0037591123912435907s, std: 0.003413055119860274s)\n",
      "Recommended test depth for 10s: 1.0, 16/16 tests to be generated.\n",
      "Rules used: ['MultiplierRule']\n",
      "Parameterized component details saved to generated\\array_multiplier\\array_multiplier_details_N2.json\n",
      "Testbench generated and saved to generated\\array_multiplier\\tb_N2_array_multiplier.v\n",
      "\n",
      "Param Combination: (3,)\n",
      "Input Ranges:  {'A': [0, 7], 'B': [0, 7]}\n",
      "Total possible tests:  64\n",
      "Predicted time for 64 tests: 0.2405831930395898s (avg: 0.0037591123912435907s, std: 0.003413055119860274s)\n",
      "Recommended test depth for 10s: 1.0, 64/64 tests to be generated.\n",
      "Rules used: ['MultiplierRule']\n",
      "Parameterized component details saved to generated\\array_multiplier\\array_multiplier_details_N3.json\n",
      "Testbench generated and saved to generated\\array_multiplier\\tb_N3_array_multiplier.v\n",
      "\n",
      "Param Combination: (4,)\n",
      "Input Ranges:  {'A': [0, 15], 'B': [0, 15]}\n",
      "Total possible tests:  256\n",
      "Predicted time for 256 tests: 0.9623327721583592s (avg: 0.0037591123912435907s, std: 0.003413055119860274s)\n",
      "Recommended test depth for 10s: 1.0, 256/256 tests to be generated.\n",
      "Rules used: ['MultiplierRule']\n",
      "Parameterized component details saved to generated\\array_multiplier\\array_multiplier_details_N4.json\n",
      "Testbench generated and saved to generated\\array_multiplier\\tb_N4_array_multiplier.v\n",
      "\n",
      "Param Combination: (5,)\n",
      "Input Ranges:  {'A': [0, 31], 'B': [0, 31]}\n",
      "Total possible tests:  1024\n",
      "Predicted time for 1024 tests: 3.849331088633437s (avg: 0.0037591123912435907s, std: 0.003413055119860274s)\n",
      "Recommended test depth for 10s: 1.0, 1024/1024 tests to be generated.\n",
      "Rules used: ['MultiplierRule']\n",
      "Parameterized component details saved to generated\\array_multiplier\\array_multiplier_details_N5.json\n",
      "Testbench generated and saved to generated\\array_multiplier\\tb_N5_array_multiplier.v\n",
      "\n",
      "Param Combination: (6,)\n",
      "Input Ranges:  {'A': [0, 63], 'B': [0, 63]}\n",
      "Total possible tests:  4096\n",
      "Predicted time for 4096 tests: 15.397324354533747s (avg: 0.0037591123912435907s, std: 0.003413055119860274s)\n",
      "Recommended test depth for 10s: 0.649463489223405, 2660/4096 tests to be generated.\n",
      "Rules used: ['MultiplierRule']\n",
      "Parameterized component details saved to generated\\array_multiplier\\array_multiplier_details_N6.json\n",
      "Testbench generated and saved to generated\\array_multiplier\\tb_N6_array_multiplier.v\n",
      "\n",
      "Param Combination: (7,)\n",
      "Input Ranges:  {'A': [0, 127], 'B': [0, 127]}\n",
      "Total possible tests:  16384\n",
      "Predicted time for 16384 tests: 61.58929741813499s (avg: 0.0037591123912435907s, std: 0.003413055119860274s)\n",
      "Recommended test depth for 10s: 0.16236587230585126, 2660/16384 tests to be generated.\n",
      "Rules used: ['MultiplierRule']\n",
      "Parameterized component details saved to generated\\array_multiplier\\array_multiplier_details_N7.json\n",
      "Testbench generated and saved to generated\\array_multiplier\\tb_N7_array_multiplier.v\n",
      "\n",
      "Param Combination: (8,)\n",
      "Input Ranges:  {'A': [0, 255], 'B': [0, 255]}\n",
      "Total possible tests:  65536\n",
      "Predicted time for 65536 tests: 246.35718967253996s (avg: 0.0037591123912435907s, std: 0.003413055119860274s)\n",
      "Recommended test depth for 10s: 0.040591468076462814, 2660/65536 tests to be generated.\n",
      "Rules used: ['MultiplierRule']\n",
      "Parameterized component details saved to generated\\array_multiplier\\array_multiplier_details_N8.json\n",
      "Testbench generated and saved to generated\\array_multiplier\\tb_N8_array_multiplier.v\n",
      "\n",
      "Generating testbenches for submodules of array_multiplier\n",
      "Parameter ranges for submodule full_adder : []\n",
      "Generating testbench for full_adder\n",
      "Parameter Names: []\n",
      "Total Parameter Combinations: 1\n",
      "Parameter Combinations: [()]\n",
      "Circuit type: combinational\n",
      "Param Combination: ()\n",
      "Input Ranges:  {'a': [0, 1], 'b': [0, 1], 'cin': [0, 1]}\n",
      "Total possible tests:  8\n",
      "Predicted time for 8 tests: 0.030072899129948726s (avg: 0.0037591123912435907s, std: 0.003413055119860274s)\n",
      "Recommended test depth for 10s: 1.0, 8/8 tests to be generated.\n",
      "Rules used: ['AdderRule']\n",
      "Parameterized component details saved to generated\\array_multiplier\\full_adder\\full_adder_details_.json\n",
      "Testbench generated and saved to generated\\array_multiplier\\full_adder\\tb__full_adder.v\n",
      "\n",
      "Done generating TBs for submodules for full_adder\n",
      "Parameter ranges for submodule half_adder : []\n",
      "Generating testbench for half_adder\n",
      "Parameter Names: []\n",
      "Total Parameter Combinations: 1\n",
      "Parameter Combinations: [()]\n",
      "Circuit type: combinational\n",
      "Param Combination: ()\n",
      "Input Ranges:  {'a': [0, 1], 'b': [0, 1]}\n",
      "Total possible tests:  4\n",
      "Predicted time for 4 tests: 0.015036449564974363s (avg: 0.0037591123912435907s, std: 0.003413055119860274s)\n",
      "Recommended test depth for 10s: 1.0, 4/4 tests to be generated.\n",
      "Rules used: ['AdderRule']\n",
      "Parameterized component details saved to generated\\array_multiplier\\half_adder\\half_adder_details_.json\n",
      "Testbench generated and saved to generated\\array_multiplier\\half_adder\\tb__half_adder.v\n",
      "\n",
      "Done generating TBs for submodules for half_adder\n",
      "Done generating TBs for submodules for array_multiplier\n"
     ]
    }
   ],
   "source": [
    "tb_filename, expected_values = generate_testbench(component_name, parameter_ranges=parameter_ranges, rules=rules, subs=True, \n",
    "                                                  param_constraints=constraints, input_constraints=input_constraints, \n",
    "                                                  clk_period=clk_period, operation_delay=operation_delay, rule_delay=rule_delay, min_params=min_params, \n",
    "                                                  clk_names=clk_names, rst_names=rst_names, start_names=start_names, valid_names=valid_names)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 384,
   "id": "974a2c26-1045-4fdc-ba58-dd50da8bb03b",
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_testbenches(component_names, parameter_ranges=[], rules=[], subs=[], time_limits=[], constraints=[]):\n",
    "    for i in range(len(component_names)):\n",
    "        #print(\"Selected params:\", component_names[i], parameter_ranges[i], rules, subs[i], time_limits[i])\n",
    "        tb_filename, expected_values = generate_testbench(component_names[i], parameter_ranges=parameter_ranges[i], rules=rules, subs=subs[i], time_limit=time_limits[i], constraints=constraints[i])\n",
    "        print()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 443,
   "id": "af237f09-4099-4495-86c2-e9ee5991b074",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Component names: ['array_multiplier']\n",
      "Subs: [True]\n",
      "Rules: [<__main__.AdderRule object at 0x000001858FCC1BA0>, <__main__.CarrySaveAdderL2Rule object at 0x000001858E568CA0>, <__main__.CarrySaveAdderRule object at 0x000001858E56BB80>, <__main__.EightBitAdderSubtractorRule object at 0x000001858E568D00>, <__main__.Xor2Rule object at 0x000001858E56A2C0>, <__main__.SkipLogicRule object at 0x000001858E56A440>]\n",
      "Time limits: [60]\n",
      "Parameter ranges: [[('N', (1, 1))]]\n",
      "Constraints: [None]\n"
     ]
    }
   ],
   "source": [
    "component_names = [os.path.basename(f)[:-2] for f in filter_filenames(src_folder, patterns=[SubstringPattern(\"array_multiplier\")], filenames=None, subs=True)]\n",
    "print(\"Component names:\", component_names)\n",
    "\n",
    "subs = [True for c in component_names]\n",
    "print(\"Subs:\", subs)\n",
    "\n",
    "rules = [AdderRule(), CarrySaveAdderL2Rule(), CarrySaveAdderRule(), EightBitAdderSubtractorRule(), Xor2Rule(), SkipLogicRule()]\n",
    "print(\"Rules:\", rules)\n",
    "\n",
    "time_limits = [60 for c in component_names]\n",
    "print(\"Time limits:\", time_limits)\n",
    "\n",
    "prs = []\n",
    "for component_name in component_names:\n",
    "    component_dir = find_component_directory(component_name)\n",
    "\n",
    "    if not component_dir:\n",
    "        raise FileNotFoundError(f\"Component directory for {component_details['component_name']} not found.\")\n",
    "        \n",
    "    details_filename = os.path.join(component_dir, f'{component_name}_details.json')\n",
    "    component_details = json.load(open(details_filename))\n",
    "    parameters = component_details[\"parameters\"]\n",
    "    parameter_ranges = [(p['name'], (1, int(p['value']))) for p in parameters]\n",
    "    prs.append(parameter_ranges)\n",
    "    \n",
    "print(\"Parameter ranges:\", prs)\n",
    "\n",
    "def carry_skip_adder_constraint(N, BLOCK_SIZE):\n",
    "    return N % BLOCK_SIZE == 0\n",
    "\n",
    "constraints = [None for c in component_names]\n",
    "\n",
    "for i in range(len(component_names)):\n",
    "    if len(prs[i]) > 1:\n",
    "        constraint_name = component_names[i] + \"_constraint\"\n",
    "        try:\n",
    "            constraints[i] = {component_names[i]: globals()[constraint_name]}\n",
    "        except:\n",
    "            print(\"Constraint\", constraint_name, \"not found for\", component_names[i])\n",
    "\n",
    "print(\"Constraints:\", constraints)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "320803ce-8e66-4848-b93c-55b54cdf8ccd",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "#generate_testbenches(component_names, prs, rules, subs, time_limits, constraints)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "be1e89ff-be7c-46f0-8d93-3d2e74aa9923",
   "metadata": {},
   "source": [
    "## Run_Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 404,
   "id": "0f5a500c-a3c8-41b7-b621-a7d4fba67c6c",
   "metadata": {},
   "outputs": [],
   "source": [
    "import time\n",
    "\n",
    "def collect_source_files(component_dir, comp_file='', param_comb=[], hierarchy=None, base_dir=\"generated\"):\n",
    "    source_files = []\n",
    "    #print(param_comb)\n",
    "    #component_dir = find_component_directory(component_name, hierarchy, base_dir)\n",
    "    \n",
    "    if component_dir:\n",
    "        for root, dirs, files in os.walk(component_dir):\n",
    "            #print(root, dirs, files)\n",
    "            \n",
    "            for file in files:\n",
    "                if file.endswith(\".v\") and ((not 'tb' in file) or (('tb' in file) and ('tb' in comp_file))):# and f\"{component_name}.v\" not in file:\n",
    "                    valid = True\n",
    "                    for n, v in param_comb:\n",
    "                        if n in file and not str(v) in file:\n",
    "                            valid = False\n",
    "                            break\n",
    "\n",
    "                    if valid:\n",
    "                        source_files.append(os.path.join(root, file))\n",
    "                    \n",
    "        #print(\"SRC files:\", source_files)\n",
    "        #time.sleep(5)\n",
    "\n",
    "        \"\"\"\n",
    "        if component_name in hierarchy:\n",
    "            for submodule_name, submodule_hierarchy in hierarchy[component_name].items():\n",
    "                if isinstance(submodule_hierarchy, dict):\n",
    "                    source_files.extend(collect_source_files(submodule_name, submodule_hierarchy, base_dir))\n",
    "        \"\"\"\n",
    "                    \n",
    "    return list(np.unique(source_files))\n",
    "\n",
    "\n",
    "\n",
    "def run_testbench(component_name, subs=False, simulator=\"modelsim\", hierarchy_fn=\"hierarchy.json\", \n",
    "                  repeat=True, score_out=False, constraints=None, max_tests=25):\n",
    "    component_dir = find_component_directory(component_name)\n",
    "            \n",
    "    if not component_dir:\n",
    "        raise FileNotFoundError(f\"Component directory for {component_details['component_name']} not found.\")\n",
    "\n",
    "    print(\"Component dir:\", component_dir)\n",
    "\n",
    "    file_pattern = component_name + \"_N{}_simulation_output.txt\"\n",
    "    folder = component_dir#\"generated/ripple_carry_adder\"\n",
    "    \n",
    "    # Find the file with the largest parameter value\n",
    "    try:\n",
    "        largest_file_path = find_largest_parameter_file(file_pattern, folder)\n",
    "    except:\n",
    "        largest_file_path = None\n",
    "    print(\"Largest file:\", largest_file_path)\n",
    "\n",
    "    filename = f\"tb_{component_name}_report.pdf\"\n",
    "\n",
    "    if largest_file_path is None:\n",
    "        pdf_report = PDFReportGenerator(filename)\n",
    "    else:\n",
    "        try:\n",
    "            pdf_report = make_dim_adjusted_pdf(largest_file_path, filename)    \n",
    "        except:\n",
    "            pdf_report = PDFReportGenerator(filename)\n",
    "\n",
    "    summary_template = TestbenchSummaryTemplate(pdf_report)\n",
    "    tb_summary = {}\n",
    "    pdf_report.add_title_page(f\"Testbenching Report for {component_name}\")\n",
    "    \n",
    "    @timing_wrapper\n",
    "    def run_single_testbench(comp_name, param_comb, param_names, component_dir=None, hierarchy='hierarchy.json', base_dir=\"generated\"):\n",
    "        if component_dir is None:\n",
    "            component_dir = find_component_directory(comp_name, base_dir)\n",
    "            \n",
    "        if not component_dir:\n",
    "            raise FileNotFoundError(f\"Component directory for {component_details['component_name']} not found.\")\n",
    "\n",
    "        param_comb_str = \"_\".join([f\"{param_names[i]}{param_comb[i]}\" for i in range(len(param_comb))])\n",
    "        details_filename = os.path.join(component_dir, f'{comp_name}_details_{param_comb_str}.json')\n",
    "        #print(param_comb_str, details_filename)\n",
    "        if not os.path.exists(details_filename):\n",
    "            details_filename = os.path.join(component_dir, f'{comp_name}_details_.json')\n",
    "\n",
    "        print(\"Details File:\", details_filename)\n",
    "        \n",
    "        with open(details_filename) as f:\n",
    "            component_details = json.load(f)\n",
    "\n",
    "        #print(component_details)\n",
    "\n",
    "        tb_summary[f\"{comp_name}_{param_comb_str}\"] = []\n",
    "        \n",
    "        tb_filename = os.path.join(component_dir, f\"tb_{param_comb_str}_{comp_name}.v\")\n",
    "        \n",
    "        if not os.path.exists(tb_filename):\n",
    "            tb_filename = os.path.join(component_dir, f\"tb__{comp_name}.v\")\n",
    "        \n",
    "        print(\"TB File:\", tb_filename)        \n",
    "\n",
    "        pdf_report.add_heading(f\"Testbench for {comp_name} with parameter(s) {param_comb_str}\", level=2)\n",
    "        \n",
    "        source_files = collect_source_files(component_dir, tb_filename, [(param_names[i], param_comb[i]) for i in range(len(param_comb))])#[os.path.join(component_dir, f) for f in os.listdir(component_dir) if f.endswith(\".v\") and f != tb_filename]\n",
    "        source_files_str = \" \".join(source_files)\n",
    "        #print(\"SRC files:\", source_files)\n",
    "        #print(\"SRC files str:\", source_files_str, \"\\n\")\n",
    "        #time.sleep(5)\n",
    "        \n",
    "        #sim_dir = component_dir\n",
    "        #os.makedirs(sim_dir, exist_ok=True)\n",
    "\n",
    "        original_dir = os.getcwd()\n",
    "        #print(\"Orig Dir:\", original_dir)\n",
    "        #print(\"Comp Dir:\", component_dir)\n",
    "        #print(\"CWD: \", os.getcwd(), \"\\n\")\n",
    "        \n",
    "        if simulator == \"modelsim\":\n",
    "            # Ensure the work library is created\n",
    "            if not os.path.exists(\"work\"):\n",
    "                print(\"Building work library\")\n",
    "                os.chdir(original_dir)\n",
    "                subprocess.run([\"vlib\", \"work\"])\n",
    "            \n",
    "            # Compile all source files including the testbench\n",
    "            #print(\"Starting Compilation\")\n",
    "            #print(\"CWD: \", os.getcwd(), \"\\n\")\n",
    "            \n",
    "            for src_file in source_files: #+ [testbench_file]:\n",
    "                src_dir = os.path.dirname(src_file)\n",
    "                output_filename = os.path.join(src_dir, f\"{os.path.basename(src_file)[:-2]}_compilation_output.txt\")\n",
    "                #print(\"SRC File:\", src_file, \"DIR:\", src_dir)\n",
    "                #os.chdir(src_dir)\n",
    "                #print(\"CWD: \", os.getcwd())\n",
    "                \n",
    "                if not repeat and os.path.exists(output_filename):\n",
    "                    print(f\"Compilation output exists for {src_file}, skipping compilation\")\n",
    "                    continue\n",
    "\n",
    "                t_source_files = collect_source_files(src_dir, src_file)\n",
    "                t_source_files_str = \" \".join(t_source_files)\n",
    "                #print(\"Temp SRC files:\", t_source_files)\n",
    "                #print(\"Temp SRC files str:\", t_source_files_str, \"\\n\")\n",
    "                #time.sleep(5)\n",
    "\n",
    "                compile_line = \"vlog \" + t_source_files_str\n",
    "                #print(\"Compile line:\", compile_line)\n",
    "                \n",
    "                try:\n",
    "                    compile_result = subprocess.run(f\"vlog {t_source_files_str}\", capture_output=True, text=True, shell=True, timeout=60)\n",
    "                except subprocess.TimeoutExpired:\n",
    "                    print(f\"Compilation timed out for {src_file}\")\n",
    "                    if os.path.exists(\"work\"):\n",
    "                        shutil.rmtree(\"work\")\n",
    "                    subprocess.run([\"vlib\", \"work\"])\n",
    "                    pdf_report.add_paragraph(f\"Compilation timed out for {src_file}\")\n",
    "                    continue\n",
    "\n",
    "                output = compile_result.stdout\n",
    "                \n",
    "                if compile_result.returncode != 0:\n",
    "                    print(f\"Compilation failed: {compile_result.stderr}\\n{output}\", end=\" \")\n",
    "                    pdf_report.add_paragraph(f\"Compilation failed: {compile_result.stderr}\")\n",
    "                    #os.chdir(original_dir)\n",
    "                    return\n",
    "                else:\n",
    "                    print(\"Compilation success!\", end=\" \")\n",
    "                    #pdf_report.add_paragraph(\"Compilation success!\")\n",
    "                    #os.chdir(original_dir)\n",
    "\n",
    "                with open(output_filename, \"w\") as f:\n",
    "                    f.write(output)\n",
    "\n",
    "                print(f\"Compilation completed. Results saved to {output_filename}\", \"\\n\")\n",
    "                #pdf_report.add_paragraph(f\"Compilation completed. Results saved to {output_filename}\")\n",
    "\n",
    "            #print(\"Running simulation\")\n",
    "\n",
    "            module_name = os.path.basename(tb_filename).split('.')[0]\n",
    "            sim_output_filename = os.path.join(component_dir, f\"{comp_name}_{param_comb_str}_simulation_output.txt\")\n",
    "            if not repeat and os.path.exists(sim_output_filename):\n",
    "                print(f\"Simulation output exists for {module_name}, skipping simulation\\n\")\n",
    "            else:\n",
    "                result = subprocess.run([\"vsim\", \"-c\", \"-do\", f\"run -all; exit\", f\"work.{module_name}\"], capture_output=True, text=True)\n",
    "                output = result.stdout\n",
    "\n",
    "                with open(sim_output_filename, \"w\") as f:\n",
    "                    f.write(output)\n",
    "\n",
    "                print(f\"Simulation completed. Results saved to {sim_output_filename}\", \"\\n\")\n",
    "        \"\"\"\n",
    "        \n",
    "        elif simulator == \"iverilog\":\n",
    "            result = subprocess.run([\"iverilog\", \"-o\", \"tb_out\", tb_filename], cwd=sim_dir, capture_output=True, text=True)\n",
    "            if result.returncode == 0:\n",
    "                result = subprocess.run([\"vvp\", \"tb_out\"], cwd=sim_dir, capture_output=True, text=True)\n",
    "        \n",
    "        output = result.stdout\n",
    "\n",
    "        os.chdir(original_dir)\n",
    "        #print(\"CWD: \", os.getcwd())\n",
    "        output_filename = os.path.join(component_dir, f\"{comp_name}_{param_comb_str}_simulation_output.txt\")\n",
    "        with open(output_filename, \"w\") as f:\n",
    "            f.write(output)\n",
    "        \n",
    "        print(f\"Simulation completed. Results saved to {output_filename}\", \"\\n\")\n",
    "        \"\"\"\n",
    "        #pdf_report.add_paragraph(f\"Simulation completed. Results saved to {output_filename}\")\n",
    "\n",
    "        rules_used = component_details['rules']\n",
    "        rule = None\n",
    "        if rules_used:\n",
    "            rule_name = rules_used[0]\n",
    "            rule_class = globals().get(rule_name)\n",
    "            if rule_class:\n",
    "                rule = rule_class()  # Instantiate the class\n",
    "\n",
    "        #print(\"Scoring TB\")\n",
    "        num_tests = score_testbench(comp_name, component_dir, sim_output_filename, pdf_report, \n",
    "                                    rule=rule, console_output=score_out, summary_data=(tb_summary, f\"{comp_name}_{param_comb_str}\"), \n",
    "                                    max_tests=max_tests, component_details=component_details,\n",
    "                                   valid_names=component_details['valid_present'][2])\n",
    "        print(\"Num Tests:\", num_tests)\n",
    "        pdf_report.add_element(PageBreak())\n",
    "        \n",
    "        #preview_fn = f\"score_{param_comb_str}\"#os.path.join(component_dir, comp_name)\n",
    "        #print(\"Preview FN:\", preview_fn)\n",
    "        #preview_fn = pdf_report.preview(preview_fn)\n",
    "        #print(\"Preview FN:\", preview_fn)\n",
    "        #webbrowser.open(os.path.join(os.getcwd(), preview_fn))\n",
    "\n",
    "        return num_tests\n",
    "\n",
    "    def run_recursive_testbenches(component_name, hierarchy='hierarchy.json', constraints=None, base_dir=\"generated\"):\n",
    "        print(\"Running testbench for\", component_name)\n",
    "\n",
    "        component_dir = find_component_directory(component_name, hierarchy, base_dir=base_dir)\n",
    "        if not component_dir:\n",
    "            raise FileNotFoundError(f\"Component directory for {component_name} not found.\")\n",
    "\n",
    "        details_filename = os.path.join(component_dir, f'{component_name}_details.json')\n",
    "        with open(details_filename) as f:\n",
    "            original_component_details = json.load(f)\n",
    "\n",
    "        print(\"Original details fetched from\", details_filename)\n",
    "        \n",
    "        parameters = original_component_details[\"parameters\"]\n",
    "        parameter_ranges = [(p['name'], (2, min([int(p['value']) * 8, 8]))) for p in parameters]\n",
    "        print(\"Parameter ranges:\", parameter_ranges)\n",
    "\n",
    "        print(\"Constraints:\", constraints)\n",
    "        param_names, param_combinations, _ = get_param_combs(component_name, parameter_ranges, constraints=constraints)\n",
    "        print(f\"{_} parameter combinations found for {component_name}\")\n",
    "        print(param_names, param_combinations, \"\\n\")\n",
    "\n",
    "        for param_comb in param_combinations:\n",
    "            run_single_testbench(component_name, param_comb, param_names, component_dir)\n",
    "\n",
    "        if subs and 'submodules' in original_component_details:\n",
    "            print(\"Running testbenches for submodules of\", component_name)\n",
    "            \n",
    "            for submodule_name, submodule_hierarchy in original_component_details['submodules'].items():\n",
    "                print(\"In recursive: \", submodule_name, submodule_hierarchy)\n",
    "                if isinstance(submodule_hierarchy, dict): #and submodule_hierarchy[submodule_name + '.v'] != None:\n",
    "                    #print(submodule_name, submodule_hierarchy, component_dir)\n",
    "                    \n",
    "                    run_recursive_testbenches(submodule_name, submodule_hierarchy, constraints, component_dir)\n",
    "\n",
    "    with open(hierarchy_fn, 'r') as f:\n",
    "        hierarchy = json.load(f)\n",
    "\n",
    "    run_recursive_testbenches(component_name, hierarchy, constraints)\n",
    "    pdf_report.set_summary_template(summary_template)\n",
    "    pdf_report.set_summary_data(tb_summary)\n",
    "    pdf_report.save()\n",
    "\n",
    "    c = os.path.join(os.getcwd(), pdf_report.filename)\n",
    "    d = os.path.join(component_dir, pdf_report.filename)\n",
    "\n",
    "    if os.path.exists(d):\n",
    "        os.remove(d)\n",
    "\n",
    "    #os.rename(c, d)\n",
    "    #os.replace(c, os.path.join(os.getcwd(), d))\n",
    "    shutil.move(c, os.path.join(os.getcwd(), d))\n",
    "\n",
    "    webbrowser.open(os.path.join(os.getcwd(), d))\n",
    "    \n",
    "    print()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 405,
   "id": "b1565e3f-a762-40ab-b78b-30292b147951",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "CWD:  C:\\Users\\ugheewala\\OneDrive - NVIDIA Corporation\\Documents\\Projects\\benchmarking \n",
      "\n",
      "Component dir: generated\\array_multiplier\n",
      "Largest file: None\n",
      "Page size: (792.0, 612.0)\n",
      "Running testbench for array_multiplier\n",
      "Original details fetched from generated\\array_multiplier\\array_multiplier_details.json\n",
      "Parameter ranges: [('N', (2, 8))]\n",
      "Constraints: None\n",
      "7 parameter combinations found for array_multiplier\n",
      "['N'] [(2,), (3,), (4,), (5,), (6,), (7,), (8,)] \n",
      "\n",
      "Details File: generated\\array_multiplier\\array_multiplier_details_N2.json\n",
      "TB File: generated\\array_multiplier\\tb_N2_array_multiplier.v\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\array_multiplier_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\full_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\half_adder\\half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\tb__full_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\half_adder\\half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\half_adder\\tb__half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\tb_N2_array_multiplier_compilation_output.txt \n",
      "\n",
      "Simulation completed. Results saved to generated\\array_multiplier\\array_multiplier_N2_simulation_output.txt \n",
      "\n",
      "Scoring for array_multiplier\n",
      "Total tests: 16\n",
      "Passed tests: 8\n",
      "Failed tests: 8\n",
      "Test 9: Inputs: A=11 (bin) / 3 (dec), B=10 (bin) / 2 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=6 (dec) | Status: Failed\n",
      "Test 13: Inputs: A=11 (bin) / 3 (dec), B=01 (bin) / 1 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=3 (dec) | Status: Failed\n",
      "Test 12: Inputs: A=01 (bin) / 1 (dec), B=11 (bin) / 3 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=3 (dec) | Status: Failed\n",
      "Test 14: Inputs: A=11 (bin) / 3 (dec), B=11 (bin) / 3 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=9 (dec) | Status: Failed\n",
      "Test 10: Inputs: A=10 (bin) / 2 (dec), B=11 (bin) / 3 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=6 (dec) | Status: Failed\n",
      "Test 1: Inputs: A=01 (bin) / 1 (dec), B=10 (bin) / 2 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=2 (dec) | Status: Failed\n",
      "Test 0: Inputs: A=10 (bin) / 2 (dec), B=01 (bin) / 1 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=2 (dec) | Status: Failed\n",
      "Test 11: Inputs: A=10 (bin) / 2 (dec), B=10 (bin) / 2 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=4 (dec) | Status: Failed\n",
      "Test 8: Inputs: A=00 (bin) / 0 (dec), B=00 (bin) / 0 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 2: Inputs: A=11 (bin) / 3 (dec), B=00 (bin) / 0 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 6: Inputs: A=00 (bin) / 0 (dec), B=10 (bin) / 2 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 7: Inputs: A=00 (bin) / 0 (dec), B=11 (bin) / 3 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 15: Inputs: A=01 (bin) / 1 (dec), B=00 (bin) / 0 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 5: Inputs: A=10 (bin) / 2 (dec), B=00 (bin) / 0 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 4: Inputs: A=01 (bin) / 1 (dec), B=01 (bin) / 1 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=1 (dec) | Status: Passed\n",
      "Test 3: Inputs: A=00 (bin) / 0 (dec), B=01 (bin) / 1 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "\n",
      "Num Tests: 16\n",
      "Details File: generated\\array_multiplier\\array_multiplier_details_N3.json\n",
      "TB File: generated\\array_multiplier\\tb_N3_array_multiplier.v\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\array_multiplier_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\full_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\half_adder\\half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\tb__full_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\half_adder\\half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\half_adder\\tb__half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\tb_N3_array_multiplier_compilation_output.txt \n",
      "\n",
      "Simulation completed. Results saved to generated\\array_multiplier\\array_multiplier_N3_simulation_output.txt \n",
      "\n",
      "Scoring for array_multiplier\n",
      "Total tests: 64\n",
      "Passed tests: 16\n",
      "Failed tests: 48\n",
      "Test 33: Inputs: A=001 (bin) / 1 (dec), B=111 (bin) / 7 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=7 (dec) | Status: Failed\n",
      "Test 0: Inputs: A=010 (bin) / 2 (dec), B=011 (bin) / 3 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=6 (dec) | Status: Failed\n",
      "Test 40: Inputs: A=011 (bin) / 3 (dec), B=001 (bin) / 1 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=3 (dec) | Status: Failed\n",
      "Test 36: Inputs: A=101 (bin) / 5 (dec), B=011 (bin) / 3 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=15 (dec) | Status: Failed\n",
      "Test 51: Inputs: A=111 (bin) / 7 (dec), B=001 (bin) / 1 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=7 (dec) | Status: Failed\n",
      "Test 60: Inputs: A=110 (bin) / 6 (dec), B=010 (bin) / 2 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=12 (dec) | Status: Failed\n",
      "Test 13: Inputs: A=011 (bin) / 3 (dec), B=101 (bin) / 5 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=15 (dec) | Status: Failed\n",
      "Test 25: Inputs: A=011 (bin) / 3 (dec), B=111 (bin) / 7 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=21 (dec) | Status: Failed\n",
      "Test 3: Inputs: A=101 (bin) / 5 (dec), B=001 (bin) / 1 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=5 (dec) | Status: Failed\n",
      "Test 10: Inputs: A=001 (bin) / 1 (dec), B=010 (bin) / 2 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=2 (dec) | Status: Failed\n",
      "Test 45: Inputs: A=100 (bin) / 4 (dec), B=001 (bin) / 1 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=4 (dec) | Status: Failed\n",
      "Test 32: Inputs: A=110 (bin) / 6 (dec), B=011 (bin) / 3 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=18 (dec) | Status: Failed\n",
      "Test 35: Inputs: A=101 (bin) / 5 (dec), B=010 (bin) / 2 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=10 (dec) | Status: Failed\n",
      "Test 52: Inputs: A=111 (bin) / 7 (dec), B=110 (bin) / 6 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=42 (dec) | Status: Failed\n",
      "Test 57: Inputs: A=010 (bin) / 2 (dec), B=110 (bin) / 6 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=12 (dec) | Status: Failed\n",
      "Test 58: Inputs: A=011 (bin) / 3 (dec), B=110 (bin) / 6 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=18 (dec) | Status: Failed\n",
      "Test 14: Inputs: A=110 (bin) / 6 (dec), B=101 (bin) / 5 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=30 (dec) | Status: Failed\n",
      "Test 16: Inputs: A=100 (bin) / 4 (dec), B=010 (bin) / 2 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=8 (dec) | Status: Failed\n",
      "Test 49: Inputs: A=101 (bin) / 5 (dec), B=111 (bin) / 7 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=35 (dec) | Status: Failed\n",
      "Test 1: Inputs: A=010 (bin) / 2 (dec), B=101 (bin) / 5 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=10 (dec) | Status: Failed\n",
      "Test 34: Inputs: A=000 (bin) / 0 (dec), B=111 (bin) / 7 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 19: Inputs: A=000 (bin) / 0 (dec), B=100 (bin) / 4 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 15: Inputs: A=001 (bin) / 1 (dec), B=000 (bin) / 0 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 17: Inputs: A=111 (bin) / 7 (dec), B=000 (bin) / 0 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 28: Inputs: A=000 (bin) / 0 (dec), B=010 (bin) / 2 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "\n",
      "Num Tests: 64\n",
      "Details File: generated\\array_multiplier\\array_multiplier_details_N4.json\n",
      "TB File: generated\\array_multiplier\\tb_N4_array_multiplier.v\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\array_multiplier_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\full_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\half_adder\\half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\tb__full_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\half_adder\\half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\half_adder\\tb__half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\tb_N4_array_multiplier_compilation_output.txt \n",
      "\n",
      "Simulation completed. Results saved to generated\\array_multiplier\\array_multiplier_N4_simulation_output.txt \n",
      "\n",
      "Scoring for array_multiplier\n",
      "Total tests: 256\n",
      "Passed tests: 32\n",
      "Failed tests: 224\n",
      "Test 109: Inputs: A=0101 (bin) / 5 (dec), B=0100 (bin) / 4 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=20 (dec) | Status: Failed\n",
      "Test 170: Inputs: A=0010 (bin) / 2 (dec), B=0101 (bin) / 5 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=10 (dec) | Status: Failed\n",
      "Test 57: Inputs: A=1100 (bin) / 12 (dec), B=1100 (bin) / 12 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=144 (dec) | Status: Failed\n",
      "Test 245: Inputs: A=1001 (bin) / 9 (dec), B=0100 (bin) / 4 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=36 (dec) | Status: Failed\n",
      "Test 192: Inputs: A=1110 (bin) / 14 (dec), B=1111 (bin) / 15 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=210 (dec) | Status: Failed\n",
      "Test 78: Inputs: A=1000 (bin) / 8 (dec), B=0001 (bin) / 1 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=8 (dec) | Status: Failed\n",
      "Test 14: Inputs: A=1110 (bin) / 14 (dec), B=0001 (bin) / 1 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=14 (dec) | Status: Failed\n",
      "Test 97: Inputs: A=0111 (bin) / 7 (dec), B=1000 (bin) / 8 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=56 (dec) | Status: Failed\n",
      "Test 104: Inputs: A=1101 (bin) / 13 (dec), B=1000 (bin) / 8 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=104 (dec) | Status: Failed\n",
      "Test 118: Inputs: A=1101 (bin) / 13 (dec), B=0101 (bin) / 5 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=65 (dec) | Status: Failed\n",
      "Test 152: Inputs: A=0110 (bin) / 6 (dec), B=0110 (bin) / 6 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=36 (dec) | Status: Failed\n",
      "Test 45: Inputs: A=0100 (bin) / 4 (dec), B=0101 (bin) / 5 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=20 (dec) | Status: Failed\n",
      "Test 251: Inputs: A=0111 (bin) / 7 (dec), B=0001 (bin) / 1 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=7 (dec) | Status: Failed\n",
      "Test 211: Inputs: A=0011 (bin) / 3 (dec), B=0101 (bin) / 5 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=15 (dec) | Status: Failed\n",
      "Test 96: Inputs: A=0011 (bin) / 3 (dec), B=1000 (bin) / 8 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=24 (dec) | Status: Failed\n",
      "Test 232: Inputs: A=0011 (bin) / 3 (dec), B=1111 (bin) / 15 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=45 (dec) | Status: Failed\n",
      "Test 220: Inputs: A=0001 (bin) / 1 (dec), B=1001 (bin) / 9 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=9 (dec) | Status: Failed\n",
      "Test 113: Inputs: A=1100 (bin) / 12 (dec), B=0011 (bin) / 3 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=36 (dec) | Status: Failed\n",
      "Test 160: Inputs: A=1000 (bin) / 8 (dec), B=0100 (bin) / 4 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=32 (dec) | Status: Failed\n",
      "Test 224: Inputs: A=0101 (bin) / 5 (dec), B=0101 (bin) / 5 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=25 (dec) | Status: Failed\n",
      "Test 15: Inputs: A=0000 (bin) / 0 (dec), B=1110 (bin) / 14 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 76: Inputs: A=1100 (bin) / 12 (dec), B=0000 (bin) / 0 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 126: Inputs: A=0011 (bin) / 3 (dec), B=0000 (bin) / 0 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 36: Inputs: A=0000 (bin) / 0 (dec), B=1001 (bin) / 9 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 197: Inputs: A=0000 (bin) / 0 (dec), B=1101 (bin) / 13 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "\n",
      "Num Tests: 256\n",
      "Details File: generated\\array_multiplier\\array_multiplier_details_N5.json\n",
      "TB File: generated\\array_multiplier\\tb_N5_array_multiplier.v\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\array_multiplier_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\full_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\half_adder\\half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\tb__full_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\half_adder\\half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\half_adder\\tb__half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\tb_N5_array_multiplier_compilation_output.txt \n",
      "\n",
      "Simulation completed. Results saved to generated\\array_multiplier\\array_multiplier_N5_simulation_output.txt \n",
      "\n",
      "Scoring for array_multiplier\n",
      "Total tests: 1024\n",
      "Passed tests: 64\n",
      "Failed tests: 960\n",
      "Test 234: Inputs: A=10011 (bin) / 19 (dec), B=11000 (bin) / 24 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=456 (dec) | Status: Failed\n",
      "Test 570: Inputs: A=11100 (bin) / 28 (dec), B=11010 (bin) / 26 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=728 (dec) | Status: Failed\n",
      "Test 266: Inputs: A=01000 (bin) / 8 (dec), B=01111 (bin) / 15 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=120 (dec) | Status: Failed\n",
      "Test 892: Inputs: A=01000 (bin) / 8 (dec), B=00110 (bin) / 6 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=48 (dec) | Status: Failed\n",
      "Test 949: Inputs: A=10011 (bin) / 19 (dec), B=01100 (bin) / 12 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=228 (dec) | Status: Failed\n",
      "Test 694: Inputs: A=11101 (bin) / 29 (dec), B=01101 (bin) / 13 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=377 (dec) | Status: Failed\n",
      "Test 985: Inputs: A=11100 (bin) / 28 (dec), B=11001 (bin) / 25 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=700 (dec) | Status: Failed\n",
      "Test 129: Inputs: A=00111 (bin) / 7 (dec), B=11001 (bin) / 25 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=175 (dec) | Status: Failed\n",
      "Test 11: Inputs: A=11011 (bin) / 27 (dec), B=10101 (bin) / 21 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=567 (dec) | Status: Failed\n",
      "Test 210: Inputs: A=00010 (bin) / 2 (dec), B=10010 (bin) / 18 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=36 (dec) | Status: Failed\n",
      "Test 691: Inputs: A=01000 (bin) / 8 (dec), B=10010 (bin) / 18 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=144 (dec) | Status: Failed\n",
      "Test 710: Inputs: A=01111 (bin) / 15 (dec), B=11000 (bin) / 24 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=360 (dec) | Status: Failed\n",
      "Test 800: Inputs: A=00110 (bin) / 6 (dec), B=01110 (bin) / 14 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=84 (dec) | Status: Failed\n",
      "Test 752: Inputs: A=10011 (bin) / 19 (dec), B=10101 (bin) / 21 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=399 (dec) | Status: Failed\n",
      "Test 723: Inputs: A=11101 (bin) / 29 (dec), B=11101 (bin) / 29 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=841 (dec) | Status: Failed\n",
      "Test 529: Inputs: A=00010 (bin) / 2 (dec), B=01100 (bin) / 12 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=24 (dec) | Status: Failed\n",
      "Test 547: Inputs: A=01010 (bin) / 10 (dec), B=11011 (bin) / 27 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=270 (dec) | Status: Failed\n",
      "Test 192: Inputs: A=01001 (bin) / 9 (dec), B=11111 (bin) / 31 (dec) | Outputs: P (Actual)=1 (bin) / 1 (dec) | Expected: P (Expected)=279 (dec) | Status: Failed\n",
      "Test 789: Inputs: A=01001 (bin) / 9 (dec), B=01110 (bin) / 14 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=126 (dec) | Status: Failed\n",
      "Test 867: Inputs: A=00111 (bin) / 7 (dec), B=01110 (bin) / 14 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=98 (dec) | Status: Failed\n",
      "Test 292: Inputs: A=11100 (bin) / 28 (dec), B=00000 (bin) / 0 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 979: Inputs: A=00000 (bin) / 0 (dec), B=10011 (bin) / 19 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 578: Inputs: A=00000 (bin) / 0 (dec), B=01011 (bin) / 11 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 369: Inputs: A=11110 (bin) / 30 (dec), B=00000 (bin) / 0 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "Test 426: Inputs: A=00000 (bin) / 0 (dec), B=00000 (bin) / 0 (dec) | Outputs: P (Actual)=0 (bin) / 0 (dec) | Expected: P (Expected)=0 (dec) | Status: Passed\n",
      "\n",
      "Num Tests: 1024\n",
      "Details File: generated\\array_multiplier\\array_multiplier_details_N6.json\n",
      "TB File: generated\\array_multiplier\\tb_N6_array_multiplier.v\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\array_multiplier_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\full_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\half_adder\\half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\full_adder\\tb__full_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\half_adder\\half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\half_adder\\tb__half_adder_compilation_output.txt \n",
      "\n",
      "Compilation success! Compilation completed. Results saved to generated\\array_multiplier\\tb_N6_array_multiplier_compilation_output.txt \n",
      "\n"
     ]
    },
    {
     "ename": "KeyboardInterrupt",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[405], line 8\u001b[0m\n\u001b[0;32m      6\u001b[0m component_name \u001b[38;5;241m=\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124marray_multiplier\u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[0;32m      7\u001b[0m constraints \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mNone\u001b[39;00m\u001b[38;5;66;03m#{component_name: carry_skip_constraint}\u001b[39;00m\n\u001b[1;32m----> 8\u001b[0m \u001b[43mrun_testbench\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcomponent_name\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43msubs\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43;01mTrue\u001b[39;49;00m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mrepeat\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43;01mTrue\u001b[39;49;00m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mscore_out\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43;01mTrue\u001b[39;49;00m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mconstraints\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mconstraints\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[1;32mIn[404], line 270\u001b[0m, in \u001b[0;36mrun_testbench\u001b[1;34m(component_name, subs, simulator, hierarchy_fn, repeat, score_out, constraints, max_tests)\u001b[0m\n\u001b[0;32m    267\u001b[0m \u001b[38;5;28;01mwith\u001b[39;00m \u001b[38;5;28mopen\u001b[39m(hierarchy_fn, \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mr\u001b[39m\u001b[38;5;124m'\u001b[39m) \u001b[38;5;28;01mas\u001b[39;00m f:\n\u001b[0;32m    268\u001b[0m     hierarchy \u001b[38;5;241m=\u001b[39m json\u001b[38;5;241m.\u001b[39mload(f)\n\u001b[1;32m--> 270\u001b[0m \u001b[43mrun_recursive_testbenches\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcomponent_name\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mhierarchy\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mconstraints\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m    271\u001b[0m pdf_report\u001b[38;5;241m.\u001b[39mset_summary_template(summary_template)\n\u001b[0;32m    272\u001b[0m pdf_report\u001b[38;5;241m.\u001b[39mset_summary_data(tb_summary)\n",
      "Cell \u001b[1;32mIn[404], line 255\u001b[0m, in \u001b[0;36mrun_testbench.<locals>.run_recursive_testbenches\u001b[1;34m(component_name, hierarchy, constraints, base_dir)\u001b[0m\n\u001b[0;32m    252\u001b[0m \u001b[38;5;28mprint\u001b[39m(param_names, param_combinations, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m    254\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m param_comb \u001b[38;5;129;01min\u001b[39;00m param_combinations:\n\u001b[1;32m--> 255\u001b[0m     \u001b[43mrun_single_testbench\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcomponent_name\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mparam_comb\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mparam_names\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcomponent_dir\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m    257\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m subs \u001b[38;5;129;01mand\u001b[39;00m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124msubmodules\u001b[39m\u001b[38;5;124m'\u001b[39m \u001b[38;5;129;01min\u001b[39;00m original_component_details:\n\u001b[0;32m    258\u001b[0m     \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mRunning testbenches for submodules of\u001b[39m\u001b[38;5;124m\"\u001b[39m, component_name)\n",
      "Cell \u001b[1;32mIn[373], line 5\u001b[0m, in \u001b[0;36mtiming_wrapper.<locals>.wrapper\u001b[1;34m(*args, **kwargs)\u001b[0m\n\u001b[0;32m      2\u001b[0m \u001b[38;5;129m@functools\u001b[39m\u001b[38;5;241m.\u001b[39mwraps(func)\n\u001b[0;32m      3\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mwrapper\u001b[39m(\u001b[38;5;241m*\u001b[39margs, \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mkwargs):\n\u001b[0;32m      4\u001b[0m     start_time \u001b[38;5;241m=\u001b[39m time\u001b[38;5;241m.\u001b[39mtime()\n\u001b[1;32m----> 5\u001b[0m     num_tests \u001b[38;5;241m=\u001b[39m func(\u001b[38;5;241m*\u001b[39margs, \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mkwargs)\n\u001b[0;32m      6\u001b[0m     end_time \u001b[38;5;241m=\u001b[39m time\u001b[38;5;241m.\u001b[39mtime()\n\u001b[0;32m      7\u001b[0m     elapsed_time \u001b[38;5;241m=\u001b[39m end_time \u001b[38;5;241m-\u001b[39m start_time\n",
      "Cell \u001b[1;32mIn[404], line 182\u001b[0m, in \u001b[0;36mrun_testbench.<locals>.run_single_testbench\u001b[1;34m(comp_name, param_comb, param_names, component_dir, hierarchy, base_dir)\u001b[0m\n\u001b[0;32m    180\u001b[0m     \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mSimulation output exists for \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mmodule_name\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m, skipping simulation\u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m    181\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m--> 182\u001b[0m     result \u001b[38;5;241m=\u001b[39m \u001b[43msubprocess\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mrun\u001b[49m\u001b[43m(\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mvsim\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43m-c\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43m-do\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43mf\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mrun -all; exit\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43mf\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mwork.\u001b[39;49m\u001b[38;5;132;43;01m{\u001b[39;49;00m\u001b[43mmodule_name\u001b[49m\u001b[38;5;132;43;01m}\u001b[39;49;00m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcapture_output\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43;01mTrue\u001b[39;49;00m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mtext\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43;01mTrue\u001b[39;49;00m\u001b[43m)\u001b[49m\n\u001b[0;32m    183\u001b[0m     output \u001b[38;5;241m=\u001b[39m result\u001b[38;5;241m.\u001b[39mstdout\n\u001b[0;32m    185\u001b[0m     \u001b[38;5;28;01mwith\u001b[39;00m \u001b[38;5;28mopen\u001b[39m(sim_output_filename, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mw\u001b[39m\u001b[38;5;124m\"\u001b[39m) \u001b[38;5;28;01mas\u001b[39;00m f:\n",
      "File \u001b[1;32mC:\\Program Files\\Python310\\lib\\subprocess.py:505\u001b[0m, in \u001b[0;36mrun\u001b[1;34m(input, capture_output, timeout, check, *popenargs, **kwargs)\u001b[0m\n\u001b[0;32m    503\u001b[0m \u001b[38;5;28;01mwith\u001b[39;00m Popen(\u001b[38;5;241m*\u001b[39mpopenargs, \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mkwargs) \u001b[38;5;28;01mas\u001b[39;00m process:\n\u001b[0;32m    504\u001b[0m     \u001b[38;5;28;01mtry\u001b[39;00m:\n\u001b[1;32m--> 505\u001b[0m         stdout, stderr \u001b[38;5;241m=\u001b[39m \u001b[43mprocess\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mcommunicate\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43minput\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mtimeout\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mtimeout\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m    506\u001b[0m     \u001b[38;5;28;01mexcept\u001b[39;00m TimeoutExpired \u001b[38;5;28;01mas\u001b[39;00m exc:\n\u001b[0;32m    507\u001b[0m         process\u001b[38;5;241m.\u001b[39mkill()\n",
      "File \u001b[1;32mC:\\Program Files\\Python310\\lib\\subprocess.py:1154\u001b[0m, in \u001b[0;36mPopen.communicate\u001b[1;34m(self, input, timeout)\u001b[0m\n\u001b[0;32m   1151\u001b[0m     endtime \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mNone\u001b[39;00m\n\u001b[0;32m   1153\u001b[0m \u001b[38;5;28;01mtry\u001b[39;00m:\n\u001b[1;32m-> 1154\u001b[0m     stdout, stderr \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_communicate\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43minput\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mendtime\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mtimeout\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m   1155\u001b[0m \u001b[38;5;28;01mexcept\u001b[39;00m \u001b[38;5;167;01mKeyboardInterrupt\u001b[39;00m:\n\u001b[0;32m   1156\u001b[0m     \u001b[38;5;66;03m# https://bugs.python.org/issue25942\u001b[39;00m\n\u001b[0;32m   1157\u001b[0m     \u001b[38;5;66;03m# See the detailed comment in .wait().\u001b[39;00m\n\u001b[0;32m   1158\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m timeout \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m:\n",
      "File \u001b[1;32mC:\\Program Files\\Python310\\lib\\subprocess.py:1544\u001b[0m, in \u001b[0;36mPopen._communicate\u001b[1;34m(self, input, endtime, orig_timeout)\u001b[0m\n\u001b[0;32m   1540\u001b[0m \u001b[38;5;66;03m# Wait for the reader threads, or time out.  If we time out, the\u001b[39;00m\n\u001b[0;32m   1541\u001b[0m \u001b[38;5;66;03m# threads remain reading and the fds left open in case the user\u001b[39;00m\n\u001b[0;32m   1542\u001b[0m \u001b[38;5;66;03m# calls communicate again.\u001b[39;00m\n\u001b[0;32m   1543\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mstdout \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m:\n\u001b[1;32m-> 1544\u001b[0m     \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mstdout_thread\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mjoin\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_remaining_time\u001b[49m\u001b[43m(\u001b[49m\u001b[43mendtime\u001b[49m\u001b[43m)\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m   1545\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mstdout_thread\u001b[38;5;241m.\u001b[39mis_alive():\n\u001b[0;32m   1546\u001b[0m         \u001b[38;5;28;01mraise\u001b[39;00m TimeoutExpired(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39margs, orig_timeout)\n",
      "File \u001b[1;32mC:\\Program Files\\Python310\\lib\\threading.py:1096\u001b[0m, in \u001b[0;36mThread.join\u001b[1;34m(self, timeout)\u001b[0m\n\u001b[0;32m   1093\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mRuntimeError\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mcannot join current thread\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m   1095\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m timeout \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m:\n\u001b[1;32m-> 1096\u001b[0m     \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_wait_for_tstate_lock\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m   1097\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[0;32m   1098\u001b[0m     \u001b[38;5;66;03m# the behavior of a negative timeout isn't documented, but\u001b[39;00m\n\u001b[0;32m   1099\u001b[0m     \u001b[38;5;66;03m# historically .join(timeout=x) for x<0 has acted as if timeout=0\u001b[39;00m\n\u001b[0;32m   1100\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_wait_for_tstate_lock(timeout\u001b[38;5;241m=\u001b[39m\u001b[38;5;28mmax\u001b[39m(timeout, \u001b[38;5;241m0\u001b[39m))\n",
      "File \u001b[1;32mC:\\Program Files\\Python310\\lib\\threading.py:1116\u001b[0m, in \u001b[0;36mThread._wait_for_tstate_lock\u001b[1;34m(self, block, timeout)\u001b[0m\n\u001b[0;32m   1113\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m\n\u001b[0;32m   1115\u001b[0m \u001b[38;5;28;01mtry\u001b[39;00m:\n\u001b[1;32m-> 1116\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m \u001b[43mlock\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43macquire\u001b[49m\u001b[43m(\u001b[49m\u001b[43mblock\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mtimeout\u001b[49m\u001b[43m)\u001b[49m:\n\u001b[0;32m   1117\u001b[0m         lock\u001b[38;5;241m.\u001b[39mrelease()\n\u001b[0;32m   1118\u001b[0m         \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_stop()\n",
      "\u001b[1;31mKeyboardInterrupt\u001b[0m: "
     ]
    }
   ],
   "source": [
    "print(\"CWD: \", os.getcwd(), \"\\n\")\n",
    "\n",
    "#os.chdir(\"Projects/benchmarking\")\n",
    "#os.chdir(\"..\")\n",
    "\n",
    "component_name = 'array_multiplier'\n",
    "constraints = None#{component_name: carry_skip_constraint}\n",
    "run_testbench(component_name, subs=True, repeat=True, score_out=True, constraints=constraints)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b3a68953-9226-4769-8cb7-7772d953b29a",
   "metadata": {},
   "outputs": [],
   "source": [
    "def run_testbenches(component_names, simulators, subs, repeats, score_outs, constraints):\n",
    "    for i in range(len(component_names)):\n",
    "        run_testbench(component_names[i], simulator=simulators[i], subs=subs[i], repeat=repeats[i], score_out=score_outs[i], constraints=constraints[i])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a5f214c6-dd98-46c8-a5c6-c81b3ff55448",
   "metadata": {},
   "outputs": [],
   "source": [
    "component_names = [os.path.basename(f)[:-2] for f in filter_filenames(src_folder, patterns=[SubstringPattern(\"adder\")], filenames=None, subs=True)]\n",
    "print(component_names)\n",
    "\n",
    "subs = [True for c in component_names]\n",
    "print(\"Subs:\", subs)\n",
    "\n",
    "repeats = [True for c in component_names]\n",
    "print(\"Repeats:\", repeats)\n",
    "\n",
    "score_outs = [False for c in component_names]\n",
    "print(\"Score outs:\", score_outs)\n",
    "\n",
    "simulators = [\"modelsim\" for c in component_names]\n",
    "print(\"Simulators:\", simulators)\n",
    "\n",
    "constraints = [None for c in component_names]\n",
    "\n",
    "for i in range(len(component_names)):\n",
    "    if len(prs[i]) > 1:\n",
    "        constraint_name = component_names[i] + \"_constraint\"\n",
    "        try:\n",
    "            constraints[i] = {component_names[i]: globals()[constraint_name]}\n",
    "        except:\n",
    "            print(\"Constraint\", constraint_name, \"not found for\", component_names[i])\n",
    "\n",
    "print(\"Constraints:\", constraints)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 278,
   "id": "7d23155d-f163-44b5-b87c-c769629b0a67",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "#run_testbenches(component_names, simulators, subs, repeats, score_outs, constraints)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "64774c5f-0bcb-4e93-b741-acba1d1f9b65",
   "metadata": {},
   "source": [
    "# Resource_Usage_Analysis"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "202b22a5-f34f-40ca-bb9a-40e9ab6a72e1",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Launch oss-cad-suite\\environment.bat in cmd then launch jupyter notebook from within that env to access yosys"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 408,
   "id": "92f1b11d-6e1c-4205-a2dd-db79b5df686e",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Get netlist using Yosys\n",
    "def run_yosys(component_name, hierarchy=\"hierarchy.json\"):\n",
    "    component_dir = find_component_directory(component_name, hierarchy)\n",
    "    if not component_dir:\n",
    "        raise FileNotFoundError(f\"Component directory for {component_name} not found.\")\n",
    "\n",
    "    src_files = collect_source_files(component_dir)[:-1]\n",
    "    print(src_files)\n",
    "\n",
    "    netlist_file = os.path.join(component_dir, f\"{component_name}_netlist.json\")\n",
    "            \n",
    "    read = \"\"\n",
    "    for file in src_files:\n",
    "        read += \"read_verilog \" + file + \"\\n\"\n",
    "    yosys_script = f\"\"\"\n",
    "    {read}\n",
    "    synth -top {component_name}\n",
    "    write_json {netlist_file}\n",
    "    stat\n",
    "    \"\"\"\n",
    "\n",
    "    script_filename = os.path.join(component_dir, f\"{component_name}_script.ys\")\n",
    "\n",
    "    with open(script_filename, \"w\") as f:\n",
    "        f.write(yosys_script)\n",
    "\n",
    "    result = subprocess.run(['yosys', \"-s\", script_filename], capture_output=True, text=True)\n",
    "    print(result.stdout)\n",
    "    print(result.stderr)\n",
    "\n",
    "    if result.returncode != 0:\n",
    "        raise RuntimeError(\"Yosys execution failed\")\n",
    "\n",
    "    if not os.path.exists(netlist_file):\n",
    "        raise FileNotFoundError(f\"{netlist_file} not found\")\n",
    "\n",
    "    with open(netlist_file, \"r\") as f:\n",
    "        netlist = f.read()\n",
    "\n",
    "    return netlist"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 409,
   "id": "7a02a25c-f331-408b-a1a9-43badde57d48",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "C:\\Users\\ugheewala\\OneDrive - NVIDIA Corporation\\Documents\\Projects\\benchmarking\n",
      "[np.str_('generated\\\\array_multiplier\\\\array_multiplier.v'), np.str_('generated\\\\array_multiplier\\\\full_adder\\\\full_adder.v'), np.str_('generated\\\\array_multiplier\\\\full_adder\\\\half_adder\\\\half_adder.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\array_multiplier\\array_multiplier_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\array_multiplier\\array_multiplier.v\n",
      "Parsing Verilog input from `generated\\array_multiplier\\array_multiplier.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\array_multiplier'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing Verilog-2005 frontend: generated\\array_multiplier\\full_adder\\full_adder.v\n",
      "Parsing Verilog input from `generated\\array_multiplier\\full_adder\\full_adder.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\full_adder'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3. Executing Verilog-2005 frontend: generated\\array_multiplier\\full_adder\\half_adder\\half_adder.v\n",
      "Parsing Verilog input from `generated\\array_multiplier\\full_adder\\half_adder\\half_adder.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_adder'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "4. Executing SYNTH pass.\n",
      "\n",
      "4.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "4.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\array_multiplier\n",
      "\n",
      "4.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\array_multiplier\n",
      "Removing unused module `\\half_adder'.\n",
      "Removing unused module `\\full_adder'.\n",
      "Removed 2 unused modules.\n",
      "\n",
      "4.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 2 assignments to connections.\n",
      "\n",
      "4.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "4.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "4.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:10$3'.\n",
      "Creating decoders for process `\\array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:0$1'.\n",
      "\n",
      "4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "No latch inferred for signal `\\array_multiplier.\\num_layers' from process `\\array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:10$3'.\n",
      "No latch inferred for signal `\\array_multiplier.\\pp[0]' from process `\\array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:0$1'.\n",
      "\n",
      "4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:10$3'.\n",
      "Removing empty process `array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:0$1'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "4.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "4.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module array_multiplier...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "4.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\array_multiplier..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\array_multiplier.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "4.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "4.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "4.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "4.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "4.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "4.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "4.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "4.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\array_multiplier..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\array_multiplier.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "4.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "4.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module array_multiplier:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "4.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "4.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\array_multiplier..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\array_multiplier.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.15. Executing MEMORY pass.\n",
      "\n",
      "4.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "4.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "4.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "4.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "4.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "4.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.17.5. Finished fast OPT passes.\n",
      "\n",
      "4.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "4.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\array_multiplier..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\array_multiplier.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "4.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "4.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "4.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "No more expansions possible.\n",
      "<suppressed ~74 debug messages>\n",
      "\n",
      "4.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.21.5. Finished fast OPT passes.\n",
      "\n",
      "4.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "4.22.1. Extracting gate netlist of module `\\array_multiplier' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "4.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "4.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "4.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "4.23.5. Finished fast OPT passes.\n",
      "\n",
      "4.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "4.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\array_multiplier\n",
      "\n",
      "4.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\array_multiplier\n",
      "Removed 0 unused modules.\n",
      "\n",
      "4.25. Printing statistics.\n",
      "\n",
      "=== array_multiplier ===\n",
      "\n",
      "   Number of wires:                  5\n",
      "   Number of wire bits:              5\n",
      "   Number of public wires:           5\n",
      "   Number of public wire bits:       5\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_AND_                          1\n",
      "\n",
      "4.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module array_multiplier...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "5. Executing JSON backend.\n",
      "\n",
      "6. Printing statistics.\n",
      "\n",
      "=== array_multiplier ===\n",
      "\n",
      "   Number of wires:                  5\n",
      "   Number of wire bits:              5\n",
      "   Number of public wires:           5\n",
      "   Number of public wire bits:       5\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_AND_                          1\n",
      "\n",
      "End of script. Logfile hash: 0533ea8881\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "{\n",
      "  \"creator\": \"Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\",\n",
      "  \"modules\": {\n",
      "    \"array_multiplier\": {\n",
      "      \"attributes\": {\n",
      "        \"dynports\": \"00000000000000000000000000000001\",\n",
      "        \"top\": \"00000000000000000000000000000001\",\n",
      "        \"src\": \"generated\\\\array_multiplier\\\\array_multiplier.v:1.1-112.10\"\n",
      "      },\n",
      "      \"parameter_default_values\": {\n",
      "        \"N\": \"00000000000000000000000000000001\"\n",
      "      },\n",
      "      \"ports\": {\n",
      "        \"A\": {\n",
      "          \"direction\": \"input\",\n",
      "          \"bits\": [ 2 ]\n",
      "        },\n",
      "        \"B\": {\n",
      "          \"direction\": \"input\",\n",
      "          \"bits\": [ 3 ]\n",
      "        },\n",
      "        \"P\": {\n",
      "          \"direction\": \"output\",\n",
      "          \"bits\": [ 4 ]\n",
      "        }\n",
      "      },\n",
      "      \"cells\": {\n",
      "        \"$abc$85$auto$blifparse.cc:396:parse_blif$86\": {\n",
      "          \"hide_name\": 1,\n",
      "          \"type\": \"$_AND_\",\n",
      "          \"parameters\": {\n",
      "          },\n",
      "          \"attributes\": {\n",
      "          },\n",
      "          \"port_directions\": {\n",
      "            \"A\": \"input\",\n",
      "            \"B\": \"input\",\n",
      "            \"Y\": \"output\"\n",
      "          },\n",
      "          \"connections\": {\n",
      "            \"A\": [ 3 ],\n",
      "            \"B\": [ 2 ],\n",
      "            \"Y\": [ 4 ]\n",
      "          }\n",
      "        }\n",
      "      },\n",
      "      \"netnames\": {\n",
      "        \"A\": {\n",
      "          \"hide_name\": 0,\n",
      "          \"bits\": [ 2 ],\n",
      "          \"attributes\": {\n",
      "            \"src\": \"generated\\\\array_multiplier\\\\array_multiplier.v:2.24-2.25\"\n",
      "          }\n",
      "        },\n",
      "        \"B\": {\n",
      "          \"hide_name\": 0,\n",
      "          \"bits\": [ 3 ],\n",
      "          \"attributes\": {\n",
      "            \"src\": \"generated\\\\array_multiplier\\\\array_multiplier.v:3.24-3.25\"\n",
      "          }\n",
      "        },\n",
      "        \"P\": {\n",
      "          \"hide_name\": 0,\n",
      "          \"bits\": [ 4 ],\n",
      "          \"attributes\": {\n",
      "            \"src\": \"generated\\\\array_multiplier\\\\array_multiplier.v:4.42-4.43\"\n",
      "          }\n",
      "        },\n",
      "        \"num_layers\": {\n",
      "          \"hide_name\": 0,\n",
      "          \"bits\": [ \"0\" ],\n",
      "          \"attributes\": {\n",
      "            \"src\": \"generated\\\\array_multiplier\\\\array_multiplier.v:10.9-10.19\"\n",
      "          }\n",
      "        },\n",
      "        \"pp[0]\": {\n",
      "          \"hide_name\": 0,\n",
      "          \"bits\": [ 4 ],\n",
      "          \"attributes\": {\n",
      "            \"src\": \"generated\\\\array_multiplier\\\\array_multiplier.v:7.18-7.20\"\n",
      "          }\n",
      "        }\n",
      "      }\n",
      "    }\n",
      "  }\n",
      "}\n",
      "\n"
     ]
    }
   ],
   "source": [
    "if \"simulation\" in os.getcwd():\n",
    "    os.chdir(\"..\")\n",
    "print(os.getcwd())\n",
    "\n",
    "component_name = \"array_multiplier\"\n",
    "netlist = run_yosys(component_name)\n",
    "print(netlist)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 410,
   "id": "c7601b54-88cb-40a1-9911-a3d3ae5187c4",
   "metadata": {},
   "outputs": [],
   "source": [
    "def calculate_hierarchy_depth(module_name, netlist, depth=0):\n",
    "    module_info = netlist[\"modules\"][module_name]\n",
    "    max_depth = depth\n",
    "    for cell_name, cell_info in module_info[\"cells\"].items():\n",
    "        cell_type = cell_info[\"type\"]\n",
    "        if cell_type in netlist[\"modules\"]:\n",
    "            cell_depth = calculate_hierarchy_depth(cell_type, netlist, depth + 1)\n",
    "            max_depth = max(max_depth, cell_depth)\n",
    "    return max_depth\n",
    "\n",
    "def list_tb_files(component_dir):\n",
    "    tb_files = [f for f in os.listdir(component_dir) if f.startswith(\"tb\") and f.endswith(\".v\")]\n",
    "    return tb_files\n",
    "\n",
    "def extract_parameter_from_filename(filename, prefix=\"tb_N\", suffix=\".v\"):\n",
    "    match = re.search(f\"{prefix}(\\\\d+)\", filename)\n",
    "    if match:\n",
    "        return int(match.group(1))\n",
    "    return None\n",
    "\n",
    "def apply_increment_rules(module_analysis, param_value, rules, netlist):\n",
    "    for rule in rules.values():\n",
    "        cell_type = rule[\"cell_type\"]\n",
    "        increment_per_param = rule[\"increment_per_param\"]\n",
    "        \n",
    "        if cell_type in module_analysis[\"cells\"]:\n",
    "            initial_count = module_analysis[\"cells\"][cell_type]\n",
    "            \n",
    "            for i in range(1, param_value):\n",
    "                module_analysis[\"cells\"][cell_type] += increment_per_param\n",
    "                sub_module_info = netlist[\"modules\"].get(cell_type)\n",
    "                \n",
    "                if sub_module_info:\n",
    "                    recursively_add_raw_gates(sub_module_info, module_analysis, netlist)\n",
    "        else:\n",
    "            module_analysis[\"cells\"][cell_type] = increment_per_param\n",
    "            \n",
    "            sub_module_info = netlist[\"modules\"].get(cell_type)\n",
    "            if sub_module_info:\n",
    "                recursively_add_raw_gates(sub_module_info, module_analysis, netlist)\n",
    "\n",
    "        if cell_type in module_analysis[\"sub_modules\"]:\n",
    "            module_analysis[\"sub_modules\"][cell_type] += ((param_value - 1) * increment_per_param)\n",
    "\n",
    "def recursively_add_raw_gates(module_info, module_analysis, netlist):\n",
    "    for cell_name, cell_info in module_info[\"cells\"].items():\n",
    "        cell_type = cell_info[\"type\"]\n",
    "        if cell_type in netlist[\"modules\"]:\n",
    "            sub_module_info = netlist[\"modules\"][cell_type]\n",
    "            recursively_add_raw_gates(sub_module_info, module_analysis, netlist)\n",
    "        else:\n",
    "            if cell_type not in module_analysis[\"raw_gates\"]:\n",
    "                module_analysis[\"raw_gates\"][cell_type] = 0\n",
    "            module_analysis[\"raw_gates\"][cell_type] += 1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 411,
   "id": "744c339c-e932-45bc-a172-c15e86f6b5c5",
   "metadata": {},
   "outputs": [],
   "source": [
    "def modify_verilog_file(component_name, new_param_value):\n",
    "    component_dir = find_component_directory(component_name)\n",
    "    verilog_file = os.path.join(component_dir, f\"{component_name}.v\")\n",
    "\n",
    "    with open(verilog_file, \"r\") as f:\n",
    "        verilog_code = f.readlines()\n",
    "\n",
    "    # Modify the parameter N in the module declaration\n",
    "    modified_code = []\n",
    "    for line in verilog_code:\n",
    "        if \"module\" in line and \"parameter N\" in line:\n",
    "            # Find the index where \"parameter N = \" starts\n",
    "            start_idx = line.find(\"parameter N =\") + len(\"parameter N =\")\n",
    "            end_idx = line.find(\")\", start_idx)  # Find the closing parenthesis\n",
    "            # Replace the old value of N with the new one\n",
    "            new_line = line[:start_idx] + f\" {new_param_value} \" + line[end_idx:]\n",
    "            #print(new_line)\n",
    "            #time.sleep(5)\n",
    "            modified_code.append(new_line)\n",
    "        else:\n",
    "            modified_code.append(line)\n",
    "\n",
    "    # Write the modified code back to the Verilog file\n",
    "    with open(verilog_file, \"w\") as f:\n",
    "        f.writelines(modified_code)\n",
    "\n",
    "def revert_verilog_file(component_name, original_param_value):\n",
    "    modify_verilog_file(component_name, original_param_value)\n",
    "\n",
    "def run_modified_yosys(component_name, param_value, increment_step):\n",
    "    # Temporarily modify Verilog file to increment N\n",
    "    if increment_step:\n",
    "        modify_verilog_file(component_name, param_value + increment_step)\n",
    "    else:\n",
    "        modify_verilog_file(component_name, param_value)\n",
    "    #time.sleep(5)\n",
    "    \n",
    "    # Run Yosys to generate a new netlist\n",
    "    netlist = run_yosys(component_name)\n",
    "    \n",
    "    # Revert the Verilog file back to its original state\n",
    "    revert_verilog_file(component_name, param_value)\n",
    "\n",
    "    component_dir = find_component_directory(component_name)\n",
    "    if not component_dir:\n",
    "        raise FileNotFoundError(f\"Component directory for {component_name} not found.\")\n",
    "\n",
    "    netlist_file = os.path.join(component_dir, f\"{component_name}_netlist.json\")\n",
    "    netlist = json.load(open(netlist_file))\n",
    "    \n",
    "    return netlist"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 412,
   "id": "410e6696-50bf-4302-b463-f99ca716373b",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\ndef compare_netlists(original_netlist, modified_netlist):\\n    differences = {\\n        \"wire_count_diff\": modified_netlist[\"wire_count\"] - original_netlist[\"wire_count\"],\\n        \"wire_bits_diff\": modified_netlist[\"wire_bits\"] - original_netlist[\"wire_bits\"],\\n        \"port_count_diff\": modified_netlist[\"port_count\"] - original_netlist[\"port_count\"],\\n        \"port_bits_diff\": modified_netlist[\"port_bits\"] - original_netlist[\"port_bits\"],\\n        \"cell_count_diff\": modified_netlist[\"cell_count\"] - original_netlist[\"cell_count\"],\\n        \"raw_gates_diff\": {},\\n    }\\n\\n    # Compare raw gates\\n    for gate_type in modified_netlist[\"raw_gates\"]:\\n        original_count = original_netlist[\"raw_gates\"].get(gate_type, 0)\\n        modified_count = modified_netlist[\"raw_gates\"].get(gate_type, 0)\\n        differences[\"raw_gates_diff\"][gate_type] = modified_count - original_count\\n\\n    return differences\\n    \\ndef generate_scaling_rules(original_netlist, modified_netlist):\\n    differences = compare_netlists(original_netlist, modified_netlist)\\n    \\n    scaling_rules = {\\n        \"wire_count_per_N\": differences[\"wire_count_diff\"],\\n        \"wire_bits_per_N\": differences[\"wire_bits_diff\"],\\n        \"port_count_per_N\": differences[\"port_count_diff\"],\\n        \"port_bits_per_N\": differences[\"port_bits_diff\"],\\n        \"cell_count_per_N\": differences[\"cell_count_diff\"],\\n        \"raw_gates_per_N\": {},\\n    }\\n    \\n    # Add scaling for raw gates\\n    for gate_type, diff in differences[\"raw_gates_diff\"].items():\\n        scaling_rules[\"raw_gates_per_N\"][gate_type] = diff\\n    \\n    return scaling_rules\\n\\ndef apply_default_scaling(module_analysis, param_value, init_param, scaling_rules):\\n    module_analysis[\"wire_count\"] += scaling_rules[\"wire_count_per_N\"] * (param_value - init_param)\\n    module_analysis[\"wire_bits\"] += scaling_rules[\"wire_bits_per_N\"] * (param_value - init_param)\\n    module_analysis[\"port_count\"] += scaling_rules[\"port_count_per_N\"] * (param_value - init_param)\\n    module_analysis[\"port_bits\"] += scaling_rules[\"port_bits_per_N\"] * (param_value - init_param)\\n    module_analysis[\"cell_count\"] += scaling_rules[\"cell_count_per_N\"] * (param_value - init_param)\\n    \\n    for gate_type, scaling_value in scaling_rules[\"raw_gates_per_N\"].items():\\n        if gate_type not in module_analysis[\"raw_gates\"]:\\n            module_analysis[\"raw_gates\"][gate_type] = 0\\n        module_analysis[\"raw_gates\"][gate_type] += scaling_value * (param_value - init_param)\\n'"
      ]
     },
     "execution_count": 412,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "def generate_scaling_rules(analysis_N, analysis_N_plus_1):\n",
    "    scaling_rules = {\n",
    "        \"wire_count_per_N\": analysis_N_plus_1[\"wire_count\"] - analysis_N[\"wire_count\"],\n",
    "        \"wire_bits_per_N\": analysis_N_plus_1[\"wire_bits\"] - analysis_N[\"wire_bits\"],\n",
    "        \"port_count_per_N\": analysis_N_plus_1[\"port_count\"] - analysis_N[\"port_count\"],\n",
    "        \"port_bits_per_N\": analysis_N_plus_1[\"port_bits\"] - analysis_N[\"port_bits\"],\n",
    "        \"cell_count_per_N\": analysis_N_plus_1[\"cell_count\"] - analysis_N[\"cell_count\"],\n",
    "        \"raw_gates_per_N\": {},\n",
    "    }\n",
    "\n",
    "    # Compare the raw gates scaling\n",
    "    for gate_type in analysis_N_plus_1[\"raw_gates\"]:\n",
    "        if gate_type in analysis_N:\n",
    "            scaling_rules[\"raw_gates_per_N\"][gate_type] = analysis_N_plus_1[\"raw_gates\"][gate_type] - analysis_N[\"raw_gates\"][gate_type]\n",
    "        else:\n",
    "            scaling_rules[\"raw_gates_per_N\"][gate_type] = analysis_N_plus_1[\"raw_gates\"][gate_type]\n",
    "\n",
    "    return scaling_rules\n",
    "\n",
    "def apply_default_scaling(module_analysis, param_value, init_param, increment_step, scaling_rules):\n",
    "    delta_N = (param_value - init_param) // increment_step\n",
    "\n",
    "    # Apply scaling to the internals\n",
    "    module_analysis[\"wire_count\"] += scaling_rules[\"wire_count_per_N\"] * delta_N\n",
    "    module_analysis[\"wire_bits\"] += scaling_rules[\"wire_bits_per_N\"] * delta_N\n",
    "    module_analysis[\"port_count\"] += scaling_rules[\"port_count_per_N\"] * delta_N\n",
    "    module_analysis[\"port_bits\"] += scaling_rules[\"port_bits_per_N\"] * delta_N\n",
    "    module_analysis[\"cell_count\"] += scaling_rules[\"cell_count_per_N\"] * delta_N\n",
    "\n",
    "    for gate_type, increment_per_N in scaling_rules[\"raw_gates_per_N\"].items():\n",
    "        if not gate_type in module_analysis[\"raw_gates\"]:\n",
    "            module_analysis[\"raw_gates\"][gate_type] = 0\n",
    "        module_analysis[\"raw_gates\"][gate_type] += increment_per_N * delta_N\n",
    "\n",
    "\"\"\"\n",
    "def compare_netlists(original_netlist, modified_netlist):\n",
    "    differences = {\n",
    "        \"wire_count_diff\": modified_netlist[\"wire_count\"] - original_netlist[\"wire_count\"],\n",
    "        \"wire_bits_diff\": modified_netlist[\"wire_bits\"] - original_netlist[\"wire_bits\"],\n",
    "        \"port_count_diff\": modified_netlist[\"port_count\"] - original_netlist[\"port_count\"],\n",
    "        \"port_bits_diff\": modified_netlist[\"port_bits\"] - original_netlist[\"port_bits\"],\n",
    "        \"cell_count_diff\": modified_netlist[\"cell_count\"] - original_netlist[\"cell_count\"],\n",
    "        \"raw_gates_diff\": {},\n",
    "    }\n",
    "\n",
    "    # Compare raw gates\n",
    "    for gate_type in modified_netlist[\"raw_gates\"]:\n",
    "        original_count = original_netlist[\"raw_gates\"].get(gate_type, 0)\n",
    "        modified_count = modified_netlist[\"raw_gates\"].get(gate_type, 0)\n",
    "        differences[\"raw_gates_diff\"][gate_type] = modified_count - original_count\n",
    "\n",
    "    return differences\n",
    "    \n",
    "def generate_scaling_rules(original_netlist, modified_netlist):\n",
    "    differences = compare_netlists(original_netlist, modified_netlist)\n",
    "    \n",
    "    scaling_rules = {\n",
    "        \"wire_count_per_N\": differences[\"wire_count_diff\"],\n",
    "        \"wire_bits_per_N\": differences[\"wire_bits_diff\"],\n",
    "        \"port_count_per_N\": differences[\"port_count_diff\"],\n",
    "        \"port_bits_per_N\": differences[\"port_bits_diff\"],\n",
    "        \"cell_count_per_N\": differences[\"cell_count_diff\"],\n",
    "        \"raw_gates_per_N\": {},\n",
    "    }\n",
    "    \n",
    "    # Add scaling for raw gates\n",
    "    for gate_type, diff in differences[\"raw_gates_diff\"].items():\n",
    "        scaling_rules[\"raw_gates_per_N\"][gate_type] = diff\n",
    "    \n",
    "    return scaling_rules\n",
    "\n",
    "def apply_default_scaling(module_analysis, param_value, init_param, scaling_rules):\n",
    "    module_analysis[\"wire_count\"] += scaling_rules[\"wire_count_per_N\"] * (param_value - init_param)\n",
    "    module_analysis[\"wire_bits\"] += scaling_rules[\"wire_bits_per_N\"] * (param_value - init_param)\n",
    "    module_analysis[\"port_count\"] += scaling_rules[\"port_count_per_N\"] * (param_value - init_param)\n",
    "    module_analysis[\"port_bits\"] += scaling_rules[\"port_bits_per_N\"] * (param_value - init_param)\n",
    "    module_analysis[\"cell_count\"] += scaling_rules[\"cell_count_per_N\"] * (param_value - init_param)\n",
    "    \n",
    "    for gate_type, scaling_value in scaling_rules[\"raw_gates_per_N\"].items():\n",
    "        if gate_type not in module_analysis[\"raw_gates\"]:\n",
    "            module_analysis[\"raw_gates\"][gate_type] = 0\n",
    "        module_analysis[\"raw_gates\"][gate_type] += scaling_value * (param_value - init_param)\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 413,
   "id": "4f3d311a-beab-4461-900f-eb041181016f",
   "metadata": {},
   "outputs": [],
   "source": [
    "def analyze_module(module_name, netlist, param_value=None, min_param_value=0, increment_step=0, scaling_rules=None, increment_rules=None):\n",
    "    module_info = netlist[\"modules\"][module_name]\n",
    "    module_analysis = {\n",
    "        \"wire_count\": len(module_info[\"netnames\"]),\n",
    "        \"wire_bits\": sum(len(netname_info[\"bits\"]) for netname_info in module_info[\"netnames\"].values()),\n",
    "        \"port_count\": len(module_info[\"ports\"]),\n",
    "        \"port_bits\": sum(len(port_info[\"bits\"]) for port_info in module_info[\"ports\"].values()),\n",
    "        \"cell_count\": len(module_info[\"cells\"]),\n",
    "        \"hierarchy_depth\": calculate_hierarchy_depth(module_name, netlist),\n",
    "        \"cells\": {},\n",
    "        \"raw_gates\": {},\n",
    "        \"sub_modules\": {}\n",
    "    }\n",
    "    \n",
    "    for cell_name, cell_info in module_info[\"cells\"].items():\n",
    "        cell_type = cell_info[\"type\"]\n",
    "        if cell_type in netlist[\"modules\"]:\n",
    "            if cell_type not in module_analysis[\"cells\"]:\n",
    "                module_analysis[\"cells\"][cell_type] = 0\n",
    "            module_analysis[\"cells\"][cell_type] += 1\n",
    "\n",
    "            if cell_type not in module_analysis[\"sub_modules\"]:\n",
    "                module_analysis[\"sub_modules\"][cell_type] = 0\n",
    "            module_analysis[\"sub_modules\"][cell_type] += 1\n",
    "            \n",
    "            sub_module_info = netlist[\"modules\"][cell_type]\n",
    "            recursively_add_raw_gates(sub_module_info, module_analysis, netlist)\n",
    "        else:\n",
    "            if cell_type not in module_analysis[\"cells\"]:\n",
    "                module_analysis[\"cells\"][cell_type] = 0\n",
    "            module_analysis[\"cells\"][cell_type] += 1\n",
    "            if cell_type not in module_analysis[\"raw_gates\"]:\n",
    "                module_analysis[\"raw_gates\"][cell_type] = 0\n",
    "            module_analysis[\"raw_gates\"][cell_type] += 1\n",
    "    \n",
    "    if param_value and module_name == component_name and increment_rules:\n",
    "        apply_increment_rules(module_analysis, param_value, increment_rules, netlist)\n",
    "    \n",
    "    if param_value and scaling_rules and min_param_value and increment_step:\n",
    "        apply_default_scaling(module_analysis, param_value, min_param_value, increment_step, scaling_rules)\n",
    "    \n",
    "    return module_analysis\n",
    "\n",
    "def analyze_netlist(component_name, increment_rules, increment_step=1):\n",
    "    component_dir = find_component_directory(component_name)\n",
    "    if not component_dir:\n",
    "        raise FileNotFoundError(f\"Component directory for {component_name} not found.\")\n",
    "\n",
    "    netlist_file = os.path.join(component_dir, f\"{component_name}_netlist.json\")\n",
    "    netlist = json.load(open(netlist_file))\n",
    "\n",
    "    tb_files = list_tb_files(component_dir)\n",
    "    param_values = [extract_parameter_from_filename(f) for f in tb_files]\n",
    "    param_values = sorted(set(param_values))  # Ensure unique and sorted parameter values\n",
    "    #print(param_values)\n",
    "\n",
    "    min_param_value = param_values[0]\n",
    "\n",
    "    analysis_min = {}\n",
    "    for module_name in netlist[\"modules\"]:\n",
    "        analysis_min[module_name] = analyze_module(module_name, netlist, param_value=min_param_value)\n",
    "\n",
    "    #print_analysis(analysis_min)\n",
    "    #time.sleep(10)\n",
    "\n",
    "    # Run Yosys once for min_param_value + 1\n",
    "    netlist_min_plus_1 = run_modified_yosys(component_name, min_param_value, increment_step=increment_step)\n",
    "\n",
    "    # Analyze modules without scaling for min_param_value + 1\n",
    "    analysis_min_plus_1 = {}\n",
    "    for module_name in netlist_min_plus_1[\"modules\"]:\n",
    "        if increment_step:\n",
    "            analysis_min_plus_1[module_name] = analyze_module(module_name, netlist_min_plus_1, param_value=min_param_value + increment_step)\n",
    "        else:\n",
    "            analysis_min_plus_1[module_name] = analyze_module(module_name, netlist_min_plus_1, param_value=min_param_value)\n",
    "\n",
    "    #print_analysis(analysis_min_plus_1)\n",
    "\n",
    "    #print(analysis_min, analysis_min_plus_1)\n",
    "    #time.sleep(1)\n",
    "\n",
    "    # Generate scaling rules based on the difference between netlist_min and netlist_min_plus_1\n",
    "    scaling_rules = generate_scaling_rules(analysis_min[component_name], analysis_min_plus_1[component_name])\n",
    "    #print(\"Scaling rules:\", scaling_rules)\n",
    "    #time.sleep(3)\n",
    "\n",
    "    analyses = {}\n",
    "    \n",
    "    for param_value in param_values:\n",
    "        analysis = {}\n",
    "        for module_name in netlist[\"modules\"]:\n",
    "            if not module_name in analysis:\n",
    "                analysis[module_name] = analyze_module(module_name, netlist, param_value, min_param_value=min_param_value, increment_step=increment_step, scaling_rules=scaling_rules, increment_rules=increment_rules)\n",
    "        analyses[param_value] = analysis\n",
    "    \n",
    "    return analyses\n",
    "\n",
    "def print_analysis(analysis):\n",
    "    #print(analysis)\n",
    "    def print_module_analysis(module_name, module_analysis, indent_level=0):\n",
    "        #print(module_analysis)\n",
    "        indent = \"  \" * indent_level\n",
    "        print(f\"{indent}Module: {module_name}\")\n",
    "        print(f\"{indent}  Number of wires: {module_analysis['wire_count']}\")\n",
    "        print(f\"{indent}  Number of wire bits: {module_analysis['wire_bits']}\")\n",
    "        print(f\"{indent}  Number of ports: {module_analysis['port_count']}\")\n",
    "        print(f\"{indent}  Number of port bits: {module_analysis['port_bits']}\")\n",
    "        print(f\"{indent}  Number of cells: {module_analysis['cell_count']}\")\n",
    "        print(f\"{indent}  Hierarchy depth: {module_analysis['hierarchy_depth']}\")\n",
    "        print(f\"{indent}  Raw Gates:\")\n",
    "        for gate_type, count in module_analysis[\"raw_gates\"].items():\n",
    "            print(f\"{indent}    Gate Type: {gate_type}, Count: {count}\")\n",
    "\n",
    "        print(f\"{indent}  Sub-Modules:\")\n",
    "        for cell_type, count in module_analysis[\"sub_modules\"].items():\n",
    "            print(f\"{indent}    Cell Type: {cell_type}, Count: {count}\")\n",
    "        print()\n",
    "\n",
    "    for module_name, module_analysis in analysis.items():\n",
    "        print_module_analysis(module_name, module_analysis)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 414,
   "id": "8f5f1606-4ed3-41bc-a6b4-31ad63f7f205",
   "metadata": {},
   "outputs": [],
   "source": [
    "increment_rules = {\n",
    "    \"ripple_carry_adder\": {\n",
    "        \"param_name\": \"N\",\n",
    "        \"cell_type\": \"full_adder\",\n",
    "        \"increment_per_param\": 1  # Increment by 1 for every unit increase in parameter\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 415,
   "id": "118ed85b-895b-4325-9e76-20cb3051c23e",
   "metadata": {},
   "outputs": [],
   "source": [
    "def clog2(N):\n",
    "    \"\"\"Returns the ceiling of log base 2 of N, equivalent to $clog2 in Verilog.\"\"\"\n",
    "    return math.ceil(math.log2(N))\n",
    "\n",
    "def calculate_increment_step(start_value):\n",
    "    \"\"\"Finds the smallest increment step that causes $clog2(N) to increment by 1.\"\"\"\n",
    "    current_clog2 = clog2(start_value)\n",
    "    next_value = start_value + 1\n",
    "\n",
    "    #print(current_clog2, clog2(3))\n",
    "    \n",
    "    while clog2(next_value) == current_clog2:\n",
    "        print(clog2(next_value))\n",
    "        next_value += 1\n",
    "    \n",
    "    # Return the increment needed for clog2 to change by +1\n",
    "    return next_value - start_value"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 416,
   "id": "89fbf09f-19fe-4a8a-bc10-e338f140c29d",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[np.str_('generated\\\\array_multiplier\\\\array_multiplier.v'), np.str_('generated\\\\array_multiplier\\\\full_adder\\\\full_adder.v'), np.str_('generated\\\\array_multiplier\\\\full_adder\\\\half_adder\\\\half_adder.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\array_multiplier\\array_multiplier_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\array_multiplier\\array_multiplier.v\n",
      "Parsing Verilog input from `generated\\array_multiplier\\array_multiplier.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\array_multiplier'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing Verilog-2005 frontend: generated\\array_multiplier\\full_adder\\full_adder.v\n",
      "Parsing Verilog input from `generated\\array_multiplier\\full_adder\\full_adder.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\full_adder'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3. Executing Verilog-2005 frontend: generated\\array_multiplier\\full_adder\\half_adder\\half_adder.v\n",
      "Parsing Verilog input from `generated\\array_multiplier\\full_adder\\half_adder\\half_adder.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_adder'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "4. Executing SYNTH pass.\n",
      "\n",
      "4.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "4.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\array_multiplier\n",
      "\n",
      "4.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\array_multiplier\n",
      "Removing unused module `\\half_adder'.\n",
      "Removing unused module `\\full_adder'.\n",
      "Removed 2 unused modules.\n",
      "\n",
      "4.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 2 assignments to connections.\n",
      "\n",
      "4.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "4.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "4.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:10$3'.\n",
      "Creating decoders for process `\\array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:0$1'.\n",
      "\n",
      "4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "No latch inferred for signal `\\array_multiplier.\\num_layers' from process `\\array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:10$3'.\n",
      "No latch inferred for signal `\\array_multiplier.\\pp[0]' from process `\\array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:0$1'.\n",
      "\n",
      "4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:10$3'.\n",
      "Removing empty process `array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:0$1'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "4.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "4.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module array_multiplier...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "4.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\array_multiplier..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\array_multiplier.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "4.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "4.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "4.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "4.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "4.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "4.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "4.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "4.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\array_multiplier..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\array_multiplier.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "4.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "4.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module array_multiplier:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "4.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "4.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\array_multiplier..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\array_multiplier.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.15. Executing MEMORY pass.\n",
      "\n",
      "4.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "4.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "4.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "4.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "4.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "4.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.17.5. Finished fast OPT passes.\n",
      "\n",
      "4.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "4.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\array_multiplier..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\array_multiplier.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "4.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "4.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "4.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "No more expansions possible.\n",
      "<suppressed ~74 debug messages>\n",
      "\n",
      "4.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "\n",
      "4.21.5. Finished fast OPT passes.\n",
      "\n",
      "4.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "4.22.1. Extracting gate netlist of module `\\array_multiplier' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "4.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "4.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "4.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "\n",
      "4.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "4.23.5. Finished fast OPT passes.\n",
      "\n",
      "4.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "4.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\array_multiplier\n",
      "\n",
      "4.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\array_multiplier\n",
      "Removed 0 unused modules.\n",
      "\n",
      "4.25. Printing statistics.\n",
      "\n",
      "=== array_multiplier ===\n",
      "\n",
      "   Number of wires:                  5\n",
      "   Number of wire bits:              5\n",
      "   Number of public wires:           5\n",
      "   Number of public wire bits:       5\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_AND_                          1\n",
      "\n",
      "4.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module array_multiplier...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "5. Executing JSON backend.\n",
      "\n",
      "6. Printing statistics.\n",
      "\n",
      "=== array_multiplier ===\n",
      "\n",
      "   Number of wires:                  5\n",
      "   Number of wire bits:              5\n",
      "   Number of public wires:           5\n",
      "   Number of public wire bits:       5\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_AND_                          1\n",
      "\n",
      "End of script. Logfile hash: 0533ea8881\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "[np.str_('generated\\\\array_multiplier\\\\array_multiplier.v'), np.str_('generated\\\\array_multiplier\\\\full_adder\\\\full_adder.v'), np.str_('generated\\\\array_multiplier\\\\full_adder\\\\half_adder\\\\half_adder.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\array_multiplier\\array_multiplier_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\array_multiplier\\array_multiplier.v\n",
      "Parsing Verilog input from `generated\\array_multiplier\\array_multiplier.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\array_multiplier'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing Verilog-2005 frontend: generated\\array_multiplier\\full_adder\\full_adder.v\n",
      "Parsing Verilog input from `generated\\array_multiplier\\full_adder\\full_adder.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\full_adder'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3. Executing Verilog-2005 frontend: generated\\array_multiplier\\full_adder\\half_adder\\half_adder.v\n",
      "Parsing Verilog input from `generated\\array_multiplier\\full_adder\\half_adder\\half_adder.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_adder'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "4. Executing SYNTH pass.\n",
      "\n",
      "4.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "4.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\array_multiplier\n",
      "Used module:     \\half_adder\n",
      "Reprocessing module array_multiplier because instantiated module half_adder has become available.\n",
      "Generating RTLIL representation for module `\\array_multiplier'.\n",
      "\n",
      "4.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\array_multiplier\n",
      "Used module:     \\half_adder\n",
      "\n",
      "4.1.3. Analyzing design hierarchy..\n",
      "Top module:  \\array_multiplier\n",
      "Used module:     \\half_adder\n",
      "Removing unused module `\\full_adder'.\n",
      "Removed 1 unused modules.\n",
      "\n",
      "4.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 5 assignments to connections.\n",
      "\n",
      "4.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "4.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "4.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:10$23'.\n",
      "Creating decoders for process `\\array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:0$18'.\n",
      "\n",
      "4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "No latch inferred for signal `\\array_multiplier.\\num_layers' from process `\\array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:10$23'.\n",
      "No latch inferred for signal `\\array_multiplier.\\pp[0]' from process `\\array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:0$18'.\n",
      "No latch inferred for signal `\\array_multiplier.\\pp[1]' from process `\\array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:0$18'.\n",
      "\n",
      "4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:10$23'.\n",
      "Removing empty process `array_multiplier.$proc$generated\\array_multiplier\\array_multiplier.v:0$18'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "4.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "4.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "4.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Removed 0 unused cells and 17 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "4.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module array_multiplier...\n",
      "Checking module half_adder...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "4.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "4.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\array_multiplier..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\array_multiplier.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "4.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "4.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "4.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "4.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "4.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "4.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "4.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "4.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "4.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "4.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "4.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "4.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\array_multiplier..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\array_multiplier.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "4.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "4.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "4.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "4.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "4.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module array_multiplier:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "Extracting $alu and $macc cells in module half_adder:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "4.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "4.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "4.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\array_multiplier..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\array_multiplier.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "4.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "4.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.15. Executing MEMORY pass.\n",
      "\n",
      "4.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "4.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "4.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "4.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "4.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "4.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "4.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "4.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "4.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "4.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "4.17.5. Finished fast OPT passes.\n",
      "\n",
      "4.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "4.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "4.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\array_multiplier..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\array_multiplier.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "4.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "4.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "4.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "4.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "4.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "No more expansions possible.\n",
      "<suppressed ~79 debug messages>\n",
      "\n",
      "4.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "4.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "4.21.5. Finished fast OPT passes.\n",
      "\n",
      "4.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "4.22.1. Extracting gate netlist of module `\\array_multiplier' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.\n",
      "\n",
      "4.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "4.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        4\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        4\n",
      "ABC RESULTS:          output signals:        4\n",
      "Removing temp directory.\n",
      "\n",
      "4.22.2. Extracting gate netlist of module `\\half_adder' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "4.22.2.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "4.22.2.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "4.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module array_multiplier.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "4.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\array_multiplier'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\array_multiplier..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Removed 0 unused cells and 12 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "4.23.5. Finished fast OPT passes.\n",
      "\n",
      "4.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "4.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\array_multiplier\n",
      "Used module:     \\half_adder\n",
      "\n",
      "4.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\array_multiplier\n",
      "Used module:     \\half_adder\n",
      "Removed 0 unused modules.\n",
      "\n",
      "4.25. Printing statistics.\n",
      "\n",
      "=== array_multiplier ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:             17\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:      17\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $_AND_                          4\n",
      "     half_adder                      2\n",
      "\n",
      "=== half_adder ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_AND_                          1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   array_multiplier                  1\n",
      "     half_adder                      2\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             25\n",
      "   Number of public wires:          16\n",
      "   Number of public wire bits:      25\n",
      "   Number of ports:                 11\n",
      "   Number of port bits:             16\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  8\n",
      "     $_AND_                          6\n",
      "     $_XOR_                          2\n",
      "\n",
      "4.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module array_multiplier...\n",
      "Checking module half_adder...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "5. Executing JSON backend.\n",
      "\n",
      "6. Printing statistics.\n",
      "\n",
      "=== array_multiplier ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:             17\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:      17\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $_AND_                          4\n",
      "     half_adder                      2\n",
      "\n",
      "=== half_adder ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_AND_                          1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   array_multiplier                  1\n",
      "     half_adder                      2\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             25\n",
      "   Number of public wires:          16\n",
      "   Number of public wire bits:      25\n",
      "   Number of ports:                 11\n",
      "   Number of port bits:             16\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  8\n",
      "     $_AND_                          6\n",
      "     $_XOR_                          2\n",
      "\n",
      "End of script. Logfile hash: 450b58c6fe\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "component_name = \"array_multiplier\"\n",
    "run_yosys(component_name)\n",
    "\n",
    "increment_step = 1\n",
    "#print(f\"Calculated increment step: {increment_step} (to cause $clog2 to change by +1)\")\n",
    "\n",
    "analyses = analyze_netlist(component_name, increment_rules)\n",
    "#print(analyses)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 417,
   "id": "404dc885-0a9f-456a-8595-b3f81d9f0a0a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Analysis for parameter value 1:\n",
      "Module: array_multiplier\n",
      "  Number of wires: 5\n",
      "  Number of wire bits: 5\n",
      "  Number of ports: 3\n",
      "  Number of port bits: 3\n",
      "  Number of cells: 1\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_AND_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 0\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 2:\n",
      "Module: array_multiplier\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 17\n",
      "  Number of ports: 3\n",
      "  Number of port bits: 8\n",
      "  Number of cells: 6\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_AND_, Count: 7\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 3:\n",
      "Module: array_multiplier\n",
      "  Number of wires: 11\n",
      "  Number of wire bits: 29\n",
      "  Number of ports: 3\n",
      "  Number of port bits: 13\n",
      "  Number of cells: 11\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_AND_, Count: 13\n",
      "    Gate Type: $_XOR_, Count: 4\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 4:\n",
      "Module: array_multiplier\n",
      "  Number of wires: 14\n",
      "  Number of wire bits: 41\n",
      "  Number of ports: 3\n",
      "  Number of port bits: 18\n",
      "  Number of cells: 16\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_AND_, Count: 19\n",
      "    Gate Type: $_XOR_, Count: 6\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 5:\n",
      "Module: array_multiplier\n",
      "  Number of wires: 17\n",
      "  Number of wire bits: 53\n",
      "  Number of ports: 3\n",
      "  Number of port bits: 23\n",
      "  Number of cells: 21\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_AND_, Count: 25\n",
      "    Gate Type: $_XOR_, Count: 8\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 6:\n",
      "Module: array_multiplier\n",
      "  Number of wires: 20\n",
      "  Number of wire bits: 65\n",
      "  Number of ports: 3\n",
      "  Number of port bits: 28\n",
      "  Number of cells: 26\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_AND_, Count: 31\n",
      "    Gate Type: $_XOR_, Count: 10\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 7:\n",
      "Module: array_multiplier\n",
      "  Number of wires: 23\n",
      "  Number of wire bits: 77\n",
      "  Number of ports: 3\n",
      "  Number of port bits: 33\n",
      "  Number of cells: 31\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_AND_, Count: 37\n",
      "    Gate Type: $_XOR_, Count: 12\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 8:\n",
      "Module: array_multiplier\n",
      "  Number of wires: 26\n",
      "  Number of wire bits: 89\n",
      "  Number of ports: 3\n",
      "  Number of port bits: 38\n",
      "  Number of cells: 36\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_AND_, Count: 43\n",
      "    Gate Type: $_XOR_, Count: 14\n",
      "  Sub-Modules:\n",
      "\n"
     ]
    }
   ],
   "source": [
    "for param_value, analysis in analyses.items():\n",
    "    print(f\"Analysis for parameter value {param_value}:\")\n",
    "    #print(analysis)\n",
    "    print_analysis(analysis)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 418,
   "id": "c2271e4c-d442-442e-b5f3-31dacfc373d4",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "class YosysPageTemplate(PageTemplate):\n",
    "    def generate_page(self, component_name, analyses):\n",
    "        for param_value, analysis in analyses.items():\n",
    "            self.add_heading(f\"Parameter Value: {param_value}\", level=2)\n",
    "            #self.add_element(Spacer(1, 0.1 * inch))\n",
    "\n",
    "            all_tables_data = {}\n",
    "            \n",
    "            # Collect all possible headers\n",
    "            all_metrics = set()\n",
    "            all_cells = set()\n",
    "            all_raw_gates = set()\n",
    "            for module_analysis in analysis.values():\n",
    "                all_metrics.update(['wire_count', 'wire_bits', 'port_count', 'port_bits', 'cell_count', 'hierarchy_depth'])\n",
    "                all_cells.update(module_analysis['cells'].keys())\n",
    "                all_raw_gates.update(module_analysis['raw_gates'].keys())\n",
    "\n",
    "            all_headers = ['Module'] + list(all_metrics) + list(all_cells) + list(all_raw_gates)\n",
    "\n",
    "            unique_headers = []\n",
    "            seen_headers = set()\n",
    "            for header in all_headers:\n",
    "                if header not in seen_headers:\n",
    "                    unique_headers.append(header)\n",
    "                    seen_headers.add(header)\n",
    "\n",
    "            #print(\"Unique headers:\", unique_headers)\n",
    "\n",
    "            all_headers = unique_headers\n",
    "\n",
    "            # Create table data\n",
    "            table_data = [unique_headers]\n",
    "            for module_name, module_analysis in analysis.items():\n",
    "                row = [module_name]\n",
    "                for header in all_headers[1:]:  # Skip 'Module'\n",
    "                    if header in module_analysis:\n",
    "                        row.append(module_analysis[header])\n",
    "                    elif header in module_analysis['cells']:\n",
    "                        row.append(module_analysis['cells'].get(header, 0))\n",
    "                    elif header in module_analysis['raw_gates']:\n",
    "                        row.append(module_analysis['raw_gates'].get(header, 0))\n",
    "                    else:\n",
    "                        row.append(0)\n",
    "                table_data.append(row)\n",
    "                for submodule_name, submodule_count in module_analysis['sub_modules'].items():\n",
    "                    submodule_analysis = analysis.get(submodule_name, {})\n",
    "                    submodule_row = [f\"{module_name} -> {submodule_name}\"]\n",
    "                    for header in all_headers[1:]:\n",
    "                        if header in submodule_analysis:\n",
    "                            submodule_row.append(submodule_analysis[header])\n",
    "                        elif header in submodule_analysis.get('cells', {}):\n",
    "                            submodule_row.append(submodule_analysis['cells'].get(header, 0))\n",
    "                        elif header in submodule_analysis.get('raw_gates', {}):\n",
    "                            submodule_row.append(submodule_analysis['raw_gates'].get(header, 0))\n",
    "                        else:\n",
    "                            submodule_row.append(0)\n",
    "                    table_data.append(submodule_row)\n",
    "\n",
    "            all_tables_data[param_value] = table_data\n",
    "\n",
    "            # Create the table\n",
    "            table = Table(table_data)\n",
    "            table.setStyle(TableStyle([\n",
    "                ('BACKGROUND', (0, 0), (-1, 0), colors.grey),\n",
    "                ('TEXTCOLOR', (0, 0), (-1, 0), colors.whitesmoke),\n",
    "                ('ALIGN', (0, 0), (-1, -1), 'CENTER'),\n",
    "                ('FONTNAME', (0, 0), (-1, 0), 'Helvetica-Bold'),\n",
    "                ('BOTTOMPADDING', (0, 0), (-1, 0), 12),\n",
    "                ('BACKGROUND', (0, 1), (-1, -1), colors.beige),\n",
    "                ('GRID', (0, 0), (-1, -1), 1, colors.black),\n",
    "            ]))\n",
    "            self.add_element(table)\n",
    "            #self.add_element(Spacer(1, 0.2 * inch))\n",
    "\n",
    "            #self.add_element(PageBreak())\n",
    "\n",
    "        with open(f\"{component_name}_table_data.json\", \"w\") as json_file:\n",
    "            json.dump(all_tables_data, json_file, indent=4)\n",
    "            #print(\"Wrote table data to\", json_file)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 419,
   "id": "39d6bc9d-1200-47ea-a7fc-1cde0f994a73",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "JSON file not present\n",
      "Page size: (792.0, 612.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[80.34, 54.78, 55.35, 61.459999999999994, 64.22, 64.78999999999999, 89.8, 59.79, 50.34, 50.35],\n",
      "[['Module',\n",
      "    'port_bits',\n",
      "    'wire_bits',\n",
      "    'cell_count',\n",
      "    'port_count',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'full_adder',\n",
      "    '$_AND_',\n",
      "    '$_XOR_'],\n",
      "   ['array_multiplier', 3, 5, 1, 3, 5, 0, 1, 1, 0]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[80.34, 54.78, 55.35, 61.459999999999994, 64.22, 64.78999999999999, 89.8, 59.79, 50.34, 50.35],\n",
      "[['Module',\n",
      "    'port_bits',\n",
      "    'wire_bits',\n",
      "    'cell_count',\n",
      "    'port_count',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'full_adder',\n",
      "    '$_AND_',\n",
      "    '$_XOR_'],\n",
      "   ['array_multiplier', 8, 17, 6, 3, 8, 0, 1, 1, 2]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[80.34, 54.78, 55.35, 61.459999999999994, 64.22, 64.78999999999999, 89.8, 59.79, 50.34, 50.35],\n",
      "[['Module',\n",
      "    'port_bits',\n",
      "    'wire_bits',\n",
      "    'cell_count',\n",
      "    'port_count',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'full_adder',\n",
      "    '$_AND_',\n",
      "    '$_XOR_'],\n",
      "   ['array_multiplier', 13, 29, 11, 3, 11, 0, 1, 1, 4]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[80.34, 54.78, 55.35, 61.459999999999994, 64.22, 64.78999999999999, 89.8, 59.79, 50.34, 50.35],\n",
      "[['Module',\n",
      "    'port_bits',\n",
      "    'wire_bits',\n",
      "    'cell_count',\n",
      "    'port_count',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'full_adder',\n",
      "    '$_AND_',\n",
      "    '$_XOR_'],\n",
      "   ['array_multiplier', 18, 41, 16, 3, 14, 0, 1, 1, 6]]\n",
      ") # end table doesn't have style\n",
      "PageBreak() doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[80.34, 54.78, 55.35, 61.459999999999994, 64.22, 64.78999999999999, 89.8, 59.79, 50.34, 50.35],\n",
      "[['Module',\n",
      "    'port_bits',\n",
      "    'wire_bits',\n",
      "    'cell_count',\n",
      "    'port_count',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'full_adder',\n",
      "    '$_AND_',\n",
      "    '$_XOR_'],\n",
      "   ['array_multiplier', 23, 53, 21, 3, 17, 0, 1, 1, 8]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[80.34, 54.78, 55.35, 61.459999999999994, 64.22, 64.78999999999999, 89.8, 59.79, 50.34, 50.35],\n",
      "[['Module',\n",
      "    'port_bits',\n",
      "    'wire_bits',\n",
      "    'cell_count',\n",
      "    'port_count',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'full_adder',\n",
      "    '$_AND_',\n",
      "    '$_XOR_'],\n",
      "   ['array_multiplier', 28, 65, 26, 3, 20, 0, 1, 1, 10]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[80.34, 54.78, 55.35, 61.459999999999994, 64.22, 64.78999999999999, 89.8, 59.79, 50.34, 50.35],\n",
      "[['Module',\n",
      "    'port_bits',\n",
      "    'wire_bits',\n",
      "    'cell_count',\n",
      "    'port_count',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'full_adder',\n",
      "    '$_AND_',\n",
      "    '$_XOR_'],\n",
      "   ['array_multiplier', 33, 77, 31, 3, 23, 0, 1, 1, 12]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[80.34, 54.78, 55.35, 61.459999999999994, 64.22, 64.78999999999999, 89.8, 59.79, 50.34, 50.35],\n",
      "[['Module',\n",
      "    'port_bits',\n",
      "    'wire_bits',\n",
      "    'cell_count',\n",
      "    'port_count',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'full_adder',\n",
      "    '$_AND_',\n",
      "    '$_XOR_'],\n",
      "   ['array_multiplier', 38, 89, 36, 3, 26, 0, 1, 1, 14]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/array_multiplier/array_multiplier_resusage_report.pdf\n",
      "Creating preview: generated/array_multiplier/preview_temp_summary.pdf_array_multiplier_resusage_report.pdf\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 419,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "filename = f\"generated/{component_name}/{component_name}_resusage_report.pdf\"\n",
    "\n",
    "json_file_path = f\"{component_name}_table_data.json\"\n",
    "\n",
    "# Check if the JSON file exists\n",
    "if os.path.exists(json_file_path):\n",
    "    print(\"JSON file found\")\n",
    "    with open(json_file_path, \"r\") as json_file:\n",
    "        all_tables_data = json.load(json_file)\n",
    "    table_data = all_tables_data[list(all_tables_data.keys())[0]]\n",
    "else:\n",
    "    print(\"JSON file not present\")\n",
    "    table_data = None\n",
    "\n",
    "#table_data = None\n",
    "\n",
    "pdf_report = PDFReportGenerator(filename, table_data=table_data)\n",
    "pdf_report.add_title_page(f\"Resource Usage Report for {component_name}\")\n",
    "\n",
    "# Add Yosys analysis to the report\n",
    "yosys_template = YosysPageTemplate(pdf_report)\n",
    "yosys_template.generate_page(component_name, analyses)\n",
    "pdf_report.elements.extend(yosys_template.elements)\n",
    "#print(yosys_template.elements[0])\n",
    "#pdf_report.add_template(yosys_template.elements)\n",
    "\n",
    "for element in yosys_template.elements:\n",
    "    try:\n",
    "        style = str(element.style)\n",
    "        #print(element, style)\n",
    "        #time.sleep(1)\n",
    "        \n",
    "        if 'Heading' in style:\n",
    "            text = element.text\n",
    "            level = int(style[-3])\n",
    "            entry_id = f\"{text}_{pdf_report.entry_counter.get(text, 0)}\"\n",
    "            #print((text, level, None, entry_id, len(self.elements)))\n",
    "            pdf_report.toc = [(text, level, None, entry_id, len(pdf_report.elements))] + pdf_report.toc\n",
    "            pdf_report.entry_counter[text] = pdf_report.entry_counter.get(text, 0) + 1\n",
    "            #break\n",
    "            \n",
    "    except:\n",
    "        print(element, \"doesn't have style\")\n",
    "\n",
    "# Save and preview the report\n",
    "pdf_report.save()\n",
    "webbrowser.open(os.path.join(os.getcwd(), pdf_report.filename))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 87,
   "id": "ccc43957-e6ad-4ba5-b79d-fa52a82f889b",
   "metadata": {},
   "outputs": [],
   "source": [
    "def get_netlist(component_name, subs=False, analysis=False, increment_rules=None, hierarchy=\"hierarchy.json\"):\n",
    "    with open(hierarchy, 'r') as f:\n",
    "        hierarchy = json.load(f)\n",
    "        \n",
    "    netlist = run_yosys(component_name)\n",
    "\n",
    "    increment_step = calculate_increment_step(2)\n",
    "    print(f\"Calculated increment step: {increment_step} (to cause $clog2 to change by +1)\")\n",
    "        \n",
    "    if analysis:\n",
    "        analyses = analyze_netlist(component_name, increment_rules)\n",
    "        \n",
    "        for param_value, analysis in analyses.items():\n",
    "            print(f\"Analysis for parameter value {param_value}:\")\n",
    "            #print(analysis)\n",
    "            print_analysis(analysis)\n",
    "\n",
    "    filename = f\"generated/{component_name}/{component_name}_resusage_report.pdf\"\n",
    "\n",
    "    json_file_path = f\"{component_name}_table_data.json\"\n",
    "    \n",
    "    # Check if the JSON file exists\n",
    "    if os.path.exists(json_file_path):\n",
    "        print(\"JSON file found\")\n",
    "        with open(json_file_path, \"r\") as json_file:\n",
    "            all_tables_data = json.load(json_file)\n",
    "        table_data = all_tables_data[list(all_tables_data.keys())[0]]\n",
    "    else:\n",
    "        print(\"JSON file not present\")\n",
    "        table_data = None\n",
    "    \n",
    "    pdf_report = PDFReportGenerator(filename, table_data=table_data)\n",
    "    pdf_report.add_title_page(f\"Resource Usage Report for {component_name}\")\n",
    "    \n",
    "    # Add Yosys analysis to the report\n",
    "    yosys_template = YosysPageTemplate(pdf_report)\n",
    "    yosys_template.generate_page(component_name, analyses)\n",
    "    pdf_report.elements.extend(yosys_template.elements)\n",
    "    #print(yosys_template.elements[0])\n",
    "    #pdf_report.add_template(yosys_template.elements)\n",
    "    \n",
    "    for element in yosys_template.elements:\n",
    "        try:\n",
    "            style = str(element.style)\n",
    "            #print(element, style)\n",
    "            #time.sleep(1)\n",
    "            \n",
    "            if 'Heading' in style:\n",
    "                text = element.text\n",
    "                level = int(style[-3])\n",
    "                entry_id = f\"{text}_{pdf_report.entry_counter.get(text, 0)}\"\n",
    "                #print((text, level, None, entry_id, len(self.elements)))\n",
    "                pdf_report.toc = [(text, level, None, entry_id, len(pdf_report.elements))] + pdf_report.toc\n",
    "                pdf_report.entry_counter[text] = pdf_report.entry_counter.get(text, 0) + 1\n",
    "                #break\n",
    "                \n",
    "        except:\n",
    "            print(element, \"doesn't have style\")\n",
    "    \n",
    "    # Save and preview the report\n",
    "    pdf_report.save()\n",
    "    webbrowser.open(os.path.join(os.getcwd(), pdf_report.filename))\n",
    "\n",
    "    if subs and component_name in hierarchy:\n",
    "        for submodule_name, submodule_hierarchy in hierarchy[component_name].items():\n",
    "            if isinstance(submodule_hierarchy, dict): #and submodule_hierarchy[submodule_name + '.v'] != None:\n",
    "                get_netlist(submodule_name, subs, analysis)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 88,
   "id": "fdf8d916-0131-452f-a838-64023eac002b",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[np.str_('generated\\\\arithmetic_shifter\\\\arithmetic_shifter.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\arithmetic_shifter\\arithmetic_shifter_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\arithmetic_shifter\\arithmetic_shifter.v\n",
      "Parsing Verilog input from `generated\\arithmetic_shifter\\arithmetic_shifter.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\arithmetic_shifter'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\arithmetic_shifter\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\arithmetic_shifter\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 3 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:0$6'.\n",
      "Creating decoders for process `\\arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:29$1'.\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "No latch inferred for signal `\\arithmetic_shifter.\\stage[0]' from process `\\arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:0$6'.\n",
      "No latch inferred for signal `\\arithmetic_shifter.\\stage[1]' from process `\\arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:0$6'.\n",
      "No latch inferred for signal `\\arithmetic_shifter.\\data_out' from process `\\arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:29$1'.\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:0$6'.\n",
      "Removing empty process `arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:29$1'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "<suppressed ~5 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "Removed 1 unused cells and 9 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module arithmetic_shifter...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\arithmetic_shifter..\n",
      "  Creating internal representation of mux trees.\n",
      "  Evaluating internal representation of mux trees.\n",
      "  Analyzing evaluation results.\n",
      "Removed 0 multiplexer ports.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\arithmetic_shifter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\arithmetic_shifter..\n",
      "  Creating internal representation of mux trees.\n",
      "  Evaluating internal representation of mux trees.\n",
      "  Analyzing evaluation results.\n",
      "Removed 0 multiplexer ports.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\arithmetic_shifter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "Removed top 1 bits (of 2) from port A of cell arithmetic_shifter.$or$generated\\arithmetic_shifter\\arithmetic_shifter.v:20$5 ($or).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module arithmetic_shifter:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\arithmetic_shifter..\n",
      "  Creating internal representation of mux trees.\n",
      "  Evaluating internal representation of mux trees.\n",
      "  Analyzing evaluation results.\n",
      "Removed 0 multiplexer ports.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\arithmetic_shifter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\arithmetic_shifter..\n",
      "  Creating internal representation of mux trees.\n",
      "  Evaluating internal representation of mux trees.\n",
      "  Analyzing evaluation results.\n",
      "Removed 0 multiplexer ports.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\arithmetic_shifter.\n",
      "    Consolidated identical input bits for $mux cell $ternary$generated\\arithmetic_shifter\\arithmetic_shifter.v:25$9:\n",
      "      Old ports: A=\\data_in, B={ \\data_in [1] \\data_in [1] }, Y=$ternary$generated\\arithmetic_shifter\\arithmetic_shifter.v:25$9_Y\n",
      "      New ports: A=\\data_in [0], B=\\data_in [1], Y=$ternary$generated\\arithmetic_shifter\\arithmetic_shifter.v:25$9_Y [0]\n",
      "      New connections: $ternary$generated\\arithmetic_shifter\\arithmetic_shifter.v:25$9_Y [1] = \\data_in [1]\n",
      "  Optimizing cells in module \\arithmetic_shifter.\n",
      "Performed a total of 1 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.19.10. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "2.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\arithmetic_shifter..\n",
      "  Creating internal representation of mux trees.\n",
      "  Evaluating internal representation of mux trees.\n",
      "  Analyzing evaluation results.\n",
      "Removed 0 multiplexer ports.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\arithmetic_shifter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.13. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.14. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.15. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.19.17. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.19.18. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $mux.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\arithmetic_shifter' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:            ANDNOT cells:        1\n",
      "ABC RESULTS:               MUX cells:        4\n",
      "ABC RESULTS:        internal signals:        4\n",
      "ABC RESULTS:           input signals:        4\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "Removed 0 unused cells and 8 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\arithmetic_shifter\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\arithmetic_shifter\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== arithmetic_shifter ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             17\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:      14\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_ANDNOT_                       1\n",
      "     $_MUX_                          4\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module arithmetic_shifter...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing JSON backend.\n",
      "\n",
      "4. Printing statistics.\n",
      "\n",
      "=== arithmetic_shifter ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             17\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:      14\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_ANDNOT_                       1\n",
      "     $_MUX_                          4\n",
      "\n",
      "End of script. Logfile hash: 13598e3dcf\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 14x opt_expr (0 sec), 2% 14x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Calculated increment step: 1 (to cause $clog2 to change by +1)\n",
      "[np.str_('generated\\\\arithmetic_shifter\\\\arithmetic_shifter.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\arithmetic_shifter\\arithmetic_shifter_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\arithmetic_shifter\\arithmetic_shifter.v\n",
      "Parsing Verilog input from `generated\\arithmetic_shifter\\arithmetic_shifter.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\arithmetic_shifter'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\arithmetic_shifter\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\arithmetic_shifter\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 4 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:0$10'.\n",
      "Creating decoders for process `\\arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:29$1'.\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "No latch inferred for signal `\\arithmetic_shifter.\\stage[0]' from process `\\arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:0$10'.\n",
      "No latch inferred for signal `\\arithmetic_shifter.\\stage[1]' from process `\\arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:0$10'.\n",
      "No latch inferred for signal `\\arithmetic_shifter.\\stage[2]' from process `\\arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:0$10'.\n",
      "No latch inferred for signal `\\arithmetic_shifter.\\data_out' from process `\\arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:29$1'.\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:0$10'.\n",
      "Removing empty process `arithmetic_shifter.$proc$generated\\arithmetic_shifter\\arithmetic_shifter.v:29$1'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "<suppressed ~10 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "Removed 2 unused cells and 16 unused wires.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module arithmetic_shifter...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\arithmetic_shifter..\n",
      "  Creating internal representation of mux trees.\n",
      "  Evaluating internal representation of mux trees.\n",
      "  Analyzing evaluation results.\n",
      "Removed 0 multiplexer ports.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\arithmetic_shifter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\arithmetic_shifter..\n",
      "  Creating internal representation of mux trees.\n",
      "  Evaluating internal representation of mux trees.\n",
      "  Analyzing evaluation results.\n",
      "Removed 0 multiplexer ports.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\arithmetic_shifter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "Removed top 1 bits (of 3) from port A of cell arithmetic_shifter.$or$generated\\arithmetic_shifter\\arithmetic_shifter.v:20$5 ($or).\n",
      "Removed top 2 bits (of 3) from port A of cell arithmetic_shifter.$or$generated\\arithmetic_shifter\\arithmetic_shifter.v:20$9 ($or).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module arithmetic_shifter:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\arithmetic_shifter..\n",
      "  Creating internal representation of mux trees.\n",
      "  Evaluating internal representation of mux trees.\n",
      "  Analyzing evaluation results.\n",
      "Removed 0 multiplexer ports.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\arithmetic_shifter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "<suppressed ~4 debug messages>\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\arithmetic_shifter..\n",
      "  Creating internal representation of mux trees.\n",
      "  Evaluating internal representation of mux trees.\n",
      "  Analyzing evaluation results.\n",
      "Removed 0 multiplexer ports.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\arithmetic_shifter.\n",
      "    Consolidated identical input bits for $mux cell $ternary$generated\\arithmetic_shifter\\arithmetic_shifter.v:25$13:\n",
      "      Old ports: A=\\data_in, B={ \\data_in [2] \\data_in [2:1] }, Y=$ternary$generated\\arithmetic_shifter\\arithmetic_shifter.v:25$13_Y\n",
      "      New ports: A=\\data_in [1:0], B=\\data_in [2:1], Y=$ternary$generated\\arithmetic_shifter\\arithmetic_shifter.v:25$13_Y [1:0]\n",
      "      New connections: $ternary$generated\\arithmetic_shifter\\arithmetic_shifter.v:25$13_Y [2] = \\data_in [2]\n",
      "    Consolidated identical input bits for $mux cell $ternary$generated\\arithmetic_shifter\\arithmetic_shifter.v:25$17:\n",
      "      Old ports: A=\\stage[1], B={ \\stage[1] [2] \\stage[1] [2] \\stage[1] [2] }, Y=$ternary$generated\\arithmetic_shifter\\arithmetic_shifter.v:25$17_Y\n",
      "      New ports: A=\\stage[1] [1:0], B={ \\stage[1] [2] \\stage[1] [2] }, Y=$ternary$generated\\arithmetic_shifter\\arithmetic_shifter.v:25$17_Y [1:0]\n",
      "      New connections: $ternary$generated\\arithmetic_shifter\\arithmetic_shifter.v:25$17_Y [2] = \\stage[1] [2]\n",
      "  Optimizing cells in module \\arithmetic_shifter.\n",
      "Performed a total of 2 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.19.10. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "2.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\arithmetic_shifter..\n",
      "  Creating internal representation of mux trees.\n",
      "  Evaluating internal representation of mux trees.\n",
      "  Analyzing evaluation results.\n",
      "Removed 0 multiplexer ports.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\arithmetic_shifter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.13. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.14. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.15. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.19.17. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.19.18. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $mux.\n",
      "No more expansions possible.\n",
      "<suppressed ~79 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\arithmetic_shifter' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 16 gates and 23 wires to a netlist network with 6 inputs and 3 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:            ANDNOT cells:        3\n",
      "ABC RESULTS:               NOT cells:        2\n",
      "ABC RESULTS:               MUX cells:       13\n",
      "ABC RESULTS:        internal signals:       14\n",
      "ABC RESULTS:           input signals:        6\n",
      "ABC RESULTS:          output signals:        3\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module arithmetic_shifter.\n",
      "<suppressed ~4 debug messages>\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\arithmetic_shifter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\arithmetic_shifter..\n",
      "Removed 2 unused cells and 15 unused wires.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\arithmetic_shifter\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\arithmetic_shifter\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== arithmetic_shifter ===\n",
      "\n",
      "   Number of wires:                 24\n",
      "   Number of wire bits:             43\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      30\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              9\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 16\n",
      "     $_ANDNOT_                       3\n",
      "     $_MUX_                         13\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module arithmetic_shifter...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing JSON backend.\n",
      "\n",
      "4. Printing statistics.\n",
      "\n",
      "=== arithmetic_shifter ===\n",
      "\n",
      "   Number of wires:                 24\n",
      "   Number of wire bits:             43\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      30\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              9\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 16\n",
      "     $_ANDNOT_                       3\n",
      "     $_MUX_                         13\n",
      "\n",
      "End of script. Logfile hash: 1f866e2845\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 14x opt_expr (0 sec), 2% 14x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value 2:\n",
      "Module: arithmetic_shifter\n",
      "  Number of wires: 11\n",
      "  Number of wire bits: 17\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 6\n",
      "  Number of cells: 5\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_MUX_, Count: 4\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 3:\n",
      "Module: arithmetic_shifter\n",
      "  Number of wires: 24\n",
      "  Number of wire bits: 43\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 9\n",
      "  Number of cells: 16\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 4\n",
      "    Gate Type: $_MUX_, Count: 17\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 4:\n",
      "Module: arithmetic_shifter\n",
      "  Number of wires: 37\n",
      "  Number of wire bits: 69\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 12\n",
      "  Number of cells: 27\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 7\n",
      "    Gate Type: $_MUX_, Count: 30\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 5:\n",
      "Module: arithmetic_shifter\n",
      "  Number of wires: 50\n",
      "  Number of wire bits: 95\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 15\n",
      "  Number of cells: 38\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 10\n",
      "    Gate Type: $_MUX_, Count: 43\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 6:\n",
      "Module: arithmetic_shifter\n",
      "  Number of wires: 63\n",
      "  Number of wire bits: 121\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 18\n",
      "  Number of cells: 49\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 13\n",
      "    Gate Type: $_MUX_, Count: 56\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 7:\n",
      "Module: arithmetic_shifter\n",
      "  Number of wires: 76\n",
      "  Number of wire bits: 147\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 21\n",
      "  Number of cells: 60\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 16\n",
      "    Gate Type: $_MUX_, Count: 69\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 8:\n",
      "Module: arithmetic_shifter\n",
      "  Number of wires: 89\n",
      "  Number of wire bits: 173\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 24\n",
      "  Number of cells: 71\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 19\n",
      "    Gate Type: $_MUX_, Count: 82\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 630.0 60\n",
      "Page size: (792.0, 612.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[88.13000000000001, 64.22, 61.459999999999994, 55.35, 54.78, 89.8, 64.78999999999999, 59.79, 71.45, 50.9],\n",
      "[['Module',\n",
      "    'port_count',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'port_bits',\n",
      "    'hierarchy_depth',\n",
      "    'wire_count',\n",
      "    'full_adder',\n",
      "    '$_ANDNOT_',\n",
      "    '$_MUX_'],\n",
      "   ['arithmetic_shifter', 4, 5, 17, 6, 0, 11, 1, 1, 4]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[88.13000000000001, 64.22, 61.459999999999994, 55.35, 54.78, 89.8, 64.78999999999999, 59.79, 71.45, 50.9],\n",
      "[['Module',\n",
      "    'port_count',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'port_bits',\n",
      "    'hierarchy_depth',\n",
      "    'wire_count',\n",
      "    'full_adder',\n",
      "    '$_ANDNOT_',\n",
      "    '$_MUX_'],\n",
      "   ['arithmetic_shifter', 4, 16, 43, 9, 0, 24, 1, 1, 4]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[88.13000000000001, 64.22, 61.459999999999994, 55.35, 54.78, 89.8, 64.78999999999999, 59.79, 71.45, 50.9],\n",
      "[['Module',\n",
      "    'port_count',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'port_bits',\n",
      "    'hierarchy_depth',\n",
      "    'wire_count',\n",
      "    'full_adder',\n",
      "    '$_ANDNOT_',\n",
      "    '$_MUX_'],\n",
      "   ['arithmetic_shifter', 4, 27, 69, 12, 0, 37, 1, 1, 4]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[88.13000000000001, 64.22, 61.459999999999994, 55.35, 54.78, 89.8, 64.78999999999999, 59.79, 71.45, 50.9],\n",
      "[['Module',\n",
      "    'port_count',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'port_bits',\n",
      "    'hierarchy_depth',\n",
      "    'wire_count',\n",
      "    'full_adder',\n",
      "    '$_ANDNOT_',\n",
      "    '$_MUX_'],\n",
      "   ['arithmetic_shifter', 4, 38, 95, 15, 0, 50, 1, 1, 4]]\n",
      ") # end table doesn't have style\n",
      "PageBreak() doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[88.13000000000001, 64.22, 61.459999999999994, 55.35, 54.78, 89.8, 64.78999999999999, 59.79, 71.45, 50.9],\n",
      "[['Module',\n",
      "    'port_count',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'port_bits',\n",
      "    'hierarchy_depth',\n",
      "    'wire_count',\n",
      "    'full_adder',\n",
      "    '$_ANDNOT_',\n",
      "    '$_MUX_'],\n",
      "   ['arithmetic_shifter', 4, 49, 121, 18, 0, 63, 1, 1, 4]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[88.13000000000001, 64.22, 61.459999999999994, 55.35, 54.78, 89.8, 64.78999999999999, 59.79, 71.45, 50.9],\n",
      "[['Module',\n",
      "    'port_count',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'port_bits',\n",
      "    'hierarchy_depth',\n",
      "    'wire_count',\n",
      "    'full_adder',\n",
      "    '$_ANDNOT_',\n",
      "    '$_MUX_'],\n",
      "   ['arithmetic_shifter', 4, 60, 147, 21, 0, 76, 1, 1, 4]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[88.13000000000001, 64.22, 61.459999999999994, 55.35, 54.78, 89.8, 64.78999999999999, 59.79, 71.45, 50.9],\n",
      "[['Module',\n",
      "    'port_count',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'port_bits',\n",
      "    'hierarchy_depth',\n",
      "    'wire_count',\n",
      "    'full_adder',\n",
      "    '$_ANDNOT_',\n",
      "    '$_MUX_'],\n",
      "   ['arithmetic_shifter', 4, 71, 173, 24, 0, 89, 1, 1, 4]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/arithmetic_shifter/arithmetic_shifter_resusage_report.pdf\n",
      "Creating preview: generated/arithmetic_shifter/preview_temp_summary.pdf_arithmetic_shifter_resusage_report.pdf\n"
     ]
    }
   ],
   "source": [
    "component_name = \"arithmetic_shifter\"\n",
    "get_netlist(component_name, True, True, increment_rules)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 155,
   "id": "cd4b6057-7bbe-4e37-b285-397a1b5cc29f",
   "metadata": {},
   "outputs": [],
   "source": [
    "def get_netlists(component_names, subs=[], analyses=[], increment_rules=None):\n",
    "    for i in range(len(component_names)):\n",
    "        get_netlist(component_names[i], subs[i], analyses[i], increment_rules)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 156,
   "id": "28d7b927-71a5-4939-873f-c18e6b1d59ab",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['full_subtractor', 'eight_bit_adder_subtractor', 'half_subtractor', 'borrow_lookahead_subtractor', 'ripple_carry_subtractor', 'xor2', 'full_adder']\n",
      "Subs: [True, True, True, True, True, True, True]\n",
      "Analyses: [True, True, True, True, True, True, True]\n"
     ]
    }
   ],
   "source": [
    "component_names = [os.path.basename(f)[:-2] for f in filter_filenames(src_folder, patterns=[SubstringPattern(\"subtractor\")], filenames=None, subs=True)]\n",
    "print(component_names)\n",
    "\n",
    "subs = [True for c in component_names]\n",
    "print(\"Subs:\", subs)\n",
    "\n",
    "analyses = [True for c in component_names]\n",
    "print(\"Analyses:\", analyses)\n",
    "\n",
    "increment_rules = {\n",
    "    \"ripple_carry_adder\": {\n",
    "        \"param_name\": \"N\",\n",
    "        \"cell_type\": \"full_adder\",\n",
    "        \"increment_per_param\": 1  # Increment by 1 for every unit increase in parameter\n",
    "    },\n",
    "    \"mcc_adder\": {\n",
    "        \"param_name\": \"N\",\n",
    "        \"cell_type\": \"full_adder\",\n",
    "        \"increment_per_param\": 1  \n",
    "    },\n",
    "    \"carry_select_adder\": {\n",
    "        \"param_name\": \"N\",\n",
    "        \"cell_type\": \"full_adder\",\n",
    "        \"increment_per_param\": 2  \n",
    "    },\n",
    "    \"carry_save_adder_l2\": {\n",
    "        \"param_name\": \"N\",\n",
    "        \"cell_type\": \"full_adder\",\n",
    "        \"increment_per_param\": 1  \n",
    "    },\n",
    "    \"ripple_carry_subtractor\": {\n",
    "        \"param_name\": \"N\",\n",
    "        \"cell_type\": \"full_subtractor\",\n",
    "        \"increment_per_param\": 1 \n",
    "    },\n",
    "    \"borrow_lookahead_subtractor\": {\n",
    "        \"param_name\": \"N\",\n",
    "        \"cell_type\": \"full_subtractor\",\n",
    "        \"increment_per_param\": 1  \n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 158,
   "id": "f0157d9a-3b26-4092-aaf4-e8032ac042f3",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[np.str_('generated\\\\full_subtractor\\\\full_subtractor.v'), np.str_('generated\\\\full_subtractor\\\\half_subtractor\\\\half_subtractor.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\full_subtractor\\full_subtractor_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\full_subtractor\\full_subtractor.v\n",
      "Parsing Verilog input from `generated\\full_subtractor\\full_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\full_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing Verilog-2005 frontend: generated\\full_subtractor\\half_subtractor\\half_subtractor.v\n",
      "Parsing Verilog input from `generated\\full_subtractor\\half_subtractor\\half_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3. Executing SYNTH pass.\n",
      "\n",
      "3.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\full_subtractor\n",
      "Used module:     \\half_subtractor\n",
      "\n",
      "3.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\full_subtractor\n",
      "Used module:     \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "Mapping positional arguments of cell full_subtractor.u1 (half_subtractor).\n",
      "\n",
      "3.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "3.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "\n",
      "3.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "\n",
      "3.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "3.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module full_subtractor...\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "3.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "3.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "3.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "3.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module full_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "Extracting $alu and $macc cells in module half_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "3.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "3.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.15. Executing MEMORY pass.\n",
      "\n",
      "3.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "3.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "3.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "3.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "3.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "3.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.17.5. Finished fast OPT passes.\n",
      "\n",
      "3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "3.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "3.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "3.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~77 debug messages>\n",
      "\n",
      "3.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.21.5. Finished fast OPT passes.\n",
      "\n",
      "3.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "3.22.1. Extracting gate netlist of module `\\full_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "3.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "3.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "3.22.2. Extracting gate netlist of module `\\half_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "3.22.2.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "3.22.2.2. Re-integrating ABC results.\n",
      "ABC RESULTS:            ANDNOT cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "3.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Removed 0 unused cells and 8 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "3.23.5. Finished fast OPT passes.\n",
      "\n",
      "3.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\full_subtractor\n",
      "Used module:     \\half_subtractor\n",
      "\n",
      "3.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\full_subtractor\n",
      "Used module:     \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "\n",
      "3.25. Printing statistics.\n",
      "\n",
      "=== full_subtractor ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_subtractor                 2\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   full_subtractor                   1\n",
      "     half_subtractor                 2\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          16\n",
      "   Number of public wire bits:      16\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_ANDNOT_                       2\n",
      "     $_OR_                           1\n",
      "     $_XOR_                          2\n",
      "\n",
      "3.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module full_subtractor...\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "4. Executing JSON backend.\n",
      "\n",
      "5. Printing statistics.\n",
      "\n",
      "=== full_subtractor ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_subtractor                 2\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   full_subtractor                   1\n",
      "     half_subtractor                 2\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          16\n",
      "   Number of public wire bits:      16\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_ANDNOT_                       2\n",
      "     $_OR_                           1\n",
      "     $_XOR_                          2\n",
      "\n",
      "End of script. Logfile hash: 303ade6b8f\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value None:\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 996.0 100\n",
      "Page size: (1095.6000000000001, 792.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18],\n",
      " colWidths=[155.67000000000002, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 50.35, 71.45, 50.35, 43.68, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['full_subtractor', 8, 1, 5, 5, 3, 8, 2, 1, 2, 2, 2, 1, 2],\n",
      "   ['full_subtractor -> half_subtractor', 4, 0, 4, 4, 2, 4, 0, 0, 1, 1, 1, 0, 1],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 0, 0, 1, 1, 1, 0, 1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/full_subtractor/full_subtractor_resusage_report.pdf\n",
      "Creating preview: generated/full_subtractor/preview_temp_summary.pdf_full_subtractor_resusage_report.pdf\n",
      "[np.str_('generated\\\\half_subtractor\\\\half_subtractor.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\half_subtractor\\half_subtractor_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\half_subtractor\\half_subtractor.v\n",
      "Parsing Verilog input from `generated\\half_subtractor\\half_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module half_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\half_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:            ANDNOT cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing JSON backend.\n",
      "\n",
      "4. Printing statistics.\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "End of script. Logfile hash: 4ecf403757\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value None:\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 714.0 60\n",
      "Page size: (792.0, 612.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[78.14, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 50.35, 71.45, 50.35, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 1, 1, 1, 1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/half_subtractor/half_subtractor_resusage_report.pdf\n",
      "Creating preview: generated/half_subtractor/preview_temp_summary.pdf_half_subtractor_resusage_report.pdf\n",
      "[np.str_('generated\\\\eight_bit_adder_subtractor\\\\eight_bit_adder_subtractor.v'), np.str_('generated\\\\eight_bit_adder_subtractor\\\\full_adder\\\\full_adder.v'), np.str_('generated\\\\eight_bit_adder_subtractor\\\\full_adder\\\\half_adder\\\\half_adder.v'), np.str_('generated\\\\eight_bit_adder_subtractor\\\\xor2\\\\xor2.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\eight_bit_adder_subtractor\\eight_bit_adder_subtractor_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\eight_bit_adder_subtractor\\eight_bit_adder_subtractor.v\n",
      "Parsing Verilog input from `generated\\eight_bit_adder_subtractor\\eight_bit_adder_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\eight_bit_adder_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing Verilog-2005 frontend: generated\\eight_bit_adder_subtractor\\full_adder\\full_adder.v\n",
      "Parsing Verilog input from `generated\\eight_bit_adder_subtractor\\full_adder\\full_adder.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\full_adder'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3. Executing Verilog-2005 frontend: generated\\eight_bit_adder_subtractor\\full_adder\\half_adder\\half_adder.v\n",
      "Parsing Verilog input from `generated\\eight_bit_adder_subtractor\\full_adder\\half_adder\\half_adder.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_adder'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "4. Executing Verilog-2005 frontend: generated\\eight_bit_adder_subtractor\\xor2\\xor2.v\n",
      "Parsing Verilog input from `generated\\eight_bit_adder_subtractor\\xor2\\xor2.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\xor2'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "5. Executing SYNTH pass.\n",
      "\n",
      "5.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "5.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\eight_bit_adder_subtractor\n",
      "Used module:     \\full_adder\n",
      "Used module:         \\half_adder\n",
      "Used module:     \\xor2\n",
      "\n",
      "5.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\eight_bit_adder_subtractor\n",
      "Used module:     \\full_adder\n",
      "Used module:         \\half_adder\n",
      "Used module:     \\xor2\n",
      "Removed 0 unused modules.\n",
      "\n",
      "5.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "5.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "5.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "5.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "5.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "5.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "5.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "5.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "5.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "5.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "Optimizing module half_adder.\n",
      "Optimizing module full_adder.\n",
      "Optimizing module eight_bit_adder_subtractor.\n",
      "\n",
      "5.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "Optimizing module half_adder.\n",
      "Optimizing module full_adder.\n",
      "Optimizing module eight_bit_adder_subtractor.\n",
      "\n",
      "5.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\eight_bit_adder_subtractor..\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "5.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module eight_bit_adder_subtractor...\n",
      "Checking module full_adder...\n",
      "Checking module half_adder...\n",
      "Checking module xor2...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "5.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "5.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module eight_bit_adder_subtractor.\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "Optimizing module xor2.\n",
      "\n",
      "5.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\eight_bit_adder_subtractor'.\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "5.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\eight_bit_adder_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\full_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\xor2..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "5.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\eight_bit_adder_subtractor.\n",
      "  Optimizing cells in module \\full_adder.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "  Optimizing cells in module \\xor2.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "5.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\eight_bit_adder_subtractor'.\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "5.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "5.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\eight_bit_adder_subtractor..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "5.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module eight_bit_adder_subtractor.\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "Optimizing module xor2.\n",
      "\n",
      "5.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "5.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "5.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "5.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "5.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\eight_bit_adder_subtractor..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "5.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "5.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "5.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "5.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "5.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "5.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module eight_bit_adder_subtractor.\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "Optimizing module xor2.\n",
      "\n",
      "5.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\eight_bit_adder_subtractor'.\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "5.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\eight_bit_adder_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\full_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\xor2..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "5.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\eight_bit_adder_subtractor.\n",
      "  Optimizing cells in module \\full_adder.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "  Optimizing cells in module \\xor2.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "5.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\eight_bit_adder_subtractor'.\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "5.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "5.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\eight_bit_adder_subtractor..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "5.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module eight_bit_adder_subtractor.\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "Optimizing module xor2.\n",
      "\n",
      "5.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "5.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "Removed top 1 bits (of 8) from wire eight_bit_adder_subtractor.temp.\n",
      "\n",
      "5.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "5.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\eight_bit_adder_subtractor..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "5.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module eight_bit_adder_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "Extracting $alu and $macc cells in module full_adder:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "Extracting $alu and $macc cells in module half_adder:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "Extracting $alu and $macc cells in module xor2:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "5.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "5.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "5.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module eight_bit_adder_subtractor.\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "Optimizing module xor2.\n",
      "\n",
      "5.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\eight_bit_adder_subtractor'.\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\eight_bit_adder_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\full_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\xor2..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\eight_bit_adder_subtractor.\n",
      "  Optimizing cells in module \\full_adder.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "  Optimizing cells in module \\xor2.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "5.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\eight_bit_adder_subtractor'.\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "5.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\eight_bit_adder_subtractor..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "5.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module eight_bit_adder_subtractor.\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "Optimizing module xor2.\n",
      "\n",
      "5.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "5.15. Executing MEMORY pass.\n",
      "\n",
      "5.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "5.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "5.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "5.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\eight_bit_adder_subtractor..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "5.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "5.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\eight_bit_adder_subtractor..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "5.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "5.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\eight_bit_adder_subtractor..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "5.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "5.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module eight_bit_adder_subtractor.\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "Optimizing module xor2.\n",
      "\n",
      "5.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\eight_bit_adder_subtractor'.\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "5.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "5.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\eight_bit_adder_subtractor..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "5.17.5. Finished fast OPT passes.\n",
      "\n",
      "5.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "5.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "5.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module eight_bit_adder_subtractor.\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "Optimizing module xor2.\n",
      "\n",
      "5.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\eight_bit_adder_subtractor'.\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "5.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\eight_bit_adder_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\full_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\xor2..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "5.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\eight_bit_adder_subtractor.\n",
      "  Optimizing cells in module \\full_adder.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "  Optimizing cells in module \\xor2.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "5.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\eight_bit_adder_subtractor'.\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "5.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "5.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "5.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\eight_bit_adder_subtractor..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "5.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module eight_bit_adder_subtractor.\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "Optimizing module xor2.\n",
      "\n",
      "5.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "5.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "5.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "5.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~77 debug messages>\n",
      "\n",
      "5.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "5.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module eight_bit_adder_subtractor.\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "Optimizing module xor2.\n",
      "\n",
      "5.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\eight_bit_adder_subtractor'.\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "5.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "5.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\eight_bit_adder_subtractor..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "5.21.5. Finished fast OPT passes.\n",
      "\n",
      "5.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "5.22.1. Extracting gate netlist of module `\\eight_bit_adder_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.\n",
      "Don't call ABC as there is nothing to map.\n",
      "Removing temp directory.\n",
      "\n",
      "5.22.2. Extracting gate netlist of module `\\full_adder' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "5.22.2.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "5.22.2.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "5.22.3. Extracting gate netlist of module `\\half_adder' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "5.22.3.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "5.22.3.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "5.22.4. Extracting gate netlist of module `\\xor2' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "5.22.4.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "5.22.4.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "5.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "5.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module eight_bit_adder_subtractor.\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "Optimizing module xor2.\n",
      "\n",
      "5.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\eight_bit_adder_subtractor'.\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "5.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "5.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\eight_bit_adder_subtractor..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "Removed 0 unused cells and 10 unused wires.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "5.23.5. Finished fast OPT passes.\n",
      "\n",
      "5.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "5.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\eight_bit_adder_subtractor\n",
      "Used module:     \\full_adder\n",
      "Used module:         \\half_adder\n",
      "Used module:     \\xor2\n",
      "\n",
      "5.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\eight_bit_adder_subtractor\n",
      "Used module:     \\full_adder\n",
      "Used module:         \\half_adder\n",
      "Used module:     \\xor2\n",
      "Removed 0 unused modules.\n",
      "\n",
      "5.25. Printing statistics.\n",
      "\n",
      "=== eight_bit_adder_subtractor ===\n",
      "\n",
      "   Number of wires:                  7\n",
      "   Number of wire bits:             41\n",
      "   Number of public wires:           7\n",
      "   Number of public wire bits:      41\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:             25\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 16\n",
      "     full_adder                      8\n",
      "     xor2                            8\n",
      "\n",
      "=== full_adder ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_adder                      2\n",
      "\n",
      "=== half_adder ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_AND_                          1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== xor2 ===\n",
      "\n",
      "   Number of wires:                  3\n",
      "   Number of wire bits:              3\n",
      "   Number of public wires:           3\n",
      "   Number of public wire bits:       3\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   eight_bit_adder_subtractor        1\n",
      "     full_adder                      8\n",
      "       half_adder                    2\n",
      "     xor2                            8\n",
      "\n",
      "   Number of wires:                159\n",
      "   Number of wire bits:            193\n",
      "   Number of public wires:         159\n",
      "   Number of public wire bits:     193\n",
      "   Number of ports:                132\n",
      "   Number of port bits:            153\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 48\n",
      "     $_AND_                         16\n",
      "     $_OR_                           8\n",
      "     $_XOR_                         24\n",
      "\n",
      "5.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module eight_bit_adder_subtractor...\n",
      "Checking module full_adder...\n",
      "Checking module half_adder...\n",
      "Checking module xor2...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "6. Executing JSON backend.\n",
      "\n",
      "7. Printing statistics.\n",
      "\n",
      "=== eight_bit_adder_subtractor ===\n",
      "\n",
      "   Number of wires:                  7\n",
      "   Number of wire bits:             41\n",
      "   Number of public wires:           7\n",
      "   Number of public wire bits:      41\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:             25\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 16\n",
      "     full_adder                      8\n",
      "     xor2                            8\n",
      "\n",
      "=== full_adder ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_adder                      2\n",
      "\n",
      "=== half_adder ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_AND_                          1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== xor2 ===\n",
      "\n",
      "   Number of wires:                  3\n",
      "   Number of wire bits:              3\n",
      "   Number of public wires:           3\n",
      "   Number of public wire bits:       3\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   eight_bit_adder_subtractor        1\n",
      "     full_adder                      8\n",
      "       half_adder                    2\n",
      "     xor2                            8\n",
      "\n",
      "   Number of wires:                159\n",
      "   Number of wire bits:            193\n",
      "   Number of public wires:         159\n",
      "   Number of public wire bits:     193\n",
      "   Number of ports:                132\n",
      "   Number of port bits:            153\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 48\n",
      "     $_AND_                         16\n",
      "     $_OR_                           8\n",
      "     $_XOR_                         24\n",
      "\n",
      "End of script. Logfile hash: aca4783c3f\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value None:\n",
      "Module: eight_bit_adder_subtractor\n",
      "  Number of wires: 7\n",
      "  Number of wire bits: 41\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 25\n",
      "  Number of cells: 16\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 8\n",
      "    Gate Type: $_AND_, Count: 16\n",
      "    Gate Type: $_XOR_, Count: 24\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_adder, Count: 8\n",
      "    Cell Type: xor2, Count: 8\n",
      "\n",
      "Module: full_adder\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_AND_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_adder, Count: 2\n",
      "\n",
      "Module: half_adder\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_AND_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Module: xor2\n",
      "  Number of wires: 3\n",
      "  Number of wire bits: 3\n",
      "  Number of ports: 3\n",
      "  Number of port bits: 3\n",
      "  Number of cells: 1\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 1062.0 180\n",
      "Page size: (1168.2, 792.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18, 18, 18],\n",
      " colWidths=[189.59, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 50.34, 43.68, 59.79, 62.57000000000001, 50.35, 33.120000000000005, 50.34, 43.68, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    '$_AND_',\n",
      "    '$_OR_',\n",
      "    'full_adder',\n",
      "    'half_adder',\n",
      "    '$_XOR_',\n",
      "    'xor2',\n",
      "    '$_AND_',\n",
      "    '$_OR_',\n",
      "    '$_XOR_'],\n",
      "   ['eight_bit_adder_subtractor',\n",
      "    7,\n",
      "    2,\n",
      "    4,\n",
      "    25,\n",
      "    16,\n",
      "    41,\n",
      "    16,\n",
      "    8,\n",
      "    8,\n",
      "    0,\n",
      "    24,\n",
      "    8,\n",
      "    16,\n",
      "    8,\n",
      "    24],\n",
      "   ['eight_bit_adder_subtractor -> full_adder',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    2],\n",
      "   ['eight_bit_adder_subtractor -> xor2',\n",
      "    3,\n",
      "    0,\n",
      "    3,\n",
      "    3,\n",
      "    1,\n",
      "    3,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1],\n",
      "   ['full_adder', 8, 1, 5, 5, 3, 8, 2, 1, 0, 2, 2, 0, 2, 1, 2],\n",
      "   ['full_adder -> half_adder', 4, 0, 4, 4, 2, 4, 1, 0, 0, 0, 1, 0, 1, 0, 1],\n",
      "   ['half_adder', 4, 0, 4, 4, 2, 4, 1, 0, 0, 0, 1, 0, 1, 0, 1],\n",
      "   ['xor2', 3, 0, 3, 3, 1, 3, 0, 0, 0, 0, 1, 0, 0, 0, 1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/eight_bit_adder_subtractor/eight_bit_adder_subtractor_resusage_report.pdf\n",
      "Creating preview: generated/eight_bit_adder_subtractor/preview_temp_summary.pdf_eight_bit_adder_subtractor_resusage_report.pdf\n",
      "[np.str_('generated\\\\full_adder\\\\full_adder.v'), np.str_('generated\\\\full_adder\\\\half_adder\\\\half_adder.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\full_adder\\full_adder_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\full_adder\\full_adder.v\n",
      "Parsing Verilog input from `generated\\full_adder\\full_adder.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\full_adder'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing Verilog-2005 frontend: generated\\full_adder\\half_adder\\half_adder.v\n",
      "Parsing Verilog input from `generated\\full_adder\\half_adder\\half_adder.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_adder'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3. Executing SYNTH pass.\n",
      "\n",
      "3.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\full_adder\n",
      "Used module:     \\half_adder\n",
      "\n",
      "3.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\full_adder\n",
      "Used module:     \\half_adder\n",
      "Removed 0 unused modules.\n",
      "\n",
      "3.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "3.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "Optimizing module full_adder.\n",
      "\n",
      "3.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "Optimizing module full_adder.\n",
      "\n",
      "3.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "3.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module full_adder...\n",
      "Checking module half_adder...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_adder.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "3.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "3.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_adder.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "3.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "3.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module full_adder:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "Extracting $alu and $macc cells in module half_adder:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "3.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "3.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_adder.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.15. Executing MEMORY pass.\n",
      "\n",
      "3.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "3.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "3.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "3.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "3.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "3.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.17.5. Finished fast OPT passes.\n",
      "\n",
      "3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "3.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_adder.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "3.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "3.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "3.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.21.5. Finished fast OPT passes.\n",
      "\n",
      "3.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "3.22.1. Extracting gate netlist of module `\\full_adder' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "3.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "3.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "3.22.2. Extracting gate netlist of module `\\half_adder' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "3.22.2.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "3.22.2.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "3.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Removed 0 unused cells and 7 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "3.23.5. Finished fast OPT passes.\n",
      "\n",
      "3.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\full_adder\n",
      "Used module:     \\half_adder\n",
      "\n",
      "3.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\full_adder\n",
      "Used module:     \\half_adder\n",
      "Removed 0 unused modules.\n",
      "\n",
      "3.25. Printing statistics.\n",
      "\n",
      "=== full_adder ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_adder                      2\n",
      "\n",
      "=== half_adder ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_AND_                          1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   full_adder                        1\n",
      "     half_adder                      2\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          16\n",
      "   Number of public wire bits:      16\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_AND_                          2\n",
      "     $_OR_                           1\n",
      "     $_XOR_                          2\n",
      "\n",
      "3.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module full_adder...\n",
      "Checking module half_adder...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "4. Executing JSON backend.\n",
      "\n",
      "5. Printing statistics.\n",
      "\n",
      "=== full_adder ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_adder                      2\n",
      "\n",
      "=== half_adder ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_AND_                          1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   full_adder                        1\n",
      "     half_adder                      2\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          16\n",
      "   Number of public wire bits:      16\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_AND_                          2\n",
      "     $_OR_                           1\n",
      "     $_XOR_                          2\n",
      "\n",
      "End of script. Logfile hash: 624e25beab\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value None:\n",
      "Module: full_adder\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_AND_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_adder, Count: 2\n",
      "\n",
      "Module: half_adder\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_AND_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 870.0 100\n",
      "Page size: (957.0000000000001, 792.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18],\n",
      " colWidths=[117.89, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 50.34, 62.57000000000001, 43.68, 50.35, 50.34, 43.68, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    '$_AND_',\n",
      "    'half_adder',\n",
      "    '$_OR_',\n",
      "    '$_XOR_',\n",
      "    '$_AND_',\n",
      "    '$_OR_',\n",
      "    '$_XOR_'],\n",
      "   ['full_adder', 8, 1, 5, 5, 3, 8, 2, 2, 1, 2, 2, 1, 2],\n",
      "   ['full_adder -> half_adder', 4, 0, 4, 4, 2, 4, 1, 0, 0, 1, 1, 0, 1],\n",
      "   ['half_adder', 4, 0, 4, 4, 2, 4, 1, 0, 0, 1, 1, 0, 1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/full_adder/full_adder_resusage_report.pdf\n",
      "Creating preview: generated/full_adder/preview_temp_summary.pdf_full_adder_resusage_report.pdf\n",
      "[np.str_('generated\\\\half_adder\\\\half_adder.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\half_adder\\half_adder_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\half_adder\\half_adder.v\n",
      "Parsing Verilog input from `generated\\half_adder\\half_adder.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_adder'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\half_adder\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\half_adder\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module half_adder...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module half_adder:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "No more expansions possible.\n",
      "<suppressed ~75 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\half_adder' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\half_adder\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\half_adder\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== half_adder ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_AND_                          1\n",
      "     $_XOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module half_adder...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing JSON backend.\n",
      "\n",
      "4. Printing statistics.\n",
      "\n",
      "=== half_adder ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_AND_                          1\n",
      "     $_XOR_                          1\n",
      "\n",
      "End of script. Logfile hash: 6a57ccbe99\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value None:\n",
      "Module: half_adder\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_AND_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 648.0 60\n",
      "Page size: (792.0, 612.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[59.25000000000001, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 50.34, 50.35, 50.34, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    '$_AND_',\n",
      "    '$_XOR_',\n",
      "    '$_AND_',\n",
      "    '$_XOR_'],\n",
      "   ['half_adder', 4, 0, 4, 4, 2, 4, 1, 1, 1, 1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/half_adder/half_adder_resusage_report.pdf\n",
      "Creating preview: generated/half_adder/preview_temp_summary.pdf_half_adder_resusage_report.pdf\n",
      "[np.str_('generated\\\\xor2\\\\xor2.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\xor2\\xor2_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\xor2\\xor2.v\n",
      "Parsing Verilog input from `generated\\xor2\\xor2.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\xor2'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\xor2\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\xor2\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module xor2...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\xor2..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\xor2.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\xor2..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\xor2.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module xor2:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\xor2..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\xor2.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\xor2..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\xor2.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "No more expansions possible.\n",
      "<suppressed ~74 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\xor2' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\xor2\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\xor2\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== xor2 ===\n",
      "\n",
      "   Number of wires:                  3\n",
      "   Number of wire bits:              3\n",
      "   Number of public wires:           3\n",
      "   Number of public wire bits:       3\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_XOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module xor2...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing JSON backend.\n",
      "\n",
      "4. Printing statistics.\n",
      "\n",
      "=== xor2 ===\n",
      "\n",
      "   Number of wires:                  3\n",
      "   Number of wire bits:              3\n",
      "   Number of public wires:           3\n",
      "   Number of public wire bits:       3\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_XOR_                          1\n",
      "\n",
      "End of script. Logfile hash: c7231766e8\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value None:\n",
      "Module: xor2\n",
      "  Number of wires: 3\n",
      "  Number of wire bits: 3\n",
      "  Number of ports: 3\n",
      "  Number of port bits: 3\n",
      "  Number of cells: 1\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 540.0 60\n",
      "Page size: (792.0, 612.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[47.0, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 50.35, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    '$_XOR_',\n",
      "    '$_XOR_'],\n",
      "   ['xor2', 3, 0, 3, 3, 1, 3, 1, 1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/xor2/xor2_resusage_report.pdf\n",
      "Creating preview: generated/xor2/preview_temp_summary.pdf_xor2_resusage_report.pdf\n",
      "[np.str_('generated\\\\half_subtractor\\\\half_subtractor.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\half_subtractor\\half_subtractor_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\half_subtractor\\half_subtractor.v\n",
      "Parsing Verilog input from `generated\\half_subtractor\\half_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module half_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\half_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:            ANDNOT cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing JSON backend.\n",
      "\n",
      "4. Printing statistics.\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "End of script. Logfile hash: 4ecf403757\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value None:\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 714.0 60\n",
      "Page size: (792.0, 612.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[78.14, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 50.35, 71.45, 50.35, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 1, 1, 1, 1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/half_subtractor/half_subtractor_resusage_report.pdf\n",
      "Creating preview: generated/half_subtractor/preview_temp_summary.pdf_half_subtractor_resusage_report.pdf\n",
      "[np.str_('generated\\\\borrow_lookahead_subtractor\\\\borrow_lookahead_subtractor.v'), np.str_('generated\\\\borrow_lookahead_subtractor\\\\full_subtractor\\\\full_subtractor.v'), np.str_('generated\\\\borrow_lookahead_subtractor\\\\full_subtractor\\\\half_subtractor\\\\half_subtractor.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\borrow_lookahead_subtractor\\borrow_lookahead_subtractor_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\borrow_lookahead_subtractor\\borrow_lookahead_subtractor.v\n",
      "Parsing Verilog input from `generated\\borrow_lookahead_subtractor\\borrow_lookahead_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\borrow_lookahead_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing Verilog-2005 frontend: generated\\borrow_lookahead_subtractor\\full_subtractor\\full_subtractor.v\n",
      "Parsing Verilog input from `generated\\borrow_lookahead_subtractor\\full_subtractor\\full_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\full_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3. Executing Verilog-2005 frontend: generated\\borrow_lookahead_subtractor\\full_subtractor\\half_subtractor\\half_subtractor.v\n",
      "Parsing Verilog input from `generated\\borrow_lookahead_subtractor\\full_subtractor\\half_subtractor\\half_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "4. Executing SYNTH pass.\n",
      "\n",
      "4.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "4.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\borrow_lookahead_subtractor\n",
      "Used module:     \\full_subtractor\n",
      "Used module:         \\half_subtractor\n",
      "\n",
      "4.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\borrow_lookahead_subtractor\n",
      "Used module:     \\full_subtractor\n",
      "Used module:         \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "Mapping positional arguments of cell full_subtractor.u1 (half_subtractor).\n",
      "\n",
      "4.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "4.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "4.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "4.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "4.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module borrow_lookahead_subtractor.\n",
      "\n",
      "4.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module borrow_lookahead_subtractor.\n",
      "\n",
      "4.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\borrow_lookahead_subtractor..\n",
      "Removed 0 unused cells and 15 unused wires.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "4.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module borrow_lookahead_subtractor...\n",
      "Checking module full_subtractor...\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "4.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module borrow_lookahead_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "4.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\borrow_lookahead_subtractor'.\n",
      "<suppressed ~12 debug messages>\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 4 cells.\n",
      "\n",
      "4.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\borrow_lookahead_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\borrow_lookahead_subtractor.\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\borrow_lookahead_subtractor'.\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\borrow_lookahead_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "4.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module borrow_lookahead_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "4.6.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "4.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\borrow_lookahead_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\borrow_lookahead_subtractor.\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.6.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\borrow_lookahead_subtractor'.\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\borrow_lookahead_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "4.6.15. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module borrow_lookahead_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "4.6.16. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "4.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "4.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "4.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "4.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\borrow_lookahead_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "4.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "4.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "4.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "4.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "4.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module borrow_lookahead_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "4.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\borrow_lookahead_subtractor'.\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\borrow_lookahead_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\borrow_lookahead_subtractor.\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\borrow_lookahead_subtractor'.\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\borrow_lookahead_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "4.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module borrow_lookahead_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "4.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "4.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "4.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\borrow_lookahead_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "4.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module borrow_lookahead_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "Extracting $alu and $macc cells in module full_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "Extracting $alu and $macc cells in module half_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "4.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "4.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module borrow_lookahead_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "4.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\borrow_lookahead_subtractor'.\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\borrow_lookahead_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\borrow_lookahead_subtractor.\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\borrow_lookahead_subtractor'.\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\borrow_lookahead_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "4.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module borrow_lookahead_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "4.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.15. Executing MEMORY pass.\n",
      "\n",
      "4.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "4.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "4.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "4.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\borrow_lookahead_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "4.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "4.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\borrow_lookahead_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "4.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "4.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\borrow_lookahead_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "4.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module borrow_lookahead_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "4.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\borrow_lookahead_subtractor'.\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\borrow_lookahead_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "4.17.5. Finished fast OPT passes.\n",
      "\n",
      "4.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "4.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module borrow_lookahead_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "4.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\borrow_lookahead_subtractor'.\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\borrow_lookahead_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\borrow_lookahead_subtractor.\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\borrow_lookahead_subtractor'.\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "4.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\borrow_lookahead_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "4.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module borrow_lookahead_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "4.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "4.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "4.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~97 debug messages>\n",
      "\n",
      "4.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module borrow_lookahead_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "4.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\borrow_lookahead_subtractor'.\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\borrow_lookahead_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "4.21.5. Finished fast OPT passes.\n",
      "\n",
      "4.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "4.22.1. Extracting gate netlist of module `\\borrow_lookahead_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 20 gates and 29 wires to a netlist network with 9 inputs and 4 outputs.\n",
      "\n",
      "4.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "4.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               NOT cells:        1\n",
      "ABC RESULTS:               NOR cells:        2\n",
      "ABC RESULTS:                OR cells:        2\n",
      "ABC RESULTS:            ANDNOT cells:       10\n",
      "ABC RESULTS:             ORNOT cells:        2\n",
      "ABC RESULTS:        internal signals:       16\n",
      "ABC RESULTS:           input signals:        9\n",
      "ABC RESULTS:          output signals:        4\n",
      "Removing temp directory.\n",
      "\n",
      "4.22.2. Extracting gate netlist of module `\\full_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "4.22.2.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "4.22.2.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "4.22.3. Extracting gate netlist of module `\\half_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "4.22.3.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "4.22.3.2. Re-integrating ABC results.\n",
      "ABC RESULTS:            ANDNOT cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "4.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module borrow_lookahead_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "4.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\borrow_lookahead_subtractor'.\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\borrow_lookahead_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Removed 0 unused cells and 31 unused wires.\n",
      "<suppressed ~5 debug messages>\n",
      "\n",
      "4.23.5. Finished fast OPT passes.\n",
      "\n",
      "4.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "4.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\borrow_lookahead_subtractor\n",
      "Used module:     \\full_subtractor\n",
      "Used module:         \\half_subtractor\n",
      "\n",
      "4.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\borrow_lookahead_subtractor\n",
      "Used module:     \\full_subtractor\n",
      "Used module:         \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "\n",
      "4.25. Printing statistics.\n",
      "\n",
      "=== borrow_lookahead_subtractor ===\n",
      "\n",
      "   Number of wires:                 19\n",
      "   Number of wire bits:             32\n",
      "   Number of public wires:           6\n",
      "   Number of public wire bits:      19\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:             14\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 21\n",
      "     $_ANDNOT_                      10\n",
      "     $_NOR_                          2\n",
      "     $_NOT_                          1\n",
      "     $_ORNOT_                        2\n",
      "     $_OR_                           2\n",
      "     full_subtractor                 4\n",
      "\n",
      "=== full_subtractor ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_subtractor                 2\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   borrow_lookahead_subtractor       1\n",
      "     full_subtractor                 4\n",
      "       half_subtractor               2\n",
      "\n",
      "   Number of wires:                 83\n",
      "   Number of wire bits:             96\n",
      "   Number of public wires:          70\n",
      "   Number of public wire bits:      83\n",
      "   Number of ports:                 57\n",
      "   Number of port bits:             66\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 37\n",
      "     $_ANDNOT_                      18\n",
      "     $_NOR_                          2\n",
      "     $_NOT_                          1\n",
      "     $_ORNOT_                        2\n",
      "     $_OR_                           6\n",
      "     $_XOR_                          8\n",
      "\n",
      "4.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module borrow_lookahead_subtractor...\n",
      "Checking module full_subtractor...\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "5. Executing JSON backend.\n",
      "\n",
      "6. Printing statistics.\n",
      "\n",
      "=== borrow_lookahead_subtractor ===\n",
      "\n",
      "   Number of wires:                 19\n",
      "   Number of wire bits:             32\n",
      "   Number of public wires:           6\n",
      "   Number of public wire bits:      19\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:             14\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 21\n",
      "     $_ANDNOT_                      10\n",
      "     $_NOR_                          2\n",
      "     $_NOT_                          1\n",
      "     $_ORNOT_                        2\n",
      "     $_OR_                           2\n",
      "     full_subtractor                 4\n",
      "\n",
      "=== full_subtractor ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_subtractor                 2\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   borrow_lookahead_subtractor       1\n",
      "     full_subtractor                 4\n",
      "       half_subtractor               2\n",
      "\n",
      "   Number of wires:                 83\n",
      "   Number of wire bits:             96\n",
      "   Number of public wires:          70\n",
      "   Number of public wire bits:      83\n",
      "   Number of ports:                 57\n",
      "   Number of port bits:             66\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 37\n",
      "     $_ANDNOT_                      18\n",
      "     $_NOR_                          2\n",
      "     $_NOT_                          1\n",
      "     $_ORNOT_                        2\n",
      "     $_OR_                           6\n",
      "     $_XOR_                          8\n",
      "\n",
      "End of script. Logfile hash: c5b264d654\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 14x opt_expr (0 sec), 2% 14x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value 1:\n",
      "Module: borrow_lookahead_subtractor\n",
      "  Number of wires: 19\n",
      "  Number of wire bits: 32\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 14\n",
      "  Number of cells: 21\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 18\n",
      "    Gate Type: $_NOR_, Count: 2\n",
      "    Gate Type: $_NOT_, Count: 1\n",
      "    Gate Type: $_OR_, Count: 6\n",
      "    Gate Type: $_ORNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 8\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 4\n",
      "\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 2:\n",
      "Module: borrow_lookahead_subtractor\n",
      "  Number of wires: 19\n",
      "  Number of wire bits: 32\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 14\n",
      "  Number of cells: 21\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 18\n",
      "    Gate Type: $_NOR_, Count: 2\n",
      "    Gate Type: $_NOT_, Count: 1\n",
      "    Gate Type: $_OR_, Count: 6\n",
      "    Gate Type: $_ORNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 8\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 4\n",
      "\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 3:\n",
      "Module: borrow_lookahead_subtractor\n",
      "  Number of wires: 19\n",
      "  Number of wire bits: 32\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 14\n",
      "  Number of cells: 21\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 18\n",
      "    Gate Type: $_NOR_, Count: 2\n",
      "    Gate Type: $_NOT_, Count: 1\n",
      "    Gate Type: $_OR_, Count: 6\n",
      "    Gate Type: $_ORNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 8\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 4\n",
      "\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 4:\n",
      "Module: borrow_lookahead_subtractor\n",
      "  Number of wires: 19\n",
      "  Number of wire bits: 32\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 14\n",
      "  Number of cells: 21\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 18\n",
      "    Gate Type: $_NOR_, Count: 2\n",
      "    Gate Type: $_NOT_, Count: 1\n",
      "    Gate Type: $_OR_, Count: 6\n",
      "    Gate Type: $_ORNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 8\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 4\n",
      "\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 5:\n",
      "Module: borrow_lookahead_subtractor\n",
      "  Number of wires: 19\n",
      "  Number of wire bits: 32\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 14\n",
      "  Number of cells: 21\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 18\n",
      "    Gate Type: $_NOR_, Count: 2\n",
      "    Gate Type: $_NOT_, Count: 1\n",
      "    Gate Type: $_OR_, Count: 6\n",
      "    Gate Type: $_ORNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 8\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 4\n",
      "\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 6:\n",
      "Module: borrow_lookahead_subtractor\n",
      "  Number of wires: 19\n",
      "  Number of wire bits: 32\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 14\n",
      "  Number of cells: 21\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 18\n",
      "    Gate Type: $_NOR_, Count: 2\n",
      "    Gate Type: $_NOT_, Count: 1\n",
      "    Gate Type: $_OR_, Count: 6\n",
      "    Gate Type: $_ORNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 8\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 4\n",
      "\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 7:\n",
      "Module: borrow_lookahead_subtractor\n",
      "  Number of wires: 19\n",
      "  Number of wire bits: 32\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 14\n",
      "  Number of cells: 21\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 18\n",
      "    Gate Type: $_NOR_, Count: 2\n",
      "    Gate Type: $_NOT_, Count: 1\n",
      "    Gate Type: $_OR_, Count: 6\n",
      "    Gate Type: $_ORNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 8\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 4\n",
      "\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Analysis for parameter value 8:\n",
      "Module: borrow_lookahead_subtractor\n",
      "  Number of wires: 19\n",
      "  Number of wire bits: 32\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 14\n",
      "  Number of cells: 21\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 18\n",
      "    Gate Type: $_NOR_, Count: 2\n",
      "    Gate Type: $_NOT_, Count: 1\n",
      "    Gate Type: $_OR_, Count: 6\n",
      "    Gate Type: $_ORNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 8\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 4\n",
      "\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 1440.0 140\n",
      "Page size: (1584.0000000000002, 792.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[221.81, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 64.78999999999999, 50.9, 82.01, 71.45, 49.79, 50.35, 43.68, 64.78999999999999, 50.9, 71.45, 49.79, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    'full_subtractor',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_'],\n",
      "   ['borrow_lookahead_subtractor',\n",
      "    19,\n",
      "    2,\n",
      "    5,\n",
      "    14,\n",
      "    21,\n",
      "    32,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    4,\n",
      "    10,\n",
      "    1,\n",
      "    8,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    10,\n",
      "    1,\n",
      "    8],\n",
      "   ['borrow_lookahead_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[221.81, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 64.78999999999999, 50.9, 82.01, 71.45, 49.79, 50.35, 43.68, 64.78999999999999, 50.9, 71.45, 49.79, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    'full_subtractor',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_'],\n",
      "   ['borrow_lookahead_subtractor',\n",
      "    19,\n",
      "    2,\n",
      "    5,\n",
      "    14,\n",
      "    21,\n",
      "    32,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    4,\n",
      "    10,\n",
      "    1,\n",
      "    8,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    10,\n",
      "    1,\n",
      "    8],\n",
      "   ['borrow_lookahead_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[221.81, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 64.78999999999999, 50.9, 82.01, 71.45, 49.79, 50.35, 43.68, 64.78999999999999, 50.9, 71.45, 49.79, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    'full_subtractor',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_'],\n",
      "   ['borrow_lookahead_subtractor',\n",
      "    19,\n",
      "    2,\n",
      "    5,\n",
      "    14,\n",
      "    21,\n",
      "    32,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    4,\n",
      "    10,\n",
      "    1,\n",
      "    8,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    10,\n",
      "    1,\n",
      "    8],\n",
      "   ['borrow_lookahead_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "PageBreak() doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[221.81, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 64.78999999999999, 50.9, 82.01, 71.45, 49.79, 50.35, 43.68, 64.78999999999999, 50.9, 71.45, 49.79, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    'full_subtractor',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_'],\n",
      "   ['borrow_lookahead_subtractor',\n",
      "    19,\n",
      "    2,\n",
      "    5,\n",
      "    14,\n",
      "    21,\n",
      "    32,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    4,\n",
      "    10,\n",
      "    1,\n",
      "    8,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    10,\n",
      "    1,\n",
      "    8],\n",
      "   ['borrow_lookahead_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[221.81, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 64.78999999999999, 50.9, 82.01, 71.45, 49.79, 50.35, 43.68, 64.78999999999999, 50.9, 71.45, 49.79, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    'full_subtractor',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_'],\n",
      "   ['borrow_lookahead_subtractor',\n",
      "    19,\n",
      "    2,\n",
      "    5,\n",
      "    14,\n",
      "    21,\n",
      "    32,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    4,\n",
      "    10,\n",
      "    1,\n",
      "    8,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    10,\n",
      "    1,\n",
      "    8],\n",
      "   ['borrow_lookahead_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[221.81, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 64.78999999999999, 50.9, 82.01, 71.45, 49.79, 50.35, 43.68, 64.78999999999999, 50.9, 71.45, 49.79, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    'full_subtractor',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_'],\n",
      "   ['borrow_lookahead_subtractor',\n",
      "    19,\n",
      "    2,\n",
      "    5,\n",
      "    14,\n",
      "    21,\n",
      "    32,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    4,\n",
      "    10,\n",
      "    1,\n",
      "    8,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    10,\n",
      "    1,\n",
      "    8],\n",
      "   ['borrow_lookahead_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "PageBreak() doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[221.81, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 64.78999999999999, 50.9, 82.01, 71.45, 49.79, 50.35, 43.68, 64.78999999999999, 50.9, 71.45, 49.79, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    'full_subtractor',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_'],\n",
      "   ['borrow_lookahead_subtractor',\n",
      "    19,\n",
      "    2,\n",
      "    5,\n",
      "    14,\n",
      "    21,\n",
      "    32,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    4,\n",
      "    10,\n",
      "    1,\n",
      "    8,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    10,\n",
      "    1,\n",
      "    8],\n",
      "   ['borrow_lookahead_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[221.81, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 64.78999999999999, 50.9, 82.01, 71.45, 49.79, 50.35, 43.68, 64.78999999999999, 50.9, 71.45, 49.79, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    'full_subtractor',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ORNOT_',\n",
      "    '$_NOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_NOT_',\n",
      "    '$_XOR_'],\n",
      "   ['borrow_lookahead_subtractor',\n",
      "    19,\n",
      "    2,\n",
      "    5,\n",
      "    14,\n",
      "    21,\n",
      "    32,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    4,\n",
      "    10,\n",
      "    1,\n",
      "    8,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    10,\n",
      "    1,\n",
      "    8],\n",
      "   ['borrow_lookahead_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    2,\n",
      "    0,\n",
      "    2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    0,\n",
      "    1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/borrow_lookahead_subtractor/borrow_lookahead_subtractor_resusage_report.pdf\n",
      "Creating preview: generated/borrow_lookahead_subtractor/preview_temp_summary.pdf_borrow_lookahead_subtractor_resusage_report.pdf\n",
      "[np.str_('generated\\\\full_subtractor\\\\full_subtractor.v'), np.str_('generated\\\\full_subtractor\\\\half_subtractor\\\\half_subtractor.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\full_subtractor\\full_subtractor_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\full_subtractor\\full_subtractor.v\n",
      "Parsing Verilog input from `generated\\full_subtractor\\full_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\full_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing Verilog-2005 frontend: generated\\full_subtractor\\half_subtractor\\half_subtractor.v\n",
      "Parsing Verilog input from `generated\\full_subtractor\\half_subtractor\\half_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3. Executing SYNTH pass.\n",
      "\n",
      "3.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\full_subtractor\n",
      "Used module:     \\half_subtractor\n",
      "\n",
      "3.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\full_subtractor\n",
      "Used module:     \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "Mapping positional arguments of cell full_subtractor.u1 (half_subtractor).\n",
      "\n",
      "3.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "3.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "\n",
      "3.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "\n",
      "3.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "3.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module full_subtractor...\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "3.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "3.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "3.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "3.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module full_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "Extracting $alu and $macc cells in module half_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "3.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "3.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.15. Executing MEMORY pass.\n",
      "\n",
      "3.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "3.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "3.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "3.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "3.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "3.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.17.5. Finished fast OPT passes.\n",
      "\n",
      "3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "3.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "3.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "3.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~77 debug messages>\n",
      "\n",
      "3.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.21.5. Finished fast OPT passes.\n",
      "\n",
      "3.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "3.22.1. Extracting gate netlist of module `\\full_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "3.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "3.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "3.22.2. Extracting gate netlist of module `\\half_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "3.22.2.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "3.22.2.2. Re-integrating ABC results.\n",
      "ABC RESULTS:            ANDNOT cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "3.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Removed 0 unused cells and 8 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "3.23.5. Finished fast OPT passes.\n",
      "\n",
      "3.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\full_subtractor\n",
      "Used module:     \\half_subtractor\n",
      "\n",
      "3.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\full_subtractor\n",
      "Used module:     \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "\n",
      "3.25. Printing statistics.\n",
      "\n",
      "=== full_subtractor ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_subtractor                 2\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   full_subtractor                   1\n",
      "     half_subtractor                 2\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          16\n",
      "   Number of public wire bits:      16\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_ANDNOT_                       2\n",
      "     $_OR_                           1\n",
      "     $_XOR_                          2\n",
      "\n",
      "3.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module full_subtractor...\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "4. Executing JSON backend.\n",
      "\n",
      "5. Printing statistics.\n",
      "\n",
      "=== full_subtractor ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_subtractor                 2\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   full_subtractor                   1\n",
      "     half_subtractor                 2\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          16\n",
      "   Number of public wire bits:      16\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_ANDNOT_                       2\n",
      "     $_OR_                           1\n",
      "     $_XOR_                          2\n",
      "\n",
      "End of script. Logfile hash: 303ade6b8f\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value None:\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 996.0 100\n",
      "Page size: (1095.6000000000001, 792.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18],\n",
      " colWidths=[155.67000000000002, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 50.35, 71.45, 50.35, 43.68, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['full_subtractor', 8, 1, 5, 5, 3, 8, 2, 1, 2, 2, 2, 1, 2],\n",
      "   ['full_subtractor -> half_subtractor', 4, 0, 4, 4, 2, 4, 0, 0, 1, 1, 1, 0, 1],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 0, 0, 1, 1, 1, 0, 1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/full_subtractor/full_subtractor_resusage_report.pdf\n",
      "Creating preview: generated/full_subtractor/preview_temp_summary.pdf_full_subtractor_resusage_report.pdf\n",
      "[np.str_('generated\\\\half_subtractor\\\\half_subtractor.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\half_subtractor\\half_subtractor_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\half_subtractor\\half_subtractor.v\n",
      "Parsing Verilog input from `generated\\half_subtractor\\half_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module half_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\half_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:            ANDNOT cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing JSON backend.\n",
      "\n",
      "4. Printing statistics.\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "End of script. Logfile hash: 4ecf403757\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value None:\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 714.0 60\n",
      "Page size: (792.0, 612.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[78.14, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 50.35, 71.45, 50.35, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 1, 1, 1, 1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/half_subtractor/half_subtractor_resusage_report.pdf\n",
      "Creating preview: generated/half_subtractor/preview_temp_summary.pdf_half_subtractor_resusage_report.pdf\n",
      "[np.str_('generated\\\\ripple_carry_subtractor\\\\full_subtractor\\\\full_subtractor.v'), np.str_('generated\\\\ripple_carry_subtractor\\\\full_subtractor\\\\half_subtractor\\\\half_subtractor.v'), np.str_('generated\\\\ripple_carry_subtractor\\\\ripple_carry_subtractor.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\ripple_carry_subtractor\\ripple_carry_subtractor_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\ripple_carry_subtractor\\full_subtractor\\full_subtractor.v\n",
      "Parsing Verilog input from `generated\\ripple_carry_subtractor\\full_subtractor\\full_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\full_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing Verilog-2005 frontend: generated\\ripple_carry_subtractor\\full_subtractor\\half_subtractor\\half_subtractor.v\n",
      "Parsing Verilog input from `generated\\ripple_carry_subtractor\\full_subtractor\\half_subtractor\\half_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3. Executing Verilog-2005 frontend: generated\\ripple_carry_subtractor\\ripple_carry_subtractor.v\n",
      "Parsing Verilog input from `generated\\ripple_carry_subtractor\\ripple_carry_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\ripple_carry_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "4. Executing SYNTH pass.\n",
      "\n",
      "4.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "4.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\ripple_carry_subtractor\n",
      "Used module:     \\full_subtractor\n",
      "Used module:         \\half_subtractor\n",
      "\n",
      "4.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\ripple_carry_subtractor\n",
      "Used module:     \\full_subtractor\n",
      "Used module:         \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "Mapping positional arguments of cell full_subtractor.u1 (half_subtractor).\n",
      "\n",
      "4.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "4.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "4.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "4.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "4.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module ripple_carry_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "\n",
      "4.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module ripple_carry_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "\n",
      "4.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\ripple_carry_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "4.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module full_subtractor...\n",
      "Checking module half_subtractor...\n",
      "Checking module ripple_carry_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "4.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module ripple_carry_subtractor.\n",
      "\n",
      "4.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Finding identical cells in module `\\ripple_carry_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\ripple_carry_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "  Optimizing cells in module \\ripple_carry_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Finding identical cells in module `\\ripple_carry_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\ripple_carry_subtractor..\n",
      "\n",
      "4.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module ripple_carry_subtractor.\n",
      "\n",
      "4.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "4.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "4.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "4.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "4.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\ripple_carry_subtractor..\n",
      "\n",
      "4.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "4.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "4.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "4.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "4.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module ripple_carry_subtractor.\n",
      "\n",
      "4.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Finding identical cells in module `\\ripple_carry_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\ripple_carry_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "  Optimizing cells in module \\ripple_carry_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Finding identical cells in module `\\ripple_carry_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\ripple_carry_subtractor..\n",
      "\n",
      "4.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module ripple_carry_subtractor.\n",
      "\n",
      "4.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "4.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "4.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\ripple_carry_subtractor..\n",
      "\n",
      "4.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module full_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "Extracting $alu and $macc cells in module half_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "Extracting $alu and $macc cells in module ripple_carry_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "4.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "4.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module ripple_carry_subtractor.\n",
      "\n",
      "4.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Finding identical cells in module `\\ripple_carry_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\ripple_carry_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "  Optimizing cells in module \\ripple_carry_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Finding identical cells in module `\\ripple_carry_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\ripple_carry_subtractor..\n",
      "\n",
      "4.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module ripple_carry_subtractor.\n",
      "\n",
      "4.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.15. Executing MEMORY pass.\n",
      "\n",
      "4.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "4.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "4.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "4.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\ripple_carry_subtractor..\n",
      "\n",
      "4.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "4.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "4.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\ripple_carry_subtractor..\n",
      "\n",
      "4.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "4.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\ripple_carry_subtractor..\n",
      "\n",
      "4.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module ripple_carry_subtractor.\n",
      "\n",
      "4.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Finding identical cells in module `\\ripple_carry_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\ripple_carry_subtractor..\n",
      "\n",
      "4.17.5. Finished fast OPT passes.\n",
      "\n",
      "4.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "4.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module ripple_carry_subtractor.\n",
      "\n",
      "4.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Finding identical cells in module `\\ripple_carry_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\ripple_carry_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "  Optimizing cells in module \\ripple_carry_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Finding identical cells in module `\\ripple_carry_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "4.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\ripple_carry_subtractor..\n",
      "\n",
      "4.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module ripple_carry_subtractor.\n",
      "\n",
      "4.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "4.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "4.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~77 debug messages>\n",
      "\n",
      "4.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module ripple_carry_subtractor.\n",
      "\n",
      "4.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Finding identical cells in module `\\ripple_carry_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\ripple_carry_subtractor..\n",
      "\n",
      "4.21.5. Finished fast OPT passes.\n",
      "\n",
      "4.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "4.22.1. Extracting gate netlist of module `\\full_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "4.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "4.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "4.22.2. Extracting gate netlist of module `\\half_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "4.22.2.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "4.22.2.2. Re-integrating ABC results.\n",
      "ABC RESULTS:            ANDNOT cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "4.22.3. Extracting gate netlist of module `\\ripple_carry_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.\n",
      "Don't call ABC as there is nothing to map.\n",
      "Removing temp directory.\n",
      "\n",
      "4.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module ripple_carry_subtractor.\n",
      "\n",
      "4.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Finding identical cells in module `\\ripple_carry_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\ripple_carry_subtractor..\n",
      "Removed 0 unused cells and 8 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "4.23.5. Finished fast OPT passes.\n",
      "\n",
      "4.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "4.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\ripple_carry_subtractor\n",
      "Used module:     \\full_subtractor\n",
      "Used module:         \\half_subtractor\n",
      "\n",
      "4.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\ripple_carry_subtractor\n",
      "Used module:     \\full_subtractor\n",
      "Used module:         \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "\n",
      "4.25. Printing statistics.\n",
      "\n",
      "=== full_subtractor ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_subtractor                 2\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== ripple_carry_subtractor ===\n",
      "\n",
      "   Number of wires:                  6\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:           6\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     full_subtractor                 2\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   ripple_carry_subtractor           1\n",
      "     full_subtractor                 2\n",
      "       half_subtractor               2\n",
      "\n",
      "   Number of wires:                 38\n",
      "   Number of wire bits:             43\n",
      "   Number of public wires:          38\n",
      "   Number of public wire bits:      43\n",
      "   Number of ports:                 31\n",
      "   Number of port bits:             34\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 10\n",
      "     $_ANDNOT_                       4\n",
      "     $_OR_                           2\n",
      "     $_XOR_                          4\n",
      "\n",
      "4.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module full_subtractor...\n",
      "Checking module half_subtractor...\n",
      "Checking module ripple_carry_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "5. Executing JSON backend.\n",
      "\n",
      "6. Printing statistics.\n",
      "\n",
      "=== full_subtractor ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_subtractor                 2\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== ripple_carry_subtractor ===\n",
      "\n",
      "   Number of wires:                  6\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:           6\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     full_subtractor                 2\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   ripple_carry_subtractor           1\n",
      "     full_subtractor                 2\n",
      "       half_subtractor               2\n",
      "\n",
      "   Number of wires:                 38\n",
      "   Number of wire bits:             43\n",
      "   Number of public wires:          38\n",
      "   Number of public wire bits:      43\n",
      "   Number of ports:                 31\n",
      "   Number of port bits:             34\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 10\n",
      "     $_ANDNOT_                       4\n",
      "     $_OR_                           2\n",
      "     $_XOR_                          4\n",
      "\n",
      "End of script. Logfile hash: 435e77d3b6\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value 1:\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Module: ripple_carry_subtractor\n",
      "  Number of wires: 6\n",
      "  Number of wire bits: 11\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 8\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 2\n",
      "    Gate Type: $_ANDNOT_, Count: 4\n",
      "    Gate Type: $_XOR_, Count: 4\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 2\n",
      "\n",
      "Analysis for parameter value 2:\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Module: ripple_carry_subtractor\n",
      "  Number of wires: 6\n",
      "  Number of wire bits: 11\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 8\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 2\n",
      "    Gate Type: $_ANDNOT_, Count: 4\n",
      "    Gate Type: $_XOR_, Count: 4\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 2\n",
      "\n",
      "Analysis for parameter value 3:\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Module: ripple_carry_subtractor\n",
      "  Number of wires: 6\n",
      "  Number of wire bits: 11\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 8\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 2\n",
      "    Gate Type: $_ANDNOT_, Count: 4\n",
      "    Gate Type: $_XOR_, Count: 4\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 2\n",
      "\n",
      "Analysis for parameter value 4:\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Module: ripple_carry_subtractor\n",
      "  Number of wires: 6\n",
      "  Number of wire bits: 11\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 8\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 2\n",
      "    Gate Type: $_ANDNOT_, Count: 4\n",
      "    Gate Type: $_XOR_, Count: 4\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 2\n",
      "\n",
      "Analysis for parameter value 5:\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Module: ripple_carry_subtractor\n",
      "  Number of wires: 6\n",
      "  Number of wire bits: 11\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 8\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 2\n",
      "    Gate Type: $_ANDNOT_, Count: 4\n",
      "    Gate Type: $_XOR_, Count: 4\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 2\n",
      "\n",
      "Analysis for parameter value 6:\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Module: ripple_carry_subtractor\n",
      "  Number of wires: 6\n",
      "  Number of wire bits: 11\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 8\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 2\n",
      "    Gate Type: $_ANDNOT_, Count: 4\n",
      "    Gate Type: $_XOR_, Count: 4\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 2\n",
      "\n",
      "Analysis for parameter value 7:\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Module: ripple_carry_subtractor\n",
      "  Number of wires: 6\n",
      "  Number of wire bits: 11\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 8\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 2\n",
      "    Gate Type: $_ANDNOT_, Count: 4\n",
      "    Gate Type: $_XOR_, Count: 4\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 2\n",
      "\n",
      "Analysis for parameter value 8:\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "Module: ripple_carry_subtractor\n",
      "  Number of wires: 6\n",
      "  Number of wire bits: 11\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 8\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 2\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 2\n",
      "    Gate Type: $_ANDNOT_, Count: 4\n",
      "    Gate Type: $_XOR_, Count: 4\n",
      "  Sub-Modules:\n",
      "    Cell Type: full_subtractor, Count: 2\n",
      "\n",
      "JSON file found\n",
      "Estimated: 1140.0 140\n",
      "Page size: (1254.0, 792.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[191.78000000000003, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 82.01, 50.35, 71.45, 50.35, 43.68, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    'full_subtractor',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['full_subtractor', 8, 1, 5, 5, 3, 8, 2, 1, 0, 2, 2, 2, 1, 2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    1,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 0, 0, 0, 1, 1, 1, 0, 1],\n",
      "   ['ripple_carry_subtractor', 6, 2, 5, 8, 2, 11, 0, 2, 2, 4, 4, 4, 2, 4],\n",
      "   ['ripple_carry_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    1,\n",
      "    2]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[191.78000000000003, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 82.01, 50.35, 71.45, 50.35, 43.68, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    'full_subtractor',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['full_subtractor', 8, 1, 5, 5, 3, 8, 2, 1, 0, 2, 2, 2, 1, 2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    1,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 0, 0, 0, 1, 1, 1, 0, 1],\n",
      "   ['ripple_carry_subtractor', 6, 2, 5, 8, 2, 11, 0, 2, 2, 4, 4, 4, 2, 4],\n",
      "   ['ripple_carry_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    1,\n",
      "    2]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[191.78000000000003, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 82.01, 50.35, 71.45, 50.35, 43.68, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    'full_subtractor',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['full_subtractor', 8, 1, 5, 5, 3, 8, 2, 1, 0, 2, 2, 2, 1, 2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    1,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 0, 0, 0, 1, 1, 1, 0, 1],\n",
      "   ['ripple_carry_subtractor', 6, 2, 5, 8, 2, 11, 0, 2, 2, 4, 4, 4, 2, 4],\n",
      "   ['ripple_carry_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    1,\n",
      "    2]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "PageBreak() doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[191.78000000000003, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 82.01, 50.35, 71.45, 50.35, 43.68, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    'full_subtractor',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['full_subtractor', 8, 1, 5, 5, 3, 8, 2, 1, 0, 2, 2, 2, 1, 2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    1,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 0, 0, 0, 1, 1, 1, 0, 1],\n",
      "   ['ripple_carry_subtractor', 6, 2, 5, 8, 2, 11, 0, 2, 2, 4, 4, 4, 2, 4],\n",
      "   ['ripple_carry_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    1,\n",
      "    2]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[191.78000000000003, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 82.01, 50.35, 71.45, 50.35, 43.68, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    'full_subtractor',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['full_subtractor', 8, 1, 5, 5, 3, 8, 2, 1, 0, 2, 2, 2, 1, 2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    1,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 0, 0, 0, 1, 1, 1, 0, 1],\n",
      "   ['ripple_carry_subtractor', 6, 2, 5, 8, 2, 11, 0, 2, 2, 4, 4, 4, 2, 4],\n",
      "   ['ripple_carry_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    1,\n",
      "    2]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[191.78000000000003, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 82.01, 50.35, 71.45, 50.35, 43.68, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    'full_subtractor',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['full_subtractor', 8, 1, 5, 5, 3, 8, 2, 1, 0, 2, 2, 2, 1, 2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    1,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 0, 0, 0, 1, 1, 1, 0, 1],\n",
      "   ['ripple_carry_subtractor', 6, 2, 5, 8, 2, 11, 0, 2, 2, 4, 4, 4, 2, 4],\n",
      "   ['ripple_carry_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    1,\n",
      "    2]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "PageBreak() doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[191.78000000000003, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 82.01, 50.35, 71.45, 50.35, 43.68, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    'full_subtractor',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['full_subtractor', 8, 1, 5, 5, 3, 8, 2, 1, 0, 2, 2, 2, 1, 2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    1,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 0, 0, 0, 1, 1, 1, 0, 1],\n",
      "   ['ripple_carry_subtractor', 6, 2, 5, 8, 2, 11, 0, 2, 2, 4, 4, 4, 2, 4],\n",
      "   ['ripple_carry_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    1,\n",
      "    2]]\n",
      ") # end table doesn't have style\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18, 18, 18],\n",
      " colWidths=[191.78000000000003, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 82.01, 50.35, 71.45, 50.35, 43.68, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    'full_subtractor',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['full_subtractor', 8, 1, 5, 5, 3, 8, 2, 1, 0, 2, 2, 2, 1, 2],\n",
      "   ['full_subtractor -> half_subtractor',\n",
      "    4,\n",
      "    0,\n",
      "    4,\n",
      "    4,\n",
      "    2,\n",
      "    4,\n",
      "    0,\n",
      "    0,\n",
      "    0,\n",
      "    1,\n",
      "    1,\n",
      "    1,\n",
      "    0,\n",
      "    1],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 0, 0, 0, 1, 1, 1, 0, 1],\n",
      "   ['ripple_carry_subtractor', 6, 2, 5, 8, 2, 11, 0, 2, 2, 4, 4, 4, 2, 4],\n",
      "   ['ripple_carry_subtractor -> full_subtractor',\n",
      "    8,\n",
      "    1,\n",
      "    5,\n",
      "    5,\n",
      "    3,\n",
      "    8,\n",
      "    2,\n",
      "    1,\n",
      "    0,\n",
      "    2,\n",
      "    2,\n",
      "    2,\n",
      "    1,\n",
      "    2]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/ripple_carry_subtractor/ripple_carry_subtractor_resusage_report.pdf\n",
      "Creating preview: generated/ripple_carry_subtractor/preview_temp_summary.pdf_ripple_carry_subtractor_resusage_report.pdf\n",
      "[np.str_('generated\\\\full_subtractor\\\\full_subtractor.v'), np.str_('generated\\\\full_subtractor\\\\half_subtractor\\\\half_subtractor.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\full_subtractor\\full_subtractor_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\full_subtractor\\full_subtractor.v\n",
      "Parsing Verilog input from `generated\\full_subtractor\\full_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\full_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing Verilog-2005 frontend: generated\\full_subtractor\\half_subtractor\\half_subtractor.v\n",
      "Parsing Verilog input from `generated\\full_subtractor\\half_subtractor\\half_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3. Executing SYNTH pass.\n",
      "\n",
      "3.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\full_subtractor\n",
      "Used module:     \\half_subtractor\n",
      "\n",
      "3.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\full_subtractor\n",
      "Used module:     \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "Mapping positional arguments of cell full_subtractor.u1 (half_subtractor).\n",
      "\n",
      "3.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "3.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "\n",
      "3.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "Optimizing module full_subtractor.\n",
      "\n",
      "3.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "3.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module full_subtractor...\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "3.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "3.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "3.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "3.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module full_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "Extracting $alu and $macc cells in module half_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "3.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "3.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.15. Executing MEMORY pass.\n",
      "\n",
      "3.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "3.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "3.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "3.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "3.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "3.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.17.5. Finished fast OPT passes.\n",
      "\n",
      "3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "3.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_subtractor.\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "3.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "3.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~77 debug messages>\n",
      "\n",
      "3.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "3.21.5. Finished fast OPT passes.\n",
      "\n",
      "3.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "3.22.1. Extracting gate netlist of module `\\full_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "3.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "3.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "3.22.2. Extracting gate netlist of module `\\half_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "3.22.2.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "3.22.2.2. Re-integrating ABC results.\n",
      "ABC RESULTS:            ANDNOT cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "3.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_subtractor.\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "3.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_subtractor'.\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_subtractor..\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Removed 0 unused cells and 8 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "3.23.5. Finished fast OPT passes.\n",
      "\n",
      "3.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\full_subtractor\n",
      "Used module:     \\half_subtractor\n",
      "\n",
      "3.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\full_subtractor\n",
      "Used module:     \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "\n",
      "3.25. Printing statistics.\n",
      "\n",
      "=== full_subtractor ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_subtractor                 2\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   full_subtractor                   1\n",
      "     half_subtractor                 2\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          16\n",
      "   Number of public wire bits:      16\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_ANDNOT_                       2\n",
      "     $_OR_                           1\n",
      "     $_XOR_                          2\n",
      "\n",
      "3.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module full_subtractor...\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "4. Executing JSON backend.\n",
      "\n",
      "5. Printing statistics.\n",
      "\n",
      "=== full_subtractor ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_subtractor                 2\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   full_subtractor                   1\n",
      "     half_subtractor                 2\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          16\n",
      "   Number of public wire bits:      16\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_ANDNOT_                       2\n",
      "     $_OR_                           1\n",
      "     $_XOR_                          2\n",
      "\n",
      "End of script. Logfile hash: 303ade6b8f\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value None:\n",
      "Module: full_subtractor\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_ANDNOT_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_subtractor, Count: 2\n",
      "\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 996.0 100\n",
      "Page size: (1095.6000000000001, 792.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18],\n",
      " colWidths=[155.67000000000002, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 84.78999999999999, 43.68, 50.35, 71.45, 50.35, 43.68, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    'half_subtractor',\n",
      "    '$_OR_',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_OR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['full_subtractor', 8, 1, 5, 5, 3, 8, 2, 1, 2, 2, 2, 1, 2],\n",
      "   ['full_subtractor -> half_subtractor', 4, 0, 4, 4, 2, 4, 0, 0, 1, 1, 1, 0, 1],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 0, 0, 1, 1, 1, 0, 1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/full_subtractor/full_subtractor_resusage_report.pdf\n",
      "Creating preview: generated/full_subtractor/preview_temp_summary.pdf_full_subtractor_resusage_report.pdf\n",
      "[np.str_('generated\\\\half_subtractor\\\\half_subtractor.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\half_subtractor\\half_subtractor_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\half_subtractor\\half_subtractor.v\n",
      "Parsing Verilog input from `generated\\half_subtractor\\half_subtractor.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_subtractor'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module half_subtractor:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_subtractor..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_subtractor.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\half_subtractor' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:            ANDNOT cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_subtractor.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_subtractor'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_subtractor..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\half_subtractor\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module half_subtractor...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing JSON backend.\n",
      "\n",
      "4. Printing statistics.\n",
      "\n",
      "=== half_subtractor ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_ANDNOT_                       1\n",
      "     $_XOR_                          1\n",
      "\n",
      "End of script. Logfile hash: 4ecf403757\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value None:\n",
      "Module: half_subtractor\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_ANDNOT_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 714.0 60\n",
      "Page size: (792.0, 612.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[78.14, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 50.35, 71.45, 50.35, 71.45],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_',\n",
      "    '$_XOR_',\n",
      "    '$_ANDNOT_'],\n",
      "   ['half_subtractor', 4, 0, 4, 4, 2, 4, 1, 1, 1, 1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/half_subtractor/half_subtractor_resusage_report.pdf\n",
      "Creating preview: generated/half_subtractor/preview_temp_summary.pdf_half_subtractor_resusage_report.pdf\n",
      "[np.str_('generated\\\\xor2\\\\xor2.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\xor2\\xor2_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\xor2\\xor2.v\n",
      "Parsing Verilog input from `generated\\xor2\\xor2.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\xor2'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\xor2\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\xor2\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module xor2...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\xor2..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\xor2.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\xor2..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\xor2.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module xor2:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\xor2..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\xor2.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\xor2..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\xor2.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "No more expansions possible.\n",
      "<suppressed ~74 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\xor2' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module xor2.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\xor2'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\xor2..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\xor2\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\xor2\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== xor2 ===\n",
      "\n",
      "   Number of wires:                  3\n",
      "   Number of wire bits:              3\n",
      "   Number of public wires:           3\n",
      "   Number of public wire bits:       3\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_XOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module xor2...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing JSON backend.\n",
      "\n",
      "4. Printing statistics.\n",
      "\n",
      "=== xor2 ===\n",
      "\n",
      "   Number of wires:                  3\n",
      "   Number of wire bits:              3\n",
      "   Number of public wires:           3\n",
      "   Number of public wire bits:       3\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_XOR_                          1\n",
      "\n",
      "End of script. Logfile hash: c7231766e8\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value None:\n",
      "Module: xor2\n",
      "  Number of wires: 3\n",
      "  Number of wire bits: 3\n",
      "  Number of ports: 3\n",
      "  Number of port bits: 3\n",
      "  Number of cells: 1\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 540.0 60\n",
      "Page size: (792.0, 612.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[47.0, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 50.35, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    '$_XOR_',\n",
      "    '$_XOR_'],\n",
      "   ['xor2', 3, 0, 3, 3, 1, 3, 1, 1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/xor2/xor2_resusage_report.pdf\n",
      "Creating preview: generated/xor2/preview_temp_summary.pdf_xor2_resusage_report.pdf\n",
      "[np.str_('generated\\\\full_adder\\\\full_adder.v'), np.str_('generated\\\\full_adder\\\\half_adder\\\\half_adder.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\full_adder\\full_adder_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\full_adder\\full_adder.v\n",
      "Parsing Verilog input from `generated\\full_adder\\full_adder.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\full_adder'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing Verilog-2005 frontend: generated\\full_adder\\half_adder\\half_adder.v\n",
      "Parsing Verilog input from `generated\\full_adder\\half_adder\\half_adder.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_adder'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3. Executing SYNTH pass.\n",
      "\n",
      "3.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\full_adder\n",
      "Used module:     \\half_adder\n",
      "\n",
      "3.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\full_adder\n",
      "Used module:     \\half_adder\n",
      "Removed 0 unused modules.\n",
      "\n",
      "3.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "3.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "Optimizing module full_adder.\n",
      "\n",
      "3.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "Optimizing module full_adder.\n",
      "\n",
      "3.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "3.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module full_adder...\n",
      "Checking module half_adder...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_adder.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "3.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "3.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_adder.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "3.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "3.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module full_adder:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "Extracting $alu and $macc cells in module half_adder:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "3.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "3.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_adder.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.15. Executing MEMORY pass.\n",
      "\n",
      "3.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "3.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "3.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "3.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "3.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "3.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "3.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.17.5. Finished fast OPT passes.\n",
      "\n",
      "3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "3.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\full_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\full_adder.\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "3.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "3.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "3.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "3.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "3.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "3.21.5. Finished fast OPT passes.\n",
      "\n",
      "3.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "3.22.1. Extracting gate netlist of module `\\full_adder' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "3.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "3.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "3.22.2. Extracting gate netlist of module `\\half_adder' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "3.22.2.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "3.22.2.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "3.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module full_adder.\n",
      "Optimizing module half_adder.\n",
      "\n",
      "3.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\full_adder'.\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\full_adder..\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Removed 0 unused cells and 7 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "3.23.5. Finished fast OPT passes.\n",
      "\n",
      "3.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\full_adder\n",
      "Used module:     \\half_adder\n",
      "\n",
      "3.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\full_adder\n",
      "Used module:     \\half_adder\n",
      "Removed 0 unused modules.\n",
      "\n",
      "3.25. Printing statistics.\n",
      "\n",
      "=== full_adder ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_adder                      2\n",
      "\n",
      "=== half_adder ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_AND_                          1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   full_adder                        1\n",
      "     half_adder                      2\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          16\n",
      "   Number of public wire bits:      16\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_AND_                          2\n",
      "     $_OR_                           1\n",
      "     $_XOR_                          2\n",
      "\n",
      "3.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module full_adder...\n",
      "Checking module half_adder...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "4. Executing JSON backend.\n",
      "\n",
      "5. Printing statistics.\n",
      "\n",
      "=== full_adder ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_OR_                           1\n",
      "     half_adder                      2\n",
      "\n",
      "=== half_adder ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_AND_                          1\n",
      "     $_XOR_                          1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   full_adder                        1\n",
      "     half_adder                      2\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          16\n",
      "   Number of public wire bits:      16\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_AND_                          2\n",
      "     $_OR_                           1\n",
      "     $_XOR_                          2\n",
      "\n",
      "End of script. Logfile hash: 624e25beab\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value None:\n",
      "Module: full_adder\n",
      "  Number of wires: 8\n",
      "  Number of wire bits: 8\n",
      "  Number of ports: 5\n",
      "  Number of port bits: 5\n",
      "  Number of cells: 3\n",
      "  Hierarchy depth: 1\n",
      "  Raw Gates:\n",
      "    Gate Type: $_OR_, Count: 1\n",
      "    Gate Type: $_AND_, Count: 2\n",
      "    Gate Type: $_XOR_, Count: 2\n",
      "  Sub-Modules:\n",
      "    Cell Type: half_adder, Count: 2\n",
      "\n",
      "Module: half_adder\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_AND_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 870.0 100\n",
      "Page size: (957.0000000000001, 792.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18, 18, 18],\n",
      " colWidths=[117.89, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 50.34, 62.57000000000001, 43.68, 50.35, 50.34, 43.68, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    '$_AND_',\n",
      "    'half_adder',\n",
      "    '$_OR_',\n",
      "    '$_XOR_',\n",
      "    '$_AND_',\n",
      "    '$_OR_',\n",
      "    '$_XOR_'],\n",
      "   ['full_adder', 8, 1, 5, 5, 3, 8, 2, 2, 1, 2, 2, 1, 2],\n",
      "   ['full_adder -> half_adder', 4, 0, 4, 4, 2, 4, 1, 0, 0, 1, 1, 0, 1],\n",
      "   ['half_adder', 4, 0, 4, 4, 2, 4, 1, 0, 0, 1, 1, 0, 1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/full_adder/full_adder_resusage_report.pdf\n",
      "Creating preview: generated/full_adder/preview_temp_summary.pdf_full_adder_resusage_report.pdf\n",
      "[np.str_('generated\\\\half_adder\\\\half_adder.v')]\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `generated\\half_adder\\half_adder_script.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: generated\\half_adder\\half_adder.v\n",
      "Parsing Verilog input from `generated\\half_adder\\half_adder.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\half_adder'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\half_adder\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\half_adder\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module half_adder...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module half_adder:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\half_adder..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\half_adder.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\UGHEEW~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "No more expansions possible.\n",
      "<suppressed ~75 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\half_adder' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module half_adder.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\half_adder'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\half_adder..\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\half_adder\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\half_adder\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== half_adder ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_AND_                          1\n",
      "     $_XOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module half_adder...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing JSON backend.\n",
      "\n",
      "4. Printing statistics.\n",
      "\n",
      "=== half_adder ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_AND_                          1\n",
      "     $_XOR_                          1\n",
      "\n",
      "End of script. Logfile hash: 6a57ccbe99\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "Time spent: 2% 13x opt_expr (0 sec), 2% 13x opt_clean (0 sec), ...\n",
      "\n",
      "\n",
      "Analysis for parameter value None:\n",
      "Module: half_adder\n",
      "  Number of wires: 4\n",
      "  Number of wire bits: 4\n",
      "  Number of ports: 4\n",
      "  Number of port bits: 4\n",
      "  Number of cells: 2\n",
      "  Hierarchy depth: 0\n",
      "  Raw Gates:\n",
      "    Gate Type: $_AND_, Count: 1\n",
      "    Gate Type: $_XOR_, Count: 1\n",
      "  Sub-Modules:\n",
      "\n",
      "JSON file found\n",
      "Estimated: 648.0 60\n",
      "Page size: (792.0, 612.0)\n",
      "Spacer(1, 14.4) doesn't have style\n",
      "Table(\n",
      " rowHeights=[27, 18],\n",
      " colWidths=[59.25000000000001, 64.78999999999999, 89.8, 64.22, 54.78, 61.459999999999994, 55.35, 50.34, 50.35, 50.34, 50.35],\n",
      "[['Module',\n",
      "    'wire_count',\n",
      "    'hierarchy_depth',\n",
      "    'port_count',\n",
      "    'port_bits',\n",
      "    'cell_count',\n",
      "    'wire_bits',\n",
      "    '$_AND_',\n",
      "    '$_XOR_',\n",
      "    '$_AND_',\n",
      "    '$_XOR_'],\n",
      "   ['half_adder', 4, 0, 4, 4, 2, 4, 1, 1, 1, 1]]\n",
      ") # end table doesn't have style\n",
      "Saving PDF to generated/half_adder/half_adder_resusage_report.pdf\n",
      "Creating preview: generated/half_adder/preview_temp_summary.pdf_half_adder_resusage_report.pdf\n"
     ]
    }
   ],
   "source": [
    "get_netlists(component_names, subs, analyses)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2f47d4c2-c34c-4d78-84c8-80484e9dcf0a",
   "metadata": {},
   "source": [
    "# Vivado_Script"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 440,
   "id": "39fb5ab5-ef4b-4c86-b0b1-ad531d653706",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['generated\\\\array_multiplier\\\\full_adder\\\\full_adder.v', 'generated\\\\array_multiplier\\\\full_adder\\\\tb__full_adder.v'] ['generated\\\\array_multiplier\\\\full_adder\\\\tb__full_adder.v']\n",
      "['generated\\\\array_multiplier\\\\half_adder\\\\tb__half_adder.v', 'generated\\\\array_multiplier\\\\half_adder\\\\half_adder.v'] ['generated\\\\array_multiplier\\\\half_adder\\\\tb__half_adder.v']\n",
      "['generated\\\\array_multiplier\\\\full_adder\\\\full_adder.v', 'generated\\\\array_multiplier\\\\full_adder\\\\tb__full_adder.v', 'generated\\\\array_multiplier\\\\half_adder\\\\half_adder.v', 'generated\\\\array_multiplier\\\\half_adder\\\\tb__half_adder.v', 'generated\\\\array_multiplier\\\\array_multiplier.v'] []\n",
      "Generating Vivado script for submodule: full_adder\n",
      "['generated\\\\array_multiplier\\\\full_adder\\\\full_adder.v', 'generated\\\\array_multiplier\\\\full_adder\\\\tb__full_adder.v'] ['generated\\\\array_multiplier\\\\full_adder\\\\tb__full_adder.v']\n",
      "Generating Vivado script for testbench: tb__full_adder\n",
      "['generated\\\\array_multiplier\\\\full_adder\\\\full_adder.v']\n"
     ]
    },
    {
     "ename": "IndexError",
     "evalue": "list index out of range",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mIndexError\u001b[0m                                Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[440], line 119\u001b[0m\n\u001b[0;32m    116\u001b[0m             generate_vivado_script(submodule_name, subs\u001b[38;5;241m=\u001b[39msubs, hierarchy_file\u001b[38;5;241m=\u001b[39mhierarchy_file, base_dir\u001b[38;5;241m=\u001b[39mcomponent_dir, src_dir\u001b[38;5;241m=\u001b[39msrc_dir)\n\u001b[0;32m    118\u001b[0m component_name \u001b[38;5;241m=\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124marray_multiplier\u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m--> 119\u001b[0m \u001b[43mgenerate_vivado_script\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcomponent_name\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43msubs\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43;01mTrue\u001b[39;49;00m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[1;32mIn[440], line 116\u001b[0m, in \u001b[0;36mgenerate_vivado_script\u001b[1;34m(component_name, subs, hierarchy_file, base_dir, src_dir)\u001b[0m\n\u001b[0;32m    114\u001b[0m submodule_dir \u001b[38;5;241m=\u001b[39m os\u001b[38;5;241m.\u001b[39mpath\u001b[38;5;241m.\u001b[39mjoin(component_dir, submodule_name)\n\u001b[0;32m    115\u001b[0m \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mGenerating Vivado script for submodule: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00msubmodule_name\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m--> 116\u001b[0m \u001b[43mgenerate_vivado_script\u001b[49m\u001b[43m(\u001b[49m\u001b[43msubmodule_name\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43msubs\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43msubs\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mhierarchy_file\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mhierarchy_file\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mbase_dir\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mcomponent_dir\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43msrc_dir\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43msrc_dir\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[1;32mIn[440], line 83\u001b[0m, in \u001b[0;36mgenerate_vivado_script\u001b[1;34m(component_name, subs, hierarchy_file, base_dir, src_dir)\u001b[0m\n\u001b[0;32m     81\u001b[0m     \u001b[38;5;28mprint\u001b[39m(parts)\n\u001b[0;32m     82\u001b[0m     time\u001b[38;5;241m.\u001b[39msleep(\u001b[38;5;241m5\u001b[39m)\n\u001b[1;32m---> 83\u001b[0m     file \u001b[38;5;241m=\u001b[39m \u001b[43mparts\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;241;43m1\u001b[39;49m\u001b[43m]\u001b[49m\n\u001b[0;32m     84\u001b[0m     tcl_script \u001b[38;5;241m+\u001b[39m\u001b[38;5;241m=\u001b[39m \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124madd_files \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mfile\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m\"\u001b[39m\n\u001b[0;32m     86\u001b[0m \u001b[38;5;66;03m# Set the top module and synthesize the design\u001b[39;00m\n",
      "\u001b[1;31mIndexError\u001b[0m: list index out of range"
     ]
    }
   ],
   "source": [
    "# You have to assume in the terminal or otherwise you'll already be at generated/<component_name>\n",
    "\n",
    "def collect_component_files(component_details, component_dir, sub=False, parameters=None):\n",
    "    component_files = []\n",
    "    \n",
    "    # Add current component file\n",
    "    comp_dir = os.path.join(component_dir, f\"{component_details['component_name']}.v\")\n",
    "    component_files.append(comp_dir)\n",
    "\n",
    "    # Check for submodules and add their files recursively\n",
    "    if \"submodules\" in component_details and component_details[\"submodules\"]:\n",
    "        for submodule_name, submodule_details in component_details[\"submodules\"].items():\n",
    "            submodule_dir = os.path.join(component_dir, submodule_name)\n",
    "\n",
    "            details_filename = os.path.join(submodule_dir, f'{submodule_name}_details.json')\n",
    "            with open(details_filename) as f:\n",
    "                component_details = json.load(f)\n",
    "                \n",
    "            parameters=None\n",
    "            if component_details['parameters']:\n",
    "                parameters = component_details['parameters']\n",
    "                \n",
    "            submodule_files = collect_component_files(submodule_details, submodule_dir, sub=True, parameters=parameters)\n",
    "            component_files.extend(submodule_files)\n",
    "\n",
    "    #print(os.listdir(component_dir))\n",
    "    #time.sleep(1)\n",
    "    tb_files = []\n",
    "    for f in os.listdir(component_dir):\n",
    "        # Check if the filename contains 'tb', the component name, or any parameter name\n",
    "        if parameters:\n",
    "            if ('tb' in f and component_details['component_name'] in f) and f[-2:] == '.v' or any(param['name'] in f for param in parameters):\n",
    "                tb_file_path = os.path.join(component_dir, f)\n",
    "                tb_files.append(tb_file_path)\n",
    "                component_files.append(tb_file_path)\n",
    "        else:\n",
    "            if 'tb' in f and component_details['component_name'] in f and f[-2:] == '.v':\n",
    "                tb_file_path = os.path.join(component_dir, f)\n",
    "                tb_files.append(tb_file_path)\n",
    "                component_files.append(tb_file_path)\n",
    "\n",
    "    component_files = list(set([item for sublist in component_files for item in (sublist if isinstance(sublist, list) else [sublist])]))\n",
    "\n",
    "    print(component_files, tb_files)\n",
    "    time.sleep(1)\n",
    "    \n",
    "    return component_files, tb_files\n",
    "\n",
    "def generate_vivado_script(component_name, subs=False, hierarchy_file=\"hierarchy.json\", base_dir=\"generated\", src_dir=\"src\"):\n",
    "    # Load hierarchy data from JSON\n",
    "    with open(hierarchy_file) as f:\n",
    "        hierarchy = json.load(f)\n",
    "    \n",
    "    component_dir = find_component_directory(component_name, base_dir=base_dir)\n",
    "    if not component_dir:\n",
    "        raise FileNotFoundError(f\"Component directory for {component_name} not found.\")\n",
    "    \n",
    "    # Load component details\n",
    "    details_filename = os.path.join(component_dir, f'{component_name}_details.json')\n",
    "    with open(details_filename) as f:\n",
    "        component_details = json.load(f)\n",
    "\n",
    "    parameters = component_details['parameters']\n",
    "\n",
    "    # Auto-generate the component_files list including submodules\n",
    "    component_files, tb_files = collect_component_files(component_details, component_dir, parameters=parameters)\n",
    "\n",
    "    # Loop through each testbench file and generate a separate TCL script\n",
    "    for tb_file in tb_files:\n",
    "        tb_name = os.path.basename(tb_file).replace(\".v\", \"\")\n",
    "        print(f\"Generating Vivado script for testbench: {tb_name}\")\n",
    "\n",
    "        # Construct the TCL script for Vivado\n",
    "        tcl_script = f\"\"\"\n",
    "    create_project {component_name}_{tb_name}_project -part xc7a35tcsg324-1\n",
    "    \"\"\"\n",
    "    \n",
    "        # Add each component file to the project\n",
    "        for file in component_files:\n",
    "            parts = file.split(f'generated\\\\{component_name}\\\\')\n",
    "            print(parts)\n",
    "            time.sleep(5)\n",
    "            file = parts[1]\n",
    "            tcl_script += f\"add_files {file}\\n\"\n",
    "        \n",
    "        # Set the top module and synthesize the design\n",
    "        tcl_script += f\"\"\"\n",
    "    set_property top {tb_name} [current_fileset]\n",
    "    synth_design -top {tb_name}\n",
    "    launch_runs synth_1\n",
    "    wait_on_run synth_1\n",
    "    open_run synth_1\n",
    "    \"\"\"\n",
    "    \n",
    "        # Add commands to generate schematic, timing, and power reports\n",
    "        tcl_script += f\"\"\"\n",
    "    write_verilog -force -mode synth -file {component_name}_{tb_name}_netlist.v\n",
    "    write_edif -force {component_name}_{tb_name}_netlist.edf\n",
    "    write_checkpoint -force {component_name}_{tb_name}_synth.dcp\n",
    "    report_timing_summary -file {component_name}_{tb_name}_timing_summary.rpt\n",
    "    report_power -file {component_name}_{tb_name}_power_summary.rpt\n",
    "    close_project\n",
    "    \"\"\"\n",
    "    \n",
    "        # Save the TCL script to the directory\n",
    "        script_path = os.path.join(component_dir, f\"{component_name}_{tb_name}_vivado_script.tcl\")\n",
    "        with open(script_path, \"w\") as f:\n",
    "            f.write(tcl_script)\n",
    "        \n",
    "        print(f\"TCL script for {tb_name} generated at {script_path}\")\n",
    "\n",
    "    if subs and \"submodules\" in component_details:\n",
    "        for submodule_name, submodule_details in component_details[\"submodules\"].items():\n",
    "            submodule_dir = os.path.join(component_dir, submodule_name)\n",
    "            print(f\"Generating Vivado script for submodule: {submodule_name}\")\n",
    "            generate_vivado_script(submodule_name, subs=subs, hierarchy_file=hierarchy_file, base_dir=component_dir, src_dir=src_dir)\n",
    "\n",
    "component_name = \"array_multiplier\"\n",
    "generate_vivado_script(component_name, subs=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "8f004b65-1901-43b0-ab95-c25d2a3a308a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\n# Function to run the Vivado Tcl script\\ndef run_vivado():\\n    try:\\n        # Ensure Vivado is available in the system PATH\\n        result = subprocess.run([\\'vivado\\', \\'-mode\\', \\'batch\\', \\'-source\\', \\'vivado_script.tcl\\'], capture_output=True, text=True)\\n        if result.returncode == 0:\\n            print(\"Vivado script executed successfully.\")\\n            print(\"Output:\")\\n            print(result.stdout)\\n        else:\\n            print(\"Vivado script execution failed.\")\\n            print(\"Error:\")\\n            print(result.stderr)\\n    except FileNotFoundError as f:\\n        raise(f)\\n        print(\"Vivado is not installed or not found in the system PATH.\")\\n\\nrun_vivado()\\n'"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "\"\"\"\n",
    "# Function to run the Vivado Tcl script\n",
    "def run_vivado():\n",
    "    try:\n",
    "        # Ensure Vivado is available in the system PATH\n",
    "        result = subprocess.run(['vivado', '-mode', 'batch', '-source', 'vivado_script.tcl'], capture_output=True, text=True)\n",
    "        if result.returncode == 0:\n",
    "            print(\"Vivado script executed successfully.\")\n",
    "            print(\"Output:\")\n",
    "            print(result.stdout)\n",
    "        else:\n",
    "            print(\"Vivado script execution failed.\")\n",
    "            print(\"Error:\")\n",
    "            print(result.stderr)\n",
    "    except FileNotFoundError as f:\n",
    "        raise(f)\n",
    "        print(\"Vivado is not installed or not found in the system PATH.\")\n",
    "\n",
    "run_vivado()\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8225f09d-2ec0-4ea3-83f9-b495180b265d",
   "metadata": {},
   "source": [
    "# Timing_Analysis"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 338,
   "id": "2b441c94-2305-4b44-bf7b-34584a23d309",
   "metadata": {},
   "outputs": [],
   "source": [
    "def parse_timer_settings(lines):\n",
    "    settings = {}\n",
    "    capture = False\n",
    "    for line in lines:\n",
    "        if '| Timer Settings' in line:\n",
    "            capture = True\n",
    "        elif '------------------------------------------------------------------------------------------------' in line:\n",
    "            if capture:\n",
    "                break\n",
    "        elif capture:\n",
    "            if ':' in line:\n",
    "                key, value = line.split(':', 1)\n",
    "                settings[key.strip()] = value.strip()\n",
    "    return settings\n",
    "\n",
    "def parse_timing_summary(lines):\n",
    "    summary = {}\n",
    "    capture = False\n",
    "    for line in lines:\n",
    "        if '| Design Timing Summary' in line:\n",
    "            capture = True\n",
    "        elif '------------------------------------------------------------------------------------------------' in line:\n",
    "            if capture:\n",
    "                break\n",
    "        elif capture:\n",
    "            parts = line.split()\n",
    "            if len(parts) == 12:\n",
    "                summary['WNS(ns)'] = parts[0]\n",
    "                summary['TNS(ns)'] = parts[1]\n",
    "                summary['TNS Failing Endpoints'] = parts[2]\n",
    "                summary['TNS Total Endpoints'] = parts[3]\n",
    "                summary['WHS(ns)'] = parts[4]\n",
    "                summary['THS(ns)'] = parts[5]\n",
    "                summary['THS Failing Endpoints'] = parts[6]\n",
    "                summary['THS Total Endpoints'] = parts[7]\n",
    "                summary['WPWS(ns)'] = parts[8]\n",
    "                summary['TPWS(ns)'] = parts[9]\n",
    "                summary['TPWS Failing Endpoints'] = parts[10]\n",
    "                summary['TPWS Total Endpoints'] = parts[11]\n",
    "                break\n",
    "    return summary\n",
    "\n",
    "def parse_check_timing_report(lines):\n",
    "    report = {}\n",
    "    capture = False\n",
    "    section = None\n",
    "    for line in lines:\n",
    "        if 'checking' in line:\n",
    "            section = line.strip()\n",
    "            report[section] = []\n",
    "            capture = True\n",
    "        elif '------------------------' in line:\n",
    "            capture = False\n",
    "        elif capture:\n",
    "            report[section].append(line.strip())\n",
    "    return report\n",
    "\n",
    "def parse_clock_summary(lines):\n",
    "    clock_summary = []\n",
    "    capture = False\n",
    "    for line in lines:\n",
    "        if '| Intra Clock Table' in line:\n",
    "            capture = True\n",
    "        elif '| Inter Clock Table' in line or '| Other Path Groups Table' in line:\n",
    "            capture = False\n",
    "        elif capture:\n",
    "            parts = line.split()\n",
    "            if len(parts) == 13 and parts[0] != 'Clock':\n",
    "                clock_summary.append({\n",
    "                    'Clock': parts[0],\n",
    "                    'WNS(ns)': parts[1],\n",
    "                    'TNS(ns)': parts[2],\n",
    "                    'TNS Failing Endpoints': parts[3],\n",
    "                    'TNS Total Endpoints': parts[4],\n",
    "                    'WHS(ns)': parts[5],\n",
    "                    'THS(ns)': parts[6],\n",
    "                    'THS Failing Endpoints': parts[7],\n",
    "                    'THS Total Endpoints': parts[8],\n",
    "                    'WPWS(ns)': parts[9],\n",
    "                    'TPWS(ns)': parts[10],\n",
    "                    'TPWS Failing Endpoints': parts[11],\n",
    "                    'TPWS Total Endpoints': parts[12]\n",
    "                })\n",
    "    return clock_summary\n",
    "\n",
    "def parse_inter_clock_table(lines):\n",
    "    inter_clock_table = []\n",
    "    capture = False\n",
    "    for line in lines:\n",
    "        if '| Inter Clock Table' in line:\n",
    "            capture = True\n",
    "        elif '| Other Path Groups Table' in line:\n",
    "            capture = False\n",
    "        elif capture:\n",
    "            parts = line.split()\n",
    "            if len(parts) == 10 and parts[0] != 'From Clock':\n",
    "                inter_clock_table.append({\n",
    "                    'From Clock': parts[0],\n",
    "                    'To Clock': parts[1],\n",
    "                    'WNS(ns)': parts[2],\n",
    "                    'TNS(ns)': parts[3],\n",
    "                    'TNS Failing Endpoints': parts[4],\n",
    "                    'TNS Total Endpoints': parts[5],\n",
    "                    'WHS(ns)': parts[6],\n",
    "                    'THS(ns)': parts[7],\n",
    "                    'THS Failing Endpoints': parts[8],\n",
    "                    'THS Total Endpoints': parts[9]\n",
    "                })\n",
    "    return inter_clock_table\n",
    "\n",
    "def parse_other_path_groups_table(lines):\n",
    "    other_path_groups_table = []\n",
    "    capture = False\n",
    "    for line in lines:\n",
    "        if '| Other Path Groups Table' in line:\n",
    "            capture = True\n",
    "        elif '| Timing Details' in line:\n",
    "            capture = False\n",
    "        elif capture:\n",
    "            parts = line.split()\n",
    "            if len(parts) == 11 and parts[0] != 'Path Group':\n",
    "                other_path_groups_table.append({\n",
    "                    'Path Group': parts[0],\n",
    "                    'From Clock': parts[1],\n",
    "                    'To Clock': parts[2],\n",
    "                    'WNS(ns)': parts[3],\n",
    "                    'TNS(ns)': parts[4],\n",
    "                    'TNS Failing Endpoints': parts[5],\n",
    "                    'TNS Total Endpoints': parts[6],\n",
    "                    'WHS(ns)': parts[7],\n",
    "                    'THS(ns)': parts[8],\n",
    "                    'THS Failing Endpoints': parts[9],\n",
    "                    'THS Total Endpoints': parts[10]\n",
    "                })\n",
    "    return other_path_groups_table\n",
    "\n",
    "def parse_timing_report(component_name, base_dir='generated'):\n",
    "    component_dir = find_component_directory(component_name, base_dir=base_dir)\n",
    "    if not component_dir:\n",
    "        raise FileNotFoundError(f\"Component directory for {component_name} not found.\")\n",
    "        \n",
    "    file_path = os.path.join(component_dir, f\"{component_name}_timing_summary.rpt\")\n",
    "    with open(file_path, 'r') as file:\n",
    "        lines = file.readlines()\n",
    "    \n",
    "    timer_settings = parse_timer_settings(lines)\n",
    "    timing_summary = parse_timing_summary(lines)\n",
    "    check_timing_report = parse_check_timing_report(lines)\n",
    "    clock_summary = parse_clock_summary(lines)\n",
    "    inter_clock_table = parse_inter_clock_table(lines)\n",
    "    other_path_groups_table = parse_other_path_groups_table(lines)\n",
    "    \n",
    "    return {\n",
    "        'Timer Settings': timer_settings,\n",
    "        'Timing Summary': timing_summary,\n",
    "        'Check Timing Report': check_timing_report,\n",
    "        'Clock Summary': clock_summary,\n",
    "        'Inter Clock Table': inter_clock_table,\n",
    "        'Other Path Groups Table': other_path_groups_table\n",
    "    }"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 340,
   "id": "873be640-bb10-4028-92f0-27d6b1b59584",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'Check Timing Report': {'1. checking no_clock (0)': [],\n",
      "                         '10. checking partial_input_delay (0)': [],\n",
      "                         '11. checking partial_output_delay (0)': [],\n",
      "                         '12. checking latch_loops (0)': [],\n",
      "                         '2. checking constant_clock (0)': [],\n",
      "                         '3. checking pulse_width_clock (0)': [],\n",
      "                         '4. checking unconstrained_internal_endpoints (0)': [],\n",
      "                         '5. checking no_input_delay (0)': [],\n",
      "                         '6. checking no_output_delay (0)': [],\n",
      "                         '7. checking multiple_clock (0)': [],\n",
      "                         '8. checking generated_clocks (0)': [],\n",
      "                         '9. checking loops (0)': ['---------------------',\n",
      "                                                   'There are 0 combinational '\n",
      "                                                   'loops in the design.',\n",
      "                                                   '',\n",
      "                                                   '']},\n",
      " 'Clock Summary': [{'Clock': '-----',\n",
      "                    'THS Failing Endpoints': '---------------------',\n",
      "                    'THS Total Endpoints': '-------------------',\n",
      "                    'THS(ns)': '-------',\n",
      "                    'TNS Failing Endpoints': '---------------------',\n",
      "                    'TNS Total Endpoints': '-------------------',\n",
      "                    'TNS(ns)': '-------',\n",
      "                    'TPWS Failing Endpoints': '----------------------',\n",
      "                    'TPWS Total Endpoints': '--------------------',\n",
      "                    'TPWS(ns)': '--------',\n",
      "                    'WHS(ns)': '-------',\n",
      "                    'WNS(ns)': '-------',\n",
      "                    'WPWS(ns)': '--------'}],\n",
      " 'Inter Clock Table': [{'From Clock': '----------',\n",
      "                        'THS Failing Endpoints': '---------------------',\n",
      "                        'THS Total Endpoints': '-------------------',\n",
      "                        'THS(ns)': '-------',\n",
      "                        'TNS Failing Endpoints': '---------------------',\n",
      "                        'TNS Total Endpoints': '-------------------',\n",
      "                        'TNS(ns)': '-------',\n",
      "                        'To Clock': '--------',\n",
      "                        'WHS(ns)': '-------',\n",
      "                        'WNS(ns)': '-------'}],\n",
      " 'Other Path Groups Table': [{'From Clock': '----------',\n",
      "                              'Path Group': '----------',\n",
      "                              'THS Failing Endpoints': '---------------------',\n",
      "                              'THS Total Endpoints': '-------------------',\n",
      "                              'THS(ns)': '-------',\n",
      "                              'TNS Failing Endpoints': '---------------------',\n",
      "                              'TNS Total Endpoints': '-------------------',\n",
      "                              'TNS(ns)': '-------',\n",
      "                              'To Clock': '--------',\n",
      "                              'WHS(ns)': '-------',\n",
      "                              'WNS(ns)': '-------'}],\n",
      " 'Timer Settings': {},\n",
      " 'Timing Summary': {}}\n"
     ]
    }
   ],
   "source": [
    "timing_data = parse_timing_report('array_multiplier')\n",
    "pprint(timing_data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "id": "a28774ac-4532-4e00-af86-5ab6f8f862e5",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Timer Settings:\n",
      "{}\n",
      "\n",
      "Timing Summary:\n",
      "{}\n",
      "\n",
      "Clock Summary:\n",
      "[{'Clock': '-----',\n",
      "  'WNS(ns)': '-------',\n",
      "  'TNS(ns)': '-------',\n",
      "  'TNS Failing Endpoints': '---------------------',\n",
      "  'TNS Total Endpoints': '-------------------',\n",
      "  'WHS(ns)': '-------',\n",
      "  'THS(ns)': '-------',\n",
      "  'THS Failing Endpoints': '---------------------',\n",
      "  'THS Total Endpoints': '-------------------',\n",
      "  'WPWS(ns)': '--------',\n",
      "  'TPWS(ns)': '--------',\n",
      "  'TPWS Failing Endpoints': '----------------------',\n",
      "  'TPWS Total Endpoints': '--------------------'}]\n",
      "\n",
      "Inter Clock Table:\n",
      "[{'From Clock': '----------',\n",
      "  'To Clock': '--------',\n",
      "  'WNS(ns)': '-------',\n",
      "  'TNS(ns)': '-------',\n",
      "  'TNS Failing Endpoints': '---------------------',\n",
      "  'TNS Total Endpoints': '-------------------',\n",
      "  'WHS(ns)': '-------',\n",
      "  'THS(ns)': '-------',\n",
      "  'THS Failing Endpoints': '---------------------',\n",
      "  'THS Total Endpoints': '-------------------'}]\n",
      "\n",
      "Other Path Groups Table:\n",
      "[{'Path Group': '----------',\n",
      "  'From Clock': '----------',\n",
      "  'To Clock': '--------',\n",
      "  'WNS(ns)': '-------',\n",
      "  'TNS(ns)': '-------',\n",
      "  'TNS Failing Endpoints': '---------------------',\n",
      "  'TNS Total Endpoints': '-------------------',\n",
      "  'WHS(ns)': '-------',\n",
      "  'THS(ns)': '-------',\n",
      "  'THS Failing Endpoints': '---------------------',\n",
      "  'THS Total Endpoints': '-------------------'}]\n"
     ]
    }
   ],
   "source": [
    "def save_to_json(data, filename='timing_data.json'):\n",
    "    with open(filename, 'w') as json_file:\n",
    "        json.dump(data, json_file, indent=4)\n",
    "\n",
    "save_to_json(timing_data)\n",
    "\n",
    "timer_settings = timing_data['Timer Settings']\n",
    "timing_summary = timing_data['Timing Summary']\n",
    "clock_summary = timing_data['Clock Summary']\n",
    "inter_clock_table = timing_data['Inter Clock Table']\n",
    "other_path_groups_table = timing_data['Other Path Groups Table']\n",
    "\n",
    "print(\"Timer Settings:\")\n",
    "pprint.pp(timer_settings)\n",
    "\n",
    "print(\"\\nTiming Summary:\")\n",
    "pprint.pp(timing_summary)\n",
    "\n",
    "print(\"\\nClock Summary:\")\n",
    "pprint.pp(clock_summary)\n",
    "\n",
    "print(\"\\nInter Clock Table:\")\n",
    "pprint.pp(inter_clock_table)\n",
    "\n",
    "print(\"\\nOther Path Groups Table:\")\n",
    "pprint.pp(other_path_groups_table)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "id": "769fabe7-d846-41db-b11e-caf4c9fa09a1",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAjcAAAHHCAYAAABDUnkqAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjkuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy80BEi2AAAACXBIWXMAAA9hAAAPYQGoP6dpAAAuP0lEQVR4nO3de1xVZaL/8e8G5FIKyEW2BEqlo2amJoF0OTrKiN0tTWXMW46e8lZqpZbJzDhFWZZWplOvGsfEvM3UaTxmY2rlJHnBSk1xrKNoGnhBNuUFEJ7fH/3Y0w5ELDaXx8/79dovZe1nrfWslcqntdfeOIwxRgAAAJbwqesJAAAA1CTiBgAAWIW4AQAAViFuAACAVYgbAABgFeIGAABYhbgBAABWIW4AAIBViBsAAGAV4ga4CAwbNkxxcXE1us3u3bure/fuNbpNAKgJxA3QQDkcjmo9Pvzww7qeao0rLi7WnDlz1LlzZwUHBys0NFTt27fXqFGjlJ2dXdfTA1DHHPxsKaBhWrRokcfXCxcu1Jo1a/Tmm296LP/Nb36jsLAwlZWVKSAgoMb2X1xcLEny9/evsW1W1+2336733ntPqampSkpKUklJibKzs7Vy5UrNmDFDw4YNq/U5Aag/iBvAEmPHjtXcuXNl+1/pLVu2KCEhQU8++aQee+wxj+dKS0tVUFCg8PDwOppd3Th58qQuvfTSup4GUG/wshRwEfjpPTf79++Xw+HQc889p7lz5+qKK67QJZdcol69eungwYMyxmjGjBmKiYlRUFCQ7rzzTuXn53ts86f33Hz44YdyOBxatmyZnnzyScXExCgwMFA9e/bUV199VWFO5fsNCgpSQkKCNmzYUK37eL7++mtJ0g033FDhOV9fX4+wOde9Rr///e/lcDg8ljkcDo0dO1bLly/XVVddpaCgICUlJWnHjh2SpD//+c9q1aqVAgMD1b17d+3fv7/C+bj66qu1fft2devWTZdccolatWqlFStWSJI++ugjJSYmKigoSG3atNEHH3zgsX5OTo5Gjx6tNm3aKCgoSOHh4brnnnsq7GfBggVyOBz66KOPNHr0aDVr1kwxMTFav369HA6H3n777QrHu3jxYjkcDmVmZlZ+UgHL+NX1BADUnYyMDBUXF2vcuHHKz8/XzJkz1b9/f/Xo0UMffvihJk+erK+++kovvfSSHn74Yb3xxhvn3ebTTz8tHx8fPfzww3K5XJo5c6YGDRqkTZs2ucfMmzdPY8eO1U033aQJEyZo//796tOnj5o2baqYmJgqt9+yZUv33G+44Qb5+dXcP2MbNmzQu+++qzFjxkiS0tPTddttt+nRRx/VK6+8otGjR+vEiROaOXOm7rvvPq1bt85j/RMnTui2227TwIEDdc8992jevHkaOHCgMjIy9NBDD+n+++/Xb3/7Wz377LPq16+fDh48qCZNmkj64YrUxo0bNXDgQMXExGj//v2aN2+eunfvrl27dumSSy7x2Nfo0aMVGRmp6dOn6+TJk+revbtiY2OVkZGhu+66y2NsRkaGrrzySiUlJdXYuQLqNQPACmPGjDHn+is9dOhQ07JlS/fX+/btM5JMZGSkKSgocC+fOnWqkWQ6duxoSkpK3MtTU1ONv7+/OXPmjHtZt27dTLdu3dxfr1+/3kgy7dq1M0VFRe7lc+bMMZLMjh07jDHGFBUVmfDwcHPdddd57GPBggVGksc2K1NWVma6detmJJmoqCiTmppq5s6da3Jycs573OXS0tIqnCtJJiAgwOzbt8+97M9//rORZJxOpyksLKxwnn48tnxOixcvdi/Lzs42koyPj4/59NNP3cvff/99I8n85S9/cS87depUhXlmZmYaSWbhwoXuZX/5y1+MJHPjjTeas2fPeoyfOnWqCQgI8PhveuTIEePn52fS0tIqbB+wFS9LARexe+65RyEhIe6vExMTJUn33nuvxxWRxMREFRcX69ChQ+fd5vDhwz1uMr7pppskSf/3f/8nSdq6dauOHz+ukSNHeuxj0KBBatq06Xm373A49P777+tPf/qTmjZtqrfeektjxoxRy5YtNWDAABUUFJx3G+fSs2dPj5exys9H37593VdYfry8/JjKNW7cWAMHDnR/3aZNG4WGhqpdu3budc61flBQkPv3JSUlOn78uFq1aqXQ0FBt27atwlxHjhwpX19fj2VDhgxRUVGR+6UwSVq6dKnOnj2re++99/wnALAEcQNcxFq0aOHxdXnoxMbGVrr8xIkTF7zN8mApXzcnJ0eS1KpVK49xfn5+1f4snoCAAD3++OPavXu3Dh8+rLfeektdu3bVsmXLNHbs2Gptozpzv9DzERMTU+FenpCQkGqtf/r0aU2fPl2xsbEKCAhQRESEIiMjVVBQIJfLVWGul19+eYVlbdu21XXXXaeMjAz3soyMDHXt2rXC+QZsRtwAF7Gf/p//+ZabarwT65es+3M0b95cAwcO1Mcff6zWrVtr2bJlOnv2rCRVCI1ypaWllS7/pefjl6w/btw4Pfnkk+rfv7+WLVumf/7zn1qzZo3Cw8NVVlZWYd0fX+n5sSFDhuijjz7SN998o6+//lqffvopV21w0eGGYgC1qvyG4K+++kq//vWv3cvPnj2r/fv365prrvlZ223UqJGuueYa7d27V8eOHZPT6VTTpk0rfZmq/OpRfbJixQoNHTpUs2bNci87c+bMBb/MNnDgQE2cOFFvvfWWTp8+rUaNGmnAgAE1PFugfuPKDYBaFR8fr/DwcL322mvuKyzSDy+fVOdlr7179+rAgQMVlhcUFCgzM1NNmzZVZGSkJOnKK6+Uy+XS9u3b3eO+/fbbSt8uXdd8fX0rXAl66aWXznmV6VwiIiJ08803a9GiRcrIyFDv3r0VERFRk1MF6j2u3ACoVf7+/vr973+vcePGqUePHurfv7/279+vBQsW6MorrzznS0nlvvjiC/32t7/VzTffrJtuuklhYWE6dOiQ/vrXv+rw4cOaPXu2+2WggQMHavLkybrrrrs0fvx4nTp1SvPmzdOvfvWrSm/SrUu33Xab3nzzTYWEhOiqq65SZmamPvjgg5/1gYRDhgxRv379JEkzZsyo6akC9R5xA6DWjR07VsYYzZo1Sw8//LA6duyod999V+PHj1dgYGCV6/7Xf/2XZsyYoffee0/PP/+8jh49qiZNmqhz58565pln1LdvX/fY8PBwvf3225o4caIeffRRXX755UpPT9fevXvrXdzMmTNHvr6+ysjI0JkzZ3TDDTfogw8+UEpKygVv6/bbb1fTpk1VVlamO+64wwuzBeo3fvwCgHqhrKxMkZGRuvvuu/Xaa6/V9XQatLNnzyo6Olq33367Xn/99bqeDlDruOcGQK07c+ZMhftLFi5cqPz8/PP++AWc3zvvvKOjR49qyJAhdT0VoE5w5QZArfvwww81YcIE3XPPPQoPD9e2bdv0+uuvq127dsrKyqqTnzRug02bNmn79u2aMWOGIiIi6t1Lb0Bt4Z4bALUuLi5OsbGxevHFF5Wfn6+wsDANGTJETz/9NGHzC8ybN0+LFi1Sp06dtGDBgrqeDlBnuHIDAACswj03AADAKsQNAACwykV5z01ZWZkOHz6sJk2anPcDwwAAQP1gjNF3332n6Oho+fic+/rMRRk3hw8frvBTegEAQMNw8OBBxcTEnPP5izJumjRpIumHkxMcHFzHswEAANVRWFio2NhY9/fxc7ko46b8pajg4GDiBgCABuZ8t5RwQzEAALAKcQMAAKxC3AAAAKsQNwAAwCrEDQAAsApxAwAArELcAAAAqxA3AADAKsQNAACwCnEDAACsQtwAAACrEDcAAMAqxA0AALAKcQMAAKxC3AAAAKsQNwAAwCrEDQAAsApxAwAArELcAAAAqxA3AADAKsQNAACwCnEDAACsQtwAAACrEDcAAMAqxA0AALAKcQMAAKxC3AAAAKsQNwAAwCrEDQAAsApxAwAArELcAAAAqxA3AADAKsQNAACwCnEDAACsQtwAAACrEDcAAMAqxA0AALAKcQMAAKxC3AAAAKsQNwAAwCrEDQAAsApxAwAArELcAAAAq9RK3MydO1dxcXEKDAxUYmKiNm/eXOX45cuXq23btgoMDFSHDh20atWqc469//775XA4NHv27BqeNQAAaIi8HjdLly7VxIkTlZaWpm3btqljx45KSUnRkSNHKh2/ceNGpaamasSIEfrss8/Up08f9enTRzt37qww9u2339ann36q6Ohobx8GAABoILweN88//7xGjhyp4cOH66qrrtL8+fN1ySWX6I033qh0/Jw5c9S7d2898sgjateunWbMmKFrr71WL7/8sse4Q4cOady4ccrIyFCjRo28fRgAAKCB8GrcFBcXKysrS8nJyf/ZoY+PkpOTlZmZWek6mZmZHuMlKSUlxWN8WVmZBg8erEceeUTt27f3zuQBAECD5OfNjR87dkylpaWKioryWB4VFaXs7OxK18nNza10fG5urvvrZ555Rn5+fho/fny15lFUVKSioiL314WFhdU9BAAA0MA0uHdLZWVlac6cOVqwYIEcDke11klPT1dISIj7ERsb6+VZAgCAuuLVuImIiJCvr6/y8vI8lufl5cnpdFa6jtPprHL8hg0bdOTIEbVo0UJ+fn7y8/NTTk6OJk2apLi4uEq3OXXqVLlcLvfj4MGDv/zgAABAveTVuPH391eXLl20du1a97KysjKtXbtWSUlJla6TlJTkMV6S1qxZ4x4/ePBgbd++XZ9//rn7ER0drUceeUTvv/9+pdsMCAhQcHCwxwMAANjJq/fcSNLEiRM1dOhQxcfHKyEhQbNnz9bJkyc1fPhwSdKQIUN02WWXKT09XZL04IMPqlu3bpo1a5ZuvfVWLVmyRFu3btWrr74qSQoPD1d4eLjHPho1aiSn06k2bdp4+3AAAEA95/W4GTBggI4eParp06crNzdXnTp10urVq903DR84cEA+Pv+5gHT99ddr8eLFmjZtmh577DG1bt1a77zzjq6++mpvTxUAAFjAYYwxdT2J2lZYWKiQkBC5XC5eogIAoIGo7vfvBvduKQAAgKoQNwAAwCrEDQAAsApxAwAArELcAAAAqxA3AADAKsQNAACwCnEDAACsQtwAAACrEDcAAMAqxA0AALAKcQMAAKxC3AAAAKsQNwAAwCrEDQAAsApxAwAArELcAAAAqxA3AADAKsQNAACwCnEDAACsQtwAAACrEDcAAMAqxA0AALAKcQMAAKxC3AAAAKsQNwAAwCrEDQAAsApxAwAArELcAAAAqxA3AADAKsQNAACwCnEDAACsQtwAAACrEDcAAMAqxA0AALAKcQMAAKxC3AAAAKsQNwAAwCrEDQAAsApxAwAArELcAAAAqxA3AADAKsQNAACwCnEDAACsQtwAAACrEDcAAMAqxA0AALAKcQMAAKxC3AAAAKsQNwAAwCrEDQAAsApxAwAArELcAAAAqxA3AADAKsQNAACwCnEDAACsUitxM3fuXMXFxSkwMFCJiYnavHlzleOXL1+utm3bKjAwUB06dNCqVavcz5WUlGjy5Mnq0KGDLr30UkVHR2vIkCE6fPiwtw8DAAA0AF6Pm6VLl2rixIlKS0vTtm3b1LFjR6WkpOjIkSOVjt+4caNSU1M1YsQIffbZZ+rTp4/69OmjnTt3SpJOnTqlbdu26YknntC2bdv097//XXv27NEdd9zh7UMBAAANgMMYY7y5g8TERF133XV6+eWXJUllZWWKjY3VuHHjNGXKlArjBwwYoJMnT2rlypXuZV27dlWnTp00f/78SvexZcsWJSQkKCcnRy1atDjvnAoLCxUSEiKXy6Xg4OCfeWQAAKA2Vff7t1ev3BQXFysrK0vJycn/2aGPj5KTk5WZmVnpOpmZmR7jJSklJeWc4yXJ5XLJ4XAoNDS0RuYNAAAaLj9vbvzYsWMqLS1VVFSUx/KoqChlZ2dXuk5ubm6l43Nzcysdf+bMGU2ePFmpqannrLiioiIVFRW5vy4sLLyQwwAAAA1Ig363VElJifr37y9jjObNm3fOcenp6QoJCXE/YmNja3GWAACgNnk1biIiIuTr66u8vDyP5Xl5eXI6nZWu43Q6qzW+PGxycnK0Zs2aKl97mzp1qlwul/tx8ODBn3lEAACgvvNq3Pj7+6tLly5au3ate1lZWZnWrl2rpKSkStdJSkryGC9Ja9as8RhfHjZ79+7VBx98oPDw8CrnERAQoODgYI8HAACwk1fvuZGkiRMnaujQoYqPj1dCQoJmz56tkydPavjw4ZKkIUOG6LLLLlN6erok6cEHH1S3bt00a9Ys3XrrrVqyZIm2bt2qV199VdIPYdOvXz9t27ZNK1euVGlpqft+nLCwMPn7+3v7kAAAQD3m9bgZMGCAjh49qunTpys3N1edOnXS6tWr3TcNHzhwQD4+/7mAdP3112vx4sWaNm2aHnvsMbVu3VrvvPOOrr76aknSoUOH9O6770qSOnXq5LGv9evXq3v37t4+JAAAUI95/XNu6iM+5wYAgIanXnzODQAAQG0jbgAAgFWIGwAAYBXiBgAAWIW4AQAAViFuAACAVYgbAABgFeIGAABYhbgBAABWIW4AAIBViBsAAGAV4gYAAFiFuAEAAFYhbgAAgFWIGwAAYBXiBgAAWIW4AQAAViFuAACAVYgbAABgFeIGAABYhbgBAABWIW4AAIBViBsAAGAV4gYAAFiFuAEAAFYhbgAAgFWIGwAAYBXiBgAAWIW4AQAAViFuAACAVYgbAABgFeIGAABYhbgBAABWIW4AAIBViBsAAGAV4gYAAFiFuAEAAFYhbgAAgFWIGwAAYBXiBgAAWIW4AQAAViFuAACAVYgbAABgFeIGAABYhbgBAABWIW4AAIBViBsAAGAV4gYAAFiFuAEAAFYhbgAAgFWIGwAAYBXiBgAAWIW4AQAAViFuAACAVYgbAABgFeIGAABYhbgBAABWqZW4mTt3ruLi4hQYGKjExERt3ry5yvHLly9X27ZtFRgYqA4dOmjVqlUezxtjNH36dDVv3lxBQUFKTk7W3r17vXkIAACggfB63CxdulQTJ05UWlqatm3bpo4dOyolJUVHjhypdPzGjRuVmpqqESNG6LPPPlOfPn3Up08f7dy50z1m5syZevHFFzV//nxt2rRJl156qVJSUnTmzBlvHw4AAKjnHMYY480dJCYm6rrrrtPLL78sSSorK1NsbKzGjRunKVOmVBg/YMAAnTx5UitXrnQv69q1qzp16qT58+fLGKPo6GhNmjRJDz/8sCTJ5XIpKipKCxYs0MCBA887p8LCQoWEhMjlcik4OLiGjhQAAHhTdb9/e/XKTXFxsbKyspScnPyfHfr4KDk5WZmZmZWuk5mZ6TFeklJSUtzj9+3bp9zcXI8xISEhSkxMPOc2i4qKVFhY6PEAAAB28mrcHDt2TKWlpYqKivJYHhUVpdzc3ErXyc3NrXJ8+a8Xss309HSFhIS4H7GxsT/reAAAQP13UbxbaurUqXK5XO7HwYMH63pKAADAS7waNxEREfL19VVeXp7H8ry8PDmdzkrXcTqdVY4v//VCthkQEKDg4GCPBwAAsJNX48bf319dunTR2rVr3cvKysq0du1aJSUlVbpOUlKSx3hJWrNmjXv85ZdfLqfT6TGmsLBQmzZtOuc2AQDAxcPP2zuYOHGihg4dqvj4eCUkJGj27Nk6efKkhg8fLkkaMmSILrvsMqWnp0uSHnzwQXXr1k2zZs3SrbfeqiVLlmjr1q169dVXJUkOh0MPPfSQ/vSnP6l169a6/PLL9cQTTyg6Olp9+vTx9uEAAIB6zutxM2DAAB09elTTp09Xbm6uOnXqpNWrV7tvCD5w4IB8fP5zAen666/X4sWLNW3aND322GNq3bq13nnnHV199dXuMY8++qhOnjypUaNGqaCgQDfeeKNWr16twMBAbx8OAACo57z+OTf1EZ9zAwBAw1MvPucGAACgthE3AADAKsQNAACwCnEDAACsQtwAAACrEDcAAMAqxA0AALAKcQMAAKxC3AAAAKsQNwAAwCrEDQAAsApxAwAArELcAAAAqxA3AADAKsQNAACwCnEDAACsQtwAAACrEDcAAMAqxA0AALAKcQMAAKxC3AAAAKsQNwAAwCrEDQAAsApxAwAArELcAAAAqxA3AADAKsQNAACwCnEDAACsQtwAAACrEDcAAMAqxA0AALAKcQMAAKxC3AAAAKsQNwAAwCrEDQAAsApxAwAArELcAAAAqxA3AADAKsQNAACwCnEDAACsQtwAAACrEDcAAMAqxA0AALAKcQMAAKxC3AAAAKsQNwAAwCrEDQAAsApxAwAArELcAAAAqxA3AADAKsQNAACwCnEDAACsQtwAAACrEDcAAMAqxA0AALAKcQMAAKzitbjJz8/XoEGDFBwcrNDQUI0YMULff/99leucOXNGY8aMUXh4uBo3bqy+ffsqLy/P/fwXX3yh1NRUxcbGKigoSO3atdOcOXO8dQgAAKAB8lrcDBo0SF9++aXWrFmjlStX6uOPP9aoUaOqXGfChAn6xz/+oeXLl+ujjz7S4cOHdffdd7ufz8rKUrNmzbRo0SJ9+eWXevzxxzV16lS9/PLL3joMAADQwDiMMaamN7p7925dddVV2rJli+Lj4yVJq1ev1i233KJvvvlG0dHRFdZxuVyKjIzU4sWL1a9fP0lSdna22rVrp8zMTHXt2rXSfY0ZM0a7d+/WunXrqj2/wsJChYSEyOVyKTg4+GccIQAAqG3V/f7tlSs3mZmZCg0NdYeNJCUnJ8vHx0ebNm2qdJ2srCyVlJQoOTnZvaxt27Zq0aKFMjMzz7kvl8ulsLCwKudTVFSkwsJCjwcAALCTV+ImNzdXzZo181jm5+ensLAw5ebmnnMdf39/hYaGeiyPioo65zobN27U0qVLz/tyV3p6ukJCQtyP2NjY6h8MAABoUC4obqZMmSKHw1HlIzs721tz9bBz507deeedSktLU69evaocO3XqVLlcLvfj4MGDtTJHAABQ+/wuZPCkSZM0bNiwKsdcccUVcjqdOnLkiMfys2fPKj8/X06ns9L1nE6niouLVVBQ4HH1Ji8vr8I6u3btUs+ePTVq1ChNmzbtvPMOCAhQQEDAeccBAICG74LiJjIyUpGRkecdl5SUpIKCAmVlZalLly6SpHXr1qmsrEyJiYmVrtOlSxc1atRIa9euVd++fSVJe/bs0YEDB5SUlOQe9+WXX6pHjx4aOnSonnzyyQuZPgAAuAh45d1SknTzzTcrLy9P8+fPV0lJiYYPH674+HgtXrxYknTo0CH17NlTCxcuVEJCgiTpgQce0KpVq7RgwQIFBwdr3Lhxkn64t0b64aWoHj16KCUlRc8++6x7X76+vtWKrnK8WwoAgIanut+/L+jKzYXIyMjQ2LFj1bNnT/n4+Khv37568cUX3c+XlJRoz549OnXqlHvZCy+84B5bVFSklJQUvfLKK+7nV6xYoaNHj2rRokVatGiRe3nLli21f/9+bx0KAABoQLx25aY+48oNAAANT51+zg0AAEBdIW4AAIBViBsAAGAV4gYAAFiFuAEAAFYhbgAAgFWIGwAAYBXiBgAAWIW4AQAAViFuAACAVYgbAABgFeIGAABYhbgBAABWIW4AAIBViBsAAGAV4gYAAFiFuAEAAFYhbgAAgFWIGwAAYBXiBgAAWIW4AQAAViFuAACAVYgbAABgFeIGAABYhbgBAABWIW4AAIBViBsAAGAV4gYAAFiFuAEAAFYhbgAAgFWIGwAAYBXiBgAAWIW4AQAAViFuAACAVYgbAABgFeIGAABYhbgBAABWIW4AAIBViBsAAGAV4gYAAFiFuAEAAFYhbgAAgFWIGwAAYBXiBgAAWIW4AQAAViFuAACAVYgbAABgFeIGAABYhbgBAABWIW4AAIBViBsAAGAV4gYAAFiFuAEAAFYhbgAAgFWIGwAAYBXiBgAAWMVrcZOfn69BgwYpODhYoaGhGjFihL7//vsq1zlz5ozGjBmj8PBwNW7cWH379lVeXl6lY48fP66YmBg5HA4VFBR44QgAAEBD5LW4GTRokL788kutWbNGK1eu1Mcff6xRo0ZVuc6ECRP0j3/8Q8uXL9dHH32kw4cP6+6776507IgRI3TNNdd4Y+oAAKABcxhjTE1vdPfu3brqqqu0ZcsWxcfHS5JWr16tW265Rd98842io6MrrONyuRQZGanFixerX79+kqTs7Gy1a9dOmZmZ6tq1q3vsvHnztHTpUk2fPl09e/bUiRMnFBoaWu35FRYWKiQkRC6XS8HBwb/sYAEAQK2o7vdvr1y5yczMVGhoqDtsJCk5OVk+Pj7atGlTpetkZWWppKREycnJ7mVt27ZVixYtlJmZ6V62a9cu/fGPf9TChQvl41O96RcVFamwsNDjAQAA7OSVuMnNzVWzZs08lvn5+SksLEy5ubnnXMff37/CFZioqCj3OkVFRUpNTdWzzz6rFi1aVHs+6enpCgkJcT9iY2Mv7IAAAECDcUFxM2XKFDkcjiof2dnZ3pqrpk6dqnbt2unee++94PVcLpf7cfDgQS/NEAAA1DW/Cxk8adIkDRs2rMoxV1xxhZxOp44cOeKx/OzZs8rPz5fT6ax0PafTqeLiYhUUFHhcvcnLy3Ovs27dOu3YsUMrVqyQJJXfLhQREaHHH39cf/jDHyrddkBAgAICAqpziAAAoIG7oLiJjIxUZGTkecclJSWpoKBAWVlZ6tKli6QfwqSsrEyJiYmVrtOlSxc1atRIa9euVd++fSVJe/bs0YEDB5SUlCRJ+tvf/qbTp0+719myZYvuu+8+bdiwQVdeeeWFHAoAALDUBcVNdbVr1069e/fWyJEjNX/+fJWUlGjs2LEaOHCg+51Shw4dUs+ePbVw4UIlJCQoJCREI0aM0MSJExUWFqbg4GCNGzdOSUlJ7ndK/TRgjh075t7fhbxbCgAA2MsrcSNJGRkZGjt2rHr27CkfHx/17dtXL774ovv5kpIS7dmzR6dOnXIve+GFF9xji4qKlJKSoldeecVbUwQAABbyyufc1Hd8zg0AAA1PnX7ODQAAQF0hbgAAgFWIGwAAYBXiBgAAWIW4AQAAViFuAACAVYgbAABgFeIGAABYhbgBAABWIW4AAIBViBsAAGAV4gYAAFiFuAEAAFYhbgAAgFWIGwAAYBXiBgAAWIW4AQAAViFuAACAVYgbAABgFeIGAABYhbgBAABWIW4AAIBViBsAAGAV4gYAAFiFuAEAAFYhbgAAgFWIGwAAYBXiBgAAWIW4AQAAViFuAACAVYgbAABgFeIGAABYhbgBAABWIW4AAIBViBsAAGAV4gYAAFiFuAEAAFYhbgAAgFWIGwAAYBXiBgAAWIW4AQAAViFuAACAVYgbAABgFb+6nkBdMMZIkgoLC+t4JgAAoLrKv2+Xfx8/l4sybr777jtJUmxsbB3PBAAAXKjvvvtOISEh53zeYc6XPxYqKyvT4cOH1aRJEzkcjrqeTp0rLCxUbGysDh48qODg4LqejrU4z7WD81w7OM+1g/PsyRij7777TtHR0fLxOfedNRfllRsfHx/FxMTU9TTqneDgYP7y1ALOc+3gPNcOznPt4Dz/R1VXbMpxQzEAALAKcQMAAKxC3EABAQFKS0tTQEBAXU/Fapzn2sF5rh2c59rBef55LsobigEAgL24cgMAAKxC3AAAAKsQNwAAwCrEDQAAsApxcxHIz8/XoEGDFBwcrNDQUI0YMULff/99leucOXNGY8aMUXh4uBo3bqy+ffsqLy+v0rHHjx9XTEyMHA6HCgoKvHAEDYM3zvMXX3yh1NRUxcbGKigoSO3atdOcOXO8fSj1zty5cxUXF6fAwEAlJiZq8+bNVY5fvny52rZtq8DAQHXo0EGrVq3yeN4Yo+nTp6t58+YKCgpScnKy9u7d681DaBBq8jyXlJRo8uTJ6tChgy699FJFR0dryJAhOnz4sLcPo96r6T/PP3b//ffL4XBo9uzZNTzrBsbAer179zYdO3Y0n376qdmwYYNp1aqVSU1NrXKd+++/38TGxpq1a9earVu3mq5du5rrr7++0rF33nmnufnmm40kc+LECS8cQcPgjfP8+uuvm/Hjx5sPP/zQfP311+bNN980QUFB5qWXXvL24dQbS5YsMf7+/uaNN94wX375pRk5cqQJDQ01eXl5lY7/5JNPjK+vr5k5c6bZtWuXmTZtmmnUqJHZsWOHe8zTTz9tQkJCzDvvvGO++OILc8cdd5jLL7/cnD59urYOq96p6fNcUFBgkpOTzdKlS012drbJzMw0CQkJpkuXLrV5WPWON/48l/v73/9uOnbsaKKjo80LL7zg5SOp34gby+3atctIMlu2bHEve++994zD4TCHDh2qdJ2CggLTqFEjs3z5cvey3bt3G0kmMzPTY+wrr7xiunXrZtauXXtRx423z/OPjR492vz617+uucnXcwkJCWbMmDHur0tLS010dLRJT0+vdHz//v3Nrbfe6rEsMTHR/Pd//7cxxpiysjLjdDrNs88+636+oKDABAQEmLfeessLR9Aw1PR5rszmzZuNJJOTk1Mzk26AvHWev/nmG3PZZZeZnTt3mpYtW170ccPLUpbLzMxUaGio4uPj3cuSk5Pl4+OjTZs2VbpOVlaWSkpKlJyc7F7Wtm1btWjRQpmZme5lu3bt0h//+EctXLiwyh9gdjHw5nn+KZfLpbCwsJqbfD1WXFysrKwsj3Pk4+Oj5OTkc56jzMxMj/GSlJKS4h6/b98+5ebmeowJCQlRYmJilefdZt44z5VxuVxyOBwKDQ2tkXk3NN46z2VlZRo8eLAeeeQRtW/f3juTb2Au7u9IF4Hc3Fw1a9bMY5mfn5/CwsKUm5t7znX8/f0r/AMUFRXlXqeoqEipqal69tln1aJFC6/MvSHx1nn+qY0bN2rp0qUaNWpUjcy7vjt27JhKS0sVFRXlsbyqc5Sbm1vl+PJfL2SbtvPGef6pM2fOaPLkyUpNTb1ofwCkt87zM888Iz8/P40fP77mJ91AETcN1JQpU+RwOKp8ZGdne23/U6dOVbt27XTvvfd6bR/1QV2f5x/buXOn7rzzTqWlpalXr161sk+gJpSUlKh///4yxmjevHl1PR2rZGVlac6cOVqwYIEcDkddT6fe8KvrCeDnmTRpkoYNG1blmCuuuEJOp1NHjhzxWH727Fnl5+fL6XRWup7T6VRxcbEKCgo8rirk5eW511m3bp127NihFStWSPrh3SeSFBERoccff1x/+MMffuaR1S91fZ7L7dq1Sz179tSoUaM0bdq0n3UsDVFERIR8fX0rvFOvsnNUzul0Vjm+/Ne8vDw1b97cY0ynTp1qcPYNhzfOc7nysMnJydG6desu2qs2knfO84YNG3TkyBGPK+ilpaWaNGmSZs+erf3799fsQTQUdX3TD7yr/EbXrVu3upe9//771brRdcWKFe5l2dnZHje6fvXVV2bHjh3uxxtvvGEkmY0bN57zrn+bees8G2PMzp07TbNmzcwjjzzivQOoxxISEszYsWPdX5eWlprLLrusyhswb7vtNo9lSUlJFW4ofu6559zPu1wubiiu4fNsjDHFxcWmT58+pn379ubIkSPemXgDU9Pn+dixYx7/Fu/YscNER0ebyZMnm+zsbO8dSD1H3FwEevfubTp37mw2bdpk/vWvf5nWrVt7vEX5m2++MW3atDGbNm1yL7v//vtNixYtzLp168zWrVtNUlKSSUpKOuc+1q9ff1G/W8oY75znHTt2mMjISHPvvfeab7/91v24mL5RLFmyxAQEBJgFCxaYXbt2mVGjRpnQ0FCTm5trjDFm8ODBZsqUKe7xn3zyifHz8zPPPfec2b17t0lLS6v0reChoaHmf/7nf8z27dvNnXfeyVvBa/g8FxcXmzvuuMPExMSYzz//3OPPb1FRUZ0cY33gjT/PP8W7pYibi8Lx48dNamqqady4sQkODjbDhw833333nfv5ffv2GUlm/fr17mWnT582o0ePNk2bNjWXXHKJueuuu8y33357zn0QN945z2lpaUZShUfLli1r8cjq3ksvvWRatGhh/P39TUJCgvn000/dz3Xr1s0MHTrUY/yyZcvMr371K+Pv72/at29v/vd//9fj+bKyMvPEE0+YqKgoExAQYHr27Gn27NlTG4dSr9XkeS7/817Z48d/By5GNf3n+aeIG2Mcxvz/myUAAAAswLulAACAVYgbAABgFeIGAABYhbgBAABWIW4AAIBViBsAAGAV4gYAAFiFuAEAAFYhbgDUumHDhqlPnz51tv/BgwfrqaeeqpFtFRcXKy4uTlu3bq2R7QH45fiEYgA1yuFwVPl8WlqaJkyYIGOMx09Dry1ffPGFevTooZycHDVu3LhGtvnyyy/r7bff1tq1a2tkewB+GeIGQI3Kzc11/37p0qWaPn269uzZ417WuHHjGouKn+N3v/ud/Pz8NH/+/Brb5okTJ+R0OrVt2za1b9++xrYL4OfhZSkANcrpdLofISEhcjgcHssaN25c4WWp7t27a9y4cXrooYfUtGlTRUVF6bXXXtPJkyc1fPhwNWnSRK1atdJ7773nsa+dO3fq5ptvVuPGjRUVFaXBgwfr2LFj55xbaWmpVqxYodtvv91jeVxcnJ566indd999atKkiVq0aKFXX33V/XxxcbHGjh2r5s2bKzAwUC1btlR6err7+aZNm+qGG27QkiVLfuHZA1ATiBsA9cJf//pXRUREaPPmzRo3bpweeOAB3XPPPbr++uu1bds29erVS4MHD9apU6ckSQUFBerRo4c6d+6srVu3avXq1crLy1P//v3PuY/t27fL5XIpPj6+wnOzZs1SfHy8PvvsM40ePVoPPPCA+4rTiy++qHfffVfLli3Tnj17lJGRobi4OI/1ExIStGHDhpo7IQB+NuIGQL3QsWNHTZs2Ta1bt9bUqVMVGBioiIgIjRw5Uq1bt9b06dN1/Phxbd++XdIP97l07txZTz31lNq2bavOnTvrjTfe0Pr16/Xvf/+70n3k5OTI19dXzZo1q/DcLbfcotGjR6tVq1aaPHmyIiIitH79eknSgQMH1Lp1a914441q2bKlbrzxRqWmpnqsHx0drZycnBo+KwB+DuIGQL1wzTXXuH/v6+ur8PBwdejQwb0sKipKknTkyBFJP9wYvH79evc9PI0bN1bbtm0lSV9//XWl+zh9+rQCAgIqven5x/svfymtfF/Dhg3T559/rjZt2mj8+PH65z//WWH9oKAg91UlAHXLr64nAACS1KhRI4+vHQ6Hx7LyICkrK5Mkff/997r99tv1zDPPVNhW8+bNK91HRESETp06peLiYvn7+593/+X7uvbaa7Vv3z699957+uCDD9S/f38lJydrxYoV7vH5+fmKjIys7uEC8CLiBkCDdO211+pvf/ub4uLi5OdXvX/KOnXqJEnatWuX+/fVFRwcrAEDBmjAgAHq16+fevfurfz8fIWFhUn64ebmzp07X9A2AXgHL0sBaJDGjBmj/Px8paamasuWLfr666/1/vvva/jw4SotLa10ncjISF177bX617/+dUH7ev755/XWW28pOztb//73v7V8+XI5nU6Pz+nZsGGDevXq9UsOCUANIW4ANEjR0dH65JNPVFpaql69eqlDhw566KGHFBoaKh+fc//T9rvf/U4ZGRkXtK8mTZpo5syZio+P13XXXaf9+/dr1apV7v1kZmbK5XKpX79+v+iYANQMPsQPwEXl9OnTatOmjZYuXaqkpKQa2eaAAQPUsWNHPfbYYzWyPQC/DFduAFxUgoKCtHDhwio/7O9CFBcXq0OHDpowYUKNbA/AL8eVGwAAYBWu3AAAAKsQNwAAwCrEDQAAsApxAwAArELcAAAAqxA3AADAKsQNAACwCnEDAACsQtwAAACr/D9zct5Q8OeCjgAAAABJRU5ErkJggg==",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "def visualize_summary(timing_summary):\n",
    "    labels = list(timing_summary.keys())\n",
    "    values = list(timing_summary.values())\n",
    "    \n",
    "    fig, ax = plt.subplots()\n",
    "    ax.barh(labels, values)\n",
    "    ax.set_xlabel('Time (ns)')\n",
    "    ax.set_title('Timing Summary')\n",
    "    plt.show()\n",
    "\n",
    "visualize_summary(timing_summary)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7c389518-fbfd-4661-a436-23a79dc08fe5",
   "metadata": {},
   "source": [
    "# Power_Analysis"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a233c2b7-8345-4e26-98d7-7cdc92bfac82",
   "metadata": {},
   "outputs": [],
   "source": [
    "def parse_summary(lines):\n",
    "    summary = {}\n",
    "    capture = False\n",
    "    for line in lines:\n",
    "        if 'Total On-Chip Power (W)' in line:\n",
    "            capture = True\n",
    "        elif '1.1 On-Chip Components' in line:\n",
    "            capture = False\n",
    "        elif capture:\n",
    "            if '|' in line:\n",
    "                parts = [p.strip() for p in line.split('|') if p.strip()]\n",
    "                if len(parts) == 2:\n",
    "                    summary[parts[0]] = parts[1]\n",
    "    return summary\n",
    "\n",
    "def parse_on_chip_components(lines):\n",
    "    components = []\n",
    "    capture = False\n",
    "    for line in lines:\n",
    "        if 'On-Chip Components' in line:\n",
    "            capture = True\n",
    "        elif '1.2 Power Supply Summary' in line:\n",
    "            capture = False\n",
    "        elif capture:\n",
    "            if '|' in line:\n",
    "                parts = [p.strip() for p in line.split('|') if p.strip()]\n",
    "                if len(parts) == 5:\n",
    "                    components.append({\n",
    "                        'Component': parts[0],\n",
    "                        'Power (W)': parts[1],\n",
    "                        'Used': parts[2],\n",
    "                        'Available': parts[3],\n",
    "                        'Utilization (%)': parts[4]\n",
    "                    })\n",
    "    return components\n",
    "\n",
    "def parse_power_supply_summary(lines):\n",
    "    power_supply = []\n",
    "    capture = False\n",
    "    for line in lines:\n",
    "        if 'Power Supply Summary' in line:\n",
    "            capture = True\n",
    "        elif '1.3 Confidence Level' in line:\n",
    "            capture = False\n",
    "        elif capture:\n",
    "            if '|' in line:\n",
    "                parts = [p.strip() for p in line.split('|') if p.strip()]\n",
    "                if len(parts) == 8:\n",
    "                    power_supply.append({\n",
    "                        'Source': parts[0],\n",
    "                        'Voltage (V)': parts[1],\n",
    "                        'Total (A)': parts[2],\n",
    "                        'Dynamic (A)': parts[3],\n",
    "                        'Static (A)': parts[4],\n",
    "                        'Powerup (A)': parts[5],\n",
    "                        'Budget (A)': parts[6],\n",
    "                        'Margin (A)': parts[7]\n",
    "                    })\n",
    "    return power_supply\n",
    "\n",
    "def parse_confidence_level(lines):\n",
    "    confidence_level = []\n",
    "    capture = False\n",
    "    for line in lines:\n",
    "        if 'Confidence Level' in line:\n",
    "            capture = True\n",
    "        elif '2. Settings' in line:\n",
    "            capture = False\n",
    "        elif capture:\n",
    "            if '|' in line:\n",
    "                parts = [p.strip() for p in line.split('|') if p.strip()]\n",
    "                if len(parts) == 4:\n",
    "                    confidence_level.append({\n",
    "                        'User Input Data': parts[0],\n",
    "                        'Confidence': parts[1],\n",
    "                        'Details': parts[2],\n",
    "                        'Action': parts[3]\n",
    "                    })\n",
    "    return confidence_level\n",
    "\n",
    "def parse_environment(lines):\n",
    "    environment = {}\n",
    "    capture = False\n",
    "    for line in lines:\n",
    "        if '2.1 Environment' in line:\n",
    "            capture = True\n",
    "        elif '2.2 Clock Constraints' in line:\n",
    "            capture = False\n",
    "        elif capture:\n",
    "            if '|' in line:\n",
    "                parts = [p.strip() for p in line.split('|') if p.strip()]\n",
    "                if len(parts) == 2:\n",
    "                    environment[parts[0]] = parts[1]\n",
    "    return environment\n",
    "\n",
    "def parse_clock_constraints(lines):\n",
    "    clock_constraints = []\n",
    "    capture = False\n",
    "    for line in lines:\n",
    "        if '2.2 Clock Constraints' in line:\n",
    "            capture = True\n",
    "        elif '3. Detailed Reports' in line:\n",
    "            capture = False\n",
    "        elif capture:\n",
    "            if '|' in line:\n",
    "                parts = [p.strip() for p in line.split('|') if p.strip()]\n",
    "                if len(parts) == 3:\n",
    "                    clock_constraints.append({\n",
    "                        'Clock': parts[0],\n",
    "                        'Domain': parts[1],\n",
    "                        'Constraint (ns)': parts[2]\n",
    "                    })\n",
    "    return clock_constraints\n",
    "\n",
    "def parse_by_hierarchy(lines):\n",
    "    hierarchy = []\n",
    "    capture = False\n",
    "    for line in lines:\n",
    "        if '3.1 By Hierarchy' in line:\n",
    "            capture = True\n",
    "        elif capture:\n",
    "            if '|' in line:\n",
    "                parts = [p.strip() for p in line.split('|') if p.strip()]\n",
    "                if len(parts) == 2:\n",
    "                    hierarchy.append({\n",
    "                        'Name': parts[0],\n",
    "                        'Power (W)': parts[1]\n",
    "                    })\n",
    "    return hierarchy\n",
    "\n",
    "def parse_power_report(file_path):\n",
    "    with open(file_path, 'r') as file:\n",
    "        lines = file.readlines()\n",
    "    \n",
    "    summary = parse_summary(lines)\n",
    "    on_chip_components = parse_on_chip_components(lines)\n",
    "    power_supply_summary = parse_power_supply_summary(lines)\n",
    "    confidence_level = parse_confidence_level(lines)\n",
    "    environment = parse_environment(lines)\n",
    "    clock_constraints = parse_clock_constraints(lines)\n",
    "    by_hierarchy = parse_by_hierarchy(lines)\n",
    "    \n",
    "    return {\n",
    "        'Summary': summary,\n",
    "        'On-Chip Components': on_chip_components,\n",
    "        'Power Supply Summary': power_supply_summary,\n",
    "        'Confidence Level': confidence_level,\n",
    "        'Environment': environment,\n",
    "        'Clock Constraints': clock_constraints,\n",
    "        'By Hierarchy': by_hierarchy\n",
    "    }"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e8964d98-10ce-4db7-8fa2-b4af23ba6a90",
   "metadata": {},
   "outputs": [],
   "source": [
    "power_summary_path = 'vivado/power_summary.rpt'\n",
    "power_data = parse_power_report(power_summary_path)\n",
    "pprint.pp(power_data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "id": "afbbcc36-46f0-4514-97a2-043d4d8a5dfe",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Summary:\n",
      "{'Design Power Budget (W)': 'Unspecified*',\n",
      " 'Power Budget Margin (W)': 'NA',\n",
      " 'Dynamic (W)': '0.927',\n",
      " 'Device Static (W)': '0.072',\n",
      " 'Effective TJA (C/W)': '4.8',\n",
      " 'Max Ambient (C)': '80.2',\n",
      " 'Junction Temperature (C)': '29.8',\n",
      " 'Confidence Level': 'Low',\n",
      " 'Setting File': '---',\n",
      " 'Simulation Activity File': '---',\n",
      " 'Design Nets Matched': 'NA'}\n",
      "\n",
      "On-Chip Components:\n",
      "[{'Component': 'On-Chip',\n",
      "  'Power (W)': 'Power (W)',\n",
      "  'Used': 'Used',\n",
      "  'Available': 'Available',\n",
      "  'Utilization (%)': 'Utilization (%)'},\n",
      " {'Component': 'Slice Logic',\n",
      "  'Power (W)': '0.006',\n",
      "  'Used': '2',\n",
      "  'Available': '---',\n",
      "  'Utilization (%)': '---'},\n",
      " {'Component': 'LUT as Logic',\n",
      "  'Power (W)': '0.006',\n",
      "  'Used': '1',\n",
      "  'Available': '20800',\n",
      "  'Utilization (%)': '<0.01'},\n",
      " {'Component': 'Signals',\n",
      "  'Power (W)': '0.036',\n",
      "  'Used': '5',\n",
      "  'Available': '---',\n",
      "  'Utilization (%)': '---'},\n",
      " {'Component': 'I/O',\n",
      "  'Power (W)': '0.886',\n",
      "  'Used': '5',\n",
      "  'Available': '210',\n",
      "  'Utilization (%)': '2.38'}]\n",
      "\n",
      "Power Supply Summary:\n",
      "[{'Source': 'Source',\n",
      "  'Voltage (V)': 'Voltage (V)',\n",
      "  'Total (A)': 'Total (A)',\n",
      "  'Dynamic (A)': 'Dynamic (A)',\n",
      "  'Static (A)': 'Static (A)',\n",
      "  'Powerup (A)': 'Powerup (A)',\n",
      "  'Budget (A)': 'Budget (A)',\n",
      "  'Margin (A)': 'Margin (A)'},\n",
      " {'Source': 'Vccint',\n",
      "  'Voltage (V)': '1.000',\n",
      "  'Total (A)': '0.065',\n",
      "  'Dynamic (A)': '0.054',\n",
      "  'Static (A)': '0.011',\n",
      "  'Powerup (A)': 'NA',\n",
      "  'Budget (A)': 'Unspecified',\n",
      "  'Margin (A)': 'NA'},\n",
      " {'Source': 'Vccaux',\n",
      "  'Voltage (V)': '1.800',\n",
      "  'Total (A)': '0.084',\n",
      "  'Dynamic (A)': '0.071',\n",
      "  'Static (A)': '0.013',\n",
      "  'Powerup (A)': 'NA',\n",
      "  'Budget (A)': 'Unspecified',\n",
      "  'Margin (A)': 'NA'},\n",
      " {'Source': 'Vcco33',\n",
      "  'Voltage (V)': '3.300',\n",
      "  'Total (A)': '0.000',\n",
      "  'Dynamic (A)': '0.000',\n",
      "  'Static (A)': '0.000',\n",
      "  'Powerup (A)': 'NA',\n",
      "  'Budget (A)': 'Unspecified',\n",
      "  'Margin (A)': 'NA'},\n",
      " {'Source': 'Vcco25',\n",
      "  'Voltage (V)': '2.500',\n",
      "  'Total (A)': '0.000',\n",
      "  'Dynamic (A)': '0.000',\n",
      "  'Static (A)': '0.000',\n",
      "  'Powerup (A)': 'NA',\n",
      "  'Budget (A)': 'Unspecified',\n",
      "  'Margin (A)': 'NA'},\n",
      " {'Source': 'Vcco18',\n",
      "  'Voltage (V)': '1.800',\n",
      "  'Total (A)': '0.416',\n",
      "  'Dynamic (A)': '0.415',\n",
      "  'Static (A)': '0.001',\n",
      "  'Powerup (A)': 'NA',\n",
      "  'Budget (A)': 'Unspecified',\n",
      "  'Margin (A)': 'NA'},\n",
      " {'Source': 'Vcco15',\n",
      "  'Voltage (V)': '1.500',\n",
      "  'Total (A)': '0.000',\n",
      "  'Dynamic (A)': '0.000',\n",
      "  'Static (A)': '0.000',\n",
      "  'Powerup (A)': 'NA',\n",
      "  'Budget (A)': 'Unspecified',\n",
      "  'Margin (A)': 'NA'},\n",
      " {'Source': 'Vcco135',\n",
      "  'Voltage (V)': '1.350',\n",
      "  'Total (A)': '0.000',\n",
      "  'Dynamic (A)': '0.000',\n",
      "  'Static (A)': '0.000',\n",
      "  'Powerup (A)': 'NA',\n",
      "  'Budget (A)': 'Unspecified',\n",
      "  'Margin (A)': 'NA'},\n",
      " {'Source': 'Vcco12',\n",
      "  'Voltage (V)': '1.200',\n",
      "  'Total (A)': '0.000',\n",
      "  'Dynamic (A)': '0.000',\n",
      "  'Static (A)': '0.000',\n",
      "  'Powerup (A)': 'NA',\n",
      "  'Budget (A)': 'Unspecified',\n",
      "  'Margin (A)': 'NA'},\n",
      " {'Source': 'Vccaux_io',\n",
      "  'Voltage (V)': '1.800',\n",
      "  'Total (A)': '0.000',\n",
      "  'Dynamic (A)': '0.000',\n",
      "  'Static (A)': '0.000',\n",
      "  'Powerup (A)': 'NA',\n",
      "  'Budget (A)': 'Unspecified',\n",
      "  'Margin (A)': 'NA'},\n",
      " {'Source': 'Vccbram',\n",
      "  'Voltage (V)': '1.000',\n",
      "  'Total (A)': '0.000',\n",
      "  'Dynamic (A)': '0.000',\n",
      "  'Static (A)': '0.000',\n",
      "  'Powerup (A)': 'NA',\n",
      "  'Budget (A)': 'Unspecified',\n",
      "  'Margin (A)': 'NA'},\n",
      " {'Source': 'MGTAVcc',\n",
      "  'Voltage (V)': '1.000',\n",
      "  'Total (A)': '0.000',\n",
      "  'Dynamic (A)': '0.000',\n",
      "  'Static (A)': '0.000',\n",
      "  'Powerup (A)': 'NA',\n",
      "  'Budget (A)': 'Unspecified',\n",
      "  'Margin (A)': 'NA'},\n",
      " {'Source': 'MGTAVtt',\n",
      "  'Voltage (V)': '1.200',\n",
      "  'Total (A)': '0.000',\n",
      "  'Dynamic (A)': '0.000',\n",
      "  'Static (A)': '0.000',\n",
      "  'Powerup (A)': 'NA',\n",
      "  'Budget (A)': 'Unspecified',\n",
      "  'Margin (A)': 'NA'},\n",
      " {'Source': 'Vccadc',\n",
      "  'Voltage (V)': '1.800',\n",
      "  'Total (A)': '0.020',\n",
      "  'Dynamic (A)': '0.000',\n",
      "  'Static (A)': '0.020',\n",
      "  'Powerup (A)': 'NA',\n",
      "  'Budget (A)': 'Unspecified',\n",
      "  'Margin (A)': 'NA'}]\n",
      "\n",
      "Confidence Level:\n",
      "[{'User Input Data': 'User Input Data',\n",
      "  'Confidence': 'Confidence',\n",
      "  'Details': 'Details',\n",
      "  'Action': 'Action'},\n",
      " {'User Input Data': 'Design implementation state',\n",
      "  'Confidence': 'Low',\n",
      "  'Details': 'Design is synthesized',\n",
      "  'Action': 'Accuracy of the tool is not optimal until design is fully placed '\n",
      "            'and routed'},\n",
      " {'User Input Data': 'I/O nodes activity',\n",
      "  'Confidence': 'Low',\n",
      "  'Details': 'More than 75% of inputs are missing user specification',\n",
      "  'Action': 'Provide missing input activity with simulation results or by '\n",
      "            'editing the \"By Resource Type -> I/Os\" view'},\n",
      " {'User Input Data': 'Internal nodes activity',\n",
      "  'Confidence': 'Medium',\n",
      "  'Details': 'User specified less than 25% of internal nodes',\n",
      "  'Action': 'Provide missing internal nodes activity with simulation results '\n",
      "            'or by editing the \"By Resource Type\" views'}]\n",
      "\n",
      "Environment:\n",
      "{'Ambient Temp (C)': '25.0',\n",
      " 'ThetaJA (C/W)': '4.8',\n",
      " 'Airflow (LFM)': '250',\n",
      " 'Heat Sink': 'medium (Medium Profile)',\n",
      " 'ThetaSA (C/W)': '4.6',\n",
      " 'Board Selection': 'medium (10\"x10\")',\n",
      " '# of Board Layers': '12to15 (12 to 15 Layers)',\n",
      " 'Board Temperature (C)': '25.0'}\n",
      "\n",
      "Clock Constraints:\n",
      "[{'Clock': 'Clock', 'Domain': 'Domain', 'Constraint (ns)': 'Constraint (ns)'}]\n",
      "\n",
      "By Hierarchy:\n",
      "[{'Name': 'Total On-Chip Power (W)', 'Power (W)': '0.999'},\n",
      " {'Name': 'Design Power Budget (W)', 'Power (W)': 'Unspecified*'},\n",
      " {'Name': 'Power Budget Margin (W)', 'Power (W)': 'NA'},\n",
      " {'Name': 'Dynamic (W)', 'Power (W)': '0.927'},\n",
      " {'Name': 'Device Static (W)', 'Power (W)': '0.072'},\n",
      " {'Name': 'Effective TJA (C/W)', 'Power (W)': '4.8'},\n",
      " {'Name': 'Max Ambient (C)', 'Power (W)': '80.2'},\n",
      " {'Name': 'Junction Temperature (C)', 'Power (W)': '29.8'},\n",
      " {'Name': 'Confidence Level', 'Power (W)': 'Low'},\n",
      " {'Name': 'Setting File', 'Power (W)': '---'},\n",
      " {'Name': 'Simulation Activity File', 'Power (W)': '---'},\n",
      " {'Name': 'Design Nets Matched', 'Power (W)': 'NA'},\n",
      " {'Name': 'Static Power', 'Power (W)': '0.072'},\n",
      " {'Name': 'Total', 'Power (W)': '0.999'},\n",
      " {'Name': 'Overall confidence level', 'Power (W)': 'Low'},\n",
      " {'Name': 'Ambient Temp (C)', 'Power (W)': '25.0'},\n",
      " {'Name': 'ThetaJA (C/W)', 'Power (W)': '4.8'},\n",
      " {'Name': 'Airflow (LFM)', 'Power (W)': '250'},\n",
      " {'Name': 'Heat Sink', 'Power (W)': 'medium (Medium Profile)'},\n",
      " {'Name': 'ThetaSA (C/W)', 'Power (W)': '4.6'},\n",
      " {'Name': 'Board Selection', 'Power (W)': 'medium (10\"x10\")'},\n",
      " {'Name': '# of Board Layers', 'Power (W)': '12to15 (12 to 15 Layers)'},\n",
      " {'Name': 'Board Temperature (C)', 'Power (W)': '25.0'},\n",
      " {'Name': 'Name', 'Power (W)': 'Power (W)'},\n",
      " {'Name': 'full_adder', 'Power (W)': '0.927'}]\n"
     ]
    }
   ],
   "source": [
    "def save_to_json(data, filename='power_data.json'):\n",
    "    with open(filename, 'w') as json_file:\n",
    "        json.dump(data, json_file, indent=4)\n",
    "\n",
    "save_to_json(power_data)\n",
    "\n",
    "summary = power_data['Summary']\n",
    "on_chip_components = power_data['On-Chip Components']\n",
    "power_supply_summary = power_data['Power Supply Summary']\n",
    "confidence_level = power_data['Confidence Level']\n",
    "environment = power_data['Environment']\n",
    "clock_constraints = power_data['Clock Constraints']\n",
    "by_hierarchy = power_data['By Hierarchy']\n",
    "\n",
    "print(\"Summary:\")\n",
    "pprint.pp(summary)\n",
    "\n",
    "print(\"\\nOn-Chip Components:\")\n",
    "pprint.pp(on_chip_components)\n",
    "\n",
    "print(\"\\nPower Supply Summary:\")\n",
    "pprint.pp(power_supply_summary)\n",
    "\n",
    "print(\"\\nConfidence Level:\")\n",
    "pprint.pp(confidence_level)\n",
    "\n",
    "print(\"\\nEnvironment:\")\n",
    "pprint.pp(environment)\n",
    "\n",
    "print(\"\\nClock Constraints:\")\n",
    "pprint.pp(clock_constraints)\n",
    "\n",
    "print(\"\\nBy Hierarchy:\")\n",
    "pprint.pp(by_hierarchy)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "id": "87be0a20-bfec-40b6-9aba-f7d742be4003",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAr8AAAHHCAYAAAC2gDDfAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjkuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy80BEi2AAAACXBIWXMAAA9hAAAPYQGoP6dpAACYcUlEQVR4nOzdeXxN1/7/8deJJCeJTEVIEIKIeYqYpyRogijaW0OjxNTeTkqpUlVUDR20pa1WWxLUUFRxa2hLEw2qpooppkhQDWpKpIgh5/eHn/11JCGIppz38/HYj4e99tprffZO780n63z2PiaLxWJBRERERMQG2BV0ACIiIiIi/xQlvyIiIiJiM5T8ioiIiIjNUPIrIiIiIjZDya+IiIiI2AwlvyIiIiJiM5T8ioiIiIjNUPIrIiIiIjZDya+IiIiI2AwlvyIiIiJiM5T8iog85GJiYjCZTMbm5OREQEAAL774IsePHy/o8O5ZVlYWM2fOpEGDBhQpUgQ3NzcCAgLo0aMHGzZsKOjwRORfxr6gAxARkX/GW2+9Rbly5bh48SJr167ls88+Y/ny5ezcuRMXF5eCDu+u9e/fn08//ZQOHToQGRmJvb09e/fuZcWKFZQvX56GDRsWdIgi8i+i5FdExEa0adOGoKAgAPr27UvRokX54IMPWLJkCd26dSvg6HKXlZXFpUuXcHJyynbs+PHjTJkyhX79+vHFF19YHfvoo4/466+//qkw/zUuXryIo6Mjdnb6cFckJ/pfhoiIjQoNDQUgOTkZgCtXrjBmzBgqVKiA2WzGz8+P119/nczMTOOcV155haJFi2KxWIy2l156CZPJxOTJk42248ePYzKZ+Oyzz4y2zMxMRo4cib+/P2azGV9fX4YMGWI1PoDJZOLFF19k9uzZVKtWDbPZzMqVK3O8huTkZCwWC02aNMl2zGQyUbx4cWN/1KhRmEymbP2ul4WkpKQYbX5+fkRERBAXF0dQUBDOzs7UqFGDuLg4ABYtWkSNGjVwcnKibt26/P7771ZjRkVF4erqyuHDh4mIiMDV1ZVSpUrx6aefArBjxw5CQ0MpXLgwZcuWZc6cOVbnnz59msGDB1OjRg1cXV1xd3enTZs2JCQkWPWLi4vDZDIxb9483njjDUqVKoWLiwvbtm3DZDLx4YcfZrve9evXYzKZmDt3bo73VORhp+RXRMRGJSUlAVC0aFHg2mrwm2++SWBgIB9++CEtWrRg/PjxdO3a1TinWbNmnD59ml27dhlt8fHx2NnZER8fb9UG0Lx5c+Da6u1jjz3G+++/T/v27fn444/p2LEjH374IV26dMkW288//8zAgQPp0qULkyZNws/PL8drKFu2LAALFizg/Pnz93A3sjtw4ABPPfUU7du3Z/z48Zw5c4b27dsze/ZsBg4cSPfu3Rk9ejRJSUl07tyZrKwsq/OvXr1KmzZt8PX15d1338XPz48XX3yRmJgYwsPDCQoK4p133sHNzY0ePXoYf4QAHDx4kMWLFxMREcEHH3zAq6++yo4dO2jRogV//vlntljHjBnDsmXLGDx4MOPGjaNy5co0adKE2bNnZ+s7e/Zs3Nzc6NChQ77eL5EHhkVERB5q0dHRFsCyatUqy19//WU5cuSIZd68eZaiRYtanJ2dLX/88Ydl27ZtFsDSt29fq3MHDx5sASw///yzxWKxWE6cOGEBLFOmTLFYLBbL2bNnLXZ2dpYnn3zSUqJECeO8/v37W4oUKWLJysqyWCwWy6xZsyx2dnaW+Ph4q/E///xzC2BZt26d0QZY7OzsLLt27crT9fXo0cMCWB555BFLp06dLO+//74lMTExW7+RI0dacvq1d/3+JCcnG21ly5a1AJb169cbbT/88IMFsDg7O1sOHTpktE+dOtUCWGJjY422nj17WgDLuHHjjLYzZ85YnJ2dLSaTyTJv3jyjfc+ePRbAMnLkSKPt4sWLlqtXr1rFmZycbDGbzZa33nrLaIuNjbUAlvLly1vOnz9v1f96XDfei0uXLlmKFStm6dmzZ7b7IGIrtPIrImIjWrVqhZeXF76+vnTt2hVXV1e+++47SpUqxfLly4FrZQ03GjRoEADLli0DwMvLi8qVK/PLL78AsG7dOgoVKsSrr77K8ePH2b9/P3Bt5bdp06ZGmcGCBQuoUqUKlStX5uTJk8Z2vfQiNjbWat4WLVpQtWrVPF1XdHQ0n3zyCeXKleO7775j8ODBVKlShZYtW3L06NG7uVUAVK1alUaNGhn7DRo0AK6Vi5QpUyZb+8GDB7ON0bdvX+Pfnp6eVKpUicKFC9O5c2ejvVKlSnh6elqdbzabjZrdq1evcurUKVxdXalUqRJbt27NNk/Pnj1xdna2auvcuTNOTk5Wq78//PADJ0+epHv37nm7CSIPISW/IiI24tNPP+Wnn34iNjaW3bt3c/DgQcLCwgA4dOgQdnZ2+Pv7W53j7e2Np6cnhw4dMtqaNWtmlDXEx8cTFBREUFAQRYoUIT4+nvT0dBISEmjWrJlxzv79+9m1axdeXl5WW0BAAAAnTpywmrdcuXJ5vi47OzteeOEFtmzZwsmTJ1myZAlt2rTh559/tirZuFM3JrgAHh4eAPj6+ubYfubMGat2JycnvLy8svUtXbp0ttpjDw8Pq/OzsrL48MMPqVixImazmWLFiuHl5cX27dtJS0vLFmtO98vT05P27dtb1RPPnj2bUqVKGX90iNgive1BRMRG1K9f33jbQ25yeiDsZk2bNuXLL7/k4MGDxMfH06xZM0wmE02bNiU+Pp6SJUuSlZVllfxmZWVRo0YNPvjggxzHvDmhvHkVM6+KFi3KY489xmOPPUZwcDBr1qzh0KFDlC1bNtdru3r1ao7thQoVuqN2yw0PAd7r+ePGjWPEiBH07t2bMWPGUKRIEezs7BgwYEC22mLI/X716NGDBQsWsH79emrUqMHSpUt5/vnn9SYIsWlKfkVEhLJly5KVlcX+/fupUqWK0X78+HHOnj1rPFgGGEntTz/9xKZNmxg6dChw7eG2zz77jJIlS1K4cGHq1q1rnFOhQgUSEhJo2bJlnhLs/BAUFMSaNWtITU2lbNmyPPLIIwCcPXsWT09Po9+Nq9r/FgsXLiQkJIRp06ZZtZ89e5ZixYrleZzw8HC8vLyYPXs2DRo04Pz58zz99NP5Ha7IA0V/+omICG3btgWuvRv3RtdXatu1a2e0lStXjlKlSvHhhx9y+fJl4zVjzZo1IykpiYULF9KwYUPs7f9vfaVz584cPXqUL7/8MtvcFy5c4O+//76ruI8dO8bu3buztV+6dInVq1dblXJUqFABwKhXBvj777+ZMWPGXc19PxUqVCjbSvKCBQvuuIbZ3t6ebt26MX/+fGJiYqhRowY1a9bMz1BFHjha+RUREWrVqkXPnj354osvOHv2LC1atGDjxo3MmDGDjh07EhISYtW/WbNmzJs3jxo1ahgrqoGBgRQuXJh9+/bx1FNPWfV/+umnmT9/Pv/973+JjY2lSZMmXL16lT179jB//nx++OGH25Zk5OSPP/6gfv36hIaG0rJlS7y9vTlx4gRz584lISGBAQMGGCuljz76KGXKlKFPnz68+uqrFCpUiOnTp+Pl5cXhw4fv8s7dHxEREbz11lv06tWLxo0bs2PHDmbPnk358uXveKwePXowefJkYmNjeeedd+5DtCIPFiW/IiICwFdffUX58uWJiYnhu+++w9vbm2HDhjFy5Mhsfa8nv02bNjXa7O3tadSoEatWrbKq94VrD6UtXryYDz/8kJkzZ/Ldd9/h4uJC+fLlefnll40H3+5UpUqV+Oijj1i+fDlTpkzh+PHjODk5Ub16db788kv69Olj9HVwcOC7777j+eefZ8SIEXh7ezNgwAAeeeQRevXqdVfz3y+vv/46f//9N3PmzOGbb74hMDCQZcuWGSUmd6Ju3bpUq1aNxMREIiMj70O0Ig8Wk+Xmz1VERETkoVKnTh2KFCnC6tWrCzoUkQKnml8REZGH2ObNm9m2bRs9evQo6FBE/hW08isiIvIQ2rlzJ1u2bGHixImcPHmSgwcP4uTkVNBhiRQ4rfyKiIg8hBYuXEivXr24fPkyc+fOVeIr8v9p5VdEREREbIZWfkVERETEZij5FRERERGboff8itwgKyuLP//8Ezc3t3/sK1hFRETk3lgsFs6dO0fJkiWxs7v12q6SX5Eb/Pnnn/j6+hZ0GCIiInIXjhw5QunSpW/ZR8mvyA3c3NyAa//jcXd3L+BoREREJC/S09Px9fU1fo/fipJfkRtcL3Vwd3dX8isiIvKAyUvJoh54ExERERGboeRXRERERGyGkl8RERERsRlKfkVERETEZij5FRERERGboeRXRERERGyGkl8RERERsRlKfkVERETEZij5FRERERGboeRXRERERGyGkl8RERERsRlKfkVERETEZij5FRERERGboeRXRERERGyGfUEHIPJvVH3kD9iZXQo6jH9EyoR2BR2CiIjIP0YrvyIiIiJiM5T8ioiIiIjNUPIrIiIiIjZDya+IiIiI2AwlvyIiIiJiM5T8ioiIiIjNUPJ7g5iYGDw9PQs6DJvl5+fHRx99lO/jRkVF0bFjx3wfV0RERB48D0TyGxUVhclkwmQy4eDgQIkSJWjdujXTp08nKysr3+bp0qUL+/bty7fxchMTE4PJZCI8PNyq/ezZs5hMJuLi4vI8Vn4kdqNGjcoxHoD33nsPk8lEcHDwHY1pMplYvHjxPcUlIiIikt8eiOQXIDw8nNTUVFJSUlixYgUhISG8/PLLREREcOXKlXyZw9nZmeLFi+fLWLdjb2/PqlWriI2N/Ufmux0fHx9iY2P5448/rNqnT59OmTJlCigqERERkfz1wCS/ZrMZb29vSpUqRWBgIK+//jpLlixhxYoVxMTEGP3Onj1L37598fLywt3dndDQUBISEozjCQkJhISE4Obmhru7O3Xr1mXz5s1AzmUPb7/9NsWLF8fNzY2+ffsydOhQateubRy/vvL6/vvv4+PjQ9GiRXnhhRe4fPnyLa+ncOHC9O7dm6FDh96y35EjR+jcuTOenp4UKVKEDh06kJKSAlxbsZ0xYwZLliwxVsbj4uK4dOkSL774Ij4+Pjg5OVG2bFnGjx9/y3mKFy/Oo48+yowZM4y29evXc/LkSdq1s/4GsE2bNtG6dWuKFSuGh4cHLVq0YOvWrcZxPz8/ADp16oTJZDL2Af73v/9Rr149nJycKFasGJ06dbIa+/z58/Tu3Rs3NzfKlCnDF198kef7AXD16lVeeeUVPD09KVq0KEOGDMFisdzy2kVERMR2PDDJb05CQ0OpVasWixYtMtqefPJJTpw4wYoVK9iyZQuBgYG0bNmS06dPAxAZGUnp0qXZtGkTW7ZsYejQoTg4OOQ4/uzZsxk7dizvvPMOW7ZsoUyZMnz22WfZ+sXGxpKUlERsbCwzZswgJibGKiHPzahRo9ixYwcLFy7M8fjly5cJCwvDzc2N+Ph41q1bh6urK+Hh4Vy6dInBgwfTuXNnY1U8NTWVxo0bM3nyZJYuXcr8+fPZu3cvs2fPtkpAc9O7d2+ruKdPn05kZCSOjo5W/c6dO0fPnj1Zu3YtGzZsoGLFirRt25Zz584B15JjgOjoaFJTU439ZcuW0alTJ9q2bcvvv//O6tWrqV+/vtXYEydOJCgoiN9//53nn3+e5557jr179+bpflw/PyYmhunTp7N27VpOnz7Nd999l+s1Z2Zmkp6ebrWJiIjIw8u+oAO4V5UrV2b79u0ArF27lo0bN3LixAnMZjMA77//PosXL2bhwoU888wzHD58mFdffZXKlSsDULFixVzH/vjjj+nTpw+9evUC4M033+THH38kIyPDqt8jjzzCJ598QqFChahcuTLt2rVj9erV9OvX75axlyxZkpdffpnhw4fnWLf7zTffkJWVxVdffYXJZAKuJZSenp7ExcXx6KOP4uzsTGZmJt7e3sZ5hw8fpmLFijRt2hSTyUTZsmVvcxeviYiI4L///S+//PILdevWZf78+axdu5bp06db9QsNDbXa/+KLL/D09GTNmjVERETg5eUFgKenp1VcY8eOpWvXrowePdpoq1WrltVYbdu25fnnnwfgtdde48MPPyQ2NpZKlSrl6X589NFHDBs2jMcffxyAzz//nB9++CHXax4/frxVPCIiIvJwe6BXfgEsFouRCCUkJJCRkUHRokVxdXU1tuTkZJKSkgB45ZVX6Nu3L61atWLChAlGe0727t2bbWXy5n2AatWqUahQIWPfx8eHEydO5Cn+1157jb/++itbgnn9eg4cOICbm5txLUWKFOHixYu3jDsqKopt27ZRqVIl+vfvz48//pinWBwcHOjevTvR0dEsWLCAgIAAatasma3f8ePH6devHxUrVsTDwwN3d3cyMjI4fPjwLcfftm0bLVu2vGWfG+czmUx4e3sb9/J29yMtLY3U1FQaNGhgjGFvb09QUFCu8w0bNoy0tDRjO3LkyC3jExERkQfbA7/ym5iYSLly5QDIyMjAx8cnx7clXK/lHTVqFE899RTLli1jxYoVjBw5knnz5mWrPb0TN5dNmEymPL+FwtPTk2HDhjF69GgiIiKsjmVkZFC3bl1mz56d7bzrq6s5CQwMJDk5mRUrVrBq1So6d+5Mq1atci2vuFHv3r1p0KABO3fupHfv3jn26dmzJ6dOnWLSpEmULVsWs9lMo0aNjNKD3Dg7O992/lvdy7u9H7diNpuNTwlERETk4fdAr/z+/PPP7NixgyeeeAK4lvQdO3YMe3t7/P39rbZixYoZ5wUEBDBw4EB+/PFHHn/8caKjo3Mcv1KlSka96nU37+eHl156CTs7OyZNmmTVHhgYyP79+ylevHi26/Hw8ADA0dGRq1evZhvT3d2dLl268OWXX/LNN9/w7bffGnXPt1KtWjWqVavGzp07eeqpp3Lss27dOvr370/btm2pVq0aZrOZkydPWvVxcHDIFlfNmjVZvXr1bWPIze3uh4eHBz4+Pvz222/GOVeuXGHLli13PaeIiIg8XB6Y5DczM5Njx45x9OhRtm7dyrhx4+jQoQMRERH06NEDgFatWtGoUSM6duzIjz/+SEpKCuvXr2f48OFs3ryZCxcu8OKLLxIXF8ehQ4dYt24dmzZtokqVKjnO+dJLLzFt2jRmzJjB/v37efvtt9m+fbtRZpFfnJycGD16NJMnT7Zqj4yMpFixYnTo0IH4+HiSk5OJi4ujf//+xivJ/Pz82L59O3v37uXkyZNcvnyZDz74gLlz57Jnzx727dvHggUL8Pb2zvMXePz888+kpqbm2r9ixYrMmjWLxMREfvvtNyIjI7Ot6vr5+bF69WqOHTvGmTNnABg5ciRz585l5MiRJCYmsmPHDt55550836e83I+XX36ZCRMmsHjxYvbs2cPzzz/P2bNn8zyHiIiIPNwemOR35cqV+Pj44OfnR3h4OLGxsUyePJklS5YY9bYmk4nly5fTvHlzevXqRUBAAF27duXQoUOUKFGCQoUKcerUKXr06EFAQACdO3emTZs2uT7wFBkZybBhwxg8eLBRShAVFYWTk1O+X1/Pnj0pX768VZuLiwu//PILZcqU4fHHH6dKlSr06dOHixcv4u7uDkC/fv2oVKkSQUFBeHl5sW7dOtzc3Hj33XcJCgqiXr16pKSksHz5cuzs8vbjLly48C0T5WnTpnHmzBkCAwN5+umn6d+/f7b3I0+cOJGffvoJX19f6tSpA0BwcDALFixg6dKl1K5dm9DQUDZu3Jjne5SX+zFo0CCefvppevbsSaNGjXBzc7unkhYRERF5uJgsegnqHWndujXe3t7MmjWroEOR+yA9PR0PDw98B8zHzuxS0OH8I1ImtLt9JxERkX+x67+/09LSjAWx3DzwD7zdT+fPn+fzzz8nLCyMQoUKMXfuXFatWsVPP/1U0KGJiIiIyF1Q8nsL18soxo4dy8WLF6lUqRLffvstrVq1KujQREREROQuKPm9BWdnZ1atWlXQYYiIiIhIPnlgHngTEREREblXSn5FRERExGYo+RURERERm6GaX5Ec7BwddttXpYiIiMiDRyu/IiIiImIzlPyKiIiIiM1Q8isiIiIiNkPJr4iIiIjYDCW/IiIiImIz9LYHkRxUH/kDdmaXgg5DRETkoZIyoV1Bh6CVXxERERGxHUp+RURERMRmKPkVEREREZuh5FdEREREbIaSXxERERGxGUp+RURERMRm/OuTX5PJxOLFi+/7PH5+fnz00Uf/mnEKyp3e74K43pvn/Kf+GxEREZEHX4Emv3/99RfPPfccZcqUwWw24+3tTVhYGOvWrTP6pKam0qZNmwKMMmcxMTF4enpma9+0aRPPPPPMPxZH5cqVMZvNHDt27I7OGzVqFLVr187Wfqf3++brza9ENDg4GJPJlG27cuXKP36PRURE5OFRoMnvE088we+//86MGTPYt28fS5cuJTg4mFOnThl9vL29MZvNBRjlnfHy8sLF5Z/5coS1a9dy4cIF/vOf/zBjxox8GfNO7/f9vN5+/fqRmppqtdnb2/+j91hEREQeLgWW/J49e5b4+HjeeecdQkJCKFu2LPXr12fYsGE89thjRr8bVxJTUlIwmUzMnz+fZs2a4ezsTL169di3bx+bNm0iKCgIV1dX2rRpw19//WWMERwczIABA6zm79ixI1FRUbnG98EHH1CjRg0KFy6Mr68vzz//PBkZGQDExcXRq1cv0tLSjBXJUaNGAdk/kj98+DAdOnTA1dUVd3d3OnfuzPHjx43j11dgZ82ahZ+fHx4eHnTt2pVz587d9h5OmzaNp556iqeffprp06dnO/7HH3/QrVs3ihQpQuHChQkKCuK3334jJiaG0aNHk5CQYMQfExOT7X43btyY1157zWrMv/76CwcHB3755Zds1+vn5wdAp06dMJlM+Pn5kZKSgp2dHZs3b7Ya56OPPqJs2bJkZWXlen0uLi54e3tbbTnd45sdOXKEzp074+npSZEiRejQoQMpKSm59hcRERHbUWDJr6urK66urixevJjMzMw7OnfkyJG88cYbbN26FXt7e5566imGDBnCpEmTiI+P58CBA7z55pv3FJ+dnR2TJ09m165dzJgxg59//pkhQ4YA15LCjz76CHd3d2NFcvDgwdnGyMrKokOHDpw+fZo1a9bw008/cfDgQbp06WLVLykpicWLF/P999/z/fffs2bNGiZMmHDL+M6dO8eCBQvo3r07rVu3Ji0tjfj4eON4RkYGLVq04OjRoyxdupSEhASGDBlCVlYWXbp0YdCgQVSrVs2I/+aYACIjI5k3bx4Wi8Vo++abbyhZsiTNmjXL1n/Tpk0AREdHk5qayqZNm/Dz86NVq1ZER0db9Y2OjiYqKgo7u/z9T/Dy5cuEhYXh5uZGfHw869atw9XVlfDwcC5dupStf2ZmJunp6VabiIiIPLwKLPm1t7cnJiaGGTNm4OnpSZMmTXj99dfZvn37bc8dPHgwYWFhVKlShZdffpktW7YwYsQImjRpQp06dejTpw+xsbH3FN+AAQMICQnBz8+P0NBQ3n77bebPnw+Ao6MjHh4emEwmY0XS1dU12xirV69mx44dzJkzh7p169KgQQNmzpzJmjVrjEQRriXJMTExVK9enWbNmvH000+zevXqW8Y3b948KlasSLVq1ShUqBBdu3Zl2rRpxvE5c+bw119/sXjxYpo2bYq/vz+dO3emUaNGODs74+rqir29vRG/s7Nztjk6d+7Mn3/+ydq1a63G7datGyaTKVt/Ly8vADw9PfH29jb2+/bty9y5c40/crZu3cqOHTvo1avXLa9xypQpxh9Jrq6uDBo06Jb94VpynpWVxVdffUWNGjWoUqUK0dHRHD58mLi4uGz9x48fj4eHh7H5+vredg4RERF5cBV4ze+ff/7J0qVLCQ8PJy4ujsDAQOMj+NzUrFnT+HeJEiUAqFGjhlXbiRMn7im2VatW0bJlS0qVKoWbmxtPP/00p06d4vz583keIzExEV9fX6uEqmrVqnh6epKYmGi0+fn54ebmZuz7+PjcNv7p06fTvXt3Y7979+4sWLDAKJfYtm0bderUoUiRInmO92ZeXl48+uijzJ49G4Dk5GR+/fVXIiMj72icjh07UqhQIb777jvg2sOC1/+wuJXIyEi2bdtmbMOGDbvtXAkJCRw4cAA3NzcjaS5SpAgXL14kKSkpW/9hw4aRlpZmbEeOHLmjaxMREZEHS4G/6szJyYnWrVszYsQI1q9fT1RUFCNHjrzlOQ4ODsa/r69A3tx2Yy2pnZ2d1Uf3cO3j8dykpKQQERFBzZo1+fbbb9myZQuffvopQI4fnd+rG2OH7PHfbPfu3WzYsIEhQ4Zgb2+Pvb09DRs25Pz588ybNw8gx5XcuxEZGcnChQu5fPkyc+bMoUaNGlZ/aOSFo6MjPXr0IDo6mkuXLjFnzhx69+592/M8PDzw9/c3tmLFit32nIyMDOrWrWuVNG/bto19+/bx1FNPZetvNptxd3e32kREROThVeDJ782qVq3K33//na9jenl5kZqaauxfvXqVnTt35tp/y5YtZGVlMXHiRBo2bEhAQAB//vmnVR9HR0euXr16y3mrVKnCkSNHrFYTd+/ezdmzZ6latepdXs21B92aN29OQkKCVYL3yiuvGKUPNWvWZNu2bZw+fTrHMfISP0CHDh24ePEiK1euZM6cObdd9XVwcMhx3L59+7Jq1SqmTJnClStXePzxx/NwpXcuMDCQ/fv3U7x4cavE2d/fHw8Pj/syp4iIiDw4Ciz5PXXqFKGhoXz99dds376d5ORkFixYwLvvvkuHDh3yda7Q0FCWLVvGsmXL2LNnD8899xxnz57Ntb+/vz+XL1/m448/5uDBg8yaNYvPP//cqo+fnx8ZGRmsXr2akydP5lgO0apVK2rUqEFkZCRbt25l48aN9OjRgxYtWhAUFHRX13L58mVmzZpFt27dqF69utXWt29ffvvtN3bt2kW3bt3w9vamY8eOrFu3joMHD/Ltt9/y66+/GvEnJyezbds2Tp48metDh4ULF6Zjx46MGDGCxMREunXrdsv4/Pz8WL16NceOHePMmTNGe5UqVWjYsCGvvfYa3bp1y7eV6ZtFRkZSrFgxOnToQHx8PMnJycTFxdG/f3/++OOP+zKniIiIPDgK9G0PDRo04MMPP6R58+ZUr16dESNG0K9fPz755JN8nat379707NnTSDzLly9PSEhIrv1r1arFBx98wDvvvEP16tWZPXs248ePt+rTuHFj/vvf/9KlSxe8vLx49913s41jMplYsmQJjzzyCM2bN6dVq1aUL1+eb7755q6vZenSpZw6dYpOnTplO1alShWqVKnCtGnTcHR05Mcff6R48eK0bduWGjVqMGHCBAoVKgRcq7cODw8nJCQELy8v5s6dm+uckZGRJCQk0KxZM8qUKXPL+CZOnMhPP/2Er68vderUsTrWp08fLl26lKeSh7vl4uLCL7/8QpkyZXj88cepUqUKffr04eLFiyppEBEREUyWm4thRe6TMWPGsGDBgjy90aOgpKenX3vrw4D52Jn1RRoiIiL5KWVCu/sy7vXf32lpabdd7PrX1fzKwycjI4OdO3fyySef8NJLLxV0OCIiImLDlPzKfffiiy9St25dgoOD72vJg4iIiMjt2Bd0APLwi4mJue27m0VERET+CVr5FRERERGboeRXRERERGyGkl8RERERsRmq+RXJwc7RYXovsIiIyENIK78iIiIiYjOU/IqIiIiIzVDyKyIiIiI2Q8mviIiIiNgMJb8iIiIiYjP0tgeRHFQf+QN2ZpeCDkNEROShkjKhXUGHoJVfEREREbEdSn5FRERExGYo+RURERERm6HkV0RERERshpJfEREREbEZSn5FRERExGYo+ZU8GzVqFLVr1y7QGKKioujYsaOxHxwczIABAwosHhEREXmwKPl9gP31118899xzlClTBrPZjLe3N2FhYaxbty7PY+SW0JpMJhYvXmzVNnjwYFavXn2PUectJpPJlG1btWoVkyZNIiYm5r7HICIiIg8nfcnFA+yJJ57g0qVLzJgxg/Lly3P8+HFWr17NqVOn7st8rq6uuLq63pexb1atWjVWrVpl1VakSBEcHR3/kflFRETk4aSV3wfU2bNniY+P55133iEkJISyZctSv359hg0bxmOPPWbVr2/fvnh5eeHu7k5oaCgJCQkAxMTEMHr0aBISEozV1ZiYGPz8/ADo1KkTJpPJ2L95lfh6CcL777+Pj48PRYsW5YUXXuDy5ctGn9TUVNq1a4ezszPlypVjzpw5+Pn58dFHH93y+uzt7fH29rbaHB0ds5U93CwzM5PBgwdTqlQpChcuTIMGDYiLi7uTWysiIiIPMa38PqCur8IuXryYhg0bYjabc+z35JNP4uzszIoVK/Dw8GDq1Km0bNmSffv20aVLF3bu3MnKlSuNVVYPDw/atWtH8eLFiY6OJjw8nEKFCuUaR2xsLD4+PsTGxnLgwAG6dOlC7dq16devHwA9evTg5MmTxMXF4eDgwCuvvMKJEyfy/4b8fy+++CK7d+9m3rx5lCxZku+++47w8HB27NhBxYoV79u8IiIi8mDQyu8Dyt7enpiYGGbMmIGnpydNmjTh9ddfZ/v27UaftWvXsnHjRhYsWEBQUBAVK1bk/fffx9PTk4ULF+Ls7Iyrq6vVKquzszNeXl4AeHp64u3tbezn5JFHHuGTTz6hcuXKRERE0K5dO6MueM+ePaxatYovv/ySBg0aEBgYyFdffcWFCxdue307duwwEnxXV1fq169/23MOHz5MdHQ0CxYsoFmzZlSoUIHBgwfTtGlToqOjczwnMzOT9PR0q01EREQeXlr5fYA98cQTtGvXjvj4eDZs2MCKFSt49913+eqrr4iKiiIhIYGMjAyKFi1qdd6FCxdISkrKlxiqVatmtTLs4+PDjh07ANi7dy/29vYEBgYax/39/XnkkUduO26lSpVYunSpsZ/byvaNduzYwdWrVwkICLBqz8zMzHYPrhs/fjyjR4++7dgiIiLycFDy+4BzcnKidevWtG7dmhEjRtC3b19GjhxJVFQUGRkZ+Pj45Fjz6unpmS/zOzg4WO2bTCaysrLueVxHR0f8/f3v6JyMjAwKFSrEli1bspVq5Pag3rBhw3jllVeM/fT0dHx9fe88YBEREXkgKPl9yFStWtV4RVlgYCDHjh3D3t7eeGjtZo6Ojly9ejVbu4ODQ47td6JSpUpcuXKF33//nbp16wJw4MABzpw5c0/j5qZOnTpcvXqVEydO0KxZszydYzab87SqLCIiIg8H1fw+oE6dOkVoaChff/0127dvJzk5mQULFvDuu+/SoUMHAFq1akWjRo3o2LEjP/74IykpKaxfv57hw4ezefNmAPz8/EhOTmbbtm2cPHmSzMxMo3316tUcO3bsrpPVypUr06pVK5555hk2btzI77//zjPPPIOzszMmkyl/bsQNAgICiIyMpEePHixatIjk5GQ2btzI+PHjWbZsWb7PJyIiIg8eJb8PKFdXVxo0aMCHH35I8+bNqV69OiNGjKBfv3588sknwLUShOXLl9O8eXN69epFQEAAXbt25dChQ5QoUQK4VjccHh5OSEgIXl5ezJ07F4CJEyfy008/4evrS506de46zpkzZ1KiRAmaN29Op06d6NevH25ubjg5Od37TchBdHQ0PXr0YNCgQVSqVImOHTuyadMmypQpc1/mExERkQeLyWKxWAo6CLEdf/zxB76+vqxatYqWLVsWdDjZpKen4+Hhge+A+diZXQo6HBERkYdKyoR292Xc67+/09LScHd3v2Vf1fzKffXzzz+TkZFBjRo1SE1NZciQIfj5+dG8efOCDk1ERERskJJfua8uX77M66+/zsGDB3Fzc6Nx48bMnj0721siRERERP4JSn7lvgoLCyMsLKygwxAREREB9MCbiIiIiNgQJb8iIiIiYjOU/IqIiIiIzVDNr0gOdo4Ou+2rUkREROTBo5VfEREREbEZSn5FRERExGYo+RURERERm6HkV0RERERshpJfEREREbEZetuDSA6qj/wBO7NLQYchIiI2IGVCu4IOwaZo5VdEREREbIaSXxERERGxGUp+RURERMRmKPkVEREREZuh5FdEREREbIaSXxERERGxGUp+/wUsFgvPPPMMRYoUwWQysW3bNoKDgxkwYMAtz/Pz8+Ojjz76R2J8kI0aNYratWsXdBgiIiLyL6Dk9xaOHTvGSy+9RPny5TGbzfj6+tK+fXtWr16dr/OsXLmSmJgYvv/+e1JTU6levTqLFi1izJgx+TpPQUhJSTESehEREZGCpi+5yEVKSgpNmjTB09OT9957jxo1anD58mV++OEHXnjhBfbs2ZNvcyUlJeHj40Pjxo2NtiJFiuTb+CIiIiJyjVZ+c/H8889jMpnYuHEjTzzxBAEBAVSrVo1XXnmFDRs2GP0OHz5Mhw4dcHV1xd3dnc6dO3P8+HHj+PWP3GfNmoWfnx8eHh507dqVc+fOARAVFcVLL73E4cOHMZlM+Pn5AWQrezhx4gTt27fH2dmZcuXKMXv27Gwxnz17lr59++Ll5YW7uzuhoaEkJCTkORaArKws3n33Xfz9/TGbzZQpU4axY8cax48cOULnzp3x9PSkSJEidOjQgZSUlLu+z1lZWYwfP55y5crh7OxMrVq1WLhwoXGsdOnSfPbZZ1bn/P7779jZ2XHo0KE8XbeIiIjIdUp+c3D69GlWrlzJCy+8QOHChbMd9/T0BK4lZx06dOD06dOsWbOGn376iYMHD9KlSxer/klJSSxevJjvv/+e77//njVr1jBhwgQAJk2axFtvvUXp0qVJTU1l06ZNOcYUFRXFkSNHiI2NZeHChUyZMoUTJ05Y9XnyySc5ceIEK1asYMuWLQQGBtKyZUtOnz6dp1gAhg0bxoQJExgxYgS7d+9mzpw5lChRAoDLly8TFhaGm5sb8fHxrFu3DldXV8LDw7l06dKd32hg/PjxzJw5k88//5xdu3YxcOBAunfvzpo1a7Czs6Nbt27MmTPH6pzZs2fTpEkTypYtm+frFhEREQGVPeTowIEDWCwWKleufMt+q1evZseOHSQnJ+Pr6wvAzJkzqVatGps2baJevXrAtSQ5JiYGNzc3AJ5++mlWr17N2LFj8fDwwM3NjUKFCuHt7Z3jPPv27WPFihVs3LjRGHPatGlUqVLF6LN27Vo2btzIiRMnMJvNALz//vssXryYhQsX8swzz9w2lnPnzjFp0iQ++eQTevbsCUCFChVo2rQpAN988w1ZWVl89dVXmEwmAKKjo/H09CQuLo5HH330ju5zZmYm48aNY9WqVTRq1AiA8uXLs3btWqZOnUqLFi2IjIxk4sSJHD58mDJlypCVlcW8efN444037ui6bxVDZmamsZ+enn5H1yAiIiIPFiW/ObBYLHnql5iYiK+vr5H4AlStWhVPT08SExONRNXPz89INgF8fHyyrdrebh57e3vq1q1rtFWuXNlYgQZISEggIyODokWLWp174cIFkpKSjP1bxZKYmEhmZiYtW7bMMY6EhAQOHDhgdT7AxYsXrebIqwMHDnD+/Hlat25t1X7p0iXq1KkDQO3atalSpQpz5sxh6NChrFmzhhMnTvDkk0/e0XXnZvz48YwePfqOYxcREZEHk5LfHFSsWBGTyZRvD7U5ODhY7ZtMJrKysvJl7OsyMjLw8fEhLi4u27Ebk+RbxeLs7HzbOerWrZtjvbGXl9ddxQywbNkySpUqZXXs+iouQGRkpJH8zpkzh/DwcCPZzet152bYsGG88sorxn56errVHzMiIiLycFHym4MiRYoQFhbGp59+Sv/+/bPV/Z49exZPT0+qVKnCkSNHOHLkiJEw7d69m7Nnz1K1atV8i6dy5cpcuXKFLVu2GKvJe/fu5ezZs0afwMBAjh07hr29vfHQ3J2qWLEizs7OrF69mr59+2Y7HhgYyDfffEPx4sVxd3e/qzluVLVqVcxmM4cPH6ZFixa59nvqqad444032LJlCwsXLuTzzz+3iulerttsNlsl2iIiIvJw0wNvufj000+5evUq9evX59tvv2X//v0kJiYyefJkoz61VatW1KhRg8jISLZu3crGjRvp0aMHLVq0ICgoKN9iqVSpEuHh4Tz77LP89ttvbNmyhb59+1qt1LZq1YpGjRrRsWNHfvzxR1JSUli/fj3Dhw9n8+bNeZrHycmJ1157jSFDhjBz5kySkpLYsGED06ZNA66twBYrVowOHToQHx9PcnIycXFx9O/fnz/++OOWY+/du5dt27ZZbU5OTgwePJiBAwcyY8YMkpKS2Lp1Kx9//DEzZswwzvXz86Nx48b06dOHq1ev8thjj+XrdYuIiIjt0MpvLsqXL8/WrVsZO3YsgwYNIjU1FS8vL+rWrWu8estkMrFkyRJeeuklmjdvjp2dHeHh4Xz88cf5Hk90dDR9+/alRYsWlChRgrfffpsRI0YYx00mE8uXL2f48OH06tWLv/76C29vb5o3b268rSEvRowYgb29PW+++SZ//vknPj4+/Pe//wXAxcWFX375hddee43HH3+cc+fOUapUKVq2bHnbleCuXbtmazty5AhjxozBy8uL8ePHc/DgQTw9PQkMDOT111+36hsZGcnzzz9Pjx49rJL+/LpuERERsQ0mS16f7hKxAenp6Xh4eOA7YD52ZpeCDkdERGxAyoR2BR3CA+/67++0tLTbLsip7EFEREREbIaSXxERERGxGUp+RURERMRmKPkVEREREZuh5FdEREREbIaSXxERERGxGXrPr0gOdo4Oy5dvsRMREZF/F638ioiIiIjNUPIrIiIiIjZDya+IiIiI2AwlvyIiIiJiM5T8ioiIiIjN0NseRHJQfeQP2JldCjoMERGblTKhXUGHIA8prfyKiIiIiM1Q8isiIiIiNkPJr4iIiIjYDCW/IiIiImIzlPyKiIiIiM1Q8isiIiIiNkPJr4iIiIjYjIci+U1JScFkMrFt27aCDkXug2nTpvHoo4/e8XkNGzbk22+/vQ8RiYiIyIPqnpPfqKgoOnbsmA+h3P18vr6+pKamUr169fs2r5+fHyaTKdctKirqvs1dUIKDgxkwYECBxnDx4kVGjBjByJEjrdrT09MZPnw4lStXxsnJCW9vb1q1asWiRYuwWCwAvPHGGwwdOpSsrKyCCF1ERET+hR6Kb3grVKgQ3t7e93WOTZs2cfXqVQDWr1/PE088wd69e3F3dwfA2dn5vs6fny5fvoyDg8M/Nt+lS5dwdHS8q3MXLlyIu7s7TZo0MdrOnj1L06ZNSUtL4+2336ZevXrY29uzZs0ahgwZQmhoKJ6enrRp04a+ffuyYsUK2rXTNwWJiIhIPpc9+Pn58dFHH1m11a5dm1GjRhn7JpOJr776ik6dOuHi4kLFihVZunSp1Tm7du0iIiICd3d33NzcaNasGUlJSYwaNYoZM2awZMkSY8U1Li4ux7KHNWvWUL9+fcxmMz4+PgwdOpQrV64Yx4ODg+nfvz9DhgyhSJEieHt7W8V5My8vL7y9vfH29qZIkSIAFC9e3GiLi4sjMDAQJycnypcvz+jRo63mM5lMTJ06lYiICFxcXKhSpQq//vorBw4cIDg4mMKFC9O4cWOSkpKMc0aNGkXt2rWZOnUqvr6+uLi40LlzZ9LS0qxi++qrr6hSpQpOTk5UrlyZKVOmGMeu35tvvvmGFi1a4OTkxOzZszl16hTdunWjVKlSuLi4UKNGDebOnWucFxUVxZo1a5g0aZJxr1NSUoiJicHT09Nq/sWLF2MymbLF/dVXX1GuXDmcnJyAa0lr37598fLywt3dndDQUBISEnK95wDz5s2jffv2Vm2vv/46KSkp/Pbbb/Ts2ZOqVasSEBBAv3792LZtG66ursC1P4ratm3LvHnzbjmHiIiI2I4CqfkdPXo0nTt3Zvv27bRt25bIyEhOnz4NwNGjR2nevDlms5mff/6ZLVu20Lt3b65cucLgwYPp3Lkz4eHhpKamkpqaSuPGjbONf/ToUdq2bUu9evVISEjgs88+Y9q0abz99ttW/WbMmEHhwoX57bffePfdd3nrrbf46aef7vh64uPj6dGjBy+//DK7d+9m6tSpxMTEMHbsWKt+Y8aMoUePHmzbto3KlSvz1FNP8eyzzzJs2DA2b96MxWLhxRdftDrnwIEDzJ8/n//973+sXLmS33//neeff944Pnv2bN58803Gjh1LYmIi48aNY8SIEcyYMcNqnKFDh/Lyyy+TmJhIWFgYFy9epG7duixbtoydO3fyzDPP8PTTT7Nx40YAJk2aRKNGjejXr59xr319ffN8Tw4cOMC3337LokWLjD9KnnzySU6cOMGKFSvYsmULgYGBtGzZ0vjZ52Tt2rUEBQUZ+1lZWcybN4/IyEhKliyZrb+rqyv29v/3gUb9+vWJj4/PdfzMzEzS09OtNhEREXl4FUjZQ1RUFN26dQNg3LhxTJ48mY0bNxIeHs6nn36Kh4cH8+bNMz6aDwgIMM51dnYmMzPzlmUOU6ZMwdfXl08++QSTyUTlypX5888/ee2113jzzTexs7uW89esWdOoJa1YsSKffPIJq1evpnXr1nd0PaNHj2bo0KH07NkTgPLlyzNmzBiGDBliVavaq1cvOnfuDMBrr71Go0aNGDFiBGFhYQC8/PLL9OrVy2rsixcvMnPmTEqVKgXAxx9/TLt27Zg4cSLe3t6MHDmSiRMn8vjjjwNQrlw5IwG/Hg/AgAEDjD7XDR482Pj3Sy+9xA8//MD8+fOpX78+Hh4eODo64uLiclclJZcuXWLmzJl4eXkB15LYjRs3cuLECcxmMwDvv/8+ixcvZuHChTzzzDPZxjh79ixpaWlWSe7Jkyc5c+YMlStXzlMcJUuW5MiRI2RlZRk/9xuNHz+e0aNH3/H1iYiIyIOpQJLfmjVrGv8uXLgw7u7unDhxAoBt27bRrFmze6pJTUxMpFGjRlYfxTdp0oSMjAz++OMPypQpky0OAB8fHyOOO5GQkMC6deusVnqvXr3KxYsXOX/+PC4uLtnmK1GiBAA1atSwart48SLp6elGLXGZMmWMxBegUaNGZGVlsXfvXtzc3EhKSqJPnz7069fP6HPlyhU8PDysYrxx9fR6fOPGjWP+/PkcPXqUS5cukZmZacR6r8qWLWskvnDtHmVkZFC0aFGrfhcuXLAq9bj5GGCUTQDGw2x55ezsTFZWFpmZmTnWZQ8bNoxXXnnF2E9PT7+jFW4RERF5sORr8mtnZ5ctObl8+XK2fjcntiaTyXgi/598cOxWcdyJjIwMRo8enW1lFawTtxvnu56Y59SW1xgyMjIA+PLLL2nQoIHVsUKFClntFy5c2Gr/vffeY9KkSXz00UfUqFGDwoULM2DAAC5dunTLOfP6M755voyMDHx8fIiLi8vW9+Ya4uuKFi2KyWTizJkzRpuXlxeenp7s2bPnlnFed/r0aQoXLpzrf1dms9lYiRYREZGHX74mv15eXqSmphr76enpJCcn39EYNWvWZMaMGbm+kcDR0dF460JuqlSpwrfffovFYjESynXr1uHm5kbp0qXvKJ68CAwMZO/evfj7++f72IcPH+bPP/80PvrfsGEDdnZ2VKpUiRIlSlCyZEkOHjxIZGTkHY27bt06OnToQPfu3YFrCfe+ffuoWrWq0Sene+3l5cW5c+f4+++/jQQ3L+9XDgwM5NixY9jb2+Pn55enGB0dHalatSq7d+823vNrZ2dH165dmTVrFiNHjsxW95uRkYGTk5NR97tz507q1KmTp/lERETk4ZevD7yFhoYya9Ys4uPj2bFjBz179sy2Ank7L774Iunp6XTt2pXNmzezf/9+Zs2axd69e4Frb5TYvn07e/fu5eTJkzmuOj7//PMcOXKEl156iT179rBkyRJGjhzJK6+8kmPd57168803mTlzJqNHj2bXrl0kJiYyb9483njjjXse28nJiZ49e5KQkEB8fDz9+/enc+fORh3u6NGjGT9+PJMnT2bfvn3s2LGD6OhoPvjgg1uOW7FiRX766SfWr19PYmIizz77LMePH7fq4+fnx2+//UZKSgonT54kKyuLBg0a4OLiwuuvv05SUhJz5swhJibmttfRqlUrGjVqRMeOHfnxxx9JSUlh/fr1DB8+nM2bN+d6XlhYGGvXrrVqGzt2LL6+vjRo0ICZM2eye/du9u/fz/Tp06lTp46xIg7XHka8my/IEBERkYfTPWeCWVlZxirbsGHDaNGiBREREbRr146OHTtSoUKFOxqvaNGi/Pzzz2RkZNCiRQvq1q3Ll19+aawC9+vXj0qVKhEUFISXlxfr1q3LNkapUqVYvnw5GzdupFatWvz3v/+lT58++ZKM5iQsLIzvv/+eH3/8kXr16tGwYUM+/PBDypYte89j+/v78/jjj9O2bVseffRRatasafUqs759+/LVV18RHR1NjRo1aNGiBTExMZQrV+6W477xxhsEBgYSFhZGcHAw3t7e2b48ZPDgwRQqVIiqVavi5eXF4cOHKVKkCF9//TXLly83Xo92q1fEXWcymVi+fDnNmzenV69eBAQE0LVrVw4dOmTUP+ekT58+LF++3Or1bkWKFGHDhg10796dt99+mzp16tCsWTPmzp3Le++9Z9Q7Hz16lPXr12d7iFBERERsl8lyp08Q3SQ8PBx/f38++eST/IpJ/r9Ro0axePFim//a5ieffJLAwECGDRt2R+e99tprnDlzhi+++CLP56Snp+Ph4YHvgPnYmfPn4T8REblzKRP05USSd9d/f6elpRkvDcjNXa/8njlzhu+//564uDhatWp1t8OI3NZ7771nfHHFnShevDhjxoy5DxGJiIjIg+quH3jr3bs3mzZtYtCgQXTo0CE/YxKx4ufnx0svvXTH5w0aNOg+RCMiIiIPsnsuexB5mKjsQUTk30FlD3In/pGyBxERERGRB42SXxERERGxGQXy9cYi/3Y7R4fd9mMTERERefBo5VdEREREbIaSXxERERGxGUp+RURERMRmKPkVEREREZuh5FdEREREbIbe9iCSg+ojf9CXXIjIv46++EHk3mnlV0RERERshpJfEREREbEZSn5FRERExGYo+RURERERm6HkV0RERERshpJfEREREbEZSn5FRERExGYo+bVxo0aNonbt2rfsExUVRceOHf+ReHJy6dIl/P39Wb9+/R2dt3LlSmrXrk1WVtZ9ikxEREQeNEp+byMqKgqTycR///vfbMdeeOEFTCYTUVFR/0gsFy5coEiRIhQrVozMzMx/ZE6ASZMmERMTk69j5iXpvu7zzz+nXLlyNG7c2Ko9NjaWtm3bUrRoUVxcXKhatSqDBg3i6NGjAISHh+Pg4MDs2bPzNXYRERF5cCn5zQNfX1/mzZvHhQsXjLaLFy8yZ84cypQp84/F8e2331KtWjUqV67M4sWL/7F5PTw88PT0/Mfmu5HFYuGTTz6hT58+Vu1Tp06lVatWeHt78+2337J7924+//xz0tLSmDhxotEvKiqKyZMn/9Nhi4iIyL+Ukt88CAwMxNfXl0WLFhltixYtokyZMtSpU8eq78qVK2natCmenp4ULVqUiIgIkpKSjOMzZ87E1dWV/fv3G23PP/88lStX5vz587eMY9q0aXTv3p3u3bszbdq0bMdNJhNTp04lIiICFxcXqlSpwq+//sqBAwcIDg6mcOHCNG7c2Cqe66ZOnYqvry8uLi507tyZtLQ049jNZQ9ZWVmMHz+ecuXK4ezsTK1atVi4cKFxPC4uDpPJxOrVqwkKCsLFxYXGjRuzd+9eAGJiYhg9ejQJCQmYTCZMJlOuK8tbtmwhKSmJdu3+7ys9//jjD/r370///v2ZPn06wcHB+Pn50bx5c7766ivefPNNo2/79u3ZvHlzjtcsIiIitkfJbx717t2b6OhoY3/69On06tUrW7+///6bV155hc2bN7N69Wrs7Ozo1KmTUXfao0cP2rZtS2RkJFeuXGHZsmV89dVXzJ49GxcXl1znT0pK4tdff6Vz58507tyZ+Ph4Dh06lK3fmDFj6NGjB9u2baNy5co89dRTPPvsswwbNozNmzdjsVh48cUXrc45cOAA8+fP53//+x8rV67k999/5/nnn881lvHjxzNz5kw+//xzdu3axcCBA+nevTtr1qyx6jd8+HAmTpzI5s2bsbe3p3fv3gB06dKFQYMGUa1aNVJTU0lNTaVLly45zhUfH09AQABubm5G24IFC7h06RJDhgzJ8ZwbV6nLlClDiRIliI+Pz7FvZmYm6enpVpuIiIg8vOwLOoAHRffu3Rk2bJiRcK5bt4558+YRFxdn1e+JJ56w2p8+fTpeXl7s3r2b6tWrA9dWWWvWrEn//v1ZtGgRo0aNom7durecf/r06bRp04ZHHnkEgLCwMKKjoxk1apRVv169etG5c2cAXnvtNRo1asSIESMICwsD4OWXX86WtF+8eJGZM2dSqlQpAD7++GPatWvHxIkT8fb2tuqbmZnJuHHjWLVqFY0aNQKgfPnyrF27lqlTp9KiRQuj79ixY439oUOH0q5dOy5evIizszOurq7Y29tnG/9mhw4domTJklZt+/fvx93dHR8fn1uee13JkiVz/EMBriXyo0ePztM4IiIi8uDTym8eeXl50a5dO2JiYoiOjqZdu3YUK1YsW7/9+/fTrVs3ypcvj7u7O35+fgAcPnzY6PPII48wbdo0PvvsMypUqMDQoUNvOffVq1eZMWMG3bt3N9q6d+9OTExMtjcZ1KxZ0/h3iRIlAKhRo4ZV28WLF61WOMuUKWMkvgCNGjUiKyvLKFO40YEDBzh//jytW7fG1dXV2GbOnJmttODGWK4nqidOnLjltd7swoULODk5WbVZLBZMJlOex3B2ds61pGTYsGGkpaUZ25EjR+4oPhEREXmwaOX3DvTu3dsoGfj0009z7NO+fXvKli3Ll19+ScmSJcnKyqJ69epcunTJqt8vv/xCoUKFSE1N5e+//7b6WP9mP/zwA0ePHs1WGnD16lVWr15N69atjTYHBwfj39cTxJza7vb1XxkZGQAsW7bMKmEGMJvNVvv5MW+xYsXYsWOHVVtAQABpaWmkpqbmafX39OnTeHl55XjMbDZni1tEREQeXlr5vQPh4eFcunSJy5cvG2UENzp16hR79+7ljTfeoGXLllSpUoUzZ85k67d+/Xreeecd/ve//+Hq6pqtBvdm06ZNo2vXrmzbts1q69q1a44Pvt2pw4cP8+effxr7GzZswM7OjkqVKmXrW7VqVcxmM4cPH8bf399q8/X1zfOcjo6OXL169bb96tSpw549e7BYLEbbf/7zHxwdHXn33XdzPOfs2bPGvy9evEhSUlK2BxNFRETENmnl9w4UKlSIxMRE4983e+SRRyhatChffPEFPj4+HD58OFtJw7lz53j66afp378/bdq0oXTp0tSrV4/27dvzn//8J9uYf/31F//73/9YunSpUTN8XY8ePejUqROnT5+mSJEid31dTk5O9OzZk/fff5/09HT69+9P586dc6zHdXNzY/DgwQwcOJCsrCyaNm1KWloa69atw93dnZ49e+ZpTj8/P5KTk9m2bRulS5fGzc0txxXYkJAQMjIy2LVrl3H9vr6+fPjhh7z44oukp6fTo0cP/Pz8+OOPP4y3aVx/3dmGDRswm81GfbKIiIjYNq383iF3d3fc3d1zPGZnZ8e8efPYsmUL1atXZ+DAgbz33ntWfV5++WUKFy7MuHHjgGv1uOPGjePZZ581vpzhRjNnzqRw4cK0bNky27GWLVvi7OzM119/fU/X5O/vz+OPP07btm159NFHqVmzJlOmTMm1/5gxYxgxYgTjx4+nSpUqhIeHs2zZMsqVK5fnOZ944gnCw8MJCQnBy8uLuXPn5tivaNGidOrUKdsXVTz//PP8+OOPHD16lE6dOlG5cmX69u2Lu7s7gwcPNvrNnTuXyMjIW75JQ0RERGyHyXLj58ki/0Lbt2+ndevWJCUl4erqmufzTp48SaVKldi8eXOeE/P09HQ8PDzwHTAfO7MSZhH5d0mZ0O72nURs0PXf32lpabkuUl6nlV/516tZsybvvPMOycnJd3ReSkoKU6ZMuaMVaREREXm4qeZXHghRUVF3fE5QUBBBQUH5H4yIiIg8sLTyKyIiIiI2Q8mviIiIiNgMJb8iIiIiYjNU8yuSg52jw277tKiIiIg8eLTyKyIiIiI2Q8mviIiIiNgMJb8iIiIiYjOU/IqIiIiIzVDyKyIiIiI2Q8mviIiIiNgMvepMJAfVR/6AndmloMMQkTxImdCuoEMQkQeIVn5FRERExGYo+RURERERm6HkV0RERERshpJfEREREbEZSn5FRERExGYo+RURERERm6Hk9wbHjh2jdevWFC5cGE9Pz1zb7oeYmJj7On5BGDFiBM8880yBzT906FBeeumlAptfRERE/n1sJvmNiorCZDJl28LDw40+H374IampqWzbto19+/bl2nav/Pz8+Oijj6zaunTpkm/j5yS367+++fn5ARAcHMyAAQOynf/ss89SqFAhFixYkKf5jh07xqRJkxg+fHi29pdeeony5ctjNpvx9fWlffv2rF69OtsY5cqV4/vvv8fBwYF58+ZZHevatSsmk4mUlBSrdj8/P0aMGAHA4MGDmTFjBgcPHsxTzCIiIvLws5nkFyA8PJzU1FSrbe7cucbxpKQk6tatS8WKFSlevHiubfeDs7PzfR1/0qRJVtcNEB0dbexv2rQp13PPnz/PvHnzGDJkCNOnT8/TfF999RWNGzembNmyRltKSgp169bl559/5r333mPHjh2sXLmSkJAQXnjhBavzt2/fzpkzZwgLCyMoKIi4uDir43Fxcfj6+lq1Jycnc+jQIUJDQwEoVqwYYWFhfPbZZ3mKWURERB5+NpX8ms1mvL29rbZHHnkEuLZi+O233zJz5kxMJhNRUVE5tgGcPXuWvn374uXlhbu7O6GhoSQkJFjN9b///Y969erh5OREsWLF6NSpE3BtZfXQoUMMHDjQWHUF67KHffv2YTKZ2LNnj9WYH374IRUqVDD2d+7cSZs2bXB1daVEiRI8/fTTnDx5Msdr9/DwsLpuAE9PT2Pfy8sr1/u2YMECqlatytChQ/nll184cuTIbe/1vHnzaN++vVXb888/j8lkYuPGjTzxxBMEBARQrVo1XnnlFTZs2GDVd8mSJYSHh+Pg4EBISIhVkpuYmMjFixd57rnnrNrj4uIwm800atTIaGvfvn22VWMRERGxXTaV/N7Kpk2bCA8Pp3PnzqSmpjJp0qQc2wCefPJJTpw4wYoVK9iyZQuBgYG0bNmS06dPA7Bs2TI6depE27Zt+f3331m9ejX169cHYNGiRZQuXZq33nrLahX2RgEBAQQFBTF79myr9tmzZ/PUU08B1xLw0NBQ6tSpw+bNm1m5ciXHjx+nc+fO+X5vpk2bRvfu3fHw8KBNmzbExMTcsv/p06fZvXs3QUFBVm0rV67khRdeoHDhwtnOubneeenSpXTo0AGAkJAQ9u7da9yr2NhYmjZtSmhoqFXyGxsbS6NGjXBycjLa6tevzx9//JGtPOK6zMxM0tPTrTYRERF5eNlU8vv999/j6upqtY0bNw4ALy8vzGYzzs7OeHt74+HhkWPb2rVr2bhxIwsWLCAoKIiKFSvy/vvv4+npycKFCwEYO3YsXbt2ZfTo0VSpUoVatWoxbNgwAIoUKUKhQoVwc3OzWoW9WWRkpFVJxr59+9iyZQuRkZEAfPLJJ9SpU4dx48ZRuXJl6tSpw/Tp04mNjc3X2uH9+/ezYcMGunTpAkD37t2Jjo7GYrHkes7hw4exWCyULFnSaDtw4AAWi4XKlSvfds6jR4+yfft22rRpA0CTJk1wdHQ0Et24uDhatGhB3bp1OXnyJMnJyQCsWbOGkJAQq7Gux3Do0KEc5xo/fjweHh7G5uvre9v4RERE5MFlU8lvSEgI27Zts9r++9//3tEYCQkJZGRkULRoUaskOjk5maSkJAC2bdtGy5Yt7ynWrl27kpKSYpQDzJ49m8DAQCN5TEhIIDY21iqG68eux5Efpk+fTlhYGMWKFQOgbdu2pKWl8fPPP+d6zoULFwCsVmBvlSzfbOnSpTRt2tRYDXZxcaFevXpG8rtmzRqCg4Oxt7encePGxMXFcfDgQQ4fPpwt+XV2dgau1S3nZNiwYaSlpRlbXko6RERE5MFlX9AB/JMKFy6Mv7//PY2RkZGBj49Ptgew4P8+ur+ecN0Lb29vQkNDmTNnDg0bNmTOnDk899xzVnG0b9+ed955J9u5Pj4+9zw/wNWrV5kxYwbHjh3D3t7eqn369Om5JvjXE+UzZ84YtcQVK1bMsY45J0uXLuWxxx6zagsJCeGbb75h165dXLhwgcDAQABatGhBbGwsWVlZuLi40KBBA6vzrpei5FbTbDabMZvNt41JREREHg42tfKbHwIDA41k0N/f32q7nvTVrFkzx1d3Xefo6MjVq1dvO1dkZCTffPMNv/76KwcPHqRr165WcezatQs/P79sceRUU3s3li9fzrlz5/j999+tVsvnzp3LokWLOHv2bI7nVahQAXd3d3bv3m20FSlShLCwMD799FP+/vvvbOdcHysjI4PY2Fij3ve6kJAQ9u/fz5w5c2jatCmFChUCoHnz5qxZs4a4uDijPOJGO3fuxMHBgWrVqt3DnRAREZGHhU0lv5mZmRw7dsxqy+3tCLlp1aoVjRo1omPHjvz444+kpKSwfv16hg8fzubNmwEYOXIkc+fOZeTIkSQmJrJjxw6rFVo/Pz9++eUXjh49esv5H3/8cc6dO8dzzz1HSEiIVQ3tCy+8wOnTp+nWrRubNm0iKSmJH374gV69euUpsc6LadOm0a5dO2rVqkX16tWNrXPnznh6emZ7IO86Ozs7WrVqxdq1a63aP/30U65evUr9+vX59ttv2b9/P4mJiUyePNl4Q8PKlSsJCAgw3jt8XePGjTGbzXz88ce0aNHCaK9fvz4nTpxgyZIl2UoeAOLj42nWrFm+rMaLiIjIg8+mkt+VK1fi4+NjtTVt2vSOxjCZTCxfvpzmzZvTq1cvAgIC6Nq1K4cOHaJEiRLAtdeZLViwgKVLl1K7dm1CQ0PZuHGjMcZbb71FSkoKFSpUuOUrxtzc3Gjfvj0JCQnGg27XlSxZknXr1nH16lUeffRRatSowYABA/D09MTO7u5/rFlZWdjb23P8+HGWLVvGE088ka2PnZ0dnTp1Ytq0abmO07dvX+bNm0dWVpbRVr58ebZu3UpISAiDBg2ievXqtG7dmtWrVxvv4l2yZEm2kge4Vj/csGFDzp07R3BwsNFuNpuN9pyS33nz5tGvX787uQUiIiLyEDNZ7uRJJHnoVa5cmb59+zJ48OB7GsdisdCgQQMGDhxIt27d8nTOlStXKFGiBCtWrDBeDXcvVqxYwaBBg9i+fbtVzfKtpKenX3vrw4D52Jld7jkGEbn/Uia0K+gQRKSAXf/9nZaWhru7+y372tTKr+TuxIkTzJgxg717997zmyrg2gr5F198wZUrV/J8zunTpxk4cCD16tW75/kB/v77b6Kjo/Oc+IqIiMjDTyu/Alx7gO7MmTO88sorvPTSSwUdToHRyq/Ig0crvyJyJyu/WhITALZu3VrQIYiIiIjcdyp7EBERERGboeRXRERERGyGyh5EcrBzdNhta4ZERETkwaOVXxERERGxGUp+RURERMRmKPkVEREREZuh5FdEREREbIaSXxERERGxGUp+RURERMRm6FVnIjmoPvIHfb2xPND0lb8iIjnTyq+IiIiI2AwlvyIiIiJiM5T8ioiIiIjNUPIrIiIiIjZDya+IiIiI2AwlvyIiIiJiM5T8FqC4uDhMJhNnz54t6FDyzahRo6hdu/Y9jXHp0iX8/f1Zv379PY2zcuVKateuTVZW1j2NIyIiIg8PJb83iYqKwmQyYTKZcHBwoESJErRu3Zrp06fnexLVuHFjUlNT8fDwyNdxb5ScnMxTTz1FyZIlcXJyonTp0nTo0IE9e/YAkJKSgslkYtu2bXc8tslkYvHixVZtgwcPZvXq1fcU8+eff065cuVo3LgxAA0bNuS///1vtj4mk4mYmBir9qioKJo1awZAeHg4Dg4OzJ49+57iERERkYeHkt8chIeHk5qaSkpKCitWrCAkJISXX36ZiIgIrly5km/zODo64u3tjclkyrcxb3T58mVat25NWloaixYtYu/evXzzzTfUqFHjvq02u7q6UrRo0bs+32Kx8Mknn9CnTx+jLSQkhLi4OKt+sbGx+Pr6ZmuPi4sjNDTU2I+KimLy5Ml3HY+IiIg8XJT85sBsNuPt7U2pUqUIDAzk9ddfZ8mSJaxYscJqpfHs2bP07dsXLy8v3N3dCQ0NJSEhAYB9+/ZhMpmMFdbrPvzwQypUqADkXPawbt06goODcXFx4ZFHHiEsLIwzZ84AkJWVxfjx4ylXrhzOzs7UqlWLhQsX5nodu3btIikpiSlTptCwYUPKli1LkyZNePvtt2nYsCEA5cqVA6BOnTqYTCaCg4MB2LRpE61bt6ZYsWJ4eHjQokULtm7daozt5+cHQKdOnTCZTMZ+TmUP06dPp1q1apjNZnx8fHjxxRdzjXnLli0kJSXRrt3/fTtVSEgIe/fu5dixY0bbmjVrGDp0qFXym5yczKFDhwgJCTHa2rdvz+bNm0lKSsp1ThEREbEdSn7zKDQ0lFq1arFo0SKj7cknn+TEiROsWLGCLVu2EBgYSMuWLTl9+jQBAQEEBQVl+8h99uzZPPXUUznOsW3bNlq2bEnVqlX59ddfWbt2Le3bt+fq1asAjB8/npkzZ/L555+za9cuBg4cSPfu3VmzZk2O43l5eWFnZ8fChQuNMW62ceNGAFatWkVqaqpxfefOnaNnz56sXbuWDRs2ULFiRdq2bcu5c+eAa8kxQHR0NKmpqcb+zT777DNeeOEFnnnmGXbs2MHSpUvx9/fPsS9AfHw8AQEBuLm5GW1NmjTBwcGB2NhYAHbv3s2FCxfo06cPp06dIjk5Gbi2Guzk5ESjRo2Mc8uUKUOJEiWIj4/Pcb7MzEzS09OtNhEREXl42Rd0AA+SypUrs337dgDWrl3Lxo0bOXHiBGazGYD333+fxYsXs3DhQp555hkiIyP55JNPGDNmDHBtNXjLli18/fXXOY7/7rvvEhQUxJQpU4y2atWqAdeStHHjxrFq1SojuStfvjxr165l6tSptGjRItt4pUqVYvLkyQwZMoTRo0cTFBRESEgIkZGRlC9fHriWIAMULVoUb29v49wbSwcAvvjiCzw9PVmzZg0RERHGeZ6enlbn3eztt99m0KBBvPzyy0ZbvXr1cu1/6NAhSpYsadVWuHBh6tevT1xcHN26dSMuLo6mTZtiNptp3LgxcXFxlCtXjri4OBo1amT8PK4rWbIkhw4dynG+8ePHM3r06FzjERERkYeLVn7vgMViMepzExISyMjIoGjRori6uhpbcnKy8RF7165dSUlJYcOGDcC1Vd/AwEAqV66c4/jXV35zcuDAAc6fP0/r1q2t5ps5c+YtP9J/4YUXOHbsGLNnz6ZRo0YsWLCAatWq8dNPP93yWo8fP06/fv2oWLEiHh4euLu7k5GRweHDh297n647ceIEf/75Z67XlJMLFy7g5OSUrT04ONgocYiLizPKM1q0aGHVfmPJw3XOzs6cP38+x/mGDRtGWlqasR05ciTPsYqIiMiDRyu/dyAxMdGokc3IyMDHxyfbA1dwbTUUwNvbm9DQUObMmUPDhg2ZM2cOzz33XK7jOzs753osIyMDgGXLllGqVCmrYzevdN7Mzc2N9u3b0759e95++23CwsJ4++23ad26da7n9OzZk1OnTjFp0iTKli2L2WymUaNGXLp06ZZz5fV6clOsWDF27NiRrT0kJISxY8dy9OhR4uLiGDx4MHAt+Z06dSpJSUkcOXIk24o1wOnTp42V6puZzebb3j8RERF5eGjlN49+/vlnduzYwRNPPAFAYGAgx44dw97eHn9/f6utWLFixnmRkZF88803/Prrrxw8eJCuXbvmOkfNmjVzfU1Y1apVMZvNHD58ONt8vr6+eb4Ok8lE5cqV+fvvv4Frb5wAstUEr1u3jv79+9O2bVvjYbWTJ09a9XFwcMi1lhiuJd1+fn539OqzOnXqsGfPHiwWi1V748aNcXR0ZMqUKVy8eJG6desC10oo/vrrL6ZPn26UR9zo4sWLJCUlUadOnTzHICIiIg8vJb85yMzM5NixYxw9epStW7cybtw4OnToQEREBD169ACgVatWNGrUiI4dO/Ljjz+SkpLC+vXrGT58OJs3bzbGevzxxzl37hzPPfccISEh2epZbzRs2DA2bdrE888/z/bt29mzZw+fffYZJ0+exM3NjcGDBzNw4EBmzJhBUlISW7du5eOPP2bGjBk5jrdt2zY6dOjAwoUL2b17NwcOHGDatGlMnz6dDh06AFC8eHGcnZ1ZuXIlx48fJy0tDYCKFSsya9YsEhMT+e2334iMjMy2kns9sT127JjxRoqbjRo1iokTJzJ58mT2799vxJybkJAQMjIy2LVrl1W7s7MzDRs25OOPP6ZJkyYUKlQIuJa839ju4OBgdd6GDRuMVWsRERERJb85WLlyJT4+Pvj5+REeHk5sbCyTJ09myZIlRtJlMplYvnw5zZs3p1evXgQEBNC1a1cOHTpEiRIljLGulxwkJCQQGRl5y3kDAgL48ccfSUhIoH79+jRq1IglS5Zgb3+tOmXMmDGMGDGC8ePHU6VKFcLDw1m2bJlRinGz0qVL4+fnx+jRo2nQoAGBgYFMmjSJ0aNHM3z4cADs7e2ZPHkyU6dOpWTJkkZSPG3aNM6cOUNgYCBPP/00/fv3p3jx4lbjT5w4kZ9++glfX99cV1Z79uzJRx99xJQpU6hWrRoRERHs378/13tQtGhROnXqlOMXU4SEhHDu3Dmj3ve6Fi1acO7cuRzrfefOnUtkZCQuLi65zikiIiK2w2S5+fNlkQK2fft2WrduTVJSEq6urnc9zsmTJ6lUqRKbN2/O9Q+Em6Wnp+Ph4YHvgPnYmZUwy4MrZUK723cSEXlIXP/9nZaWhru7+y37auVX/nVq1qzJO++8Y7y/926lpKQwZcqUPCe+IiIi8vDT2x7kXykqKuqexwgKCiIoKOjegxEREZGHhlZ+RURERMRmKPkVEREREZuh5FdEREREbIaSXxERERGxGXrgTSQHO0eH3fZVKSIiIvLg0cqviIiIiNgMJb8iIiIiYjOU/IqIiIiIzVDyKyIiIiI2Q8mviIiIiNgMve1BJAfVR/6AndmloMOQfJYyoV1BhyAiIgVMK78iIiIiYjOU/IqIiIiIzVDyKyIiIiI2Q8mviIiIiNgMJb8iIiIiYjOU/IqIiIiIzVDyK/nKz8+Pjz766J7GWL16NVWqVOHq1av3NE7Xrl2ZOHHiPY0hIiIiDxclv/8SUVFRmEwmTCYTDg4OlChRgtatWzN9+nSysrIKOrw827RpE88888w9jTFkyBDeeOMNChUqxJ49ezCZTGzYsMGqT8OGDXFycuLixYtG28WLF3FycmLatGkAvPHGG4wdO5a0tLR7ikdEREQeHkp+/0XCw8NJTU0lJSWFFStWEBISwssvv0xERARXrlwp6PDyxMvLCxeXu/9yiLVr15KUlMQTTzwBQOXKlfH29iYuLs7oc+7cObZu3YqXl5dVUvzrr7+SmZlJaGgoANWrV6dChQp8/fXXdx2PiIiIPFyU/P6LmM1mvL29KVWqFIGBgbz++ussWbKEFStWEBMTA0Dv3r2JiIiwOu/y5csUL17cWPEMDg6mf//+DBkyhCJFiuDt7c2oUaOszvnggw+oUaMGhQsXxtfXl+eff56MjAzjeExMDJ6ennz//fdUqlQJFxcX/vOf/3D+/HlmzJiBn58fjzzyCP3797cqT7i57OHs2bM8++yzlChRAicnJ6pXr87333+f6z2YN28erVu3xsnJyWgLCQmxSn7Xrl1LQEAA7du3t2qPi4ujbNmylCtXzmhr37498+bNy3U+ERERsS1Kfv/lQkNDqVWrFosWLQKgb9++rFy5ktTUVKPP999/z/nz5+nSpYvRNmPGDAoXLsxvv/3Gu+++y1tvvcVPP/1kHLezs2Py5Mns2rWLGTNm8PPPPzNkyBCruc+fP8/kyZOZN28eK1euJC4ujk6dOrF8+XKWL1/OrFmzmDp1KgsXLswx9qysLNq0acO6dev4+uuv2b17NxMmTKBQoUK5Xm98fDxBQUFWbSEhIaxdu9ZY/Y6NjSU4OJgWLVoQGxtr9IuNjSUkJMTq3Pr167Nx40YyMzNznC8zM5P09HSrTURERB5eSn4fAJUrVyYlJQWAxo0bU6lSJWbNmmUcj46O5sknn8TV1dVoq1mzJiNHjqRixYr06NGDoKAgVq9ebRwfMGAAISEh+Pn5ERoayttvv838+fOt5r18+TKfffYZderUoXnz5vznP/9h7dq1TJs2japVqxIREUFISIhVAnqjVatWsXHjRhYtWkTr1q0pX748ERERtGnTJtdrPXToECVLlrRqCwkJ4e+//2bTpk3AtRXeFi1a0Lx5c3777TcuXrzIhQsX2LhxY7bkt2TJkly6dIljx47lON/48ePx8PAwNl9f31xjExERkQefkt8HgMViwWQyGft9+/YlOjoagOPHj7NixQp69+5tdU7NmjWt9n18fDhx4oSxv2rVKlq2bEmpUqVwc3Pj6aef5tSpU5w/f97o4+LiQoUKFYz9EiVK4OfnZ5VklyhRwmrcG23bto3SpUsTEBCQ52u9cOGCVckDgL+/P6VLlyYuLo709HR+//13WrRogY+PD2XKlOHXX3816n1vTn6dnZ0BrK7rRsOGDSMtLc3Yjhw5kudYRURE5MGj5PcBkJiYaFXH2qNHDw4ePMivv/7K119/Tbly5WjWrJnVOQ4ODlb7JpPJeGtESkoKERER1KxZk2+//ZYtW7bw6aefAnDp0qVbjnGrcW92PfG8E8WKFePMmTPZ2oODg4mNjSU+Pp6KFStSvHhxAKP0ITY2Fn9//2wrt6dPnwauPYiXE7PZjLu7u9UmIiIiDy/7gg5Abu3nn39mx44dDBw40GgrWrQoHTt2JDo6ml9//ZVevXrd0ZhbtmwhKyuLiRMnYmd37e+fm0se8kPNmjX5448/2LdvX55Xf+vUqcPu3buztYeEhNC/f3+qVq1KcHCw0d68eXO+/PJLLBZLtlVfgJ07d1K6dGmKFSt219chIiIiDw+t/P6LZGZmcuzYMY4ePcrWrVsZN24cHTp0ICIigh49elj17du3LzNmzCAxMZGePXve0Tz+/v5cvnyZjz/+mIMHDzJr1iw+//zz/LwUAKMu94knnuCnn34iOTmZFStWsHLlylzPCQsLY+3atdnar9f9Tp8+nRYtWljN8dtvv+VY7wvXHqB79NFH8+eCRERE5IGn5PdfZOXKlfj4+ODn50d4eDixsbFMnjyZJUuWZHtDQqtWrfDx8SEsLCzbA2K3U6tWLT744APeeecdqlevzuzZsxk/fnx+Xorh22+/pV69enTr1o2qVasyZMiQW35zW2RkJLt27WLv3r1W7eXKlaNs2bKcO3fOKvktU6aM8VDbjSvCcO1LLxYvXky/fv3y9ZpERETkwWWyWCyWgg5C7lxGRgalSpUiOjqaxx9/vKDDyVevvvoq6enpTJ069Z7G+eyzz/juu+/48ccf83xOenr6tbc+DJiPnfnuv6xD/p1SJrQr6BBEROQ+uP77Oy0t7bbP72jl9wGTlZXFiRMnGDNmDJ6enjz22GMFHVK+Gz58OGXLlr3nr3V2cHDg448/zqeoRERE5GGgB94eMIcPH6ZcuXKULl2amJgY7O0fvh+hp6cnr7/++j2P07dv33yIRkRERB4mD1/m9JDz8/NDlSoiIiIid0dlDyIiIiJiM5T8ioiIiIjNUPIrIiIiIjZDNb8iOdg5OkxfdSwiIvIQ0sqviIiIiNgMJb8iIiIiYjOU/IqIiIiIzVDyKyIiIiI2Q8mviIiIiNgMve1BJAfVR/6AndmloMP4R6RMaFfQIYiIiPxjtPIrIiIiIjZDya+IiIiI2AwlvyIiIiJiM5T8ioiIiIjNUPIrIiIiIjZDya+IiIiI2Awlv/nAZDKxePHigg6jwPn5+fHRRx/d8zh79+7F29ubc+fO3dM4Q4cO5aWXXrrneEREROThcUfJb1RUFCaTCZPJhKOjI/7+/rz11ltcuXLlfsWXL+Li4oy4TSYTzs7OVKtWjS+++KKgQ8tVcHAwAwYMyFM/k8nEhAkTsh1r164dJpOJUaNG5X+AOdi0aRPPPPPMPY8zbNgwXnrpJdzc3MjIyMDBwYF58+ZZ9enatSsmk4mUlBSrdj8/P0aMGAHA4MGDmTFjBgcPHrznmEREROThcMcrv+Hh4aSmprJ//34GDRrEqFGjeO+99+5HbHfs0qVLtzy+d+9eUlNT2b17N88++yzPPfccq1ev/oeiu398fX2JiYmxajt69CirV6/Gx8fnnsa2WCx5/uPGy8sLF5d7+2KIw4cP8/333xMVFQWAq6srQUFBxMXFWfWLi4vD19fXqj05OZlDhw4RGhoKQLFixQgLC+Ozzz67p5hERETk4XHHya/ZbMbb25uyZcvy3HPP0apVK5YuXQrAmTNn6NGjB4888gguLi60adOG/fv3A9eSKC8vLxYuXGiMVbt2bavkbO3atZjNZs6fPw/A2bNn6du3L15eXri7uxMaGkpCQoLRf9SoUdSuXZuvvvqKcuXK4eTkdMvYixcvjre3N+XKlaN///6UK1eOrVu3Gsdz+ti+du3aViun+/fvp3nz5jg5OVG1alV++umnbPOsX7+e2rVr4+TkRFBQEIsXL8ZkMrFt2zajz86dO2nTpg2urq6UKFGCp59+mpMnTwLXVtjXrFnDpEmTjNXqm1c4bxQREcHJkydZt26d0TZjxgweffRRihcvbtV31qxZBAUF4ebmhre3N0899RQnTpwwjl9fJV+xYgV169bFbDazdu1azp07R2RkJIULF8bHx4cPP/ww2+r0zffPZDLx1Vdf0alTJ1xcXKhYsaLx30pu5s+fT61atShVqpTRFhISYpXkJiYmcvHiRZ577jmr9ri4OMxmM40aNTLa2rdvn23VWERERGzXPdf8Ojs7GyuuUVFRbN68maVLl/Lrr79isVho27Ytly9fxmQy0bx5cyNZOXPmDImJiVy4cIE9e/YAsGbNGurVq2esHj755JOcOHGCFStWsGXLFgIDA2nZsiWnT5825j9w4ADffvstixYtskoub8VisbBy5UoOHz5MgwYN8nytWVlZPP744zg6OvLbb7/x+eef89prr1n1SU9Pp3379tSoUYOtW7cyZsyYbH3Onj1LaGgoderUYfPmzaxcuZLjx4/TuXNnACZNmkSjRo3o168fqamppKam4uvrm2tcjo6OREZGEh0dbbTFxMTQu3fvbH0vX77MmDFjSEhIYPHixaSkpBirrDcaOnQoEyZMIDExkZo1a/LKK6+wbt06li5dyk8//UR8fLzVHw65GT16NJ07d2b79u20bduWyMhIq5/fzeLj4wkKCrJqCwkJMVbtAWJjY2natCmhoaFWyW9sbCyNGjWy+iOofv36/PHHH7n+8ZCZmUl6errVJiIiIg+vu05+LRYLq1at4ocffiA0NJT9+/ezdOlSvvrqK5o1a0atWrWYPXs2R48eNR4GCw4ONpKVX375hTp16li1xcXF0aJFC+DaKvDGjRtZsGABQUFBVKxYkffffx9PT0+r1eNLly4xc+ZM6tSpQ82aNW8Zc+nSpXF1dcXR0ZF27doxcuRImjdvnudrXrVqFXv27GHmzJnUqlWL5s2bM27cOKs+c+bMwWQy8eWXX1K1alXatGnDq6++atXnk08+oU6dOowbN47KlStTp04dpk+fTmxsLPv27cPDwwNHR0dcXFzw9vbG29ubQoUK3TK23r17M3/+fP7++29++eUX0tLSiIiIyLFfmzZtKF++PA0bNmTy5MmsWLGCjIwMq35vvfUWrVu3pkKFCjg4ODBjxgzef/99WrZsSfXq1YmOjubq1au3vWdRUVF069YNf39/xo0bR0ZGBhs3bsy1/6FDhyhZsqRVW5MmTXB0dMz230ndunU5efIkycnJwLU/nkJCQqzOvT7WoUOHcpxv/PjxeHh4GNut/sgQERGRB98dJ7/ff/89rq6uODk50aZNG7p06cKoUaNITEzE3t7eaiW1aNGiVKpUicTERABatGjB7t27+euvv1izZg3BwcFG8nv58mXWr19PcHAwAAkJCWRkZFC0aFFcXV2NLTk5maSkJGOOsmXL4uXllafY4+Pj2bZtG9u2beOrr75i3Lhxd1QPmpiYiK+vr1VyduNH7HCtrrhmzZrZVh9vlJCQQGxsrNV1Va5cGcDq2u5ErVq1qFixIgsXLmT69Ok8/fTT2NvbZ+u3ZcsW2rdvT5kyZXBzczP+2Dh8+LBVvxtXXw8ePMjly5etrsPDw4NKlSrdNq4b/yApXLgw7u7uVmUWN7tw4UK28hUXFxfq1atnJL/X/9uxt7encePGxMXFcfDgQQ4fPpwt+XV2dgYwSmluNmzYMNLS0oztyJEjt70mEREReXBlz45uIyQkhM8++wxHR0dKliyZY4KVmxo1alCkSBHWrFnDmjVrGDt2LN7e3rzzzjts2rSJy5cv07hxYwAyMjLw8fHJ9qATgKenp/HvwoUL53n+cuXKGedWq1aN3377jbFjx/Lcc88BYGdnh8VisTrn8uXLeR4/rzIyMmjfvj3vvPNOtmP38oBa7969+fTTT9m9e3eOq6t///03YWFhhIWFMXv2bLy8vDh8+DBhYWHZHha8k/t6Kw4ODlb7JpOJrKysXPsXK1aMM2fOZGsPCQnhm2++YdeuXVy4cIHAwEDg2h9UsbGxZGVl4eLikq2M5XqJRW5/IJnNZsxm8x1dk4iIiDy47njlt3Dhwvj7+1OmTBmrxLdKlSpcuXKF3377zWg7deoUe/fupWrVqsC1xKdZs2YsWbKEXbt20bRpU2rWrElmZiZTp04lKCjISLoCAwM5duwY9vb2+Pv7W23FihW71+sGoFChQly4cMHY9/LyMupK4Vr97vWP1K9f45EjR6z6bNiwwWrMSpUqsWPHDjIzM422TZs2WfUJDAxk165d+Pn5Zbu269fv6OiYp7KCGz311FPs2LGD6tWrG/f8Rnv27OHUqVNMmDCBZs2aUbly5Vuuwl5Xvnx5HBwcrK4jLS2Nffv23VF8eVGnTh12796drT0kJIT9+/czZ84cmjZtapSBNG/enDVr1hAXF2eUR9xo586dODg4UK1atXyPVURERB48+fYlFxUrVqRDhw7069ePtWvXkpCQQPfu3SlVqhQdOnQw+gUHBzN37lxq166Nq6srdnZ2NG/enNmzZxsfwQO0atWKRo0a0bFjR3788UdSUlJYv349w4cPZ/PmzXcV44kTJzh27BiHDh1iwYIFzJo1yyq20NBQZs2aRXx8PDt27KBnz55WtbatWrUiICCAnj17kpCQQHx8PMOHD7ea46mnniIrK4tnnnmGxMREfvjhB95//33gWvIP8MILL3D69Gm6devGpk2bSEpK4ocffqBXr15Gwuvn58dvv/1GSkoKJ0+evOVq6XWPPPIIqampub6+rUyZMjg6OvLxxx9z8OBBli5dypgxY247rpubGz179uTVV18lNjaWXbt20adPH+zs7Ixryi9hYWH8+uuv2RL/xo0bYzab+fjjj63+O6lfvz4nTpxgyZIl2Uoe4FqpS7NmzYzyBxEREbFt+foNb9HR0dStW5eIiAgaNWqExWJh+fLlVh99t2jRgqtXrxq1vXAtIb65zWQysXz5cpo3b06vXr0ICAiga9euHDp0iBIlStxVfJUqVcLHxwd/f39ee+01nn32WT7++GPj+LBhw2jRogURERG0a9eOjh07UqFCBeO4nZ0d3333HRcuXKB+/fr07duXsWPHWs3h7u7O//73P7Zt20bt2rUZPnw4b775JoBRy1qyZEnWrVvH1atXefTRR6lRowYDBgzA09MTO7trP5LBgwdTqFAhqlatapQn5IWnp2euJQteXl7ExMSwYMECqlatyoQJE4zE/HY++OADGjVqREREBK1ataJJkyZUqVLltq+Xu1Nt2rTB3t6eVatWWbU7OTnRsGFDzp07Z/XfidlsNtpzSn7nzZtHv3798jVGEREReXCZLDcXuUq+mz17Nr169SItLe2hWYH8+++/KVWqFBMnTqRPnz75Ovann37K0qVL+eGHH+5pnBUrVjBo0CC2b9+e59r09PT0a299GDAfO/O9fWHHgyJlQruCDkFEROSeXP/9nZaWhru7+y373vEDb3J7M2fOpHz58pQqVYqEhARee+01Onfu/EAnvr///jt79uyhfv36pKWl8dZbbwFYlY3kl2effZazZ89y7tw53Nzc7nqcv//+m+jo6Dt6KFNEREQebsoK7oNjx47x5ptvcuzYMXx8fHjyySezlUc8iN5//3327t2Lo6MjdevWJT4+Pt8ePryRvb19tlrqu/Gf//wnH6IRERGRh4nKHkRuoLIHERGRB8+dlD3k6wNvIiIiIiL/Zkp+RURERMRmKPkVEREREZuhB95EcrBzdNhta4ZERETkwaOVXxERERGxGUp+RURERMRmKPkVEREREZuh5FdEREREbIaSXxERERGxGUp+RURERMRmKPkVEREREZuh5FdEREREbIaSXxERERGxGUp+RURERMRmKPkVEREREZuh5FdEREREbMa/MvmNiYnB09OzoMOwWcHBwQwYMKDA5r906RL+/v6sX7/+nsZZuXIltWvXJisrK58iExERkQfdHSW/UVFRmEwmTCYTDg4OlChRgtatWzN9+vR8TTC6dOnCvn378m283MTExBjXY2dnR+nSpenVqxcnTpy473Pfq+txm0wm7O3tKVOmDK+88gqZmZkFHVqORo0aRe3atfPU9/PPP6dcuXI0btwYgIYNG/Lf//43Wx+TyURMTIxVe1RUFM2aNQMgPDwcBwcHZs+efc/xi4iIyMPhjld+w8PDSU1NJSUlhRUrVhASEsLLL79MREQEV65cyZegnJ2dKV68eL6MdTvu7u6kpqbyxx9/8OWXX7JixQqefvrpf2Tu27FYLLe8p9HR0aSmppKcnMyUKVOYNWsWb7/99j8YYf6zWCx88skn9OnTx2gLCQkhLi7Oql9sbCy+vr7Z2uPi4ggNDTX2o6KimDx58v0MWURERB4gd5z8ms1mvL29KVWqFIGBgbz++ussWbKEFStWWK3CnT17lr59++Ll5YW7uzuhoaEkJCQYxxMSEggJCcHNzQ13d3fq1q3L5s2bgZzLHt5++22KFy+Om5sbffv2ZejQoVYriVFRUXTs2JH3338fHx8fihYtygsvvMDly5dveT0mkwlvb29KlixJmzZt6N+/P6tWreLChQtkZWXx1ltvUbp0acxmM7Vr12blypXGuf/5z3948cUXjf0BAwZgMpnYs2cPcO3j+8KFC7Nq1SoAsrKyGD9+POXKlcPZ2ZlatWqxcOFC4/y4uDhMJhMrVqygbt26mM1m1q5dm2vsnp6eeHt74+vrS0REBB06dGDr1q3Z7smNBgwYQHBwsLH/999/06NHD1xdXfHx8WHixInZ5klNTaVdu3Y4OztTrlw55syZg5+fHx999JHR51Y/75iYGEaPHk1CQoKxWn3ziu11W7ZsISkpiXbt2hltISEh7N27l2PHjhlta9asYejQoVbJb3JyMocOHSIkJMRoa9++PZs3byYpKSnX+ygiIiK2I19qfkNDQ6lVqxaLFi0y2p588klOnDjBihUr2LJlC4GBgbRs2ZLTp08DEBkZSenSpdm0aRNbtmxh6NChODg45Dj+7NmzGTt2LO+88w5btmyhTJkyfPbZZ9n6xcbGkpSURGxsLDNmzCAmJibXJCs3zs7OZGVlceXKFSZNmsTEiRN5//332b59O2FhYTz22GPs378fgBYtWlglX2vWrKFYsWJG26ZNm7h8+bLx8f348eOZOXMmn3/+Obt27WLgwIF0796dNWvWWMUwdOhQJkyYQGJiIjVr1sxT3Pv27ePnn3+mQYMGd3S9r776KmvWrGHJkiX8+OOPxMXFWSXQAD169ODPP/8kLi6Ob7/9li+++CJbacitft5dunRh0KBBVKtWjdTUVFJTU+nSpUuO8cTHxxMQEICbm5vR1qRJExwcHIiNjQVg9+7dXLhwgT59+nDq1CmSk5OBaz9/JycnGjVqZJxbpkwZSpQoQXx8fI7zZWZmkp6ebrWJiIjIQ8xyB3r27Gnp0KFDjse6dOliqVKlisVisVji4+Mt7u7ulosXL1r1qVChgmXq1KkWi8VicXNzs8TExOQ4VnR0tMXDw8PYb9CggeWFF16w6tOkSRNLrVq1rGIrW7as5cqVK0bbk08+aenSpUuu13PzPPv27bMEBARYgoKCLBaLxVKyZEnL2LFjrc6pV6+e5fnnn7dYLBbL9u3bLSaTyXLixAnL6dOnLY6OjpYxY8YYc7799tuWxo0bWywWi+XixYsWFxcXy/r1663G69Onj6Vbt24Wi8ViiY2NtQCWxYsX5xrzdYDFycnJUrhwYYvZbLYAloiICMulS5es7snNP6+XX37Z0qJFC4vFYrGcO3fO4ujoaJk/f75x/NSpUxZnZ2fLyy+/bLFYLJbExEQLYNm0aZPRZ//+/RbA8uGHH1oslrz9vEeOHGn188rNyy+/bAkNDc3W3qRJE8szzzxjsVgslk8//dTStm1bi8VisTz66KOW6dOnWywWi+Xpp5+2hISEZDu3Tp06llGjRuU438iRIy1Ati0tLe22sYqIiMi/Q1paWp5/f+fb2x4sFgsmkwm4VtKQkZFB0aJFcXV1Nbbk5GTj4+dXXnmFvn370qpVKyZMmHDLj6X37t1L/fr1rdpu3geoVq0ahQoVMvZ9fHxu+/BaWloarq6uuLi4UKlSJUqUKMHs2bNJT0/nzz//pEmTJlb9mzRpQmJiIgDVq1enSJEirFmzhvj4eOrUqUNERISxkrtmzRqjxODAgQOcP3+e1q1bW92TmTNnZrv2oKCgW8Z83Ycffsi2bdtISEjg+++/Z9++fXdUr5yUlMSlS5esVouLFClCpUqVjP29e/dib29PYGCg0ebv788jjzxi7Ofl551XFy5cwMnJKVt7cHCwsaIeFxdn3NcbV9/j4uKsSh6uc3Z25vz58znON2zYMNLS0oztyJEjdxSviIiIPFjs82ugxMREypUrB0BGRgY+Pj7ZHkYCjFreUaNG8dRTT7Fs2TJWrFjByJEjmTdvHp06dbrrGG4umzCZTLd9C4Wbmxtbt27Fzs4OHx8fnJ2dAfL08bfJZKJ58+bExcVhNpsJDg6mZs2aZGZmsnPnTtavX8/gwYOBa/cEYNmyZZQqVcpqHLPZbLVfuHDh284N4O3tjb+/PwCVKlXi3LlzdOvWjbfffht/f3/s7OywWCxW59yuBvpu5OXnnVfFihVjx44d2dpDQkIYO3YsR48eJS4uzrivLVq0YOrUqSQlJXHkyBGrh92uO336NF5eXjnOZzabs91/EREReXjly8rvzz//zI4dO3jiiScACAwM5NixY9jb2+Pv72+1FStWzDgvICCAgQMH8uOPP/L4448THR2d4/iVKlVi06ZNVm03798tOzs7/P39KV++vJH4wrW3QJQsWZJ169ZZ9V+3bh1Vq1Y19q+vPF5fjbSzs6N58+a89957ZGZmGivHVatWxWw2c/jw4Wz3xNfXN1+u5fqq94ULFwDw8vIiNTXVqs+2bduMf1eoUAEHBwd+++03o+3MmTNWr5mrVKkSV65c4ffffzfaDhw4wJkzZ4z9vPy8HR0duXr16m2voU6dOuzZsydb0t64cWMcHR2ZMmUKFy9epG7dugDUq1ePv/76i+nTp1O4cOFsnwhcvHiRpKQk6tSpc9u5RURE5OF3xyu/mZmZHDt2jKtXr3L8+HFWrlzJ+PHjiYiIoEePHgC0atWKRo0a0bFjR959910CAgL4888/WbZsGZ06daJatWq8+uqr/Oc//6FcuXL88ccfbNq0yUieb/bSSy/Rr18/goKCaNy4Md988w3bt2+nfPny93b1t/Hqq68ycuRIKlSoQO3atYmOjmbbtm1W740NDg5m4MCBODo60rRpU6Nt8ODB1KtXz1jFdXNzY/DgwQwcOJCsrCyaNm1KWloa69atw93dnZ49e95xfGfPnuXYsWNkZWWxf/9+3nrrLQICAqhSpQpw7UHE9957j5kzZ9KoUSO+/vprdu7caSSCrq6u9OnTh1dffZWiRYtSvHhxhg8fjp3d//1NVLlyZVq1asUzzzzDZ599hoODA4MGDcLZ2dkoc7ndzzsoKAg/Pz+Sk5PZtm0bpUuXxs3NLccV15CQEDIyMti1axfVq1c32p2dnWnYsCEff/wxTZo0MRJ9R0dHq/abV/83bNiA2Wy2eghOREREbNcdJ78rV67Ex8cHe3t7HnnkEWrVqsXkyZPp2bOnkTSZTCaWL1/O8OHD6dWrF3/99Rfe3t40b96cEiVKUKhQIU6dOkWPHj04fvw4xYoV4/HHH2f06NE5zhkZGcnBgwcZPHgwFy9epHPnzkRFRbFx48Z7u/rb6N+/P2lpaQwaNIgTJ05QtWpVli5dSsWKFY0+NWrUwNPTk4CAAFxdXYFrye/Vq1etXikGMGbMGLy8vBg/fjwHDx7E09PTeF3c3ejVqxfwf69ra968OePGjcPe/tqPNSwsjBEjRjBkyBAuXrxI79696dGjh1VZwXvvvUdGRgbt27fHzc2NQYMGkZaWZjXPzJkz6dOnD82bN8fb25vx48eza9cuozb3dj9vgCeeeIJFixYREhLC2bNniY6OJioqKts1FS1alE6dOjF79mzGjx9vdSwkJIRffvkl231t0aIFsbGxOdb7zp07l8jISFxcXO7s5oqIiMhDyWS5+fPlB0Tr1q3x9vZm1qxZBR2Kzfnjjz/w9fVl1apVtGzZMt/H3759O61btyYpKcn4g+JunDx5kkqVKrF582ajHv120tPT8fDwIC0tDXd397ueW0RERP45d/L7O98eeLufzp8/z+eff05YWBiFChVi7ty5rFq1ip9++qmgQ7MJP//8MxkZGdSoUYPU1FSGDBmCn58fzZs3vy/z1axZk3feeYfk5GRq1Khx1+OkpKQwZcqUPCe+IiIi8vB7IJLf6x+rjx07losXL1KpUiW+/fZbWrVqVdCh2YTLly/z+uuvc/DgQdzc3GjcuDGzZ8/O9UtJ8kNOJRF3KigoKM+vjRMRERHb8MCWPYjcDyp7EBERefDcye/vfPuSCxERERGRfzslvyIiIiJiM5T8ioiIiIjNUPIrIiIiIjZDya+IiIiI2AwlvyIiIiJiM5T8ioiIiIjNUPIrIiIiIjZDya+IiIiI2AwlvyIiIiJiM5T8ioiIiIjNUPIrIiIiIjZDya+IiIiI2AwlvyIiIiJiM5T8ioiIiIjNUPIrIiIiIjZDya+IiIiI2AwlvyIiIiJiM5T8ioiIiIjNsC/oAET+TSwWCwDp6ekFHImIiIjk1fXf29d/j9+Kkl+RG5w6dQoAX1/fAo5ERERE7tS5c+fw8PC4ZR8lvyI3KFKkCACHDx++7f94Hgbp6en4+vpy5MgR3N3dCzqc+0rX+nDStT6cdK0Pp/t5rRaLhXPnzlGyZMnb9lXyK3IDO7trZfAeHh4P/f8J3cjd3d1mrlfX+nDStf6/9u48Koor+wP4t1kbbKBFIICDigiCUTGoEHAUIipOXEAdzBg0MHaCCxqiE4MYFUfHPY5hXPGEbWZEkbjMUWOUozYCggurRgRENMEgzKggqIg29/eHh/pZsrs0RO7nnDrHqnr13ruvq+Hy+lX7duJY305vKtbWTlrxA2+MMcYYY6zT4OSXMcYYY4x1Gpz8MvYcXV1dhIWFQVdXt727ohadKV6O9e3Esb6dONa3U0eJVUKt+U4IxhhjjDHG3gI888sYY4wxxjoNTn4ZY4wxxlinwckvY4wxxhjrNDj5ZayNPDw88MUXXwj7Dx8+xJQpU2BoaAiJRIKKigr06tUL33777Su1s2LFCgwaNOiV6mCMMcaYGCe/TG1eTBrrxcTEQC6Xq70/L+vAgQNYtWqVsB8bG4vk5GScPXsWpaWlMDIywoULFxAYGPhG2vfw8Gh12YCAAEgkEqxbt050/NChQ5BIJA3K29vbQ1dXF7dv337Vbr5227ZtQ69evSCVSuHi4oLz5883WfbJkydYuXIlbGxsIJVK4ejoiB9//FFUZu3atRg6dCgMDAxgZmYGHx8f5OfnC+dv3LgBiUTS6JaQkPDG4gTaFisAJCQkwN7eHlKpFAMGDMAPP/wgOt9UHBs3bgTwLFaFQgFra2vo6enBxsYGYWFhqK2tfWMxttW6desgkUga/RnyvG+//RZ9+/aFnp4erKyssGDBAtTU1Kink62kUqmwbNky0XivWrUKzz9/TkRYvnw5LCwsoKenh1GjRqGwsLDZelu6p9tDa/pUVFSESZMmwdTUFIaGhpg6dSrKysqarbc1Y9heAgIC4OPj097dYM3g5JexNjI2NoaBgYGwX1RUBAcHB/Tv3x/m5uaQSCQwNTWFvr7+a2uzoKAAe/fuFR3LzMzEkSNHWrxWKpVi/fr1uHfvXrPlUlJS8OjRI/zxj39EbGzsK/X3dYuPj8fChQsRFhaGzMxMODo6wsvLC+Xl5Y2WX7p0KSIiIrBlyxZcuXIFs2fPxqRJk5CVlSWUSUpKQlBQENLT05GYmIgnT55gzJgxePDgAQDAysoKpaWlou2vf/0rZDIZ/vCHP3SYWM+ePYtp06ZBoVAgKysLPj4+8PHxweXLl4UyL8YRFRUFiUSCKVOmAACuXr2Kuro6RERE4KeffsLmzZuxc+dOLFmy5I3F2RYXLlxAREQEBg4c2Gy5uLg4LF68GGFhYcjLy0NkZCTi4+M7TBz11q9fjx07dmDr1q3Iy8vD+vXrsWHDBmzZskUos2HDBvzjH//Azp07ce7cOXTp0gVeXl7NJvIt3dPtoaU+PXjwAGPGjIFEIsGpU6eQmpqK2tpaTJgwAXV1dU3W25oxZKxJxJiauLu7U3BwcIPj0dHRZGRkRERE/v7+5O3tTRs3biRzc3MyNjamuXPnUm1trVB+27Zt1KdPH9LV1SUzMzOaMmWKqI2goCAKCgoiQ0ND6tatGy1dupTq6uqEMjU1NfSXv/yFLC0tSV9fn5ydnen06dOiPqWkpJC7uzvp6emRXC6nMWPG0N27dxvE4e7uTgCEzd3dnYiIevbsSZs3bxbqu3fvHikUCjIxMSEDAwP64IMPKDs7W9Tm2rVryczMjGQyGc2cOZNCQkLI0dGRiIju3LlDgYGB5OvrS46OjrRs2TIaM2YM/fTTT82Oub+/P40fP57s7e1p0aJFwvGDBw/Si2//gIAAWrx4MR07dozs7OyarVfdnJ2dKSgoSNhXqVRkaWlJa9eubbS8hYUFbd26VXRs8uTJ5Ofn12Qb5eXlBICSkpKaLDNo0CCaOXNmG3vfNm2NderUqTRu3DjRMRcXF5o1a1aTbXh7e9PIkSOb7ceGDRvI2tq6DT1/M6qqqsjW1pYSExOb/BlSLygoqEFcCxcupGHDhr3hXrbNuHHjGtxHz9+fdXV1ZG5uThs3bhTOV1RUkK6uLu3Zs6fV7bTmnla3F/t0/Phx0tDQoMrKSqFMRUUFSSQSSkxMbLKelsawPdX/HmuMUqmkoUOHko6ODpmbm1NISAg9efKEiIgOHz5MRkZG9PTpUyIiysrKIgAUEhIiXK9QKDpEjL91PPPLOpzTp0+jqKgIp0+fRmxsLGJiYhATEwMAuHjxIj7//HOsXLkS+fn5+PHHHzFixAjR9bGxsdDS0sL58+cRHh6Ov//97/juu++E8/PmzUNaWhr27t2L3Nxc+Pr6YuzYscJHitnZ2fD09ES/fv2QlpaGlJQUTJgwASqVqkFfDxw4gM8++wyurq4oLS3FgQMHGo3J19cX5eXlOHbsGDIyMuDk5ARPT0/cvXsXALBv3z6sWLECa9aswcWLF2FhYYHt27cL1xsbGyMiIgKjRo1CTk4OioqKcPz4cfTr16/F8dTU1MSaNWuwZcsWlJSUNFqmqqoKCQkJmD59OkaPHo3KykokJye3WLc61NbWIiMjA6NGjRKOaWhoYNSoUUhLS2v0msePH0MqlYqO6enpISUlpcl2KisrATwb68ZkZGQgOzsbCoWirSG02svEmpaWJioPAF5eXk2WLysrw9GjR1uMo7KyssmxUKegoCCMGzeuQYyNcXNzQ0ZGhrBM5Pr16/jhhx/w4YcfvulutombmxtOnjyJgoICAEBOTg5SUlKETxSKi4tx+/ZtUcxGRkZwcXFp8nVtTEv3dHt4sU+PHz+GRCIR/acHUqkUGhoazb5fWxrDjujWrVv48MMPMXToUOTk5GDHjh2IjIzE3/72NwDA8OHDUVVVJXxClZSUBBMTEyiVSqGOpKSkNi19Y01o7+ybdR6tnfnt2bOn8JcvEZGvry999NFHRES0f/9+MjQ0pPv37zfZhoODg2imNyQkhBwcHIiI6ObNm6SpqUm3bt0SXefp6UmhoaFERDRt2rRmZ4pejCM4OFiY8a33/MxvcnIyGRoaUk1NjaiMjY0NRUREEBGRq6srzZ07V3TexcVFmPm9e/cuzZkzRzTzO3bsWLp69WqT/SQSz0C8//77wkzJizO/u3btokGDBoli8vf3b7Zudbl16xYBoLNnz4qOL1q0iJydnRu9Ztq0adSvXz8qKCgglUpFJ06cID09PdLR0Wm0vEqlonHjxjX7us+ZM0e4j96Ul4lVW1ub4uLiRMe2bdtGZmZmjZZfv349de3alR49etRkPwoLC8nQ0JB27drVxgherz179lD//v2FvrY080tEFB4eTtra2qSlpUUAaPbs2WroaduoVCoKCQkhiURCWlpaJJFIaM2aNcL51NRUAkC//vqr6DpfX1+aOnVqq9to6Z5Wt8b6VF5eToaGhhQcHEwPHjyg6upqmjdvHgGgwMDAZutqbgzbU1Mzv0uWLKG+ffuKfj9t27aNZDIZqVQqIiJycnISZvx9fHxo9erVpKOjQ1VVVVRSUkIAqKCgQC1xvIp///vf1KVLF2FbsWKFaP/mzZs0a9Ys0TF14plf1uG8++670NTUFPYtLCyE9Y6jR49Gz5490bt3b8yYMQO7d+/Gw4cPRde///77ooe5XF1dUVhYCJVKhUuXLkGlUsHOzg4ymUzYkpKSUFRUBOD/Z35fl5ycHFRXV6Nbt26iNouLi4U28/Ly4OLiIrrO1dVV+Hd5eTmGDx+Offv2QS6XY+XKlVi9erUw69Ea69evR2xsLPLy8hqci4qKwvTp04X96dOnIyEhAVVVVW0Nt0MIDw+Hra0t7O3toaOjg3nz5uHPf/4zNDQa/5EXFBSEy5cvN1hXXe/Ro0eIi4t7o7O+6hIVFQU/P78GM+P1bt26hbFjx8LX1xefffaZmnv3/3755RcEBwdj9+7dTfb1RUqlEmvWrMH27duRmZmJAwcO4OjRo6IHVDuCffv2Yffu3YiLi0NmZiZiY2PxzTffvNa19i3d0+2hsT6ZmpoiISEBhw8fhkwmg5GRESoqKuDk5NTk+xVQzxi+bnl5eXB1dRX9fho2bBiqq6uFT+Xc3d2hVCpBREhOTsbkyZPh4OCAlJQUJCUlwdLSEra2tu0VQqtNnDgR2dnZwvbpp5+K9i0tLbFy5UrRMXXSUmtrrFMzNDQUPvJ6XkVFBYyMjIR9bW1t0XmJRCI8+GBgYIDMzEwolUqcOHECy5cvx4oVK3DhwoVWfWNEdXU1NDU1kZGRIUqwAUAmkwF49vH461RdXQ0LCwvRR1f1WvstF3379kXfvn1Fx5ycnODk5NTqfowYMQJeXl4IDQ1FQECAcPzKlStIT0/H+fPnERISIhxXqVTYu3dvuyZAAGBiYgJNTc0GT3+XlZXB3Ny80WtMTU1x6NAh1NTU4M6dO7C0tMTixYvRu3fvBmXnzZuHI0eO4MyZM/jd737XaH3ff/89Hj58iE8++eTVA2rGy8Rqbm7e6vLJycnIz89HfHx8o3X9+uuv+OCDD+Dm5oZdu3a9ZBSvR0ZGBsrLy0X3uEqlwpkzZ7B161Y8fvy4wXt42bJlmDFjBj799FMAwIABA/DgwQMEBgbi66+/bjaZUqdFixZh8eLF+NOf/gTgWT9v3ryJtWvXwt/fX3jtysrKYGFhIVxXVlbWqq8/bM09rW7N9WnMmDEoKirC//73P2hpaUEul8Pc3LzR92u9lsbwt8rDwwNRUVHIycmBtrY27O3t4eHhAaVSiXv37sHd3b29u9gqBgYGogfDG2NmZgYzMzM19UisY/wkYJ1C3759kZmZ2eB4ZmYm7OzsWl2PlpYWRo0ahQ0bNiA3Nxc3btzAqVOnhPPnzp0TlU9PT4etrS00NTXx3nvvQaVSoby8HH369BFt9b9wBg4ciJMnT75klA05OTnh9u3b0NLSatCmiYkJAMDBwaHRfjemsSS6tdatW4fDhw+L1g1GRkZixIgRyMnJEf0VvnDhQkRGRr50W6+Ljo4OBg8eLHpN6urqcPLkSdHseGOkUim6d++Op0+fYv/+/fD29hbOERHmzZuHgwcP4tSpU7C2tm6ynsjISEycOBGmpqavHlAzXiZWV1fXBvdrYmJio+UjIyMxePBgODo6Njh369YteHh4YPDgwYiOjm73RNHT0xOXLl0S3ZNDhgyBn58fsrOzGyS+wLPv3H6x3/XlqAN8BVa9pvpZ/0e+tbU1zM3NRa/r/fv3ce7cuWbv+bbc0+rSlj6ZmJhALpfj1KlTKC8vx8SJE5ss29IYdkQODg5IS0sT3YupqakwMDAQ/iCoX/e7efNmIdGtT36VSiWv931d1LrIgnVqRUVFJJVKaf78+ZSTk0NXr16lTZs2kZaWFh07doyIGl8r9fya2sOHD1N4eDhlZWXRjRs3aPv27aShoUGXL18momdrAmUyGS1YsICuXr1KcXFx1KVLF9q5c6dQn5+fH/Xq1Yv2799P169fp3PnztGaNWvoyJEjRESUn59POjo6NGfOHMrJyaG8vDzavn07/fe//xXaaMua37q6Ovr9739Pjo6OdPz4cSouLqbU1FRasmQJXbhwgYiI9u7dS1KplKKioig/P5+WL19OBgYGwprfl9XYeM6YMYOkUikBoNraWjI1NaUdO3Y0uPbKlSsEQBjb9rR3717S1dWlmJgYunLlCgUGBpJcLqfbt28T0bOYFi9eLJRPT0+n/fv3U1FREZ05c4ZGjhxJ1tbWdO/ePaHMnDlzyMjIiJRKJZWWlgrbw4cPRW0XFhaSRCIR7tGOFmtqaippaWnRN998Q3l5eRQWFkba2tp06dIlUb2VlZWkr6/f6GtdUlJCffr0IU9PTyopKRGNR0fy4nvvxbEICwsjAwMD2rNnD12/fp1OnDhBNjY2rV4nqy7+/v7UvXt3OnLkCBUXF9OBAwfIxMSEvvrqK6HMunXrSC6X03/+8x/Kzc0lb29vsra2Fq3VHjlyJG3ZskXYb+09rU6t6VNUVBSlpaXRtWvX6F//+hcZGxvTwoULRfW8GGtrxrC9+Pv7k4eHB2VlZYm2GzdukL6+PgUFBVFeXh4dOnSITExMKCwsTHT9oEGDSFNTU3iv3rlzh7S1tQlAi895sNbh5Jep1fnz52n06NFkampKRkZG5OLiQgcPHhTOt5T8Jicnk7u7O3Xt2pX09PRo4MCBFB8fL5R1d3enuXPn0uzZs8nQ0JC6du1KS5YsET1gUFtbS8uXL6devXqRtrY2WVhY0KRJkyg3N1coo1Qqyc3NjXR1dUkul5OXl5eQOLU1+SUiun//Ps2fP58sLS1JW1ubrKysyM/Pj37++WehzOrVq8nExIRkMhn5+/vTV1999UaS3+LiYtLR0SEA9P3335OGhoaQWL3IwcGBFixY8Ep9eF22bNlCPXr0IB0dHXJ2dqb09HThnLu7u+gBPaVSSQ4ODqSrq0vdunWjGTNmNHjIEc99Rd3zW3R0tKhcaGgoWVlZCQ+kqENbYiUi2rdvH9nZ2ZGOjg69++67dPTo0QZ1RkREkJ6eHlVUVDQ4Fx0d3eR4dCQvvvdeHIsnT57QihUryMbGhqRSKVlZWdHcuXNFf/R0BPfv36fg4GDq0aMHSaVS6t27N3399df0+PFjoUxdXR0tW7aM3nnnHdLV1SVPT0/Kz88X1dOzZ09R4tTae1qdWtOnkJAQeuedd0hbW5tsbW1p06ZNop/ZRA1jbc0Ythd/f/9GY1YoFM1+1Vm94OBgAkB5eXnCMUdHRzI3N1d3KG8tCVEH+iyIsVfk4eGBQYMGvfJ/LcwYY4yxtxOv+WWMMcYYY50GJ7+MMcYYY6zT4GUPjDHGGGOs0+CZX8YYY4wx1mlw8ssYY4wxxjoNTn4ZY4wxxlinwckvY4wxxhjrNDj5ZYwx9lby8PDAF1980d7dYIx1MJz8MsYY63AmTJiAsWPHNnouOTkZEokEubm5au4VY+xtwMkvY4yxDkehUCAxMRElJSUNzkVHR2PIkCEYOHBgO/SMMfZbx8kvY4yxDmf8+PEwNTVFTEyM6Hh1dTUSEhLg4+ODadOmoXv37tDX18eAAQOwZ8+eZuuUSCQ4dOiQ6JhcLhe18csvv2Dq1KmQy+UwNjaGt7c3bty4IZxXKpVwdnZGly5dIJfLMWzYMNy8efMVo2WMqRMnv4wxxjocLS0tfPLJJ4iJicHz/xdTQkICVCoVpk+fjsGDB+Po0aO4fPkyAgMDMWPGDJw/f/6l23zy5Am8vLxgYGCA5ORkpKamQiaTYezYsaitrcXTp0/h4+MDd3d35ObmIi0tDYGBgZBIJK8jZMaYmmi1dwcYY4yxxsycORMbN25EUlISPDw8ADxb8jBlyhT07NkTX375pVB2/vz5OH78OPbt2wdnZ+eXai8+Ph51dXX47rvvhIQ2OjoacrkcSqUSQ4YMQWVlJcaPHw8bGxsAgIODw6sFyRhTO575ZYwx1iHZ29vDzc0NUVFRAIBr164hOTkZCoUCKpUKq1atwoABA2BsbAyZTIbjx4/j559/fun2cnJycO3aNRgYGEAmk0Emk8HY2Bg1NTUoKiqCsbExAgIC4OXlhQkTJiA8PBylpaWvK1zGmJpw8ssYY6zDUigU2L9/P6qqqhAdHQ0bGxu4u7tj48aNCA8PR0hICE6fPo3s7Gx4eXmhtra2ybokEoloCQXwbKlDverqagwePBjZ2dmiraCgAB9//DGAZzPBaWlpcHNzQ3x8POzs7JCenv5mgmeMvRGc/DLGGOuwpk6dCg0NDcTFxeGf//wnZs6cCYlEgtTUVHh7e2P69OlwdHRE7969UVBQ0GxdpqamopnawsJCPHz4UNh3cnJCYWEhzMzM0KdPH9FmZGQklHvvvfcQGhqKs2fPon///oiLi3v9gTPG3hhOfhljjHVYMpkMH330EUJDQ1FaWoqAgAAAgK2tLRITE3H27Fnk5eVh1qxZKCsra7aukSNHYuvWrcjKysLFixcxe/ZsaGtrC+f9/PxgYmICb29vJCcno7i4GEqlEp9//jlKSkpQXFyM0NBQpKWl4ebNmzhx4gQKCwt53S9jvzGc/DLGGOvQFAoF7t27By8vL1haWgIAli5dCicnJ3h5ecHDwwPm5ubw8fFptp5NmzbBysoKw4cPx8cff4wvv/wS+vr6wnl9fX2cOXMGPXr0wOTJk+Hg4ACFQoGamhoYGhpCX18fV69exZQpU2BnZ4fAwEAEBQVh1qxZbzJ8xthrJqEXF0AxxhhjjDH2luKZX8YYY4wx1mlw8ssYY4wxxjoNTn4ZY4wxxlinwckvY4wxxhjrNDj5ZYwxxhhjnQYnv4wxxhhjrNPg5JcxxhhjjHUanPwyxhhjjLFOg5NfxhhjjDHWaXDyyxhjjDHGOg1OfhljjDHGWKfByS9jjDHGGOs0/g+i0UuASJ7aRQAAAABJRU5ErkJggg==",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "def visualize_power_summary(summary):\n",
    "    labels = list(summary.keys())\n",
    "    values = list(summary.values())\n",
    "    \n",
    "    fig, ax = plt.subplots()\n",
    "    ax.barh(labels, values)\n",
    "    ax.set_xlabel('Values')\n",
    "    ax.set_title('Power Summary')\n",
    "    plt.show()\n",
    "\n",
    "visualize_power_summary(summary)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bbea1ded-3bc3-43dc-bcba-56dc0bd439a2",
   "metadata": {},
   "source": [
    "# Waveform_Analysis"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "id": "bfb41cb4-dce3-4b16-ae02-2a0dbdcf5ffa",
   "metadata": {},
   "outputs": [],
   "source": [
    "testbench_code = \"\"\"\n",
    "`timescale 1ns / 1ps\n",
    "\n",
    "module full_adder_tb;\n",
    "\n",
    "  reg a, b, cin;\n",
    "  wire sum, cout;\n",
    "\n",
    "  // Instantiate the Full Adder\n",
    "  full_adder uut (\n",
    "    .a(a),\n",
    "    .b(b),\n",
    "    .cin(cin),\n",
    "    .sum(sum),\n",
    "    .cout(cout)\n",
    "  );\n",
    "\n",
    "  initial begin\n",
    "    // Initialize inputs\n",
    "    a = 0;\n",
    "    b = 0;\n",
    "    cin = 0;\n",
    "\n",
    "    // Apply test vectors\n",
    "    #10 a = 0; b = 0; cin = 1;\n",
    "    #10 a = 0; b = 1; cin = 0;\n",
    "    #10 a = 0; b = 1; cin = 1;\n",
    "    #10 a = 1; b = 0; cin = 0;\n",
    "    #10 a = 1; b = 0; cin = 1;\n",
    "    #10 a = 1; b = 1; cin = 0;\n",
    "    #10 a = 1; b = 1; cin = 1;\n",
    "    #10 $stop;\n",
    "  end\n",
    "\n",
    "  initial begin\n",
    "    $dumpfile(\"full_adder_tb.vcd\");\n",
    "    $dumpvars(0, full_adder_tb);\n",
    "  end\n",
    "\n",
    "endmodule\n",
    "\"\"\"\n",
    "\n",
    "with open(\"full_adder_tb.v\", \"w\") as f:\n",
    "    f.write(testbench_code)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 55,
   "id": "38fb90e6-560c-42bd-a3a7-fb246bc23469",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['vsim', '-do', 'run_modelsim.tcl'], returncode=0)"
      ]
     },
     "execution_count": 55,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#os.chdir(\"src\")\n",
    "commands = \"\"\"\n",
    "vlib work\n",
    "vlog half_adder.v\n",
    "vlog full_adder.v\n",
    "vlog full_adder_tb.v\n",
    "vsim -c -do \"run -all; quit\" full_adder_tb\n",
    "\"\"\"\n",
    "\n",
    "# Write the commands to a script file\n",
    "with open(\"run_modelsim.tcl\", \"w\") as f:\n",
    "    f.write(commands)\n",
    "\n",
    "# Run the ModelSim script\n",
    "subprocess.run([\"vsim\", \"-do\", \"run_modelsim.tcl\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 69,
   "id": "f6f6b693-9b91-4d31-9bfe-efe51dd3cd0c",
   "metadata": {},
   "outputs": [],
   "source": [
    "#!pip install pyvcd \n",
    "from vcd.reader import TokenKind, tokenize"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2c83fcd3-f1a1-446e-b4ac-6735432c67a9",
   "metadata": {},
   "outputs": [],
   "source": [
    "def parse_vcd(file_path):\n",
    "    signals = {}\n",
    "    times = set()\n",
    "\n",
    "    with open(file_path, 'rb') as f:\n",
    "        for token in tokenize(f):\n",
    "            #print(token)\n",
    "            if token.kind == TokenKind.DATE:\n",
    "                continue\n",
    "            elif token.kind == TokenKind.VERSION:\n",
    "                continue\n",
    "            elif token.kind == TokenKind.TIMESCALE:\n",
    "                continue\n",
    "            elif token.kind == TokenKind.SCOPE:\n",
    "                continue\n",
    "            elif token.kind == TokenKind.VAR:\n",
    "                signals[token.data.reference] = {'name': token.data.reference, 'values': []}\n",
    "            elif token.kind == TokenKind.CHANGE_SCALAR:\n",
    "                if token.data.id_code in signals:\n",
    "                    signals[token.data.id_code]['values'].append((token.time, token.data.value))\n",
    "                    times.add(token.time)\n",
    "            elif token.kind == TokenKind.CHANGE_VECTOR:\n",
    "                if token.data.id_code in signals:\n",
    "                    signals[token.data.id_code]['values'].append((token.time, token.data.value))\n",
    "                    times.add(token.time)\n",
    "\n",
    "    return signals, sorted(times)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0ae13b8d-db15-4335-a0de-105259036057",
   "metadata": {},
   "outputs": [],
   "source": [
    "vcd_file = 'full_adder_tb.vcd'\n",
    "signals, times = parse_vcd(vcd_file)\n",
    "print(signals, times)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f95a1d64-8b3a-40a5-867a-20bf0451624d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'a': {'name': 'a', 'values': []}, 'b': {'name': 'b', 'values': []}, 'cin': {'name': 'cin', 'values': []}, 'sum': {'name': 'sum', 'values': []}, 'cout': {'name': 'cout', 'values': []}, 'c1': {'name': 'c1', 'values': []}, 's1': {'name': 's1', 'values': []}, 'c2': {'name': 'c2', 'values': []}, 's': {'name': 's', 'values': []}, 'c': {'name': 'c', 'values': []}} []\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAA/0AAAKnCAYAAADUXS1FAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjkuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy80BEi2AAAACXBIWXMAAA9hAAAPYQGoP6dpAAA9pElEQVR4nO3dfZhWdaHv/889PCMOKCADBWLGVkvUFCHUjiUcqdwVRermZ+IDSZaaiqeUVLzqVGzrmGhWHD2n4/ZK07SHU2a2DS0tCRXURIU8HZUUBnyCUZAHmfv3h9s5TgLO4AzDfH29rmuuuNf9XWt911xrs32z1r3uSrVarQYAAAAoTk1HTwAAAABoH6IfAAAACiX6AQAAoFCiHwAAAAol+gEAAKBQoh8AAAAKJfoBAACgUKIfAAAACtW1oydQgsbGxixbtiw777xzKpVKR08HAACAwlWr1bz44osZMmRIamq2fD1f9LeBZcuWZejQoR09DQAAAN5m/v73v+ed73znFt8X/W1g5513TvLqL7u2traDZwMAAEDpGhoaMnTo0KYe3RLR3wZeu6W/trZW9AMAALDdvNlHzD3IDwAAAAol+gEAAKBQoh8AAAAK5TP9AAAAtJtqtZpXXnklmzZt6uipdCpdunRJ165d3/LXwot+AAAA2sWGDRuyfPnyrF27tqOn0in17t07gwcPTvfu3bd5G6IfAACANtfY2JjHH388Xbp0yZAhQ9K9e/e3fNX67aJarWbDhg155pln8vjjj2fEiBGpqdm2T+eLfgAAANrchg0b0tjYmKFDh6Z3794dPZ1Op1evXunWrVuefPLJbNiwIT179tym7XiQHwAAAO1mW69Q0za/O799AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolK/sAwAAYLuoVqt5eeOmDtl3r25dUqlUWjz+1ltvzde//vUsWrQoXbp0ydixY3PZZZdlzz33bMdZtj3RDwAAwHbx8sZNec/M33bIvh/52oT07t7yBF6zZk2mT5+e/fbbLy+99FJmzpyZT37yk3nggQc61dcQin4AAAD4B5MmTWr2+oc//GEGDhyYRx55JPvuu28Hzar1RD8AAADbRa9uXfLI1yZ02L5b47HHHsvMmTMzf/78PPvss2lsbEySLF26VPQDAADAP6pUKq26xb4jfexjH8vuu++eq666KkOGDEljY2P23XffbNiwoaOn1iqd47cNAAAA28lzzz2XJUuW5KqrrsoHPvCBJMkf//jHDp7VthH9AAAA8Dq77LJL+vfvnyuvvDKDBw/O0qVLc95553X0tLZJ53nkIAAAAGwHNTU1uf7667NgwYLsu+++Ofvss/Ptb3+7o6e1TVzpBwAAgH8wfvz4PPLII82WVavVDprNtnOlHwAAAAol+gEAAKBQoh8AAAAKJfoBAACgUKIfAAAACiX6AQAAoFCiHwAAAAol+gEAAKBQoh8AAABe54Mf/GDOOuusjp5GmxD9AAAAUCjRDwAAAIUS/QAAAPAPXnnllZx++unp27dvBgwYkAsvvDDVarWjp9VqXTt6AgAAALxNVKvJxrUds+9uvZNKpcXD/+3f/i1Tp07NPffck/vuuy/Tpk3LsGHDcsopp7TjJNue6AcAAGD72Lg2+eaQjtn3V5Yl3Xdq8fChQ4fm0ksvTaVSyV577ZWHHnool156aaeLfrf3AwAAwD94//vfn8rr7gwYO3ZsHnvssWzatKkDZ9V6rvQDAACwfXTr/eoV947a99uQ6AcAAGD7qFRadYt9R5o/f36z13/+858zYsSIdOnSpYNmtG3c3g8AAAD/YOnSpZk+fXqWLFmSH//4x/nud7+bM888s6On1Wqu9AMAAMA/mDJlSl5++eWMHj06Xbp0yZlnnplp06Z19LRaTfQDAADA6/z+979v+vMPfvCDjptIG3B7PwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABACzzxxBOpVCp54IEHOnoqLda1oycAAAAAncHQoUOzfPnyDBgwoKOn0mKiHwAAAFqgS5cuqaur6+hptIrb+wEAAOB1Ghsb861vfSvvfve706NHjwwbNizf+MY33nB7/+9///tUKpXMnTs3o0aNSu/evXPIIYdkyZIlHXsAr+NKPwAAANtFtVrNy6+83CH77tW1VyqVSovGzpgxI1dddVUuvfTSHHbYYVm+fHkWL168xfHnn39+LrnkkgwcODCnnnpqTj755PzpT39qq6m/JaIfAACA7eLlV17OmOvGdMi+5/9/89O7W+83Hffiiy/msssuyxVXXJETTjghSbLnnnvmsMMOyxNPPLHZdb7xjW/k8MMPT5Kcd955Oeqoo7Ju3br07Nmzzea/rdzeDwAAAP/h0Ucfzfr16zNu3LgWr7Pffvs1/Xnw4MFJkpUrV7b53LaFK/0AAABsF7269sr8/29+h+27ReN6tWzc63Xr1q3pz699hKCxsbHV22kPoh8AAIDtolKptOgW+440YsSI9OrVK3Pnzs1nP/vZjp7OWyb6AQAA4D/07Nkz5557br785S+ne/fuOfTQQ/PMM8/k4YcfbtUt/zsK0Q8AAACvc+GFF6Zr166ZOXNmli1blsGDB+fUU0/t6Gltk0q1Wq129CQ6u4aGhvTt2zerV69ObW1tR08HAACgw61bty6PP/549thjjx3iKfad0dZ+hy3tUE/vBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgNe56aabMnLkyPTq1Sv9+/fP+PHjs2bNmnzwgx/MWWed1WzsxIkTc+KJJza9Hj58eL7+9a9nypQp6dOnT3bffff88pe/zDPPPJNPfOIT6dOnT/bbb7/cd9992+VYOl30f+9738vw4cPTs2fPjBkzJvfcc89Wx994443Ze++907Nnz4wcOTK33HLLFseeeuqpqVQqmT17dhvPGgAAgGq1msa1azvkp1qttmiOy5cvz+TJk3PyySfn0Ucfze9///t86lOfavH6SXLppZfm0EMPzf3335+jjjoqxx9/fKZMmZLPfOYzWbhwYfbcc89MmTKlVdvcVl3bfQ9t6IYbbsj06dMzZ86cjBkzJrNnz86ECROyZMmS7Lbbbm8Yf/fdd2fy5MmZNWtW/vmf/znXXXddJk6cmIULF2bfffdtNvbnP/95/vznP2fIkCHb63AAAADeVqovv5wlBx7UIfvea+GCVHr3ftNxy5cvzyuvvJJPfepT2X333ZMkI0eObNW+PvrRj+Zzn/tckmTmzJn5wQ9+kIMPPjhHH310kuTcc8/N2LFjs2LFitTV1bXySFqnU13p/853vpNTTjklJ510Ut7znvdkzpw56d27d374wx9udvxll12WD3/4w/nSl76UffbZJ//1v/7XHHjggbniiiuajXv66adzxhln5Nprr023bt22x6EAAACwA9p///0zbty4jBw5MkcffXSuuuqqvPDCC63axn777df050GDBiVp/g8Hry1buXJlG8x46zrNlf4NGzZkwYIFmTFjRtOympqajB8/PvPmzdvsOvPmzcv06dObLZswYUJ+8YtfNL1ubGzM8ccfny996Ut573vf2y5zBwAAIKn06pW9Fi7osH23RJcuXXLbbbfl7rvvzr//+7/nu9/9bs4///zMnz8/NTU1b7glf+PGjW/YxusvJlcqlS0ua2xsbPVxtFanif5nn302mzZtavoXkdcMGjQoixcv3uw69fX1mx1fX1/f9Priiy9O165d88UvfrHFc1m/fn3Wr1/f9LqhoaHF6wIAALxdVSqVFt1i39EqlUoOPfTQHHrooZk5c2Z23333/PznP8/AgQOzfPnypnGbNm3KokWL8qEPfagDZ7t1nSb628OCBQty2WWXZeHChU3/0tISs2bNyle/+tV2nBkAAAAdYf78+Zk7d26OPPLI7Lbbbpk/f36eeeaZ7LPPPtlpp50yffr0/PrXv86ee+6Z73znO1m1alVHT3mrOk30DxgwIF26dMmKFSuaLd/agw/q6uq2Ov6uu+7KypUrM2zYsKb3N23alHPOOSezZ8/OE088sdntzpgxo9nHBhoaGjJ06NBtOSwAAAB2ILW1tbnzzjsze/bsNDQ0ZPfdd88ll1ySj3zkI9m4cWMefPDBTJkyJV27ds3ZZ5+9Q1/lT5JKdXt8R0AbGTNmTEaPHp3vfve7SV79/MOwYcNy+umn57zzznvD+GOPPTZr167Nr371q6ZlhxxySPbbb7/MmTMnzz33XLNbM5JXP/N//PHH56STTspee+3Vonk1NDSkb9++Wb16dWpra9/CEQIAAJRh3bp1efzxx7PHHnukZ8+eHT2dTmlrv8OWdminudKfJNOnT88JJ5yQUaNGZfTo0Zk9e3bWrFmTk046KUkyZcqUvOMd78isWbOSJGeeeWYOP/zwXHLJJTnqqKNy/fXX57777suVV16ZJOnfv3/69+/fbB/dunVLXV1di4MfAAAAdlSdKvqPPfbYPPPMM5k5c2bq6+tzwAEH5NZbb216WN/SpUtTU/P/voXwkEMOyXXXXZcLLrggX/nKVzJixIj84he/yL777ttRhwAAAADbTae6vX9H5fZ+AACA5tze/9a1xe39NVt8BwAAAOjURD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAABsR8OHD8/s2bO3y75EPwAAABRK9AMAAMDrNDY25lvf+lbe/e53p0ePHhk2bFi+8Y1vJEkeeuihHHHEEenVq1f69++fadOm5aWXXmpa94Mf/GDOOuusZtubOHFiTjzxxKb3n3zyyZx99tmpVCqpVCrteixd23XrAAAA8B+q1Wpe2dDYIfvu2r2mxYE9Y8aMXHXVVbn00ktz2GGHZfny5Vm8eHHWrFmTCRMmZOzYsbn33nuzcuXKfPazn83pp5+eq6++ukXb/tnPfpb9998/06ZNyymnnPIWjqhlRD8AAADbxSsbGnPlmX/okH1Pu+zwdOvR5U3Hvfjii7nssstyxRVX5IQTTkiS7LnnnjnssMNy1VVXZd26dbnmmmuy0047JUmuuOKKfOxjH8vFF1+cQYMGven2d91113Tp0iU777xz6urq3tpBtYDb+wEAAOA/PProo1m/fn3GjRu32ff233//puBPkkMPPTSNjY1ZsmTJ9pxmi7nSDwAAwHbRtXtNpl12eIftuyV69er1lvZTU1OTarXabNnGjRvf0jbfClf6AQAA2C4qlUq69ejSIT8t/Tz/iBEj0qtXr8ydO/cN7+2zzz558MEHs2bNmqZlf/rTn1JTU5O99torSTJw4MAsX7686f1NmzZl0aJFzbbTvXv3bNq0aVt+ha0m+gEAAOA/9OzZM+eee26+/OUv55prrsnf/va3/PnPf87//J//M8cdd1x69uyZE044IYsWLcodd9yRM844I8cff3zT5/mPOOKI/PrXv86vf/3rLF68OJ///OezatWqZvsYPnx47rzzzjz99NN59tln2/V43N4PAAAAr3PhhRema9eumTlzZpYtW5bBgwfn1FNPTe/evfPb3/42Z555Zg4++OD07t07kyZNyne+852mdU8++eQ8+OCDmTJlSrp27Zqzzz47H/rQh5pt/2tf+1o+97nPZc8998z69evf8HGAtlSptufW3yYaGhrSt2/frF69OrW1tR09HQAAgA63bt26PP7449ljjz3Ss2fPjp5Op7S132FLO9Tt/QAAAFAo0Q8AAACFEv0AAABQKNEPAAAAhRL9AAAAUCjRDwAAQLvxhXHbri1+d6IfAACANtetW7ckydq1azt4Jp3Xa7+7136X26JrW00GAAAAXtOlS5f069cvK1euTJL07t07lUqlg2fVOVSr1axduzYrV65Mv3790qVLl23elugHAACgXdTV1SVJU/jTOv369Wv6HW4r0Q8AAEC7qFQqGTx4cHbbbbds3Lixo6fTqXTr1u0tXeF/jegHAACgXXXp0qVNApbW8yA/AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQnW66P/e976X4cOHp2fPnhkzZkzuueeerY6/8cYbs/fee6dnz54ZOXJkbrnllqb3Nm7cmHPPPTcjR47MTjvtlCFDhmTKlClZtmxZex8GAAAAtLtOFf033HBDpk+fnosuuigLFy7M/vvvnwkTJmTlypWbHX/33Xdn8uTJmTp1au6///5MnDgxEydOzKJFi5Ika9euzcKFC3PhhRdm4cKF+dnPfpYlS5bk4x//+PY8LAAAAGgXlWq1Wu3oSbTUmDFjcvDBB+eKK65IkjQ2Nmbo0KE544wzct55571h/LHHHps1a9bk5ptvblr2/ve/PwcccEDmzJmz2X3ce++9GT16dJ588skMGzasRfNqaGhI3759s3r16tTW1m7DkQEAAEDLtbRDO82V/g0bNmTBggUZP35807KampqMHz8+8+bN2+w68+bNazY+SSZMmLDF8UmyevXqVCqV9OvXr03mDQAAAB2la0dPoKWeffbZbNq0KYMGDWq2fNCgQVm8ePFm16mvr9/s+Pr6+s2OX7duXc4999xMnjx5q/9Ssn79+qxfv77pdUNDQ0sPAwAAALabTnOlv71t3LgxxxxzTKrVan7wgx9sdeysWbPSt2/fpp+hQ4dup1kCAABAy3Wa6B8wYEC6dOmSFStWNFu+YsWK1NXVbXadurq6Fo1/LfiffPLJ3HbbbW/6ufwZM2Zk9erVTT9///vft+GIAAAAoH11mujv3r17DjrooMydO7dpWWNjY+bOnZuxY8dudp2xY8c2G58kt912W7PxrwX/Y489lt/97nfp37//m86lR48eqa2tbfYDAAAAO5pO85n+JJk+fXpOOOGEjBo1KqNHj87s2bOzZs2anHTSSUmSKVOm5B3veEdmzZqVJDnzzDNz+OGH55JLLslRRx2V66+/Pvfdd1+uvPLKJK8G/6c//eksXLgwN998czZt2tT0ef9dd9013bt375gDBQAAgDbQqaL/2GOPzTPPPJOZM2emvr4+BxxwQG699damh/UtXbo0NTX/7+aFQw45JNddd10uuOCCfOUrX8mIESPyi1/8Ivvuu2+S5Omnn84vf/nLJMkBBxzQbF933HFHPvjBD26X4wIAAID2UKlWq9WOnkRn19LvRwQAAIC20NIO7TSf6QcAAABaR/QDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRqm6L/lVdeye9+97v89//+3/Piiy8mSZYtW5aXXnqpTScHAAAAbLuurV3hySefzIc//OEsXbo069evz3/+z/85O++8cy6++OKsX78+c+bMaY95AgAAAK3U6iv9Z555ZkaNGpUXXnghvXr1alr+yU9+MnPnzm3TyQEAAADbrtVX+u+6667cfffd6d69e7Plw4cPz9NPP91mEwMAAADemlZf6W9sbMymTZvesPypp57Kzjvv3CaTAgAAAN66Vkf/kUcemdmzZze9rlQqeemll3LRRRflox/9aFvODQAAAHgLKtVqtdqaFZ566qlMmDAh1Wo1jz32WEaNGpXHHnssAwYMyJ133pnddtutvea6w2poaEjfvn2zevXq1NbWdvR0AAAAKFxLO7TV0Z+8+pV9119/ff7yl7/kpZdeyoEHHpjjjjuu2YP93k5EPwAAANtTSzu01Q/yS5KuXbvmM5/5zDZPDgAAAGh/rY7+a665ZqvvT5kyZZsnAwAAALSdVt/ev8suuzR7vXHjxqxduzbdu3dP79698/zzz7fpBDsDt/cDAACwPbW0Q1v99P4XXnih2c9LL72UJUuW5LDDDsuPf/zjtzRpAAAAoO20Ovo3Z8SIEfnXf/3XnHnmmW2xua363ve+l+HDh6dnz54ZM2ZM7rnnnq2Ov/HGG7P33nunZ8+eGTlyZG655ZZm71er1cycOTODBw9Or169Mn78+Dz22GPteQgAAACwXbRJ9CevPtxv2bJlbbW5zbrhhhsyffr0XHTRRVm4cGH233//TJgwIStXrtzs+LvvvjuTJ0/O1KlTc//992fixImZOHFiFi1a1DTmW9/6Vi6//PLMmTMn8+fPz0477ZQJEyZk3bp17XosAAAA0N5a/Zn+X/7yl81eV6vVLF++PFdccUWGDh2a3/zmN206wdcbM2ZMDj744FxxxRVJksbGxgwdOjRnnHFGzjvvvDeMP/bYY7NmzZrcfPPNTcve//7354ADDsicOXNSrVYzZMiQnHPOOfkv/+W/JElWr16dQYMG5eqrr86//Mu/tGhePtMPAADA9tRuX9k3ceLEZq8rlUoGDhyYI444IpdcckmrJ9pSGzZsyIIFCzJjxoymZTU1NRk/fnzmzZu32XXmzZuX6dOnN1s2YcKE/OIXv0iSPP7446mvr8/48eOb3u/bt2/GjBmTefPmtTj6AQAAYEfU6uhvbGxsj3m8qWeffTabNm3KoEGDmi0fNGhQFi9evNl16uvrNzu+vr6+6f3Xlm1pzOasX78+69evb3rd0NDQ8gMBAACA7aTNPtP/djJr1qz07du36Wfo0KEdPSUAAAB4gxZd6f/HW+S35jvf+c42T2ZrBgwYkC5dumTFihXNlq9YsSJ1dXWbXaeurm6r41/73xUrVmTw4MHNxhxwwAFbnMuMGTOa/U4aGhqEPwAAADucFkX//fff36KNVSqVtzSZrenevXsOOuigzJ07t+m5Ao2NjZk7d25OP/30za4zduzYzJ07N2eddVbTsttuuy1jx45Nkuyxxx6pq6vL3LlzmyK/oaEh8+fPz+c///ktzqVHjx7p0aNHmxwXAAAAtJcWRf8dd9zR3vNokenTp+eEE07IqFGjMnr06MyePTtr1qzJSSedlCSZMmVK3vGOd2TWrFlJkjPPPDOHH354Lrnkkhx11FG5/vrrc9999+XKK69M8uo/Upx11ln5+te/nhEjRmSPPfbIhRdemCFDhrzhgYUAAADQ2bT6QX4d6dhjj80zzzyTmTNnpr6+PgcccEBuvfXWpgfxLV26NDU1/+8xBYccckiuu+66XHDBBfnKV76SESNG5Be/+EX23XffpjFf/vKXs2bNmkybNi2rVq3KYYcdlltvvTU9e/bc7scHAAAAbalSrVarrV3pvvvuy09+8pMsXbo0GzZsaPbez372szabXGfR0u9HBAAAgLbQ0g5t9dP7r7/++hxyyCF59NFH8/Of/zwbN27Mww8/nNtvvz19+/Z9S5MGAAAA2k6ro/+b3/xmLr300vzqV79K9+7dc9lll2Xx4sU55phjMmzYsPaYIwAAALANWh39f/vb33LUUUclefWJ+mvWrEmlUsnZZ5/d9IA8AAAAoOO1Ovp32WWXvPjii0mSd7zjHVm0aFGSZNWqVVm7dm3bzg4AAADYZi2O/tfi/j/9p/+U2267LUly9NFH58wzz8wpp5ySyZMnZ9y4ce0zSwAAAKDVWvyVffvtt18OPvjgTJw4MUcffXSS5Pzzz0+3bt1y9913Z9KkSbngggvabaIAAABA67T4K/vuuuuu/K//9b9y0003pbGxMZMmTcpnP/vZfOADH2jvOe7wfGUfAAAA21Obf2XfBz7wgfzwhz/M8uXL893vfjdPPPFEDj/88PzTP/1TLr744tTX17fJxAEAAIC20eoH+e2000456aST8oc//CF//etfc/TRR+d73/tehg0blo9//OPtMUcAAABgG7T49v4tWbNmTa699trMmDEjq1atyqZNm9pqbp2G2/sBAADYnlraoS1+kN8/uvPOO/PDH/4wP/3pT1NTU5NjjjkmU6dO3dbNAQAAAG2sVdG/bNmyXH311bn66qvzf/7P/8khhxySyy+/PMccc0x22mmn9pojAAAAsA1aHP0f+chH8rvf/S4DBgzIlClTcvLJJ2evvfZqz7kBAAAAb0GLo79bt2656aab8s///M/p0qVLe84JAAAAaAMtjv5f/vKX7TkPAAAAoI21+iv7AAAAgM5B9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChRD8AAAAUSvQDAABAoUQ/AAAAFEr0AwAAQKFEPwAAABRK9AMAAEChOk30P//88znuuONSW1ubfv36ZerUqXnppZe2us66dety2mmnpX///unTp08mTZqUFStWNL3/4IMPZvLkyRk6dGh69eqVffbZJ5dddll7HwoAAABsF50m+o877rg8/PDDue2223LzzTfnzjvvzLRp07a6ztlnn51f/epXufHGG/OHP/why5Yty6c+9amm9xcsWJDddtstP/rRj/Lwww/n/PPPz4wZM3LFFVe09+EAAABAu6tUq9VqR0/izTz66KN5z3vek3vvvTejRo1Kktx666356Ec/mqeeeipDhgx5wzqrV6/OwIEDc9111+XTn/50kmTx4sXZZ599Mm/evLz//e/f7L5OO+20PProo7n99ttbPL+Ghob07ds3q1evTm1t7TYcIQAAALRcSzu0U1zpnzdvXvr169cU/Ekyfvz41NTUZP78+ZtdZ8GCBdm4cWPGjx/ftGzvvffOsGHDMm/evC3ua/Xq1dl1113bbvIAAADQQbp29ARaor6+PrvttluzZV27ds2uu+6a+vr6La7TvXv39OvXr9nyQYMGbXGdu+++OzfccEN+/etfb3U+69evz/r165teNzQ0tOAoAAAAYPvq0Cv95513XiqVylZ/Fi9evF3msmjRonziE5/IRRddlCOPPHKrY2fNmpW+ffs2/QwdOnS7zBEAAABao0Ov9J9zzjk58cQTtzrmXe96V+rq6rJy5cpmy1955ZU8//zzqaur2+x6dXV12bBhQ1atWtXsav+KFSvesM4jjzyScePGZdq0abngggvedN4zZszI9OnTm143NDQIfwAAAHY4HRr9AwcOzMCBA9903NixY7Nq1aosWLAgBx10UJLk9ttvT2NjY8aMGbPZdQ466KB069Ytc+fOzaRJk5IkS5YsydKlSzN27NimcQ8//HCOOOKInHDCCfnGN77Ronn36NEjPXr0aNFYAAAA6Cid4un9SfKRj3wkK1asyJw5c7Jx48acdNJJGTVqVK677rokydNPP51x48blmmuuyejRo5Mkn//853PLLbfk6quvTm1tbc4444wkr352P3n1lv4jjjgiEyZMyLe//e2mfXXp0qVF/xjxGk/vBwAAYHtqaYd2igf5Jcm1116b008/PePGjUtNTU0mTZqUyy+/vOn9jRs3ZsmSJVm7dm3TsksvvbRp7Pr16zNhwoR8//vfb3r/pptuyjPPPJMf/ehH+dGPftS0fPfdd88TTzyxXY4LAAAA2kunudK/I3OlHwAAgO2ppR3aoU/vBwAAANqP6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKFSnif7nn38+xx13XGpra9OvX79MnTo1L7300lbXWbduXU477bT0798/ffr0yaRJk7JixYrNjn3uuefyzne+M5VKJatWrWqHIwAAAIDtq9NE/3HHHZeHH344t912W26++ebceeedmTZt2lbXOfvss/OrX/0qN954Y/7whz9k2bJl+dSnPrXZsVOnTs1+++3XHlMHAACADlGpVqvVjp7Em3n00Ufznve8J/fee29GjRqVJLn11lvz0Y9+NE899VSGDBnyhnVWr16dgQMH5rrrrsunP/3pJMnixYuzzz77ZN68eXn/+9/fNPYHP/hBbrjhhsycOTPjxo3LCy+8kH79+rV4fg0NDenbt29Wr16d2trat3awAAAA8CZa2qGd4kr/vHnz0q9fv6bgT5Lx48enpqYm8+fP3+w6CxYsyMaNGzN+/PimZXvvvXeGDRuWefPmNS175JFH8rWvfS3XXHNNamo6xa8DAAAAWqRrR0+gJerr67Pbbrs1W9a1a9fsuuuuqa+v3+I63bt3f8MV+0GDBjWts379+kyePDnf/va3M2zYsPzf//t/WzSf9evXZ/369U2vGxoaWnE0AAAAsH106KXt8847L5VKZas/ixcvbrf9z5gxI/vss08+85nPtGq9WbNmpW/fvk0/Q4cObacZAgAAwLbr0Cv955xzTk488cStjnnXu96Vurq6rFy5stnyV155Jc8//3zq6uo2u15dXV02bNiQVatWNbvav2LFiqZ1br/99jz00EO56aabkiSvPd5gwIABOf/88/PVr351s9ueMWNGpk+f3vS6oaFB+AMAALDD6dDoHzhwYAYOHPim48aOHZtVq1ZlwYIFOeigg5K8GuyNjY0ZM2bMZtc56KCD0q1bt8ydOzeTJk1KkixZsiRLly7N2LFjkyQ//elP8/LLLzetc++99+bkk0/OXXfdlT333HOL8+nRo0d69OjR4uMEAACAjtApPtO/zz775MMf/nBOOeWUzJkzJxs3bszpp5+ef/mXf2l6cv/TTz+dcePG5Zprrsno0aPTt2/fTJ06NdOnT8+uu+6a2tranHHGGRk7dmzTk/v/MeyfffbZpv215un9AAAAsCPqFNGfJNdee21OP/30jBs3LjU1NZk0aVIuv/zypvc3btyYJUuWZO3atU3LLr300qax69evz4QJE/L973+/I6YPAAAA212l+toH2dlmLf1+RAAAAGgLLe1QX0wPAAAAhRL9AAAAUCjRDwAAAIUS/QAAAFAo0Q8AAACFEv0AAABQKNEPAAAAhRL9AAAAUCjRDwAAAIUS/QAAAFAo0Q8AAACFEv0AAABQKNEPAAAAhRL9AAAAUCjRDwAAAIUS/QAAAFAo0Q8AAACFEv0AAABQKNEPAAAAhRL9AAAAUCjRDwAAAIUS/QAAAFAo0Q8AAACFEv0AAABQKNEPAAAAhRL9AAAAUCjRDwAAAIUS/QAAAFAo0Q8AAACFEv0AAABQKNEPAAAAhRL9AAAAUCjRDwAAAIUS/QAAAFAo0Q8AAACFEv0AAABQKNEPAAAAhRL9AAAAUCjRDwAAAIUS/QAAAFAo0Q8AAACFEv0AAABQKNEPAAAAhRL9AAAAUCjRDwAAAIUS/QAAAFAo0Q8AAACFEv0AAABQKNEPAAAAhRL9AAAAUCjRDwAAAIUS/QAAAFAo0Q8AAACFEv0AAABQKNEPAAAAhRL9AAAAUCjRDwAAAIUS/QAAAFAo0Q8AAACFEv0AAABQKNEPAAAAhRL9AAAAUCjRDwAAAIUS/QAAAFAo0Q8AAACFEv0AAABQKNEPAAAAhRL9AAAAUCjRDwAAAIUS/QAAAFAo0Q8AAACFEv0AAABQKNEPAAAAhRL9AAAAUCjRDwAAAIUS/QAAAFAo0Q8AAACF6trREyhBtVpNkjQ0NHTwTAAAAHg7eK0/X+vRLRH9beDFF19MkgwdOrSDZwIAAMDbyYsvvpi+fftu8f1K9c3+WYA31djYmGXLlmXnnXdOpVLp6OmwnTQ0NGTo0KH5+9//ntra2o6eDryBc5TOwHnKjs45yo7OOfr2Va1W8+KLL2bIkCGpqdnyJ/dd6W8DNTU1eec739nR06CD1NbW+guWHZpzlM7AecqOzjnKjs45+va0tSv8r/EgPwAAACiU6AcAAIBCiX7YRj169MhFF12UHj16dPRUYLOco3QGzlN2dM5RdnTOUd6MB/kBAABAoVzpBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOiHrXj++edz3HHHpba2Nv369cvUqVPz0ksvbXWddevW5bTTTkv//v3Tp0+fTJo0KStWrNjs2Oeeey7vfOc7U6lUsmrVqnY4AkrXHufogw8+mMmTJ2fo0KHp1atX9tlnn1x22WXtfSgU4nvf+16GDx+enj17ZsyYMbnnnnu2Ov7GG2/M3nvvnZ49e2bkyJG55ZZbmr1frVYzc+bMDB48OL169cr48ePz2GOPtechULi2PEc3btyYc889NyNHjsxOO+2UIUOGZMqUKVm2bFl7HwYFa+u/R1/v1FNPTaVSyezZs9t41uzIRD9sxXHHHZeHH344t912W26++ebceeedmTZt2lbXOfvss/OrX/0qN954Y/7whz9k2bJl+dSnPrXZsVOnTs1+++3XHlPnbaI9ztEFCxZkt912y49+9KM8/PDDOf/88zNjxoxcccUV7X04dHI33HBDpk+fnosuuigLFy7M/vvvnwkTJmTlypWbHX/33Xdn8uTJmTp1au6///5MnDgxEydOzKJFi5rGfOtb38rll1+eOXPmZP78+dlpp50yYcKErFu3bnsdFgVp63N07dq1WbhwYS688MIsXLgwP/vZz7JkyZJ8/OMf356HRUHa4+/R1/z85z/Pn//85wwZMqS9D4MdTRXYrEceeaSapHrvvfc2LfvNb35TrVQq1aeffnqz66xatararVu36o033ti07NFHH60mqc6bN6/Z2O9///vVww8/vDp37txqkuoLL7zQLsdBudr7HH29L3zhC9UPfehDbTd5ijR69Ojqaaed1vR606ZN1SFDhlRnzZq12fHHHHNM9aijjmq2bMyYMdXPfe5z1Wq1Wm1sbKzW1dVVv/3tbze9v2rVqmqPHj2qP/7xj9vhCChdW5+jm3PPPfdUk1SffPLJtpk0byvtdY4+9dRT1Xe84x3VRYsWVXfffffqpZde2uZzZ8flSj9swbx589KvX7+MGjWqadn48eNTU1OT+fPnb3adBQsWZOPGjRk/fnzTsr333jvDhg3LvHnzmpY98sgj+drXvpZrrrkmNTX+z5Bt057n6D9avXp1dt1117abPMXZsGFDFixY0Ozcqqmpyfjx47d4bs2bN6/Z+CSZMGFC0/jHH3889fX1zcb07ds3Y8aM2er5CpvTHufo5qxevTqVSiX9+vVrk3nz9tFe52hjY2OOP/74fOlLX8p73/ve9pk8OzS1AVtQX1+f3Xbbrdmyrl27Ztddd019ff0W1+nevfsb/h/9oEGDmtZZv359Jk+enG9/+9sZNmxYu8ydt4f2Okf/0d13350bbrjhTT82wNvbs88+m02bNmXQoEHNlm/t3Kqvr9/q+Nf+tzXbhC1pj3P0H61bty7nnntuJk+enNra2raZOG8b7XWOXnzxxenatWu++MUvtv2k6RREP2875513XiqVylZ/Fi9e3G77nzFjRvbZZ5985jOfabd90Ll19Dn6eosWLconPvGJXHTRRTnyyCO3yz4BOqONGzfmmGOOSbVazQ9+8IOOng4kefUOv8suuyxXX311KpVKR0+HDtK1oycA29s555yTE088catj3vWud6Wuru4ND0155ZVX8vzzz6eurm6z69XV1WXDhg1ZtWpVsyupK1asaFrn9ttvz0MPPZSbbropyatPpk6SAQMG5Pzzz89Xv/rVbTwyStHR5+hrHnnkkYwbNy7Tpk3LBRdcsE3HwtvHgAED0qVLlzd8W8nmzq3X1NXVbXX8a/+7YsWKDB48uNmYAw44oA1nz9tBe5yjr3kt+J988sncfvvtrvKzTdrjHL3rrruycuXKZneXbtq0Keecc05mz56dJ554om0Pgh2SK/287QwcODB77733Vn+6d++esWPHZtWqVVmwYEHTurfffnsaGxszZsyYzW77oIMOSrdu3TJ37tymZUuWLMnSpUszduzYJMlPf/rTPPjgg3nggQfywAMP5H/8j/+R5NW/lE877bR2PHI6i44+R5Pk4Ycfzoc+9KGccMIJ+cY3vtF+B0sxunfvnoMOOqjZudXY2Ji5c+c2O7deb+zYsc3GJ8ltt93WNH6PPfZIXV1dszENDQ2ZP3/+FrcJW9Ie52jy/4L/sccey+9+97v079+/fQ6A4rXHOXr88cfnL3/5S9N/dz7wwAMZMmRIvvSlL+W3v/1t+x0MO5aOfpIg7Mg+/OEPV9/3vvdV58+fX/3jH/9YHTFiRHXy5MlN7z/11FPVvfbaqzp//vymZaeeemp12LBh1dtvv7163333VceOHVsdO3bsFvdxxx13eHo/26w9ztGHHnqoOnDgwOpnPvOZ6vLly5t+Vq5cuV2Pjc7n+uuvr/bo0aN69dVXVx955JHqtGnTqv369avW19dXq9Vq9fjjj6+ed955TeP/9Kc/Vbt27Vr9b//tv1UfffTR6kUXXVTt1q1b9aGHHmoa86//+q/Vfv36Vf/3//7f1b/85S/VT3ziE9U99tij+vLLL2/346Pza+tzdMOGDdWPf/zj1Xe+853VBx54oNnfmevXr++QY6Rza4+/R/+Rp/e//Yh+2IrnnnuuOnny5GqfPn2qtbW11ZNOOqn64osvNr3/+OOPV5NU77jjjqZlL7/8cvULX/hCdZdddqn27t27+slPfrK6fPnyLe5D9PNWtMc5etFFF1WTvOFn9913345HRmf13e9+tzps2LBq9+7dq6NHj67++c9/bnrv8MMPr55wwgnNxv/kJz+p/tM//VO1e/fu1fe+973VX//6183eb2xsrF544YXVQYMGVXv06FEdN25cdcmSJdvjUChUW56jr/0du7mf1/+9C63R1n+P/iPR//ZTqVb/4wPFAAAAQFF8ph8AAAAKJfoBAACgUKIfAAAACiX6AQAAoFCiHwAAAAol+gEAAKBQoh8AAAAKJfoBAACgUKIfANiqE088MRMnTuyw/R9//PH55je/2Sbb2rBhQ4YPH5777ruvTbYHADu6SrVarXb0JACAjlGpVLb6/kUXXZSzzz471Wo1/fr12z6Tep0HH3wwRxxxRJ588sn06dOnTbZ5xRVX5Oc//3nmzp3bJtsDgB2Z6AeAt7H6+vqmP99www2ZOXNmlixZ0rSsT58+bRbb2+Kzn/1sunbtmjlz5rTZNl944YXU1dVl4cKFee9739tm2wWAHZHb+wHgbayurq7pp2/fvqlUKs2W9enT5w2393/wgx/MGWeckbPOOiu77LJLBg0alKuuuipr1qzJSSedlJ133jnvfve785vf/KbZvhYtWpSPfOQj6dOnTwYNGpTjjz8+zz777BbntmnTptx000352Mc+1mz58OHD881vfjMnn3xydt555wwbNixXXnll0/sbNmzI6aefnsGDB6dnz57ZfffdM2vWrKb3d9lllxx66KG5/vrr3+JvDwB2fKIfAGi1f/u3f8uAAQNyzz335IwzzsjnP//5HH300TnkkEOycOHCHHnkkTn++OOzdu3aJMmqVatyxBFH5H3ve1/uu+++3HrrrVmxYkWOOeaYLe7jL3/5S1avXp1Ro0a94b1LLrkko0aNyv33358vfOEL+fznP990h8Lll1+eX/7yl/nJT36SJUuW5Nprr83w4cObrT969OjcddddbfcLAYAdlOgHAFpt//33zwUXXJARI0ZkxowZ6dmzZwYMGJBTTjklI0aMyMyZM/Pcc8/lL3/5S5JXP0f/vve9L9/85jez9957533ve19++MMf5o477shf//rXze7jySefTJcuXbLbbru94b2PfvSj+cIXvpB3v/vdOffcczNgwIDccccdSZKlS5dmxIgROeyww7L77rvnsMMOy+TJk5utP2TIkDz55JNt/FsBgB2P6AcAWm2//fZr+nOXLl3Sv3//jBw5smnZoEGDkiQrV65M8uoD+e64446mZwT06dMne++9d5Lkb3/722b38fLLL6dHjx6bfdjg6/f/2kcSXtvXiSeemAceeCB77bVXvvjFL+bf//3f37B+r169mu5CAICSde3oCQAAnU+3bt2ava5UKs2WvRbqjY2NSZKXXnopH/vYx3LxxRe/YVuDBw/e7D4GDBiQtWvXZsOGDenevfub7v+1fR144IF5/PHH85vf/Ca/+93vcswxx2T8+PG56aabmsY///zzGThwYEsPFwA6LdEPALS7Aw88MD/96U8zfPjwdO3asv/8OOCAA5IkjzzySNOfW6q2tjbHHntsjj322Hz605/Ohz/84Tz//PPZddddk7z6UMH3ve99rdomAHRGbu8HANrdaaedlueffz6TJ0/Ovffem7/97W/57W9/m5NOOimbNm3a7DoDBw7MgQcemD/+8Y+t2td3vvOd/PjHP87ixYvz17/+NTfeeGPq6urSr1+/pjF33XVXjjzyyLdySADQKYh+AKDdDRkyJH/605+yadOmHHnkkRk5cmTOOuus9OvXLzU1W/7Pkc9+9rO59tprW7WvnXfeOd/61rcyatSoHHzwwXniiSdyyy23NO1n3rx5Wb16dT796U+/pWMCgM6gUq1Wqx09CQCAzXn55Zez11575YYbbsjYsWPbZJvHHnts9t9//3zlK19pk+0BwI7MlX4AYIfVq1evXHPNNXn22WfbZHsbNmzIyJEjc/bZZ7fJ9gBgR+dKPwAAABTKlX4AAAAolOgHAACAQol+AAAAKJToBwAAgEKJfgAAACiU6AcAAIBCiX4AAAAolOgHAACAQol+AAAAKNT/D88ynFmXZ2f7AAAAAElFTkSuQmCC",
      "text/plain": [
       "<Figure size 1200x800 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "def plot_signal(signal_name):\n",
    "    if signal_name in signals:\n",
    "        data = signals[signal_name]['values']\n",
    "        times = [x[0] for x in data]\n",
    "        values = [x[1] for x in data]\n",
    "        plt.step(times, values, label=signal_name, where='post')\n",
    "\n",
    "plt.figure(figsize=(12, 8))\n",
    "\n",
    "for signal_name in ['a', 'b', 'cin', 'sum', 'cout']:\n",
    "    plot_signal(signal_name)\n",
    "\n",
    "plt.xlabel('Time (ns)')\n",
    "plt.ylabel('Value')\n",
    "plt.legend()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 60,
   "id": "ec796de0-c1a4-44e9-b60a-d6960e138a28",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['wal', 'test_waveforms.wal'], returncode=1)"
      ]
     },
     "execution_count": 60,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "wal_script_test = \"\"\"\n",
    "// Load the waveform file\n",
    "load_waveform \"full_adder_tb.vcd\"\n",
    "\"\"\"\n",
    "\n",
    "with open(\"test_waveforms.wal\", \"w\") as f:\n",
    "    f.write(wal_script_test)\n",
    "\n",
    "# Run the simple WAL script\n",
    "subprocess.run([\"wal\", \"test_waveforms.wal\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 59,
   "id": "1f3f5468-d632-4063-a89f-fc693d30535a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "CompletedProcess(args=['wal', 'analyze_waveforms.wal'], returncode=1)"
      ]
     },
     "execution_count": 59,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "wal_script = \"\"\"\n",
    "load_waveform \"full_adder_tb.vcd\"\n",
    "\n",
    "signal a\n",
    "signal b\n",
    "signal cin\n",
    "signal sum\n",
    "signal cout\n",
    "\n",
    "extract_signals {\n",
    "    a -> \"a.csv\"\n",
    "    b -> \"b.csv\"\n",
    "    cin -> \"cin.csv\"\n",
    "    sum -> \"sum.csv\"\n",
    "    cout -> \"cout.csv\"\n",
    "}\n",
    "\"\"\"\n",
    "\n",
    "with open(\"analyze_waveforms.wal\", \"w\") as f:\n",
    "    f.write(wal_script)\n",
    "\n",
    "subprocess.run([\"wal\", \"analyze_waveforms.wal\"])"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "66aced03-c1b4-406f-a777-fbfead4671db",
   "metadata": {},
   "source": [
    "# Full_Benchmark"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 275,
   "id": "b57bcb7f-fd18-4e0f-8170-f7d8e323df55",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "C:\\Users\\ugheewala\\OneDrive - NVIDIA Corporation\\Documents\\Projects\\benchmarking\n",
      "generated/\n",
      "    alu/\n",
      "        alu.v\n",
      "        array_multiplier/\n",
      "            array_multiplier.v\n",
      "            full_adder/\n",
      "                full_adder.v\n",
      "                half_adder/\n",
      "                    half_adder.v\n",
      "            half_adder/\n",
      "                half_adder.v\n",
      "        booth_multiplier/\n",
      "            booth_multiplier.v\n",
      "        borrow_lookahead_subtractor/\n",
      "            borrow_lookahead_subtractor.v\n",
      "            full_subtractor/\n",
      "                full_subtractor.v\n",
      "                half_subtractor/\n",
      "                    half_subtractor.v\n",
      "        carry_lookahead_adder/\n",
      "            carry_lookahead_adder.v\n",
      "        carry_lookahead_subtractor/\n",
      "            carry_lookahead_subtractor.v\n",
      "            full_subtractor/\n",
      "                full_subtractor.v\n",
      "                half_subtractor/\n",
      "                    half_subtractor.v\n",
      "        carry_save_adder/\n",
      "            carry_save_adder.v\n",
      "        carry_select_adder/\n",
      "            carry_select_adder.v\n",
      "            full_adder/\n",
      "                full_adder.v\n",
      "                half_adder/\n",
      "                    half_adder.v\n",
      "        carry_skip_adder/\n",
      "            carry_skip_adder.v\n",
      "        kogge_stone_adder/\n",
      "            kogge_stone_adder.v\n",
      "            carry_logic/\n",
      "                carry_logic.v\n",
      "        mcc_adder/\n",
      "            mcc_adder.v\n",
      "            full_adder/\n",
      "                full_adder.v\n",
      "                half_adder/\n",
      "                    half_adder.v\n",
      "        restoring_divider/\n",
      "            restoring_divider.v\n",
      "        ripple_carry_adder/\n",
      "            ripple_carry_adder.v\n",
      "            full_adder/\n",
      "                full_adder.v\n",
      "                half_adder/\n",
      "                    half_adder.v\n",
      "        ripple_carry_subtractor/\n",
      "            ripple_carry_subtractor.v\n",
      "            full_subtractor/\n",
      "                full_subtractor.v\n",
      "                half_subtractor/\n",
      "                    half_subtractor.v\n",
      "        wallace_tree_multiplier/\n",
      "            wallace_tree_multiplier.v\n",
      "            full_adder/\n",
      "                full_adder.v\n",
      "                half_adder/\n",
      "                    half_adder.v\n",
      "            half_adder/\n",
      "                half_adder.v\n",
      "    full_adder/\n",
      "        compilation_output.txt\n",
      "        full_adder.v\n",
      "        full_adder_compilation_output.txt\n",
      "        full_adder_details.json\n",
      "        full_adder_netlist.json\n",
      "        full_adder_script.ys\n",
      "        simulation_output.txt\n",
      "        tb_full_adder.v\n",
      "        tb_full_adder_compilation_output.txt\n",
      "        transcript\n",
      "        half_adder/\n",
      "            compilation_output.txt\n",
      "            half_adder.v\n",
      "            half_adder_compilation_output.txt\n",
      "            half_adder_details.json\n",
      "            half_adder_netlist.json\n",
      "            half_adder_script.ys\n",
      "            simulation_output.txt\n",
      "            tb_half_adder.v\n",
      "            tb_half_adder_compilation_output.txt\n",
      "            transcript\n"
     ]
    }
   ],
   "source": [
    "# Step 1: Create Directory Structure\n",
    "src_folder = \"src\"\n",
    "dest_folder = \"generated\"\n",
    "verilog_file = os.path.join(src_folder, \"alu.v\")\n",
    "\n",
    "if \"simulation\" in os.getcwd():\n",
    "    os.chdir(\"..\")\n",
    "\n",
    "print(os.getcwd())\n",
    "\n",
    "hierarchy = {}\n",
    "hierarchy = create_directory_structure(verilog_file, src_folder, dest_folder, hierarchy)\n",
    "#print(hierarchy)\n",
    "hierarchy = print_directory_structure(dest_folder)\n",
    "\n",
    "with open('hierarchy.json', 'w') as f:\n",
    "    json.dump(hierarchy, f, indent=4)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 276,
   "id": "ff9e8f70-2979-4e58-b3f5-b96e6d88f2c0",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "C:\\Users\\ugheewala\\OneDrive - NVIDIA Corporation\\Documents\\Projects\\benchmarking\n",
      "{\n",
      "    \"component_name\": \"alu\",\n",
      "    \"parameters\": [\n",
      "        {\n",
      "            \"name\": \"WIDTH\",\n",
      "            \"value\": \"32\"\n",
      "        },\n",
      "        {\n",
      "            \"name\": \"BLOCK_SIZE\",\n",
      "            \"value\": \"4\"\n",
      "        },\n",
      "        {\n",
      "            \"name\": \"WIDTH\",\n",
      "            \"value\": \"32\"\n",
      "        }\n",
      "    ],\n",
      "    \"inputs\": [\n",
      "        [\n",
      "            \"input\",\n",
      "            \"wire\",\n",
      "            \"unsigned\",\n",
      "            \"1\",\n",
      "            \"WIDTH\"\n",
      "        ],\n",
      "        [\n",
      "            \"input\",\n",
      "            \"wire\",\n",
      "            \"unsigned\",\n",
      "            \"1\",\n",
      "            \"WIDTH\"\n",
      "        ],\n",
      "        [\n",
      "            \"input\",\n",
      "            \"wire\",\n",
      "            \"unsigned\",\n",
      "            \"3:0\",\n",
      "            \"opcode\"\n",
      "        ],\n",
      "        [\n",
      "            \"input\",\n",
      "            \"wire\",\n",
      "            \"unsigned\",\n",
      "            \"1:0\",\n",
      "            \"adder_sel\"\n",
      "        ],\n",
      "        [\n",
      "            \"input\",\n",
      "            \"wire\",\n",
      "            \"unsigned\",\n",
      "            \"1:0\",\n",
      "            \"sub_sel\"\n",
      "        ],\n",
      "        [\n",
      "            \"input\",\n",
      "            \"wire\",\n",
      "            \"unsigned\",\n",
      "            \"1:0\",\n",
      "            \"mul_sel\"\n",
      "        ],\n",
      "        [\n",
      "            \"input\",\n",
      "            \"wire\",\n",
      "            \"unsigned\",\n",
      "            \"1:0\",\n",
      "            \"div_sel\"\n",
      "        ],\n",
      "        [\n",
      "            \"input\",\n",
      "            \"wire\",\n",
      "            \"unsigned\",\n",
      "            \"1:0\",\n",
      "            \"shifter_sel\"\n",
      "        ]\n",
      "    ],\n",
      "    \"outputs\": [\n",
      "        [\n",
      "            \"output\",\n",
      "            \"reg\",\n",
      "            \"unsigned\",\n",
      "            \"1\",\n",
      "            \"WIDTH\"\n",
      "        ],\n",
      "        [\n",
      "            \"output\",\n",
      "            \"reg\",\n",
      "            \"unsigned\",\n",
      "            \"1\",\n",
      "            \"zero\"\n",
      "        ],\n",
      "        [\n",
      "            \"output\",\n",
      "            \"reg\",\n",
      "            \"unsigned\",\n",
      "            \"1\",\n",
      "            \"carry\"\n",
      "        ],\n",
      "        [\n",
      "            \"output\",\n",
      "            \"reg\",\n",
      "            \"unsigned\",\n",
      "            \"1\",\n",
      "            \"overflow\"\n",
      "        ],\n",
      "        [\n",
      "            \"output\",\n",
      "            \"reg\",\n",
      "            \"unsigned\",\n",
      "            \"1\",\n",
      "            \"sign\"\n",
      "        ]\n",
      "    ],\n",
      "    \"others\": {\n",
      "        \"H\": [\n",
      "            \"wire\",\n",
      "            \"\",\n",
      "            \"WIDT\"\n",
      "        ],\n",
      "        \"o\": [\n",
      "            \"wire\",\n",
      "            \"\",\n",
      "            \"zer\"\n",
      "        ],\n",
      "        \"y\": [\n",
      "            \"reg\",\n",
      "            \"\",\n",
      "            \"carr\"\n",
      "        ],\n",
      "        \"w\": [\n",
      "            \"reg\",\n",
      "            \"\",\n",
      "            \"overflo\"\n",
      "        ],\n",
      "        \"n\": [\n",
      "            \"reg\",\n",
      "            \"\",\n",
      "            \"sig\"\n",
      "        ],\n",
      "        \"t\": [\n",
      "            \"wire\",\n",
      "            \"\",\n",
      "            \"cou\"\n",
      "        ],\n",
      "        \"d\": [\n",
      "            \"wire\",\n",
      "            \"\",\n",
      "            \"div_vali\"\n",
      "        ]\n",
      "    },\n",
      "    \"submodules\": {\n",
      "        \"array_multiplier\": {\n",
      "            \"component_name\": \"array_multiplier\",\n",
      "            \"parameters\": [\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"4\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                }\n",
      "            ],\n",
      "            \"inputs\": [\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ]\n",
      "            ],\n",
      "            \"outputs\": [\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"2\"\n",
      "                ]\n",
      "            ],\n",
      "            \"others\": {}\n",
      "        },\n",
      "        \"booth_multiplier\": {\n",
      "            \"component_name\": \"booth_multiplier\",\n",
      "            \"parameters\": [\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                }\n",
      "            ],\n",
      "            \"inputs\": [\n",
      "                [\n",
      "                    \"input\",\n",
      "                    null,\n",
      "                    \"signed\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    null,\n",
      "                    \"signed\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ]\n",
      "            ],\n",
      "            \"outputs\": [\n",
      "                [\n",
      "                    \"output\",\n",
      "                    null,\n",
      "                    \"signed\",\n",
      "                    \"1\",\n",
      "                    \"2\"\n",
      "                ]\n",
      "            ],\n",
      "            \"others\": {\n",
      "                \"t\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"qou\"\n",
      "                ]\n",
      "            }\n",
      "        },\n",
      "        \"borrow_lookahead_subtractor\": {\n",
      "            \"component_name\": \"borrow_lookahead_subtractor\",\n",
      "            \"parameters\": [\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"4\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                }\n",
      "            ],\n",
      "            \"inputs\": [\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"bin\"\n",
      "                ]\n",
      "            ],\n",
      "            \"outputs\": [\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"bout\"\n",
      "                ]\n",
      "            ],\n",
      "            \"others\": {\n",
      "                \"n\": [\n",
      "                    \"reg\",\n",
      "                    \"\",\n",
      "                    \"bi\"\n",
      "                ],\n",
      "                \"t\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"bou\"\n",
      "                ],\n",
      "                \"c\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"N:0\"\n",
      "                ]\n",
      "            }\n",
      "        },\n",
      "        \"carry_lookahead_adder\": {\n",
      "            \"component_name\": \"carry_lookahead_adder\",\n",
      "            \"parameters\": [\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"4\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                }\n",
      "            ],\n",
      "            \"inputs\": [\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"cin\"\n",
      "                ]\n",
      "            ],\n",
      "            \"outputs\": [\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"cout\"\n",
      "                ]\n",
      "            ],\n",
      "            \"others\": {\n",
      "                \"n\": [\n",
      "                    \"reg\",\n",
      "                    \"\",\n",
      "                    \"ci\"\n",
      "                ],\n",
      "                \"t\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"cou\"\n",
      "                ],\n",
      "                \"carry\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"N:0\"\n",
      "                ]\n",
      "            }\n",
      "        },\n",
      "        \"carry_lookahead_subtractor\": {\n",
      "            \"component_name\": \"carry_lookahead_subtractor\",\n",
      "            \"parameters\": [\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"4\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                }\n",
      "            ],\n",
      "            \"inputs\": [\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"bin\"\n",
      "                ]\n",
      "            ],\n",
      "            \"outputs\": [\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"bout\"\n",
      "                ]\n",
      "            ],\n",
      "            \"others\": {\n",
      "                \"n\": [\n",
      "                    \"reg\",\n",
      "                    \"\",\n",
      "                    \"bi\"\n",
      "                ],\n",
      "                \"t\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"bou\"\n",
      "                ],\n",
      "                \"c\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"N:0\"\n",
      "                ]\n",
      "            }\n",
      "        },\n",
      "        \"carry_save_adder\": {\n",
      "            \"component_name\": \"carry_save_adder\",\n",
      "            \"parameters\": [\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                }\n",
      "            ],\n",
      "            \"inputs\": [\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ]\n",
      "            ],\n",
      "            \"outputs\": [\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"N:0\",\n",
      "                    \"result\"\n",
      "                ]\n",
      "            ],\n",
      "            \"others\": {\n",
      "                \"sum2\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"N:0\"\n",
      "                ]\n",
      "            }\n",
      "        },\n",
      "        \"carry_select_adder\": {\n",
      "            \"component_name\": \"carry_select_adder\",\n",
      "            \"parameters\": [\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                }\n",
      "            ],\n",
      "            \"inputs\": [\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"cin\"\n",
      "                ]\n",
      "            ],\n",
      "            \"outputs\": [\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"cout\"\n",
      "                ]\n",
      "            ],\n",
      "            \"others\": {\n",
      "                \"n\": [\n",
      "                    \"reg\",\n",
      "                    \"\",\n",
      "                    \"ci\"\n",
      "                ],\n",
      "                \"t\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"cou\"\n",
      "                ],\n",
      "                \"carry0\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"N:0\"\n",
      "                ]\n",
      "            }\n",
      "        },\n",
      "        \"carry_skip_adder\": {\n",
      "            \"component_name\": \"carry_skip_adder\",\n",
      "            \"parameters\": [\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"BLOCK_SIZE\",\n",
      "                    \"value\": \"4\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"BLOCK_SIZE\",\n",
      "                    \"value\": \"4\"\n",
      "                }\n",
      "            ],\n",
      "            \"inputs\": [\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"cin\"\n",
      "                ]\n",
      "            ],\n",
      "            \"outputs\": [\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"cout\"\n",
      "                ]\n",
      "            ],\n",
      "            \"others\": {\n",
      "                \"n\": [\n",
      "                    \"reg\",\n",
      "                    \"\",\n",
      "                    \"ci\"\n",
      "                ],\n",
      "                \"t\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"cou\"\n",
      "                ],\n",
      "                \"S\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"NUM_BLOCK\"\n",
      "                ],\n",
      "                \"carries\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"NUM_BLOCKS:0\"\n",
      "                ]\n",
      "            }\n",
      "        },\n",
      "        \"kogge_stone_adder\": {\n",
      "            \"component_name\": \"kogge_stone_adder\",\n",
      "            \"parameters\": [\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                }\n",
      "            ],\n",
      "            \"inputs\": [\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"cin\"\n",
      "                ]\n",
      "            ],\n",
      "            \"outputs\": [\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"cout\"\n",
      "                ]\n",
      "            ],\n",
      "            \"others\": {\n",
      "                \"n\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"ci\"\n",
      "                ],\n",
      "                \"t\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"cou\"\n",
      "                ],\n",
      "                \"c\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"N:0\"\n",
      "                ],\n",
      "                \"j\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"p_k\"\n",
      "                ]\n",
      "            }\n",
      "        },\n",
      "        \"mcc_adder\": {\n",
      "            \"component_name\": \"mcc_adder\",\n",
      "            \"parameters\": [\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                }\n",
      "            ],\n",
      "            \"inputs\": [\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"cin\"\n",
      "                ]\n",
      "            ],\n",
      "            \"outputs\": [\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"cout\"\n",
      "                ]\n",
      "            ],\n",
      "            \"others\": {\n",
      "                \"n\": [\n",
      "                    \"reg\",\n",
      "                    \"\",\n",
      "                    \"ci\"\n",
      "                ],\n",
      "                \"t\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"cou\"\n",
      "                ],\n",
      "                \"carry\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"N:0\"\n",
      "                ]\n",
      "            }\n",
      "        },\n",
      "        \"restoring_divider\": {\n",
      "            \"component_name\": \"restoring_divider\",\n",
      "            \"parameters\": [\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"4\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"IDLE\",\n",
      "                    \"value\": \"1'b0\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"START\",\n",
      "                    \"value\": \"1'b1\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                }\n",
      "            ],\n",
      "            \"inputs\": [\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"clk\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"rst\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"start\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ]\n",
      "            ],\n",
      "            \"outputs\": [\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"valid\"\n",
      "                ]\n",
      "            ],\n",
      "            \"others\": {\n",
      "                \"k\": [\n",
      "                    \"reg\",\n",
      "                    \"\",\n",
      "                    \"cl\"\n",
      "                ],\n",
      "                \"t\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"star\"\n",
      "                ],\n",
      "                \"d\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"vali\"\n",
      "                ],\n",
      "                \"2\": [\n",
      "                    \"reg\",\n",
      "                    \"\",\n",
      "                    \"\"\n",
      "                ],\n",
      "                \"e\": [\n",
      "                    \"reg\",\n",
      "                    \"\",\n",
      "                    \"next_stat\"\n",
      "                ]\n",
      "            }\n",
      "        },\n",
      "        \"ripple_carry_adder\": {\n",
      "            \"component_name\": \"ripple_carry_adder\",\n",
      "            \"parameters\": [\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"2\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                }\n",
      "            ],\n",
      "            \"inputs\": [\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"cin\"\n",
      "                ]\n",
      "            ],\n",
      "            \"outputs\": [\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"cout\"\n",
      "                ]\n",
      "            ],\n",
      "            \"others\": {\n",
      "                \"n\": [\n",
      "                    \"reg\",\n",
      "                    \"\",\n",
      "                    \"ci\"\n",
      "                ],\n",
      "                \"t\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"cou\"\n",
      "                ],\n",
      "                \"carry\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"N:0\"\n",
      "                ]\n",
      "            }\n",
      "        },\n",
      "        \"ripple_carry_subtractor\": {\n",
      "            \"component_name\": \"ripple_carry_subtractor\",\n",
      "            \"parameters\": [\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"2\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                }\n",
      "            ],\n",
      "            \"inputs\": [\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"bin\"\n",
      "                ]\n",
      "            ],\n",
      "            \"outputs\": [\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"bout\"\n",
      "                ]\n",
      "            ],\n",
      "            \"others\": {\n",
      "                \"n\": [\n",
      "                    \"reg\",\n",
      "                    \"\",\n",
      "                    \"bi\"\n",
      "                ],\n",
      "                \"t\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"bou\"\n",
      "                ],\n",
      "                \"carry\": [\n",
      "                    \"wire\",\n",
      "                    \"\",\n",
      "                    \"N:0\"\n",
      "                ]\n",
      "            }\n",
      "        },\n",
      "        \"wallace_tree_multiplier\": {\n",
      "            \"component_name\": \"wallace_tree_multiplier\",\n",
      "            \"parameters\": [\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"4\"\n",
      "                },\n",
      "                {\n",
      "                    \"name\": \"N\",\n",
      "                    \"value\": \"8\"\n",
      "                }\n",
      "            ],\n",
      "            \"inputs\": [\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ],\n",
      "                [\n",
      "                    \"input\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"N\"\n",
      "                ]\n",
      "            ],\n",
      "            \"outputs\": [\n",
      "                [\n",
      "                    \"output\",\n",
      "                    \"wire\",\n",
      "                    \"unsigned\",\n",
      "                    \"1\",\n",
      "                    \"2\"\n",
      "                ]\n",
      "            ],\n",
      "            \"others\": {}\n",
      "        }\n",
      "    }\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "# Step 2: Detect component details\n",
    "print(os.getcwd())\n",
    "\n",
    "component_name = \"alu\"\n",
    "component_details = detect_component_details(component_name, \"hierarchy.json\", True)\n",
    "print(json.dumps(component_details, indent=4))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "419a227d-c240-4270-9f25-fd287d5e724b",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Step 3: Define rules for generating expected values for testbench\n",
    "def adder_rule(test_case):\n",
    "    if \"cin\" in test_case:\n",
    "        outs = {\n",
    "            \"sum\": test_case[\"a\"] ^ test_case[\"b\"] ^ test_case[\"cin\"],\n",
    "            \"cout\": (test_case[\"a\"] & test_case[\"b\"]) | (test_case[\"cin\"] & (test_case[\"a\"] ^ test_case[\"b\"]))\n",
    "        }\n",
    "    else:\n",
    "        outs = {\n",
    "            \"sum\": test_case[\"a\"] ^ test_case[\"b\"],\n",
    "            \"cout\": test_case[\"a\"] & test_case[\"b\"]\n",
    "        }\n",
    "    print(test_case, outs)\n",
    "    return outs\n",
    "\n",
    "def subtractor_rule(test_case):\n",
    "    if \"cin\" in test_case:\n",
    "        outs = {\n",
    "            \"sum\": test_case[\"a\"] ^ test_case[\"b\"] ^ test_case[\"cin\"],\n",
    "            \"cout\": (test_case[\"a\"] & test_case[\"b\"]) | (test_case[\"cin\"] & (test_case[\"a\"] ^ test_case[\"b\"]))\n",
    "        }\n",
    "    else:\n",
    "        outs = {\n",
    "            \"sum\": test_case[\"a\"] ^ test_case[\"b\"],\n",
    "            \"cout\": test_case[\"a\"] & test_case[\"b\"]\n",
    "        }\n",
    "    print(test_case, outs)\n",
    "    return outs\n",
    "\n",
    "def multiplier_rule(test_case):\n",
    "    if \"cin\" in test_case:\n",
    "        outs = {\n",
    "            \"sum\": test_case[\"a\"] ^ test_case[\"b\"] ^ test_case[\"cin\"],\n",
    "            \"cout\": (test_case[\"a\"] & test_case[\"b\"]) | (test_case[\"cin\"] & (test_case[\"a\"] ^ test_case[\"b\"]))\n",
    "        }\n",
    "    else:\n",
    "        outs = {\n",
    "            \"sum\": test_case[\"a\"] ^ test_case[\"b\"],\n",
    "            \"cout\": test_case[\"a\"] & test_case[\"b\"]\n",
    "        }\n",
    "    print(test_case, outs)\n",
    "    return outs\n",
    "\n",
    "def divider_rule(test_case):\n",
    "    if \"cin\" in test_case:\n",
    "        outs = {\n",
    "            \"sum\": test_case[\"a\"] ^ test_case[\"b\"] ^ test_case[\"cin\"],\n",
    "            \"cout\": (test_case[\"a\"] & test_case[\"b\"]) | (test_case[\"cin\"] & (test_case[\"a\"] ^ test_case[\"b\"]))\n",
    "        }\n",
    "    else:\n",
    "        outs = {\n",
    "            \"sum\": test_case[\"a\"] ^ test_case[\"b\"],\n",
    "            \"cout\": test_case[\"a\"] & test_case[\"b\"]\n",
    "        }\n",
    "    print(test_case, outs)\n",
    "    return outs\n",
    "\n",
    "def shifter_rule(test_case):\n",
    "    if \"cin\" in test_case:\n",
    "        outs = {\n",
    "            \"sum\": test_case[\"a\"] ^ test_case[\"b\"] ^ test_case[\"cin\"],\n",
    "            \"cout\": (test_case[\"a\"] & test_case[\"b\"]) | (test_case[\"cin\"] & (test_case[\"a\"] ^ test_case[\"b\"]))\n",
    "        }\n",
    "    else:\n",
    "        outs = {\n",
    "            \"sum\": test_case[\"a\"] ^ test_case[\"b\"],\n",
    "            \"cout\": test_case[\"a\"] & test_case[\"b\"]\n",
    "        }\n",
    "    print(test_case, outs)\n",
    "    return outs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 101,
   "id": "3e9ddf11-14eb-4fe2-924f-3d970094f496",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Testbench generated and saved to testbench\\tb_full_adder.v\n",
      "Expected values for each test case: [{'sum': 0, 'cout': 1}, {'sum': 0, 'cout': 1}, {'sum': 1, 'cout': 1}, {'sum': 1, 'cout': 0}, {'sum': 1, 'cout': 0}, {'sum': 1, 'cout': 0}, {'sum': 0, 'cout': 0}, {'sum': 0, 'cout': 1}]\n"
     ]
    }
   ],
   "source": [
    "# Step 4: Generate testbench\n",
    "if \"simulation\" in os.getcwd():\n",
    "    os.chdir(\"..\")\n",
    "    \n",
    "tb_filename, expected_values = generate_testbench(component_name, test_depth, rules, True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 102,
   "id": "d468151d-f9b4-4b48-b452-9bc9113fffb8",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Compilation failed: Start time: 12:40:20 on Jun 30,2024\n",
      "vlog tb_full_adder.v \n",
      "Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016\n",
      "-- Compiling module tb_full_adder\n",
      "** Error: tb_full_adder.v(41): (vlog-2110) Illegal reference to net \"a\".\n",
      "** Error: tb_full_adder.v(43): (vlog-2110) Illegal reference to net \"b\".\n",
      "** Error: tb_full_adder.v(45): (vlog-2110) Illegal reference to net \"cin\".\n",
      "** Error: tb_full_adder.v(53): (vlog-2110) Illegal reference to net \"a\".\n",
      "** Error: tb_full_adder.v(53): (vlog-2110) Illegal reference to net \"b\".\n",
      "** Error: tb_full_adder.v(53): (vlog-2110) Illegal reference to net \"cin\".\n",
      "** Error: tb_full_adder.v(62): (vlog-2110) Illegal reference to net \"a\".\n",
      "** Error: tb_full_adder.v(62): (vlog-2110) Illegal reference to net \"b\".\n",
      "** Error: tb_full_adder.v(62): (vlog-2110) Illegal reference to net \"cin\".\n",
      "** Error: tb_full_adder.v(71): (vlog-2110) Illegal reference to net \"a\".\n",
      "** Error: tb_full_adder.v(71): (vlog-2110) Illegal reference to net \"b\".\n",
      "** Error: tb_full_adder.v(71): (vlog-2110) Illegal reference to net \"cin\".\n",
      "** Error: tb_full_adder.v(80): (vlog-2110) Illegal reference to net \"a\".\n",
      "** Error: tb_full_adder.v(80): (vlog-2110) Illegal reference to net \"b\".\n",
      "** Error: tb_full_adder.v(80): (vlog-2110) Illegal reference to net \"cin\".\n",
      "** Error: tb_full_adder.v(89): (vlog-2110) Illegal reference to net \"a\".\n",
      "** Error: tb_full_adder.v(89): (vlog-2110) Illegal reference to net \"b\".\n",
      "** Error: tb_full_adder.v(89): (vlog-2110) Illegal reference to net \"cin\".\n",
      "** Error: tb_full_adder.v(98): (vlog-2110) Illegal reference to net \"a\".\n",
      "** Error: tb_full_adder.v(98): (vlog-2110) Illegal reference to net \"b\".\n",
      "** Error: tb_full_adder.v(98): (vlog-2110) Illegal reference to net \"cin\".\n",
      "** Error: tb_full_adder.v(107): (vlog-2110) Illegal reference to net \"a\".\n",
      "** Error: tb_full_adder.v(107): (vlog-2110) Illegal reference to net \"b\".\n",
      "** Error: tb_full_adder.v(107): (vlog-2110) Illegal reference to net \"cin\".\n",
      "** Error: tb_full_adder.v(116): (vlog-2110) Illegal reference to net \"a\".\n",
      "** Error: tb_full_adder.v(116): (vlog-2110) Illegal reference to net \"b\".\n",
      "** Error: tb_full_adder.v(116): (vlog-2110) Illegal reference to net \"cin\".\n",
      "End time: 12:40:20 on Jun 30,2024, Elapsed time: 0:00:00\n",
      "Errors: 27, Warnings: 0\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Step 5: Run and score the testbench using ModelSim\n",
    "component_name = \"alu\"\n",
    "run_testbench(component_name, simulator=\"modelsim\", subs=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 103,
   "id": "c5a7b21b-14b8-4e7f-a433-288cfa3f5c61",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)\n",
      "\n",
      "-- Executing script file `script.ys' --\n",
      "\n",
      "ERROR: Can't open input file `src\\full_adder.v' for reading: No such file or directory\n",
      "\n"
     ]
    },
    {
     "ename": "RuntimeError",
     "evalue": "Yosys execution failed",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mRuntimeError\u001b[0m                              Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[103], line 2\u001b[0m\n\u001b[0;32m      1\u001b[0m \u001b[38;5;66;03m# Step 6: Run Yosys for netlist generation and analysis\u001b[39;00m\n\u001b[1;32m----> 2\u001b[0m netlist \u001b[38;5;241m=\u001b[39m \u001b[43mrun_yosys\u001b[49m\u001b[43m(\u001b[49m\u001b[43msource_files\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m      3\u001b[0m netlist_data \u001b[38;5;241m=\u001b[39m json\u001b[38;5;241m.\u001b[39mloads(netlist)\n\u001b[0;32m      4\u001b[0m analysis \u001b[38;5;241m=\u001b[39m analyze_netlist(netlist_data)\n",
      "Cell \u001b[1;32mIn[93], line 21\u001b[0m, in \u001b[0;36mrun_yosys\u001b[1;34m(src_files)\u001b[0m\n\u001b[0;32m     18\u001b[0m \u001b[38;5;28mprint\u001b[39m(result\u001b[38;5;241m.\u001b[39mstderr)\n\u001b[0;32m     20\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m result\u001b[38;5;241m.\u001b[39mreturncode \u001b[38;5;241m!=\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[1;32m---> 21\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mRuntimeError\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mYosys execution failed\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m     23\u001b[0m netlist_file \u001b[38;5;241m=\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mnetlist.json\u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[0;32m     24\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m os\u001b[38;5;241m.\u001b[39mpath\u001b[38;5;241m.\u001b[39mexists(netlist_file):\n",
      "\u001b[1;31mRuntimeError\u001b[0m: Yosys execution failed"
     ]
    }
   ],
   "source": [
    "# Step 6: Run Yosys for netlist generation and analysis\n",
    "component_name = \"alu\"\n",
    "get_netlist(component_name, subs=True, analysis=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "bd4c92d6-6752-4048-883c-9d135cb53f05",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Step 7: Generate vivado scripts "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "75b1e173-38d8-40a9-b22e-d8cd96c2b901",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Step 8: Follow instructions in generated/component_name/run_vivado.txt to manually (sadly) run vivado scripts\n",
    "# Example\n",
    "component_name = \"alu\"\n",
    "comp_dir = find_component_directory(component_name)\n",
    "pprint(open(os.path.join(comp_dir, \"run_vivado.txt\").read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 104,
   "id": "18610863-9bcf-4965-ab63-26be397ec64c",
   "metadata": {},
   "outputs": [
    {
     "ename": "FileNotFoundError",
     "evalue": "[Errno 2] No such file or directory: 'vivado/timing_summary.rpt'",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mFileNotFoundError\u001b[0m                         Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[104], line 3\u001b[0m\n\u001b[0;32m      1\u001b[0m \u001b[38;5;66;03m# Step 7: Perform timing analysis\u001b[39;00m\n\u001b[0;32m      2\u001b[0m timing_summary_path \u001b[38;5;241m=\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mvivado/timing_summary.rpt\u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[1;32m----> 3\u001b[0m timing_data \u001b[38;5;241m=\u001b[39m \u001b[43mparse_timing_report\u001b[49m\u001b[43m(\u001b[49m\u001b[43mtiming_summary_path\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m      4\u001b[0m pprint(timing_data)\n",
      "Cell \u001b[1;32mIn[96], line 138\u001b[0m, in \u001b[0;36mparse_timing_report\u001b[1;34m(file_path)\u001b[0m\n\u001b[0;32m    137\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mparse_timing_report\u001b[39m(file_path):\n\u001b[1;32m--> 138\u001b[0m     \u001b[38;5;28;01mwith\u001b[39;00m \u001b[38;5;28;43mopen\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43mfile_path\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43mr\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m)\u001b[49m \u001b[38;5;28;01mas\u001b[39;00m file:\n\u001b[0;32m    139\u001b[0m         lines \u001b[38;5;241m=\u001b[39m file\u001b[38;5;241m.\u001b[39mreadlines()\n\u001b[0;32m    141\u001b[0m     timer_settings \u001b[38;5;241m=\u001b[39m parse_timer_settings(lines)\n",
      "File \u001b[1;32m~\\Documents\\sim\\lib\\site-packages\\IPython\\core\\interactiveshell.py:324\u001b[0m, in \u001b[0;36m_modified_open\u001b[1;34m(file, *args, **kwargs)\u001b[0m\n\u001b[0;32m    317\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m file \u001b[38;5;129;01min\u001b[39;00m {\u001b[38;5;241m0\u001b[39m, \u001b[38;5;241m1\u001b[39m, \u001b[38;5;241m2\u001b[39m}:\n\u001b[0;32m    318\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mValueError\u001b[39;00m(\n\u001b[0;32m    319\u001b[0m         \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mIPython won\u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mt let you open fd=\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mfile\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m by default \u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[0;32m    320\u001b[0m         \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mas it is likely to crash IPython. If you know what you are doing, \u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[0;32m    321\u001b[0m         \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124myou can use builtins\u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m open.\u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[0;32m    322\u001b[0m     )\n\u001b[1;32m--> 324\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m io_open(file, \u001b[38;5;241m*\u001b[39margs, \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mkwargs)\n",
      "\u001b[1;31mFileNotFoundError\u001b[0m: [Errno 2] No such file or directory: 'vivado/timing_summary.rpt'"
     ]
    }
   ],
   "source": [
    "# Step 9: Parse and visualize timing analysis\n",
    "component_name = \"alu\"\n",
    "get_timing(component_name, subs=True, viz=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "92c6f07e-11bf-468d-afce-1d07eaf146ef",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Step 10: Parse and visualize power analysis\n",
    "component_name = \"alu\"\n",
    "get_power(component_name, subs=True, viz=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a059f776-f2bf-4074-ac57-8d7ef77e880f",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Step 11: Parse and visualize waveform analysis\n",
    "component_name = \"alu\"\n",
    "get_waveform(component_name, subs=True, viz=True)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3fec40a5-617f-418f-ae33-84286e91e62d",
   "metadata": {},
   "source": [
    "# Centralized"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "44286624-cf16-4419-8c68-1c7a0a1fcd9d",
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_full_report()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "713a45b9-8dfc-4977-a868-2f160a4ad8db",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cc237e90-30c4-4dbb-b95d-e1144869875e",
   "metadata": {},
   "outputs": [],
   "source": [
    "def benchmark()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
