$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module counter_tb $end
  $var wire 32 ) W [31:0] $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
  $var wire 1 % en $end
  $var wire 1 & up_dn $end
  $var wire 8 ' count [7:0] $end
  $var wire 8 ( ref_count [7:0] $end
  $scope module dut $end
   $var wire 32 * COUNT_WIDTH [31:0] $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 1 % en $end
   $var wire 1 & up_dn $end
   $var wire 8 ' count [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
b00000000 '
b00000000 (
b00000000000000000000000000001000 )
b00000000000000000000000000001000 *
#5000
1#
#10000
0#
#15000
1#
1$
#20000
0#
#25000
1#
1%
1&
b00000001 '
b00000001 (
#30000
0#
#35000
1#
b00000010 '
b00000010 (
#40000
0#
#45000
1#
b00000011 '
b00000011 (
#50000
0#
#55000
1#
b00000100 '
b00000100 (
#60000
0#
#65000
1#
b00000101 '
b00000101 (
#70000
0#
#75000
1#
0%
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
1%
0&
b00000100 '
b00000100 (
#110000
0#
#115000
1#
b00000011 '
b00000011 (
#120000
0#
#125000
1#
b00000010 '
b00000010 (
#130000
0#
#135000
1#
b00000001 '
b00000001 (
