# æŒ‡ä»¤ç±»å‹ä¸å¯„å­˜å™¨
[ğ‘¹ğ‘°ğ‘ºğ‘ª-ğ‘½ åŸºç¡€ | suda-morris ä¸ªäººåšå®¢](https://suda-morris.github.io/blog/cs/risc-v.html#%E5%8D%95%E6%8C%87%E4%BB%A4%E5%91%A8%E6%9C%9F-cpu)

| RV32I  | 47   | 32ä½åœ°å€ç©ºé—´ä¸æ•´æ•°æŒ‡ä»¤,æ”¯æŒ32ä¸ªé€šç”¨æ•´æ•°å¯„å­˜å™¨      |
| ------ | ---- | -------------------------------------------------- |
| RV32E  | 47   | ä»…æ”¯æŒ16ä¸ªé€šç”¨æ•´æ•°å¯„å­˜å™¨                           |
| RV64I  | 59   | 64ä½åœ°å€ç©ºé—´ä¸æ•´æ•°æŒ‡ä»¤,ä»¥åŠä¸€éƒ¨åˆ†64ä½å’Œ32ä½çš„æŒ‡ä»¤  |
| RV128I | 71   | 128ä½åœ°å€ç©ºé—´ä¸æ•´æ•°æŒ‡ä»¤,ä»¥åŠä¸€éƒ¨åˆ†64ä½å’Œ32ä½çš„æŒ‡ä»¤ |

| æ‰©å±•æŒ‡ä»¤é›† | æŒ‡ä»¤æ•° | æè¿°                                                |
| ---------- | ------ | --------------------------------------------------- |
| M          | 8      | æ•´æ•°ä¹˜æ³•ä¸é™¤æ³•æŒ‡ä»¤                                  |
| A          | 11     | å­˜å‚¨å™¨åŸå­æ“ä½œå’ŒLoad-Reserved/Store-ConditionalæŒ‡ä»¤ |
| F          | 26     | å•ç²¾åº¦(32bit)æµ®ç‚¹æŒ‡ä»¤                               |
| D          | 26     | åŒç²¾åº¦(32bit)æµ®ç‚¹æŒ‡ä»¤,å¿…é¡»æ”¯æŒFæ‰©å±•æŒ‡ä»¤             |
| C          | 46     | å‹ç¼©æŒ‡ä»¤,æŒ‡ä»¤é•¿åº¦ä¸º16ä½                             |

| å¯„å­˜å™¨  | ABI åå­— | æè¿°                                                         | Saver  |
| ------- | -------- | ------------------------------------------------------------ | ------ |
| x0      | zero     | ç¡¬ä»¶è¿çº¿0                                                    | -      |
| x1      | ra       | è¿”å›åœ°å€                                                     | Caller |
| x2      | sp       | æ ˆæŒ‡é’ˆ                                                       | Callee |
| x3      | gp       | å…¨å±€æŒ‡é’ˆ                                                     | -      |
| x4      | tp       | çº¿ç¨‹æŒ‡é’ˆ                                                     | -      |
| x5-x7   | t0-t2    | ä¸´æ—¶å¯„å­˜å™¨                                                   | Caller |
| x8      | s0/fp    | ä¿å­˜çš„å¯„å­˜å™¨/å¸§æŒ‡é’ˆ                                          | Callee |
| x9      | s1       | ä¿å­˜å¯„å­˜å™¨ ä¿å­˜åŸè¿›ç¨‹ä¸­çš„å…³é”®æ•°æ®ï¼Œ é¿å…åœ¨å‡½æ•°è°ƒç”¨è¿‡ç¨‹ä¸­è¢«ç ´å | Callee |
| x10-x11 | a0-a1    | å‡½æ•°å‚æ•°/è¿”å›å€¼                                              | Caller |
| x12-x17 | a2-a7    | å‡½æ•°å‚æ•°                                                     | Caller |
| x18-x27 | s2-s11   | ä¿å­˜å¯„å­˜å™¨                                                   | Callee |
| x28-x31 | t3-t6    | ä¸´æ—¶å¯„å­˜å™¨                                                   | Calle  |
![](https://cdn.jsdelivr.net/gh/zilongmix/doc/img/20220709222553.png)

å…­ç§æŒ‡ä»¤æ ¼å¼
> æ‰€æœ‰æŒ‡ä»¤åœ¨å†…å­˜ä¸­ä»¥å°æ®µå­˜æ”¾
> rs:æºå¯„å­˜å™¨ rd:ç›®çš„å¯„å­˜å™¨  imm(immediate):ç«‹å³æ•°
> func3:3ä½åŠŸèƒ½ç   func7:7ä½åŠŸèƒ½ç 
> opcode ä¸ func3ã€func7 å…±åŒå†³å®šæ¯æ¡æŒ‡ä»¤çš„åŠŸèƒ½
> 
![](https://cdn.jsdelivr.net/gh/zilongmix/doc/img/20220703141227.png)

ç«‹å³æ•°è¡¨
![](https://cdn.jsdelivr.net/gh/zilongmix/doc/img/20220709153346.png)

opcode å¯¹åº”è¡¨
![](https://cdn.jsdelivr.net/gh/zilongmix/doc/img/20220703160638.png)

 **ä¼ªæŒ‡ä»¤**
+ èµ‹å€¼æŒ‡ä»¤ `move`
```asm
mv rd, rs # ç­‰æ•ˆäº addi rd, rs, x0
```
+ åŠ è½½ç«‹å³æ•° `load immedia`
```
li rd, 13 # ç­‰æ•ˆäº addi rd, x0, 13
```
+ å‡½æ•°è°ƒç”¨å’Œè¿”å›
```
jal my_foo # å‡½æ•°è°ƒç”¨
ret # å‡½æ•°è¿”å›ï¼Œç­‰æ•ˆäº jr raï¼Œç­‰æ•ˆäº jalr x0, ra, 0
```

# cpu-test

```c
  // INSTPAT_START();
  // INSTPAT("0000000 ????? ????? 000 ????? 01100 11", add, R, R(dest) = src1 + src2);
  // INSTPAT("??????? ????? ????? 000 ????? 00100 11", addi, I, R(dest) = src1 + src2);
  // INSTPAT("??????? ????? ????? 000 ????? 00110 11", addiw, I, R(dest) = SEXT(BITS(src1 + src2, 31, 0), 32));
  // INSTPAT("0000000 ????? ????? 000 ????? 01110 11", addw, R, R(dest) = SEXT(BITS(src1 + src2, 31, 0), 32));
  // INSTPAT("0000000 ????? ????? 111 ????? 01100 11", and, R, R(dest) = src1 & src2);
  // INSTPAT("??????? ????? ????? 111 ????? 00100 11", andi, I, R(dest) = src1 & src2);
  // INSTPAT("??????? ????? ????? ??? ????? 00101 11", auipc, U, R(dest) = src1 + s->pc);
  // INSTPAT("??????? ????? ????? 000 ????? 11000 11", beq, B, if (src1 == src2) s->dnpc = s->pc + dest);
  // INSTPAT("??????? ????? ????? 101 ????? 11000 11", bge, B, if (S64(src1) >= S64(src2)) s->dnpc = s->pc + dest);
  // INSTPAT("??????? ????? ????? 111 ????? 11000 11", bgeu, B, if (U64(src1) >= U64(src2)) s->dnpc = s->pc + dest);
  // INSTPAT("??????? ????? ????? 100 ????? 11000 11", blt, B, if (S64(src1) < S64(src2)) s->dnpc = s->pc + dest);
  // INSTPAT("??????? ????? ????? 110 ????? 11000 11", bltu, B, if (U64(src1) < U64(src2)) s->dnpc = s->pc + dest);
  // INSTPAT("??????? ????? ????? 001 ????? 11000 11", bne, B, if (src1 != src2) s->dnpc = s->pc + dest);
  // INSTPAT("0000001 ????? ????? 100 ????? 01100 11", div, R, R(dest) = S64(src1) / S64(src2));
  // INSTPAT("0000001 ????? ????? 101 ????? 01100 11", divu, R, R(dest) = U64(src1) / U64(src2));
  // INSTPAT("0000001 ????? ????? 101 ????? 01110 11", divuw, R, R(dest) = SEXT(U32(BITS(src1, 31, 0)) / U32(BITS(src2, 31, 0)), 32));
  // INSTPAT("0000001 ????? ????? 100 ????? 01110 11", divw, R, R(dest) = SEXT(S32(BITS(src1, 31, 0)) / S32(BITS(src2, 31, 0)), 32));
  // INSTPAT("??????? ????? ????? ??? ????? 11011 11", jal, J, R(dest) = s->pc + 4; s->dnpc = s->pc + src1);
  // INSTPAT("??????? ????? ????? 000 ????? 11001 11", jalr, I, R(dest) = s->pc + 4; s->dnpc = ((src1 + src2) & (~U64(1))));
  // INSTPAT("??????? ????? ????? 000 ????? 00000 11", lb, I, R(dest) = SEXT(Mr(src1 + src2, 1), 8));
  // INSTPAT("??????? ????? ????? 100 ????? 00000 11", lbu, I, R(dest) = Mr(src1 + src2, 1));
  // INSTPAT("??????? ????? ????? 011 ????? 00000 11", ld, I, R(dest) = Mr(src1 + src2, 8));
  // INSTPAT("??????? ????? ????? 001 ????? 00000 11", lh, I, R(dest) = SEXT(Mr(src1 + src2, 2), 16));
  // INSTPAT("??????? ????? ????? 101 ????? 00000 11", lhu, I, R(dest) = Mr(src1 + src2, 2));
  // INSTPAT("??????? ????? ????? 010 ????? 00000 11", lw, I, R(dest) = SEXT(Mr(src1 + src2, 4), 32));
  // INSTPAT("??????? ????? ????? 110 ????? 00000 11", lwu, I, R(dest) = Mr(src1 + src2, 4));
  // INSTPAT("??????? ????? ????? ??? ????? 01101 11", lui, U, R(dest) = src1);
  // INSTPAT("0000001 ????? ????? 000 ????? 01100 11", mul, R, R(dest) = src1 * src2);
  // INSTPAT("0000001 ????? ????? 000 ????? 01110 11", mulw, R, R(dest) = SEXT(BITS(src1 * src2, 31, 0), 32));
  // INSTPAT("0000000 ????? ????? 110 ????? 01100 11", or , R, R(dest) = src1 | src2);
  // INSTPAT("??????? ????? ????? 110 ????? 00100 11", ori, I, R(dest) = src1 | src2);
  // INSTPAT("0000001 ????? ????? 110 ????? 01100 11", rem, R, R(dest) = S64(src1) % S64(src2));
  // INSTPAT("0000001 ????? ????? 111 ????? 01100 11", remu, R, R(dest) = U64(src1) % U64(src2));
  // INSTPAT("0000001 ????? ????? 111 ????? 01110 11", remuw, R, R(dest) = SEXT(U32(BITS(src1, 31, 0)) % U32(BITS(src2, 31, 0)), 32));
  // INSTPAT("0000001 ????? ????? 110 ????? 01110 11", remw, R, R(dest) = SEXT(S32(BITS(src1, 31, 0)) % S32(BITS(src2, 31, 0)), 32));
  // INSTPAT("??????? ????? ????? 000 ????? 01000 11", sb, S, Mw(src1 + dest, 1, BITS(src2, 7, 0)));
  // INSTPAT("??????? ????? ????? 011 ????? 01000 11", sd, S, Mw(src1 + dest, 8, src2));
  // INSTPAT("??????? ????? ????? 001 ????? 01000 11", sh, S, Mw(src1 + dest, 2, BITS(src2, 15, 0)));
  // INSTPAT("??????? ????? ????? 010 ????? 01000 11", sw, S, Mw(src1 + dest, 4, BITS(src2, 31, 0)));
  // INSTPAT("0000000 ????? ????? 001 ????? 01100 11", sll, R, R(dest) = src1 << src2);
  // INSTPAT("000000? ????? ????? 001 ????? 00100 11", slli, I, R(dest) = src1 << src2);
  // INSTPAT("000000? ????? ????? 001 ????? 00110 11", slliw, I, R(dest) = SEXT(BITS(src1 << src2, 31, 0), 32));
  // INSTPAT("0000000 ????? ????? 001 ????? 01110 11", sllw, R, R(dest) = SEXT(BITS(src1 << BITS(src2, 4, 0), 31, 0), 32));
  // INSTPAT("0000000 ????? ????? 010 ????? 01100 11", slt, R, R(dest) = S64(src1) < S64(src2));
  // INSTPAT("??????? ????? ????? 010 ????? 00100 11", slti, I, R(dest) = S64(src1) < S64(src2));
  // INSTPAT("??????? ????? ????? 011 ????? 00100 11", sltiu, I, R(dest) = U64(src1) < U64(src2));
  // INSTPAT("0000000 ????? ????? 011 ????? 01100 11", sltu, R, R(dest) = U64(src1) < U64(src2));
  // INSTPAT("0100000 ????? ????? 101 ????? 01100 11", sra, R, R(dest) = S64(src1) >> src2);
  // INSTPAT("010000? ????? ????? 101 ????? 00100 11", srai, I, R(dest) = S64(src1) >> src2);
  // INSTPAT("010000? ????? ????? 101 ????? 00110 11", sraiw, I, R(dest) = SEXT(S32(BITS(src1, 31, 0)) >> src2, 32));
  // INSTPAT("0100000 ????? ????? 101 ????? 01110 11", sraw, R, R(dest) = SEXT(S32(BITS(src1, 31, 0)) >> BITS(src2, 4, 0), 32));
  // INSTPAT("0000000 ????? ????? 101 ????? 01100 11", srl, R, R(dest) = U64(src1) >> src2);
  // INSTPAT("000000? ????? ????? 101 ????? 00100 11", srli, I, R(dest) = U64(src1) >> src2);
  // INSTPAT("000000? ????? ????? 101 ????? 00110 11", srliw, I, R(dest) = SEXT(U32(BITS(src1, 31, 0)) >> src2, 32));
  // INSTPAT("0000000 ????? ????? 101 ????? 01110 11", srlw, R, R(dest) = SEXT(U32(BITS(src1, 31, 0)) >> BITS(src2, 4, 0), 32));
  // INSTPAT("0100000 ????? ????? 000 ????? 01100 11", sub, R, R(dest) = src1 - src2);
  // INSTPAT("0100000 ????? ????? 000 ????? 01110 11", subw, R, R(dest) = SEXT(BITS(src1 - src2, 31, 0), 32));
  // INSTPAT("0000000 ????? ????? 100 ????? 01100 11", xor, R, R(dest) = src1 ^ src2);
  // INSTPAT("??????? ????? ????? 100 ????? 00100 11", xori, I, R(dest) = src1 ^ src2);


  // INSTPAT("0000000 00001 00000 000 00000 11100 11", ebreak, N, NEMUTRAP(s->pc, R(10))); // R(10) is $a0
  // INSTPAT("??????? ????? ????? ??? ????? ????? ??", inv, N, INV(s->pc));
  // INSTPAT_END();
```
æ³¨æ„ï¼š
éœ€è¦ç‰¹åˆ«æ³¨æ„ `åˆ†æ”¯æŒ‡ä»¤` ï¼Œå’Œç§»ä½æŒ‡ä»¤ï¼Œæœ‰ç¬¦å·æ•°å’Œæ— ç¬¦å·æ•°éœ€è¦ç‰¹åˆ«æŒ‡å®š
## dummy.c
> æœ€ç®€å•çš„ç¨‹åº
```c
int main() {
Â  return 0;
}
```
**åæ±‡ç¼–å¦‚ä¸‹**
```asm
Disassembly of section .text:

0000000080000000 <_start>:
    80000000:	00000413          	li	s0,0                           //ç­‰æ•ˆäº addi s0 x0 0
    80000004:	00009117          	auipc	sp,0x9
    80000008:	ffc10113          	addi	sp,sp,-4 # 80009000 <_end>
    8000000c:	00c000ef          	jal	ra,80000018 <_trm_init>

0000000080000010 <main>:
    80000010:	00000513          	li	a0,0
    80000014:	00008067          	ret

0000000080000018 <_trm_init>:
    80000018:	ff010113          	addi	sp,sp,-16
    8000001c:	00000517          	auipc	a0,0x0
    80000020:	01c50513          	addi	a0,a0,28 # 80000038 <_etext>
    80000024:	00113423          	sd	ra,8(sp)
    80000028:	fe9ff0ef          	jal	ra,80000010 <main>
    8000002c:	00050513          	mv	a0,a0
    80000030:	00100073          	ebreak
    80000034:	0000006f          	j	80000034 <_trm_init+0x1c>
```
### æ¶‰åŠæŒ‡ä»¤
+ addi
![](https://cdn.jsdelivr.net/gh/zilongmix/doc/img/20220703163706.png)
+ jal
>è·³è½¬å¹¶é“¾æ¥æŒ‡ä»¤ï¼ˆjalï¼‰å…·æœ‰åŒé‡åŠŸèƒ½ã€‚è‹¥å°†ä¸‹ä¸€æ¡æŒ‡ä»¤ PC + 4 çš„åœ°å€ä¿å­˜åˆ°ç›®æ ‡å¯„å­˜å™¨ä¸­ï¼Œé€šå¸¸æ˜¯è¿”å›åœ°å€å¯„å­˜å™¨ raï¼ˆè§å›¾ 2.4ï¼‰ï¼Œä¾¿å¯ä»¥ç”¨å®ƒæ¥å®ç°è¿‡ç¨‹è°ƒç”¨ã€‚å¦‚æœä½¿ç”¨é›¶å¯„å­˜å™¨ï¼ˆx0ï¼‰æ›¿æ¢ ra ä½œä¸ºç›®æ ‡å¯„å­˜å™¨ï¼Œåˆ™å¯ä»¥å®ç°æ— æ¡ä»¶è·³è½¬ï¼Œå› ä¸º x0 ä¸èƒ½æ›´æ”¹ã€‚åƒåˆ†æ”¯ä¸€æ ·ï¼Œjal å°†å…¶ **20 ä½åˆ†æ”¯åœ°å€ä¹˜ä»¥ 2ï¼Œè¿›è¡Œç¬¦å·æ‰©å±•**åå†æ·»åŠ åˆ° PC ä¸Šï¼Œä¾¿å¾—åˆ°äº†è·³è½¬åœ°å€ã€‚
![](https://cdn.jsdelivr.net/gh/zilongmix/doc/img/20220703171106.png)

+ jalr
>ä¹¦ä¸­ç¿»è¯‘å‡ºé”™ï¼Œfun3 ä¸æ˜¯ 010ï¼Œå‚è€ƒåŸç‰ˆå‘ç°ä¸º 000.

![](https://cdn.jsdelivr.net/gh/zilongmix/doc/img/20220703183200.png)
![](https://cdn.jsdelivr.net/gh/zilongmix/doc/img/20220703185307.png)
## add.c
+ lw
![](https://cdn.jsdelivr.net/gh/zilongmix/doc/img/20220704122910.png)
+ addw
+ addiw
+ sub
+ sltiu
+ bne
+ beq

## fact.c
+ sw
![](https://cdn.jsdelivr.net/gh/zilongmix/doc/img/20220704123123.png)
+ mulw
![](https://cdn.jsdelivr.net/gh/zilongmix/doc/img/20220704123555.png)

## ç‰¹æ®ŠæŒ‡ä»¤

1. åç¼€ä¸º `w` çš„æŒ‡ä»¤ä¸º `risv64` ä¸“å±æŒ‡ä»¤,æ˜¯ç”¨äºå¤„ç† `32` ä½æ•°æ®çš„,ç»“æœéœ€è¦è¿›è¡Œç¬¦å·æ‰©å±•.è¯¥ç±»æŒ‡ä»¤å±äº `OP-IMM-32` `OP-32` ç±»å‹.
![](https://cdn.jsdelivr.net/gh/zilongmix/doc/img/20220720142042.png)
2. fenchæŒ‡ä»¤
> [å¤„ç†å™¨ä¸­çš„å­˜å‚¨ç³»ç»Ÿï¼ˆä¸€ï¼‰ï¼šRISC-Vçš„FENCEã€FENCE.IæŒ‡ä»¤ - çŸ¥ä¹ (zhihu.com)](https://zhuanlan.zhihu.com/p/139797515)


å¯¹äºç®€å•çš„å•hartç†å™¨æ¥è¯´ï¼ŒFENCEæŒ‡ä»¤å¯ä»¥å½“åšNOPæ¥å¤„ç†ã€‚å¦‚æœæƒ³ä»¥ç®€å•çš„ç¡¬ä»¶å®ç°FENCEçš„åŠŸèƒ½å¯ä»¥å°†å…¶å®ç°ä¸ºä¸€ä¸ªtrapï¼ŒæŠŠå·¥ä½œé‡è½¬å«åˆ°è½¯ä»¶ä¸Šå»ã€‚Rocketå¯¹äºFENCEçš„å®ç°æ˜¯åœ¨decode stageåœä¸‹æ¥ï¼ŒçŸ¥é“cacheé€šçŸ¥å®ƒå¯ä»¥ç»§ç»­ã€‚

2. RISCV çº¦å®šé€šè¿‡ a7 å¯„å­˜å™¨æ¥ä¼ é€’ç³»ç»Ÿè°ƒç”¨ç¼–å·
