<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › alpha › math-emu › math.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>math.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>

<span class="cp">#include &lt;asm/uaccess.h&gt;</span>

<span class="cp">#include &quot;sfp-util.h&quot;</span>
<span class="cp">#include &lt;math-emu/soft-fp.h&gt;</span>
<span class="cp">#include &lt;math-emu/single.h&gt;</span>
<span class="cp">#include &lt;math-emu/double.h&gt;</span>

<span class="cp">#define	OPC_PAL		0x00</span>
<span class="cp">#define OPC_INTA	0x10</span>
<span class="cp">#define OPC_INTL	0x11</span>
<span class="cp">#define OPC_INTS	0x12</span>
<span class="cp">#define OPC_INTM	0x13</span>
<span class="cp">#define OPC_FLTC	0x14</span>
<span class="cp">#define OPC_FLTV	0x15</span>
<span class="cp">#define OPC_FLTI	0x16</span>
<span class="cp">#define OPC_FLTL	0x17</span>
<span class="cp">#define OPC_MISC	0x18</span>
<span class="cp">#define	OPC_JSR		0x1a</span>

<span class="cp">#define FOP_SRC_S	0</span>
<span class="cp">#define FOP_SRC_T	2</span>
<span class="cp">#define FOP_SRC_Q	3</span>

<span class="cp">#define FOP_FNC_ADDx	0</span>
<span class="cp">#define FOP_FNC_CVTQL	0</span>
<span class="cp">#define FOP_FNC_SUBx	1</span>
<span class="cp">#define FOP_FNC_MULx	2</span>
<span class="cp">#define FOP_FNC_DIVx	3</span>
<span class="cp">#define FOP_FNC_CMPxUN	4</span>
<span class="cp">#define FOP_FNC_CMPxEQ	5</span>
<span class="cp">#define FOP_FNC_CMPxLT	6</span>
<span class="cp">#define FOP_FNC_CMPxLE	7</span>
<span class="cp">#define FOP_FNC_SQRTx	11</span>
<span class="cp">#define FOP_FNC_CVTxS	12</span>
<span class="cp">#define FOP_FNC_CVTxT	14</span>
<span class="cp">#define FOP_FNC_CVTxQ	15</span>

<span class="cp">#define MISC_TRAPB	0x0000</span>
<span class="cp">#define MISC_EXCB	0x0400</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">alpha_read_fp_reg</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">alpha_write_fp_reg</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">alpha_read_fp_reg_s</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">alpha_write_fp_reg_s</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">);</span>


<span class="cp">#ifdef MODULE</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;FP Software completion module&quot;</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">long</span> <span class="p">(</span><span class="o">*</span><span class="n">alpha_fp_emul_imprecise</span><span class="p">)(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">long</span> <span class="p">(</span><span class="o">*</span><span class="n">alpha_fp_emul</span><span class="p">)</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pc</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">long</span> <span class="p">(</span><span class="o">*</span><span class="n">save_emul_imprecise</span><span class="p">)(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">long</span> <span class="p">(</span><span class="o">*</span><span class="n">save_emul</span><span class="p">)</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pc</span><span class="p">);</span>

<span class="kt">long</span> <span class="n">do_alpha_fp_emul_imprecise</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="kt">long</span> <span class="n">do_alpha_fp_emul</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">init_module</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">save_emul_imprecise</span> <span class="o">=</span> <span class="n">alpha_fp_emul_imprecise</span><span class="p">;</span>
	<span class="n">save_emul</span> <span class="o">=</span> <span class="n">alpha_fp_emul</span><span class="p">;</span>
	<span class="n">alpha_fp_emul_imprecise</span> <span class="o">=</span> <span class="n">do_alpha_fp_emul_imprecise</span><span class="p">;</span>
	<span class="n">alpha_fp_emul</span> <span class="o">=</span> <span class="n">do_alpha_fp_emul</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cleanup_module</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">alpha_fp_emul_imprecise</span> <span class="o">=</span> <span class="n">save_emul_imprecise</span><span class="p">;</span>
	<span class="n">alpha_fp_emul</span> <span class="o">=</span> <span class="n">save_emul</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#undef  alpha_fp_emul_imprecise</span>
<span class="cp">#define alpha_fp_emul_imprecise		do_alpha_fp_emul_imprecise</span>
<span class="cp">#undef  alpha_fp_emul</span>
<span class="cp">#define alpha_fp_emul			do_alpha_fp_emul</span>

<span class="cp">#endif </span><span class="cm">/* MODULE */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Emulate the floating point instruction at address PC.  Returns -1 if the</span>
<span class="cm"> * instruction to be emulated is illegal (such as with the opDEC trap), else</span>
<span class="cm"> * the SI_CODE for a SIGFPE signal, else 0 if everything&#39;s ok.</span>
<span class="cm"> *</span>
<span class="cm"> * Notice that the kernel does not and cannot use FP regs.  This is good</span>
<span class="cm"> * because it means that instead of saving/restoring all fp regs, we simply</span>
<span class="cm"> * stick the result of the operation into the appropriate register.</span>
<span class="cm"> */</span>
<span class="kt">long</span>
<span class="nf">alpha_fp_emul</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">FP_DECL_EX</span><span class="p">;</span>
	<span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SA</span><span class="p">);</span> <span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SB</span><span class="p">);</span> <span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SR</span><span class="p">);</span>
	<span class="n">FP_DECL_D</span><span class="p">(</span><span class="n">DA</span><span class="p">);</span> <span class="n">FP_DECL_D</span><span class="p">(</span><span class="n">DB</span><span class="p">);</span> <span class="n">FP_DECL_D</span><span class="p">(</span><span class="n">DR</span><span class="p">);</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fa</span><span class="p">,</span> <span class="n">fb</span><span class="p">,</span> <span class="n">fc</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">src</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">res</span><span class="p">,</span> <span class="n">va</span><span class="p">,</span> <span class="n">vb</span><span class="p">,</span> <span class="n">vc</span><span class="p">,</span> <span class="n">swcr</span><span class="p">,</span> <span class="n">fpcr</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">insn</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">si_code</span><span class="p">;</span>

	<span class="n">get_user</span><span class="p">(</span><span class="n">insn</span><span class="p">,</span> <span class="p">(</span><span class="n">__u32</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="n">pc</span><span class="p">);</span>
	<span class="n">fc</span>     <span class="o">=</span> <span class="p">(</span><span class="n">insn</span> <span class="o">&gt;&gt;</span>  <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>	<span class="cm">/* destination register */</span>
	<span class="n">fb</span>     <span class="o">=</span> <span class="p">(</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
	<span class="n">fa</span>     <span class="o">=</span> <span class="p">(</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
	<span class="n">func</span>   <span class="o">=</span> <span class="p">(</span><span class="n">insn</span> <span class="o">&gt;&gt;</span>  <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
	<span class="n">src</span>    <span class="o">=</span> <span class="p">(</span><span class="n">insn</span> <span class="o">&gt;&gt;</span>  <span class="mi">9</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
	<span class="n">mode</span>   <span class="o">=</span> <span class="p">(</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
	
	<span class="n">fpcr</span> <span class="o">=</span> <span class="n">rdfpcr</span><span class="p">();</span>
	<span class="n">swcr</span> <span class="o">=</span> <span class="n">swcr_update_status</span><span class="p">(</span><span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">ieee_state</span><span class="p">,</span> <span class="n">fpcr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Dynamic -- get rounding mode from fpcr.  */</span>
		<span class="n">mode</span> <span class="o">=</span> <span class="p">(</span><span class="n">fpcr</span> <span class="o">&gt;&gt;</span> <span class="n">FPCR_DYN_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">src</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">FOP_SRC_S</span>:
		<span class="n">va</span> <span class="o">=</span> <span class="n">alpha_read_fp_reg_s</span><span class="p">(</span><span class="n">fa</span><span class="p">);</span>
		<span class="n">vb</span> <span class="o">=</span> <span class="n">alpha_read_fp_reg_s</span><span class="p">(</span><span class="n">fb</span><span class="p">);</span>
		
		<span class="n">FP_UNPACK_SP</span><span class="p">(</span><span class="n">SA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">va</span><span class="p">);</span>
		<span class="n">FP_UNPACK_SP</span><span class="p">(</span><span class="n">SB</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vb</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">func</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">FOP_FNC_SUBx</span>:
			<span class="n">FP_SUB_S</span><span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_s</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FOP_FNC_ADDx</span>:
			<span class="n">FP_ADD_S</span><span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_s</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FOP_FNC_MULx</span>:
			<span class="n">FP_MUL_S</span><span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_s</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FOP_FNC_DIVx</span>:
			<span class="n">FP_DIV_S</span><span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_s</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FOP_FNC_SQRTx</span>:
			<span class="n">FP_SQRT_S</span><span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_s</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">goto</span> <span class="n">bad_insn</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">FOP_SRC_T</span>:
		<span class="n">va</span> <span class="o">=</span> <span class="n">alpha_read_fp_reg</span><span class="p">(</span><span class="n">fa</span><span class="p">);</span>
		<span class="n">vb</span> <span class="o">=</span> <span class="n">alpha_read_fp_reg</span><span class="p">(</span><span class="n">fb</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">func</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">)</span> <span class="o">==</span> <span class="n">FOP_FNC_CMPxUN</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">FP_UNPACK_RAW_DP</span><span class="p">(</span><span class="n">DA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">va</span><span class="p">);</span>
			<span class="n">FP_UNPACK_RAW_DP</span><span class="p">(</span><span class="n">DB</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vb</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">DA_e</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">_FP_FRAC_ZEROP_1</span><span class="p">(</span><span class="n">DA</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">FP_SET_EXCEPTION</span><span class="p">(</span><span class="n">FP_EX_DENORM</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">FP_DENORM_ZERO</span><span class="p">)</span>
					<span class="n">_FP_FRAC_SET_1</span><span class="p">(</span><span class="n">DA</span><span class="p">,</span> <span class="n">_FP_ZEROFRAC_1</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">DB_e</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">_FP_FRAC_ZEROP_1</span><span class="p">(</span><span class="n">DB</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">FP_SET_EXCEPTION</span><span class="p">(</span><span class="n">FP_EX_DENORM</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">FP_DENORM_ZERO</span><span class="p">)</span>
					<span class="n">_FP_FRAC_SET_1</span><span class="p">(</span><span class="n">DB</span><span class="p">,</span> <span class="n">_FP_ZEROFRAC_1</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">FP_CMP_D</span><span class="p">(</span><span class="n">res</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
			<span class="n">vc</span> <span class="o">=</span> <span class="mh">0x4000000000000000UL</span><span class="p">;</span>
			<span class="cm">/* CMPTEQ, CMPTUN don&#39;t trap on QNaN,</span>
<span class="cm">			   while CMPTLT and CMPTLE do */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">res</span> <span class="o">==</span> <span class="mi">3</span>
			    <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">func</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">2</span>
				<span class="o">||</span> <span class="n">FP_ISSIGNAN_D</span><span class="p">(</span><span class="n">DA</span><span class="p">)</span>
				<span class="o">||</span> <span class="n">FP_ISSIGNAN_D</span><span class="p">(</span><span class="n">DB</span><span class="p">)))</span> <span class="p">{</span>
				<span class="n">FP_SET_EXCEPTION</span><span class="p">(</span><span class="n">FP_EX_INVALID</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">func</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">FOP_FNC_CMPxUN</span>: <span class="k">if</span> <span class="p">(</span><span class="n">res</span> <span class="o">!=</span> <span class="mi">3</span><span class="p">)</span> <span class="n">vc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FOP_FNC_CMPxEQ</span>: <span class="k">if</span> <span class="p">(</span><span class="n">res</span><span class="p">)</span> <span class="n">vc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FOP_FNC_CMPxLT</span>: <span class="k">if</span> <span class="p">(</span><span class="n">res</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="n">vc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FOP_FNC_CMPxLE</span>: <span class="k">if</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">res</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="n">vc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">goto</span> <span class="n">done_d</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">FP_UNPACK_DP</span><span class="p">(</span><span class="n">DA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">va</span><span class="p">);</span>
		<span class="n">FP_UNPACK_DP</span><span class="p">(</span><span class="n">DB</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vb</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">func</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">FOP_FNC_SUBx</span>:
			<span class="n">FP_SUB_D</span><span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_d</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FOP_FNC_ADDx</span>:
			<span class="n">FP_ADD_D</span><span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_d</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FOP_FNC_MULx</span>:
			<span class="n">FP_MUL_D</span><span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_d</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FOP_FNC_DIVx</span>:
			<span class="n">FP_DIV_D</span><span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_d</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FOP_FNC_SQRTx</span>:
			<span class="n">FP_SQRT_D</span><span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_d</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FOP_FNC_CVTxS</span>:
			<span class="cm">/* It is irritating that DEC encoded CVTST with</span>
<span class="cm">			   SRC == T_floating.  It is also interesting that</span>
<span class="cm">			   the bit used to tell the two apart is /U... */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">insn</span> <span class="o">&amp;</span> <span class="mh">0x2000</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">FP_CONV</span><span class="p">(</span><span class="n">S</span><span class="p">,</span><span class="n">D</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="n">SR</span><span class="p">,</span><span class="n">DB</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">pack_s</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">vb</span> <span class="o">=</span> <span class="n">alpha_read_fp_reg_s</span><span class="p">(</span><span class="n">fb</span><span class="p">);</span>
				<span class="n">FP_UNPACK_SP</span><span class="p">(</span><span class="n">SB</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vb</span><span class="p">);</span>
				<span class="n">DR_c</span> <span class="o">=</span> <span class="n">DB_c</span><span class="p">;</span>
				<span class="n">DR_s</span> <span class="o">=</span> <span class="n">DB_s</span><span class="p">;</span>
				<span class="n">DR_e</span> <span class="o">=</span> <span class="n">DB_e</span> <span class="o">+</span> <span class="p">(</span><span class="mi">1024</span> <span class="o">-</span> <span class="mi">128</span><span class="p">);</span>
				<span class="n">DR_f</span> <span class="o">=</span> <span class="n">SB_f</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">52</span> <span class="o">-</span> <span class="mi">23</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">pack_d</span><span class="p">;</span>
			<span class="p">}</span>

		<span class="k">case</span> <span class="n">FOP_FNC_CVTxQ</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">DB_c</span> <span class="o">==</span> <span class="n">FP_CLS_NAN</span>
			    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">_FP_FRAC_HIGH_RAW_D</span><span class="p">(</span><span class="n">DB</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">_FP_QNANBIT_D</span><span class="p">))</span> <span class="p">{</span>
			  <span class="cm">/* AAHB Table B-2 says QNaN should not trigger INV */</span>
				<span class="n">vc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">FP_TO_INT_ROUND_D</span><span class="p">(</span><span class="n">vc</span><span class="p">,</span> <span class="n">DB</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">done_d</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">goto</span> <span class="n">bad_insn</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">FOP_SRC_Q</span>:
		<span class="n">vb</span> <span class="o">=</span> <span class="n">alpha_read_fp_reg</span><span class="p">(</span><span class="n">fb</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">func</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">FOP_FNC_CVTQL</span>:
			<span class="cm">/* Notice: We can get here only due to an integer</span>
<span class="cm">			   overflow.  Such overflows are reported as invalid</span>
<span class="cm">			   ops.  We return the result the hw would have</span>
<span class="cm">			   computed.  */</span>
			<span class="n">vc</span> <span class="o">=</span> <span class="p">((</span><span class="n">vb</span> <span class="o">&amp;</span> <span class="mh">0xc0000000</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span> <span class="o">|</span>	<span class="cm">/* sign and msb */</span>
			      <span class="p">(</span><span class="n">vb</span> <span class="o">&amp;</span> <span class="mh">0x3fffffff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">);</span>	<span class="cm">/* rest of the int */</span>
			<span class="n">FP_SET_EXCEPTION</span> <span class="p">(</span><span class="n">FP_EX_INVALID</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">done_d</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FOP_FNC_CVTxS</span>:
			<span class="n">FP_FROM_INT_S</span><span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">vb</span><span class="p">),</span> <span class="mi">64</span><span class="p">,</span> <span class="kt">long</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_s</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FOP_FNC_CVTxT</span>:
			<span class="n">FP_FROM_INT_D</span><span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">vb</span><span class="p">),</span> <span class="mi">64</span><span class="p">,</span> <span class="kt">long</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_d</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">goto</span> <span class="n">bad_insn</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">goto</span> <span class="n">bad_insn</span><span class="p">;</span>

<span class="nl">pack_s:</span>
	<span class="n">FP_PACK_SP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vc</span><span class="p">,</span> <span class="n">SR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">_fex</span> <span class="o">&amp;</span> <span class="n">FP_EX_UNDERFLOW</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">swcr</span> <span class="o">&amp;</span> <span class="n">IEEE_MAP_UMZ</span><span class="p">))</span>
		<span class="n">vc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">alpha_write_fp_reg_s</span><span class="p">(</span><span class="n">fc</span><span class="p">,</span> <span class="n">vc</span><span class="p">);</span>
	<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>

<span class="nl">pack_d:</span>
	<span class="n">FP_PACK_DP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vc</span><span class="p">,</span> <span class="n">DR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">_fex</span> <span class="o">&amp;</span> <span class="n">FP_EX_UNDERFLOW</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">swcr</span> <span class="o">&amp;</span> <span class="n">IEEE_MAP_UMZ</span><span class="p">))</span>
		<span class="n">vc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">done_d:</span>
	<span class="n">alpha_write_fp_reg</span><span class="p">(</span><span class="n">fc</span><span class="p">,</span> <span class="n">vc</span><span class="p">);</span>
	<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Take the appropriate action for each possible</span>
<span class="cm">	 * floating-point result:</span>
<span class="cm">	 *</span>
<span class="cm">	 *	- Set the appropriate bits in the FPCR</span>
<span class="cm">	 *	- If the specified exception is enabled in the FPCR,</span>
<span class="cm">	 *	  return.  The caller (entArith) will dispatch</span>
<span class="cm">	 *	  the appropriate signal to the translated program.</span>
<span class="cm">	 *</span>
<span class="cm">	 * In addition, properly track the exception state in software</span>
<span class="cm">	 * as described in the Alpha Architecture Handbook section 4.7.7.3.</span>
<span class="cm">	 */</span>
<span class="nl">done:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">_fex</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Record exceptions in software control word.  */</span>
		<span class="n">swcr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">_fex</span> <span class="o">&lt;&lt;</span> <span class="n">IEEE_STATUS_TO_EXCSUM_SHIFT</span><span class="p">);</span>
		<span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">ieee_state</span>
		  <span class="o">|=</span> <span class="p">(</span><span class="n">_fex</span> <span class="o">&lt;&lt;</span> <span class="n">IEEE_STATUS_TO_EXCSUM_SHIFT</span><span class="p">);</span>

		<span class="cm">/* Update hardware control register.  */</span>
		<span class="n">fpcr</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">FPCR_MASK</span> <span class="o">|</span> <span class="n">FPCR_DYN_MASK</span><span class="p">);</span>
		<span class="n">fpcr</span> <span class="o">|=</span> <span class="n">ieee_swcr_to_fpcr</span><span class="p">(</span><span class="n">swcr</span><span class="p">);</span>
		<span class="n">wrfpcr</span><span class="p">(</span><span class="n">fpcr</span><span class="p">);</span>

		<span class="cm">/* Do we generate a signal?  */</span>
		<span class="n">_fex</span> <span class="o">=</span> <span class="n">_fex</span> <span class="o">&amp;</span> <span class="n">swcr</span> <span class="o">&amp;</span> <span class="n">IEEE_TRAP_ENABLE_MASK</span><span class="p">;</span>
		<span class="n">si_code</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">_fex</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">_fex</span> <span class="o">&amp;</span> <span class="n">IEEE_TRAP_ENABLE_DNO</span><span class="p">)</span> <span class="n">si_code</span> <span class="o">=</span> <span class="n">FPE_FLTUND</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">_fex</span> <span class="o">&amp;</span> <span class="n">IEEE_TRAP_ENABLE_INE</span><span class="p">)</span> <span class="n">si_code</span> <span class="o">=</span> <span class="n">FPE_FLTRES</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">_fex</span> <span class="o">&amp;</span> <span class="n">IEEE_TRAP_ENABLE_UNF</span><span class="p">)</span> <span class="n">si_code</span> <span class="o">=</span> <span class="n">FPE_FLTUND</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">_fex</span> <span class="o">&amp;</span> <span class="n">IEEE_TRAP_ENABLE_OVF</span><span class="p">)</span> <span class="n">si_code</span> <span class="o">=</span> <span class="n">FPE_FLTOVF</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">_fex</span> <span class="o">&amp;</span> <span class="n">IEEE_TRAP_ENABLE_DZE</span><span class="p">)</span> <span class="n">si_code</span> <span class="o">=</span> <span class="n">FPE_FLTDIV</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">_fex</span> <span class="o">&amp;</span> <span class="n">IEEE_TRAP_ENABLE_INV</span><span class="p">)</span> <span class="n">si_code</span> <span class="o">=</span> <span class="n">FPE_FLTINV</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">return</span> <span class="n">si_code</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* We used to write the destination register here, but DEC FORTRAN</span>
<span class="cm">	   requires that the result *always* be written... so we do the write</span>
<span class="cm">	   immediately after the operations above.  */</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">bad_insn:</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;alpha_fp_emul: Invalid FP insn %#x at %#lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">insn</span><span class="p">,</span> <span class="n">pc</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">long</span>
<span class="nf">alpha_fp_emul_imprecise</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">write_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">trigger_pc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">-</span> <span class="mi">4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">insn</span><span class="p">,</span> <span class="n">opcode</span><span class="p">,</span> <span class="n">rc</span><span class="p">,</span> <span class="n">si_code</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Turn off the bits corresponding to registers that are the</span>
<span class="cm">	 * target of instructions that set bits in the exception</span>
<span class="cm">	 * summary register.  We have some slack doing this because a</span>
<span class="cm">	 * register that is the target of a trapping instruction can</span>
<span class="cm">	 * be written at most once in the trap shadow.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Branches, jumps, TRAPBs, EXCBs and calls to PALcode all</span>
<span class="cm">	 * bound the trap shadow, so we need not look any further than</span>
<span class="cm">	 * up to the first occurrence of such an instruction.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">write_mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">get_user</span><span class="p">(</span><span class="n">insn</span><span class="p">,</span> <span class="p">(</span><span class="n">__u32</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)(</span><span class="n">trigger_pc</span><span class="p">));</span>
		<span class="n">opcode</span> <span class="o">=</span> <span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">26</span><span class="p">;</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">insn</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">opcode</span><span class="p">)</span> <span class="p">{</span>
		      <span class="k">case</span> <span class="n">OPC_PAL</span>:
		      <span class="k">case</span> <span class="n">OPC_JSR</span>:
		      <span class="k">case</span> <span class="mh">0x30</span> <span class="p">...</span> <span class="mh">0x3f</span>:	<span class="cm">/* branches */</span>
			<span class="k">goto</span> <span class="n">egress</span><span class="p">;</span>

		      <span class="k">case</span> <span class="n">OPC_MISC</span>:
			<span class="k">switch</span> <span class="p">(</span><span class="n">insn</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="p">{</span>
			      <span class="k">case</span> <span class="n">MISC_TRAPB</span>:
			      <span class="k">case</span> <span class="n">MISC_EXCB</span>:
				<span class="k">goto</span> <span class="n">egress</span><span class="p">;</span>

			      <span class="nl">default:</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>

		      <span class="k">case</span> <span class="n">OPC_INTA</span>:
		      <span class="k">case</span> <span class="n">OPC_INTL</span>:
		      <span class="k">case</span> <span class="n">OPC_INTS</span>:
		      <span class="k">case</span> <span class="n">OPC_INTM</span>:
			<span class="n">write_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">rc</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>

		      <span class="k">case</span> <span class="n">OPC_FLTC</span>:
		      <span class="k">case</span> <span class="n">OPC_FLTV</span>:
		      <span class="k">case</span> <span class="n">OPC_FLTI</span>:
		      <span class="k">case</span> <span class="n">OPC_FLTL</span>:
			<span class="n">write_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">rc</span> <span class="o">+</span> <span class="mi">32</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">write_mask</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Re-execute insns in the trap-shadow.  */</span>
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">=</span> <span class="n">trigger_pc</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">si_code</span> <span class="o">=</span> <span class="n">alpha_fp_emul</span><span class="p">(</span><span class="n">trigger_pc</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">egress</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">trigger_pc</span> <span class="o">-=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">egress:</span>
	<span class="k">return</span> <span class="n">si_code</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
