Design Entry;SmartDesign Check||(null)||'lockNET_SF_MSS' was generated successfully||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'lockNET_SF' was generated successfully||Open datasheet;liberoaction://open_report/file/lockNET_SF_DataSheet.xml||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:lockNET_SF
Implementation;Synthesis|| CG921 ||@W:fabint is already declared in this scope.||lockNET_SF.srr(25);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/25||NFC.v(13);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\NFC.v'/linenumber/13
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port bus_addr. The port definition is 1 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.||lockNET_SF.srr(47);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/47||apb3_interface.v(85);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/85
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port bus_write_data. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||lockNET_SF.srr(48);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/48||apb3_interface.v(86);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/86
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port bus_read_data. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||lockNET_SF.srr(49);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/49||apb3_interface.v(87);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/87
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||lockNET_SF.srr(50);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/50||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||lockNET_SF.srr(131);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/131||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(158);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/158||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(159);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/159||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(160);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/160||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 27 of bus_write_data[31:0] are unused. Assign logic for all port bits or change the input port size.||lockNET_SF.srr(230);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/230||neopixel.v(22);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\neopixel.v'/linenumber/22
Implementation;Synthesis|| MT246 ||@W:Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||lockNET_SF.srr(465);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/465||locknet_sf_mss.v(645);liberoaction://cross_probe/hdl/file/'n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\locknet_sf_mss.v'/linenumber/645
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 10.00ns ||lockNET_SF.srr(466);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/466||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 10.00ns ||lockNET_SF.srr(467);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/467||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||lockNET_SF.srr(484);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/484||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||lockNET_SF.srr(486);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/486||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||lockNET_SF.srr(503);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/503||null;null
Implementation;Compile;RootName:lockNET_SF
Implementation;Compile||(null)||Please refer to the log file for details about 277 Warning(s) , 1 Info(s)||lockNET_SF_compile_log.rpt;liberoaction://open_report/file/lockNET_SF_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:lockNET_SF
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||lockNET_SF_placeroute_log.rpt;liberoaction://open_report/file/lockNET_SF_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:lockNET_SF
