

================================================================
== Vitis HLS Report for 'compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10'
================================================================
* Date:           Sun Aug 10 20:37:54 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        krnl_row_operations
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       34|       34|  0.340 us|  0.340 us|   31|   31|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_9_VITIS_LOOP_89_10  |       32|       32|         4|          1|          1|    30|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_ln90 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../compute_row_operations.cpp:89]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../compute_row_operations.cpp:87]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten33 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%L_cache_9_load1 = alloca i32 1"   --->   Operation 11 'alloca' 'L_cache_9_load1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%L_cache_8_load3 = alloca i32 1"   --->   Operation 12 'alloca' 'L_cache_8_load3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%L_cache_7_load5 = alloca i32 1"   --->   Operation 13 'alloca' 'L_cache_7_load5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%L_cache_6_load7 = alloca i32 1"   --->   Operation 14 'alloca' 'L_cache_6_load7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%L_cache_5_load9 = alloca i32 1"   --->   Operation 15 'alloca' 'L_cache_5_load9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%L_cache_4_load11 = alloca i32 1"   --->   Operation 16 'alloca' 'L_cache_4_load11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%L_cache_3_load13 = alloca i32 1"   --->   Operation 17 'alloca' 'L_cache_3_load13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%L_cache_2_load15 = alloca i32 1"   --->   Operation 18 'alloca' 'L_cache_2_load15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%L_cache_1_load17 = alloca i32 1"   --->   Operation 19 'alloca' 'L_cache_1_load17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%L_cache_load19 = alloca i32 1"   --->   Operation 20 'alloca' 'L_cache_load19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln15_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln15"   --->   Operation 21 'read' 'sext_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln15_cast = sext i61 %sext_ln15_read"   --->   Operation 22 'sext' 'sext_ln15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten33"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln87 = store i2 0, i2 %i" [../compute_row_operations.cpp:87]   --->   Operation 25 'store' 'store_ln87' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln89 = store i4 0, i4 %j" [../compute_row_operations.cpp:89]   --->   Operation 26 'store' 'store_ln89' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %phi_ln90"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc156"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten33_load = load i5 %indvar_flatten33" [../compute_row_operations.cpp:87]   --->   Operation 29 'load' 'indvar_flatten33_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%icmp_ln87 = icmp_eq  i5 %indvar_flatten33_load, i5 30" [../compute_row_operations.cpp:87]   --->   Operation 31 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln87 = add i5 %indvar_flatten33_load, i5 1" [../compute_row_operations.cpp:87]   --->   Operation 32 'add' 'add_ln87' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %for.inc160, void %for.end163.exitStub" [../compute_row_operations.cpp:87]   --->   Operation 33 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../compute_row_operations.cpp:89]   --->   Operation 34 'load' 'j_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [../compute_row_operations.cpp:87]   --->   Operation 35 'load' 'i_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln89 = icmp_eq  i4 %j_load, i4 10" [../compute_row_operations.cpp:89]   --->   Operation 36 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.39ns)   --->   "%select_ln87 = select i1 %icmp_ln89, i4 0, i4 %j_load" [../compute_row_operations.cpp:87]   --->   Operation 37 'select' 'select_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.54ns)   --->   "%add_ln87_1 = add i2 %i_load, i2 1" [../compute_row_operations.cpp:87]   --->   Operation 38 'add' 'add_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.17ns)   --->   "%select_ln87_2 = select i1 %icmp_ln89, i2 %add_ln87_1, i2 %i_load" [../compute_row_operations.cpp:87]   --->   Operation 39 'select' 'select_ln87_2' <Predicate = (!icmp_ln87)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%first_iter_2 = icmp_eq  i4 %select_ln87, i4 0" [../compute_row_operations.cpp:87]   --->   Operation 40 'icmp' 'first_iter_2' <Predicate = (!icmp_ln87)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i2 %select_ln87_2" [../compute_row_operations.cpp:87]   --->   Operation 41 'zext' 'zext_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%L_cache_addr = getelementptr i32 %L_cache, i64 0, i64 %zext_ln87" [../compute_row_operations.cpp:87]   --->   Operation 42 'getelementptr' 'L_cache_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%L_cache_1_addr = getelementptr i32 %L_cache_1, i64 0, i64 %zext_ln87" [../compute_row_operations.cpp:87]   --->   Operation 43 'getelementptr' 'L_cache_1_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%L_cache_2_addr = getelementptr i32 %L_cache_2, i64 0, i64 %zext_ln87" [../compute_row_operations.cpp:87]   --->   Operation 44 'getelementptr' 'L_cache_2_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%L_cache_3_addr = getelementptr i32 %L_cache_3, i64 0, i64 %zext_ln87" [../compute_row_operations.cpp:87]   --->   Operation 45 'getelementptr' 'L_cache_3_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%L_cache_4_addr = getelementptr i32 %L_cache_4, i64 0, i64 %zext_ln87" [../compute_row_operations.cpp:87]   --->   Operation 46 'getelementptr' 'L_cache_4_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%L_cache_5_addr = getelementptr i32 %L_cache_5, i64 0, i64 %zext_ln87" [../compute_row_operations.cpp:87]   --->   Operation 47 'getelementptr' 'L_cache_5_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%L_cache_6_addr = getelementptr i32 %L_cache_6, i64 0, i64 %zext_ln87" [../compute_row_operations.cpp:87]   --->   Operation 48 'getelementptr' 'L_cache_6_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%L_cache_7_addr = getelementptr i32 %L_cache_7, i64 0, i64 %zext_ln87" [../compute_row_operations.cpp:87]   --->   Operation 49 'getelementptr' 'L_cache_7_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%L_cache_8_addr = getelementptr i32 %L_cache_8, i64 0, i64 %zext_ln87" [../compute_row_operations.cpp:87]   --->   Operation 50 'getelementptr' 'L_cache_8_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%L_cache_9_addr = getelementptr i32 %L_cache_9, i64 0, i64 %zext_ln87" [../compute_row_operations.cpp:87]   --->   Operation 51 'getelementptr' 'L_cache_9_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %first_iter_2, void %for.inc156.split, void %for.first.iter.for.inc156" [../compute_row_operations.cpp:89]   --->   Operation 52 'br' 'br_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.67ns)   --->   "%L_cache_load = load i2 %L_cache_addr" [../compute_row_operations.cpp:87]   --->   Operation 53 'load' 'L_cache_load' <Predicate = (!icmp_ln87 & first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 54 [2/2] (0.67ns)   --->   "%L_cache_1_load = load i2 %L_cache_1_addr" [../compute_row_operations.cpp:87]   --->   Operation 54 'load' 'L_cache_1_load' <Predicate = (!icmp_ln87 & first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 55 [2/2] (0.67ns)   --->   "%L_cache_2_load = load i2 %L_cache_2_addr" [../compute_row_operations.cpp:87]   --->   Operation 55 'load' 'L_cache_2_load' <Predicate = (!icmp_ln87 & first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 56 [2/2] (0.67ns)   --->   "%L_cache_3_load = load i2 %L_cache_3_addr" [../compute_row_operations.cpp:87]   --->   Operation 56 'load' 'L_cache_3_load' <Predicate = (!icmp_ln87 & first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 57 [2/2] (0.67ns)   --->   "%L_cache_4_load = load i2 %L_cache_4_addr" [../compute_row_operations.cpp:87]   --->   Operation 57 'load' 'L_cache_4_load' <Predicate = (!icmp_ln87 & first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 58 [2/2] (0.67ns)   --->   "%L_cache_5_load = load i2 %L_cache_5_addr" [../compute_row_operations.cpp:87]   --->   Operation 58 'load' 'L_cache_5_load' <Predicate = (!icmp_ln87 & first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 59 [2/2] (0.67ns)   --->   "%L_cache_6_load = load i2 %L_cache_6_addr" [../compute_row_operations.cpp:87]   --->   Operation 59 'load' 'L_cache_6_load' <Predicate = (!icmp_ln87 & first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 60 [2/2] (0.67ns)   --->   "%L_cache_7_load = load i2 %L_cache_7_addr" [../compute_row_operations.cpp:87]   --->   Operation 60 'load' 'L_cache_7_load' <Predicate = (!icmp_ln87 & first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 61 [2/2] (0.67ns)   --->   "%L_cache_8_load = load i2 %L_cache_8_addr" [../compute_row_operations.cpp:87]   --->   Operation 61 'load' 'L_cache_8_load' <Predicate = (!icmp_ln87 & first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 62 [2/2] (0.67ns)   --->   "%L_cache_9_load = load i2 %L_cache_9_addr" [../compute_row_operations.cpp:87]   --->   Operation 62 'load' 'L_cache_9_load' <Predicate = (!icmp_ln87 & first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_1 : Operation 63 [1/1] (0.79ns)   --->   "%add_ln89 = add i4 %select_ln87, i4 1" [../compute_row_operations.cpp:89]   --->   Operation 63 'add' 'add_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln87 = store i5 %add_ln87, i5 %indvar_flatten33" [../compute_row_operations.cpp:87]   --->   Operation 64 'store' 'store_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln87 = store i2 %select_ln87_2, i2 %i" [../compute_row_operations.cpp:87]   --->   Operation 65 'store' 'store_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln89 = store i4 %add_ln89, i4 %j" [../compute_row_operations.cpp:89]   --->   Operation 66 'store' 'store_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 67 [1/2] ( I:0.67ns O:0.67ns )   --->   "%L_cache_load = load i2 %L_cache_addr" [../compute_row_operations.cpp:87]   --->   Operation 67 'load' 'L_cache_load' <Predicate = (first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 68 [1/2] ( I:0.67ns O:0.67ns )   --->   "%L_cache_1_load = load i2 %L_cache_1_addr" [../compute_row_operations.cpp:87]   --->   Operation 68 'load' 'L_cache_1_load' <Predicate = (first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 69 [1/2] ( I:0.67ns O:0.67ns )   --->   "%L_cache_2_load = load i2 %L_cache_2_addr" [../compute_row_operations.cpp:87]   --->   Operation 69 'load' 'L_cache_2_load' <Predicate = (first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 70 [1/2] ( I:0.67ns O:0.67ns )   --->   "%L_cache_3_load = load i2 %L_cache_3_addr" [../compute_row_operations.cpp:87]   --->   Operation 70 'load' 'L_cache_3_load' <Predicate = (first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 71 [1/2] ( I:0.67ns O:0.67ns )   --->   "%L_cache_4_load = load i2 %L_cache_4_addr" [../compute_row_operations.cpp:87]   --->   Operation 71 'load' 'L_cache_4_load' <Predicate = (first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 72 [1/2] ( I:0.67ns O:0.67ns )   --->   "%L_cache_5_load = load i2 %L_cache_5_addr" [../compute_row_operations.cpp:87]   --->   Operation 72 'load' 'L_cache_5_load' <Predicate = (first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 73 [1/2] ( I:0.67ns O:0.67ns )   --->   "%L_cache_6_load = load i2 %L_cache_6_addr" [../compute_row_operations.cpp:87]   --->   Operation 73 'load' 'L_cache_6_load' <Predicate = (first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 74 [1/2] ( I:0.67ns O:0.67ns )   --->   "%L_cache_7_load = load i2 %L_cache_7_addr" [../compute_row_operations.cpp:87]   --->   Operation 74 'load' 'L_cache_7_load' <Predicate = (first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 75 [1/2] ( I:0.67ns O:0.67ns )   --->   "%L_cache_8_load = load i2 %L_cache_8_addr" [../compute_row_operations.cpp:87]   --->   Operation 75 'load' 'L_cache_8_load' <Predicate = (first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 76 [1/2] ( I:0.67ns O:0.67ns )   --->   "%L_cache_9_load = load i2 %L_cache_9_addr" [../compute_row_operations.cpp:87]   --->   Operation 76 'load' 'L_cache_9_load' <Predicate = (first_iter_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %L_cache_load, i32 %L_cache_load19" [../compute_row_operations.cpp:87]   --->   Operation 77 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %L_cache_1_load, i32 %L_cache_1_load17" [../compute_row_operations.cpp:87]   --->   Operation 78 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %L_cache_2_load, i32 %L_cache_2_load15" [../compute_row_operations.cpp:87]   --->   Operation 79 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %L_cache_3_load, i32 %L_cache_3_load13" [../compute_row_operations.cpp:87]   --->   Operation 80 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %L_cache_4_load, i32 %L_cache_4_load11" [../compute_row_operations.cpp:87]   --->   Operation 81 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %L_cache_5_load, i32 %L_cache_5_load9" [../compute_row_operations.cpp:87]   --->   Operation 82 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %L_cache_6_load, i32 %L_cache_6_load7" [../compute_row_operations.cpp:87]   --->   Operation 83 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %L_cache_7_load, i32 %L_cache_7_load5" [../compute_row_operations.cpp:87]   --->   Operation 84 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %L_cache_8_load, i32 %L_cache_8_load3" [../compute_row_operations.cpp:87]   --->   Operation 85 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %L_cache_9_load, i32 %L_cache_9_load1" [../compute_row_operations.cpp:87]   --->   Operation 86 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc156.split" [../compute_row_operations.cpp:89]   --->   Operation 87 'br' 'br_ln89' <Predicate = (first_iter_2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.63>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%phi_ln90_load = load i32 %phi_ln90" [../compute_row_operations.cpp:87]   --->   Operation 88 'load' 'phi_ln90_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.44ns)   --->   "%select_ln87_1 = select i1 %icmp_ln89, i32 0, i32 %phi_ln90_load" [../compute_row_operations.cpp:87]   --->   Operation 89 'select' 'select_ln87_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%L_cache_9_load_1 = load i32 %L_cache_9_load1" [../compute_row_operations.cpp:90]   --->   Operation 90 'load' 'L_cache_9_load_1' <Predicate = (select_ln87 == 9)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%L_cache_8_load_1 = load i32 %L_cache_8_load3" [../compute_row_operations.cpp:90]   --->   Operation 91 'load' 'L_cache_8_load_1' <Predicate = (select_ln87 == 8)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%L_cache_7_load_1 = load i32 %L_cache_7_load5" [../compute_row_operations.cpp:90]   --->   Operation 92 'load' 'L_cache_7_load_1' <Predicate = (select_ln87 == 7)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%L_cache_6_load_1 = load i32 %L_cache_6_load7" [../compute_row_operations.cpp:90]   --->   Operation 93 'load' 'L_cache_6_load_1' <Predicate = (select_ln87 == 6)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%L_cache_5_load_1 = load i32 %L_cache_5_load9" [../compute_row_operations.cpp:90]   --->   Operation 94 'load' 'L_cache_5_load_1' <Predicate = (select_ln87 == 5)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%L_cache_4_load_1 = load i32 %L_cache_4_load11" [../compute_row_operations.cpp:90]   --->   Operation 95 'load' 'L_cache_4_load_1' <Predicate = (select_ln87 == 4)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%L_cache_3_load_1 = load i32 %L_cache_3_load13" [../compute_row_operations.cpp:90]   --->   Operation 96 'load' 'L_cache_3_load_1' <Predicate = (select_ln87 == 3)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%L_cache_2_load_1 = load i32 %L_cache_2_load15" [../compute_row_operations.cpp:90]   --->   Operation 97 'load' 'L_cache_2_load_1' <Predicate = (select_ln87 == 2)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%L_cache_1_load_1 = load i32 %L_cache_1_load17" [../compute_row_operations.cpp:90]   --->   Operation 98 'load' 'L_cache_1_load_1' <Predicate = (select_ln87 == 1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%L_cache_load_1 = load i32 %L_cache_load19" [../compute_row_operations.cpp:90]   --->   Operation 99 'load' 'L_cache_load_1' <Predicate = (select_ln87 == 0)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i4 %select_ln87" [../compute_row_operations.cpp:89]   --->   Operation 100 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../compute_row_operations.cpp:89]   --->   Operation 101 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.75ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.10float.float.i4, i4 0, i32 %L_cache_load_1, i4 1, i32 %L_cache_1_load_1, i4 2, i32 %L_cache_2_load_1, i4 3, i32 %L_cache_3_load_1, i4 4, i32 %L_cache_4_load_1, i4 5, i32 %L_cache_5_load_1, i4 6, i32 %L_cache_6_load_1, i4 7, i32 %L_cache_7_load_1, i4 8, i32 %L_cache_8_load_1, i4 9, i32 %L_cache_9_load_1, i32 <undef>, i4 %select_ln87" [../compute_row_operations.cpp:90]   --->   Operation 102 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.75> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln90 = bitcast i32 %tmp_8" [../compute_row_operations.cpp:90]   --->   Operation 103 'bitcast' 'bitcast_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %bitcast_ln90, i32 %select_ln87_1" [../compute_row_operations.cpp:90]   --->   Operation 104 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %trunc_ln89, void %for.inc156.split._crit_edge, void" [../compute_row_operations.cpp:90]   --->   Operation 105 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.44ns)   --->   "%select_ln89 = select i1 %trunc_ln89, i32 0, i32 %bitcast_ln90" [../compute_row_operations.cpp:89]   --->   Operation 106 'select' 'select_ln89' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln89 = store i32 %select_ln89, i32 %phi_ln90" [../compute_row_operations.cpp:89]   --->   Operation 107 'store' 'store_ln89' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc156" [../compute_row_operations.cpp:89]   --->   Operation 108 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (icmp_ln87)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln15_cast" [../compute_row_operations.cpp:15]   --->   Operation 109 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_87_9_VITIS_LOOP_89_10_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem0_addr, i64 %or_ln, i8 255" [../compute_row_operations.cpp:90]   --->   Operation 112 'write' 'write_ln90' <Predicate = (trunc_ln89)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.inc156.split._crit_edge" [../compute_row_operations.cpp:90]   --->   Operation 113 'br' 'br_ln90' <Predicate = (trunc_ln89)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_cache]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ L_cache_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ L_cache_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ L_cache_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ L_cache_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ L_cache_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ L_cache_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ L_cache_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ L_cache_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ L_cache_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln90              (alloca           ) [ 01110]
j                     (alloca           ) [ 01000]
i                     (alloca           ) [ 01000]
indvar_flatten33      (alloca           ) [ 01000]
L_cache_9_load1       (alloca           ) [ 01110]
L_cache_8_load3       (alloca           ) [ 01110]
L_cache_7_load5       (alloca           ) [ 01110]
L_cache_6_load7       (alloca           ) [ 01110]
L_cache_5_load9       (alloca           ) [ 01110]
L_cache_4_load11      (alloca           ) [ 01110]
L_cache_3_load13      (alloca           ) [ 01110]
L_cache_2_load15      (alloca           ) [ 01110]
L_cache_1_load17      (alloca           ) [ 01110]
L_cache_load19        (alloca           ) [ 01110]
sext_ln15_read        (read             ) [ 00000]
sext_ln15_cast        (sext             ) [ 01111]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln87            (store            ) [ 00000]
store_ln89            (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten33_load (load             ) [ 00000]
specbitsmap_ln0       (specbitsmap      ) [ 00000]
icmp_ln87             (icmp             ) [ 01110]
add_ln87              (add              ) [ 00000]
br_ln87               (br               ) [ 00000]
j_load                (load             ) [ 00000]
i_load                (load             ) [ 00000]
icmp_ln89             (icmp             ) [ 01110]
select_ln87           (select           ) [ 01110]
add_ln87_1            (add              ) [ 00000]
select_ln87_2         (select           ) [ 00000]
first_iter_2          (icmp             ) [ 01100]
zext_ln87             (zext             ) [ 00000]
L_cache_addr          (getelementptr    ) [ 01100]
L_cache_1_addr        (getelementptr    ) [ 01100]
L_cache_2_addr        (getelementptr    ) [ 01100]
L_cache_3_addr        (getelementptr    ) [ 01100]
L_cache_4_addr        (getelementptr    ) [ 01100]
L_cache_5_addr        (getelementptr    ) [ 01100]
L_cache_6_addr        (getelementptr    ) [ 01100]
L_cache_7_addr        (getelementptr    ) [ 01100]
L_cache_8_addr        (getelementptr    ) [ 01100]
L_cache_9_addr        (getelementptr    ) [ 01100]
br_ln89               (br               ) [ 00000]
add_ln89              (add              ) [ 00000]
store_ln87            (store            ) [ 00000]
store_ln87            (store            ) [ 00000]
store_ln89            (store            ) [ 00000]
L_cache_load          (load             ) [ 00000]
L_cache_1_load        (load             ) [ 00000]
L_cache_2_load        (load             ) [ 00000]
L_cache_3_load        (load             ) [ 00000]
L_cache_4_load        (load             ) [ 00000]
L_cache_5_load        (load             ) [ 00000]
L_cache_6_load        (load             ) [ 00000]
L_cache_7_load        (load             ) [ 00000]
L_cache_8_load        (load             ) [ 00000]
L_cache_9_load        (load             ) [ 00000]
store_ln87            (store            ) [ 00000]
store_ln87            (store            ) [ 00000]
store_ln87            (store            ) [ 00000]
store_ln87            (store            ) [ 00000]
store_ln87            (store            ) [ 00000]
store_ln87            (store            ) [ 00000]
store_ln87            (store            ) [ 00000]
store_ln87            (store            ) [ 00000]
store_ln87            (store            ) [ 00000]
store_ln87            (store            ) [ 00000]
br_ln89               (br               ) [ 00000]
phi_ln90_load         (load             ) [ 00000]
select_ln87_1         (select           ) [ 00000]
L_cache_9_load_1      (load             ) [ 00000]
L_cache_8_load_1      (load             ) [ 00000]
L_cache_7_load_1      (load             ) [ 00000]
L_cache_6_load_1      (load             ) [ 00000]
L_cache_5_load_1      (load             ) [ 00000]
L_cache_4_load_1      (load             ) [ 00000]
L_cache_3_load_1      (load             ) [ 00000]
L_cache_2_load_1      (load             ) [ 00000]
L_cache_1_load_1      (load             ) [ 00000]
L_cache_load_1        (load             ) [ 00000]
trunc_ln89            (trunc            ) [ 01001]
specpipeline_ln89     (specpipeline     ) [ 00000]
tmp_8                 (sparsemux        ) [ 00000]
bitcast_ln90          (bitcast          ) [ 00000]
or_ln                 (bitconcatenate   ) [ 01001]
br_ln90               (br               ) [ 00000]
select_ln89           (select           ) [ 00000]
store_ln89            (store            ) [ 00000]
br_ln89               (br               ) [ 00000]
gmem0_addr            (getelementptr    ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
write_ln90            (write            ) [ 00000]
br_ln90               (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="L_cache">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="L_cache_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="L_cache_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="L_cache_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="L_cache_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="L_cache_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="L_cache_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="L_cache_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="L_cache_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="L_cache_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_cache_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.10float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_87_9_VITIS_LOOP_89_10_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="phi_ln90_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln90/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="j_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten33_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten33/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="L_cache_9_load1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_cache_9_load1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="L_cache_8_load3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_cache_8_load3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="L_cache_7_load5_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_cache_7_load5/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="L_cache_6_load7_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_cache_6_load7/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="L_cache_5_load9_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_cache_5_load9/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="L_cache_4_load11_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_cache_4_load11/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="L_cache_3_load13_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_cache_3_load13/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="L_cache_2_load15_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_cache_2_load15/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="L_cache_1_load17_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_cache_1_load17/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="L_cache_load19_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_cache_load19/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln15_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="61" slack="0"/>
<pin id="160" dir="0" index="1" bw="61" slack="0"/>
<pin id="161" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln15_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="L_cache_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="L_cache_1_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="2" slack="0"/>
<pin id="175" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_1_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="L_cache_2_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="2" slack="0"/>
<pin id="182" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_2_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="L_cache_3_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="2" slack="0"/>
<pin id="189" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_3_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="L_cache_4_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="2" slack="0"/>
<pin id="196" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_4_addr/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="L_cache_5_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="2" slack="0"/>
<pin id="203" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_5_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="L_cache_6_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="2" slack="0"/>
<pin id="210" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_6_addr/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="L_cache_7_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="2" slack="0"/>
<pin id="217" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_7_addr/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="L_cache_8_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_8_addr/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="L_cache_9_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="2" slack="0"/>
<pin id="231" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_cache_9_addr/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_load/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_1_load/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_2_load/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_3_load/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_4_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_5_load/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_6_load/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_7_load/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_8_load/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_9_load/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="write_ln90_write_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="0" index="2" bw="64" slack="1"/>
<pin id="298" dir="0" index="3" bw="1" slack="0"/>
<pin id="299" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln15_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="61" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_cast/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln0_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln87_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="2" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln89_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln0_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="indvar_flatten33_load_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten33_load/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln87_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln87_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="j_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="i_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln89_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln87_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="4" slack="0"/>
<pin id="357" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln87_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="select_ln87_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="2" slack="0"/>
<pin id="370" dir="0" index="2" bw="2" slack="0"/>
<pin id="371" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_2/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="first_iter_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_2/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln87_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln89_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln87_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln87_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="0" index="1" bw="2" slack="0"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln89_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln87_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="1"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln87_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="1"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln87_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="1"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln87_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="1"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln87_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln87_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="1"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln87_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="1"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln87_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="1"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln87_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="1"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln87_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="1"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="phi_ln90_load_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="2"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln90_load/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln87_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="2"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="32" slack="0"/>
<pin id="473" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_1/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="L_cache_9_load_1_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="2"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_9_load_1/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="L_cache_8_load_1_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="2"/>
<pin id="481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_8_load_1/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="L_cache_7_load_1_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="2"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_7_load_1/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="L_cache_6_load_1_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="2"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_6_load_1/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="L_cache_5_load_1_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="2"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_5_load_1/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="L_cache_4_load_1_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_4_load_1/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="L_cache_3_load_1_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="2"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_3_load_1/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="L_cache_2_load_1_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_2_load_1/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="L_cache_1_load_1_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="2"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_1_load_1/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="L_cache_load_1_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="2"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_cache_load_1/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln89_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="2"/>
<pin id="508" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_8_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="4" slack="0"/>
<pin id="512" dir="0" index="2" bw="32" slack="0"/>
<pin id="513" dir="0" index="3" bw="4" slack="0"/>
<pin id="514" dir="0" index="4" bw="32" slack="0"/>
<pin id="515" dir="0" index="5" bw="4" slack="0"/>
<pin id="516" dir="0" index="6" bw="32" slack="0"/>
<pin id="517" dir="0" index="7" bw="4" slack="0"/>
<pin id="518" dir="0" index="8" bw="32" slack="0"/>
<pin id="519" dir="0" index="9" bw="4" slack="0"/>
<pin id="520" dir="0" index="10" bw="32" slack="0"/>
<pin id="521" dir="0" index="11" bw="4" slack="0"/>
<pin id="522" dir="0" index="12" bw="32" slack="0"/>
<pin id="523" dir="0" index="13" bw="4" slack="0"/>
<pin id="524" dir="0" index="14" bw="32" slack="0"/>
<pin id="525" dir="0" index="15" bw="4" slack="0"/>
<pin id="526" dir="0" index="16" bw="32" slack="0"/>
<pin id="527" dir="0" index="17" bw="4" slack="0"/>
<pin id="528" dir="0" index="18" bw="32" slack="0"/>
<pin id="529" dir="0" index="19" bw="4" slack="0"/>
<pin id="530" dir="0" index="20" bw="32" slack="0"/>
<pin id="531" dir="0" index="21" bw="32" slack="0"/>
<pin id="532" dir="0" index="22" bw="4" slack="2"/>
<pin id="533" dir="1" index="23" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="bitcast_ln90_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="or_ln_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="0" index="2" bw="32" slack="0"/>
<pin id="564" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln89_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="0" index="2" bw="32" slack="0"/>
<pin id="572" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln89_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="2"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="gmem0_addr_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="0"/>
<pin id="583" dir="0" index="1" bw="61" slack="3"/>
<pin id="584" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/4 "/>
</bind>
</comp>

<comp id="587" class="1005" name="phi_ln90_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln90 "/>
</bind>
</comp>

<comp id="594" class="1005" name="j_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="601" class="1005" name="i_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="0"/>
<pin id="603" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="608" class="1005" name="indvar_flatten33_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="0"/>
<pin id="610" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten33 "/>
</bind>
</comp>

<comp id="615" class="1005" name="L_cache_9_load1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_9_load1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="L_cache_8_load3_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_8_load3 "/>
</bind>
</comp>

<comp id="627" class="1005" name="L_cache_7_load5_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_7_load5 "/>
</bind>
</comp>

<comp id="633" class="1005" name="L_cache_6_load7_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_6_load7 "/>
</bind>
</comp>

<comp id="639" class="1005" name="L_cache_5_load9_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_5_load9 "/>
</bind>
</comp>

<comp id="645" class="1005" name="L_cache_4_load11_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_4_load11 "/>
</bind>
</comp>

<comp id="651" class="1005" name="L_cache_3_load13_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_3_load13 "/>
</bind>
</comp>

<comp id="657" class="1005" name="L_cache_2_load15_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_2_load15 "/>
</bind>
</comp>

<comp id="663" class="1005" name="L_cache_1_load17_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_1_load17 "/>
</bind>
</comp>

<comp id="669" class="1005" name="L_cache_load19_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_load19 "/>
</bind>
</comp>

<comp id="675" class="1005" name="sext_ln15_cast_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="3"/>
<pin id="677" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln15_cast "/>
</bind>
</comp>

<comp id="680" class="1005" name="icmp_ln87_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="2"/>
<pin id="682" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="684" class="1005" name="icmp_ln89_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="2"/>
<pin id="686" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="689" class="1005" name="select_ln87_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="4" slack="2"/>
<pin id="691" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln87 "/>
</bind>
</comp>

<comp id="695" class="1005" name="first_iter_2_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_2 "/>
</bind>
</comp>

<comp id="699" class="1005" name="L_cache_addr_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="1"/>
<pin id="701" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="L_cache_1_addr_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="2" slack="1"/>
<pin id="706" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_1_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="L_cache_2_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="1"/>
<pin id="711" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_2_addr "/>
</bind>
</comp>

<comp id="714" class="1005" name="L_cache_3_addr_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="2" slack="1"/>
<pin id="716" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_3_addr "/>
</bind>
</comp>

<comp id="719" class="1005" name="L_cache_4_addr_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="2" slack="1"/>
<pin id="721" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_4_addr "/>
</bind>
</comp>

<comp id="724" class="1005" name="L_cache_5_addr_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="1"/>
<pin id="726" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_5_addr "/>
</bind>
</comp>

<comp id="729" class="1005" name="L_cache_6_addr_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="2" slack="1"/>
<pin id="731" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_6_addr "/>
</bind>
</comp>

<comp id="734" class="1005" name="L_cache_7_addr_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="2" slack="1"/>
<pin id="736" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_7_addr "/>
</bind>
</comp>

<comp id="739" class="1005" name="L_cache_8_addr_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="2" slack="1"/>
<pin id="741" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_8_addr "/>
</bind>
</comp>

<comp id="744" class="1005" name="L_cache_9_addr_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="2" slack="1"/>
<pin id="746" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="L_cache_9_addr "/>
</bind>
</comp>

<comp id="749" class="1005" name="trunc_ln89_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln89 "/>
</bind>
</comp>

<comp id="753" class="1005" name="or_ln_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="64" slack="1"/>
<pin id="755" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="62" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="62" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="62" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="62" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="164" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="171" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="178" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="185" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="192" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="199" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="206" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="213" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="220" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="227" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="300"><net_src comp="98" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="100" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="305"><net_src comp="158" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="46" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="50" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="32" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="54" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="326" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="58" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="50" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="341" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="344" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="347" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="344" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="353" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="50" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="367" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="392"><net_src comp="381" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="393"><net_src comp="381" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="394"><net_src comp="381" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="399"><net_src comp="353" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="64" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="335" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="367" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="395" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="234" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="240" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="246" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="252" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="258" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="264" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="270" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="276" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="282" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="288" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="474"><net_src comp="32" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="466" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="534"><net_src comp="68" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="535"><net_src comp="50" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="536"><net_src comp="503" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="537"><net_src comp="64" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="538"><net_src comp="500" pin="1"/><net_sink comp="509" pin=4"/></net>

<net id="539"><net_src comp="70" pin="0"/><net_sink comp="509" pin=5"/></net>

<net id="540"><net_src comp="497" pin="1"/><net_sink comp="509" pin=6"/></net>

<net id="541"><net_src comp="72" pin="0"/><net_sink comp="509" pin=7"/></net>

<net id="542"><net_src comp="494" pin="1"/><net_sink comp="509" pin=8"/></net>

<net id="543"><net_src comp="74" pin="0"/><net_sink comp="509" pin=9"/></net>

<net id="544"><net_src comp="491" pin="1"/><net_sink comp="509" pin=10"/></net>

<net id="545"><net_src comp="76" pin="0"/><net_sink comp="509" pin=11"/></net>

<net id="546"><net_src comp="488" pin="1"/><net_sink comp="509" pin=12"/></net>

<net id="547"><net_src comp="78" pin="0"/><net_sink comp="509" pin=13"/></net>

<net id="548"><net_src comp="485" pin="1"/><net_sink comp="509" pin=14"/></net>

<net id="549"><net_src comp="80" pin="0"/><net_sink comp="509" pin=15"/></net>

<net id="550"><net_src comp="482" pin="1"/><net_sink comp="509" pin=16"/></net>

<net id="551"><net_src comp="82" pin="0"/><net_sink comp="509" pin=17"/></net>

<net id="552"><net_src comp="479" pin="1"/><net_sink comp="509" pin=18"/></net>

<net id="553"><net_src comp="84" pin="0"/><net_sink comp="509" pin=19"/></net>

<net id="554"><net_src comp="476" pin="1"/><net_sink comp="509" pin=20"/></net>

<net id="555"><net_src comp="86" pin="0"/><net_sink comp="509" pin=21"/></net>

<net id="559"><net_src comp="509" pin="23"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="88" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="469" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="573"><net_src comp="506" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="32" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="556" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="568" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="0" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="581" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="590"><net_src comp="102" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="597"><net_src comp="106" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="604"><net_src comp="110" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="611"><net_src comp="114" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="618"><net_src comp="118" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="624"><net_src comp="122" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="630"><net_src comp="126" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="636"><net_src comp="130" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="642"><net_src comp="134" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="648"><net_src comp="138" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="654"><net_src comp="142" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="660"><net_src comp="146" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="666"><net_src comp="150" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="672"><net_src comp="154" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="678"><net_src comp="302" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="683"><net_src comp="329" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="347" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="692"><net_src comp="353" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="509" pin=22"/></net>

<net id="698"><net_src comp="375" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="164" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="707"><net_src comp="171" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="712"><net_src comp="178" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="717"><net_src comp="185" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="722"><net_src comp="192" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="727"><net_src comp="199" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="732"><net_src comp="206" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="737"><net_src comp="213" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="742"><net_src comp="220" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="747"><net_src comp="227" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="752"><net_src comp="506" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="560" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="294" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {4 }
 - Input state : 
	Port: compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 : sext_ln15 | {1 }
	Port: compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 : L_cache | {1 2 }
	Port: compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 : L_cache_1 | {1 2 }
	Port: compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 : L_cache_2 | {1 2 }
	Port: compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 : L_cache_3 | {1 2 }
	Port: compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 : L_cache_4 | {1 2 }
	Port: compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 : L_cache_5 | {1 2 }
	Port: compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 : L_cache_6 | {1 2 }
	Port: compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 : L_cache_7 | {1 2 }
	Port: compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 : L_cache_8 | {1 2 }
	Port: compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10 : L_cache_9 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln87 : 1
		store_ln89 : 1
		store_ln0 : 1
		indvar_flatten33_load : 1
		icmp_ln87 : 2
		add_ln87 : 2
		br_ln87 : 3
		j_load : 1
		i_load : 1
		icmp_ln89 : 2
		select_ln87 : 3
		add_ln87_1 : 2
		select_ln87_2 : 3
		first_iter_2 : 4
		zext_ln87 : 4
		L_cache_addr : 5
		L_cache_1_addr : 5
		L_cache_2_addr : 5
		L_cache_3_addr : 5
		L_cache_4_addr : 5
		L_cache_5_addr : 5
		L_cache_6_addr : 5
		L_cache_7_addr : 5
		L_cache_8_addr : 5
		L_cache_9_addr : 5
		br_ln89 : 5
		L_cache_load : 6
		L_cache_1_load : 6
		L_cache_2_load : 6
		L_cache_3_load : 6
		L_cache_4_load : 6
		L_cache_5_load : 6
		L_cache_6_load : 6
		L_cache_7_load : 6
		L_cache_8_load : 6
		L_cache_9_load : 6
		add_ln89 : 4
		store_ln87 : 3
		store_ln87 : 4
		store_ln89 : 5
	State 2
		store_ln87 : 1
		store_ln87 : 1
		store_ln87 : 1
		store_ln87 : 1
		store_ln87 : 1
		store_ln87 : 1
		store_ln87 : 1
		store_ln87 : 1
		store_ln87 : 1
		store_ln87 : 1
	State 3
		select_ln87_1 : 1
		tmp_8 : 1
		bitcast_ln90 : 2
		or_ln : 3
		br_ln90 : 1
		select_ln89 : 3
		store_ln89 : 4
	State 4
		write_ln90 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     select_ln87_fu_353     |    0    |    4    |
|  select  |    select_ln87_2_fu_367    |    0    |    2    |
|          |    select_ln87_1_fu_469    |    0    |    32   |
|          |     select_ln89_fu_568     |    0    |    32   |
|----------|----------------------------|---------|---------|
| sparsemux|        tmp_8_fu_509        |    0    |    54   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln87_fu_329      |    0    |    12   |
|   icmp   |      icmp_ln89_fu_347      |    0    |    12   |
|          |     first_iter_2_fu_375    |    0    |    12   |
|----------|----------------------------|---------|---------|
|          |       add_ln87_fu_335      |    0    |    12   |
|    add   |      add_ln87_1_fu_361     |    0    |    9    |
|          |       add_ln89_fu_395      |    0    |    12   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln15_read_read_fu_158 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln90_write_fu_294  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln15_cast_fu_302   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln87_fu_381      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln89_fu_506     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_560        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   193   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| L_cache_1_addr_reg_704 |    2   |
|L_cache_1_load17_reg_663|   32   |
| L_cache_2_addr_reg_709 |    2   |
|L_cache_2_load15_reg_657|   32   |
| L_cache_3_addr_reg_714 |    2   |
|L_cache_3_load13_reg_651|   32   |
| L_cache_4_addr_reg_719 |    2   |
|L_cache_4_load11_reg_645|   32   |
| L_cache_5_addr_reg_724 |    2   |
| L_cache_5_load9_reg_639|   32   |
| L_cache_6_addr_reg_729 |    2   |
| L_cache_6_load7_reg_633|   32   |
| L_cache_7_addr_reg_734 |    2   |
| L_cache_7_load5_reg_627|   32   |
| L_cache_8_addr_reg_739 |    2   |
| L_cache_8_load3_reg_621|   32   |
| L_cache_9_addr_reg_744 |    2   |
| L_cache_9_load1_reg_615|   32   |
|  L_cache_addr_reg_699  |    2   |
| L_cache_load19_reg_669 |   32   |
|  first_iter_2_reg_695  |    1   |
|        i_reg_601       |    2   |
|    icmp_ln87_reg_680   |    1   |
|    icmp_ln89_reg_684   |    1   |
|indvar_flatten33_reg_608|    5   |
|        j_reg_594       |    4   |
|      or_ln_reg_753     |   64   |
|    phi_ln90_reg_587    |   32   |
|   select_ln87_reg_689  |    4   |
| sext_ln15_cast_reg_675 |   64   |
|   trunc_ln89_reg_749   |    1   |
+------------------------+--------+
|          Total         |   519  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_234 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_240 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_246 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_252 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_258 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_264 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_270 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_276 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_282 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_288 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   40   ||   4.27  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   193  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   90   |
|  Register |    -   |   519  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   519  |   283  |
+-----------+--------+--------+--------+
