#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 29 14:47:30 2021
# Process ID: 20144
# Current directory: /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/vivado.log
# Journal file: /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
[Thu Apr 29 14:47:46 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Apr 29 14:47:46 2021] Launched synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/runme.log
[Thu Apr 29 14:47:46 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19213
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2394.461 ; gain = 0.000 ; free physical = 110914 ; free virtual = 128797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-16375-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-16375-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.461 ; gain = 0.000 ; free physical = 110777 ; free virtual = 128661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.461 ; gain = 0.000 ; free physical = 111469 ; free virtual = 129353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.461 ; gain = 0.000 ; free physical = 111469 ; free virtual = 129353
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.461 ; gain = 0.000 ; free physical = 111451 ; free virtual = 129335
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.387 ; gain = 0.000 ; free physical = 111439 ; free virtual = 129323
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2458.387 ; gain = 0.000 ; free physical = 111439 ; free virtual = 129323
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2458.387 ; gain = 63.926 ; free physical = 111506 ; free virtual = 129390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2458.387 ; gain = 63.926 ; free physical = 111506 ; free virtual = 129390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2458.387 ; gain = 63.926 ; free physical = 111505 ; free virtual = 129389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2458.387 ; gain = 63.926 ; free physical = 111502 ; free virtual = 129386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2458.387 ; gain = 63.926 ; free physical = 111474 ; free virtual = 129361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2458.387 ; gain = 63.926 ; free physical = 111359 ; free virtual = 129247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2458.387 ; gain = 63.926 ; free physical = 111359 ; free virtual = 129247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2466.402 ; gain = 71.941 ; free physical = 111358 ; free virtual = 129246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2472.340 ; gain = 77.879 ; free physical = 111370 ; free virtual = 129257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2472.340 ; gain = 77.879 ; free physical = 111370 ; free virtual = 129257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2472.340 ; gain = 77.879 ; free physical = 111370 ; free virtual = 129257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2472.340 ; gain = 77.879 ; free physical = 111370 ; free virtual = 129257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2472.340 ; gain = 77.879 ; free physical = 111370 ; free virtual = 129257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2472.340 ; gain = 77.879 ; free physical = 111368 ; free virtual = 129256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2472.340 ; gain = 77.879 ; free physical = 111368 ; free virtual = 129256
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.340 ; gain = 13.953 ; free physical = 111426 ; free virtual = 129314
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2472.348 ; gain = 77.879 ; free physical = 111427 ; free virtual = 129314
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.348 ; gain = 0.000 ; free physical = 111420 ; free virtual = 129308
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.246 ; gain = 0.000 ; free physical = 111449 ; free virtual = 129336
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2481.246 ; gain = 86.891 ; free physical = 111559 ; free virtual = 129446
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 29 14:49:22 2021...
[Thu Apr 29 14:49:32 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:27 ; elapsed = 00:01:46 . Memory (MB): peak = 2538.488 ; gain = 0.000 ; free physical = 112515 ; free virtual = 130398
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2538.488 ; gain = 0.000 ; free physical = 112370 ; free virtual = 130253
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.488 ; gain = 0.000 ; free physical = 112273 ; free virtual = 130156
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2538.488 ; gain = 0.000 ; free physical = 112273 ; free virtual = 130156
Running report: report_utilization -file ./report/fn1_utilization_synth.rpt
Contents of report file './report/fn1_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:49:37 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 1195 |     0 |     53200 |  2.25 |
|   LUT as Logic          | 1195 |     0 |     53200 |  2.25 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         | 1214 |     0 |    106400 |  1.14 |
|   Register as Flip Flop | 1214 |     0 |    106400 |  1.14 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 64    |          Yes |         Set |            - |
| 1150  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1150 |        Flop & Latch |
| LUT6     |  432 |                 LUT |
| LUT3     |  361 |                 LUT |
| LUT4     |  224 |                 LUT |
| LUT2     |  201 |                 LUT |
| LUT1     |  197 |                 LUT |
| CARRY4   |  142 |          CarryLogic |
| LUT5     |   90 |                 LUT |
| FDSE     |   64 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2897.504 ; gain = 359.016 ; free physical = 111892 ; free virtual = 129776
Contents of report file './report/fn1_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:49:45 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (162)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (162)
--------------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.500        0.000                      0                 1746        0.256        0.000                      0                 1746        4.500        0.000                       0                  1214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.500        0.000                      0                 1746        0.256        0.000                      0                 1746        4.500        0.000                       0                  1214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_458_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_reg_469_reg[56]_inv/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.433ns (22.070%)  route 5.060ns (77.930%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1213, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_458_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_458_reg[5]/Q
                         net (fo=6, unplaced)         0.997     2.488    bd_0_i/hls_inst/inst/tmp_8_reg_458[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.783 r  bd_0_i/hls_inst/inst/val_reg_469[1]_inv_i_10/O
                         net (fo=5, unplaced)         0.477     3.260    bd_0_i/hls_inst/inst/val_reg_469[1]_inv_i_10_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.384 f  bd_0_i/hls_inst/inst/val_reg_469[4]_inv_i_16/O
                         net (fo=58, unplaced)        0.535     3.919    bd_0_i/hls_inst/inst/val_reg_469[4]_inv_i_16_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.043 f  bd_0_i/hls_inst/inst/val_reg_469[12]_inv_i_9/O
                         net (fo=54, unplaced)        1.195     5.238    bd_0_i/hls_inst/inst/val_reg_469[12]_inv_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.362 f  bd_0_i/hls_inst/inst/val_reg_469[0]_i_15/O
                         net (fo=5, unplaced)         0.930     6.292    bd_0_i/hls_inst/inst/val_reg_469[0]_i_15_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.416 f  bd_0_i/hls_inst/inst/val_reg_469[8]_inv_i_2/O
                         net (fo=4, unplaced)         0.926     7.342    bd_0_i/hls_inst/inst/val_reg_469[8]_inv_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.466 r  bd_0_i/hls_inst/inst/val_reg_469[56]_inv_i_1/O
                         net (fo=1, unplaced)         0.000     7.466    bd_0_i/hls_inst/inst/val_fu_351_p3[56]
                         FDSE                                         r  bd_0_i/hls_inst/inst/val_reg_469_reg[56]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1213, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/val_reg_469_reg[56]_inv/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/val_reg_469_reg[56]_inv
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  3.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.262ns (65.874%)  route 0.136ns (34.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1213, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[79]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[79]/Q
                         net (fo=2, unplaced)         0.136     0.710    bd_0_i/hls_inst/inst/ap_done
                         LUT3 (Prop_lut3_I2_O)        0.098     0.808 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.808    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1213, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.432    
                         FDSE (Hold_fdse_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[21]/C




INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Apr 29 14:49:45 2021] Launched impl_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/runme.log
[Thu Apr 29 14:49:45 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2391.266 ; gain = 0.000 ; free physical = 111528 ; free virtual = 129412
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2393.387 ; gain = 0.000 ; free physical = 111168 ; free virtual = 129053
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.906 ; gain = 0.000 ; free physical = 110610 ; free virtual = 128495
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2716.906 ; gain = 325.641 ; free physical = 110610 ; free virtual = 128495
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2847.375 ; gain = 116.594 ; free physical = 110620 ; free virtual = 128504

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15da921de

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2847.375 ; gain = 0.000 ; free physical = 110621 ; free virtual = 128505

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15da921de

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2932.359 ; gain = 0.000 ; free physical = 110526 ; free virtual = 128410
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18fce3867

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2932.359 ; gain = 0.000 ; free physical = 110526 ; free virtual = 128410
INFO: [Opt 31-389] Phase Constant propagation created 128 cells and removed 382 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11ca4af6f

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2932.359 ; gain = 0.000 ; free physical = 110525 ; free virtual = 128410
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 14 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11ca4af6f

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2932.359 ; gain = 0.000 ; free physical = 110525 ; free virtual = 128410
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11ca4af6f

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2932.359 ; gain = 0.000 ; free physical = 110525 ; free virtual = 128409
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11ca4af6f

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2932.359 ; gain = 0.000 ; free physical = 110525 ; free virtual = 128409
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |             128  |             382  |                                              0  |
|  Sweep                        |               0  |              14  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2956.371 ; gain = 0.000 ; free physical = 110524 ; free virtual = 128408
Ending Logic Optimization Task | Checksum: 13902c77b

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2956.371 ; gain = 24.012 ; free physical = 110524 ; free virtual = 128408

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13902c77b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.371 ; gain = 0.000 ; free physical = 110521 ; free virtual = 128405

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13902c77b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.371 ; gain = 0.000 ; free physical = 110521 ; free virtual = 128405

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.371 ; gain = 0.000 ; free physical = 110521 ; free virtual = 128405
Ending Netlist Obfuscation Task | Checksum: 13902c77b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.371 ; gain = 0.000 ; free physical = 110521 ; free virtual = 128405
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3155.402 ; gain = 0.000 ; free physical = 110457 ; free virtual = 128342
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3f4aaa77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3155.402 ; gain = 0.000 ; free physical = 110457 ; free virtual = 128342
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3155.402 ; gain = 0.000 ; free physical = 110458 ; free virtual = 128343

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 32eb6c70

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3155.402 ; gain = 0.000 ; free physical = 110484 ; free virtual = 128369

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a2a619f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3155.402 ; gain = 0.000 ; free physical = 110480 ; free virtual = 128364

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a2a619f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3155.402 ; gain = 0.000 ; free physical = 110495 ; free virtual = 128380
Phase 1 Placer Initialization | Checksum: a2a619f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3155.402 ; gain = 0.000 ; free physical = 110495 ; free virtual = 128380

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 5ca08061

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3161.340 ; gain = 5.938 ; free physical = 110476 ; free virtual = 128360

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c5cf29ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3161.340 ; gain = 5.938 ; free physical = 110480 ; free virtual = 128365

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 59 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 0 new cell, deleted 24 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.344 ; gain = 0.000 ; free physical = 110466 ; free virtual = 128351

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             24  |                    24  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             24  |                    24  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: fbd1ed08

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110466 ; free virtual = 128350
Phase 2.3 Global Placement Core | Checksum: 1bfd29c69

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110450 ; free virtual = 128335
Phase 2 Global Placement | Checksum: 1bfd29c69

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110450 ; free virtual = 128335

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14dd6f09d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110448 ; free virtual = 128332

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ead3aee5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110447 ; free virtual = 128332

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2773b4f1a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110446 ; free virtual = 128331

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23f7253d0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110438 ; free virtual = 128323

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2a710b9e2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110453 ; free virtual = 128337

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a9b6fc9e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110453 ; free virtual = 128338

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1eded9d4a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110452 ; free virtual = 128337
Phase 3 Detail Placement | Checksum: 1eded9d4a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110452 ; free virtual = 128337

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 133565ed0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.036 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1350635ce

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3169.344 ; gain = 0.000 ; free physical = 110416 ; free virtual = 128301
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 211c2ac1a

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3169.344 ; gain = 0.000 ; free physical = 110416 ; free virtual = 128301
Phase 4.1.1.1 BUFG Insertion | Checksum: 133565ed0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110416 ; free virtual = 128301
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.036. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110415 ; free virtual = 128299
Phase 4.1 Post Commit Optimization | Checksum: 1e6584a6c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110415 ; free virtual = 128299

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e6584a6c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110414 ; free virtual = 128299

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e6584a6c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110414 ; free virtual = 128299
Phase 4.3 Placer Reporting | Checksum: 1e6584a6c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110414 ; free virtual = 128299

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.344 ; gain = 0.000 ; free physical = 110414 ; free virtual = 128299

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110414 ; free virtual = 128299
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 290305b92

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110414 ; free virtual = 128299
Ending Placer Task | Checksum: 1c1e2a03c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110414 ; free virtual = 128298
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3169.344 ; gain = 13.941 ; free physical = 110439 ; free virtual = 128324
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3169.344 ; gain = 0.000 ; free physical = 110434 ; free virtual = 128322
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3169.344 ; gain = 0.000 ; free physical = 110440 ; free virtual = 128325
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3169.344 ; gain = 0.000 ; free physical = 110456 ; free virtual = 128342
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3169.344 ; gain = 0.000 ; free physical = 110431 ; free virtual = 128321
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f8084606 ConstDB: 0 ShapeSum: c9da5a36 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "p[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 3c5f48d3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3169.344 ; gain = 0.000 ; free physical = 110300 ; free virtual = 128187
Post Restoration Checksum: NetGraph: cac960b NumContArr: 2fb2b2c8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3c5f48d3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3181.012 ; gain = 11.668 ; free physical = 110300 ; free virtual = 128187

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3c5f48d3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3189.012 ; gain = 19.668 ; free physical = 110266 ; free virtual = 128153

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3c5f48d3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3189.012 ; gain = 19.668 ; free physical = 110266 ; free virtual = 128153
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14838a081

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3202.895 ; gain = 33.551 ; free physical = 110248 ; free virtual = 128135
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.301  | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1ad1b8d45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3202.895 ; gain = 33.551 ; free physical = 110245 ; free virtual = 128132

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1824
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1824
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ad1b8d45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3204.895 ; gain = 35.551 ; free physical = 110270 ; free virtual = 128157
Phase 3 Initial Routing | Checksum: 2441a00c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3204.895 ; gain = 35.551 ; free physical = 110266 ; free virtual = 128153

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.857  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10ab559b3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3204.895 ; gain = 35.551 ; free physical = 110236 ; free virtual = 128123
Phase 4 Rip-up And Reroute | Checksum: 10ab559b3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3204.895 ; gain = 35.551 ; free physical = 110236 ; free virtual = 128123

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10ab559b3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3204.895 ; gain = 35.551 ; free physical = 110236 ; free virtual = 128123

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10ab559b3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3204.895 ; gain = 35.551 ; free physical = 110236 ; free virtual = 128123
Phase 5 Delay and Skew Optimization | Checksum: 10ab559b3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3204.895 ; gain = 35.551 ; free physical = 110236 ; free virtual = 128123

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fcdcecbd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3204.895 ; gain = 35.551 ; free physical = 110236 ; free virtual = 128123
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.857  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fcdcecbd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3204.895 ; gain = 35.551 ; free physical = 110236 ; free virtual = 128123
Phase 6 Post Hold Fix | Checksum: fcdcecbd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3204.895 ; gain = 35.551 ; free physical = 110236 ; free virtual = 128123

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.166822 %
  Global Horizontal Routing Utilization  = 0.194473 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1358452cb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3204.895 ; gain = 35.551 ; free physical = 110236 ; free virtual = 128123

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1358452cb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3204.895 ; gain = 35.551 ; free physical = 110235 ; free virtual = 128123

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d1a7530f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3236.910 ; gain = 67.566 ; free physical = 110251 ; free virtual = 128138

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.857  | TNS=0.000  | WHS=0.097  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d1a7530f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3236.910 ; gain = 67.566 ; free physical = 110251 ; free virtual = 128138
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3236.910 ; gain = 67.566 ; free physical = 110288 ; free virtual = 128175

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3236.910 ; gain = 67.566 ; free physical = 110288 ; free virtual = 128175
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3236.910 ; gain = 0.000 ; free physical = 110249 ; free virtual = 128140
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr 29 14:50:45 2021...
[Thu Apr 29 14:51:00 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:15 . Memory (MB): peak = 2949.398 ; gain = 0.000 ; free physical = 111845 ; free virtual = 129735
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2949.398 ; gain = 0.000 ; free physical = 111823 ; free virtual = 129713
INFO: [Netlist 29-17] Analyzing 134 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3163.637 ; gain = 0.000 ; free physical = 111670 ; free virtual = 129560
Restored from archive | CPU: 0.140000 secs | Memory: 2.142479 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3163.637 ; gain = 0.000 ; free physical = 111670 ; free virtual = 129560
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3163.637 ; gain = 0.000 ; free physical = 111670 ; free virtual = 129560
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/fn1_status_routed.rpt
Contents of report file './report/fn1_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        3708 :
       # of nets not needing routing.......... :        1882 :
           # of internally routed nets........ :        1708 :
           # of implicitly routed ports....... :         174 :
       # of routable nets..................... :        1826 :
           # of fully routed nets............. :        1826 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/fn1_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:51:02 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 3.361ns (47.393%)  route 3.731ns (52.607%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.138     7.766    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.299     8.065 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     8.065    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 3.361ns (47.413%)  route 3.728ns (52.587%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.135     7.763    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.299     8.062 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.062    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 3.361ns (47.720%)  route 3.682ns (52.280%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.090     7.717    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.299     8.016 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.016    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 3.361ns (47.727%)  route 3.681ns (52.273%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.089     7.716    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I3_O)        0.299     8.015 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.015    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 2.908ns (41.294%)  route 4.134ns (58.706%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y70         FDRE                                         r  bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/Q
                         net (fo=7, routed)           1.777     3.268    bd_0_i/hls_inst/inst/result_V_2_reg_475[11]
    SLICE_X49Y76         LUT4 (Prop_lut4_I0_O)        0.124     3.392 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_16/O
                         net (fo=1, routed)           0.464     3.856    bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_16_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.980 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_12/O
                         net (fo=2, routed)           0.842     4.822    bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_12_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I2_O)        0.150     4.972 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_8/O
                         net (fo=4, routed)           1.042     6.014    bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_8_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I0_O)        0.328     6.342 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_5/O
                         net (fo=1, routed)           0.000     6.342    bd_0_i/hls_inst/inst/shl_ln20_fu_385_p2[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.874 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.883    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[32]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[36]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[40]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[44]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[48]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[52]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.567    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[56]_i_1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.681    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[60]_i_1_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.015 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.015    bd_0_i/hls_inst/inst/add_ln21_fu_391_p2[62]
    SLICE_X44Y82         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y82         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[62]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y82         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[62]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 3.361ns (48.201%)  route 3.612ns (51.799%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.020     7.647    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I2_O)        0.299     7.946 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     7.946    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y68         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 3.361ns (48.278%)  route 3.601ns (51.722%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.008     7.636    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.935 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.935    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 3.361ns (48.299%)  route 3.598ns (51.701%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.005     7.633    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.932 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.932    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 2.813ns (40.491%)  route 4.134ns (59.509%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y70         FDRE                                         r  bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/Q
                         net (fo=7, routed)           1.777     3.268    bd_0_i/hls_inst/inst/result_V_2_reg_475[11]
    SLICE_X49Y76         LUT4 (Prop_lut4_I0_O)        0.124     3.392 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_16/O
                         net (fo=1, routed)           0.464     3.856    bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_16_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.980 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_12/O
                         net (fo=2, routed)           0.842     4.822    bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_12_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I2_O)        0.150     4.972 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_8/O
                         net (fo=4, routed)           1.042     6.014    bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_8_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I0_O)        0.328     6.342 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_5/O
                         net (fo=1, routed)           0.000     6.342    bd_0_i/hls_inst/inst/shl_ln20_fu_385_p2[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.874 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.883    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[32]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[36]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[40]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[44]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[48]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[52]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.567    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[56]_i_1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.681    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[60]_i_1_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.920 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.920    bd_0_i/hls_inst/inst/add_ln21_fu_391_p2[63]
    SLICE_X44Y82         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y82         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y82         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 3.361ns (48.613%)  route 3.553ns (51.387%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.960     7.588    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I2_O)        0.299     7.887 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     7.887    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y69         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  3.034    





Running report: report_utilization -file ./report/fn1_utilization_routed.rpt
Contents of report file './report/fn1_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:51:02 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              | 1058 |     0 |     53200 |  1.99 |
|   LUT as Logic          | 1058 |     0 |     53200 |  1.99 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         | 1104 |     0 |    106400 |  1.04 |
|   Register as Flip Flop | 1104 |     0 |    106400 |  1.04 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 64    |          Yes |         Set |            - |
| 1040  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  369 |     0 |     13300 |  2.77 |
|   SLICEL                                   |  248 |     0 |           |       |
|   SLICEM                                   |  121 |     0 |           |       |
| LUT as Logic                               | 1058 |     0 |     53200 |  1.99 |
|   using O5 output only                     |    7 |       |           |       |
|   using O6 output only                     |  748 |       |           |       |
|   using O5 and O6                          |  303 |       |           |       |
| LUT as Memory                              |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            | 1104 |     0 |    106400 |  1.04 |
|   Register driven from within the Slice    |  693 |       |           |       |
|   Register driven from outside the Slice   |  411 |       |           |       |
|     LUT in front of the register is unused |  208 |       |           |       |
|     LUT in front of the register is used   |  203 |       |           |       |
| Unique Control Sets                        |   12 |       |     13300 |  0.09 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1040 |        Flop & Latch |
| LUT3     |  352 |                 LUT |
| LUT6     |  274 |                 LUT |
| LUT4     |  218 |                 LUT |
| LUT2     |  208 |                 LUT |
| LUT1     |  196 |                 LUT |
| CARRY4   |  134 |          CarryLogic |
| LUT5     |  113 |                 LUT |
| FDSE     |   64 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/fn1_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:51:02 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (162)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (162)
--------------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.856        0.000                      0                 1595        0.098        0.000                      0                 1595        4.500        0.000                       0                  1104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.856        0.000                      0                 1595        0.098        0.000                      0                 1595        4.500        0.000                       0                  1104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 3.361ns (47.393%)  route 3.731ns (52.607%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.138     7.766    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.299     8.065 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     8.065    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  2.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_9_reg_464_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[46]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/r_tdata[46]
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_9_reg_464_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_9_reg_464_reg[46]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/tmp_9_reg_464_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[17]/C




HLS: impl run complete: worst setup slack (WNS)=2.856292, worst hold slack (WHS)=0.097518, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 369 1058 1104 0 0 0 0 0 0 0
HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/report/verilog/fn1_export.xml


Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Thu Apr 29 14:51:02 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          369
LUT:           1058
FF:            1104
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.500
CP achieved post-implementation:    7.144
Timing met

HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_85/project_tmp/solution_tmp/impl/report/verilog/fn1_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Apr 29 14:51:02 2021...
