#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Dec  4 19:14:19 2018
# Process ID: 29146
# Current directory: /afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/impl_1
# Command line: vivado -log nexys4_fft_demo.vdi -applog -messageDb vivado.pb -mode batch -source nexys4_fft_demo.tcl -notrace
# Log file: /afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/impl_1/nexys4_fft_demo.vdi
# Journal file: /afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source nexys4_fft_demo.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/bram_frame/bram_frame.dcp' for cell 'bram1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/bram_fft/bram_fft.dcp' for cell 'bram2'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clockgen'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/hanning/hanning.dcp' for cell 'hanning_values'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/xadc_demo/xadc_demo.dcp' for cell 'xadc_demo'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/chroma_bins/chroma_bins.dcp' for cell 'chroma_calc1/chroma_binz'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_axis_register_slice_2_0/fft_mag_axis_register_slice_2_0.dcp' for cell 'fft_mag_i/axis_register_slice_2'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/fft_mag_c_addsub_0_0.dcp' for cell 'fft_mag_i/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_cordic_0_0/fft_mag_cordic_0_0.dcp' for cell 'fft_mag_i/cordic_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_mult_gen_0_0/fft_mag_mult_gen_0_0.dcp' for cell 'fft_mag_i/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_mult_gen_1_0/fft_mag_mult_gen_1_0.dcp' for cell 'fft_mag_i/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xfft_0_0/fft_mag_xfft_0_0.dcp' for cell 'fft_mag_i/xfft_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xlconcat_0_0/fft_mag_xlconcat_0_0.dcp' for cell 'fft_mag_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xlconstant_0_0/fft_mag_xlconstant_0_0.dcp' for cell 'fft_mag_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xlconstant_1_0/fft_mag_xlconstant_1_0.dcp' for cell 'fft_mag_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xlconstant_2_0/fft_mag_xlconstant_2_0.dcp' for cell 'fft_mag_i/xlconstant_2'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xlslice_0_0/fft_mag_xlslice_0_0.dcp' for cell 'fft_mag_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xlslice_1_0/fft_mag_xlslice_1_0.dcp' for cell 'fft_mag_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/chroma_fifo/chroma_fifo.dcp' for cell 'n/c'
INFO: [Netlist 29-17] Analyzing 828 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/xadc_demo/xadc_demo.xdc] for cell 'xadc_demo/inst'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/xadc_demo/xadc_demo.xdc] for cell 'xadc_demo/inst'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clockgen/inst'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clockgen/inst'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clockgen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1856.676 ; gain = 490.457 ; free physical = 142 ; free virtual = 10277
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clockgen/inst'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/chroma_fifo/chroma_fifo/chroma_fifo.xdc] for cell 'n/c/U0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/chroma_fifo/chroma_fifo/chroma_fifo.xdc] for cell 'n/c/U0'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:332]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:332]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:333]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:333]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:334]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:334]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_208mhz'. [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:335]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:335]
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_axis_register_slice_2_0/fft_mag_axis_register_slice_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_cordic_0_0/fft_mag_cordic_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_mult_gen_0_0/fft_mag_mult_gen_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_mult_gen_1_0/fft_mag_mult_gen_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xfft_0_0/fft_mag_xfft_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/bram_fft/bram_fft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/xadc_demo/xadc_demo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/bram_frame/bram_frame.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/hanning/hanning.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/chroma_bins/chroma_bins.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/ip/chroma_fifo/chroma_fifo.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1857.676 ; gain = 878.910 ; free physical = 162 ; free virtual = 10274
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1921.707 ; gain = 64.023 ; free physical = 162 ; free virtual = 10273
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 192e2070d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 22 inverter(s) to 22 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cf7c81c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1921.707 ; gain = 0.000 ; free physical = 158 ; free virtual = 10270

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 567 cells.
Phase 2 Constant Propagation | Checksum: 97f2fb0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1921.707 ; gain = 0.000 ; free physical = 156 ; free virtual = 10268

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3515 unconnected nets.
INFO: [Opt 31-11] Eliminated 595 unconnected cells.
Phase 3 Sweep | Checksum: 1a1d46b70

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1921.707 ; gain = 0.000 ; free physical = 156 ; free virtual = 10268

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1921.707 ; gain = 0.000 ; free physical = 156 ; free virtual = 10268
Ending Logic Optimization Task | Checksum: 1a1d46b70

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1921.707 ; gain = 0.000 ; free physical = 156 ; free virtual = 10268

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 5 Total Ports: 42
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 21bbf2f64

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 182 ; free virtual = 9948
Ending Power Optimization Task | Checksum: 21bbf2f64

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.156 ; gain = 346.449 ; free physical = 182 ; free virtual = 9948
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2268.156 ; gain = 410.473 ; free physical = 182 ; free virtual = 9948
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 174 ; free virtual = 9947
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/impl_1/nexys4_fft_demo_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 183 ; free virtual = 9948
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 181 ; free virtual = 9946

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 4e10cae9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 181 ; free virtual = 9946

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 4e10cae9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 181 ; free virtual = 9946

Phase 1.1.1.6 IOBufferPlacementChecker

Phase 1.1.1.5 IOLockPlacementChecker

Phase 1.1.1.3 DSPChecker

Phase 1.1.1.4 ClockRegionPlacementChecker
Phase 1.1.1.3 DSPChecker | Checksum: 4e10cae9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 4e10cae9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 4e10cae9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945
Phase 1.1.1.5 IOLockPlacementChecker | Checksum: 4e10cae9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 4e10cae9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945

Phase 1.1.1.10 CascadeElementConstraintsChecker
Phase 1.1.1.10 CascadeElementConstraintsChecker | Checksum: 4e10cae9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945

Phase 1.1.1.11 HdioRelatedChecker
Phase 1.1.1.6 IOBufferPlacementChecker | Checksum: 4e10cae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945

Phase 1.1.1.12 DisallowedInsts
Phase 1.1.1.12 DisallowedInsts | Checksum: 4e10cae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.11 HdioRelatedChecker | Checksum: 4e10cae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: 4e10cae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.4 ClockRegionPlacementChecker | Checksum: 4e10cae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 4e10cae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 4e10cae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 4e10cae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 4e10cae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 180 ; free virtual = 9945
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus SW with more than one IO standard is found. Components associated with this bus are: 
	SW[15] of IOStandard LVCMOS33
	SW[14] of IOStandard LVCMOS33
	SW[13] of IOStandard LVCMOS33
	SW[12] of IOStandard LVCMOS33
	SW[11] of IOStandard LVCMOS33
	SW[10] of IOStandard LVCMOS33
	SW[9] of IOStandard LVCMOS18
	SW[8] of IOStandard LVCMOS18
	SW[7] of IOStandard LVCMOS33
	SW[6] of IOStandard LVCMOS33
	SW[5] of IOStandard LVCMOS33
	SW[4] of IOStandard LVCMOS33
	SW[3] of IOStandard LVCMOS33
	SW[2] of IOStandard LVCMOS33
	SW[1] of IOStandard LVCMOS33
	SW[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 4e10cae9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 179 ; free virtual = 9944
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 4e10cae9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 179 ; free virtual = 9944

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 4e10cae9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 179 ; free virtual = 9944

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 8425cb4d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 179 ; free virtual = 9944
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 8425cb4d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 179 ; free virtual = 9944
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 124eb6ba8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 179 ; free virtual = 9944

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1bbf38ced

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 179 ; free virtual = 9944

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1bbf38ced

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 179 ; free virtual = 9944
Phase 1.2.1 Place Init Design | Checksum: 164f644de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 174 ; free virtual = 9939
Phase 1.2 Build Placer Netlist Model | Checksum: 164f644de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 174 ; free virtual = 9939

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 164f644de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 174 ; free virtual = 9939
Phase 1 Placer Initialization | Checksum: 164f644de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 174 ; free virtual = 9939

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bc511998

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 200 ; free virtual = 9944

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bc511998

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 200 ; free virtual = 9944

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13b73d104

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 199 ; free virtual = 9943

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d31ed595

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 199 ; free virtual = 9943

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1d31ed595

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 199 ; free virtual = 9943

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1eedb8395

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 199 ; free virtual = 9943

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 170a4c3a5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 198 ; free virtual = 9942

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1d327cbff

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 198 ; free virtual = 9942

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 184379ec1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 198 ; free virtual = 9942

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 184379ec1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 198 ; free virtual = 9942

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 106eba2f5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 198 ; free virtual = 9942
Phase 3 Detail Placement | Checksum: 106eba2f5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 198 ; free virtual = 9942

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1b8e4ff0b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 194 ; free virtual = 9938

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.554. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 9a354ce7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 192 ; free virtual = 9936
Phase 4.1 Post Commit Optimization | Checksum: 9a354ce7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 192 ; free virtual = 9936

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 9a354ce7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 192 ; free virtual = 9936

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 9a354ce7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 192 ; free virtual = 9936

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 9a354ce7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 192 ; free virtual = 9936

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 9a354ce7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 192 ; free virtual = 9936

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: f7988aa0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 192 ; free virtual = 9936
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f7988aa0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 192 ; free virtual = 9936
Ending Placer Task | Checksum: ace0b869

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 192 ; free virtual = 9936
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 192 ; free virtual = 9936
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 152 ; free virtual = 9935
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 207 ; free virtual = 9941
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 211 ; free virtual = 9940
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 211 ; free virtual = 9940
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus SW[15:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (SW[9], SW[8]); LVCMOS33 (SW[15], SW[14], SW[13], SW[12], SW[11], SW[10], SW[7], SW[6], SW[5], SW[4], SW[3], SW[2], SW[1], SW[0]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1e6fcc88 ConstDB: 0 ShapeSum: 8e70ebe1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: db54778f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 200 ; free virtual = 9929

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: db54778f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 199 ; free virtual = 9929

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: db54778f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 191 ; free virtual = 9920

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: db54778f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 191 ; free virtual = 9920
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2673e783f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 189 ; free virtual = 9918
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.544| TNS=-361.697| WHS=-0.397 | THS=-1742.911|

Phase 2 Router Initialization | Checksum: 1d0d4700d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2268.156 ; gain = 0.000 ; free physical = 189 ; free virtual = 9918

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22d96d068

Time (s): cpu = 00:08:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2472.113 ; gain = 203.957 ; free physical = 130 ; free virtual = 9553

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 860
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2087377b7

Time (s): cpu = 00:48:13 ; elapsed = 00:11:16 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 297 ; free virtual = 9372
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.445| TNS=-393.968| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1b4ba87c0

Time (s): cpu = 00:48:14 ; elapsed = 00:11:16 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 297 ; free virtual = 9372

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 11f2f6a2c

Time (s): cpu = 00:48:14 ; elapsed = 00:11:16 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 297 ; free virtual = 9372
Phase 4.1.2 GlobIterForTiming | Checksum: 181273a15

Time (s): cpu = 00:49:15 ; elapsed = 00:11:42 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 290 ; free virtual = 9365
Phase 4.1 Global Iteration 0 | Checksum: 181273a15

Time (s): cpu = 00:49:15 ; elapsed = 00:11:42 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 290 ; free virtual = 9365

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1bd472718

Time (s): cpu = 00:49:28 ; elapsed = 00:11:53 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 292 ; free virtual = 9367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.445| TNS=-395.870| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15e0218b5

Time (s): cpu = 00:49:28 ; elapsed = 00:11:53 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 292 ; free virtual = 9367
Phase 4 Rip-up And Reroute | Checksum: 15e0218b5

Time (s): cpu = 00:49:28 ; elapsed = 00:11:53 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 292 ; free virtual = 9367

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1307ff0d6

Time (s): cpu = 00:49:29 ; elapsed = 00:11:53 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 292 ; free virtual = 9367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.445| TNS=-394.660| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20b974f74

Time (s): cpu = 00:49:30 ; elapsed = 00:11:53 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 292 ; free virtual = 9367

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20b974f74

Time (s): cpu = 00:49:30 ; elapsed = 00:11:54 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 292 ; free virtual = 9367
Phase 5 Delay and Skew Optimization | Checksum: 20b974f74

Time (s): cpu = 00:49:30 ; elapsed = 00:11:54 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 292 ; free virtual = 9367

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21b789668

Time (s): cpu = 00:49:32 ; elapsed = 00:11:54 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 291 ; free virtual = 9366
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.445| TNS=-394.660| WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17051282b

Time (s): cpu = 00:49:32 ; elapsed = 00:11:54 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 291 ; free virtual = 9366
WARNING: [Route 35-468] The router encountered 10 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
	bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]

Phase 6 Post Hold Fix | Checksum: 17051282b

Time (s): cpu = 00:49:33 ; elapsed = 00:11:54 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 291 ; free virtual = 9366

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.45711 %
  Global Horizontal Routing Utilization  = 1.87219 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
Phase 7 Route finalize | Checksum: 22d4abbd1

Time (s): cpu = 00:49:33 ; elapsed = 00:11:54 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 291 ; free virtual = 9366

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22d4abbd1

Time (s): cpu = 00:49:33 ; elapsed = 00:11:54 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 290 ; free virtual = 9366

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2478f163e

Time (s): cpu = 00:49:33 ; elapsed = 00:11:55 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 290 ; free virtual = 9366

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.445| TNS=-394.660| WHS=0.033  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2478f163e

Time (s): cpu = 00:49:33 ; elapsed = 00:11:55 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 290 ; free virtual = 9365
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:49:34 ; elapsed = 00:11:55 . Memory (MB): peak = 2792.113 ; gain = 523.957 ; free physical = 290 ; free virtual = 9365

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 9 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:49:35 ; elapsed = 00:11:55 . Memory (MB): peak = 2792.117 ; gain = 523.961 ; free physical = 290 ; free virtual = 9365
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.129 ; gain = 0.000 ; free physical = 241 ; free virtual = 9365
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/impl_1/nexys4_fft_demo_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 19:27:25 2018...
