library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity seven_seg_decoder is
    Port (
        digit_in : in  std_logic_vector(3 downto 0);
        seg_out  : out std_logic_vector(6 downto 0) 
    );
end seven_seg_decoder;

architecture Behavioral of seven_seg_decoder is
begin
    process(digit_in)
    begin
        case digit_in is
            when "0000" => seg_out <= "1000000"; -- '0' (Active Low)
            when "0001" => seg_out <= "1111001"; -- '1'
            when "0010" => seg_out <= "0100100"; -- '2'
            when "0011" => seg_out <= "0110000"; -- '3'
            when "0100" => seg_out <= "0011001"; -- '4'
            when "0101" => seg_out <= "0010010"; -- '5'
            when "0110" => seg_out <= "0000010"; -- '6'
            when "0111" => seg_out <= "1111000"; -- '7'
            when "1000" => seg_out <= "0000000"; -- '8'
            when "1001" => seg_out <= "0010000"; -- '9'
            when "1010" => seg_out <= "0001000"; -- 'A'
            when "1011" => seg_out <= "0000011"; -- 'b'
            when "1100" => seg_out <= "1000110"; -- 'C'
            when "1101" => seg_out <= "0100001"; -- 'd'
            when "1110" => seg_out <= "0000110"; -- 'E'
            when "1111" => seg_out <= "0001110"; -- 'F'
            when others => seg_out <= "1111111"; -- Off
        end case;
    end process;
end Behavioral;
