{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601456005133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601456005143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 16:53:24 2020 " "Processing started: Wed Sep 30 16:53:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601456005143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601456005143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dpsk -c Dpsk " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dpsk -c Dpsk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601456005143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1601456005452 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Dpsk.v(63) " "Verilog HDL Module Instantiation warning at Dpsk.v(63): ignored dangling comma in List of Port Connections" {  } { { "Dpsk.v" "" { Text "D:/MINI_FPGA/Dpsk/Dpsk.v" 63 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1601456015193 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Dpsk.v(76) " "Verilog HDL Module Instantiation warning at Dpsk.v(76): ignored dangling comma in List of Port Connections" {  } { { "Dpsk.v" "" { Text "D:/MINI_FPGA/Dpsk/Dpsk.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1601456015194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpsk.v 1 1 " "Found 1 design units, including 1 entities, in source file dpsk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dpsk " "Found entity 1: Dpsk" {  } { { "Dpsk.v" "" { Text "D:/MINI_FPGA/Dpsk/Dpsk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "D:/MINI_FPGA/Dpsk/mult.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_loopfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_loopfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PD_LoopFilter " "Found entity 1: PD_LoopFilter" {  } { { "PD_LoopFilter.v" "" { Text "D:/MINI_FPGA/Dpsk/PD_LoopFilter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nco/synthesis/my_nco.v 1 1 " "Found 1 design units, including 1 entities, in source file my_nco/synthesis/my_nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nco " "Found entity 1: my_nco" {  } { { "my_nco/synthesis/my_nco.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/my_nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nco/synthesis/submodules/my_nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file my_nco/synthesis/submodules/my_nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nco_nco_ii_0 " "Found entity 1: my_nco_nco_ii_0" {  } { { "my_nco/synthesis/submodules/my_nco_nco_ii_0.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/my_nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nco/synthesis/submodules/asj_nco_fxx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_nco/synthesis/submodules/asj_nco_fxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_fxx " "Found entity 1: asj_nco_fxx" {  } { { "my_nco/synthesis/submodules/asj_nco_fxx.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_fxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nco/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file my_nco/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "my_nco/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_mob_rw.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nco/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file my_nco/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "my_nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_isdr.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nco/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_nco/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "my_nco/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_apr_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nco/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file my_nco/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "my_nco/synthesis/submodules/asj_dxx_g.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nco/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_nco/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "my_nco/synthesis/submodules/asj_dxx.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nco/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file my_nco/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "my_nco/synthesis/submodules/asj_gal.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_gal.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nco/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file my_nco/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "my_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_as_m_cen.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nco/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file my_nco/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "my_nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file my_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_fir " "Found entity 1: my_fir" {  } { { "my_fir.v" "" { Text "D:/MINI_FPGA/Dpsk/my_fir.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_fir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (my_fir) " "Found design unit 1: dspba_library_package (my_fir)" {  } { { "my_fir/dspba_library_package.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fir/dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_fir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "my_fir/dspba_library.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/dspba_library.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015697 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "my_fir/dspba_library.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my_fir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (my_fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (my_fir)" {  } { { "my_fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "my_fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_fir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (my_fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (my_fir)" {  } { { "my_fir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "my_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015702 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "my_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "my_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015704 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "my_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_fir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "my_fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015706 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "my_fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_fir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "my_fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015708 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "my_fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file my_fir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "my_fir/altera_avalon_sc_fifo.v" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fir/my_fir_0002_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_fir/my_fir_0002_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_fir_0002_rtl-normal " "Found design unit 1: my_fir_0002_rtl-normal" {  } { { "my_fir/my_fir_0002_rtl.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002_rtl.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015716 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_fir_0002_rtl " "Found entity 1: my_fir_0002_rtl" {  } { { "my_fir/my_fir_0002_rtl.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002_rtl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fir/my_fir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_fir/my_fir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_fir_0002_ast-struct " "Found design unit 1: my_fir_0002_ast-struct" {  } { { "my_fir/my_fir_0002_ast.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002_ast.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015718 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_fir_0002_ast " "Found entity 1: my_fir_0002_ast" {  } { { "my_fir/my_fir_0002_ast.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002_ast.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fir/my_fir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_fir/my_fir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_fir_0002-syn " "Found design unit 1: my_fir_0002-syn" {  } { { "my_fir/my_fir_0002.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015720 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_fir_0002 " "Found entity 1: my_fir_0002" {  } { { "my_fir/my_fir_0002.vhd" "" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dpsk " "Elaborating entity \"Dpsk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601456015796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ast_source_ready Dpsk.v(46) " "Verilog HDL or VHDL warning at Dpsk.v(46): object \"ast_source_ready\" assigned a value but never read" {  } { { "Dpsk.v" "" { Text "D:/MINI_FPGA/Dpsk/Dpsk.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601456015801 "|Dpsk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_nco my_nco:u0 " "Elaborating entity \"my_nco\" for hierarchy \"my_nco:u0\"" {  } { { "Dpsk.v" "u0" { Text "D:/MINI_FPGA/Dpsk/Dpsk.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_nco_nco_ii_0 my_nco:u0\|my_nco_nco_ii_0:nco_ii_0 " "Elaborating entity \"my_nco_nco_ii_0\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\"" {  } { { "my_nco/synthesis/my_nco.v" "nco_ii_0" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/my_nco.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_fxx my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003 " "Elaborating entity \"asj_nco_fxx\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\"" {  } { { "my_nco/synthesis/submodules/my_nco_nco_ii_0.v" "ux003" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/my_nco_nco_ii_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "my_nco/synthesis/submodules/asj_nco_fxx.v" "acc" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "my_nco/synthesis/submodules/asj_nco_fxx.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601456015866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Instantiated megafunction \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 34 " "Parameter \"lpm_width\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015867 ""}  } { { "my_nco/synthesis/submodules/asj_nco_fxx.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601456015867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a8h " "Found entity 1: add_sub_a8h" {  } { { "db/add_sub_a8h.tdf" "" { Text "D:/MINI_FPGA/Dpsk/db/add_sub_a8h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a8h my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_a8h:auto_generated " "Elaborating entity \"add_sub_a8h\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_a8h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "my_nco/synthesis/submodules/my_nco_nco_ii_0.v" "ux000" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/my_nco_nco_ii_0.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "my_nco/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_altqmcpipe.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "my_nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_altqmcpipe.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601456015920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 34 " "Parameter \"lpm_width\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015920 ""}  } { { "my_nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_altqmcpipe.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601456015920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_15i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_15i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_15i " "Found entity 1: add_sub_15i" {  } { { "db/add_sub_15i.tdf" "" { Text "D:/MINI_FPGA/Dpsk/db/add_sub_15i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456015962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456015962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_15i my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_15i:auto_generated " "Elaborating entity \"add_sub_15i\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_15i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "my_nco/synthesis/submodules/my_nco_nco_ii_0.v" "ux001" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/my_nco_nco_ii_0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "my_nco/synthesis/submodules/my_nco_nco_ii_0.v" "ux002" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/my_nco_nco_ii_0.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "my_nco/synthesis/submodules/asj_dxx.v" "ux014" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_dxx.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborated megafunction instantiation \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "my_nco/synthesis/submodules/asj_dxx.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_dxx.v" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601456015979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Instantiated megafunction \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456015980 ""}  } { { "my_nco/synthesis/submodules/asj_dxx.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_dxx.v" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601456015980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tth " "Found entity 1: add_sub_tth" {  } { { "db/add_sub_tth.tdf" "" { Text "D:/MINI_FPGA/Dpsk/db/add_sub_tth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456016018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456016018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tth my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_tth:auto_generated " "Elaborating entity \"add_sub_tth\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_tth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "my_nco/synthesis/submodules/my_nco_nco_ii_0.v" "ux0219" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/my_nco_nco_ii_0.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gal my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_gal:ux009 " "Elaborating entity \"asj_gal\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_gal:ux009\"" {  } { { "my_nco/synthesis/submodules/my_nco_nco_ii_0.v" "ux009" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/my_nco_nco_ii_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\"" {  } { { "my_nco/synthesis/submodules/my_nco_nco_ii_0.v" "ux0120" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/my_nco_nco_ii_0.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "my_nco/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "my_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601456016073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 0 " "Parameter \"numwords_a\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_nco_nco_ii_0_sin.hex " "Parameter \"init_file\" = \"my_nco_nco_ii_0_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016074 ""}  } { { "my_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601456016074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_et91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_et91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_et91 " "Found entity 1: altsyncram_et91" {  } { { "db/altsyncram_et91.tdf" "" { Text "D:/MINI_FPGA/Dpsk/db/altsyncram_et91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456016114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456016114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_et91 my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_et91:auto_generated " "Elaborating entity \"altsyncram_et91\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_et91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\"" {  } { { "my_nco/synthesis/submodules/my_nco_nco_ii_0.v" "ux0121" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/my_nco_nco_ii_0.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "my_nco/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "my_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601456016132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 0 " "Parameter \"numwords_a\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_nco_nco_ii_0_cos.hex " "Parameter \"init_file\" = \"my_nco_nco_ii_0_cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016133 ""}  } { { "my_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601456016133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9t91 " "Found entity 1: altsyncram_9t91" {  } { { "db/altsyncram_9t91.tdf" "" { Text "D:/MINI_FPGA/Dpsk/db/altsyncram_9t91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456016176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456016176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9t91 my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_9t91:auto_generated " "Elaborating entity \"altsyncram_9t91\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_9t91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122\"" {  } { { "my_nco/synthesis/submodules/my_nco_nco_ii_0.v" "ux122" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/my_nco_nco_ii_0.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "my_nco/synthesis/submodules/my_nco_nco_ii_0.v" "ux710isdr" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/my_nco_nco_ii_0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "my_nco/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "my_nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601456016223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016224 ""}  } { { "my_nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601456016224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nri " "Found entity 1: cntr_nri" {  } { { "db/cntr_nri.tdf" "" { Text "D:/MINI_FPGA/Dpsk/db/cntr_nri.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456016268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456016268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nri my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_nri:auto_generated " "Elaborating entity \"cntr_nri\" for hierarchy \"my_nco:u0\|my_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_nri:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:u1 " "Elaborating entity \"mult\" for hierarchy \"mult:u1\"" {  } { { "Dpsk.v" "u1" { Text "D:/MINI_FPGA/Dpsk/Dpsk.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult:u1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult:u1\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "lpm_mult_component" { Text "D:/MINI_FPGA/Dpsk/mult.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:u1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:u1\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "" { Text "D:/MINI_FPGA/Dpsk/mult.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601456016296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:u1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult:u1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 18 " "Parameter \"lpm_widthp\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016297 ""}  } { { "mult.v" "" { Text "D:/MINI_FPGA/Dpsk/mult.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601456016297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t4p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t4p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t4p " "Found entity 1: mult_t4p" {  } { { "db/mult_t4p.tdf" "" { Text "D:/MINI_FPGA/Dpsk/db/mult_t4p.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601456016336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601456016336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_t4p mult:u1\|lpm_mult:lpm_mult_component\|mult_t4p:auto_generated " "Elaborating entity \"mult_t4p\" for hierarchy \"mult:u1\|lpm_mult:lpm_mult_component\|mult_t4p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fir my_fir:u3 " "Elaborating entity \"my_fir\" for hierarchy \"my_fir:u3\"" {  } { { "Dpsk.v" "u3" { Text "D:/MINI_FPGA/Dpsk/Dpsk.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fir_0002 my_fir:u3\|my_fir_0002:my_fir_inst " "Elaborating entity \"my_fir_0002\" for hierarchy \"my_fir:u3\|my_fir_0002:my_fir_inst\"" {  } { { "my_fir.v" "my_fir_inst" { Text "D:/MINI_FPGA/Dpsk/my_fir.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fir_0002_ast my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst " "Elaborating entity \"my_fir_0002_ast\" for hierarchy \"my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\"" {  } { { "my_fir/my_fir_0002.vhd" "my_fir_0002_ast_inst" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "my_fir/my_fir_0002_ast.vhd" "sink" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002_ast.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "my_fir/my_fir_0002_ast.vhd" "source" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002_ast.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "my_fir/my_fir_0002_ast.vhd" "intf_ctrl" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002_ast.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fir_0002_rtl my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|my_fir_0002_rtl:hpfircore " "Elaborating entity \"my_fir_0002_rtl\" for hierarchy \"my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|my_fir_0002_rtl:hpfircore\"" {  } { { "my_fir/my_fir_0002_ast.vhd" "hpfircore" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002_ast.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|my_fir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|my_fir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_11\"" {  } { { "my_fir/my_fir_0002_rtl.vhd" "d_u0_m0_wo0_wi0_phasedelay0_q_11" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002_rtl.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|my_fir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|my_fir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_11\"" {  } { { "my_fir/my_fir_0002_rtl.vhd" "d_u0_m0_wo0_compute_q_11" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002_rtl.vhd" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|my_fir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_15 " "Elaborating entity \"dspba_delay\" for hierarchy \"my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|my_fir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_15\"" {  } { { "my_fir/my_fir_0002_rtl.vhd" "d_u0_m0_wo0_compute_q_15" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002_rtl.vhd" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"my_fir:u3\|my_fir_0002:my_fir_inst\|my_fir_0002_ast:my_fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\gen_outp_blk:0:outp_blk\"" {  } { { "my_fir/my_fir_0002_ast.vhd" "\\gen_outp_blk:0:outp_blk" { Text "D:/MINI_FPGA/Dpsk/my_fir/my_fir_0002_ast.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PD_LoopFilter PD_LoopFilter:u5 " "Elaborating entity \"PD_LoopFilter\" for hierarchy \"PD_LoopFilter:u5\"" {  } { { "Dpsk.v" "u5" { Text "D:/MINI_FPGA/Dpsk/Dpsk.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601456016428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PD_LoopFilter.v(22) " "Verilog HDL assignment warning at PD_LoopFilter.v(22): truncated value with size 32 to match size of target (4)" {  } { { "PD_LoopFilter.v" "" { Text "D:/MINI_FPGA/Dpsk/PD_LoopFilter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1601456016430 "|Dpsk|PD_LoopFilter:u5"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1601456018693 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_nco/synthesis/submodules/asj_dxx_g.v" "" { Text "D:/MINI_FPGA/Dpsk/my_nco/synthesis/submodules/asj_dxx_g.v" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1601456018851 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1601456018852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1601456019188 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1601456020435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1601456021294 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601456021294 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2841 " "Implemented 2841 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1601456021757 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1601456021757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2723 " "Implemented 2723 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1601456021757 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1601456021757 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1601456021757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1601456021757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601456021835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 16:53:41 2020 " "Processing ended: Wed Sep 30 16:53:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601456021835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601456021835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601456021835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601456021835 ""}
