{
  "main": {
    "id": "afdbf283616726d5",
    "type": "split",
    "children": [
      {
        "id": "9babbe144fac8bd2",
        "type": "tabs",
        "children": [
          {
            "id": "85acbf7769a1eb69",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Microprocessor and Computer Architecture/109-Instruction Encoding.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "66b2785bc3110d8b",
    "type": "split",
    "children": [
      {
        "id": "09dd5c964b9f9086",
        "type": "tabs",
        "children": [
          {
            "id": "31d83ed2f57ce74e",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "8e4df3e78ab80922",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "aa514b4aac0cbd8a",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300
  },
  "right": {
    "id": "e11820954e0a4840",
    "type": "split",
    "children": [
      {
        "id": "808325eb4c717cdd",
        "type": "tabs",
        "children": [
          {
            "id": "ad33874405a0808d",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Microprocessor and Computer Architecture/109-Instruction Encoding.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "154762df8ba018d7",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Microprocessor and Computer Architecture/109-Instruction Encoding.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "cca760520ae40fd4",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "2df14a801f92c96b",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Microprocessor and Computer Architecture/109-Instruction Encoding.md"
              }
            }
          },
          {
            "id": "401810dbb4caf3f9",
            "type": "leaf",
            "state": {
              "type": "advanced-tables-toolbar",
              "state": {}
            }
          }
        ],
        "currentTab": 4
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "table-editor-obsidian:Advanced Tables Toolbar": false
    }
  },
  "active": "85acbf7769a1eb69",
  "lastOpenFiles": [
    "Computer Networks/202-Web and HTTP.md",
    "Microprocessor and Computer Architecture/109-Instruction Encoding.md",
    "Microprocessor and Computer Architecture/107-Program Status Register Instructions.md",
    "Microprocessor and Computer Architecture/106-Software Interrupt Instruction.md",
    "Microprocessor and Computer Architecture/101-ARM.md",
    "Microprocessor and Computer Architecture/103-Data Processing Instructions.md",
    "Microprocessor and Computer Architecture/Images/instr12.png",
    "Microprocessor and Computer Architecture/108-Function Call.md",
    "Microprocessor and Computer Architecture/100-RISC.md",
    "Microprocessor and Computer Architecture/102-Memory Addressing.md"
  ]
}