{"aid": "40048347", "title": "Verilog2factorio: Compile Verilog into Factorio Blueprints", "url": "https://github.com/Redcrafter/verilog2factorio", "domain": "github.com/redcrafter", "votes": 1, "user": "EvgeniyZh", "posted_at": "2024-04-16 04:26:58", "comments": 0, "source_title": "GitHub - Redcrafter/verilog2factorio: This project will compile verilog (a hardware description language) into factorio blueprints.", "source_text": "GitHub - Redcrafter/verilog2factorio: This project will compile verilog (a\nhardware description language) into factorio blueprints.\n\nSkip to content\n\nSign in\n\n# Search code, repositories, users, issues, pull requests...\n\nSearch syntax tips\n\nSign in\n\nSign up\n\nYou signed in with another tab or window. Reload to refresh your session. You\nsigned out in another tab or window. Reload to refresh your session. You\nswitched accounts on another tab or window. Reload to refresh your session.\nDismiss alert\n\nRedcrafter / verilog2factorio Public\n\n  * Notifications\n  * Fork 20\n  * Star 695\n\nThis project will compile verilog (a hardware description language) into\nfactorio blueprints.\n\nredcrafter.github.io/verilog2factorio/\n\n### License\n\nGPL-3.0 license\n\n695 stars 20 forks Branches Tags Activity\n\nStar\n\nNotifications\n\n# Redcrafter/verilog2factorio\n\nThis commit does not belong to any branch on this repository, and may belong\nto a fork outside of the repository.\n\n2 Branches\n\n0 Tags\n\n## Folders and files\n\nName| Name| Last commit message| Last commit date  \n---|---|---|---  \n  \n## Latest commit\n\nRedcrafterFixed typo1b23979 \u00b7\n\n## History\n\n85 Commits  \n  \n### .vscode\n\n|\n\n### .vscode\n\n| major update  \n  \n### samples\n\n|\n\n### samples\n\n| major update  \n  \n### src\n\n|\n\n### src\n\n| major update  \n  \n### test\n\n|\n\n### test\n\n| major update  \n  \n### web\n\n|\n\n### web\n\n| minor changes for web update  \n  \n### .gitignore\n\n|\n\n### .gitignore\n\n| Added web files  \n  \n### LICENSE\n\n|\n\n### LICENSE\n\n| Create LICENSE  \n  \n### README.md\n\n|\n\n### README.md\n\n| Fixed typo  \n  \n### package-lock.json\n\n|\n\n### package-lock.json\n\n| major update  \n  \n### package.json\n\n|\n\n### package.json\n\n| major update  \n  \n### tsconfig.json\n\n|\n\n### tsconfig.json\n\n| major update  \n  \n### v2f\n\n|\n\n### v2f\n\n| Added combinator simulator & tests  \n  \n## Repository files navigation\n\n# Factorio verilog compiler\n\nThis project will compile verilog (a hardware description language) into\nfactorio blueprints. Using this it should also be possible to compile vhdl.\n(not tested)\n\n## Web Demo\n\nYou can check out the web demo here.\n\n## Install\n\nManually compile Yosys 0.34 (later releases might not work) and add it to your\nPATH.\n\nRun npm install to install all dependencies.\n\n## Usage\n\n    \n    \n    Usage: v2f [options] <files..> Options: -v, --verbose -d --debug Generate debug information. (A graph of the output circuit.) -o, --output <file> File to output the compiled blueprint to. -m, --modules <names...> Verilog modules to output blueprint for. (defaults to all). -f, --files <files...> List of Verilog files to compile. (only has to be explicitly specified after -m). -g, --generator [type] Layout generator to use. annealing(default),matrix,chunkAnnealing -h, --help Display this information.\n\n## Quick Start\n\nRun ./v2f with verilog files as parameters. Example: ./v2f ./samples/counter.v\n\nThe compiled blueprint will be output on the command line unless otherwise\nspecified with -f.\n\nThe circuit will have inputs and outputs at the top in the order in which they\nwere written in the code. Clock pulses are required to be exactly one tick\nhigh. (since adding edge detectors would produce a lot of overhead)\n\n## Examples\n\n### samples/counter.v\n\n    \n    \n    module counter(input clk, input rst, input inc, output reg [3:0] cnt); always @(posedge clk) begin if (rst) cnt <= 0; else if (inc) cnt <= cnt + 1'b1; end endmodule\n\nAt the top in order clk, rst, inc and cnt.\n\n### 6502 CPU from https://github.com/Arlet/verilog-6502/\n\nusing the new layout method \"chunkAnnealing\"\n\n## About\n\nThis project will compile verilog (a hardware description language) into\nfactorio blueprints.\n\nredcrafter.github.io/verilog2factorio/\n\n### Topics\n\ncompiler factorio verilog\n\n### Resources\n\nReadme\n\n### License\n\nGPL-3.0 license\n\nActivity\n\n### Stars\n\n695 stars\n\n### Watchers\n\n8 watching\n\n### Forks\n\n20 forks\n\nReport repository\n\n## Contributors 5\n\n## Languages\n\n  * TypeScript 96.1%\n  * JavaScript 2.5%\n  * HTML 1.4%\n\n## Footer\n\n\u00a9 2024 GitHub, Inc.\n\nYou can\u2019t perform that action at this time.\n\n", "frontpage": false}
