f215038f4133 ("drm/i915: Use named initializers for DPLL info")
226c83263b10 ("drm/i915/adl_p: Add PLL Support")
80d0f76588b5 ("drm/i915/adl_s: Configure DPLL for ADL-S")
ff7fb44d00e5 ("drm/i915: Fix HTI port checking")
0dac17af0ab4 ("drm/i915/dg1: Enable DPLL for DG1")
b71b477d9414 ("drm/i915/dg1: Add and setup DPLLs for DG1")
049c651b6d93 ("drm/i915/dg1: Add DPLL macros for DG1")
24ea098b7c0d ("drm/i915/jsl: Split EHL/JSL platform info and PCI ids")
0642c2b83749 ("drm/i915/dg1: Don't program PHY_MISC for PHY-C and PHY-D")
cf72562094a0 ("drm/i915/display/ehl: Limit eDP to HBR2")
a621860a5eb8 ("drm/i915: Plumb crtc_state to link training")
6a41121f0550 ("drm/i915: Split TGL DKL PHY buf trans per output type")
4669f5c2b7ed ("drm/i915: Split TGL combo PHY buf trans per output type")
ba30075d8d84 ("drm/i915: Split EHL combo PHY buf trans per output type")
5ee3e1daa816 ("drm/i915: Split ICL MG PHY buf trans per output type")
6ed9aefa69fc ("drm/i915: Split ICL combo PHY buf trans per output type")
193af12cd681 ("drm/i915: Shove the PHY test into the hotplug work")
7ac469a0f7c6 ("drm/i915: Make intel_dp_process_phy_request() static")
945b18fb4803 ("drm/i915: Fix TGL DKL PHY DP vswing handling")
b7feffd584ba ("drm/i915: Configure DP 1.3+ protocol converted HDMI mode")
