{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572852820617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572852820638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 15:33:40 2019 " "Processing started: Mon Nov 04 15:33:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572852820638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572852820638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm1 -c fsm1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm1 -c fsm1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572852820638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572852823194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572852823194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm1-bhv " "Found design unit 1: fsm1-bhv" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572852851192 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm1 " "Found entity 1: fsm1" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572852851192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572852851192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm1 " "Elaborating entity \"fsm1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572852851373 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outa fsm1.vhd(27) " "VHDL Process Statement warning at fsm1.vhd(27): inferring latch(es) for signal or variable \"outa\", which holds its previous value in one or more paths through the process" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572852851404 "|fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state fsm1.vhd(27) " "VHDL Process Statement warning at fsm1.vhd(27): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572852851404 "|fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state3 fsm1.vhd(27) " "Inferred latch for \"nx_state.state3\" at fsm1.vhd(27)" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572852851405 "|fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state2 fsm1.vhd(27) " "Inferred latch for \"nx_state.state2\" at fsm1.vhd(27)" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572852851405 "|fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state1 fsm1.vhd(27) " "Inferred latch for \"nx_state.state1\" at fsm1.vhd(27)" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572852851406 "|fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.state0 fsm1.vhd(27) " "Inferred latch for \"nx_state.state0\" at fsm1.vhd(27)" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572852851406 "|fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outa\[0\] fsm1.vhd(27) " "Inferred latch for \"outa\[0\]\" at fsm1.vhd(27)" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572852851406 "|fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outa\[1\] fsm1.vhd(27) " "Inferred latch for \"outa\[1\]\" at fsm1.vhd(27)" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572852851406 "|fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outa\[2\] fsm1.vhd(27) " "Inferred latch for \"outa\[2\]\" at fsm1.vhd(27)" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572852851407 "|fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outa\[3\] fsm1.vhd(27) " "Inferred latch for \"outa\[3\]\" at fsm1.vhd(27)" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572852851407 "|fsm1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "outa\[0\]\$latch " "LATCH primitive \"outa\[0\]\$latch\" is permanently enabled" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572852851969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "outa\[2\]\$latch " "LATCH primitive \"outa\[2\]\$latch\" is permanently enabled" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572852851969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "outa\[3\]\$latch " "LATCH primitive \"outa\[3\]\$latch\" is permanently enabled" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572852851969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "nx_state.state0_221 " "LATCH primitive \"nx_state.state0_221\" is permanently enabled" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572852851969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "nx_state.state1_201 " "LATCH primitive \"nx_state.state1_201\" is permanently enabled" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572852851969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "nx_state.state2_181 " "LATCH primitive \"nx_state.state2_181\" is permanently enabled" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572852851969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "nx_state.state3_161 " "LATCH primitive \"nx_state.state3_161\" is permanently enabled" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572852851970 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outa\[1\] GND " "Pin \"outa\[1\]\" is stuck at GND" {  } { { "fsm1.vhd" "" { Text "D:/VHDL/fsm1/fsm1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572852852626 "|fsm1|outa[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572852852626 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572852852800 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572852853910 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572852853910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572852854295 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572852854295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572852854295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572852854295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572852854335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 15:34:14 2019 " "Processing ended: Mon Nov 04 15:34:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572852854335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572852854335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572852854335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572852854335 ""}
