
../repos/dvidelabs-flatcc-3b39ef7/test/reflection_test/reflection_test:     file format elf32-littlearm


Disassembly of section .init:

0001084c <.init>:
   1084c:	push	{r3, lr}
   10850:	bl	10974 <_start@@Base+0x3c>
   10854:	pop	{r3, pc}

Disassembly of section .plt:

00010858 <strcmp@plt-0x14>:
   10858:	push	{lr}		; (str lr, [sp, #-4]!)
   1085c:	ldr	lr, [pc, #4]	; 10868 <strcmp@plt-0x4>
   10860:	add	lr, pc, lr
   10864:	ldr	pc, [lr, #8]!
   10868:	muleq	r1, r8, r7

0001086c <strcmp@plt>:
   1086c:	add	ip, pc, #0, 12
   10870:	add	ip, ip, #69632	; 0x11000
   10874:	ldr	pc, [ip, #1944]!	; 0x798

00010878 <printf@plt>:
   10878:	add	ip, pc, #0, 12
   1087c:	add	ip, ip, #69632	; 0x11000
   10880:	ldr	pc, [ip, #1936]!	; 0x790

00010884 <fopen@plt>:
   10884:	add	ip, pc, #0, 12
   10888:	add	ip, ip, #69632	; 0x11000
   1088c:	ldr	pc, [ip, #1928]!	; 0x788

00010890 <free@plt>:
   10890:	add	ip, pc, #0, 12
   10894:	add	ip, ip, #69632	; 0x11000
   10898:	ldr	pc, [ip, #1920]!	; 0x780

0001089c <ftell@plt>:
   1089c:	add	ip, pc, #0, 12
   108a0:	add	ip, ip, #69632	; 0x11000
   108a4:	ldr	pc, [ip, #1912]!	; 0x778

000108a8 <rewind@plt>:
   108a8:	add	ip, pc, #0, 12
   108ac:	add	ip, ip, #69632	; 0x11000
   108b0:	ldr	pc, [ip, #1904]!	; 0x770

000108b4 <fwrite@plt>:
   108b4:	add	ip, pc, #0, 12
   108b8:	add	ip, ip, #69632	; 0x11000
   108bc:	ldr	pc, [ip, #1896]!	; 0x768

000108c0 <puts@plt>:
   108c0:	add	ip, pc, #0, 12
   108c4:	add	ip, ip, #69632	; 0x11000
   108c8:	ldr	pc, [ip, #1888]!	; 0x760

000108cc <malloc@plt>:
   108cc:	add	ip, pc, #0, 12
   108d0:	add	ip, ip, #69632	; 0x11000
   108d4:	ldr	pc, [ip, #1880]!	; 0x758

000108d8 <__libc_start_main@plt>:
   108d8:	add	ip, pc, #0, 12
   108dc:	add	ip, ip, #69632	; 0x11000
   108e0:	ldr	pc, [ip, #1872]!	; 0x750

000108e4 <__gmon_start__@plt>:
   108e4:	add	ip, pc, #0, 12
   108e8:	add	ip, ip, #69632	; 0x11000
   108ec:	ldr	pc, [ip, #1864]!	; 0x748

000108f0 <exit@plt>:
   108f0:	add	ip, pc, #0, 12
   108f4:	add	ip, ip, #69632	; 0x11000
   108f8:	ldr	pc, [ip, #1856]!	; 0x740

000108fc <fclose@plt>:
   108fc:	add	ip, pc, #0, 12
   10900:	add	ip, ip, #69632	; 0x11000
   10904:	ldr	pc, [ip, #1848]!	; 0x738

00010908 <fread_unlocked@plt>:
   10908:	add	ip, pc, #0, 12
   1090c:	add	ip, ip, #69632	; 0x11000
   10910:	ldr	pc, [ip, #1840]!	; 0x730

00010914 <fseek@plt>:
   10914:	add	ip, pc, #0, 12
   10918:	add	ip, ip, #69632	; 0x11000
   1091c:	ldr	pc, [ip, #1832]!	; 0x728

00010920 <abort@plt>:
   10920:	add	ip, pc, #0, 12
   10924:	add	ip, ip, #69632	; 0x11000
   10928:	ldr	pc, [ip, #1824]!	; 0x720

0001092c <__assert_fail@plt>:
   1092c:	add	ip, pc, #0, 12
   10930:	add	ip, ip, #69632	; 0x11000
   10934:	ldr	pc, [ip, #1816]!	; 0x718

Disassembly of section .text:

00010938 <_start@@Base>:
   10938:	mov	fp, #0
   1093c:	mov	lr, #0
   10940:	pop	{r1}		; (ldr r1, [sp], #4)
   10944:	mov	r2, sp
   10948:	push	{r2}		; (str r2, [sp, #-4]!)
   1094c:	push	{r0}		; (str r0, [sp, #-4]!)
   10950:	ldr	ip, [pc, #16]	; 10968 <_start@@Base+0x30>
   10954:	push	{ip}		; (str ip, [sp, #-4]!)
   10958:	ldr	r0, [pc, #12]	; 1096c <_start@@Base+0x34>
   1095c:	ldr	r3, [pc, #12]	; 10970 <_start@@Base+0x38>
   10960:	bl	108d8 <__libc_start_main@plt>
   10964:	bl	10920 <abort@plt>
   10968:	andeq	r1, r1, r4, ror r3
   1096c:	andeq	r1, r1, ip, lsr #5
   10970:	andeq	r1, r1, r4, lsl r3
   10974:	ldr	r3, [pc, #20]	; 10990 <_start@@Base+0x58>
   10978:	ldr	r2, [pc, #20]	; 10994 <_start@@Base+0x5c>
   1097c:	add	r3, pc, r3
   10980:	ldr	r2, [r3, r2]
   10984:	cmp	r2, #0
   10988:	bxeq	lr
   1098c:	b	108e4 <__gmon_start__@plt>
   10990:	andeq	r1, r1, ip, ror r6
   10994:	andeq	r0, r0, r0, asr r0
   10998:	ldr	r0, [pc, #24]	; 109b8 <_start@@Base+0x80>
   1099c:	ldr	r3, [pc, #24]	; 109bc <_start@@Base+0x84>
   109a0:	cmp	r3, r0
   109a4:	bxeq	lr
   109a8:	ldr	r3, [pc, #16]	; 109c0 <_start@@Base+0x88>
   109ac:	cmp	r3, #0
   109b0:	bxeq	lr
   109b4:	bx	r3
   109b8:	andeq	r2, r2, r0, rrx
   109bc:	andeq	r2, r2, r0, rrx
   109c0:	andeq	r0, r0, r0
   109c4:	ldr	r0, [pc, #36]	; 109f0 <_start@@Base+0xb8>
   109c8:	ldr	r1, [pc, #36]	; 109f4 <_start@@Base+0xbc>
   109cc:	sub	r1, r1, r0
   109d0:	asr	r1, r1, #2
   109d4:	add	r1, r1, r1, lsr #31
   109d8:	asrs	r1, r1, #1
   109dc:	bxeq	lr
   109e0:	ldr	r3, [pc, #16]	; 109f8 <_start@@Base+0xc0>
   109e4:	cmp	r3, #0
   109e8:	bxeq	lr
   109ec:	bx	r3
   109f0:	andeq	r2, r2, r0, rrx
   109f4:	andeq	r2, r2, r0, rrx
   109f8:	andeq	r0, r0, r0
   109fc:	push	{r4, lr}
   10a00:	ldr	r4, [pc, #24]	; 10a20 <_start@@Base+0xe8>
   10a04:	ldrb	r3, [r4]
   10a08:	cmp	r3, #0
   10a0c:	popne	{r4, pc}
   10a10:	bl	10998 <_start@@Base+0x60>
   10a14:	mov	r3, #1
   10a18:	strb	r3, [r4]
   10a1c:	pop	{r4, pc}
   10a20:	andeq	r2, r2, r4, rrx
   10a24:	b	109c4 <_start@@Base+0x8c>

00010a28 <test_schema@@Base>:
   10a28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10a2c:	add	fp, sp, #28
   10a30:	sub	sp, sp, #4
   10a34:	movw	r1, #5182	; 0x143e
   10a38:	movt	r1, #1
   10a3c:	bl	10884 <fopen@plt>
   10a40:	cmp	r0, #0
   10a44:	beq	10ca0 <test_schema@@Base+0x278>
   10a48:	mov	r1, #0
   10a4c:	mov	r2, #2
   10a50:	mov	r5, r0
   10a54:	bl	10914 <fseek@plt>
   10a58:	mov	r0, r5
   10a5c:	bl	1089c <ftell@plt>
   10a60:	mov	r6, r0
   10a64:	movw	r0, #10000	; 0x2710
   10a68:	cmp	r6, r0
   10a6c:	bhi	10c98 <test_schema@@Base+0x270>
   10a70:	mov	r0, r5
   10a74:	bl	108a8 <rewind@plt>
   10a78:	cmp	r6, #0
   10a7c:	mov	r0, r6
   10a80:	movweq	r0, #1
   10a84:	bl	108cc <malloc@plt>
   10a88:	cmp	r0, #0
   10a8c:	beq	10c98 <test_schema@@Base+0x270>
   10a90:	mov	r8, r0
   10a94:	mov	r1, #0
   10a98:	mov	r4, r1
   10a9c:	add	r0, r8, r1
   10aa0:	sub	r2, r6, r1
   10aa4:	mov	r1, #1
   10aa8:	mov	r3, r5
   10aac:	bl	10908 <fread_unlocked@plt>
   10ab0:	add	r1, r0, r4
   10ab4:	cmp	r0, #0
   10ab8:	bne	10a98 <test_schema@@Base+0x70>
   10abc:	mov	r0, r5
   10ac0:	bl	108fc <fclose@plt>
   10ac4:	cmp	r6, r4
   10ac8:	bne	10cbc <test_schema@@Base+0x294>
   10acc:	ldr	r0, [r8, #4]
   10ad0:	movw	r1, #17986	; 0x4642
   10ad4:	movt	r1, #21314	; 0x5342
   10ad8:	cmp	r0, r1
   10adc:	bne	11070 <test_schema@@Base+0x648>
   10ae0:	ldr	r1, [r8]
   10ae4:	mov	r0, r8
   10ae8:	ldr	r2, [r0, r1]!
   10aec:	mov	r1, r0
   10af0:	ldrh	r2, [r1, -r2]!	; <UNPREDICTABLE>
   10af4:	cmp	r2, #5
   10af8:	bls	11064 <test_schema@@Base+0x63c>
   10afc:	ldrh	r1, [r1, #4]
   10b00:	cmp	r1, #0
   10b04:	beq	11064 <test_schema@@Base+0x63c>
   10b08:	ldr	r1, [r0, r1]!
   10b0c:	ldr	r1, [r0, r1]!
   10b10:	cmp	r1, #0
   10b14:	beq	10c74 <test_schema@@Base+0x24c>
   10b18:	movw	r9, #4996	; 0x1384
   10b1c:	add	r6, r0, #4
   10b20:	mov	r5, #0
   10b24:	movt	r9, #1
   10b28:	mov	r7, r6
   10b2c:	ldr	r0, [r7]
   10b30:	adds	r1, r7, r0
   10b34:	beq	11024 <test_schema@@Base+0x5fc>
   10b38:	ldr	r1, [r7, r0]
   10b3c:	sub	r1, r0, r1
   10b40:	add	r1, r7, r1
   10b44:	ldrh	r2, [r1]
   10b48:	cmp	r2, #6
   10b4c:	bcc	11018 <test_schema@@Base+0x5f0>
   10b50:	ldrh	r1, [r1, #4]
   10b54:	cmp	r1, #0
   10b58:	beq	11018 <test_schema@@Base+0x5f0>
   10b5c:	add	r2, r0, r1
   10b60:	ldr	r2, [r7, r2]
   10b64:	add	r0, r2, r0
   10b68:	add	r0, r0, r1
   10b6c:	mov	r1, r5
   10b70:	add	r0, r7, r0
   10b74:	add	r2, r0, #4
   10b78:	mov	r0, r9
   10b7c:	bl	10878 <printf@plt>
   10b80:	ldr	r4, [r6, #-4]
   10b84:	add	r5, r5, #1
   10b88:	add	r7, r7, #4
   10b8c:	cmp	r5, r4
   10b90:	bcc	10b2c <test_schema@@Base+0x104>
   10b94:	cmp	r4, #0
   10b98:	beq	10c74 <test_schema@@Base+0x24c>
   10b9c:	mov	sl, #0
   10ba0:	subs	r5, r4, #1
   10ba4:	beq	10c24 <test_schema@@Base+0x1fc>
   10ba8:	movw	r9, #5015	; 0x1397
   10bac:	movt	r9, #1
   10bb0:	sub	r0, r5, sl
   10bb4:	add	r7, sl, r0, lsr #1
   10bb8:	cmp	r4, r7
   10bbc:	bls	11044 <test_schema@@Base+0x61c>
   10bc0:	mov	r0, r6
   10bc4:	ldr	r1, [r0, r7, lsl #2]!
   10bc8:	adds	r0, r0, r1
   10bcc:	beq	11024 <test_schema@@Base+0x5fc>
   10bd0:	ldr	r2, [r0]
   10bd4:	mov	r1, r0
   10bd8:	ldrh	r2, [r1, -r2]!	; <UNPREDICTABLE>
   10bdc:	cmp	r2, #6
   10be0:	bcc	11018 <test_schema@@Base+0x5f0>
   10be4:	ldrh	r1, [r1, #4]
   10be8:	cmp	r1, #0
   10bec:	beq	11018 <test_schema@@Base+0x5f0>
   10bf0:	ldr	r1, [r0, r1]!
   10bf4:	add	r0, r0, r1
   10bf8:	mov	r1, r9
   10bfc:	add	r0, r0, #4
   10c00:	bl	1086c <strcmp@plt>
   10c04:	cmp	r0, #0
   10c08:	movge	r5, r7
   10c0c:	addlt	sl, r7, #1
   10c10:	cmp	r5, sl
   10c14:	bhi	10bb0 <test_schema@@Base+0x188>
   10c18:	bne	10c74 <test_schema@@Base+0x24c>
   10c1c:	cmp	r4, sl
   10c20:	bls	11044 <test_schema@@Base+0x61c>
   10c24:	ldr	r0, [r6, sl, lsl #2]!
   10c28:	adds	r5, r6, r0
   10c2c:	beq	11024 <test_schema@@Base+0x5fc>
   10c30:	ldr	r0, [r5]
   10c34:	mov	r6, r5
   10c38:	ldrh	r7, [r6, -r0]!
   10c3c:	cmp	r7, #6
   10c40:	bcc	11018 <test_schema@@Base+0x5f0>
   10c44:	ldrh	r0, [r6, #4]
   10c48:	cmp	r0, #0
   10c4c:	beq	11018 <test_schema@@Base+0x5f0>
   10c50:	mov	r1, r5
   10c54:	ldr	r0, [r1, r0]!
   10c58:	add	r0, r1, r0
   10c5c:	movw	r1, #5015	; 0x1397
   10c60:	add	r0, r0, #4
   10c64:	movt	r1, #1
   10c68:	bl	1086c <strcmp@plt>
   10c6c:	cmp	r0, #0
   10c70:	beq	10cc8 <test_schema@@Base+0x2a0>
   10c74:	movw	r0, #6512	; 0x1970
   10c78:	movt	r0, #1
   10c7c:	bl	108c0 <puts@plt>
   10c80:	mvn	r5, #0
   10c84:	mov	r0, r8
   10c88:	bl	10890 <free@plt>
   10c8c:	mov	r0, r5
   10c90:	sub	sp, fp, #28
   10c94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10c98:	mov	r0, r5
   10c9c:	bl	108fc <fclose@plt>
   10ca0:	movw	r0, #6080	; 0x17c0
   10ca4:	movt	r0, #1
   10ca8:	bl	108c0 <puts@plt>
   10cac:	mvn	r5, #0
   10cb0:	mov	r0, r5
   10cb4:	sub	sp, fp, #28
   10cb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10cbc:	mov	r0, r8
   10cc0:	bl	10890 <free@plt>
   10cc4:	b	10ca0 <test_schema@@Base+0x278>
   10cc8:	cmp	r4, sl
   10ccc:	bls	11044 <test_schema@@Base+0x61c>
   10cd0:	cmp	r7, #8
   10cd4:	bcc	11090 <test_schema@@Base+0x668>
   10cd8:	ldrh	r0, [r6, #6]
   10cdc:	cmp	r0, #0
   10ce0:	beq	11090 <test_schema@@Base+0x668>
   10ce4:	ldr	r0, [r5, r0]!
   10ce8:	movw	r1, #5038	; 0x13ae
   10cec:	movt	r1, #1
   10cf0:	add	r0, r5, r0
   10cf4:	add	r5, r0, #4
   10cf8:	mov	r0, r5
   10cfc:	bl	1115c <test_schema@@Base+0x734>
   10d00:	cmn	r0, #1
   10d04:	beq	10fa0 <test_schema@@Base+0x578>
   10d08:	ldr	r1, [r5, #-4]
   10d0c:	cmp	r1, r0
   10d10:	bls	110d0 <test_schema@@Base+0x6a8>
   10d14:	mov	r1, r5
   10d18:	ldr	r0, [r1, r0, lsl #2]!
   10d1c:	adds	r4, r1, r0
   10d20:	beq	110f0 <test_schema@@Base+0x6c8>
   10d24:	ldr	r1, [r4]
   10d28:	mov	r0, r4
   10d2c:	ldrh	r1, [r0, -r1]!	; <UNPREDICTABLE>
   10d30:	cmp	r1, #14
   10d34:	bcc	10f24 <test_schema@@Base+0x4fc>
   10d38:	ldrh	r1, [r0, #12]
   10d3c:	cmp	r1, #0
   10d40:	beq	10f24 <test_schema@@Base+0x4fc>
   10d44:	mov	r2, r4
   10d48:	ldr	r1, [r2, r1]!
   10d4c:	ldr	r2, [r2, #4]
   10d50:	eor	r1, r1, #150	; 0x96
   10d54:	orrs	r1, r1, r2
   10d58:	bne	10f24 <test_schema@@Base+0x4fc>
   10d5c:	ldrh	r0, [r0, #6]
   10d60:	cmp	r0, #0
   10d64:	beq	11110 <test_schema@@Base+0x6e8>
   10d68:	ldr	r0, [r4, r0]!
   10d6c:	adds	r0, r4, r0
   10d70:	beq	11130 <test_schema@@Base+0x708>
   10d74:	ldr	r2, [r0]
   10d78:	mov	r1, r0
   10d7c:	ldrh	r2, [r1, -r2]!	; <UNPREDICTABLE>
   10d80:	cmp	r2, #6
   10d84:	bcc	10fc4 <test_schema@@Base+0x59c>
   10d88:	ldrh	r1, [r1, #4]
   10d8c:	cmp	r1, #0
   10d90:	beq	10fc4 <test_schema@@Base+0x59c>
   10d94:	ldrb	r0, [r0, r1]
   10d98:	cmp	r0, #5
   10d9c:	bne	10fc4 <test_schema@@Base+0x59c>
   10da0:	movw	r1, #5065	; 0x13c9
   10da4:	mov	r0, r5
   10da8:	movt	r1, #1
   10dac:	bl	1115c <test_schema@@Base+0x734>
   10db0:	cmn	r0, #1
   10db4:	beq	10fdc <test_schema@@Base+0x5b4>
   10db8:	ldr	r1, [r5, #-4]
   10dbc:	cmp	r1, r0
   10dc0:	bls	110d0 <test_schema@@Base+0x6a8>
   10dc4:	mov	r1, r5
   10dc8:	ldr	r0, [r1, r0, lsl #2]!
   10dcc:	adds	r0, r1, r0
   10dd0:	beq	11150 <test_schema@@Base+0x728>
   10dd4:	ldr	r2, [r0]
   10dd8:	mov	r1, r0
   10ddc:	ldrh	r2, [r1, -r2]!	; <UNPREDICTABLE>
   10de0:	cmp	r2, #8
   10de4:	bcc	11110 <test_schema@@Base+0x6e8>
   10de8:	ldrh	r1, [r1, #6]
   10dec:	cmp	r1, #0
   10df0:	beq	11110 <test_schema@@Base+0x6e8>
   10df4:	ldr	r1, [r0, r1]!
   10df8:	adds	r0, r0, r1
   10dfc:	beq	11130 <test_schema@@Base+0x708>
   10e00:	ldr	r2, [r0]
   10e04:	mov	r1, r0
   10e08:	ldrh	r2, [r1, -r2]!	; <UNPREDICTABLE>
   10e0c:	cmp	r2, #6
   10e10:	bcc	10fd0 <test_schema@@Base+0x5a8>
   10e14:	ldrh	r3, [r1, #4]
   10e18:	cmp	r3, #0
   10e1c:	beq	10fd0 <test_schema@@Base+0x5a8>
   10e20:	ldrb	r3, [r0, r3]
   10e24:	cmp	r3, #15
   10e28:	bne	10fd0 <test_schema@@Base+0x5a8>
   10e2c:	mvn	r3, #0
   10e30:	cmp	r2, #10
   10e34:	bcc	10e44 <test_schema@@Base+0x41c>
   10e38:	ldrh	r1, [r1, #8]
   10e3c:	cmp	r1, #0
   10e40:	ldrne	r3, [r0, r1]
   10e44:	cmp	r3, sl
   10e48:	bne	10fe8 <test_schema@@Base+0x5c0>
   10e4c:	movw	r1, #5071	; 0x13cf
   10e50:	mov	r0, r5
   10e54:	movt	r1, #1
   10e58:	bl	1115c <test_schema@@Base+0x734>
   10e5c:	cmn	r0, #1
   10e60:	beq	11000 <test_schema@@Base+0x5d8>
   10e64:	ldr	r1, [r5, #-4]
   10e68:	cmp	r1, r0
   10e6c:	bls	110d0 <test_schema@@Base+0x6a8>
   10e70:	ldr	r0, [r5, r0, lsl #2]!
   10e74:	adds	r0, r5, r0
   10e78:	beq	11150 <test_schema@@Base+0x728>
   10e7c:	ldr	r2, [r0]
   10e80:	mov	r1, r0
   10e84:	ldrh	r2, [r1, -r2]!	; <UNPREDICTABLE>
   10e88:	cmp	r2, #8
   10e8c:	bcc	11110 <test_schema@@Base+0x6e8>
   10e90:	ldrh	r1, [r1, #6]
   10e94:	cmp	r1, #0
   10e98:	beq	11110 <test_schema@@Base+0x6e8>
   10e9c:	ldr	r1, [r0, r1]!
   10ea0:	adds	r0, r0, r1
   10ea4:	beq	11130 <test_schema@@Base+0x708>
   10ea8:	ldr	r2, [r0]
   10eac:	mov	r1, r0
   10eb0:	ldrh	r2, [r1, -r2]!	; <UNPREDICTABLE>
   10eb4:	cmp	r2, #6
   10eb8:	bcc	10ff4 <test_schema@@Base+0x5cc>
   10ebc:	ldrh	r3, [r1, #4]
   10ec0:	cmp	r3, #0
   10ec4:	beq	10ff4 <test_schema@@Base+0x5cc>
   10ec8:	ldrb	r3, [r0, r3]
   10ecc:	cmp	r3, #14
   10ed0:	bne	10ff4 <test_schema@@Base+0x5cc>
   10ed4:	cmp	r2, #8
   10ed8:	bcc	1100c <test_schema@@Base+0x5e4>
   10edc:	ldrh	r3, [r1, #6]
   10ee0:	cmp	r3, #0
   10ee4:	beq	1100c <test_schema@@Base+0x5e4>
   10ee8:	ldrb	r3, [r0, r3]
   10eec:	cmp	r3, #15
   10ef0:	bne	1100c <test_schema@@Base+0x5e4>
   10ef4:	mvn	r3, #0
   10ef8:	cmp	r2, #10
   10efc:	bcc	10f0c <test_schema@@Base+0x4e4>
   10f00:	ldrh	r1, [r1, #8]
   10f04:	cmp	r1, #0
   10f08:	ldrne	r3, [r0, r1]
   10f0c:	mov	r5, #0
   10f10:	cmp	r3, sl
   10f14:	beq	10c84 <test_schema@@Base+0x25c>
   10f18:	movw	r0, #6112	; 0x17e0
   10f1c:	movt	r0, #1
   10f20:	b	10c7c <test_schema@@Base+0x254>
   10f24:	movw	r0, #6416	; 0x1910
   10f28:	movt	r0, #1
   10f2c:	bl	108c0 <puts@plt>
   10f30:	ldr	r1, [r4]
   10f34:	mov	r0, r4
   10f38:	ldrh	r1, [r0, -r1]!	; <UNPREDICTABLE>
   10f3c:	cmp	r1, #6
   10f40:	bcc	110b0 <test_schema@@Base+0x688>
   10f44:	ldrh	r0, [r0, #4]
   10f48:	cmp	r0, #0
   10f4c:	beq	110b0 <test_schema@@Base+0x688>
   10f50:	mov	r1, r4
   10f54:	ldr	r0, [r1, r0]!
   10f58:	add	r0, r1, r0
   10f5c:	add	r1, r0, #4
   10f60:	movw	r0, #5043	; 0x13b3
   10f64:	movt	r0, #1
   10f68:	bl	10878 <printf@plt>
   10f6c:	ldr	r1, [r4]
   10f70:	mov	r0, r4
   10f74:	mov	r2, #0
   10f78:	mov	r3, #0
   10f7c:	ldrh	r1, [r0, -r1]!	; <UNPREDICTABLE>
   10f80:	cmp	r1, #14
   10f84:	bcc	10fb4 <test_schema@@Base+0x58c>
   10f88:	ldrh	r0, [r0, #12]
   10f8c:	cmp	r0, #0
   10f90:	beq	10fac <test_schema@@Base+0x584>
   10f94:	ldr	r2, [r4, r0]!
   10f98:	ldr	r3, [r4, #4]
   10f9c:	b	10fb4 <test_schema@@Base+0x58c>
   10fa0:	movw	r0, #6464	; 0x1940
   10fa4:	movt	r0, #1
   10fa8:	b	10c7c <test_schema@@Base+0x254>
   10fac:	mov	r2, #0
   10fb0:	mov	r3, #0
   10fb4:	movw	r0, #5059	; 0x13c3
   10fb8:	movt	r0, #1
   10fbc:	bl	10878 <printf@plt>
   10fc0:	b	10c80 <test_schema@@Base+0x258>
   10fc4:	movw	r0, #6384	; 0x18f0
   10fc8:	movt	r0, #1
   10fcc:	b	10c7c <test_schema@@Base+0x254>
   10fd0:	movw	r0, #6320	; 0x18b0
   10fd4:	movt	r0, #1
   10fd8:	b	10c7c <test_schema@@Base+0x254>
   10fdc:	movw	r0, #6352	; 0x18d0
   10fe0:	movt	r0, #1
   10fe4:	b	10c7c <test_schema@@Base+0x254>
   10fe8:	movw	r0, #6288	; 0x1890
   10fec:	movt	r0, #1
   10ff0:	b	10c7c <test_schema@@Base+0x254>
   10ff4:	movw	r0, #6208	; 0x1840
   10ff8:	movt	r0, #1
   10ffc:	b	10c7c <test_schema@@Base+0x254>
   11000:	movw	r0, #6256	; 0x1870
   11004:	movt	r0, #1
   11008:	b	10c7c <test_schema@@Base+0x254>
   1100c:	movw	r0, #6160	; 0x1810
   11010:	movt	r0, #1
   11014:	b	10c7c <test_schema@@Base+0x254>
   11018:	movw	r0, #5394	; 0x1512
   1101c:	movt	r0, #1
   11020:	b	1102c <test_schema@@Base+0x604>
   11024:	movw	r0, #5185	; 0x1441
   11028:	movt	r0, #1
   1102c:	movw	r1, #5223	; 0x1467
   11030:	movw	r3, #5427	; 0x1533
   11034:	mov	r2, #218	; 0xda
   11038:	movt	r1, #1
   1103c:	movt	r3, #1
   11040:	bl	1092c <__assert_fail@plt>
   11044:	movw	r0, #5498	; 0x157a
   11048:	movw	r1, #5223	; 0x1467
   1104c:	movw	r3, #5553	; 0x15b1
   11050:	mov	r2, #215	; 0xd7
   11054:	movt	r0, #1
   11058:	movt	r1, #1
   1105c:	movt	r3, #1
   11060:	bl	1092c <__assert_fail@plt>
   11064:	movw	r0, #5394	; 0x1512
   11068:	movt	r0, #1
   1106c:	b	11078 <test_schema@@Base+0x650>
   11070:	movw	r0, #5185	; 0x1441
   11074:	movt	r0, #1
   11078:	movw	r1, #5223	; 0x1467
   1107c:	movw	r3, #5317	; 0x14c5
   11080:	mov	r2, #237	; 0xed
   11084:	movt	r1, #1
   11088:	movt	r3, #1
   1108c:	bl	1092c <__assert_fail@plt>
   11090:	movw	r0, #5394	; 0x1512
   11094:	movw	r1, #5223	; 0x1467
   11098:	movw	r3, #5637	; 0x1605
   1109c:	mov	r2, #224	; 0xe0
   110a0:	movt	r0, #1
   110a4:	movt	r1, #1
   110a8:	movt	r3, #1
   110ac:	bl	1092c <__assert_fail@plt>
   110b0:	movw	r0, #5394	; 0x1512
   110b4:	movw	r1, #5223	; 0x1467
   110b8:	movw	r3, #5860	; 0x16e4
   110bc:	mov	r2, #195	; 0xc3
   110c0:	movt	r0, #1
   110c4:	movt	r1, #1
   110c8:	movt	r3, #1
   110cc:	bl	1092c <__assert_fail@plt>
   110d0:	movw	r0, #5498	; 0x157a
   110d4:	movw	r1, #5223	; 0x1467
   110d8:	movw	r3, #5712	; 0x1650
   110dc:	mov	r2, #192	; 0xc0
   110e0:	movt	r0, #1
   110e4:	movt	r1, #1
   110e8:	movt	r3, #1
   110ec:	bl	1092c <__assert_fail@plt>
   110f0:	movw	r0, #5185	; 0x1441
   110f4:	movw	r1, #5223	; 0x1467
   110f8:	movw	r3, #5793	; 0x16a1
   110fc:	mov	r2, #204	; 0xcc
   11100:	movt	r0, #1
   11104:	movt	r1, #1
   11108:	movt	r3, #1
   1110c:	bl	1092c <__assert_fail@plt>
   11110:	movw	r0, #5394	; 0x1512
   11114:	movt	r0, #1
   11118:	movw	r1, #5223	; 0x1467
   1111c:	movw	r3, #5929	; 0x1729
   11120:	mov	r2, #201	; 0xc9
   11124:	movt	r1, #1
   11128:	movt	r3, #1
   1112c:	bl	1092c <__assert_fail@plt>
   11130:	movw	r0, #5185	; 0x1441
   11134:	movw	r1, #5223	; 0x1467
   11138:	movw	r3, #6001	; 0x1771
   1113c:	mov	r2, #147	; 0x93
   11140:	movt	r0, #1
   11144:	movt	r1, #1
   11148:	movt	r3, #1
   1114c:	bl	1092c <__assert_fail@plt>
   11150:	movw	r0, #5185	; 0x1441
   11154:	movt	r0, #1
   11158:	b	11118 <test_schema@@Base+0x6f0>
   1115c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11160:	add	fp, sp, #24
   11164:	mvn	r4, #0
   11168:	cmp	r0, #0
   1116c:	beq	1124c <test_schema@@Base+0x824>
   11170:	ldr	r7, [r0, #-4]
   11174:	mov	r9, r0
   11178:	cmp	r7, #0
   1117c:	beq	1124c <test_schema@@Base+0x824>
   11180:	mov	r8, r1
   11184:	mov	r4, #0
   11188:	subs	r5, r7, #1
   1118c:	beq	11204 <test_schema@@Base+0x7dc>
   11190:	sub	r0, r5, r4
   11194:	add	r6, r4, r0, lsr #1
   11198:	cmp	r7, r6
   1119c:	bls	1126c <test_schema@@Base+0x844>
   111a0:	mov	r0, r9
   111a4:	ldr	r1, [r0, r6, lsl #2]!
   111a8:	adds	r0, r0, r1
   111ac:	beq	1128c <test_schema@@Base+0x864>
   111b0:	ldr	r2, [r0]
   111b4:	mov	r1, r0
   111b8:	ldrh	r2, [r1, -r2]!	; <UNPREDICTABLE>
   111bc:	cmp	r2, #6
   111c0:	bcc	11260 <test_schema@@Base+0x838>
   111c4:	ldrh	r1, [r1, #4]
   111c8:	cmp	r1, #0
   111cc:	beq	11260 <test_schema@@Base+0x838>
   111d0:	ldr	r1, [r0, r1]!
   111d4:	add	r0, r0, r1
   111d8:	mov	r1, r8
   111dc:	add	r0, r0, #4
   111e0:	bl	1086c <strcmp@plt>
   111e4:	cmp	r0, #0
   111e8:	movge	r5, r6
   111ec:	addlt	r4, r6, #1
   111f0:	cmp	r5, r4
   111f4:	bhi	11190 <test_schema@@Base+0x768>
   111f8:	bne	11254 <test_schema@@Base+0x82c>
   111fc:	cmp	r7, r4
   11200:	bls	1126c <test_schema@@Base+0x844>
   11204:	ldr	r0, [r9, r4, lsl #2]!
   11208:	adds	r0, r9, r0
   1120c:	beq	1128c <test_schema@@Base+0x864>
   11210:	ldr	r2, [r0]
   11214:	mov	r1, r0
   11218:	ldrh	r2, [r1, -r2]!	; <UNPREDICTABLE>
   1121c:	cmp	r2, #6
   11220:	bcc	11260 <test_schema@@Base+0x838>
   11224:	ldrh	r1, [r1, #4]
   11228:	cmp	r1, #0
   1122c:	beq	11260 <test_schema@@Base+0x838>
   11230:	ldr	r1, [r0, r1]!
   11234:	add	r0, r0, r1
   11238:	mov	r1, r8
   1123c:	add	r0, r0, #4
   11240:	bl	1086c <strcmp@plt>
   11244:	cmp	r0, #0
   11248:	mvnne	r4, #0
   1124c:	mov	r0, r4
   11250:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11254:	mvn	r4, #0
   11258:	mov	r0, r4
   1125c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11260:	movw	r0, #5394	; 0x1512
   11264:	movt	r0, #1
   11268:	b	11294 <test_schema@@Base+0x86c>
   1126c:	movw	r0, #5498	; 0x157a
   11270:	movw	r1, #5223	; 0x1467
   11274:	movw	r3, #5712	; 0x1650
   11278:	mov	r2, #192	; 0xc0
   1127c:	movt	r0, #1
   11280:	movt	r1, #1
   11284:	movt	r3, #1
   11288:	bl	1092c <__assert_fail@plt>
   1128c:	movw	r0, #5185	; 0x1441
   11290:	movt	r0, #1
   11294:	movw	r1, #5223	; 0x1467
   11298:	movw	r3, #5860	; 0x16e4
   1129c:	mov	r2, #195	; 0xc3
   112a0:	movt	r1, #1
   112a4:	movt	r3, #1
   112a8:	bl	1092c <__assert_fail@plt>

000112ac <main@@Base>:
   112ac:	sub	r2, r0, #1
   112b0:	cmp	r2, #2
   112b4:	bcs	112e4 <main@@Base+0x38>
   112b8:	cmp	r0, #2
   112bc:	bne	112d4 <main@@Base+0x28>
   112c0:	ldr	r0, [r1, #4]
   112c4:	movw	r1, #8284	; 0x205c
   112c8:	movt	r1, #2
   112cc:	str	r0, [r1]
   112d0:	b	10a28 <test_schema@@Base>
   112d4:	movw	r0, #8284	; 0x205c
   112d8:	movt	r0, #2
   112dc:	ldr	r0, [r0]
   112e0:	b	10a28 <test_schema@@Base>
   112e4:	push	{fp, lr}
   112e8:	mov	fp, sp
   112ec:	movw	r0, #8288	; 0x2060
   112f0:	mov	r1, #64	; 0x40
   112f4:	mov	r2, #1
   112f8:	movt	r0, #2
   112fc:	ldr	r3, [r0]
   11300:	movw	r0, #5117	; 0x13fd
   11304:	movt	r0, #1
   11308:	bl	108b4 <fwrite@plt>
   1130c:	mov	r0, #1
   11310:	bl	108f0 <exit@plt>

00011314 <__libc_csu_init@@Base>:
   11314:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11318:	mov	r7, r0
   1131c:	ldr	r6, [pc, #72]	; 1136c <__libc_csu_init@@Base+0x58>
   11320:	ldr	r5, [pc, #72]	; 11370 <__libc_csu_init@@Base+0x5c>
   11324:	add	r6, pc, r6
   11328:	add	r5, pc, r5
   1132c:	sub	r6, r6, r5
   11330:	mov	r8, r1
   11334:	mov	r9, r2
   11338:	bl	1084c <strcmp@plt-0x20>
   1133c:	asrs	r6, r6, #2
   11340:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   11344:	mov	r4, #0
   11348:	add	r4, r4, #1
   1134c:	ldr	r3, [r5], #4
   11350:	mov	r2, r9
   11354:	mov	r1, r8
   11358:	mov	r0, r7
   1135c:	blx	r3
   11360:	cmp	r6, r4
   11364:	bne	11348 <__libc_csu_init@@Base+0x34>
   11368:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1136c:	andeq	r0, r1, r0, ror #23
   11370:	ldrdeq	r0, [r1], -r8

00011374 <__libc_csu_fini@@Base>:
   11374:	bx	lr

Disassembly of section .fini:

00011378 <.fini>:
   11378:	push	{r3, lr}
   1137c:	pop	{r3, pc}
