<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 33. ISCA 2006</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca2006">33. ISCA 2006:
Boston, MA, Wisconsin, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca2006">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca2006">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca2006">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca2006">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p> 
<ul>
</ul>

 

<h2>Introduction</h2>
 

<ul>
</ul>



<h2>Keynote 1</h2>
 

<ul>
</ul>



<h2>Session 1:
Interconnection Networks</h2>
 

<ul>
<li id="KimNP06"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Jongman">Jongman Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nicopoulos:Chrysostomos">Chrysostomos Nicopoulos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Dongkook">Dongkook Park</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Narayanan:Vijaykrishnan">Vijaykrishnan Narayanan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yousif:Mazin_S=">Mazin S. Yousif</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>:<br /><b>A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks.</b> 4-15<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.6"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KimNP06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KimNP06.xml">XML</a></small></small></li>
<li id="ScottAKD06"><a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Steve">Steve Scott</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abts:Dennis">Dennis Abts</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>:<br /><b>The BlackWidow High-Radix Clos Network.</b> 16-28<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.40"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ScottAKD06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ScottAKD06.xml">XML</a></small></small></li>
</ul>



<h2>Session 2:
Memory Models</h2>
 

<ul>
<li id="ArvindM06"><a href="http://dblp.dagstuhl.de/pers/hc/a/Arvind:">Arvind</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Maessen:Jan=Willem">Jan-Willem Maessen</a>:<br /><b>Memory Model = Instruction Reordering + Store Atomicity.</b> 29-40<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.26"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ArvindM06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ArvindM06.xml">XML</a></small></small></li>
<li id="PraunCCR06"><a href="http://dblp.dagstuhl.de/pers/hc/p/Praun:Christoph_von">Christoph von Praun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cain:Harold_W=">Harold W. Cain</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choi:Jong=Deok">Jong-Deok Choi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ryu:Kyung_Dong">Kyung Dong Ryu</a>:<br /><b>Conditional Memory Ordering.</b> 41-52<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.16"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PraunCCR06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PraunCCR06.xml">XML</a></small></small></li>
<li id="McDonaldCCMCKO06"><a href="http://dblp.dagstuhl.de/pers/hc/m/McDonald:Austen">Austen McDonald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chung:JaeWoong">JaeWoong Chung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carlstrom:Brian_D=">Brian D. Carlstrom</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Minh:Chi_Cao">Chi Cao Minh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chafi:Hassan">Hassan Chafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kozyrakis:Christos">Christos Kozyrakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Olukotun:Kunle">Kunle Olukotun</a>:<br /><b>Architectural Semantics for Practical Transactional Memory.</b> 53-65<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.9"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/McDonaldCCMCKO06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/McDonaldCCMCKO06.xml">XML</a></small></small></li>
</ul>



<h2>Session 3:
Power and Thermal Management</h2>
 

<ul>
<li id="RanganathanLIC06"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ranganathan:Parthasarathy">Parthasarathy Ranganathan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Leech:Phil">Phil Leech</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Irwin:David_E=">David E. Irwin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chase:Jeffrey_S=">Jeffrey S. Chase</a>:<br /><b>Ensemble-level Power Management for Dense Blade Servers.</b> 66-77<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.20"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RanganathanLIC06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RanganathanLIC06.xml">XML</a></small></small></li>
<li id="DonaldM06"><a href="http://dblp.dagstuhl.de/pers/hc/d/Donald:James">James Donald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>:<br /><b>Techniques for Multicore Thermal Management: Classification and New Exploration.</b> 78-88<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.39"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DonaldM06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DonaldM06.xml">XML</a></small></small></li>
<li id="LinLWHMMCF06"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Yuan">Yuan Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Hyunseok">Hyunseok Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Woh:Mark">Mark Woh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Harel:Yoav">Yoav Harel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chakrabarti:Chaitali">Chaitali Chakrabarti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Flautner:Kriszti=aacute=n">Kriszti&#225;n Flautner</a>:<br /><b>SODA: A Low-power Architecture For Software Radio.</b> 89-101<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.37"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LinLWHMMCF06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LinLWHMMCF06.xml">XML</a></small></small></li>
</ul>



<h2>Session 4:
Multicore</h2>
 

<ul>
<li id="ShiLFG06"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shi:Weidong">Weidong Shi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Hsien=Hsin_S=">Hsien-Hsin S. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falk:Laura">Laura Falk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Ghosh:Mrinmoy">Mrinmoy Ghosh</a>:<br /><b>An Integrated Framework for Dependable and Revivable Architectures Using Multicore Processors.</b> 102-113<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.8"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ShiLFG06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ShiLFG06.xml">XML</a></small></small></li>
<li id="HankinsCCWRWS06"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hankins:Richard_A=">Richard A. Hankins</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chinya:Gautham_N=">Gautham N. Chinya</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Collins:Jamison_D=">Jamison D. Collins</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Perry_H=">Perry H. Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rakvic:Ryan">Ryan Rakvic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang_0003:Hong">Hong Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:John_Paul">John Paul Shen</a>:<br /><b>Multiple Instruction Stream Processor.</b> 114-127<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.29"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HankinsCCWRWS06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HankinsCCWRWS06.xml">XML</a></small></small></li>
</ul>



<h2>Keynote 2</h2>
 

<ul>
</ul>



<h2>Session 5A:
Memory Access Issues</h2>
 

<ul>
<li id="LiNRXVK06"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Feihui">Feihui Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nicopoulos:Chrysostomos">Chrysostomos Nicopoulos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Richardson:Thomas_D=">Thomas D. Richardson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xie_0001:Yuan">Yuan Xie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykrishnan:Narayanan">Narayanan Vijaykrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>:<br /><b>Design and Management of 3D Chip Multiprocessors Using Network-in-Memory.</b> 130-141<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.18"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LiNRXVK06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LiNRXVK06.xml">XML</a></small></small></li>
<li id="GargRH06"><a href="http://dblp.dagstuhl.de/pers/hc/g/Garg:Alok">Alok Garg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rashid:M=_Wasiur">M. Wasiur Rashid</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>:<br /><b>Slackened Memory Dependence Enforcement: Combining Opportunistic Forwarding with Decoupled Verification.</b> 142-154<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.36"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GargRH06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GargRH06.xml">XML</a></small></small></li>
</ul>



<h2>Session 5B:
Cache Design I</h2>
 

<ul>
<li id="Zhang06"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Chuanjun">Chuanjun Zhang</a>:<br /><b>Balanced Cache: Reducing Conflict Misses of Direct-Mapped Caches.</b> 155-166<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.12"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Zhang06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Zhang06.xml">XML</a></small></small></li>
<li id="QureshiLMP06"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lynch:Daniel_N=">Daniel N. Lynch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>A Case for MLP-Aware Cache Replacement.</b> 167-178<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.5"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/QureshiLMP06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/QureshiLMP06.xml">XML</a></small></small></li>
</ul>



<h2>Session 6A:
Security and Network Processors</h2>
 

<ul>
<li id="YanEPRS06"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yan:Chenyu">Chenyu Yan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Englender:Daniel">Daniel Englender</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Prvulovic:Milos">Milos Prvulovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rogers:Brian">Brian Rogers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solihin:Yan">Yan Solihin</a>:<br /><b>Improving Cost, Performance, and Security of Memory Encryption and Authentication.</b> 179-190<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.22"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/YanEPRS06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/YanEPRS06.xml">XML</a></small></small></li>
<li id="BrodieTC06"><a href="http://dblp.dagstuhl.de/pers/hc/b/Brodie:Benjamin_C=">Benjamin C. Brodie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Taylor:David_E=">David E. Taylor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cytron:Ron_K=">Ron K. Cytron</a>:<br /><b>A Scalable Architecture For High-Throughput Regular-Expression Pattern Matching.</b> 191-202<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.7"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BrodieTC06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BrodieTC06.xml">XML</a></small></small></li>
<li id="HasanCJC06"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hasan:Jahangir">Jahangir Hasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cadambi:Srihari">Srihari Cadambi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jakkula:Venkata">Venkata Jakkula</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chakradhar:Srimat_T=">Srimat T. Chakradhar</a>:<br /><b>Chisel: A Storage-efficient, Collision-free Hash-based Network Processing Architecture.</b> 203-215<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.14"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HasanCJC06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HasanCJC06.xml">XML</a></small></small></li>
</ul>



<h2>Session 6B:
Multithreading</h2>
 

<ul>
<li id="ColohanASM06"><a href="http://dblp.dagstuhl.de/pers/hc/c/Colohan:Christopher_B=">Christopher B. Colohan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ailamaki:Anastassia">Anastassia Ailamaki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Steffan:J=_Gregory">J. Gregory Steffan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mowry:Todd_C=">Todd C. Mowry</a>:<br /><b>Tolerating Dependences Between Large Speculative Threads Via Sub-Threads.</b> 216-226<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.43"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ColohanASM06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ColohanASM06.xml">XML</a></small></small></li>
<li id="CezeTTC06"><a href="http://dblp.dagstuhl.de/pers/hc/c/Ceze:Luis">Luis Ceze</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tuck:James">James Tuck</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cascaval:Calin">Calin Cascaval</a>:<br /><b>Bulk Disambiguation of Speculative Threads in Multiprocessors.</b> 227-238<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.13"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CezeTTC06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CezeTTC06.xml">XML</a></small></small></li>
<li id="ChoiY06"><a href="http://dblp.dagstuhl.de/pers/hc/c/Choi:Seungryul">Seungryul Choi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yeung:Donald">Donald Yeung</a>:<br /><b>Learning-Based SMT Processor Resource Distribution via Hill-Climbing.</b> 239-251<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.25"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChoiY06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChoiY06.xml">XML</a></small></small></li>
</ul>



<h2>Session 7A:
Cache Design II</h2>
 

<ul>
<li id="SomogyiWAFM06"><a href="http://dblp.dagstuhl.de/pers/hc/s/Somogyi:Stephen">Stephen Somogyi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wenisch:Thomas_F=">Thomas F. Wenisch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ailamaki:Anastassia">Anastassia Ailamaki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moshovos:Andreas">Andreas Moshovos</a>:<br /><b>Spatial Memory Streaming.</b> 252-263<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.38"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SomogyiWAFM06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SomogyiWAFM06.xml">XML</a></small></small></li>
<li id="ChangS06"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chang:Jichuan">Jichuan Chang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Cooperative Caching for Chip Multiprocessors.</b> 264-276<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.17"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChangS06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChangS06.xml">XML</a></small></small></li>
</ul>



<h2>Session 7B:
Potpourri</h2>
 

<ul>
<li id="HuS06"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Shiliang">Shiliang Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Reducing Startup Time in Co-Designed Virtual Machines.</b> 277-288<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.33"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HuS06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HuS06.xml">XML</a></small></small></li>
<li id="YangXR06"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Qing">Qing Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xiao:Weijun">Weijun Xiao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ren:Jin">Jin Ren</a>:<br /><b>TRAP-Array: A Disk Array Architecture Providing Timely Recovery to Any Point-in-time.</b> 289-301<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.44"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/YangXR06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/YangXR06.xml">XML</a></small></small></li>
</ul>



<h2>Session 8A:
Dataflow</h2>
 

<ul>
<li id="BalakrishnanS06"><a href="http://dblp.dagstuhl.de/pers/hc/b/Balakrishnan:Saisanthosh">Saisanthosh Balakrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Program Demultiplexing: Data-flow based Speculative Parallelization of Methods in Sequential Programs.</b> 302-313<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.31"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BalakrishnanS06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BalakrishnanS06.xml">XML</a></small></small></li>
<li id="SwansonPMMMPSOE06"><a href="http://dblp.dagstuhl.de/pers/hc/s/Swanson:Steven">Steven Swanson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Putnam:Andrew">Andrew Putnam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mercaldi:Martha">Martha Mercaldi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Michelson:Ken">Ken Michelson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Petersen:Andrew">Andrew Petersen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schwerin:Andrew">Andrew Schwerin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Oskin:Mark">Mark Oskin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eggers:Susan_J=">Susan J. Eggers</a>:<br /><b>Area-Performance Trade-offs in Tiled Dataflow Architectures.</b> 314-326<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.10"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SwansonPMMMPSOE06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SwansonPMMMPSOE06.xml">XML</a></small></small></li>
</ul>



<h2>Session 8B:
Cache Coherence</h2>
 

<ul>
<li id="StraussST06"><a href="http://dblp.dagstuhl.de/pers/hc/s/Strauss:Karin">Karin Strauss</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:Xiaowei">Xiaowei Shen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors.</b> 327-338<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.21"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/StraussST06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/StraussST06.xml">XML</a></small></small></li>
<li id="ChengMRBC06"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cheng:Liqun">Liqun Cheng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Muralimanohar:Naveen">Naveen Muralimanohar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ramani:Karthik">Karthik Ramani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carter:John_B=">John B. Carter</a>:<br /><b>Interconnect-Aware Coherence Protocols for Chip Multiprocessors.</b> 339-351<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.23"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChengMRBC06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChengMRBC06.xml">XML</a></small></small></li>
</ul>



<h2>Keynote 3</h2>
 

<ul>
</ul>



<h2>Session 9:
Quantum Computing</h2>
 

<ul>
<li id="MeterNMI06"><a href="http://dblp.dagstuhl.de/pers/hc/m/Meter:Rodney_Van">Rodney Van Meter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nemoto:Kae">Kae Nemoto</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Munro:W=_J=">W. J. Munro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Itoh:Kohei_M=">Kohei M. Itoh</a>:<br /><b>Distributed Arithmetic on a Quantum Multicomputer.</b> 354-365<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.19"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MeterNMI06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MeterNMI06.xml">XML</a></small></small></li>
<li id="IsailovicPWK06"><a href="http://dblp.dagstuhl.de/pers/hc/i/Isailovic:Nemanja">Nemanja Isailovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Yatish">Yatish Patel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Whitney:Mark">Mark Whitney</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kubiatowicz:John">John Kubiatowicz</a>:<br /><b>Interconnection Networks for Scalable Quantum Computers.</b> 366-377<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.24"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/IsailovicPWK06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/IsailovicPWK06.xml">XML</a></small></small></li>
<li id="ThakerMCCC06"><a href="http://dblp.dagstuhl.de/pers/hc/t/Thaker:Darshan_D=">Darshan D. Thaker</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Metodi:Tzvetan_S=">Tzvetan S. Metodi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cross:Andrew_W=">Andrew W. Cross</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chuang:Isaac_L=">Isaac L. Chuang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chong:Frederic_T=">Frederic T. Chong</a>:<br /><b>Quantum Memory Hierarchies: Efficient Designs to Match Available Parallelism in Quantum Computing.</b> 378-390<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2006.32"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ThakerMCCC06.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ThakerMCCC06.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
