# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do PraticaIV_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Documents/laoc2-pratica4 {C:/Users/Aluno/Documents/laoc2-pratica4/PraticaIV.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PraticaIV
# 
# Top level modules:
# 	PraticaIV
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Documents/laoc2-pratica4 {C:/Users/Aluno/Documents/laoc2-pratica4/sm_cpu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sm_cpu
# 
# Top level modules:
# 	sm_cpu
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Documents/laoc2-pratica4 {C:/Users/Aluno/Documents/laoc2-pratica4/bcd_7seg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bcd_7seg
# 
# Top level modules:
# 	bcd_7seg
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Documents/laoc2-pratica4 {C:/Users/Aluno/Documents/laoc2-pratica4/memory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Documents/laoc2-pratica4 {C:/Users/Aluno/Documents/laoc2-pratica4/cache_block.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cache_block
# 
# Top level modules:
# 	cache_block
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Documents/laoc2-pratica4 {C:/Users/Aluno/Documents/laoc2-pratica4/cpu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Documents/laoc2-pratica4 {C:/Users/Aluno/Documents/laoc2-pratica4/bus.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bus
# ** Warning: C:/Users/Aluno/Documents/laoc2-pratica4/bus.v(84): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: C:/Users/Aluno/Documents/laoc2-pratica4/bus.v(99): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	bus
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Documents/laoc2-pratica4 {C:/Users/Aluno/Documents/laoc2-pratica4/sm_bus.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sm_bus
# 
# Top level modules:
# 	sm_bus
# 
vsim work.bus
# vsim work.bus 
# Loading work.bus
# Loading work.cpu
# Loading work.sm_cpu
# Loading work.cache_block
# Loading work.sm_bus
# Loading work.memory
# ** Warning: (vsim-3015) C:/Users/Aluno/Documents/laoc2-pratica4/cpu.v(98): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'currentState'. The port definition is at: C:/Users/Aluno/Documents/laoc2-pratica4/sm_bus.v(9).
# 
#         Region: /bus/cpu1/sm_bus1
# ** Warning: (vsim-3015) C:/Users/Aluno/Documents/laoc2-pratica4/cpu.v(99): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'currentState'. The port definition is at: C:/Users/Aluno/Documents/laoc2-pratica4/sm_bus.v(9).
# 
#         Region: /bus/cpu1/sm_bus2
# ** Warning: (vsim-3015) C:/Users/Aluno/Documents/laoc2-pratica4/cpu.v(98): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'currentState'. The port definition is at: C:/Users/Aluno/Documents/laoc2-pratica4/sm_bus.v(9).
# 
#         Region: /bus/cpu2/sm_bus1
# ** Warning: (vsim-3015) C:/Users/Aluno/Documents/laoc2-pratica4/cpu.v(99): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'currentState'. The port definition is at: C:/Users/Aluno/Documents/laoc2-pratica4/sm_bus.v(9).
# 
#         Region: /bus/cpu2/sm_bus2
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/bus/clock
do C:/Users/Aluno/Documents/laoc2-pratica4/simulation/modelsim/wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: /bus/execute_instruction_cpu2 already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
# Executing ONERROR command at macro C:\Users\Aluno\Documents\laoc2-pratica4\simulation\modelsim\wave.do line 36
# 1
# 1
# 1
add wave -position 0 -format Logic -height 17 -editable 2 Edit:/bus/clock
add wave -position 1 -format Logic -height 17 -editable 2 Edit:/bus/execute_instruction_cpu1
add wave -position 2 -format Logic -height 17 -editable 2 Edit:/bus/execute_instruction_cpu2
add wave -position 3 -format Logic -height 17 -editable 2 Edit:/bus/instruction
add wave -position 4 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/bus/address
add wave -position 5 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/bus/data_in
run
run
run
run
wave modify -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps Edit:/bus/execute_instruction_cpu2
restart
# ** Warning: (vsim-3015) C:/Users/Aluno/Documents/laoc2-pratica4/cpu.v(98): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'currentState'. The port definition is at: C:/Users/Aluno/Documents/laoc2-pratica4/sm_bus.v(9).
# 
#         Region: /bus/cpu1/sm_bus1
# ** Warning: (vsim-3015) C:/Users/Aluno/Documents/laoc2-pratica4/cpu.v(99): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'currentState'. The port definition is at: C:/Users/Aluno/Documents/laoc2-pratica4/sm_bus.v(9).
# 
#         Region: /bus/cpu1/sm_bus2
# ** Warning: (vsim-3015) C:/Users/Aluno/Documents/laoc2-pratica4/cpu.v(98): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'currentState'. The port definition is at: C:/Users/Aluno/Documents/laoc2-pratica4/sm_bus.v(9).
# 
#         Region: /bus/cpu2/sm_bus1
# ** Warning: (vsim-3015) C:/Users/Aluno/Documents/laoc2-pratica4/cpu.v(99): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'currentState'. The port definition is at: C:/Users/Aluno/Documents/laoc2-pratica4/sm_bus.v(9).
# 
#         Region: /bus/cpu2/sm_bus2
run
run
run
run
run
run
run
add wave -position end  sim:/bus/bus_out_cpu1
add wave -position end  sim:/bus/bus_out_cpu2
add wave -position 10  sim:/bus/bus_in_cpu1
add wave -position 11  sim:/bus/bus_in_cpu2
restart
# ** Warning: (vsim-3015) C:/Users/Aluno/Documents/laoc2-pratica4/cpu.v(98): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'currentState'. The port definition is at: C:/Users/Aluno/Documents/laoc2-pratica4/sm_bus.v(9).
# 
#         Region: /bus/cpu1/sm_bus1
# ** Warning: (vsim-3015) C:/Users/Aluno/Documents/laoc2-pratica4/cpu.v(99): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'currentState'. The port definition is at: C:/Users/Aluno/Documents/laoc2-pratica4/sm_bus.v(9).
# 
#         Region: /bus/cpu1/sm_bus2
# ** Warning: (vsim-3015) C:/Users/Aluno/Documents/laoc2-pratica4/cpu.v(98): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'currentState'. The port definition is at: C:/Users/Aluno/Documents/laoc2-pratica4/sm_bus.v(9).
# 
#         Region: /bus/cpu2/sm_bus1
# ** Warning: (vsim-3015) C:/Users/Aluno/Documents/laoc2-pratica4/cpu.v(99): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'currentState'. The port definition is at: C:/Users/Aluno/Documents/laoc2-pratica4/sm_bus.v(9).
# 
#         Region: /bus/cpu2/sm_bus2
run
run
run
run
wave editwrite -file C:/Users/Aluno/Documents/laoc2-pratica4/simulation/modelsim/wave.do
