{"vcs1":{"timestamp_begin":1731844504.545168204, "rt":1.93, "ut":0.39, "st":0.24}}
{"vcselab":{"timestamp_begin":1731844506.555722483, "rt":1.18, "ut":0.22, "st":0.14}}
{"link":{"timestamp_begin":1731844507.810030901, "rt":0.35, "ut":0.12, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731844503.933417803}
{"VCS_COMP_START_TIME": 1731844503.933417803}
{"VCS_COMP_END_TIME": 1731844510.124364595}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 334400}}
{"stitch_vcselab": {"peak_mem": 223436}}
