
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

08000000 <_vector_table>:
 8000000:	40 35 00 20 51 5c 00 08 41 fb 00 08 09 5c 00 08     @5. Q\..A....\..
 8000010:	09 5c 00 08 09 5c 00 08 09 5c 00 08 00 00 00 00     .\...\...\......
	...
 800002c:	55 4f 00 08 09 5c 00 08 00 00 00 00 01 4f 00 08     UO...\.......O..
 800003c:	31 9c 00 08                                         1...

08000040 <_irq_vector_table>:
 8000040:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000050:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000060:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000070:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000080:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000090:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 80000a0:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 80000b0:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 80000c0:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 80000d0:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 80000e0:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 80000f0:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000100:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000110:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000120:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000130:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000140:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000150:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000160:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000170:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000180:	2d 50 00 08 2d 50 00 08 2d 50 00 08 2d 50 00 08     -P..-P..-P..-P..
 8000190:	2d 50 00 08                                         -P..

Disassembly of section text:

080001a0 <memchr>:
 80001a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001a4:	2a10      	cmp	r2, #16
 80001a6:	db2b      	blt.n	8000200 <memchr+0x60>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	d008      	beq.n	80001c0 <memchr+0x20>
 80001ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001b2:	3a01      	subs	r2, #1
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d02d      	beq.n	8000214 <memchr+0x74>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	b342      	cbz	r2, 8000210 <memchr+0x70>
 80001be:	d1f6      	bne.n	80001ae <memchr+0xe>
 80001c0:	b4f0      	push	{r4, r5, r6, r7}
 80001c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ca:	f022 0407 	bic.w	r4, r2, #7
 80001ce:	f07f 0700 	mvns.w	r7, #0
 80001d2:	2300      	movs	r3, #0
 80001d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001d8:	3c08      	subs	r4, #8
 80001da:	ea85 0501 	eor.w	r5, r5, r1
 80001de:	ea86 0601 	eor.w	r6, r6, r1
 80001e2:	fa85 f547 	uadd8	r5, r5, r7
 80001e6:	faa3 f587 	sel	r5, r3, r7
 80001ea:	fa86 f647 	uadd8	r6, r6, r7
 80001ee:	faa5 f687 	sel	r6, r5, r7
 80001f2:	b98e      	cbnz	r6, 8000218 <memchr+0x78>
 80001f4:	d1ee      	bne.n	80001d4 <memchr+0x34>
 80001f6:	bcf0      	pop	{r4, r5, r6, r7}
 80001f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001fc:	f002 0207 	and.w	r2, r2, #7
 8000200:	b132      	cbz	r2, 8000210 <memchr+0x70>
 8000202:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000206:	3a01      	subs	r2, #1
 8000208:	ea83 0301 	eor.w	r3, r3, r1
 800020c:	b113      	cbz	r3, 8000214 <memchr+0x74>
 800020e:	d1f8      	bne.n	8000202 <memchr+0x62>
 8000210:	2000      	movs	r0, #0
 8000212:	4770      	bx	lr
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr
 8000218:	2d00      	cmp	r5, #0
 800021a:	bf06      	itte	eq
 800021c:	4635      	moveq	r5, r6
 800021e:	3803      	subeq	r0, #3
 8000220:	3807      	subne	r0, #7
 8000222:	f015 0f01 	tst.w	r5, #1
 8000226:	d107      	bne.n	8000238 <memchr+0x98>
 8000228:	3001      	adds	r0, #1
 800022a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800022e:	bf02      	ittt	eq
 8000230:	3001      	addeq	r0, #1
 8000232:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000236:	3001      	addeq	r0, #1
 8000238:	bcf0      	pop	{r4, r5, r6, r7}
 800023a:	3801      	subs	r0, #1
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_d2iz>:
 8000aec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af4:	d215      	bcs.n	8000b22 <__aeabi_d2iz+0x36>
 8000af6:	d511      	bpl.n	8000b1c <__aeabi_d2iz+0x30>
 8000af8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000afc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b00:	d912      	bls.n	8000b28 <__aeabi_d2iz+0x3c>
 8000b02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b0e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	bf18      	it	ne
 8000b18:	4240      	negne	r0, r0
 8000b1a:	4770      	bx	lr
 8000b1c:	f04f 0000 	mov.w	r0, #0
 8000b20:	4770      	bx	lr
 8000b22:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b26:	d105      	bne.n	8000b34 <__aeabi_d2iz+0x48>
 8000b28:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b2c:	bf08      	it	eq
 8000b2e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b32:	4770      	bx	lr
 8000b34:	f04f 0000 	mov.w	r0, #0
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_uldivmod>:
 8000b3c:	b953      	cbnz	r3, 8000b54 <__aeabi_uldivmod+0x18>
 8000b3e:	b94a      	cbnz	r2, 8000b54 <__aeabi_uldivmod+0x18>
 8000b40:	2900      	cmp	r1, #0
 8000b42:	bf08      	it	eq
 8000b44:	2800      	cmpeq	r0, #0
 8000b46:	bf1c      	itt	ne
 8000b48:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b4c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b50:	f000 b80c 	b.w	8000b6c <__aeabi_idiv0>
 8000b54:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b58:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b5c:	f000 f81e 	bl	8000b9c <__udivmoddi4>
 8000b60:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b68:	b004      	add	sp, #16
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_idiv0>:
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <__aeabi_dcmpun>:
 8000b70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d102      	bne.n	8000b80 <__aeabi_dcmpun+0x10>
 8000b7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7e:	d10a      	bne.n	8000b96 <__aeabi_dcmpun+0x26>
 8000b80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b88:	d102      	bne.n	8000b90 <__aeabi_dcmpun+0x20>
 8000b8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8e:	d102      	bne.n	8000b96 <__aeabi_dcmpun+0x26>
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	f04f 0001 	mov.w	r0, #1
 8000b9a:	4770      	bx	lr

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ba0:	4607      	mov	r7, r0
 8000ba2:	468c      	mov	ip, r1
 8000ba4:	4608      	mov	r0, r1
 8000ba6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000ba8:	4615      	mov	r5, r2
 8000baa:	463c      	mov	r4, r7
 8000bac:	4619      	mov	r1, r3
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	f040 80c6 	bne.w	8000d40 <__udivmoddi4+0x1a4>
 8000bb4:	4282      	cmp	r2, r0
 8000bb6:	fab2 f782 	clz	r7, r2
 8000bba:	d946      	bls.n	8000c4a <__udivmoddi4+0xae>
 8000bbc:	b14f      	cbz	r7, 8000bd2 <__udivmoddi4+0x36>
 8000bbe:	f1c7 0e20 	rsb	lr, r7, #32
 8000bc2:	fa24 fe0e 	lsr.w	lr, r4, lr
 8000bc6:	fa00 f307 	lsl.w	r3, r0, r7
 8000bca:	40bd      	lsls	r5, r7
 8000bcc:	ea4e 0c03 	orr.w	ip, lr, r3
 8000bd0:	40bc      	lsls	r4, r7
 8000bd2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000bd6:	fa1f fe85 	uxth.w	lr, r5
 8000bda:	fbbc f9f8 	udiv	r9, ip, r8
 8000bde:	0c22      	lsrs	r2, r4, #16
 8000be0:	fb08 c319 	mls	r3, r8, r9, ip
 8000be4:	fb09 fa0e 	mul.w	sl, r9, lr
 8000be8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000bec:	459a      	cmp	sl, r3
 8000bee:	d928      	bls.n	8000c42 <__udivmoddi4+0xa6>
 8000bf0:	18eb      	adds	r3, r5, r3
 8000bf2:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000bf6:	d204      	bcs.n	8000c02 <__udivmoddi4+0x66>
 8000bf8:	459a      	cmp	sl, r3
 8000bfa:	d902      	bls.n	8000c02 <__udivmoddi4+0x66>
 8000bfc:	f1a9 0002 	sub.w	r0, r9, #2
 8000c00:	442b      	add	r3, r5
 8000c02:	eba3 030a 	sub.w	r3, r3, sl
 8000c06:	b2a4      	uxth	r4, r4
 8000c08:	fbb3 f2f8 	udiv	r2, r3, r8
 8000c0c:	fb08 3312 	mls	r3, r8, r2, r3
 8000c10:	fb02 fe0e 	mul.w	lr, r2, lr
 8000c14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c18:	45a6      	cmp	lr, r4
 8000c1a:	d914      	bls.n	8000c46 <__udivmoddi4+0xaa>
 8000c1c:	192c      	adds	r4, r5, r4
 8000c1e:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 8000c22:	d203      	bcs.n	8000c2c <__udivmoddi4+0x90>
 8000c24:	45a6      	cmp	lr, r4
 8000c26:	d901      	bls.n	8000c2c <__udivmoddi4+0x90>
 8000c28:	1e93      	subs	r3, r2, #2
 8000c2a:	442c      	add	r4, r5
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c34:	b11e      	cbz	r6, 8000c3e <__udivmoddi4+0xa2>
 8000c36:	40fc      	lsrs	r4, r7
 8000c38:	2300      	movs	r3, #0
 8000c3a:	6034      	str	r4, [r6, #0]
 8000c3c:	6073      	str	r3, [r6, #4]
 8000c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c42:	4648      	mov	r0, r9
 8000c44:	e7dd      	b.n	8000c02 <__udivmoddi4+0x66>
 8000c46:	4613      	mov	r3, r2
 8000c48:	e7f0      	b.n	8000c2c <__udivmoddi4+0x90>
 8000c4a:	b902      	cbnz	r2, 8000c4e <__udivmoddi4+0xb2>
 8000c4c:	deff      	udf	#255	; 0xff
 8000c4e:	bb87      	cbnz	r7, 8000cb2 <__udivmoddi4+0x116>
 8000c50:	1a83      	subs	r3, r0, r2
 8000c52:	2101      	movs	r1, #1
 8000c54:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c58:	b2aa      	uxth	r2, r5
 8000c5a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c5e:	0c20      	lsrs	r0, r4, #16
 8000c60:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c64:	fb0c f802 	mul.w	r8, ip, r2
 8000c68:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c6c:	4598      	cmp	r8, r3
 8000c6e:	d963      	bls.n	8000d38 <__udivmoddi4+0x19c>
 8000c70:	18eb      	adds	r3, r5, r3
 8000c72:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c76:	d204      	bcs.n	8000c82 <__udivmoddi4+0xe6>
 8000c78:	4598      	cmp	r8, r3
 8000c7a:	d902      	bls.n	8000c82 <__udivmoddi4+0xe6>
 8000c7c:	f1ac 0002 	sub.w	r0, ip, #2
 8000c80:	442b      	add	r3, r5
 8000c82:	eba3 0308 	sub.w	r3, r3, r8
 8000c86:	b2a4      	uxth	r4, r4
 8000c88:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c90:	fb0c f202 	mul.w	r2, ip, r2
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	42a2      	cmp	r2, r4
 8000c9a:	d94f      	bls.n	8000d3c <__udivmoddi4+0x1a0>
 8000c9c:	192c      	adds	r4, r5, r4
 8000c9e:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
 8000ca2:	d204      	bcs.n	8000cae <__udivmoddi4+0x112>
 8000ca4:	42a2      	cmp	r2, r4
 8000ca6:	d902      	bls.n	8000cae <__udivmoddi4+0x112>
 8000ca8:	f1ac 0302 	sub.w	r3, ip, #2
 8000cac:	442c      	add	r4, r5
 8000cae:	1aa4      	subs	r4, r4, r2
 8000cb0:	e7be      	b.n	8000c30 <__udivmoddi4+0x94>
 8000cb2:	f1c7 0c20 	rsb	ip, r7, #32
 8000cb6:	fa20 f80c 	lsr.w	r8, r0, ip
 8000cba:	fa00 f307 	lsl.w	r3, r0, r7
 8000cbe:	fa24 fc0c 	lsr.w	ip, r4, ip
 8000cc2:	40bd      	lsls	r5, r7
 8000cc4:	ea4c 0203 	orr.w	r2, ip, r3
 8000cc8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ccc:	b2ab      	uxth	r3, r5
 8000cce:	fbb8 fcfe 	udiv	ip, r8, lr
 8000cd2:	0c11      	lsrs	r1, r2, #16
 8000cd4:	fb0e 801c 	mls	r0, lr, ip, r8
 8000cd8:	fb0c f903 	mul.w	r9, ip, r3
 8000cdc:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
 8000ce0:	4581      	cmp	r9, r0
 8000ce2:	fa04 f407 	lsl.w	r4, r4, r7
 8000ce6:	d923      	bls.n	8000d30 <__udivmoddi4+0x194>
 8000ce8:	1828      	adds	r0, r5, r0
 8000cea:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8000cee:	d204      	bcs.n	8000cfa <__udivmoddi4+0x15e>
 8000cf0:	4581      	cmp	r9, r0
 8000cf2:	d902      	bls.n	8000cfa <__udivmoddi4+0x15e>
 8000cf4:	f1ac 0102 	sub.w	r1, ip, #2
 8000cf8:	4428      	add	r0, r5
 8000cfa:	eba0 0009 	sub.w	r0, r0, r9
 8000cfe:	b292      	uxth	r2, r2
 8000d00:	fbb0 fcfe 	udiv	ip, r0, lr
 8000d04:	fb0e 001c 	mls	r0, lr, ip, r0
 8000d08:	fb0c f803 	mul.w	r8, ip, r3
 8000d0c:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
 8000d10:	4598      	cmp	r8, r3
 8000d12:	d90f      	bls.n	8000d34 <__udivmoddi4+0x198>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 8000d1a:	d204      	bcs.n	8000d26 <__udivmoddi4+0x18a>
 8000d1c:	4598      	cmp	r8, r3
 8000d1e:	d902      	bls.n	8000d26 <__udivmoddi4+0x18a>
 8000d20:	f1ac 0202 	sub.w	r2, ip, #2
 8000d24:	442b      	add	r3, r5
 8000d26:	eba3 0308 	sub.w	r3, r3, r8
 8000d2a:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8000d2e:	e791      	b.n	8000c54 <__udivmoddi4+0xb8>
 8000d30:	4661      	mov	r1, ip
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0x15e>
 8000d34:	4662      	mov	r2, ip
 8000d36:	e7f6      	b.n	8000d26 <__udivmoddi4+0x18a>
 8000d38:	4660      	mov	r0, ip
 8000d3a:	e7a2      	b.n	8000c82 <__udivmoddi4+0xe6>
 8000d3c:	4663      	mov	r3, ip
 8000d3e:	e7b6      	b.n	8000cae <__udivmoddi4+0x112>
 8000d40:	4283      	cmp	r3, r0
 8000d42:	d905      	bls.n	8000d50 <__udivmoddi4+0x1b4>
 8000d44:	b10e      	cbz	r6, 8000d4a <__udivmoddi4+0x1ae>
 8000d46:	e9c6 7000 	strd	r7, r0, [r6]
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	e776      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000d50:	fab3 f183 	clz	r1, r3
 8000d54:	b981      	cbnz	r1, 8000d78 <__udivmoddi4+0x1dc>
 8000d56:	4283      	cmp	r3, r0
 8000d58:	d301      	bcc.n	8000d5e <__udivmoddi4+0x1c2>
 8000d5a:	42ba      	cmp	r2, r7
 8000d5c:	d80a      	bhi.n	8000d74 <__udivmoddi4+0x1d8>
 8000d5e:	1abc      	subs	r4, r7, r2
 8000d60:	eb60 0303 	sbc.w	r3, r0, r3
 8000d64:	2001      	movs	r0, #1
 8000d66:	469c      	mov	ip, r3
 8000d68:	2e00      	cmp	r6, #0
 8000d6a:	d068      	beq.n	8000e3e <__udivmoddi4+0x2a2>
 8000d6c:	e9c6 4c00 	strd	r4, ip, [r6]
 8000d70:	2100      	movs	r1, #0
 8000d72:	e764      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000d74:	4608      	mov	r0, r1
 8000d76:	e7f7      	b.n	8000d68 <__udivmoddi4+0x1cc>
 8000d78:	f1c1 0c20 	rsb	ip, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f40c 	lsr.w	r4, r2, ip
 8000d82:	431c      	orrs	r4, r3
 8000d84:	fa02 f501 	lsl.w	r5, r2, r1
 8000d88:	fa00 f301 	lsl.w	r3, r0, r1
 8000d8c:	fa27 f20c 	lsr.w	r2, r7, ip
 8000d90:	fa20 fb0c 	lsr.w	fp, r0, ip
 8000d94:	ea4f 4914 	mov.w	r9, r4, lsr #16
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	fbbb f8f9 	udiv	r8, fp, r9
 8000d9e:	fa1f fe84 	uxth.w	lr, r4
 8000da2:	fb09 bb18 	mls	fp, r9, r8, fp
 8000da6:	0c1a      	lsrs	r2, r3, #16
 8000da8:	fb08 fa0e 	mul.w	sl, r8, lr
 8000dac:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
 8000db0:	4592      	cmp	sl, r2
 8000db2:	fa07 f701 	lsl.w	r7, r7, r1
 8000db6:	d93e      	bls.n	8000e36 <__udivmoddi4+0x29a>
 8000db8:	18a2      	adds	r2, r4, r2
 8000dba:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 8000dbe:	d204      	bcs.n	8000dca <__udivmoddi4+0x22e>
 8000dc0:	4592      	cmp	sl, r2
 8000dc2:	d902      	bls.n	8000dca <__udivmoddi4+0x22e>
 8000dc4:	f1a8 0002 	sub.w	r0, r8, #2
 8000dc8:	4422      	add	r2, r4
 8000dca:	eba2 020a 	sub.w	r2, r2, sl
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	fbb2 f8f9 	udiv	r8, r2, r9
 8000dd4:	fb09 2218 	mls	r2, r9, r8, r2
 8000dd8:	fb08 fe0e 	mul.w	lr, r8, lr
 8000ddc:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8000de0:	4596      	cmp	lr, r2
 8000de2:	d92a      	bls.n	8000e3a <__udivmoddi4+0x29e>
 8000de4:	18a2      	adds	r2, r4, r2
 8000de6:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8000dea:	d204      	bcs.n	8000df6 <__udivmoddi4+0x25a>
 8000dec:	4596      	cmp	lr, r2
 8000dee:	d902      	bls.n	8000df6 <__udivmoddi4+0x25a>
 8000df0:	f1a8 0302 	sub.w	r3, r8, #2
 8000df4:	4422      	add	r2, r4
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	fba0 9305 	umull	r9, r3, r0, r5
 8000dfe:	eba2 020e 	sub.w	r2, r2, lr
 8000e02:	429a      	cmp	r2, r3
 8000e04:	46ce      	mov	lr, r9
 8000e06:	4698      	mov	r8, r3
 8000e08:	d302      	bcc.n	8000e10 <__udivmoddi4+0x274>
 8000e0a:	d106      	bne.n	8000e1a <__udivmoddi4+0x27e>
 8000e0c:	454f      	cmp	r7, r9
 8000e0e:	d204      	bcs.n	8000e1a <__udivmoddi4+0x27e>
 8000e10:	ebb9 0e05 	subs.w	lr, r9, r5
 8000e14:	eb63 0804 	sbc.w	r8, r3, r4
 8000e18:	3801      	subs	r0, #1
 8000e1a:	b186      	cbz	r6, 8000e3e <__udivmoddi4+0x2a2>
 8000e1c:	ebb7 030e 	subs.w	r3, r7, lr
 8000e20:	eb62 0708 	sbc.w	r7, r2, r8
 8000e24:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e28:	40cb      	lsrs	r3, r1
 8000e2a:	ea4c 0303 	orr.w	r3, ip, r3
 8000e2e:	40cf      	lsrs	r7, r1
 8000e30:	e9c6 3700 	strd	r3, r7, [r6]
 8000e34:	e79c      	b.n	8000d70 <__udivmoddi4+0x1d4>
 8000e36:	4640      	mov	r0, r8
 8000e38:	e7c7      	b.n	8000dca <__udivmoddi4+0x22e>
 8000e3a:	4643      	mov	r3, r8
 8000e3c:	e7db      	b.n	8000df6 <__udivmoddi4+0x25a>
 8000e3e:	4631      	mov	r1, r6
 8000e40:	e6fd      	b.n	8000c3e <__udivmoddi4+0xa2>

08000e42 <strcmp>:
 8000e42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000e46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000e4a:	2a01      	cmp	r2, #1
 8000e4c:	bf28      	it	cs
 8000e4e:	429a      	cmpcs	r2, r3
 8000e50:	d0f7      	beq.n	8000e42 <strcmp>
 8000e52:	1ad0      	subs	r0, r2, r3
 8000e54:	4770      	bx	lr

08000e56 <strlen>:
 8000e56:	4603      	mov	r3, r0
 8000e58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000e5c:	2a00      	cmp	r2, #0
 8000e5e:	d1fb      	bne.n	8000e58 <strlen+0x2>
 8000e60:	1a18      	subs	r0, r3, r0
 8000e62:	3801      	subs	r0, #1
 8000e64:	4770      	bx	lr
	...

08000e68 <ws2812_pwm_init>:
                                        size_t num_channels) {
    LOG_ERR("update_channels not implemented");
    return -ENOTSUP;
}

static int ws2812_pwm_init(const struct device *dev) {
 8000e68:	b570      	push	{r4, r5, r6, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	4605      	mov	r5, r0
    const struct ws2812_pwm_cfg *cfg = dev->config;
 8000e6e:	6844      	ldr	r4, [r0, #4]
    struct ws2812_pwm_data *ctx = dev->data;
 8000e70:	6906      	ldr	r6, [r0, #16]
    uint8_t i;

    if (!device_is_ready(cfg->pwm.dev)) {
 8000e72:	6820      	ldr	r0, [r4, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
 8000e74:	f010 fbda 	bl	801162c <z_device_is_ready>
 8000e78:	b150      	cbz	r0, 8000e90 <ws2812_pwm_init+0x28>
        LOG_ERR("%s: pwm device not ready", cfg->pwm.dev->name);
        return -ENODEV;
    }

    for (i = 0; i < cfg->num_colors; i++) {
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	7e22      	ldrb	r2, [r4, #24]
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d222      	bcs.n	8000ec8 <ws2812_pwm_init+0x60>
        switch (cfg->color_mapping[i]) {
 8000e82:	69e2      	ldr	r2, [r4, #28]
 8000e84:	5cd2      	ldrb	r2, [r2, r3]
 8000e86:	2a03      	cmp	r2, #3
 8000e88:	d810      	bhi.n	8000eac <ws2812_pwm_init+0x44>
    for (i = 0; i < cfg->num_colors; i++) {
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	e7f5      	b.n	8000e7c <ws2812_pwm_init+0x14>
        LOG_ERR("%s: pwm device not ready", cfg->pwm.dev->name);
 8000e90:	6823      	ldr	r3, [r4, #0]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	9302      	str	r3, [sp, #8]
 8000e96:	4b28      	ldr	r3, [pc, #160]	; (8000f38 <ws2812_pwm_init+0xd0>)
 8000e98:	9301      	str	r3, [sp, #4]
 8000e9a:	9000      	str	r0, [sp, #0]
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	4926      	ldr	r1, [pc, #152]	; (8000f3c <ws2812_pwm_init+0xd4>)
 8000ea2:	f010 f978 	bl	8011196 <z_log_msg2_runtime_create>
        return -ENODEV;
 8000ea6:	f06f 0012 	mvn.w	r0, #18
 8000eaa:	e03d      	b.n	8000f28 <ws2812_pwm_init+0xc0>
            case LED_COLOR_ID_RED:
            case LED_COLOR_ID_GREEN:
            case LED_COLOR_ID_BLUE:
                break;
            default:
                LOG_ERR("%s: invalid channel to color mapping."
 8000eac:	682b      	ldr	r3, [r5, #0]
 8000eae:	9302      	str	r3, [sp, #8]
 8000eb0:	4b23      	ldr	r3, [pc, #140]	; (8000f40 <ws2812_pwm_init+0xd8>)
 8000eb2:	9301      	str	r3, [sp, #4]
 8000eb4:	2000      	movs	r0, #0
 8000eb6:	9000      	str	r0, [sp, #0]
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2201      	movs	r2, #1
 8000ebc:	491f      	ldr	r1, [pc, #124]	; (8000f3c <ws2812_pwm_init+0xd4>)
 8000ebe:	f010 f96a 	bl	8011196 <z_log_msg2_runtime_create>
                            "Check the color-mapping DT property",
                            dev->name);
                return -EINVAL;
 8000ec2:	f06f 0015 	mvn.w	r0, #21
 8000ec6:	e02f      	b.n	8000f28 <ws2812_pwm_init+0xc0>
        }
    }

    uint64_t cycles_per_sec;
    pwm_get_cycles_per_sec(cfg->pwm.dev, cfg->pwm.channel, &cycles_per_sec);
 8000ec8:	6820      	ldr	r0, [r4, #0]
 8000eca:	6861      	ldr	r1, [r4, #4]
						uint32_t pwm,
						uint64_t *cycles)
{
	struct pwm_driver_api *api;

	api = (struct pwm_driver_api *)dev->api;
 8000ecc:	6883      	ldr	r3, [r0, #8]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	aa04      	add	r2, sp, #16
 8000ed2:	4798      	blx	r3

    ctx->pwm_period_cycles = (uint32_t)
        ((cfg->period_ns * cycles_per_sec) / NSEC_PER_SEC);
 8000ed4:	8ca5      	ldrh	r5, [r4, #36]	; 0x24
 8000ed6:	9804      	ldr	r0, [sp, #16]
 8000ed8:	fba0 0105 	umull	r0, r1, r0, r5
 8000edc:	a314      	add	r3, pc, #80	; (adr r3, 8000f30 <ws2812_pwm_init+0xc8>)
 8000ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ee2:	f8dd c014 	ldr.w	ip, [sp, #20]
 8000ee6:	fb05 110c 	mla	r1, r5, ip, r1
 8000eea:	f7ff fe27 	bl	8000b3c <__aeabi_uldivmod>
    ctx->pwm_period_cycles = (uint32_t)
 8000eee:	6030      	str	r0, [r6, #0]
    ctx->pwm_t0h_cycles = (uint32_t)
        ((cfg->t0h_ns * cycles_per_sec) / NSEC_PER_SEC);
 8000ef0:	8c25      	ldrh	r5, [r4, #32]
 8000ef2:	9804      	ldr	r0, [sp, #16]
 8000ef4:	fba0 0105 	umull	r0, r1, r0, r5
 8000ef8:	a30d      	add	r3, pc, #52	; (adr r3, 8000f30 <ws2812_pwm_init+0xc8>)
 8000efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000efe:	f8dd c014 	ldr.w	ip, [sp, #20]
 8000f02:	fb05 110c 	mla	r1, r5, ip, r1
 8000f06:	f7ff fe19 	bl	8000b3c <__aeabi_uldivmod>
    ctx->pwm_t0h_cycles = (uint32_t)
 8000f0a:	6070      	str	r0, [r6, #4]
    ctx->pwm_t1h_cycles = (uint32_t)
        ((cfg->t1h_ns * cycles_per_sec) / NSEC_PER_SEC);
 8000f0c:	8c64      	ldrh	r4, [r4, #34]	; 0x22
 8000f0e:	9804      	ldr	r0, [sp, #16]
 8000f10:	fba0 0104 	umull	r0, r1, r0, r4
 8000f14:	a306      	add	r3, pc, #24	; (adr r3, 8000f30 <ws2812_pwm_init+0xc8>)
 8000f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f1a:	9d05      	ldr	r5, [sp, #20]
 8000f1c:	fb04 1105 	mla	r1, r4, r5, r1
 8000f20:	f7ff fe0c 	bl	8000b3c <__aeabi_uldivmod>
    ctx->pwm_t1h_cycles = (uint32_t)
 8000f24:	60b0      	str	r0, [r6, #8]

    return 0;
 8000f26:	2000      	movs	r0, #0
}
 8000f28:	b006      	add	sp, #24
 8000f2a:	bd70      	pop	{r4, r5, r6, pc}
 8000f2c:	f3af 8000 	nop.w
 8000f30:	3b9aca00 	.word	0x3b9aca00
 8000f34:	00000000 	.word	0x00000000
 8000f38:	080141f8 	.word	0x080141f8
 8000f3c:	08012bb0 	.word	0x08012bb0
 8000f40:	08014214 	.word	0x08014214
 8000f44:	00000000 	.word	0x00000000

08000f48 <_dtoa_r>:
 8000f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f4c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8000f4e:	b099      	sub	sp, #100	; 0x64
 8000f50:	4616      	mov	r6, r2
 8000f52:	461f      	mov	r7, r3
 8000f54:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8000f58:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8000f5c:	4605      	mov	r5, r0
 8000f5e:	b974      	cbnz	r4, 8000f7e <_dtoa_r+0x36>
 8000f60:	2010      	movs	r0, #16
 8000f62:	f00c fddf 	bl	800db24 <malloc>
 8000f66:	4602      	mov	r2, r0
 8000f68:	6268      	str	r0, [r5, #36]	; 0x24
 8000f6a:	b920      	cbnz	r0, 8000f76 <_dtoa_r+0x2e>
 8000f6c:	4ba8      	ldr	r3, [pc, #672]	; (8001210 <_dtoa_r+0x2c8>)
 8000f6e:	21ea      	movs	r1, #234	; 0xea
 8000f70:	48a8      	ldr	r0, [pc, #672]	; (8001214 <_dtoa_r+0x2cc>)
 8000f72:	f00c fda7 	bl	800dac4 <__assert_func>
 8000f76:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8000f7a:	6004      	str	r4, [r0, #0]
 8000f7c:	60c4      	str	r4, [r0, #12]
 8000f7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000f80:	6819      	ldr	r1, [r3, #0]
 8000f82:	b151      	cbz	r1, 8000f9a <_dtoa_r+0x52>
 8000f84:	685a      	ldr	r2, [r3, #4]
 8000f86:	604a      	str	r2, [r1, #4]
 8000f88:	2301      	movs	r3, #1
 8000f8a:	4093      	lsls	r3, r2
 8000f8c:	608b      	str	r3, [r1, #8]
 8000f8e:	4628      	mov	r0, r5
 8000f90:	f00d fdf4 	bl	800eb7c <_Bfree>
 8000f94:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	1e3b      	subs	r3, r7, #0
 8000f9c:	bfb9      	ittee	lt
 8000f9e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8000fa2:	9305      	strlt	r3, [sp, #20]
 8000fa4:	2300      	movge	r3, #0
 8000fa6:	f8c8 3000 	strge.w	r3, [r8]
 8000faa:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8000fae:	4b9a      	ldr	r3, [pc, #616]	; (8001218 <_dtoa_r+0x2d0>)
 8000fb0:	bfbc      	itt	lt
 8000fb2:	2201      	movlt	r2, #1
 8000fb4:	f8c8 2000 	strlt.w	r2, [r8]
 8000fb8:	ea33 0309 	bics.w	r3, r3, r9
 8000fbc:	d119      	bne.n	8000ff2 <_dtoa_r+0xaa>
 8000fbe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8000fc0:	f242 730f 	movw	r3, #9999	; 0x270f
 8000fc4:	6013      	str	r3, [r2, #0]
 8000fc6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8000fca:	4333      	orrs	r3, r6
 8000fcc:	f000 8580 	beq.w	8001ad0 <_dtoa_r+0xb88>
 8000fd0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8000fd2:	b953      	cbnz	r3, 8000fea <_dtoa_r+0xa2>
 8000fd4:	4b91      	ldr	r3, [pc, #580]	; (800121c <_dtoa_r+0x2d4>)
 8000fd6:	e022      	b.n	800101e <_dtoa_r+0xd6>
 8000fd8:	4b91      	ldr	r3, [pc, #580]	; (8001220 <_dtoa_r+0x2d8>)
 8000fda:	9303      	str	r3, [sp, #12]
 8000fdc:	3308      	adds	r3, #8
 8000fde:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8000fe0:	6013      	str	r3, [r2, #0]
 8000fe2:	9803      	ldr	r0, [sp, #12]
 8000fe4:	b019      	add	sp, #100	; 0x64
 8000fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000fea:	4b8c      	ldr	r3, [pc, #560]	; (800121c <_dtoa_r+0x2d4>)
 8000fec:	9303      	str	r3, [sp, #12]
 8000fee:	3303      	adds	r3, #3
 8000ff0:	e7f5      	b.n	8000fde <_dtoa_r+0x96>
 8000ff2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8000ff6:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8000ffa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8000ffe:	2200      	movs	r2, #0
 8001000:	2300      	movs	r3, #0
 8001002:	f7ff fd41 	bl	8000a88 <__aeabi_dcmpeq>
 8001006:	4680      	mov	r8, r0
 8001008:	b158      	cbz	r0, 8001022 <_dtoa_r+0xda>
 800100a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800100c:	2301      	movs	r3, #1
 800100e:	6013      	str	r3, [r2, #0]
 8001010:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001012:	2b00      	cmp	r3, #0
 8001014:	f000 8559 	beq.w	8001aca <_dtoa_r+0xb82>
 8001018:	4882      	ldr	r0, [pc, #520]	; (8001224 <_dtoa_r+0x2dc>)
 800101a:	6018      	str	r0, [r3, #0]
 800101c:	1e43      	subs	r3, r0, #1
 800101e:	9303      	str	r3, [sp, #12]
 8001020:	e7df      	b.n	8000fe2 <_dtoa_r+0x9a>
 8001022:	ab16      	add	r3, sp, #88	; 0x58
 8001024:	9301      	str	r3, [sp, #4]
 8001026:	ab17      	add	r3, sp, #92	; 0x5c
 8001028:	9300      	str	r3, [sp, #0]
 800102a:	4628      	mov	r0, r5
 800102c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8001030:	f00e f81c 	bl	800f06c <__d2b>
 8001034:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8001038:	4683      	mov	fp, r0
 800103a:	2c00      	cmp	r4, #0
 800103c:	d07e      	beq.n	800113c <_dtoa_r+0x1f4>
 800103e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001040:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8001044:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001048:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800104c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8001050:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8001054:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8001058:	4b73      	ldr	r3, [pc, #460]	; (8001228 <_dtoa_r+0x2e0>)
 800105a:	2200      	movs	r2, #0
 800105c:	f7ff f8f4 	bl	8000248 <__aeabi_dsub>
 8001060:	a365      	add	r3, pc, #404	; (adr r3, 80011f8 <_dtoa_r+0x2b0>)
 8001062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001066:	f7ff faa7 	bl	80005b8 <__aeabi_dmul>
 800106a:	a365      	add	r3, pc, #404	; (adr r3, 8001200 <_dtoa_r+0x2b8>)
 800106c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001070:	f7ff f8ec 	bl	800024c <__adddf3>
 8001074:	4606      	mov	r6, r0
 8001076:	4620      	mov	r0, r4
 8001078:	460f      	mov	r7, r1
 800107a:	f7ff fa33 	bl	80004e4 <__aeabi_i2d>
 800107e:	a362      	add	r3, pc, #392	; (adr r3, 8001208 <_dtoa_r+0x2c0>)
 8001080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001084:	f7ff fa98 	bl	80005b8 <__aeabi_dmul>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	4630      	mov	r0, r6
 800108e:	4639      	mov	r1, r7
 8001090:	f7ff f8dc 	bl	800024c <__adddf3>
 8001094:	4606      	mov	r6, r0
 8001096:	460f      	mov	r7, r1
 8001098:	f7ff fd28 	bl	8000aec <__aeabi_d2iz>
 800109c:	2200      	movs	r2, #0
 800109e:	4682      	mov	sl, r0
 80010a0:	2300      	movs	r3, #0
 80010a2:	4630      	mov	r0, r6
 80010a4:	4639      	mov	r1, r7
 80010a6:	f7ff fcf9 	bl	8000a9c <__aeabi_dcmplt>
 80010aa:	b148      	cbz	r0, 80010c0 <_dtoa_r+0x178>
 80010ac:	4650      	mov	r0, sl
 80010ae:	f7ff fa19 	bl	80004e4 <__aeabi_i2d>
 80010b2:	4632      	mov	r2, r6
 80010b4:	463b      	mov	r3, r7
 80010b6:	f7ff fce7 	bl	8000a88 <__aeabi_dcmpeq>
 80010ba:	b908      	cbnz	r0, 80010c0 <_dtoa_r+0x178>
 80010bc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80010c0:	f1ba 0f16 	cmp.w	sl, #22
 80010c4:	d857      	bhi.n	8001176 <_dtoa_r+0x22e>
 80010c6:	4b59      	ldr	r3, [pc, #356]	; (800122c <_dtoa_r+0x2e4>)
 80010c8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80010cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80010d4:	f7ff fce2 	bl	8000a9c <__aeabi_dcmplt>
 80010d8:	2800      	cmp	r0, #0
 80010da:	d04e      	beq.n	800117a <_dtoa_r+0x232>
 80010dc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80010e0:	2300      	movs	r3, #0
 80010e2:	930f      	str	r3, [sp, #60]	; 0x3c
 80010e4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80010e6:	1b1c      	subs	r4, r3, r4
 80010e8:	1e63      	subs	r3, r4, #1
 80010ea:	9309      	str	r3, [sp, #36]	; 0x24
 80010ec:	bf45      	ittet	mi
 80010ee:	f1c4 0301 	rsbmi	r3, r4, #1
 80010f2:	9306      	strmi	r3, [sp, #24]
 80010f4:	2300      	movpl	r3, #0
 80010f6:	2300      	movmi	r3, #0
 80010f8:	bf4c      	ite	mi
 80010fa:	9309      	strmi	r3, [sp, #36]	; 0x24
 80010fc:	9306      	strpl	r3, [sp, #24]
 80010fe:	f1ba 0f00 	cmp.w	sl, #0
 8001102:	db3c      	blt.n	800117e <_dtoa_r+0x236>
 8001104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001106:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800110a:	4453      	add	r3, sl
 800110c:	9309      	str	r3, [sp, #36]	; 0x24
 800110e:	2300      	movs	r3, #0
 8001110:	930a      	str	r3, [sp, #40]	; 0x28
 8001112:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001114:	2b09      	cmp	r3, #9
 8001116:	f200 808d 	bhi.w	8001234 <_dtoa_r+0x2ec>
 800111a:	2b05      	cmp	r3, #5
 800111c:	bfc4      	itt	gt
 800111e:	3b04      	subgt	r3, #4
 8001120:	9322      	strgt	r3, [sp, #136]	; 0x88
 8001122:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001124:	f1a3 0302 	sub.w	r3, r3, #2
 8001128:	bfcc      	ite	gt
 800112a:	2400      	movgt	r4, #0
 800112c:	2401      	movle	r4, #1
 800112e:	2b03      	cmp	r3, #3
 8001130:	f200 808c 	bhi.w	800124c <_dtoa_r+0x304>
 8001134:	e8df f003 	tbb	[pc, r3]
 8001138:	5b4d4f2d 	.word	0x5b4d4f2d
 800113c:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8001140:	441c      	add	r4, r3
 8001142:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8001146:	2b20      	cmp	r3, #32
 8001148:	bfc3      	ittte	gt
 800114a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800114e:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8001152:	fa09 f303 	lslgt.w	r3, r9, r3
 8001156:	f1c3 0320 	rsble	r3, r3, #32
 800115a:	bfc6      	itte	gt
 800115c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8001160:	4318      	orrgt	r0, r3
 8001162:	fa06 f003 	lslle.w	r0, r6, r3
 8001166:	f7ff f9ad 	bl	80004c4 <__aeabi_ui2d>
 800116a:	2301      	movs	r3, #1
 800116c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8001170:	3c01      	subs	r4, #1
 8001172:	9313      	str	r3, [sp, #76]	; 0x4c
 8001174:	e770      	b.n	8001058 <_dtoa_r+0x110>
 8001176:	2301      	movs	r3, #1
 8001178:	e7b3      	b.n	80010e2 <_dtoa_r+0x19a>
 800117a:	900f      	str	r0, [sp, #60]	; 0x3c
 800117c:	e7b2      	b.n	80010e4 <_dtoa_r+0x19c>
 800117e:	9b06      	ldr	r3, [sp, #24]
 8001180:	eba3 030a 	sub.w	r3, r3, sl
 8001184:	9306      	str	r3, [sp, #24]
 8001186:	f1ca 0300 	rsb	r3, sl, #0
 800118a:	930a      	str	r3, [sp, #40]	; 0x28
 800118c:	2300      	movs	r3, #0
 800118e:	930e      	str	r3, [sp, #56]	; 0x38
 8001190:	e7bf      	b.n	8001112 <_dtoa_r+0x1ca>
 8001192:	2300      	movs	r3, #0
 8001194:	930b      	str	r3, [sp, #44]	; 0x2c
 8001196:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8001198:	2b00      	cmp	r3, #0
 800119a:	dc5a      	bgt.n	8001252 <_dtoa_r+0x30a>
 800119c:	f04f 0901 	mov.w	r9, #1
 80011a0:	f8cd 9020 	str.w	r9, [sp, #32]
 80011a4:	464b      	mov	r3, r9
 80011a6:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80011aa:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80011ac:	2200      	movs	r2, #0
 80011ae:	6042      	str	r2, [r0, #4]
 80011b0:	2204      	movs	r2, #4
 80011b2:	f102 0614 	add.w	r6, r2, #20
 80011b6:	429e      	cmp	r6, r3
 80011b8:	6841      	ldr	r1, [r0, #4]
 80011ba:	d950      	bls.n	800125e <_dtoa_r+0x316>
 80011bc:	4628      	mov	r0, r5
 80011be:	f00d fc9d 	bl	800eafc <_Balloc>
 80011c2:	9003      	str	r0, [sp, #12]
 80011c4:	2800      	cmp	r0, #0
 80011c6:	d14e      	bne.n	8001266 <_dtoa_r+0x31e>
 80011c8:	4b19      	ldr	r3, [pc, #100]	; (8001230 <_dtoa_r+0x2e8>)
 80011ca:	4602      	mov	r2, r0
 80011cc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80011d0:	e6ce      	b.n	8000f70 <_dtoa_r+0x28>
 80011d2:	2301      	movs	r3, #1
 80011d4:	e7de      	b.n	8001194 <_dtoa_r+0x24c>
 80011d6:	2300      	movs	r3, #0
 80011d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80011da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80011dc:	eb0a 0903 	add.w	r9, sl, r3
 80011e0:	f109 0301 	add.w	r3, r9, #1
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	9308      	str	r3, [sp, #32]
 80011e8:	bfb8      	it	lt
 80011ea:	2301      	movlt	r3, #1
 80011ec:	e7dd      	b.n	80011aa <_dtoa_r+0x262>
 80011ee:	2301      	movs	r3, #1
 80011f0:	e7f2      	b.n	80011d8 <_dtoa_r+0x290>
 80011f2:	bf00      	nop
 80011f4:	f3af 8000 	nop.w
 80011f8:	636f4361 	.word	0x636f4361
 80011fc:	3fd287a7 	.word	0x3fd287a7
 8001200:	8b60c8b3 	.word	0x8b60c8b3
 8001204:	3fc68a28 	.word	0x3fc68a28
 8001208:	509f79fb 	.word	0x509f79fb
 800120c:	3fd34413 	.word	0x3fd34413
 8001210:	08014c0f 	.word	0x08014c0f
 8001214:	08014c26 	.word	0x08014c26
 8001218:	7ff00000 	.word	0x7ff00000
 800121c:	08014c0b 	.word	0x08014c0b
 8001220:	08014c02 	.word	0x08014c02
 8001224:	08014bdf 	.word	0x08014bdf
 8001228:	3ff80000 	.word	0x3ff80000
 800122c:	08012cc0 	.word	0x08012cc0
 8001230:	08014c80 	.word	0x08014c80
 8001234:	2401      	movs	r4, #1
 8001236:	2300      	movs	r3, #0
 8001238:	9322      	str	r3, [sp, #136]	; 0x88
 800123a:	940b      	str	r4, [sp, #44]	; 0x2c
 800123c:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8001240:	2200      	movs	r2, #0
 8001242:	f8cd 9020 	str.w	r9, [sp, #32]
 8001246:	2312      	movs	r3, #18
 8001248:	9223      	str	r2, [sp, #140]	; 0x8c
 800124a:	e7ae      	b.n	80011aa <_dtoa_r+0x262>
 800124c:	2301      	movs	r3, #1
 800124e:	930b      	str	r3, [sp, #44]	; 0x2c
 8001250:	e7f4      	b.n	800123c <_dtoa_r+0x2f4>
 8001252:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8001256:	f8cd 9020 	str.w	r9, [sp, #32]
 800125a:	464b      	mov	r3, r9
 800125c:	e7a5      	b.n	80011aa <_dtoa_r+0x262>
 800125e:	3101      	adds	r1, #1
 8001260:	6041      	str	r1, [r0, #4]
 8001262:	0052      	lsls	r2, r2, #1
 8001264:	e7a5      	b.n	80011b2 <_dtoa_r+0x26a>
 8001266:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001268:	9a03      	ldr	r2, [sp, #12]
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	9b08      	ldr	r3, [sp, #32]
 800126e:	2b0e      	cmp	r3, #14
 8001270:	f200 80a8 	bhi.w	80013c4 <_dtoa_r+0x47c>
 8001274:	2c00      	cmp	r4, #0
 8001276:	f000 80a5 	beq.w	80013c4 <_dtoa_r+0x47c>
 800127a:	f1ba 0f00 	cmp.w	sl, #0
 800127e:	dd34      	ble.n	80012ea <_dtoa_r+0x3a2>
 8001280:	4a9a      	ldr	r2, [pc, #616]	; (80014ec <_dtoa_r+0x5a4>)
 8001282:	f00a 030f 	and.w	r3, sl, #15
 8001286:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800128a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800128e:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8001292:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8001296:	ea4f 142a 	mov.w	r4, sl, asr #4
 800129a:	d016      	beq.n	80012ca <_dtoa_r+0x382>
 800129c:	4b94      	ldr	r3, [pc, #592]	; (80014f0 <_dtoa_r+0x5a8>)
 800129e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80012a2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80012a6:	f7ff fab1 	bl	800080c <__aeabi_ddiv>
 80012aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80012ae:	f004 040f 	and.w	r4, r4, #15
 80012b2:	2703      	movs	r7, #3
 80012b4:	4e8e      	ldr	r6, [pc, #568]	; (80014f0 <_dtoa_r+0x5a8>)
 80012b6:	b954      	cbnz	r4, 80012ce <_dtoa_r+0x386>
 80012b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80012bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80012c0:	f7ff faa4 	bl	800080c <__aeabi_ddiv>
 80012c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80012c8:	e029      	b.n	800131e <_dtoa_r+0x3d6>
 80012ca:	2702      	movs	r7, #2
 80012cc:	e7f2      	b.n	80012b4 <_dtoa_r+0x36c>
 80012ce:	07e1      	lsls	r1, r4, #31
 80012d0:	d508      	bpl.n	80012e4 <_dtoa_r+0x39c>
 80012d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80012d6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80012da:	f7ff f96d 	bl	80005b8 <__aeabi_dmul>
 80012de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80012e2:	3701      	adds	r7, #1
 80012e4:	1064      	asrs	r4, r4, #1
 80012e6:	3608      	adds	r6, #8
 80012e8:	e7e5      	b.n	80012b6 <_dtoa_r+0x36e>
 80012ea:	f000 80a5 	beq.w	8001438 <_dtoa_r+0x4f0>
 80012ee:	f1ca 0400 	rsb	r4, sl, #0
 80012f2:	4b7e      	ldr	r3, [pc, #504]	; (80014ec <_dtoa_r+0x5a4>)
 80012f4:	4e7e      	ldr	r6, [pc, #504]	; (80014f0 <_dtoa_r+0x5a8>)
 80012f6:	f004 020f 	and.w	r2, r4, #15
 80012fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80012fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001302:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8001306:	f7ff f957 	bl	80005b8 <__aeabi_dmul>
 800130a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800130e:	1124      	asrs	r4, r4, #4
 8001310:	2300      	movs	r3, #0
 8001312:	2702      	movs	r7, #2
 8001314:	2c00      	cmp	r4, #0
 8001316:	f040 8084 	bne.w	8001422 <_dtoa_r+0x4da>
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1d2      	bne.n	80012c4 <_dtoa_r+0x37c>
 800131e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001320:	2b00      	cmp	r3, #0
 8001322:	f000 808b 	beq.w	800143c <_dtoa_r+0x4f4>
 8001326:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800132a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800132e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001332:	4b70      	ldr	r3, [pc, #448]	; (80014f4 <_dtoa_r+0x5ac>)
 8001334:	2200      	movs	r2, #0
 8001336:	f7ff fbb1 	bl	8000a9c <__aeabi_dcmplt>
 800133a:	2800      	cmp	r0, #0
 800133c:	d07e      	beq.n	800143c <_dtoa_r+0x4f4>
 800133e:	9b08      	ldr	r3, [sp, #32]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d07b      	beq.n	800143c <_dtoa_r+0x4f4>
 8001344:	f1b9 0f00 	cmp.w	r9, #0
 8001348:	dd38      	ble.n	80013bc <_dtoa_r+0x474>
 800134a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800134e:	4b6a      	ldr	r3, [pc, #424]	; (80014f8 <_dtoa_r+0x5b0>)
 8001350:	2200      	movs	r2, #0
 8001352:	f7ff f931 	bl	80005b8 <__aeabi_dmul>
 8001356:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800135a:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 800135e:	3701      	adds	r7, #1
 8001360:	464c      	mov	r4, r9
 8001362:	4638      	mov	r0, r7
 8001364:	f7ff f8be 	bl	80004e4 <__aeabi_i2d>
 8001368:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800136c:	f7ff f924 	bl	80005b8 <__aeabi_dmul>
 8001370:	4b62      	ldr	r3, [pc, #392]	; (80014fc <_dtoa_r+0x5b4>)
 8001372:	2200      	movs	r2, #0
 8001374:	f7fe ff6a 	bl	800024c <__adddf3>
 8001378:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800137c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001380:	9611      	str	r6, [sp, #68]	; 0x44
 8001382:	2c00      	cmp	r4, #0
 8001384:	d15d      	bne.n	8001442 <_dtoa_r+0x4fa>
 8001386:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800138a:	4b5d      	ldr	r3, [pc, #372]	; (8001500 <_dtoa_r+0x5b8>)
 800138c:	2200      	movs	r2, #0
 800138e:	f7fe ff5b 	bl	8000248 <__aeabi_dsub>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800139a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800139c:	4633      	mov	r3, r6
 800139e:	f7ff fb9b 	bl	8000ad8 <__aeabi_dcmpgt>
 80013a2:	2800      	cmp	r0, #0
 80013a4:	f040 829c 	bne.w	80018e0 <_dtoa_r+0x998>
 80013a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80013ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80013ae:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80013b2:	f7ff fb73 	bl	8000a9c <__aeabi_dcmplt>
 80013b6:	2800      	cmp	r0, #0
 80013b8:	f040 8290 	bne.w	80018dc <_dtoa_r+0x994>
 80013bc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80013c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80013c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	f2c0 8152 	blt.w	8001670 <_dtoa_r+0x728>
 80013cc:	f1ba 0f0e 	cmp.w	sl, #14
 80013d0:	f300 814e 	bgt.w	8001670 <_dtoa_r+0x728>
 80013d4:	4b45      	ldr	r3, [pc, #276]	; (80014ec <_dtoa_r+0x5a4>)
 80013d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80013da:	e9d3 3400 	ldrd	r3, r4, [r3]
 80013de:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80013e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	f280 80db 	bge.w	80015a0 <_dtoa_r+0x658>
 80013ea:	9b08      	ldr	r3, [sp, #32]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	f300 80d7 	bgt.w	80015a0 <_dtoa_r+0x658>
 80013f2:	f040 8272 	bne.w	80018da <_dtoa_r+0x992>
 80013f6:	4b42      	ldr	r3, [pc, #264]	; (8001500 <_dtoa_r+0x5b8>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80013fe:	f7ff f8db 	bl	80005b8 <__aeabi_dmul>
 8001402:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001406:	f7ff fb5d 	bl	8000ac4 <__aeabi_dcmpge>
 800140a:	9c08      	ldr	r4, [sp, #32]
 800140c:	4626      	mov	r6, r4
 800140e:	2800      	cmp	r0, #0
 8001410:	f040 8248 	bne.w	80018a4 <_dtoa_r+0x95c>
 8001414:	9f03      	ldr	r7, [sp, #12]
 8001416:	2331      	movs	r3, #49	; 0x31
 8001418:	f807 3b01 	strb.w	r3, [r7], #1
 800141c:	f10a 0a01 	add.w	sl, sl, #1
 8001420:	e244      	b.n	80018ac <_dtoa_r+0x964>
 8001422:	07e2      	lsls	r2, r4, #31
 8001424:	d505      	bpl.n	8001432 <_dtoa_r+0x4ea>
 8001426:	e9d6 2300 	ldrd	r2, r3, [r6]
 800142a:	f7ff f8c5 	bl	80005b8 <__aeabi_dmul>
 800142e:	3701      	adds	r7, #1
 8001430:	2301      	movs	r3, #1
 8001432:	1064      	asrs	r4, r4, #1
 8001434:	3608      	adds	r6, #8
 8001436:	e76d      	b.n	8001314 <_dtoa_r+0x3cc>
 8001438:	2702      	movs	r7, #2
 800143a:	e770      	b.n	800131e <_dtoa_r+0x3d6>
 800143c:	9c08      	ldr	r4, [sp, #32]
 800143e:	46d0      	mov	r8, sl
 8001440:	e78f      	b.n	8001362 <_dtoa_r+0x41a>
 8001442:	9903      	ldr	r1, [sp, #12]
 8001444:	4b29      	ldr	r3, [pc, #164]	; (80014ec <_dtoa_r+0x5a4>)
 8001446:	4421      	add	r1, r4
 8001448:	9112      	str	r1, [sp, #72]	; 0x48
 800144a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800144c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8001450:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8001454:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001458:	2900      	cmp	r1, #0
 800145a:	d055      	beq.n	8001508 <_dtoa_r+0x5c0>
 800145c:	4929      	ldr	r1, [pc, #164]	; (8001504 <_dtoa_r+0x5bc>)
 800145e:	2000      	movs	r0, #0
 8001460:	f7ff f9d4 	bl	800080c <__aeabi_ddiv>
 8001464:	463b      	mov	r3, r7
 8001466:	4632      	mov	r2, r6
 8001468:	f7fe feee 	bl	8000248 <__aeabi_dsub>
 800146c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001470:	9f03      	ldr	r7, [sp, #12]
 8001472:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001476:	f7ff fb39 	bl	8000aec <__aeabi_d2iz>
 800147a:	4604      	mov	r4, r0
 800147c:	f7ff f832 	bl	80004e4 <__aeabi_i2d>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001488:	f7fe fede 	bl	8000248 <__aeabi_dsub>
 800148c:	3430      	adds	r4, #48	; 0x30
 800148e:	4602      	mov	r2, r0
 8001490:	460b      	mov	r3, r1
 8001492:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001496:	f807 4b01 	strb.w	r4, [r7], #1
 800149a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800149e:	f7ff fafd 	bl	8000a9c <__aeabi_dcmplt>
 80014a2:	2800      	cmp	r0, #0
 80014a4:	d174      	bne.n	8001590 <_dtoa_r+0x648>
 80014a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80014aa:	4912      	ldr	r1, [pc, #72]	; (80014f4 <_dtoa_r+0x5ac>)
 80014ac:	2000      	movs	r0, #0
 80014ae:	f7fe fecb 	bl	8000248 <__aeabi_dsub>
 80014b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80014b6:	f7ff faf1 	bl	8000a9c <__aeabi_dcmplt>
 80014ba:	2800      	cmp	r0, #0
 80014bc:	f040 80b7 	bne.w	800162e <_dtoa_r+0x6e6>
 80014c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80014c2:	429f      	cmp	r7, r3
 80014c4:	f43f af7a 	beq.w	80013bc <_dtoa_r+0x474>
 80014c8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80014cc:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <_dtoa_r+0x5b0>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	f7ff f872 	bl	80005b8 <__aeabi_dmul>
 80014d4:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <_dtoa_r+0x5b0>)
 80014d6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80014da:	2200      	movs	r2, #0
 80014dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80014e0:	f7ff f86a 	bl	80005b8 <__aeabi_dmul>
 80014e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80014e8:	e7c3      	b.n	8001472 <_dtoa_r+0x52a>
 80014ea:	bf00      	nop
 80014ec:	08012cc0 	.word	0x08012cc0
 80014f0:	08012c98 	.word	0x08012c98
 80014f4:	3ff00000 	.word	0x3ff00000
 80014f8:	40240000 	.word	0x40240000
 80014fc:	401c0000 	.word	0x401c0000
 8001500:	40140000 	.word	0x40140000
 8001504:	3fe00000 	.word	0x3fe00000
 8001508:	4630      	mov	r0, r6
 800150a:	4639      	mov	r1, r7
 800150c:	f7ff f854 	bl	80005b8 <__aeabi_dmul>
 8001510:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001514:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001516:	9c03      	ldr	r4, [sp, #12]
 8001518:	9314      	str	r3, [sp, #80]	; 0x50
 800151a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800151e:	f7ff fae5 	bl	8000aec <__aeabi_d2iz>
 8001522:	9015      	str	r0, [sp, #84]	; 0x54
 8001524:	f7fe ffde 	bl	80004e4 <__aeabi_i2d>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001530:	f7fe fe8a 	bl	8000248 <__aeabi_dsub>
 8001534:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8001536:	3330      	adds	r3, #48	; 0x30
 8001538:	f804 3b01 	strb.w	r3, [r4], #1
 800153c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800153e:	429c      	cmp	r4, r3
 8001540:	4606      	mov	r6, r0
 8001542:	460f      	mov	r7, r1
 8001544:	f04f 0200 	mov.w	r2, #0
 8001548:	d124      	bne.n	8001594 <_dtoa_r+0x64c>
 800154a:	4ba4      	ldr	r3, [pc, #656]	; (80017dc <_dtoa_r+0x894>)
 800154c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001550:	f7fe fe7c 	bl	800024c <__adddf3>
 8001554:	4602      	mov	r2, r0
 8001556:	460b      	mov	r3, r1
 8001558:	4630      	mov	r0, r6
 800155a:	4639      	mov	r1, r7
 800155c:	f7ff fabc 	bl	8000ad8 <__aeabi_dcmpgt>
 8001560:	2800      	cmp	r0, #0
 8001562:	d163      	bne.n	800162c <_dtoa_r+0x6e4>
 8001564:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8001568:	499c      	ldr	r1, [pc, #624]	; (80017dc <_dtoa_r+0x894>)
 800156a:	2000      	movs	r0, #0
 800156c:	f7fe fe6c 	bl	8000248 <__aeabi_dsub>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4630      	mov	r0, r6
 8001576:	4639      	mov	r1, r7
 8001578:	f7ff fa90 	bl	8000a9c <__aeabi_dcmplt>
 800157c:	2800      	cmp	r0, #0
 800157e:	f43f af1d 	beq.w	80013bc <_dtoa_r+0x474>
 8001582:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8001584:	1e7b      	subs	r3, r7, #1
 8001586:	9314      	str	r3, [sp, #80]	; 0x50
 8001588:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800158c:	2b30      	cmp	r3, #48	; 0x30
 800158e:	d0f8      	beq.n	8001582 <_dtoa_r+0x63a>
 8001590:	46c2      	mov	sl, r8
 8001592:	e03b      	b.n	800160c <_dtoa_r+0x6c4>
 8001594:	4b92      	ldr	r3, [pc, #584]	; (80017e0 <_dtoa_r+0x898>)
 8001596:	f7ff f80f 	bl	80005b8 <__aeabi_dmul>
 800159a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800159e:	e7bc      	b.n	800151a <_dtoa_r+0x5d2>
 80015a0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80015a4:	9f03      	ldr	r7, [sp, #12]
 80015a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80015aa:	4640      	mov	r0, r8
 80015ac:	4649      	mov	r1, r9
 80015ae:	f7ff f92d 	bl	800080c <__aeabi_ddiv>
 80015b2:	f7ff fa9b 	bl	8000aec <__aeabi_d2iz>
 80015b6:	4604      	mov	r4, r0
 80015b8:	f7fe ff94 	bl	80004e4 <__aeabi_i2d>
 80015bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80015c0:	f7fe fffa 	bl	80005b8 <__aeabi_dmul>
 80015c4:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80015c8:	4602      	mov	r2, r0
 80015ca:	460b      	mov	r3, r1
 80015cc:	4640      	mov	r0, r8
 80015ce:	4649      	mov	r1, r9
 80015d0:	f7fe fe3a 	bl	8000248 <__aeabi_dsub>
 80015d4:	f807 6b01 	strb.w	r6, [r7], #1
 80015d8:	9e03      	ldr	r6, [sp, #12]
 80015da:	f8dd c020 	ldr.w	ip, [sp, #32]
 80015de:	1bbe      	subs	r6, r7, r6
 80015e0:	45b4      	cmp	ip, r6
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	d136      	bne.n	8001656 <_dtoa_r+0x70e>
 80015e8:	f7fe fe30 	bl	800024c <__adddf3>
 80015ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80015f0:	4680      	mov	r8, r0
 80015f2:	4689      	mov	r9, r1
 80015f4:	f7ff fa70 	bl	8000ad8 <__aeabi_dcmpgt>
 80015f8:	bb58      	cbnz	r0, 8001652 <_dtoa_r+0x70a>
 80015fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80015fe:	4640      	mov	r0, r8
 8001600:	4649      	mov	r1, r9
 8001602:	f7ff fa41 	bl	8000a88 <__aeabi_dcmpeq>
 8001606:	b108      	cbz	r0, 800160c <_dtoa_r+0x6c4>
 8001608:	07e1      	lsls	r1, r4, #31
 800160a:	d422      	bmi.n	8001652 <_dtoa_r+0x70a>
 800160c:	4628      	mov	r0, r5
 800160e:	4659      	mov	r1, fp
 8001610:	f00d fab4 	bl	800eb7c <_Bfree>
 8001614:	2300      	movs	r3, #0
 8001616:	703b      	strb	r3, [r7, #0]
 8001618:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800161a:	f10a 0001 	add.w	r0, sl, #1
 800161e:	6018      	str	r0, [r3, #0]
 8001620:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001622:	2b00      	cmp	r3, #0
 8001624:	f43f acdd 	beq.w	8000fe2 <_dtoa_r+0x9a>
 8001628:	601f      	str	r7, [r3, #0]
 800162a:	e4da      	b.n	8000fe2 <_dtoa_r+0x9a>
 800162c:	4627      	mov	r7, r4
 800162e:	463b      	mov	r3, r7
 8001630:	461f      	mov	r7, r3
 8001632:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8001636:	2a39      	cmp	r2, #57	; 0x39
 8001638:	d107      	bne.n	800164a <_dtoa_r+0x702>
 800163a:	9a03      	ldr	r2, [sp, #12]
 800163c:	429a      	cmp	r2, r3
 800163e:	d1f7      	bne.n	8001630 <_dtoa_r+0x6e8>
 8001640:	9903      	ldr	r1, [sp, #12]
 8001642:	2230      	movs	r2, #48	; 0x30
 8001644:	f108 0801 	add.w	r8, r8, #1
 8001648:	700a      	strb	r2, [r1, #0]
 800164a:	781a      	ldrb	r2, [r3, #0]
 800164c:	3201      	adds	r2, #1
 800164e:	701a      	strb	r2, [r3, #0]
 8001650:	e79e      	b.n	8001590 <_dtoa_r+0x648>
 8001652:	46d0      	mov	r8, sl
 8001654:	e7eb      	b.n	800162e <_dtoa_r+0x6e6>
 8001656:	4b62      	ldr	r3, [pc, #392]	; (80017e0 <_dtoa_r+0x898>)
 8001658:	2200      	movs	r2, #0
 800165a:	f7fe ffad 	bl	80005b8 <__aeabi_dmul>
 800165e:	2200      	movs	r2, #0
 8001660:	2300      	movs	r3, #0
 8001662:	4680      	mov	r8, r0
 8001664:	4689      	mov	r9, r1
 8001666:	f7ff fa0f 	bl	8000a88 <__aeabi_dcmpeq>
 800166a:	2800      	cmp	r0, #0
 800166c:	d09b      	beq.n	80015a6 <_dtoa_r+0x65e>
 800166e:	e7cd      	b.n	800160c <_dtoa_r+0x6c4>
 8001670:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001672:	2a00      	cmp	r2, #0
 8001674:	f000 80d0 	beq.w	8001818 <_dtoa_r+0x8d0>
 8001678:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800167a:	2a01      	cmp	r2, #1
 800167c:	f300 80b2 	bgt.w	80017e4 <_dtoa_r+0x89c>
 8001680:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8001682:	2a00      	cmp	r2, #0
 8001684:	f000 80a6 	beq.w	80017d4 <_dtoa_r+0x88c>
 8001688:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800168c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800168e:	9f06      	ldr	r7, [sp, #24]
 8001690:	9a06      	ldr	r2, [sp, #24]
 8001692:	441a      	add	r2, r3
 8001694:	9206      	str	r2, [sp, #24]
 8001696:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001698:	2101      	movs	r1, #1
 800169a:	441a      	add	r2, r3
 800169c:	4628      	mov	r0, r5
 800169e:	9209      	str	r2, [sp, #36]	; 0x24
 80016a0:	f00d fad4 	bl	800ec4c <__i2b>
 80016a4:	4606      	mov	r6, r0
 80016a6:	2f00      	cmp	r7, #0
 80016a8:	dd0c      	ble.n	80016c4 <_dtoa_r+0x77c>
 80016aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	dd09      	ble.n	80016c4 <_dtoa_r+0x77c>
 80016b0:	42bb      	cmp	r3, r7
 80016b2:	9a06      	ldr	r2, [sp, #24]
 80016b4:	bfa8      	it	ge
 80016b6:	463b      	movge	r3, r7
 80016b8:	1ad2      	subs	r2, r2, r3
 80016ba:	9206      	str	r2, [sp, #24]
 80016bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80016be:	1aff      	subs	r7, r7, r3
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	9309      	str	r3, [sp, #36]	; 0x24
 80016c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80016c6:	b1f3      	cbz	r3, 8001706 <_dtoa_r+0x7be>
 80016c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	f000 80a8 	beq.w	8001820 <_dtoa_r+0x8d8>
 80016d0:	2c00      	cmp	r4, #0
 80016d2:	dd10      	ble.n	80016f6 <_dtoa_r+0x7ae>
 80016d4:	4631      	mov	r1, r6
 80016d6:	4622      	mov	r2, r4
 80016d8:	4628      	mov	r0, r5
 80016da:	f00d fb75 	bl	800edc8 <__pow5mult>
 80016de:	465a      	mov	r2, fp
 80016e0:	4601      	mov	r1, r0
 80016e2:	4606      	mov	r6, r0
 80016e4:	4628      	mov	r0, r5
 80016e6:	f00d fac7 	bl	800ec78 <__multiply>
 80016ea:	4659      	mov	r1, fp
 80016ec:	4680      	mov	r8, r0
 80016ee:	4628      	mov	r0, r5
 80016f0:	f00d fa44 	bl	800eb7c <_Bfree>
 80016f4:	46c3      	mov	fp, r8
 80016f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80016f8:	1b1a      	subs	r2, r3, r4
 80016fa:	d004      	beq.n	8001706 <_dtoa_r+0x7be>
 80016fc:	4659      	mov	r1, fp
 80016fe:	4628      	mov	r0, r5
 8001700:	f00d fb62 	bl	800edc8 <__pow5mult>
 8001704:	4683      	mov	fp, r0
 8001706:	2101      	movs	r1, #1
 8001708:	4628      	mov	r0, r5
 800170a:	f00d fa9f 	bl	800ec4c <__i2b>
 800170e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001710:	2b00      	cmp	r3, #0
 8001712:	4604      	mov	r4, r0
 8001714:	f340 8086 	ble.w	8001824 <_dtoa_r+0x8dc>
 8001718:	461a      	mov	r2, r3
 800171a:	4601      	mov	r1, r0
 800171c:	4628      	mov	r0, r5
 800171e:	f00d fb53 	bl	800edc8 <__pow5mult>
 8001722:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001724:	2b01      	cmp	r3, #1
 8001726:	4604      	mov	r4, r0
 8001728:	dd7f      	ble.n	800182a <_dtoa_r+0x8e2>
 800172a:	f04f 0800 	mov.w	r8, #0
 800172e:	6923      	ldr	r3, [r4, #16]
 8001730:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001734:	6918      	ldr	r0, [r3, #16]
 8001736:	f010 feb1 	bl	801249c <__hi0bits>
 800173a:	f1c0 0020 	rsb	r0, r0, #32
 800173e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001740:	4418      	add	r0, r3
 8001742:	f010 001f 	ands.w	r0, r0, #31
 8001746:	f000 8092 	beq.w	800186e <_dtoa_r+0x926>
 800174a:	f1c0 0320 	rsb	r3, r0, #32
 800174e:	2b04      	cmp	r3, #4
 8001750:	f340 808a 	ble.w	8001868 <_dtoa_r+0x920>
 8001754:	f1c0 001c 	rsb	r0, r0, #28
 8001758:	9b06      	ldr	r3, [sp, #24]
 800175a:	4403      	add	r3, r0
 800175c:	9306      	str	r3, [sp, #24]
 800175e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001760:	4403      	add	r3, r0
 8001762:	4407      	add	r7, r0
 8001764:	9309      	str	r3, [sp, #36]	; 0x24
 8001766:	9b06      	ldr	r3, [sp, #24]
 8001768:	2b00      	cmp	r3, #0
 800176a:	dd05      	ble.n	8001778 <_dtoa_r+0x830>
 800176c:	4659      	mov	r1, fp
 800176e:	461a      	mov	r2, r3
 8001770:	4628      	mov	r0, r5
 8001772:	f00d fb83 	bl	800ee7c <__lshift>
 8001776:	4683      	mov	fp, r0
 8001778:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800177a:	2b00      	cmp	r3, #0
 800177c:	dd05      	ble.n	800178a <_dtoa_r+0x842>
 800177e:	4621      	mov	r1, r4
 8001780:	461a      	mov	r2, r3
 8001782:	4628      	mov	r0, r5
 8001784:	f00d fb7a 	bl	800ee7c <__lshift>
 8001788:	4604      	mov	r4, r0
 800178a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800178c:	2b00      	cmp	r3, #0
 800178e:	d070      	beq.n	8001872 <_dtoa_r+0x92a>
 8001790:	4621      	mov	r1, r4
 8001792:	4658      	mov	r0, fp
 8001794:	f010 fecf 	bl	8012536 <__mcmp>
 8001798:	2800      	cmp	r0, #0
 800179a:	da6a      	bge.n	8001872 <_dtoa_r+0x92a>
 800179c:	2300      	movs	r3, #0
 800179e:	4659      	mov	r1, fp
 80017a0:	220a      	movs	r2, #10
 80017a2:	4628      	mov	r0, r5
 80017a4:	f00d fa0c 	bl	800ebc0 <__multadd>
 80017a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80017aa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80017ae:	4683      	mov	fp, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	f000 8194 	beq.w	8001ade <_dtoa_r+0xb96>
 80017b6:	4631      	mov	r1, r6
 80017b8:	2300      	movs	r3, #0
 80017ba:	220a      	movs	r2, #10
 80017bc:	4628      	mov	r0, r5
 80017be:	f00d f9ff 	bl	800ebc0 <__multadd>
 80017c2:	f1b9 0f00 	cmp.w	r9, #0
 80017c6:	4606      	mov	r6, r0
 80017c8:	f300 8093 	bgt.w	80018f2 <_dtoa_r+0x9aa>
 80017cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	dc57      	bgt.n	8001882 <_dtoa_r+0x93a>
 80017d2:	e08e      	b.n	80018f2 <_dtoa_r+0x9aa>
 80017d4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80017d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80017da:	e757      	b.n	800168c <_dtoa_r+0x744>
 80017dc:	3fe00000 	.word	0x3fe00000
 80017e0:	40240000 	.word	0x40240000
 80017e4:	9b08      	ldr	r3, [sp, #32]
 80017e6:	1e5c      	subs	r4, r3, #1
 80017e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80017ea:	42a3      	cmp	r3, r4
 80017ec:	bfbf      	itttt	lt
 80017ee:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80017f0:	940a      	strlt	r4, [sp, #40]	; 0x28
 80017f2:	1ae2      	sublt	r2, r4, r3
 80017f4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80017f6:	bfb6      	itet	lt
 80017f8:	189b      	addlt	r3, r3, r2
 80017fa:	1b1c      	subge	r4, r3, r4
 80017fc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80017fe:	9b08      	ldr	r3, [sp, #32]
 8001800:	bfb8      	it	lt
 8001802:	2400      	movlt	r4, #0
 8001804:	2b00      	cmp	r3, #0
 8001806:	bfb9      	ittee	lt
 8001808:	9b06      	ldrlt	r3, [sp, #24]
 800180a:	9a08      	ldrlt	r2, [sp, #32]
 800180c:	9f06      	ldrge	r7, [sp, #24]
 800180e:	9b08      	ldrge	r3, [sp, #32]
 8001810:	bfbc      	itt	lt
 8001812:	1a9f      	sublt	r7, r3, r2
 8001814:	2300      	movlt	r3, #0
 8001816:	e73b      	b.n	8001690 <_dtoa_r+0x748>
 8001818:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800181a:	9f06      	ldr	r7, [sp, #24]
 800181c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800181e:	e742      	b.n	80016a6 <_dtoa_r+0x75e>
 8001820:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001822:	e76b      	b.n	80016fc <_dtoa_r+0x7b4>
 8001824:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001826:	2b01      	cmp	r3, #1
 8001828:	dc19      	bgt.n	800185e <_dtoa_r+0x916>
 800182a:	9b04      	ldr	r3, [sp, #16]
 800182c:	b9bb      	cbnz	r3, 800185e <_dtoa_r+0x916>
 800182e:	9b05      	ldr	r3, [sp, #20]
 8001830:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001834:	b99b      	cbnz	r3, 800185e <_dtoa_r+0x916>
 8001836:	9b05      	ldr	r3, [sp, #20]
 8001838:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800183c:	0d1b      	lsrs	r3, r3, #20
 800183e:	051b      	lsls	r3, r3, #20
 8001840:	b183      	cbz	r3, 8001864 <_dtoa_r+0x91c>
 8001842:	9b06      	ldr	r3, [sp, #24]
 8001844:	3301      	adds	r3, #1
 8001846:	9306      	str	r3, [sp, #24]
 8001848:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800184a:	3301      	adds	r3, #1
 800184c:	9309      	str	r3, [sp, #36]	; 0x24
 800184e:	f04f 0801 	mov.w	r8, #1
 8001852:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001854:	2b00      	cmp	r3, #0
 8001856:	f47f af6a 	bne.w	800172e <_dtoa_r+0x7e6>
 800185a:	2001      	movs	r0, #1
 800185c:	e76f      	b.n	800173e <_dtoa_r+0x7f6>
 800185e:	f04f 0800 	mov.w	r8, #0
 8001862:	e7f6      	b.n	8001852 <_dtoa_r+0x90a>
 8001864:	4698      	mov	r8, r3
 8001866:	e7f4      	b.n	8001852 <_dtoa_r+0x90a>
 8001868:	f43f af7d 	beq.w	8001766 <_dtoa_r+0x81e>
 800186c:	4618      	mov	r0, r3
 800186e:	301c      	adds	r0, #28
 8001870:	e772      	b.n	8001758 <_dtoa_r+0x810>
 8001872:	9b08      	ldr	r3, [sp, #32]
 8001874:	2b00      	cmp	r3, #0
 8001876:	dc36      	bgt.n	80018e6 <_dtoa_r+0x99e>
 8001878:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800187a:	2b02      	cmp	r3, #2
 800187c:	dd33      	ble.n	80018e6 <_dtoa_r+0x99e>
 800187e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001882:	f1b9 0f00 	cmp.w	r9, #0
 8001886:	d10d      	bne.n	80018a4 <_dtoa_r+0x95c>
 8001888:	4621      	mov	r1, r4
 800188a:	464b      	mov	r3, r9
 800188c:	2205      	movs	r2, #5
 800188e:	4628      	mov	r0, r5
 8001890:	f00d f996 	bl	800ebc0 <__multadd>
 8001894:	4601      	mov	r1, r0
 8001896:	4604      	mov	r4, r0
 8001898:	4658      	mov	r0, fp
 800189a:	f010 fe4c 	bl	8012536 <__mcmp>
 800189e:	2800      	cmp	r0, #0
 80018a0:	f73f adb8 	bgt.w	8001414 <_dtoa_r+0x4cc>
 80018a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80018a6:	9f03      	ldr	r7, [sp, #12]
 80018a8:	ea6f 0a03 	mvn.w	sl, r3
 80018ac:	f04f 0800 	mov.w	r8, #0
 80018b0:	4621      	mov	r1, r4
 80018b2:	4628      	mov	r0, r5
 80018b4:	f00d f962 	bl	800eb7c <_Bfree>
 80018b8:	2e00      	cmp	r6, #0
 80018ba:	f43f aea7 	beq.w	800160c <_dtoa_r+0x6c4>
 80018be:	f1b8 0f00 	cmp.w	r8, #0
 80018c2:	d005      	beq.n	80018d0 <_dtoa_r+0x988>
 80018c4:	45b0      	cmp	r8, r6
 80018c6:	d003      	beq.n	80018d0 <_dtoa_r+0x988>
 80018c8:	4641      	mov	r1, r8
 80018ca:	4628      	mov	r0, r5
 80018cc:	f00d f956 	bl	800eb7c <_Bfree>
 80018d0:	4631      	mov	r1, r6
 80018d2:	4628      	mov	r0, r5
 80018d4:	f00d f952 	bl	800eb7c <_Bfree>
 80018d8:	e698      	b.n	800160c <_dtoa_r+0x6c4>
 80018da:	2400      	movs	r4, #0
 80018dc:	4626      	mov	r6, r4
 80018de:	e7e1      	b.n	80018a4 <_dtoa_r+0x95c>
 80018e0:	46c2      	mov	sl, r8
 80018e2:	4626      	mov	r6, r4
 80018e4:	e596      	b.n	8001414 <_dtoa_r+0x4cc>
 80018e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80018e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	f000 80fd 	beq.w	8001aec <_dtoa_r+0xba4>
 80018f2:	2f00      	cmp	r7, #0
 80018f4:	dd05      	ble.n	8001902 <_dtoa_r+0x9ba>
 80018f6:	4631      	mov	r1, r6
 80018f8:	463a      	mov	r2, r7
 80018fa:	4628      	mov	r0, r5
 80018fc:	f00d fabe 	bl	800ee7c <__lshift>
 8001900:	4606      	mov	r6, r0
 8001902:	f1b8 0f00 	cmp.w	r8, #0
 8001906:	d05c      	beq.n	80019c2 <_dtoa_r+0xa7a>
 8001908:	6871      	ldr	r1, [r6, #4]
 800190a:	4628      	mov	r0, r5
 800190c:	f00d f8f6 	bl	800eafc <_Balloc>
 8001910:	4607      	mov	r7, r0
 8001912:	b928      	cbnz	r0, 8001920 <_dtoa_r+0x9d8>
 8001914:	4b80      	ldr	r3, [pc, #512]	; (8001b18 <_dtoa_r+0xbd0>)
 8001916:	4602      	mov	r2, r0
 8001918:	f240 21ea 	movw	r1, #746	; 0x2ea
 800191c:	f7ff bb28 	b.w	8000f70 <_dtoa_r+0x28>
 8001920:	6932      	ldr	r2, [r6, #16]
 8001922:	3202      	adds	r2, #2
 8001924:	0092      	lsls	r2, r2, #2
 8001926:	f106 010c 	add.w	r1, r6, #12
 800192a:	300c      	adds	r0, #12
 800192c:	f010 fb57 	bl	8011fde <memcpy>
 8001930:	2201      	movs	r2, #1
 8001932:	4639      	mov	r1, r7
 8001934:	4628      	mov	r0, r5
 8001936:	f00d faa1 	bl	800ee7c <__lshift>
 800193a:	9b03      	ldr	r3, [sp, #12]
 800193c:	3301      	adds	r3, #1
 800193e:	9308      	str	r3, [sp, #32]
 8001940:	9b03      	ldr	r3, [sp, #12]
 8001942:	444b      	add	r3, r9
 8001944:	930a      	str	r3, [sp, #40]	; 0x28
 8001946:	9b04      	ldr	r3, [sp, #16]
 8001948:	f003 0301 	and.w	r3, r3, #1
 800194c:	46b0      	mov	r8, r6
 800194e:	9309      	str	r3, [sp, #36]	; 0x24
 8001950:	4606      	mov	r6, r0
 8001952:	9b08      	ldr	r3, [sp, #32]
 8001954:	4621      	mov	r1, r4
 8001956:	3b01      	subs	r3, #1
 8001958:	4658      	mov	r0, fp
 800195a:	9304      	str	r3, [sp, #16]
 800195c:	f010 fcbd 	bl	80122da <quorem>
 8001960:	4603      	mov	r3, r0
 8001962:	3330      	adds	r3, #48	; 0x30
 8001964:	9006      	str	r0, [sp, #24]
 8001966:	4641      	mov	r1, r8
 8001968:	4658      	mov	r0, fp
 800196a:	930b      	str	r3, [sp, #44]	; 0x2c
 800196c:	f010 fde3 	bl	8012536 <__mcmp>
 8001970:	4632      	mov	r2, r6
 8001972:	4681      	mov	r9, r0
 8001974:	4621      	mov	r1, r4
 8001976:	4628      	mov	r0, r5
 8001978:	f00d faf0 	bl	800ef5c <__mdiff>
 800197c:	68c2      	ldr	r2, [r0, #12]
 800197e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001980:	4607      	mov	r7, r0
 8001982:	bb02      	cbnz	r2, 80019c6 <_dtoa_r+0xa7e>
 8001984:	4601      	mov	r1, r0
 8001986:	4658      	mov	r0, fp
 8001988:	f010 fdd5 	bl	8012536 <__mcmp>
 800198c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800198e:	4602      	mov	r2, r0
 8001990:	4639      	mov	r1, r7
 8001992:	4628      	mov	r0, r5
 8001994:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8001998:	f00d f8f0 	bl	800eb7c <_Bfree>
 800199c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800199e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80019a0:	9f08      	ldr	r7, [sp, #32]
 80019a2:	ea43 0102 	orr.w	r1, r3, r2
 80019a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80019a8:	430b      	orrs	r3, r1
 80019aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80019ac:	d10d      	bne.n	80019ca <_dtoa_r+0xa82>
 80019ae:	2b39      	cmp	r3, #57	; 0x39
 80019b0:	d029      	beq.n	8001a06 <_dtoa_r+0xabe>
 80019b2:	f1b9 0f00 	cmp.w	r9, #0
 80019b6:	dd01      	ble.n	80019bc <_dtoa_r+0xa74>
 80019b8:	9b06      	ldr	r3, [sp, #24]
 80019ba:	3331      	adds	r3, #49	; 0x31
 80019bc:	9a04      	ldr	r2, [sp, #16]
 80019be:	7013      	strb	r3, [r2, #0]
 80019c0:	e776      	b.n	80018b0 <_dtoa_r+0x968>
 80019c2:	4630      	mov	r0, r6
 80019c4:	e7b9      	b.n	800193a <_dtoa_r+0x9f2>
 80019c6:	2201      	movs	r2, #1
 80019c8:	e7e2      	b.n	8001990 <_dtoa_r+0xa48>
 80019ca:	f1b9 0f00 	cmp.w	r9, #0
 80019ce:	db06      	blt.n	80019de <_dtoa_r+0xa96>
 80019d0:	9922      	ldr	r1, [sp, #136]	; 0x88
 80019d2:	ea41 0909 	orr.w	r9, r1, r9
 80019d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80019d8:	ea59 0101 	orrs.w	r1, r9, r1
 80019dc:	d120      	bne.n	8001a20 <_dtoa_r+0xad8>
 80019de:	2a00      	cmp	r2, #0
 80019e0:	ddec      	ble.n	80019bc <_dtoa_r+0xa74>
 80019e2:	4659      	mov	r1, fp
 80019e4:	2201      	movs	r2, #1
 80019e6:	4628      	mov	r0, r5
 80019e8:	9308      	str	r3, [sp, #32]
 80019ea:	f00d fa47 	bl	800ee7c <__lshift>
 80019ee:	4621      	mov	r1, r4
 80019f0:	4683      	mov	fp, r0
 80019f2:	f010 fda0 	bl	8012536 <__mcmp>
 80019f6:	2800      	cmp	r0, #0
 80019f8:	9b08      	ldr	r3, [sp, #32]
 80019fa:	dc02      	bgt.n	8001a02 <_dtoa_r+0xaba>
 80019fc:	d1de      	bne.n	80019bc <_dtoa_r+0xa74>
 80019fe:	07da      	lsls	r2, r3, #31
 8001a00:	d5dc      	bpl.n	80019bc <_dtoa_r+0xa74>
 8001a02:	2b39      	cmp	r3, #57	; 0x39
 8001a04:	d1d8      	bne.n	80019b8 <_dtoa_r+0xa70>
 8001a06:	9a04      	ldr	r2, [sp, #16]
 8001a08:	2339      	movs	r3, #57	; 0x39
 8001a0a:	7013      	strb	r3, [r2, #0]
 8001a0c:	463b      	mov	r3, r7
 8001a0e:	461f      	mov	r7, r3
 8001a10:	3b01      	subs	r3, #1
 8001a12:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8001a16:	2a39      	cmp	r2, #57	; 0x39
 8001a18:	d050      	beq.n	8001abc <_dtoa_r+0xb74>
 8001a1a:	3201      	adds	r2, #1
 8001a1c:	701a      	strb	r2, [r3, #0]
 8001a1e:	e747      	b.n	80018b0 <_dtoa_r+0x968>
 8001a20:	2a00      	cmp	r2, #0
 8001a22:	dd03      	ble.n	8001a2c <_dtoa_r+0xae4>
 8001a24:	2b39      	cmp	r3, #57	; 0x39
 8001a26:	d0ee      	beq.n	8001a06 <_dtoa_r+0xabe>
 8001a28:	3301      	adds	r3, #1
 8001a2a:	e7c7      	b.n	80019bc <_dtoa_r+0xa74>
 8001a2c:	9a08      	ldr	r2, [sp, #32]
 8001a2e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001a30:	f802 3c01 	strb.w	r3, [r2, #-1]
 8001a34:	428a      	cmp	r2, r1
 8001a36:	d02a      	beq.n	8001a8e <_dtoa_r+0xb46>
 8001a38:	4659      	mov	r1, fp
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	220a      	movs	r2, #10
 8001a3e:	4628      	mov	r0, r5
 8001a40:	f00d f8be 	bl	800ebc0 <__multadd>
 8001a44:	45b0      	cmp	r8, r6
 8001a46:	4683      	mov	fp, r0
 8001a48:	f04f 0300 	mov.w	r3, #0
 8001a4c:	f04f 020a 	mov.w	r2, #10
 8001a50:	4641      	mov	r1, r8
 8001a52:	4628      	mov	r0, r5
 8001a54:	d107      	bne.n	8001a66 <_dtoa_r+0xb1e>
 8001a56:	f00d f8b3 	bl	800ebc0 <__multadd>
 8001a5a:	4680      	mov	r8, r0
 8001a5c:	4606      	mov	r6, r0
 8001a5e:	9b08      	ldr	r3, [sp, #32]
 8001a60:	3301      	adds	r3, #1
 8001a62:	9308      	str	r3, [sp, #32]
 8001a64:	e775      	b.n	8001952 <_dtoa_r+0xa0a>
 8001a66:	f00d f8ab 	bl	800ebc0 <__multadd>
 8001a6a:	4631      	mov	r1, r6
 8001a6c:	4680      	mov	r8, r0
 8001a6e:	2300      	movs	r3, #0
 8001a70:	220a      	movs	r2, #10
 8001a72:	4628      	mov	r0, r5
 8001a74:	f00d f8a4 	bl	800ebc0 <__multadd>
 8001a78:	4606      	mov	r6, r0
 8001a7a:	e7f0      	b.n	8001a5e <_dtoa_r+0xb16>
 8001a7c:	f1b9 0f00 	cmp.w	r9, #0
 8001a80:	9a03      	ldr	r2, [sp, #12]
 8001a82:	bfcc      	ite	gt
 8001a84:	464f      	movgt	r7, r9
 8001a86:	2701      	movle	r7, #1
 8001a88:	4417      	add	r7, r2
 8001a8a:	f04f 0800 	mov.w	r8, #0
 8001a8e:	4659      	mov	r1, fp
 8001a90:	2201      	movs	r2, #1
 8001a92:	4628      	mov	r0, r5
 8001a94:	9308      	str	r3, [sp, #32]
 8001a96:	f00d f9f1 	bl	800ee7c <__lshift>
 8001a9a:	4621      	mov	r1, r4
 8001a9c:	4683      	mov	fp, r0
 8001a9e:	f010 fd4a 	bl	8012536 <__mcmp>
 8001aa2:	2800      	cmp	r0, #0
 8001aa4:	dcb2      	bgt.n	8001a0c <_dtoa_r+0xac4>
 8001aa6:	d102      	bne.n	8001aae <_dtoa_r+0xb66>
 8001aa8:	9b08      	ldr	r3, [sp, #32]
 8001aaa:	07db      	lsls	r3, r3, #31
 8001aac:	d4ae      	bmi.n	8001a0c <_dtoa_r+0xac4>
 8001aae:	463b      	mov	r3, r7
 8001ab0:	461f      	mov	r7, r3
 8001ab2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8001ab6:	2a30      	cmp	r2, #48	; 0x30
 8001ab8:	d0fa      	beq.n	8001ab0 <_dtoa_r+0xb68>
 8001aba:	e6f9      	b.n	80018b0 <_dtoa_r+0x968>
 8001abc:	9a03      	ldr	r2, [sp, #12]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	d1a5      	bne.n	8001a0e <_dtoa_r+0xac6>
 8001ac2:	f10a 0a01 	add.w	sl, sl, #1
 8001ac6:	2331      	movs	r3, #49	; 0x31
 8001ac8:	e779      	b.n	80019be <_dtoa_r+0xa76>
 8001aca:	4b14      	ldr	r3, [pc, #80]	; (8001b1c <_dtoa_r+0xbd4>)
 8001acc:	f7ff baa7 	b.w	800101e <_dtoa_r+0xd6>
 8001ad0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	f47f aa80 	bne.w	8000fd8 <_dtoa_r+0x90>
 8001ad8:	4b11      	ldr	r3, [pc, #68]	; (8001b20 <_dtoa_r+0xbd8>)
 8001ada:	f7ff baa0 	b.w	800101e <_dtoa_r+0xd6>
 8001ade:	f1b9 0f00 	cmp.w	r9, #0
 8001ae2:	dc03      	bgt.n	8001aec <_dtoa_r+0xba4>
 8001ae4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	f73f aecb 	bgt.w	8001882 <_dtoa_r+0x93a>
 8001aec:	9f03      	ldr	r7, [sp, #12]
 8001aee:	4621      	mov	r1, r4
 8001af0:	4658      	mov	r0, fp
 8001af2:	f010 fbf2 	bl	80122da <quorem>
 8001af6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8001afa:	f807 3b01 	strb.w	r3, [r7], #1
 8001afe:	9a03      	ldr	r2, [sp, #12]
 8001b00:	1aba      	subs	r2, r7, r2
 8001b02:	4591      	cmp	r9, r2
 8001b04:	ddba      	ble.n	8001a7c <_dtoa_r+0xb34>
 8001b06:	4659      	mov	r1, fp
 8001b08:	2300      	movs	r3, #0
 8001b0a:	220a      	movs	r2, #10
 8001b0c:	4628      	mov	r0, r5
 8001b0e:	f00d f857 	bl	800ebc0 <__multadd>
 8001b12:	4683      	mov	fp, r0
 8001b14:	e7eb      	b.n	8001aee <_dtoa_r+0xba6>
 8001b16:	bf00      	nop
 8001b18:	08014c80 	.word	0x08014c80
 8001b1c:	08014bde 	.word	0x08014bde
 8001b20:	08014c02 	.word	0x08014c02

08001b24 <update_indication_task>:
    }
}


_Noreturn void update_indication_task(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b094      	sub	sp, #80	; 0x50
    uint8_t cnt = 0;
    uint8_t start_led_pos = 0;
    uint8_t end_led_pos = 0;
    uint8_t indication_type = 0;
    struct led_hsv color_hsv = {0};
 8001b28:	2400      	movs	r4, #0
 8001b2a:	9413      	str	r4, [sp, #76]	; 0x4c
    struct led_rgb color_rgb[STRIP_NUM_PIXELS] = {0};
 8001b2c:	2240      	movs	r2, #64	; 0x40
 8001b2e:	4621      	mov	r1, r4
 8001b30:	a803      	add	r0, sp, #12
 8001b32:	f010 fa62 	bl	8011ffa <memset>
    struct led_strip_indicate_s *strip_indicate = {0};
 8001b36:	9402      	str	r4, [sp, #8]
    union led_strip_state_u led_strip_state = {0};
 8001b38:	9400      	str	r4, [sp, #0]
 8001b3a:	9401      	str	r4, [sp, #4]
		arch_syscall_invoke1(*(uintptr_t *)&sig, K_SYSCALL_K_POLL_SIGNAL_INIT);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_poll_signal_init(sig);
 8001b3c:	4d7e      	ldr	r5, [pc, #504]	; (8001d38 <update_indication_task+0x214>)
 8001b3e:	4628      	mov	r0, r5
 8001b40:	f010 f95d 	bl	8011dfe <z_impl_k_poll_signal_init>

    k_poll_signal_init(&signal_indicate);
    k_poll_event_init(&event_indicate,_POLL_TYPE_SIGNAL,
 8001b44:	462b      	mov	r3, r5
 8001b46:	4622      	mov	r2, r4
 8001b48:	2101      	movs	r1, #1
 8001b4a:	487c      	ldr	r0, [pc, #496]	; (8001d3c <update_indication_task+0x218>)
 8001b4c:	f010 f92f 	bl	8011dae <k_poll_event_init>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&sig, *(uintptr_t *)&result, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
 8001b50:	2101      	movs	r1, #1
 8001b52:	4628      	mov	r0, r5
 8001b54:	f00b ff28 	bl	800d9a8 <z_impl_k_poll_signal_raise>
 8001b58:	e0c1      	b.n	8001cde <update_indication_task+0x1ba>
            /* If "blink" set -> we blinked
             * Esle -> set on strip connection quality and people number */
            switch (indication_type) {
                case INDICATION_TYPE_STATUS_INFO:
                    cnt = start_led_pos;
                    set_con_status_pixels(led_strip_state.status.con_status, &cnt);
 8001b5a:	f89d 6000 	ldrb.w	r6, [sp]
                    cnt = start_led_pos;
 8001b5e:	4625      	mov	r5, r4
    while (*pos < start_pos + RSSI_LED_LEN) {
 8001b60:	e007      	b.n	8001b72 <update_indication_task+0x4e>
                led_hsv2rgb(&green_hsv, &pixels_rgb[(*pos)]);
 8001b62:	4b77      	ldr	r3, [pc, #476]	; (8001d40 <update_indication_task+0x21c>)
 8001b64:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8001b68:	4876      	ldr	r0, [pc, #472]	; (8001d44 <update_indication_task+0x220>)
 8001b6a:	f009 fff5 	bl	800bb58 <led_hsv2rgb>
        (*pos)++;
 8001b6e:	3501      	adds	r5, #1
 8001b70:	b2ed      	uxtb	r5, r5
    while (*pos < start_pos + RSSI_LED_LEN) {
 8001b72:	4622      	mov	r2, r4
 8001b74:	1de3      	adds	r3, r4, #7
 8001b76:	4629      	mov	r1, r5
 8001b78:	429d      	cmp	r5, r3
 8001b7a:	dc13      	bgt.n	8001ba4 <update_indication_task+0x80>
        if (*pos < start_pos + con_status) {
 8001b7c:	1933      	adds	r3, r6, r4
 8001b7e:	42ab      	cmp	r3, r5
 8001b80:	dd09      	ble.n	8001b96 <update_indication_task+0x72>
            if (*pos < start_pos + NUM_OF_RED_LEDS)
 8001b82:	3201      	adds	r2, #1
 8001b84:	4291      	cmp	r1, r2
 8001b86:	dcec      	bgt.n	8001b62 <update_indication_task+0x3e>
                led_hsv2rgb(&red_hsv, &pixels_rgb[(*pos)]);
 8001b88:	4b6d      	ldr	r3, [pc, #436]	; (8001d40 <update_indication_task+0x21c>)
 8001b8a:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8001b8e:	486e      	ldr	r0, [pc, #440]	; (8001d48 <update_indication_task+0x224>)
 8001b90:	f009 ffe2 	bl	800bb58 <led_hsv2rgb>
 8001b94:	e7eb      	b.n	8001b6e <update_indication_task+0x4a>
            led_hsv2rgb(&empty_hsv, &pixels_rgb[(*pos)]);
 8001b96:	4b6a      	ldr	r3, [pc, #424]	; (8001d40 <update_indication_task+0x21c>)
 8001b98:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8001b9c:	486b      	ldr	r0, [pc, #428]	; (8001d4c <update_indication_task+0x228>)
 8001b9e:	f009 ffdb 	bl	800bb58 <led_hsv2rgb>
 8001ba2:	e7e4      	b.n	8001b6e <update_indication_task+0x4a>
                    set_people_num_pixels(led_strip_state.status.people_num, &cnt);
 8001ba4:	f89d 6004 	ldrb.w	r6, [sp, #4]
    while (*pos < start_pos + WORKERS_LED_LEN) {
 8001ba8:	462c      	mov	r4, r5
 8001baa:	e007      	b.n	8001bbc <update_indication_task+0x98>
            led_hsv2rgb(&empty_hsv, &pixels_rgb[*pos]);
 8001bac:	4964      	ldr	r1, [pc, #400]	; (8001d40 <update_indication_task+0x21c>)
 8001bae:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8001bb2:	4866      	ldr	r0, [pc, #408]	; (8001d4c <update_indication_task+0x228>)
 8001bb4:	f009 ffd0 	bl	800bb58 <led_hsv2rgb>
        (*pos)++;
 8001bb8:	3401      	adds	r4, #1
 8001bba:	b2e4      	uxtb	r4, r4
    while (*pos < start_pos + WORKERS_LED_LEN) {
 8001bbc:	1d6b      	adds	r3, r5, #5
 8001bbe:	4622      	mov	r2, r4
 8001bc0:	429c      	cmp	r4, r3
 8001bc2:	dc09      	bgt.n	8001bd8 <update_indication_task+0xb4>
        if (((*pos) - start_pos) < people_num)
 8001bc4:	1b63      	subs	r3, r4, r5
 8001bc6:	42b3      	cmp	r3, r6
 8001bc8:	daf0      	bge.n	8001bac <update_indication_task+0x88>
            led_hsv2rgb(&blue_hsv, &pixels_rgb[*pos]);
 8001bca:	495d      	ldr	r1, [pc, #372]	; (8001d40 <update_indication_task+0x21c>)
 8001bcc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8001bd0:	485f      	ldr	r0, [pc, #380]	; (8001d50 <update_indication_task+0x22c>)
 8001bd2:	f009 ffc1 	bl	800bb58 <led_hsv2rgb>
 8001bd6:	e7ef      	b.n	8001bb8 <update_indication_task+0x94>
                    led_strip_update_rgb(strip_dev, pixels_rgb, STRIP_NUM_PIXELS);
 8001bd8:	4b5e      	ldr	r3, [pc, #376]	; (8001d54 <update_indication_task+0x230>)
 8001bda:	6818      	ldr	r0, [r3, #0]
 * @warning May overwrite @a pixels
 */
static inline int led_strip_update_rgb(const struct device *dev,
				       struct led_rgb *pixels,
				       size_t num_pixels) {
	const struct led_strip_driver_api *api =
 8001bdc:	6883      	ldr	r3, [r0, #8]
		(const struct led_strip_driver_api *)dev->api;

	return api->update_rgb(dev, pixels, num_pixels);
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2210      	movs	r2, #16
 8001be2:	4957      	ldr	r1, [pc, #348]	; (8001d40 <update_indication_task+0x21c>)
 8001be4:	4798      	blx	r3
 8001be6:	e07a      	b.n	8001cde <update_indication_task+0x1ba>
                    break;
                case INDICATION_TYPE_BLINK:
                    switch (led_strip_state.strip_param.color) {
 8001be8:	f89d 3000 	ldrb.w	r3, [sp]
 8001bec:	2b04      	cmp	r3, #4
 8001bee:	d821      	bhi.n	8001c34 <update_indication_task+0x110>
 8001bf0:	e8df f003 	tbb	[pc, r3]
 8001bf4:	0f0b0703 	.word	0x0f0b0703
 8001bf8:	13          	.byte	0x13
 8001bf9:	00          	.byte	0x00
                        case COMMON_STRIP_COLOR_RED:
                            color_hsv = red_hsv;
 8001bfa:	4b53      	ldr	r3, [pc, #332]	; (8001d48 <update_indication_task+0x224>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	9313      	str	r3, [sp, #76]	; 0x4c
                            break;
 8001c00:	e018      	b.n	8001c34 <update_indication_task+0x110>
                        case COMMON_STRIP_COLOR_GREEN:
                            color_hsv = green_hsv;
 8001c02:	4b50      	ldr	r3, [pc, #320]	; (8001d44 <update_indication_task+0x220>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	9313      	str	r3, [sp, #76]	; 0x4c
                            break;
 8001c08:	e014      	b.n	8001c34 <update_indication_task+0x110>
                        case COMMON_STRIP_COLOR_BLUE:
                            color_hsv = blue_hsv;
 8001c0a:	4b51      	ldr	r3, [pc, #324]	; (8001d50 <update_indication_task+0x22c>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	9313      	str	r3, [sp, #76]	; 0x4c
                            break;
 8001c10:	e010      	b.n	8001c34 <update_indication_task+0x110>
                        case COMMON_STRIP_COLOR_PURPLE:
                            color_hsv = purple_hsv;
 8001c12:	4b51      	ldr	r3, [pc, #324]	; (8001d58 <update_indication_task+0x234>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	9313      	str	r3, [sp, #76]	; 0x4c
                            break;
 8001c18:	e00c      	b.n	8001c34 <update_indication_task+0x110>
                        case COMMON_STRIP_COLOR_YELLOW:
                            color_hsv = yellow_hsv;
 8001c1a:	4b50      	ldr	r3, [pc, #320]	; (8001d5c <update_indication_task+0x238>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	9313      	str	r3, [sp, #76]	; 0x4c
                        default:
                            break;
                    }

                    cnt = start_led_pos;
                    while (cnt < end_led_pos) {
 8001c20:	e008      	b.n	8001c34 <update_indication_task+0x110>
                        led_hsv2rgb(&color_hsv, &color_rgb[cnt++]);
 8001c22:	1c65      	adds	r5, r4, #1
 8001c24:	b2ed      	uxtb	r5, r5
 8001c26:	ab03      	add	r3, sp, #12
 8001c28:	eb03 0184 	add.w	r1, r3, r4, lsl #2
 8001c2c:	a813      	add	r0, sp, #76	; 0x4c
 8001c2e:	f009 ff93 	bl	800bb58 <led_hsv2rgb>
 8001c32:	462c      	mov	r4, r5
                    while (cnt < end_led_pos) {
 8001c34:	42a6      	cmp	r6, r4
 8001c36:	d8f4      	bhi.n	8001c22 <update_indication_task+0xfe>
                    }

                    cnt = 0;
 8001c38:	2400      	movs	r4, #0
 8001c3a:	e019      	b.n	8001c70 <update_indication_task+0x14c>
                    while (cnt < led_strip_state.strip_param.blink_cnt) {
                        led_strip_update_rgb(strip_dev, color_rgb, STRIP_NUM_PIXELS);
 8001c3c:	4d45      	ldr	r5, [pc, #276]	; (8001d54 <update_indication_task+0x230>)
 8001c3e:	6828      	ldr	r0, [r5, #0]
	const struct led_strip_driver_api *api =
 8001c40:	6883      	ldr	r3, [r0, #8]
	return api->update_rgb(dev, pixels, num_pixels);
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2210      	movs	r2, #16
 8001c46:	a903      	add	r1, sp, #12
 8001c48:	4798      	blx	r3
                        k_sleep(K_MSEC(BLINK_PERIOD_MS));
 8001c4a:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8001c4e:	2700      	movs	r7, #0
	return z_impl_k_sleep(timeout);
 8001c50:	4630      	mov	r0, r6
 8001c52:	4639      	mov	r1, r7
 8001c54:	f00b f96e 	bl	800cf34 <z_impl_k_sleep>
                        led_strip_update_rgb(strip_dev, empty_rgb, STRIP_NUM_PIXELS);
 8001c58:	6828      	ldr	r0, [r5, #0]
	const struct led_strip_driver_api *api =
 8001c5a:	6883      	ldr	r3, [r0, #8]
	return api->update_rgb(dev, pixels, num_pixels);
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2210      	movs	r2, #16
 8001c60:	493f      	ldr	r1, [pc, #252]	; (8001d60 <update_indication_task+0x23c>)
 8001c62:	4798      	blx	r3
 8001c64:	4630      	mov	r0, r6
 8001c66:	4639      	mov	r1, r7
 8001c68:	f00b f964 	bl	800cf34 <z_impl_k_sleep>
                        k_sleep(K_MSEC(BLINK_PERIOD_MS));
                        cnt++;
 8001c6c:	3401      	adds	r4, #1
 8001c6e:	b2e4      	uxtb	r4, r4
                    while (cnt < led_strip_state.strip_param.blink_cnt) {
 8001c70:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8001c74:	42a3      	cmp	r3, r4
 8001c76:	d8e1      	bhi.n	8001c3c <update_indication_task+0x118>
                    }
                    led_strip_update_rgb(strip_dev, pixels_rgb, STRIP_NUM_PIXELS);
 8001c78:	4b36      	ldr	r3, [pc, #216]	; (8001d54 <update_indication_task+0x230>)
 8001c7a:	6818      	ldr	r0, [r3, #0]
	const struct led_strip_driver_api *api =
 8001c7c:	6883      	ldr	r3, [r0, #8]
	return api->update_rgb(dev, pixels, num_pixels);
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2210      	movs	r2, #16
 8001c82:	492f      	ldr	r1, [pc, #188]	; (8001d40 <update_indication_task+0x21c>)
 8001c84:	4798      	blx	r3
 8001c86:	e02a      	b.n	8001cde <update_indication_task+0x1ba>
                    break;
                case INDICATION_TYPE_STATIC_COLOR:
                    switch (led_strip_state.strip_param.color) {
                        case COMMON_STRIP_COLOR_RED:
                            color_hsv = red_hsv;
 8001c88:	4b2f      	ldr	r3, [pc, #188]	; (8001d48 <update_indication_task+0x224>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	9313      	str	r3, [sp, #76]	; 0x4c
                            break;
 8001c8e:	e018      	b.n	8001cc2 <update_indication_task+0x19e>
                        case COMMON_STRIP_COLOR_GREEN:
                            color_hsv = green_hsv;
 8001c90:	4b2c      	ldr	r3, [pc, #176]	; (8001d44 <update_indication_task+0x220>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	9313      	str	r3, [sp, #76]	; 0x4c
                            break;
 8001c96:	e014      	b.n	8001cc2 <update_indication_task+0x19e>
                        case COMMON_STRIP_COLOR_BLUE:
                            color_hsv = blue_hsv;
 8001c98:	4b2d      	ldr	r3, [pc, #180]	; (8001d50 <update_indication_task+0x22c>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	9313      	str	r3, [sp, #76]	; 0x4c
                            break;
 8001c9e:	e010      	b.n	8001cc2 <update_indication_task+0x19e>
                        case COMMON_STRIP_COLOR_PURPLE:
                            color_hsv = purple_hsv;
 8001ca0:	4b2d      	ldr	r3, [pc, #180]	; (8001d58 <update_indication_task+0x234>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	9313      	str	r3, [sp, #76]	; 0x4c
                            break;
 8001ca6:	e00c      	b.n	8001cc2 <update_indication_task+0x19e>
                        case COMMON_STRIP_COLOR_YELLOW:
                            color_hsv = yellow_hsv;
 8001ca8:	4b2c      	ldr	r3, [pc, #176]	; (8001d5c <update_indication_task+0x238>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	9313      	str	r3, [sp, #76]	; 0x4c
                        default:
                            break;
                    }

                    cnt = start_led_pos;
                    while (cnt < end_led_pos) {
 8001cae:	e008      	b.n	8001cc2 <update_indication_task+0x19e>
                        led_hsv2rgb(&color_hsv, &color_rgb[cnt++]);
 8001cb0:	1c65      	adds	r5, r4, #1
 8001cb2:	b2ed      	uxtb	r5, r5
 8001cb4:	ab03      	add	r3, sp, #12
 8001cb6:	eb03 0184 	add.w	r1, r3, r4, lsl #2
 8001cba:	a813      	add	r0, sp, #76	; 0x4c
 8001cbc:	f009 ff4c 	bl	800bb58 <led_hsv2rgb>
 8001cc0:	462c      	mov	r4, r5
                    while (cnt < end_led_pos) {
 8001cc2:	42a6      	cmp	r6, r4
 8001cc4:	d8f4      	bhi.n	8001cb0 <update_indication_task+0x18c>
                    }

                    led_strip_update_rgb(strip_dev, color_rgb, STRIP_NUM_PIXELS);
 8001cc6:	4b23      	ldr	r3, [pc, #140]	; (8001d54 <update_indication_task+0x230>)
 8001cc8:	6818      	ldr	r0, [r3, #0]
	const struct led_strip_driver_api *api =
 8001cca:	6883      	ldr	r3, [r0, #8]
	return api->update_rgb(dev, pixels, num_pixels);
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2210      	movs	r2, #16
 8001cd0:	a903      	add	r1, sp, #12
 8001cd2:	4798      	blx	r3
 8001cd4:	e003      	b.n	8001cde <update_indication_task+0x1ba>
 8001cd6:	2064      	movs	r0, #100	; 0x64
 8001cd8:	2100      	movs	r1, #0
 8001cda:	f00b f92b 	bl	800cf34 <z_impl_k_sleep>
 */
__syscall uint32_t k_msgq_num_used_get(struct k_msgq *msgq);

static inline uint32_t z_impl_k_msgq_num_used_get(struct k_msgq *msgq)
{
	return msgq->used_msgs;
 8001cde:	4b21      	ldr	r3, [pc, #132]	; (8001d64 <update_indication_task+0x240>)
 8001ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if (k_msgq_num_used_get(&msgq_led_strip)) {
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d0f7      	beq.n	8001cd6 <update_indication_task+0x1b2>
	return z_impl_k_msgq_get(msgq, data, timeout);
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	2300      	movs	r3, #0
 8001cea:	a902      	add	r1, sp, #8
 8001cec:	481d      	ldr	r0, [pc, #116]	; (8001d64 <update_indication_task+0x240>)
 8001cee:	f00a fab5 	bl	800c25c <z_impl_k_msgq_get>
            led_strip_state = strip_indicate->led_strip_state;
 8001cf2:	9b02      	ldr	r3, [sp, #8]
 8001cf4:	466a      	mov	r2, sp
 8001cf6:	1d19      	adds	r1, r3, #4
 8001cf8:	c903      	ldmia	r1, {r0, r1}
 8001cfa:	e882 0003 	stmia.w	r2, {r0, r1}
            start_led_pos = strip_indicate->start_led_pos;
 8001cfe:	785c      	ldrb	r4, [r3, #1]
            end_led_pos = strip_indicate->end_led_pos;
 8001d00:	789e      	ldrb	r6, [r3, #2]
            indication_type = strip_indicate->indication_type;
 8001d02:	781b      	ldrb	r3, [r3, #0]
            switch (indication_type) {
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	f43f af28 	beq.w	8001b5a <update_indication_task+0x36>
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	f43f af6c 	beq.w	8001be8 <update_indication_task+0xc4>
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d1e4      	bne.n	8001cde <update_indication_task+0x1ba>
                    switch (led_strip_state.strip_param.color) {
 8001d14:	f89d 3000 	ldrb.w	r3, [sp]
 8001d18:	2b04      	cmp	r3, #4
 8001d1a:	d8d2      	bhi.n	8001cc2 <update_indication_task+0x19e>
 8001d1c:	a201      	add	r2, pc, #4	; (adr r2, 8001d24 <update_indication_task+0x200>)
 8001d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d22:	bf00      	nop
 8001d24:	08001c89 	.word	0x08001c89
 8001d28:	08001c91 	.word	0x08001c91
 8001d2c:	08001c99 	.word	0x08001c99
 8001d30:	08001ca1 	.word	0x08001ca1
 8001d34:	08001ca9 	.word	0x08001ca9
 8001d38:	20000eb4 	.word	0x20000eb4
 8001d3c:	20000e60 	.word	0x20000e60
 8001d40:	20000e74 	.word	0x20000e74
 8001d44:	08012dac 	.word	0x08012dac
 8001d48:	08012db4 	.word	0x08012db4
 8001d4c:	08012da8 	.word	0x08012da8
 8001d50:	08012da4 	.word	0x08012da4
 8001d54:	20000000 	.word	0x20000000
 8001d58:	08012db0 	.word	0x08012db0
 8001d5c:	08012db8 	.word	0x08012db8
 8001d60:	20000e20 	.word	0x20000e20
 8001d64:	200004ec 	.word	0x200004ec

08001d68 <periodic_timer_handler>:
    LOG_DBG("Button homeward pressed");
}


static void periodic_timer_handler(struct k_timer* tim)
{
 8001d68:	b500      	push	{lr}
 8001d6a:	b091      	sub	sp, #68	; 0x44
    LOG_DBG("Periodic timer handler");
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	f8ad 3008 	strh.w	r3, [sp, #8]
 8001d72:	2302      	movs	r3, #2
 8001d74:	f8ad 300a 	strh.w	r3, [sp, #10]
 8001d78:	4b20      	ldr	r3, [pc, #128]	; (8001dfc <periodic_timer_handler+0x94>)
 8001d7a:	930e      	str	r3, [sp, #56]	; 0x38
 8001d7c:	4b20      	ldr	r3, [pc, #128]	; (8001e00 <periodic_timer_handler+0x98>)
 8001d7e:	930f      	str	r3, [sp, #60]	; 0x3c
 8001d80:	2300      	movs	r3, #0
 8001d82:	9301      	str	r3, [sp, #4]
 8001d84:	2203      	movs	r2, #3
 8001d86:	f88d 2004 	strb.w	r2, [sp, #4]
 8001d8a:	9a01      	ldr	r2, [sp, #4]
 8001d8c:	920d      	str	r2, [sp, #52]	; 0x34
 8001d8e:	4619      	mov	r1, r3
 8001d90:	f363 0100 	bfi	r1, r3, #0, #1
 8001d94:	f363 0141 	bfi	r1, r3, #1, #1
 8001d98:	f363 0182 	bfi	r1, r3, #2, #1
 8001d9c:	f363 01c5 	bfi	r1, r3, #3, #3
 8001da0:	2204      	movs	r2, #4
 8001da2:	f362 1188 	bfi	r1, r2, #6, #3
 8001da6:	220c      	movs	r2, #12
 8001da8:	f362 2152 	bfi	r1, r2, #9, #10
 8001dac:	f363 41de 	bfi	r1, r3, #19, #12
 8001db0:	f363 71df 	bfi	r1, r3, #31, #1
		arch_syscall_invoke4(*(uintptr_t *)&source, *(uintptr_t *)&desc, *(uintptr_t *)&package, *(uintptr_t *)&data, K_SYSCALL_Z_LOG_MSG2_STATIC_CREATE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg2_static_create(source, desc, package, data);
 8001db4:	aa0d      	add	r2, sp, #52	; 0x34
 8001db6:	4813      	ldr	r0, [pc, #76]	; (8001e04 <periodic_timer_handler+0x9c>)
 8001db8:	f00d fe3b 	bl	800fa32 <z_impl_z_log_msg2_static_create>
    static uint8_t count = 10;

    current_state = transmit_state;
 8001dbc:	4b12      	ldr	r3, [pc, #72]	; (8001e08 <periodic_timer_handler+0xa0>)
 8001dbe:	4a13      	ldr	r2, [pc, #76]	; (8001e0c <periodic_timer_handler+0xa4>)
 8001dc0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001dc4:	e883 0003 	stmia.w	r3, {r0, r1}

    if (count == (SYNC_COUNT + CURRENT_DEVICE_NUM)) {
 8001dc8:	4b11      	ldr	r3, [pc, #68]	; (8001e10 <periodic_timer_handler+0xa8>)
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	2b0a      	cmp	r3, #10
 8001dce:	d00a      	beq.n	8001de6 <periodic_timer_handler+0x7e>
        k_msgq_put(&msgq_tx_msg, &sync_msg, K_NO_WAIT);
        count = 0;
    }
    count++;
 8001dd0:	4a0f      	ldr	r2, [pc, #60]	; (8001e10 <periodic_timer_handler+0xa8>)
 8001dd2:	7813      	ldrb	r3, [r2, #0]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	7013      	strb	r3, [r2, #0]
    k_wakeup(modem_task_id);
 8001dd8:	4b0e      	ldr	r3, [pc, #56]	; (8001e14 <periodic_timer_handler+0xac>)
 8001dda:	6818      	ldr	r0, [r3, #0]
	z_impl_k_wakeup(thread);
 8001ddc:	f00f fe8e 	bl	8011afc <z_impl_k_wakeup>
}
 8001de0:	b011      	add	sp, #68	; 0x44
 8001de2:	f85d fb04 	ldr.w	pc, [sp], #4
	return z_impl_k_msgq_put(msgq, data, timeout);
 8001de6:	2200      	movs	r2, #0
 8001de8:	2300      	movs	r3, #0
 8001dea:	490b      	ldr	r1, [pc, #44]	; (8001e18 <periodic_timer_handler+0xb0>)
 8001dec:	480b      	ldr	r0, [pc, #44]	; (8001e1c <periodic_timer_handler+0xb4>)
 8001dee:	f00a f9d9 	bl	800c1a4 <z_impl_k_msgq_put>
        count = 0;
 8001df2:	4b07      	ldr	r3, [pc, #28]	; (8001e10 <periodic_timer_handler+0xa8>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	701a      	strb	r2, [r3, #0]
 8001df8:	e7ea      	b.n	8001dd0 <periodic_timer_handler+0x68>
 8001dfa:	bf00      	nop
 8001dfc:	08012dbc 	.word	0x08012dbc
 8001e00:	08012f94 	.word	0x08012f94
 8001e04:	08012b30 	.word	0x08012b30
 8001e08:	20000edc 	.word	0x20000edc
 8001e0c:	08013014 	.word	0x08013014
 8001e10:	200003a8 	.word	0x200003a8
 8001e14:	0801303c 	.word	0x0801303c
 8001e18:	20000ed0 	.word	0x20000ed0
 8001e1c:	20000588 	.word	0x20000588

08001e20 <system_init>:
{
 8001e20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e22:	b087      	sub	sp, #28
    struct led_strip_indicate_s *strip_ind = &status_ind;
 8001e24:	4b30      	ldr	r3, [pc, #192]	; (8001ee8 <system_init+0xc8>)
 8001e26:	9305      	str	r3, [sp, #20]
    buzzer_dev_ptr = DEVICE_DT_GET(PWM_CTLR);
 8001e28:	4830      	ldr	r0, [pc, #192]	; (8001eec <system_init+0xcc>)
 8001e2a:	4b31      	ldr	r3, [pc, #196]	; (8001ef0 <system_init+0xd0>)
 8001e2c:	6018      	str	r0, [r3, #0]
 8001e2e:	f00f fbfd 	bl	801162c <z_device_is_ready>
    if (!device_is_ready(buzzer_dev_ptr)) {
 8001e32:	2800      	cmp	r0, #0
 8001e34:	d043      	beq.n	8001ebe <system_init+0x9e>
    k_work_init(&work_buzzer, work_buzzer_handler);
 8001e36:	4f2f      	ldr	r7, [pc, #188]	; (8001ef4 <system_init+0xd4>)
 8001e38:	492f      	ldr	r1, [pc, #188]	; (8001ef8 <system_init+0xd8>)
 8001e3a:	4638      	mov	r0, r7
 8001e3c:	f00f fcb7 	bl	80117ae <k_work_init>
    k_timer_init(&periodic_timer, periodic_timer_handler, NULL);
 8001e40:	4e2e      	ldr	r6, [pc, #184]	; (8001efc <system_init+0xdc>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	492e      	ldr	r1, [pc, #184]	; (8001f00 <system_init+0xe0>)
 8001e46:	4630      	mov	r0, r6
 8001e48:	f00f ff1c 	bl	8011c84 <k_timer_init>
    k_msgq_put(&msgq_led_strip, &strip_ind, K_NO_WAIT);
 8001e4c:	2400      	movs	r4, #0
 8001e4e:	2500      	movs	r5, #0
 8001e50:	4622      	mov	r2, r4
 8001e52:	462b      	mov	r3, r5
 8001e54:	a905      	add	r1, sp, #20
 8001e56:	482b      	ldr	r0, [pc, #172]	; (8001f04 <system_init+0xe4>)
 8001e58:	f00a f9a4 	bl	800c1a4 <z_impl_k_msgq_put>
    current_state = recv_state;
 8001e5c:	4b2a      	ldr	r3, [pc, #168]	; (8001f08 <system_init+0xe8>)
 8001e5e:	4a2b      	ldr	r2, [pc, #172]	; (8001f0c <system_init+0xec>)
 8001e60:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e64:	e883 0003 	stmia.w	r3, {r0, r1}
    sync_msg.receiver_addr = BROADCAST_ADDR;
 8001e68:	4b29      	ldr	r3, [pc, #164]	; (8001f10 <system_init+0xf0>)
 8001e6a:	f04f 0c04 	mov.w	ip, #4
 8001e6e:	f883 c001 	strb.w	ip, [r3, #1]
    sync_msg.sender_addr = cur_dev_addr;
 8001e72:	2100      	movs	r1, #0
 8001e74:	7019      	strb	r1, [r3, #0]
    sync_msg.message_type = MESSAGE_TYPE_SYNC;
 8001e76:	2205      	movs	r2, #5
 8001e78:	709a      	strb	r2, [r3, #2]
    sync_msg.direction = REQUEST;
 8001e7a:	2001      	movs	r0, #1
 8001e7c:	70d8      	strb	r0, [r3, #3]
    sync_msg.workers_in_safe_zone = cur_workers_in_safe_zone;
 8001e7e:	2203      	movs	r2, #3
 8001e80:	715a      	strb	r2, [r3, #5]
    sync_msg.battery_level = BATTERY_LEVEL_GOOD;
 8001e82:	7119      	strb	r1, [r3, #4]
    home_msg.receiver_addr = BROADCAST_ADDR;
 8001e84:	4b23      	ldr	r3, [pc, #140]	; (8001f14 <system_init+0xf4>)
 8001e86:	f883 c001 	strb.w	ip, [r3, #1]
    home_msg.sender_addr = cur_dev_addr;
 8001e8a:	7019      	strb	r1, [r3, #0]
    home_msg.message_type = MESSAGE_TYPE_HOMEWARD;
 8001e8c:	f04f 0c02 	mov.w	ip, #2
 8001e90:	f883 c002 	strb.w	ip, [r3, #2]
    home_msg.direction = REQUEST;
 8001e94:	70d8      	strb	r0, [r3, #3]
    home_msg.workers_in_safe_zone = cur_workers_in_safe_zone;
 8001e96:	715a      	strb	r2, [r3, #5]
    home_msg.battery_level = BATTERY_LEVEL_GOOD;
 8001e98:	7119      	strb	r1, [r3, #4]
	return z_impl_k_poll_signal_raise(sig, result);
 8001e9a:	481f      	ldr	r0, [pc, #124]	; (8001f18 <system_init+0xf8>)
 8001e9c:	f00b fd84 	bl	800d9a8 <z_impl_k_poll_signal_raise>
    k_work_submit(&work_buzzer);
 8001ea0:	4638      	mov	r0, r7
 8001ea2:	f00a fc79 	bl	800c798 <k_work_submit>
	z_impl_k_timer_start(timer, duration, period);
 8001ea6:	f247 7288 	movw	r2, #30600	; 0x7788
 8001eaa:	2300      	movs	r3, #0
 8001eac:	e9cd 2300 	strd	r2, r3, [sp]
 8001eb0:	4622      	mov	r2, r4
 8001eb2:	462b      	mov	r3, r5
 8001eb4:	4630      	mov	r0, r6
 8001eb6:	f00b fa7b 	bl	800d3b0 <z_impl_k_timer_start>
}
 8001eba:	b007      	add	sp, #28
 8001ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        LOG_DBG("Error: PWM device %s is not ready\n", buzzer_dev_ptr->name);
 8001ebe:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <system_init+0xd0>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	9303      	str	r3, [sp, #12]
 8001ec6:	4b15      	ldr	r3, [pc, #84]	; (8001f1c <system_init+0xfc>)
 8001ec8:	9302      	str	r3, [sp, #8]
 8001eca:	4b15      	ldr	r3, [pc, #84]	; (8001f20 <system_init+0x100>)
 8001ecc:	9301      	str	r3, [sp, #4]
 8001ece:	9000      	str	r0, [sp, #0]
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2204      	movs	r2, #4
 8001ed4:	4913      	ldr	r1, [pc, #76]	; (8001f24 <system_init+0x104>)
 8001ed6:	f00d f98e 	bl	800f1f6 <z_log_msg2_runtime_create>
	return z_impl_k_sleep(timeout);
 8001eda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ede:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ee2:	f00b f827 	bl	800cf34 <z_impl_k_sleep>
 8001ee6:	e7a6      	b.n	8001e36 <system_init+0x16>
 8001ee8:	20000038 	.word	0x20000038
 8001eec:	080127ec 	.word	0x080127ec
 8001ef0:	20000ed8 	.word	0x20000ed8
 8001ef4:	20000f00 	.word	0x20000f00
 8001ef8:	08003021 	.word	0x08003021
 8001efc:	20000688 	.word	0x20000688
 8001f00:	08001d69 	.word	0x08001d69
 8001f04:	200004ec 	.word	0x200004ec
 8001f08:	20000edc 	.word	0x20000edc
 8001f0c:	0801300c 	.word	0x0801300c
 8001f10:	20000ed0 	.word	0x20000ed0
 8001f14:	20000ec4 	.word	0x20000ec4
 8001f18:	20000028 	.word	0x20000028
 8001f1c:	08012fac 	.word	0x08012fac
 8001f20:	08012dd8 	.word	0x08012dd8
 8001f24:	08012b30 	.word	0x08012b30

08001f28 <modem_fun>:
    }
}


static inline int32_t modem_fun(void)
{
 8001f28:	b570      	push	{r4, r5, r6, lr}
    static struct k_spinlock spin;
    static k_spinlock_key_t key;
    /* Check messages into queue
     * Beginning check priority queue, after check standard queue
     * If queue's is not empty receiving will be stopped */
    if (current_state.state == TRANSMIT) {
 8001f2a:	4bb4      	ldr	r3, [pc, #720]	; (80021fc <modem_fun+0x2d4>)
 8001f2c:	791b      	ldrb	r3, [r3, #4]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d002      	beq.n	8001f38 <modem_fun+0x10>
    int32_t rc = 1;
 8001f32:	2501      	movs	r5, #1

    /*
     * Return 1 if current_state.state != TRANSMIT_STATE
     * */
    return rc;
}
 8001f34:	4628      	mov	r0, r5
 8001f36:	bd70      	pop	{r4, r5, r6, pc}
 8001f38:	2500      	movs	r5, #0
 8001f3a:	4bb1      	ldr	r3, [pc, #708]	; (8002200 <modem_fun+0x2d8>)
 8001f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if (k_msgq_num_used_get(&msgq_tx_msg_prio)) {
 8001f3e:	bb3b      	cbnz	r3, 8001f90 <modem_fun+0x68>
 8001f40:	4bb0      	ldr	r3, [pc, #704]	; (8002204 <modem_fun+0x2dc>)
 8001f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        } else if (k_msgq_num_used_get(&msgq_tx_msg)) {
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d13f      	bne.n	8001fc8 <modem_fun+0xa0>
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8001f48:	4baf      	ldr	r3, [pc, #700]	; (8002208 <modem_fun+0x2e0>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	f3bf 8f5b 	dmb	ish
 8001f50:	e853 1f00 	ldrex	r1, [r3]
 8001f54:	2901      	cmp	r1, #1
 8001f56:	d103      	bne.n	8001f60 <modem_fun+0x38>
 8001f58:	e843 2000 	strex	r0, r2, [r3]
 8001f5c:	2800      	cmp	r0, #0
 8001f5e:	d1f7      	bne.n	8001f50 <modem_fun+0x28>
 8001f60:	f3bf 8f5b 	dmb	ish
            if (atomic_cas(&reconfig_modem, 1, 0)) {
 8001f64:	d112      	bne.n	8001f8c <modem_fun+0x64>
                lora_recv_async(lora_dev_ptr, NULL, NULL);
 8001f66:	4ca9      	ldr	r4, [pc, #676]	; (800220c <modem_fun+0x2e4>)
 8001f68:	6820      	ldr	r0, [r4, #0]
 * @return 0 when reception successfully setup, negative on error
 */
static inline int lora_recv_async(const struct device *dev, lora_recv_cb cb,
  lora_recv_error_timeout_cb error_timeout_cb)
{
	const struct lora_driver_api *api =
 8001f6a:	6883      	ldr	r3, [r0, #8]
		(const struct lora_driver_api *)dev->api;

	return api->recv_async(dev, cb, error_timeout_cb);
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	4611      	mov	r1, r2
 8001f70:	4798      	blx	r3
                lora_cfg.tx = false;
 8001f72:	49a7      	ldr	r1, [pc, #668]	; (8002210 <modem_fun+0x2e8>)
 8001f74:	2300      	movs	r3, #0
 8001f76:	734b      	strb	r3, [r1, #13]
                lora_config(lora_dev_ptr, &lora_cfg);
 8001f78:	6820      	ldr	r0, [r4, #0]
	const struct lora_driver_api *api =
 8001f7a:	6883      	ldr	r3, [r0, #8]
	return api->config(dev, config);
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4798      	blx	r3
                lora_recv_async(lora_dev_ptr, lora_receive_cb, lora_receive_error_timeout);
 8001f80:	6820      	ldr	r0, [r4, #0]
	const struct lora_driver_api *api =
 8001f82:	6883      	ldr	r3, [r0, #8]
	return api->recv_async(dev, cb, error_timeout_cb);
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	4aa3      	ldr	r2, [pc, #652]	; (8002214 <modem_fun+0x2ec>)
 8001f88:	49a3      	ldr	r1, [pc, #652]	; (8002218 <modem_fun+0x2f0>)
 8001f8a:	4798      	blx	r3
            return rc;
 8001f8c:	2501      	movs	r5, #1
 8001f8e:	e7d1      	b.n	8001f34 <modem_fun+0xc>
	return z_impl_k_msgq_get(msgq, data, timeout);
 8001f90:	4c9b      	ldr	r4, [pc, #620]	; (8002200 <modem_fun+0x2d8>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	2300      	movs	r3, #0
 8001f96:	49a1      	ldr	r1, [pc, #644]	; (800221c <modem_fun+0x2f4>)
 8001f98:	4620      	mov	r0, r4
 8001f9a:	f00a f95f 	bl	800c25c <z_impl_k_msgq_get>
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
 8001f9e:	f04f 0310 	mov.w	r3, #16
 8001fa2:	f3ef 8211 	mrs	r2, BASEPRI
 8001fa6:	f383 8812 	msr	BASEPRI_MAX, r3
 8001faa:	f3bf 8f6f 	isb	sy
        key = k_spin_lock(&spin);
 8001fae:	4b9c      	ldr	r3, [pc, #624]	; (8002220 <modem_fun+0x2f8>)
 8001fb0:	601a      	str	r2, [r3, #0]
        lora_recv_async(lora_dev_ptr, NULL, NULL);
 8001fb2:	4b96      	ldr	r3, [pc, #600]	; (800220c <modem_fun+0x2e4>)
 8001fb4:	6818      	ldr	r0, [r3, #0]
	const struct lora_driver_api *api =
 8001fb6:	6883      	ldr	r3, [r0, #8]
	return api->recv_async(dev, cb, error_timeout_cb);
 8001fb8:	691b      	ldr	r3, [r3, #16]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	4611      	mov	r1, r2
 8001fbe:	4798      	blx	r3
    uint8_t pos = 0;
 8001fc0:	2300      	movs	r3, #0
    uint32_t new_msg = 0;
 8001fc2:	461a      	mov	r2, r3
    for (int cur_field = 0; cur_field < MESSAGE_FIELD_NUMBER; ++cur_field) {
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	e020      	b.n	800200a <modem_fun+0xe2>
 8001fc8:	4c8e      	ldr	r4, [pc, #568]	; (8002204 <modem_fun+0x2dc>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	2300      	movs	r3, #0
 8001fce:	4993      	ldr	r1, [pc, #588]	; (800221c <modem_fun+0x2f4>)
 8001fd0:	4620      	mov	r0, r4
 8001fd2:	f00a f943 	bl	800c25c <z_impl_k_msgq_get>
            cur_queue = &msgq_tx_msg;
 8001fd6:	e7e2      	b.n	8001f9e <modem_fun+0x76>
                write ? fill_msg_bit_field(new_msg, msg_ptr->sender_addr, SENDER_ADDR_FIELD_LEN, &pos) :
 8001fd8:	4990      	ldr	r1, [pc, #576]	; (800221c <modem_fun+0x2f4>)
 8001fda:	780e      	ldrb	r6, [r1, #0]
    while ( *pos < start_pos + field_len ) {
 8001fdc:	469c      	mov	ip, r3
 8001fde:	e00f      	b.n	8002000 <modem_fun+0xd8>
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	fa01 fe0c 	lsl.w	lr, r1, ip
 8001fe6:	ea22 0e0e 	bic.w	lr, r2, lr
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 8001fea:	ebac 0203 	sub.w	r2, ip, r3
 8001fee:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff2:	4032      	ands	r2, r6
 8001ff4:	409a      	lsls	r2, r3
 8001ff6:	ea4e 0202 	orr.w	r2, lr, r2
        (*pos)++;
 8001ffa:	448c      	add	ip, r1
 8001ffc:	fa5f fc8c 	uxtb.w	ip, ip
    while ( *pos < start_pos + field_len ) {
 8002000:	1c99      	adds	r1, r3, #2
 8002002:	458c      	cmp	ip, r1
 8002004:	dbec      	blt.n	8001fe0 <modem_fun+0xb8>
 8002006:	4663      	mov	r3, ip
    for (int cur_field = 0; cur_field < MESSAGE_FIELD_NUMBER; ++cur_field) {
 8002008:	3001      	adds	r0, #1
 800200a:	2805      	cmp	r0, #5
 800200c:	f300 808f 	bgt.w	800212e <modem_fun+0x206>
        switch (cur_field) {
 8002010:	2805      	cmp	r0, #5
 8002012:	d8f9      	bhi.n	8002008 <modem_fun+0xe0>
 8002014:	a101      	add	r1, pc, #4	; (adr r1, 800201c <modem_fun+0xf4>)
 8002016:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 800201a:	bf00      	nop
 800201c:	08001fd9 	.word	0x08001fd9
 8002020:	08002035 	.word	0x08002035
 8002024:	08002067 	.word	0x08002067
 8002028:	08002099 	.word	0x08002099
 800202c:	080020cb 	.word	0x080020cb
 8002030:	080020fd 	.word	0x080020fd
                write ? fill_msg_bit_field(new_msg, msg_ptr->receiver_addr, RECEIVER_ADDR_FIELD_LEN, &pos) :
 8002034:	4979      	ldr	r1, [pc, #484]	; (800221c <modem_fun+0x2f4>)
 8002036:	784e      	ldrb	r6, [r1, #1]
    while ( *pos < start_pos + field_len ) {
 8002038:	469c      	mov	ip, r3
 800203a:	e00f      	b.n	800205c <modem_fun+0x134>
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800203c:	2101      	movs	r1, #1
 800203e:	fa01 fe0c 	lsl.w	lr, r1, ip
 8002042:	ea22 0e0e 	bic.w	lr, r2, lr
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 8002046:	ebac 0203 	sub.w	r2, ip, r3
 800204a:	fa01 f202 	lsl.w	r2, r1, r2
 800204e:	4032      	ands	r2, r6
 8002050:	409a      	lsls	r2, r3
 8002052:	ea4e 0202 	orr.w	r2, lr, r2
        (*pos)++;
 8002056:	448c      	add	ip, r1
 8002058:	fa5f fc8c 	uxtb.w	ip, ip
    while ( *pos < start_pos + field_len ) {
 800205c:	1cd9      	adds	r1, r3, #3
 800205e:	458c      	cmp	ip, r1
 8002060:	dbec      	blt.n	800203c <modem_fun+0x114>
 8002062:	4663      	mov	r3, ip
 8002064:	e7d0      	b.n	8002008 <modem_fun+0xe0>
                write ? fill_msg_bit_field(new_msg, msg_ptr->message_type, MESSAGE_TYPE_FIELD_LEN, &pos) :
 8002066:	496d      	ldr	r1, [pc, #436]	; (800221c <modem_fun+0x2f4>)
 8002068:	788e      	ldrb	r6, [r1, #2]
    while ( *pos < start_pos + field_len ) {
 800206a:	469c      	mov	ip, r3
 800206c:	e00f      	b.n	800208e <modem_fun+0x166>
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800206e:	2101      	movs	r1, #1
 8002070:	fa01 fe0c 	lsl.w	lr, r1, ip
 8002074:	ea22 0e0e 	bic.w	lr, r2, lr
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 8002078:	ebac 0203 	sub.w	r2, ip, r3
 800207c:	fa01 f202 	lsl.w	r2, r1, r2
 8002080:	4032      	ands	r2, r6
 8002082:	409a      	lsls	r2, r3
 8002084:	ea4e 0202 	orr.w	r2, lr, r2
        (*pos)++;
 8002088:	448c      	add	ip, r1
 800208a:	fa5f fc8c 	uxtb.w	ip, ip
    while ( *pos < start_pos + field_len ) {
 800208e:	1d19      	adds	r1, r3, #4
 8002090:	458c      	cmp	ip, r1
 8002092:	dbec      	blt.n	800206e <modem_fun+0x146>
 8002094:	4663      	mov	r3, ip
 8002096:	e7b7      	b.n	8002008 <modem_fun+0xe0>
                write ? fill_msg_bit_field(new_msg, msg_ptr->direction, DIRECTION_FIELD_LEN, &pos) :
 8002098:	4960      	ldr	r1, [pc, #384]	; (800221c <modem_fun+0x2f4>)
 800209a:	78ce      	ldrb	r6, [r1, #3]
    while ( *pos < start_pos + field_len ) {
 800209c:	469c      	mov	ip, r3
 800209e:	e00f      	b.n	80020c0 <modem_fun+0x198>
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 80020a0:	2101      	movs	r1, #1
 80020a2:	fa01 fe0c 	lsl.w	lr, r1, ip
 80020a6:	ea22 0e0e 	bic.w	lr, r2, lr
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 80020aa:	ebac 0203 	sub.w	r2, ip, r3
 80020ae:	fa01 f202 	lsl.w	r2, r1, r2
 80020b2:	4032      	ands	r2, r6
 80020b4:	409a      	lsls	r2, r3
 80020b6:	ea4e 0202 	orr.w	r2, lr, r2
        (*pos)++;
 80020ba:	448c      	add	ip, r1
 80020bc:	fa5f fc8c 	uxtb.w	ip, ip
    while ( *pos < start_pos + field_len ) {
 80020c0:	1c59      	adds	r1, r3, #1
 80020c2:	458c      	cmp	ip, r1
 80020c4:	dbec      	blt.n	80020a0 <modem_fun+0x178>
 80020c6:	4663      	mov	r3, ip
 80020c8:	e79e      	b.n	8002008 <modem_fun+0xe0>
                write ? fill_msg_bit_field(new_msg, msg_ptr->battery_level, BATTERY_FIELD_LEN, &pos) :
 80020ca:	4954      	ldr	r1, [pc, #336]	; (800221c <modem_fun+0x2f4>)
 80020cc:	790e      	ldrb	r6, [r1, #4]
    while ( *pos < start_pos + field_len ) {
 80020ce:	469c      	mov	ip, r3
 80020d0:	e00f      	b.n	80020f2 <modem_fun+0x1ca>
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 80020d2:	2101      	movs	r1, #1
 80020d4:	fa01 fe0c 	lsl.w	lr, r1, ip
 80020d8:	ea22 0e0e 	bic.w	lr, r2, lr
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 80020dc:	ebac 0203 	sub.w	r2, ip, r3
 80020e0:	fa01 f202 	lsl.w	r2, r1, r2
 80020e4:	4032      	ands	r2, r6
 80020e6:	409a      	lsls	r2, r3
 80020e8:	ea4e 0202 	orr.w	r2, lr, r2
        (*pos)++;
 80020ec:	448c      	add	ip, r1
 80020ee:	fa5f fc8c 	uxtb.w	ip, ip
    while ( *pos < start_pos + field_len ) {
 80020f2:	1c59      	adds	r1, r3, #1
 80020f4:	458c      	cmp	ip, r1
 80020f6:	dbec      	blt.n	80020d2 <modem_fun+0x1aa>
 80020f8:	4663      	mov	r3, ip
 80020fa:	e785      	b.n	8002008 <modem_fun+0xe0>
                write ? fill_msg_bit_field(new_msg, msg_ptr->workers_in_safe_zone, PEOPLE_IN_SAFE_ZONE_FIELD_LEN, &pos) :
 80020fc:	4947      	ldr	r1, [pc, #284]	; (800221c <modem_fun+0x2f4>)
 80020fe:	794e      	ldrb	r6, [r1, #5]
    while ( *pos < start_pos + field_len ) {
 8002100:	469c      	mov	ip, r3
 8002102:	e00f      	b.n	8002124 <modem_fun+0x1fc>
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 8002104:	2101      	movs	r1, #1
 8002106:	fa01 fe0c 	lsl.w	lr, r1, ip
 800210a:	ea22 0e0e 	bic.w	lr, r2, lr
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800210e:	ebac 0203 	sub.w	r2, ip, r3
 8002112:	fa01 f202 	lsl.w	r2, r1, r2
 8002116:	4032      	ands	r2, r6
 8002118:	409a      	lsls	r2, r3
 800211a:	ea4e 0202 	orr.w	r2, lr, r2
        (*pos)++;
 800211e:	448c      	add	ip, r1
 8002120:	fa5f fc8c 	uxtb.w	ip, ip
    while ( *pos < start_pos + field_len ) {
 8002124:	1cd9      	adds	r1, r3, #3
 8002126:	458c      	cmp	ip, r1
 8002128:	dbec      	blt.n	8002104 <modem_fun+0x1dc>
 800212a:	4663      	mov	r3, ip
 800212c:	e76c      	b.n	8002008 <modem_fun+0xe0>
        for (uint8_t i = 0; i < MESSAGE_LEN_IN_BYTES; ++i) {
 800212e:	f04f 0c00 	mov.w	ip, #0
 8002132:	e013      	b.n	800215c <modem_fun+0x234>
        bit = input & BIT(0);
 8002134:	f000 0301 	and.w	r3, r0, #1
        output |= bit;
 8002138:	432b      	orrs	r3, r5
        output = output << 1;
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	b2dd      	uxtb	r5, r3
        input = input >> 1;
 800213e:	0840      	lsrs	r0, r0, #1
        pos++;
 8002140:	3101      	adds	r1, #1
 8002142:	b2c9      	uxtb	r1, r1
    while( pos < 7 ) {
 8002144:	2906      	cmp	r1, #6
 8002146:	d9f5      	bls.n	8002134 <modem_fun+0x20c>
    bit = input & BIT(0);
 8002148:	f000 0001 	and.w	r0, r0, #1
    output |= bit;
 800214c:	4328      	orrs	r0, r5
            tx_buf[i] = reverse(tx_buf[i]);
 800214e:	4b35      	ldr	r3, [pc, #212]	; (8002224 <modem_fun+0x2fc>)
 8002150:	f803 000e 	strb.w	r0, [r3, lr]
        for (uint8_t i = 0; i < MESSAGE_LEN_IN_BYTES; ++i) {
 8002154:	f10c 0c01 	add.w	ip, ip, #1
 8002158:	fa5f fc8c 	uxtb.w	ip, ip
 800215c:	f1bc 0f01 	cmp.w	ip, #1
 8002160:	d80c      	bhi.n	800217c <modem_fun+0x254>
            tx_buf[i] = (new_msg & (0x000000FF << i * 8) ) >> i * 8;
 8002162:	46e6      	mov	lr, ip
 8002164:	ea4f 03cc 	mov.w	r3, ip, lsl #3
 8002168:	20ff      	movs	r0, #255	; 0xff
 800216a:	4098      	lsls	r0, r3
 800216c:	4010      	ands	r0, r2
 800216e:	40d8      	lsrs	r0, r3
 8002170:	b2c0      	uxtb	r0, r0
 8002172:	4b2c      	ldr	r3, [pc, #176]	; (8002224 <modem_fun+0x2fc>)
 8002174:	f803 000c 	strb.w	r0, [r3, ip]
    uint8_t pos = 0;
 8002178:	2100      	movs	r1, #0
    while( pos < 7 ) {
 800217a:	e7e3      	b.n	8002144 <modem_fun+0x21c>
        lora_cfg.tx = true;
 800217c:	4924      	ldr	r1, [pc, #144]	; (8002210 <modem_fun+0x2e8>)
 800217e:	2301      	movs	r3, #1
 8002180:	734b      	strb	r3, [r1, #13]
        rc = lora_config(lora_dev_ptr, &lora_cfg);
 8002182:	4b22      	ldr	r3, [pc, #136]	; (800220c <modem_fun+0x2e4>)
 8002184:	6818      	ldr	r0, [r3, #0]
	const struct lora_driver_api *api =
 8002186:	6883      	ldr	r3, [r0, #8]
	return api->config(dev, config);
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4798      	blx	r3
        if (rc < 0) {
 800218c:	1e05      	subs	r5, r0, #0
 800218e:	db25      	blt.n	80021dc <modem_fun+0x2b4>
        rc = lora_send(lora_dev_ptr, tx_buf, MESSAGE_LEN_IN_BYTES);
 8002190:	4b1e      	ldr	r3, [pc, #120]	; (800220c <modem_fun+0x2e4>)
 8002192:	6818      	ldr	r0, [r3, #0]
	const struct lora_driver_api *api =
 8002194:	6883      	ldr	r3, [r0, #8]
	return api->send(dev, data, data_len);
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	2202      	movs	r2, #2
 800219a:	4922      	ldr	r1, [pc, #136]	; (8002224 <modem_fun+0x2fc>)
 800219c:	4798      	blx	r3
        if (!rc) {
 800219e:	4605      	mov	r5, r0
 80021a0:	bb18      	cbnz	r0, 80021ea <modem_fun+0x2c2>
            lora_cfg.tx = false;
 80021a2:	491b      	ldr	r1, [pc, #108]	; (8002210 <modem_fun+0x2e8>)
 80021a4:	2300      	movs	r3, #0
 80021a6:	734b      	strb	r3, [r1, #13]
            rc = lora_config(lora_dev_ptr, &lora_cfg);
 80021a8:	4b18      	ldr	r3, [pc, #96]	; (800220c <modem_fun+0x2e4>)
 80021aa:	6818      	ldr	r0, [r3, #0]
	const struct lora_driver_api *api =
 80021ac:	6883      	ldr	r3, [r0, #8]
	return api->config(dev, config);
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4798      	blx	r3
            if (rc < 0) {
 80021b2:	1e05      	subs	r5, r0, #0
 80021b4:	f6ff aebe 	blt.w	8001f34 <modem_fun+0xc>
                lora_recv_async(lora_dev_ptr, lora_receive_cb, lora_receive_error_timeout);
 80021b8:	4b14      	ldr	r3, [pc, #80]	; (800220c <modem_fun+0x2e4>)
 80021ba:	6818      	ldr	r0, [r3, #0]
	const struct lora_driver_api *api =
 80021bc:	6883      	ldr	r3, [r0, #8]
	return api->recv_async(dev, cb, error_timeout_cb);
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	4a14      	ldr	r2, [pc, #80]	; (8002214 <modem_fun+0x2ec>)
 80021c2:	4915      	ldr	r1, [pc, #84]	; (8002218 <modem_fun+0x2f0>)
 80021c4:	4798      	blx	r3
        if (tx_msg.message_type == MESSAGE_TYPE_SYNC)
 80021c6:	4b15      	ldr	r3, [pc, #84]	; (800221c <modem_fun+0x2f4>)
 80021c8:	789b      	ldrb	r3, [r3, #2]
 80021ca:	2b05      	cmp	r3, #5
 80021cc:	d014      	beq.n	80021f8 <modem_fun+0x2d0>
        k_spin_unlock(&spin, key);
 80021ce:	4b14      	ldr	r3, [pc, #80]	; (8002220 <modem_fun+0x2f8>)
 80021d0:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
 80021d2:	f383 8811 	msr	BASEPRI, r3
 80021d6:	f3bf 8f6f 	isb	sy
 80021da:	e6ab      	b.n	8001f34 <modem_fun+0xc>
	return z_impl_k_msgq_put(msgq, data, timeout);
 80021dc:	2200      	movs	r2, #0
 80021de:	2300      	movs	r3, #0
 80021e0:	490e      	ldr	r1, [pc, #56]	; (800221c <modem_fun+0x2f4>)
 80021e2:	4620      	mov	r0, r4
 80021e4:	f009 ffde 	bl	800c1a4 <z_impl_k_msgq_put>
            return rc;
 80021e8:	e6a4      	b.n	8001f34 <modem_fun+0xc>
 80021ea:	2200      	movs	r2, #0
 80021ec:	2300      	movs	r3, #0
 80021ee:	490b      	ldr	r1, [pc, #44]	; (800221c <modem_fun+0x2f4>)
 80021f0:	4620      	mov	r0, r4
 80021f2:	f009 ffd7 	bl	800c1a4 <z_impl_k_msgq_put>
 80021f6:	e7e6      	b.n	80021c6 <modem_fun+0x29e>
            rc = 1;
 80021f8:	2501      	movs	r5, #1
 80021fa:	e7e8      	b.n	80021ce <modem_fun+0x2a6>
 80021fc:	20000edc 	.word	0x20000edc
 8002200:	200005bc 	.word	0x200005bc
 8002204:	20000588 	.word	0x20000588
 8002208:	20000ef0 	.word	0x20000ef0
 800220c:	20000eec 	.word	0x20000eec
 8002210:	20000018 	.word	0x20000018
 8002214:	08002df1 	.word	0x08002df1
 8002218:	08002e3d 	.word	0x08002e3d
 800221c:	20000ef8 	.word	0x20000ef8
 8002220:	20000ecc 	.word	0x20000ecc
 8002224:	20000ef4 	.word	0x20000ef4

08002228 <base_station_proc_task>:
{
 8002228:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 800222c:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8002230:	af00      	add	r7, sp, #0
 8002232:	f04f 0900 	mov.w	r9, #0
 8002236:	f8c7 9030 	str.w	r9, [r7, #48]	; 0x30
    int16_t rssi = 0;
 800223a:	f8a7 9086 	strh.w	r9, [r7, #134]	; 0x86
    struct message_s tx_msg_proc = {0};
 800223e:	f8c7 907c 	str.w	r9, [r7, #124]	; 0x7c
 8002242:	f8a7 9080 	strh.w	r9, [r7, #128]	; 0x80
    struct message_s rx_msg_proc = {0};
 8002246:	f8c7 9074 	str.w	r9, [r7, #116]	; 0x74
 800224a:	f8a7 9078 	strh.w	r9, [r7, #120]	; 0x78
    struct led_strip_indicate_s *strip_ind = NULL;
 800224e:	f8c7 9070 	str.w	r9, [r7, #112]	; 0x70
    struct k_msgq* msgq_cur_msg_tx_ptr = &msgq_tx_msg; /* Default queue */
 8002252:	4bad      	ldr	r3, [pc, #692]	; (8002508 <base_station_proc_task+0x2e0>)
 8002254:	647b      	str	r3, [r7, #68]	; 0x44
 8002256:	4643      	mov	r3, r8
 8002258:	46d0      	mov	r8, sl
 800225a:	46da      	mov	sl, fp
 800225c:	469b      	mov	fp, r3
 800225e:	f000 bd71 	b.w	8002d44 <base_station_proc_task+0xb1c>
        bit = input & BIT(0);
 8002262:	f004 0301 	and.w	r3, r4, #1
        output |= bit;
 8002266:	ea49 0903 	orr.w	r9, r9, r3
        output = output << 1;
 800226a:	ea4f 0949 	mov.w	r9, r9, lsl #1
 800226e:	fa5f f989 	uxtb.w	r9, r9
        input = input >> 1;
 8002272:	0864      	lsrs	r4, r4, #1
        pos++;
 8002274:	3201      	adds	r2, #1
 8002276:	b2d2      	uxtb	r2, r2
    while( pos < 7 ) {
 8002278:	2a06      	cmp	r2, #6
 800227a:	d9f2      	bls.n	8002262 <base_station_proc_task+0x3a>
    bit = input & BIT(0);
 800227c:	f004 0401 	and.w	r4, r4, #1
    output |= bit;
 8002280:	ea44 0409 	orr.w	r4, r4, r9
                rx_buf_proc[i] = reverse(rx_buf_proc[i]);
 8002284:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002288:	555c      	strb	r4, [r3, r5]
                cur_msg |= (rx_buf_proc[i]) << i*8;
 800228a:	00ed      	lsls	r5, r5, #3
 800228c:	40ac      	lsls	r4, r5
 800228e:	4321      	orrs	r1, r4
            for (uint8_t i = 0; i < MESSAGE_LEN_IN_BYTES; ++i) {
 8002290:	3001      	adds	r0, #1
 8002292:	b2c0      	uxtb	r0, r0
 8002294:	2801      	cmp	r0, #1
 8002296:	d805      	bhi.n	80022a4 <base_station_proc_task+0x7c>
                rx_buf_proc[i] = reverse(rx_buf_proc[i]);
 8002298:	4605      	mov	r5, r0
 800229a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800229e:	5c1c      	ldrb	r4, [r3, r0]
    uint8_t pos = 0;
 80022a0:	2200      	movs	r2, #0
    while( pos < 7 ) {
 80022a2:	e7e9      	b.n	8002278 <base_station_proc_task+0x50>
    uint8_t pos = 0;
 80022a4:	2300      	movs	r3, #0
    for (int cur_field = 0; cur_field < MESSAGE_FIELD_NUMBER; ++cur_field) {
 80022a6:	4618      	mov	r0, r3
 80022a8:	e016      	b.n	80022d8 <base_station_proc_task+0xb0>
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 80022aa:	1ae5      	subs	r5, r4, r3
 80022ac:	2201      	movs	r2, #1
 80022ae:	fa02 f605 	lsl.w	r6, r2, r5
 80022b2:	f897 5074 	ldrb.w	r5, [r7, #116]	; 0x74
 80022b6:	ea25 0506 	bic.w	r5, r5, r6
 80022ba:	f887 5074 	strb.w	r5, [r7, #116]	; 0x74
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 80022be:	40a2      	lsls	r2, r4
 80022c0:	400a      	ands	r2, r1
 80022c2:	40da      	lsrs	r2, r3
 80022c4:	432a      	orrs	r2, r5
 80022c6:	f887 2074 	strb.w	r2, [r7, #116]	; 0x74
        (*pos)++;
 80022ca:	3401      	adds	r4, #1
 80022cc:	b2e4      	uxtb	r4, r4
    while ( *pos < start_pos + field_len ) {
 80022ce:	1c9a      	adds	r2, r3, #2
 80022d0:	4294      	cmp	r4, r2
 80022d2:	dbea      	blt.n	80022aa <base_station_proc_task+0x82>
 80022d4:	4623      	mov	r3, r4
    for (int cur_field = 0; cur_field < MESSAGE_FIELD_NUMBER; ++cur_field) {
 80022d6:	3001      	adds	r0, #1
 80022d8:	2805      	cmp	r0, #5
 80022da:	f300 8086 	bgt.w	80023ea <base_station_proc_task+0x1c2>
        switch (cur_field) {
 80022de:	2805      	cmp	r0, #5
 80022e0:	d8f9      	bhi.n	80022d6 <base_station_proc_task+0xae>
 80022e2:	e8df f000 	tbb	[pc, r0]
 80022e6:	1c03      	.short	0x1c03
 80022e8:	80674e35 	.word	0x80674e35
 80022ec:	461c      	mov	r4, r3
 80022ee:	e7ee      	b.n	80022ce <base_station_proc_task+0xa6>
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 80022f0:	1ae5      	subs	r5, r4, r3
 80022f2:	2201      	movs	r2, #1
 80022f4:	fa02 f605 	lsl.w	r6, r2, r5
 80022f8:	f897 5075 	ldrb.w	r5, [r7, #117]	; 0x75
 80022fc:	ea25 0506 	bic.w	r5, r5, r6
 8002300:	f887 5075 	strb.w	r5, [r7, #117]	; 0x75
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 8002304:	40a2      	lsls	r2, r4
 8002306:	400a      	ands	r2, r1
 8002308:	40da      	lsrs	r2, r3
 800230a:	432a      	orrs	r2, r5
 800230c:	f887 2075 	strb.w	r2, [r7, #117]	; 0x75
        (*pos)++;
 8002310:	3401      	adds	r4, #1
 8002312:	b2e4      	uxtb	r4, r4
    while ( *pos < start_pos + field_len ) {
 8002314:	1cda      	adds	r2, r3, #3
 8002316:	4294      	cmp	r4, r2
 8002318:	dbea      	blt.n	80022f0 <base_station_proc_task+0xc8>
 800231a:	4623      	mov	r3, r4
 800231c:	e7db      	b.n	80022d6 <base_station_proc_task+0xae>
        switch (cur_field) {
 800231e:	461c      	mov	r4, r3
 8002320:	e7f8      	b.n	8002314 <base_station_proc_task+0xec>
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 8002322:	1ae5      	subs	r5, r4, r3
 8002324:	2201      	movs	r2, #1
 8002326:	fa02 f605 	lsl.w	r6, r2, r5
 800232a:	f897 5076 	ldrb.w	r5, [r7, #118]	; 0x76
 800232e:	ea25 0506 	bic.w	r5, r5, r6
 8002332:	f887 5076 	strb.w	r5, [r7, #118]	; 0x76
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 8002336:	40a2      	lsls	r2, r4
 8002338:	400a      	ands	r2, r1
 800233a:	40da      	lsrs	r2, r3
 800233c:	432a      	orrs	r2, r5
 800233e:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
        (*pos)++;
 8002342:	3401      	adds	r4, #1
 8002344:	b2e4      	uxtb	r4, r4
    while ( *pos < start_pos + field_len ) {
 8002346:	1d1a      	adds	r2, r3, #4
 8002348:	4294      	cmp	r4, r2
 800234a:	dbea      	blt.n	8002322 <base_station_proc_task+0xfa>
 800234c:	4623      	mov	r3, r4
 800234e:	e7c2      	b.n	80022d6 <base_station_proc_task+0xae>
        switch (cur_field) {
 8002350:	461c      	mov	r4, r3
 8002352:	e7f8      	b.n	8002346 <base_station_proc_task+0x11e>
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 8002354:	1ae5      	subs	r5, r4, r3
 8002356:	2201      	movs	r2, #1
 8002358:	fa02 f605 	lsl.w	r6, r2, r5
 800235c:	f897 5077 	ldrb.w	r5, [r7, #119]	; 0x77
 8002360:	ea25 0506 	bic.w	r5, r5, r6
 8002364:	f887 5077 	strb.w	r5, [r7, #119]	; 0x77
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 8002368:	40a2      	lsls	r2, r4
 800236a:	400a      	ands	r2, r1
 800236c:	40da      	lsrs	r2, r3
 800236e:	432a      	orrs	r2, r5
 8002370:	f887 2077 	strb.w	r2, [r7, #119]	; 0x77
        (*pos)++;
 8002374:	3401      	adds	r4, #1
 8002376:	b2e4      	uxtb	r4, r4
    while ( *pos < start_pos + field_len ) {
 8002378:	1c5a      	adds	r2, r3, #1
 800237a:	4294      	cmp	r4, r2
 800237c:	dbea      	blt.n	8002354 <base_station_proc_task+0x12c>
 800237e:	4623      	mov	r3, r4
 8002380:	e7a9      	b.n	80022d6 <base_station_proc_task+0xae>
        switch (cur_field) {
 8002382:	461c      	mov	r4, r3
 8002384:	e7f8      	b.n	8002378 <base_station_proc_task+0x150>
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 8002386:	1ae5      	subs	r5, r4, r3
 8002388:	2201      	movs	r2, #1
 800238a:	fa02 f605 	lsl.w	r6, r2, r5
 800238e:	f897 5078 	ldrb.w	r5, [r7, #120]	; 0x78
 8002392:	ea25 0506 	bic.w	r5, r5, r6
 8002396:	f887 5078 	strb.w	r5, [r7, #120]	; 0x78
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800239a:	40a2      	lsls	r2, r4
 800239c:	400a      	ands	r2, r1
 800239e:	40da      	lsrs	r2, r3
 80023a0:	432a      	orrs	r2, r5
 80023a2:	f887 2078 	strb.w	r2, [r7, #120]	; 0x78
        (*pos)++;
 80023a6:	3401      	adds	r4, #1
 80023a8:	b2e4      	uxtb	r4, r4
    while ( *pos < start_pos + field_len ) {
 80023aa:	1c5a      	adds	r2, r3, #1
 80023ac:	4294      	cmp	r4, r2
 80023ae:	dbea      	blt.n	8002386 <base_station_proc_task+0x15e>
 80023b0:	4623      	mov	r3, r4
 80023b2:	e790      	b.n	80022d6 <base_station_proc_task+0xae>
        switch (cur_field) {
 80023b4:	461c      	mov	r4, r3
 80023b6:	e7f8      	b.n	80023aa <base_station_proc_task+0x182>
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 80023b8:	1ae5      	subs	r5, r4, r3
 80023ba:	2201      	movs	r2, #1
 80023bc:	fa02 f605 	lsl.w	r6, r2, r5
 80023c0:	f897 5079 	ldrb.w	r5, [r7, #121]	; 0x79
 80023c4:	ea25 0506 	bic.w	r5, r5, r6
 80023c8:	f887 5079 	strb.w	r5, [r7, #121]	; 0x79
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 80023cc:	40a2      	lsls	r2, r4
 80023ce:	400a      	ands	r2, r1
 80023d0:	40da      	lsrs	r2, r3
 80023d2:	432a      	orrs	r2, r5
 80023d4:	f887 2079 	strb.w	r2, [r7, #121]	; 0x79
        (*pos)++;
 80023d8:	3401      	adds	r4, #1
 80023da:	b2e4      	uxtb	r4, r4
    while ( *pos < start_pos + field_len ) {
 80023dc:	1cda      	adds	r2, r3, #3
 80023de:	4294      	cmp	r4, r2
 80023e0:	dbea      	blt.n	80023b8 <base_station_proc_task+0x190>
 80023e2:	4623      	mov	r3, r4
 80023e4:	e777      	b.n	80022d6 <base_station_proc_task+0xae>
        switch (cur_field) {
 80023e6:	461c      	mov	r4, r3
 80023e8:	e7f8      	b.n	80023dc <base_station_proc_task+0x1b4>
            if ( (rx_msg_proc.receiver_addr != BROADCAST_ADDR) &&
 80023ea:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 80023ee:	2b04      	cmp	r3, #4
 80023f0:	d002      	beq.n	80023f8 <base_station_proc_task+0x1d0>
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f040 8092 	bne.w	800251c <base_station_proc_task+0x2f4>
            switch (rx_msg_proc.direction) {
 80023f8:	f897 6077 	ldrb.w	r6, [r7, #119]	; 0x77
 80023fc:	2e00      	cmp	r6, #0
 80023fe:	f000 82ce 	beq.w	800299e <base_station_proc_task+0x776>
 8002402:	2e01      	cmp	r6, #1
 8002404:	f040 8444 	bne.w	8002c90 <base_station_proc_task+0xa68>
                    LOG_DBG(" REQUEST");
 8002408:	f04f 0301 	mov.w	r3, #1
 800240c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002410:	f04f 0102 	mov.w	r1, #2
 8002414:	f8a7 1052 	strh.w	r1, [r7, #82]	; 0x52
 8002418:	4b3c      	ldr	r3, [pc, #240]	; (800250c <base_station_proc_task+0x2e4>)
 800241a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800241e:	483c      	ldr	r0, [pc, #240]	; (8002510 <base_station_proc_task+0x2e8>)
 8002420:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
 8002424:	2400      	movs	r4, #0
 8002426:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002428:	f04f 0303 	mov.w	r3, #3
 800242c:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8002430:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002432:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002436:	f364 0b00 	bfi	fp, r4, #0, #1
 800243a:	f364 0b41 	bfi	fp, r4, #1, #1
 800243e:	f364 0b82 	bfi	fp, r4, #2, #1
 8002442:	f364 0bc5 	bfi	fp, r4, #3, #3
 8002446:	2504      	movs	r5, #4
 8002448:	f365 1b88 	bfi	fp, r5, #6, #3
 800244c:	f04f 0c0c 	mov.w	ip, #12
 8002450:	f36c 2b52 	bfi	fp, ip, #9, #10
 8002454:	f364 4bde 	bfi	fp, r4, #19, #12
 8002458:	f364 7bdf 	bfi	fp, r4, #31, #1
 800245c:	4623      	mov	r3, r4
 800245e:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002462:	4659      	mov	r1, fp
 8002464:	482b      	ldr	r0, [pc, #172]	; (8002514 <base_station_proc_task+0x2ec>)
 8002466:	f00d fae4 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                    LOG_DBG("Message type:");
 800246a:	f04f 0201 	mov.w	r2, #1
 800246e:	f8a7 2050 	strh.w	r2, [r7, #80]	; 0x50
 8002472:	f04f 0102 	mov.w	r1, #2
 8002476:	f8a7 1052 	strh.w	r1, [r7, #82]	; 0x52
 800247a:	4b27      	ldr	r3, [pc, #156]	; (8002518 <base_station_proc_task+0x2f0>)
 800247c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002480:	4823      	ldr	r0, [pc, #140]	; (8002510 <base_station_proc_task+0x2e8>)
 8002482:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
 8002486:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002488:	f04f 0303 	mov.w	r3, #3
 800248c:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8002490:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002492:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002496:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002498:	f364 0300 	bfi	r3, r4, #0, #1
 800249c:	f364 0341 	bfi	r3, r4, #1, #1
 80024a0:	f364 0382 	bfi	r3, r4, #2, #1
 80024a4:	f364 03c5 	bfi	r3, r4, #3, #3
 80024a8:	f365 1388 	bfi	r3, r5, #6, #3
 80024ac:	f04f 0c0c 	mov.w	ip, #12
 80024b0:	f36c 2352 	bfi	r3, ip, #9, #10
 80024b4:	f364 43de 	bfi	r3, r4, #19, #12
 80024b8:	f364 73df 	bfi	r3, r4, #31, #1
 80024bc:	4619      	mov	r1, r3
 80024be:	643b      	str	r3, [r7, #64]	; 0x40
 80024c0:	4623      	mov	r3, r4
 80024c2:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 80024c6:	4813      	ldr	r0, [pc, #76]	; (8002514 <base_station_proc_task+0x2ec>)
 80024c8:	f00d fab3 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                    tx_msg_proc.sender_addr = rx_msg_proc.sender_addr;
 80024cc:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 80024d0:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                    tx_msg_proc.receiver_addr = BROADCAST_ADDR;
 80024d4:	f887 507d 	strb.w	r5, [r7, #125]	; 0x7d
                    tx_msg_proc.message_type = rx_msg_proc.message_type;
 80024d8:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80024dc:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
                    tx_msg_proc.workers_in_safe_zone = cur_workers_in_safe_zone;
 80024e0:	f04f 0203 	mov.w	r2, #3
 80024e4:	f887 2081 	strb.w	r2, [r7, #129]	; 0x81
                    tx_msg_proc.battery_level = BATTERY_LEVEL_GOOD;
 80024e8:	f887 4080 	strb.w	r4, [r7, #128]	; 0x80
                    tx_msg_proc.direction = RESPONSE;
 80024ec:	f887 407f 	strb.w	r4, [r7, #127]	; 0x7f
                    switch (rx_msg_proc.message_type) {
 80024f0:	2b05      	cmp	r3, #5
 80024f2:	f200 8222 	bhi.w	800293a <base_station_proc_task+0x712>
 80024f6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80024fa:	0129      	.short	0x0129
 80024fc:	01f2008e 	.word	0x01f2008e
 8002500:	01c101c1 	.word	0x01c101c1
 8002504:	0160      	.short	0x0160
 8002506:	bf00      	nop
 8002508:	20000588 	.word	0x20000588
 800250c:	08012e40 	.word	0x08012e40
 8002510:	08012fb8 	.word	0x08012fb8
 8002514:	08012b30 	.word	0x08012b30
 8002518:	08012e50 	.word	0x08012e50
                LOG_DBG("addr = 0x%02x, own addr = 0x%02x", rx_msg_proc.receiver_addr, cur_dev_addr);
 800251c:	2201      	movs	r2, #1
 800251e:	f8a7 2050 	strh.w	r2, [r7, #80]	; 0x50
 8002522:	2202      	movs	r2, #2
 8002524:	f8a7 2052 	strh.w	r2, [r7, #82]	; 0x52
 8002528:	466e      	mov	r6, sp
 800252a:	b088      	sub	sp, #32
 800252c:	4669      	mov	r1, sp
 800252e:	f111 020c 	adds.w	r2, r1, #12
 8002532:	d06a      	beq.n	800260a <base_station_proc_task+0x3e2>
 8002534:	2014      	movs	r0, #20
 8002536:	2401      	movs	r4, #1
 8002538:	f8a7 4050 	strh.w	r4, [r7, #80]	; 0x50
 800253c:	b11a      	cbz	r2, 8002546 <base_station_proc_task+0x31e>
 800253e:	2804      	cmp	r0, #4
 8002540:	dd01      	ble.n	8002546 <base_station_proc_task+0x31e>
 8002542:	4cc1      	ldr	r4, [pc, #772]	; (8002848 <base_station_proc_task+0x620>)
 8002544:	610c      	str	r4, [r1, #16]
 8002546:	2402      	movs	r4, #2
 8002548:	f8a7 4052 	strh.w	r4, [r7, #82]	; 0x52
 800254c:	b11a      	cbz	r2, 8002556 <base_station_proc_task+0x32e>
 800254e:	2808      	cmp	r0, #8
 8002550:	dd01      	ble.n	8002556 <base_station_proc_task+0x32e>
 8002552:	4cbe      	ldr	r4, [pc, #760]	; (800284c <base_station_proc_task+0x624>)
 8002554:	614c      	str	r4, [r1, #20]
 8002556:	b112      	cbz	r2, 800255e <base_station_proc_task+0x336>
 8002558:	280c      	cmp	r0, #12
 800255a:	dd00      	ble.n	800255e <base_station_proc_task+0x336>
 800255c:	618b      	str	r3, [r1, #24]
 800255e:	b11a      	cbz	r2, 8002568 <base_station_proc_task+0x340>
 8002560:	2810      	cmp	r0, #16
 8002562:	dd01      	ble.n	8002568 <base_station_proc_task+0x340>
 8002564:	2300      	movs	r3, #0
 8002566:	61cb      	str	r3, [r1, #28]
 8002568:	2813      	cmp	r0, #19
 800256a:	dd51      	ble.n	8002610 <base_station_proc_task+0x3e8>
 800256c:	2314      	movs	r3, #20
 800256e:	b132      	cbz	r2, 800257e <base_station_proc_task+0x356>
 8002570:	2000      	movs	r0, #0
 8002572:	64f8      	str	r0, [r7, #76]	; 0x4c
 8002574:	2005      	movs	r0, #5
 8002576:	f887 004c 	strb.w	r0, [r7, #76]	; 0x4c
 800257a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800257c:	60c8      	str	r0, [r1, #12]
 800257e:	f36f 0800 	bfc	r8, #0, #1
 8002582:	f36f 0841 	bfc	r8, #1, #1
 8002586:	f36f 0882 	bfc	r8, #2, #1
 800258a:	f36f 08c5 	bfc	r8, #3, #3
 800258e:	2504      	movs	r5, #4
 8002590:	f365 1888 	bfi	r8, r5, #6, #3
 8002594:	f403 737d 	and.w	r3, r3, #1012	; 0x3f4
 8002598:	f363 2852 	bfi	r8, r3, #9, #10
 800259c:	f36f 48de 	bfc	r8, #19, #12
 80025a0:	f36f 78df 	bfc	r8, #31, #1
 80025a4:	4caa      	ldr	r4, [pc, #680]	; (8002850 <base_station_proc_task+0x628>)
 80025a6:	2300      	movs	r3, #0
 80025a8:	4641      	mov	r1, r8
 80025aa:	4620      	mov	r0, r4
 80025ac:	f00d fa41 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 80025b0:	46b5      	mov	sp, r6
                LOG_DBG("Packet is filtered");
 80025b2:	2301      	movs	r3, #1
 80025b4:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80025b8:	2302      	movs	r3, #2
 80025ba:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80025be:	4ba5      	ldr	r3, [pc, #660]	; (8002854 <base_station_proc_task+0x62c>)
 80025c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80025c4:	4ba1      	ldr	r3, [pc, #644]	; (800284c <base_station_proc_task+0x624>)
 80025c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80025ca:	2300      	movs	r3, #0
 80025cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80025ce:	2203      	movs	r2, #3
 80025d0:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
 80025d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80025d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80025da:	f363 0a00 	bfi	sl, r3, #0, #1
 80025de:	f363 0a41 	bfi	sl, r3, #1, #1
 80025e2:	f363 0a82 	bfi	sl, r3, #2, #1
 80025e6:	f363 0ac5 	bfi	sl, r3, #3, #3
 80025ea:	f365 1a88 	bfi	sl, r5, #6, #3
 80025ee:	220c      	movs	r2, #12
 80025f0:	f362 2a52 	bfi	sl, r2, #9, #10
 80025f4:	f363 4ade 	bfi	sl, r3, #19, #12
 80025f8:	f363 7adf 	bfi	sl, r3, #31, #1
 80025fc:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8002600:	4651      	mov	r1, sl
 8002602:	4620      	mov	r0, r4
 8002604:	f00d fa15 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                continue;
 8002608:	e39c      	b.n	8002d44 <base_station_proc_task+0xb1c>
                LOG_DBG("addr = 0x%02x, own addr = 0x%02x", rx_msg_proc.receiver_addr, cur_dev_addr);
 800260a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800260e:	e792      	b.n	8002536 <base_station_proc_task+0x30e>
 8002610:	f06f 031b 	mvn.w	r3, #27
 8002614:	e7ab      	b.n	800256e <base_station_proc_task+0x346>
                            LOG_DBG(" MESSAGE_TYPE_DISABLE_ALARM");
 8002616:	2301      	movs	r3, #1
 8002618:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 800261c:	2302      	movs	r3, #2
 800261e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002622:	4b8d      	ldr	r3, [pc, #564]	; (8002858 <base_station_proc_task+0x630>)
 8002624:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002628:	4b88      	ldr	r3, [pc, #544]	; (800284c <base_station_proc_task+0x624>)
 800262a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800262e:	2300      	movs	r3, #0
 8002630:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002632:	2203      	movs	r2, #3
 8002634:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
 8002638:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800263a:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 800263e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002640:	f363 0200 	bfi	r2, r3, #0, #1
 8002644:	f363 0241 	bfi	r2, r3, #1, #1
 8002648:	f363 0282 	bfi	r2, r3, #2, #1
 800264c:	f363 02c5 	bfi	r2, r3, #3, #3
 8002650:	4611      	mov	r1, r2
 8002652:	2204      	movs	r2, #4
 8002654:	f362 1188 	bfi	r1, r2, #6, #3
 8002658:	220c      	movs	r2, #12
 800265a:	f362 2152 	bfi	r1, r2, #9, #10
 800265e:	f363 41de 	bfi	r1, r3, #19, #12
 8002662:	f363 71df 	bfi	r1, r3, #31, #1
 8002666:	62b9      	str	r1, [r7, #40]	; 0x28
 8002668:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 800266c:	4878      	ldr	r0, [pc, #480]	; (8002850 <base_station_proc_task+0x628>)
 800266e:	f00d f9e0 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                            switch (rx_msg_proc.sender_addr) {
 8002672:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8002676:	2b03      	cmp	r3, #3
 8002678:	d030      	beq.n	80026dc <base_station_proc_task+0x4b4>
                                    LOG_DBG("Undefined sender address for this message type");
 800267a:	2301      	movs	r3, #1
 800267c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002680:	2302      	movs	r3, #2
 8002682:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002686:	4b75      	ldr	r3, [pc, #468]	; (800285c <base_station_proc_task+0x634>)
 8002688:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800268c:	4b6f      	ldr	r3, [pc, #444]	; (800284c <base_station_proc_task+0x624>)
 800268e:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8002692:	2300      	movs	r3, #0
 8002694:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002696:	2203      	movs	r2, #3
 8002698:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
 800269c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800269e:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	f363 0200 	bfi	r2, r3, #0, #1
 80026a8:	f363 0241 	bfi	r2, r3, #1, #1
 80026ac:	f363 0282 	bfi	r2, r3, #2, #1
 80026b0:	f363 02c5 	bfi	r2, r3, #3, #3
 80026b4:	4611      	mov	r1, r2
 80026b6:	2204      	movs	r2, #4
 80026b8:	f362 1188 	bfi	r1, r2, #6, #3
 80026bc:	220c      	movs	r2, #12
 80026be:	f362 2152 	bfi	r1, r2, #9, #10
 80026c2:	f363 41de 	bfi	r1, r3, #19, #12
 80026c6:	f363 71df 	bfi	r1, r3, #31, #1
 80026ca:	6079      	str	r1, [r7, #4]
 80026cc:	f507 729e 	add.w	r2, r7, #316	; 0x13c
 80026d0:	485f      	ldr	r0, [pc, #380]	; (8002850 <base_station_proc_task+0x628>)
 80026d2:	f00d f9ae 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = &msgq_tx_msg;
 80026d6:	4b62      	ldr	r3, [pc, #392]	; (8002860 <base_station_proc_task+0x638>)
 80026d8:	647b      	str	r3, [r7, #68]	; 0x44
                                    break;
 80026da:	e06e      	b.n	80027ba <base_station_proc_task+0x592>
                                    LOG_DBG("Brigade chief disabled alarm");
 80026dc:	2301      	movs	r3, #1
 80026de:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80026e2:	2302      	movs	r3, #2
 80026e4:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80026e8:	4b5e      	ldr	r3, [pc, #376]	; (8002864 <base_station_proc_task+0x63c>)
 80026ea:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80026ee:	4b57      	ldr	r3, [pc, #348]	; (800284c <base_station_proc_task+0x624>)
 80026f0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80026f4:	2300      	movs	r3, #0
 80026f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80026f8:	2403      	movs	r4, #3
 80026fa:	f887 404c 	strb.w	r4, [r7, #76]	; 0x4c
 80026fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002700:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 8002704:	68ba      	ldr	r2, [r7, #8]
 8002706:	f363 0200 	bfi	r2, r3, #0, #1
 800270a:	f363 0241 	bfi	r2, r3, #1, #1
 800270e:	f363 0282 	bfi	r2, r3, #2, #1
 8002712:	f363 02c5 	bfi	r2, r3, #3, #3
 8002716:	4611      	mov	r1, r2
 8002718:	2204      	movs	r2, #4
 800271a:	f362 1188 	bfi	r1, r2, #6, #3
 800271e:	220c      	movs	r2, #12
 8002720:	f362 2152 	bfi	r1, r2, #9, #10
 8002724:	f363 41de 	bfi	r1, r3, #19, #12
 8002728:	f363 71df 	bfi	r1, r3, #31, #1
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	f507 7292 	add.w	r2, r7, #292	; 0x124
 8002732:	4847      	ldr	r0, [pc, #284]	; (8002850 <base_station_proc_task+0x628>)
 8002734:	f00d f97d 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                                    k_work_submit(&work_buzzer);
 8002738:	484b      	ldr	r0, [pc, #300]	; (8002868 <base_station_proc_task+0x640>)
 800273a:	f00a f82d 	bl	800c798 <k_work_submit>
	return z_impl_k_poll_signal_raise(sig, result);
 800273e:	4621      	mov	r1, r4
 8002740:	484a      	ldr	r0, [pc, #296]	; (800286c <base_station_proc_task+0x644>)
 8002742:	f00b f931 	bl	800d9a8 <z_impl_k_poll_signal_raise>
                            msgq_cur_msg_tx_ptr = &msgq_tx_msg;
 8002746:	4b46      	ldr	r3, [pc, #280]	; (8002860 <base_station_proc_task+0x638>)
 8002748:	647b      	str	r3, [r7, #68]	; 0x44
 800274a:	e036      	b.n	80027ba <base_station_proc_task+0x592>
                            LOG_DBG(" MESSAGE_TYPE_ALARM");
 800274c:	2401      	movs	r4, #1
 800274e:	f8a7 4050 	strh.w	r4, [r7, #80]	; 0x50
 8002752:	2302      	movs	r3, #2
 8002754:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002758:	4b45      	ldr	r3, [pc, #276]	; (8002870 <base_station_proc_task+0x648>)
 800275a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800275e:	4b3b      	ldr	r3, [pc, #236]	; (800284c <base_station_proc_task+0x624>)
 8002760:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8002764:	2300      	movs	r3, #0
 8002766:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002768:	2203      	movs	r2, #3
 800276a:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
 800276e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002770:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 8002774:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002776:	f363 0200 	bfi	r2, r3, #0, #1
 800277a:	f363 0241 	bfi	r2, r3, #1, #1
 800277e:	f363 0282 	bfi	r2, r3, #2, #1
 8002782:	f363 02c5 	bfi	r2, r3, #3, #3
 8002786:	4611      	mov	r1, r2
 8002788:	2204      	movs	r2, #4
 800278a:	f362 1188 	bfi	r1, r2, #6, #3
 800278e:	220c      	movs	r2, #12
 8002790:	f362 2152 	bfi	r1, r2, #9, #10
 8002794:	f363 41de 	bfi	r1, r3, #19, #12
 8002798:	f363 71df 	bfi	r1, r3, #31, #1
 800279c:	6279      	str	r1, [r7, #36]	; 0x24
 800279e:	f507 72aa 	add.w	r2, r7, #340	; 0x154
 80027a2:	482b      	ldr	r0, [pc, #172]	; (8002850 <base_station_proc_task+0x628>)
 80027a4:	f00d f945 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                            k_work_submit(&work_buzzer);
 80027a8:	482f      	ldr	r0, [pc, #188]	; (8002868 <base_station_proc_task+0x640>)
 80027aa:	f009 fff5 	bl	800c798 <k_work_submit>
 80027ae:	4621      	mov	r1, r4
 80027b0:	482e      	ldr	r0, [pc, #184]	; (800286c <base_station_proc_task+0x644>)
 80027b2:	f00b f8f9 	bl	800d9a8 <z_impl_k_poll_signal_raise>
                            msgq_cur_msg_tx_ptr = &msgq_tx_msg_prio;
 80027b6:	4b2f      	ldr	r3, [pc, #188]	; (8002874 <base_station_proc_task+0x64c>)
 80027b8:	647b      	str	r3, [r7, #68]	; 0x44
            if (msgq_cur_msg_tx_ptr)
 80027ba:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80027bc:	b128      	cbz	r0, 80027ca <base_station_proc_task+0x5a2>
	return z_impl_k_msgq_put(msgq, data, timeout);
 80027be:	2200      	movs	r2, #0
 80027c0:	2300      	movs	r3, #0
 80027c2:	f107 017c 	add.w	r1, r7, #124	; 0x7c
 80027c6:	f009 fced 	bl	800c1a4 <z_impl_k_msgq_put>
	return z_impl_k_msgq_get(msgq, data, timeout);
 80027ca:	220a      	movs	r2, #10
 80027cc:	2300      	movs	r3, #0
 80027ce:	f107 0186 	add.w	r1, r7, #134	; 0x86
 80027d2:	4829      	ldr	r0, [pc, #164]	; (8002878 <base_station_proc_task+0x650>)
 80027d4:	f009 fd42 	bl	800c25c <z_impl_k_msgq_get>
            rssi_num = check_rssi(rssi);
 80027d8:	f9b7 2086 	ldrsh.w	r2, [r7, #134]	; 0x86
    if ( rssi >= CONNECTION_QUALITY_RSSI_1 ) {
 80027dc:	f112 0f46 	cmn.w	r2, #70	; 0x46
 80027e0:	f280 8288 	bge.w	8002cf4 <base_station_proc_task+0xacc>
    else if ( (rssi < CONNECTION_QUALITY_RSSI_1) && (rssi >= CONNECTION_QUALITY_RSSI_2) ) {
 80027e4:	b293      	uxth	r3, r2
 80027e6:	f103 0150 	add.w	r1, r3, #80	; 0x50
 80027ea:	b289      	uxth	r1, r1
 80027ec:	2909      	cmp	r1, #9
 80027ee:	f240 82b8 	bls.w	8002d62 <base_station_proc_task+0xb3a>
    else if ( (rssi < CONNECTION_QUALITY_RSSI_2) && (rssi >= CONNECTION_QUALITY_RSSI_3) ) {
 80027f2:	f103 015a 	add.w	r1, r3, #90	; 0x5a
 80027f6:	b289      	uxth	r1, r1
 80027f8:	2909      	cmp	r1, #9
 80027fa:	f240 82b5 	bls.w	8002d68 <base_station_proc_task+0xb40>
    else if ( (rssi < CONNECTION_QUALITY_RSSI_3) && (rssi >= CONNECTION_QUALITY_RSSI_4) ) {
 80027fe:	f103 0164 	add.w	r1, r3, #100	; 0x64
 8002802:	b289      	uxth	r1, r1
 8002804:	2909      	cmp	r1, #9
 8002806:	f240 82b2 	bls.w	8002d6e <base_station_proc_task+0xb46>
    else if ( (rssi < CONNECTION_QUALITY_RSSI_4) && (rssi >= CONNECTION_QUALITY_RSSI_5) ) {
 800280a:	f103 0169 	add.w	r1, r3, #105	; 0x69
 800280e:	b289      	uxth	r1, r1
 8002810:	2904      	cmp	r1, #4
 8002812:	f240 82af 	bls.w	8002d74 <base_station_proc_task+0xb4c>
    else if ( (rssi < CONNECTION_QUALITY_RSSI_5) && (rssi >= CONNECTION_QUALITY_RSSI_6) ) {
 8002816:	f103 017d 	add.w	r1, r3, #125	; 0x7d
 800281a:	b289      	uxth	r1, r1
 800281c:	2913      	cmp	r1, #19
 800281e:	f240 82ac 	bls.w	8002d7a <base_station_proc_task+0xb52>
    else if ( (rssi < CONNECTION_QUALITY_RSSI_6) && (rssi >= CONNECTION_QUALITY_RSSI_7) ) {
 8002822:	f103 017f 	add.w	r1, r3, #127	; 0x7f
 8002826:	b289      	uxth	r1, r1
 8002828:	2901      	cmp	r1, #1
 800282a:	f240 82a9 	bls.w	8002d80 <base_station_proc_task+0xb58>
    else if ( (rssi < CONNECTION_QUALITY_RSSI_7) && (rssi >= CONNECTION_QUALITY_RSSI_8) ) {
 800282e:	3382      	adds	r3, #130	; 0x82
 8002830:	b29b      	uxth	r3, r3
 8002832:	2b02      	cmp	r3, #2
 8002834:	f240 82a7 	bls.w	8002d86 <base_station_proc_task+0xb5e>
    else if ( rssi < CONNECTION_QUALITY_RSSI_8 ) {
 8002838:	f112 0f82 	cmn.w	r2, #130	; 0x82
 800283c:	f280 825c 	bge.w	8002cf8 <base_station_proc_task+0xad0>
        return LIGHT_UP_ZERO;
 8002840:	2300      	movs	r3, #0
 8002842:	633b      	str	r3, [r7, #48]	; 0x30
 8002844:	e258      	b.n	8002cf8 <base_station_proc_task+0xad0>
 8002846:	bf00      	nop
 8002848:	08012e00 	.word	0x08012e00
 800284c:	08012fb8 	.word	0x08012fb8
 8002850:	08012b30 	.word	0x08012b30
 8002854:	08012e28 	.word	0x08012e28
 8002858:	08012e64 	.word	0x08012e64
 800285c:	08012ea8 	.word	0x08012ea8
 8002860:	20000588 	.word	0x20000588
 8002864:	08012e84 	.word	0x08012e84
 8002868:	20000f00 	.word	0x20000f00
 800286c:	20000028 	.word	0x20000028
 8002870:	08012edc 	.word	0x08012edc
 8002874:	200005bc 	.word	0x200005bc
 8002878:	20000520 	.word	0x20000520
                            LOG_DBG(" MESSAGE_TYPE_TRAIN_PASSED");
 800287c:	2301      	movs	r3, #1
 800287e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002882:	2302      	movs	r3, #2
 8002884:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002888:	4bc5      	ldr	r3, [pc, #788]	; (8002ba0 <base_station_proc_task+0x978>)
 800288a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800288e:	4bc5      	ldr	r3, [pc, #788]	; (8002ba4 <base_station_proc_task+0x97c>)
 8002890:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002894:	2300      	movs	r3, #0
 8002896:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002898:	2203      	movs	r2, #3
 800289a:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
 800289e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80028a0:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80028a4:	6a3a      	ldr	r2, [r7, #32]
 80028a6:	f363 0200 	bfi	r2, r3, #0, #1
 80028aa:	f363 0241 	bfi	r2, r3, #1, #1
 80028ae:	f363 0282 	bfi	r2, r3, #2, #1
 80028b2:	f363 02c5 	bfi	r2, r3, #3, #3
 80028b6:	4611      	mov	r1, r2
 80028b8:	2204      	movs	r2, #4
 80028ba:	f362 1188 	bfi	r1, r2, #6, #3
 80028be:	220c      	movs	r2, #12
 80028c0:	f362 2152 	bfi	r1, r2, #9, #10
 80028c4:	f363 41de 	bfi	r1, r3, #19, #12
 80028c8:	f363 71df 	bfi	r1, r3, #31, #1
 80028cc:	6239      	str	r1, [r7, #32]
 80028ce:	f107 02dc 	add.w	r2, r7, #220	; 0xdc
 80028d2:	48b5      	ldr	r0, [pc, #724]	; (8002ba8 <base_station_proc_task+0x980>)
 80028d4:	f00d f8ad 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = &msgq_tx_msg;
 80028d8:	4bb4      	ldr	r3, [pc, #720]	; (8002bac <base_station_proc_task+0x984>)
 80028da:	647b      	str	r3, [r7, #68]	; 0x44
                            break;
 80028dc:	e76d      	b.n	80027ba <base_station_proc_task+0x592>
                            LOG_DBG(" MESSAGE_TYPE_HOMEWARD");
 80028de:	2301      	movs	r3, #1
 80028e0:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80028e4:	2302      	movs	r3, #2
 80028e6:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80028ea:	4bb1      	ldr	r3, [pc, #708]	; (8002bb0 <base_station_proc_task+0x988>)
 80028ec:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80028f0:	4bac      	ldr	r3, [pc, #688]	; (8002ba4 <base_station_proc_task+0x97c>)
 80028f2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80028f6:	2300      	movs	r3, #0
 80028f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80028fa:	2203      	movs	r2, #3
 80028fc:	f887 204c 	strb.w	r2, [r7, #76]	; 0x4c
 8002900:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002902:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8002906:	69fa      	ldr	r2, [r7, #28]
 8002908:	f363 0200 	bfi	r2, r3, #0, #1
 800290c:	f363 0241 	bfi	r2, r3, #1, #1
 8002910:	f363 0282 	bfi	r2, r3, #2, #1
 8002914:	f363 02c5 	bfi	r2, r3, #3, #3
 8002918:	4611      	mov	r1, r2
 800291a:	2204      	movs	r2, #4
 800291c:	f362 1188 	bfi	r1, r2, #6, #3
 8002920:	220c      	movs	r2, #12
 8002922:	f362 2152 	bfi	r1, r2, #9, #10
 8002926:	f363 41de 	bfi	r1, r3, #19, #12
 800292a:	f363 71df 	bfi	r1, r3, #31, #1
 800292e:	61f9      	str	r1, [r7, #28]
 8002930:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 8002934:	489c      	ldr	r0, [pc, #624]	; (8002ba8 <base_station_proc_task+0x980>)
 8002936:	f00d f87c 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                            LOG_DBG("Not correct message type");
 800293a:	2301      	movs	r3, #1
 800293c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002940:	2302      	movs	r3, #2
 8002942:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002946:	4b9b      	ldr	r3, [pc, #620]	; (8002bb4 <base_station_proc_task+0x98c>)
 8002948:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 800294c:	4b95      	ldr	r3, [pc, #596]	; (8002ba4 <base_station_proc_task+0x97c>)
 800294e:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8002952:	2400      	movs	r4, #0
 8002954:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002956:	2303      	movs	r3, #3
 8002958:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 800295c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800295e:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8002962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002964:	f364 0300 	bfi	r3, r4, #0, #1
 8002968:	f364 0341 	bfi	r3, r4, #1, #1
 800296c:	f364 0382 	bfi	r3, r4, #2, #1
 8002970:	f364 03c5 	bfi	r3, r4, #3, #3
 8002974:	461a      	mov	r2, r3
 8002976:	2304      	movs	r3, #4
 8002978:	f363 1288 	bfi	r2, r3, #6, #3
 800297c:	230c      	movs	r3, #12
 800297e:	f363 2252 	bfi	r2, r3, #9, #10
 8002982:	f364 42de 	bfi	r2, r4, #19, #12
 8002986:	f364 72df 	bfi	r2, r4, #31, #1
 800298a:	4611      	mov	r1, r2
 800298c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800298e:	4623      	mov	r3, r4
 8002990:	f507 72b6 	add.w	r2, r7, #364	; 0x16c
 8002994:	4884      	ldr	r0, [pc, #528]	; (8002ba8 <base_station_proc_task+0x980>)
 8002996:	f00d f84c 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = NULL;
 800299a:	647c      	str	r4, [r7, #68]	; 0x44
                            continue;
 800299c:	e1d2      	b.n	8002d44 <base_station_proc_task+0xb1c>
                    LOG_DBG(" RESPONSE");
 800299e:	f04f 0301 	mov.w	r3, #1
 80029a2:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80029a6:	f04f 0202 	mov.w	r2, #2
 80029aa:	f8a7 2052 	strh.w	r2, [r7, #82]	; 0x52
 80029ae:	4b82      	ldr	r3, [pc, #520]	; (8002bb8 <base_station_proc_task+0x990>)
 80029b0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80029b4:	497b      	ldr	r1, [pc, #492]	; (8002ba4 <base_station_proc_task+0x97c>)
 80029b6:	f8c7 118c 	str.w	r1, [r7, #396]	; 0x18c
 80029ba:	2400      	movs	r4, #0
 80029bc:	64fc      	str	r4, [r7, #76]	; 0x4c
 80029be:	f04f 0003 	mov.w	r0, #3
 80029c2:	f887 004c 	strb.w	r0, [r7, #76]	; 0x4c
 80029c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029c8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80029cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029ce:	f364 0300 	bfi	r3, r4, #0, #1
 80029d2:	f364 0341 	bfi	r3, r4, #1, #1
 80029d6:	f364 0382 	bfi	r3, r4, #2, #1
 80029da:	f364 03c5 	bfi	r3, r4, #3, #3
 80029de:	2604      	movs	r6, #4
 80029e0:	f366 1388 	bfi	r3, r6, #6, #3
 80029e4:	250c      	movs	r5, #12
 80029e6:	f365 2352 	bfi	r3, r5, #9, #10
 80029ea:	f364 43de 	bfi	r3, r4, #19, #12
 80029ee:	f364 73df 	bfi	r3, r4, #31, #1
 80029f2:	4619      	mov	r1, r3
 80029f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029f6:	4623      	mov	r3, r4
 80029f8:	f507 72c2 	add.w	r2, r7, #388	; 0x184
 80029fc:	486a      	ldr	r0, [pc, #424]	; (8002ba8 <base_station_proc_task+0x980>)
 80029fe:	f00d f818 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                    LOG_DBG("Message type:");
 8002a02:	f04f 0301 	mov.w	r3, #1
 8002a06:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002a0a:	f04f 0202 	mov.w	r2, #2
 8002a0e:	f8a7 2052 	strh.w	r2, [r7, #82]	; 0x52
 8002a12:	4b6a      	ldr	r3, [pc, #424]	; (8002bbc <base_station_proc_task+0x994>)
 8002a14:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002a18:	4962      	ldr	r1, [pc, #392]	; (8002ba4 <base_station_proc_task+0x97c>)
 8002a1a:	f8c7 11a4 	str.w	r1, [r7, #420]	; 0x1a4
 8002a1e:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002a20:	f04f 0003 	mov.w	r0, #3
 8002a24:	f887 004c 	strb.w	r0, [r7, #76]	; 0x4c
 8002a28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a2a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002a2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a30:	f364 0300 	bfi	r3, r4, #0, #1
 8002a34:	f364 0341 	bfi	r3, r4, #1, #1
 8002a38:	f364 0382 	bfi	r3, r4, #2, #1
 8002a3c:	f364 03c5 	bfi	r3, r4, #3, #3
 8002a40:	f366 1388 	bfi	r3, r6, #6, #3
 8002a44:	f365 2352 	bfi	r3, r5, #9, #10
 8002a48:	f364 43de 	bfi	r3, r4, #19, #12
 8002a4c:	f364 73df 	bfi	r3, r4, #31, #1
 8002a50:	4619      	mov	r1, r3
 8002a52:	63bb      	str	r3, [r7, #56]	; 0x38
 8002a54:	4623      	mov	r3, r4
 8002a56:	f507 72ce 	add.w	r2, r7, #412	; 0x19c
 8002a5a:	4853      	ldr	r0, [pc, #332]	; (8002ba8 <base_station_proc_task+0x980>)
 8002a5c:	f00c ffe9 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                    switch (rx_msg_proc.message_type) {
 8002a60:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8002a64:	42b3      	cmp	r3, r6
 8002a66:	f200 80e1 	bhi.w	8002c2c <base_station_proc_task+0xa04>
 8002a6a:	e8df f003 	tbb	[pc, r3]
 8002a6e:	0335      	.short	0x0335
 8002a70:	67ad      	.short	0x67ad
 8002a72:	67          	.byte	0x67
 8002a73:	00          	.byte	0x00
                            LOG_DBG(" MESSAGE_TYPE_DISABLE_ALARM");
 8002a74:	2301      	movs	r3, #1
 8002a76:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002a80:	4b4f      	ldr	r3, [pc, #316]	; (8002bc0 <base_station_proc_task+0x998>)
 8002a82:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8002a86:	4b47      	ldr	r3, [pc, #284]	; (8002ba4 <base_station_proc_task+0x97c>)
 8002a88:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8002a8c:	2400      	movs	r4, #0
 8002a8e:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002a90:	2303      	movs	r3, #3
 8002a92:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8002a96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a98:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	f364 0300 	bfi	r3, r4, #0, #1
 8002aa2:	f364 0341 	bfi	r3, r4, #1, #1
 8002aa6:	f364 0382 	bfi	r3, r4, #2, #1
 8002aaa:	f364 03c5 	bfi	r3, r4, #3, #3
 8002aae:	461a      	mov	r2, r3
 8002ab0:	2304      	movs	r3, #4
 8002ab2:	f363 1288 	bfi	r2, r3, #6, #3
 8002ab6:	230c      	movs	r3, #12
 8002ab8:	f363 2252 	bfi	r2, r3, #9, #10
 8002abc:	f364 42de 	bfi	r2, r4, #19, #12
 8002ac0:	f364 72df 	bfi	r2, r4, #31, #1
 8002ac4:	4611      	mov	r1, r2
 8002ac6:	61ba      	str	r2, [r7, #24]
 8002ac8:	4623      	mov	r3, r4
 8002aca:	f507 72f2 	add.w	r2, r7, #484	; 0x1e4
 8002ace:	4836      	ldr	r0, [pc, #216]	; (8002ba8 <base_station_proc_task+0x980>)
 8002ad0:	f00c ffaf 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = NULL;
 8002ad4:	647c      	str	r4, [r7, #68]	; 0x44
                            continue;
 8002ad6:	e135      	b.n	8002d44 <base_station_proc_task+0xb1c>
                            LOG_DBG(" MESSAGE_TYPE_ALARM");
 8002ad8:	2301      	movs	r3, #1
 8002ada:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002ade:	2302      	movs	r3, #2
 8002ae0:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002ae4:	4b37      	ldr	r3, [pc, #220]	; (8002bc4 <base_station_proc_task+0x99c>)
 8002ae6:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
 8002aea:	4b2e      	ldr	r3, [pc, #184]	; (8002ba4 <base_station_proc_task+0x97c>)
 8002aec:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 8002af0:	2400      	movs	r4, #0
 8002af2:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002af4:	2303      	movs	r3, #3
 8002af6:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8002afa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002afc:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	f364 0300 	bfi	r3, r4, #0, #1
 8002b06:	f364 0341 	bfi	r3, r4, #1, #1
 8002b0a:	f364 0382 	bfi	r3, r4, #2, #1
 8002b0e:	f364 03c5 	bfi	r3, r4, #3, #3
 8002b12:	461a      	mov	r2, r3
 8002b14:	2304      	movs	r3, #4
 8002b16:	f363 1288 	bfi	r2, r3, #6, #3
 8002b1a:	230c      	movs	r3, #12
 8002b1c:	f363 2252 	bfi	r2, r3, #9, #10
 8002b20:	f364 42de 	bfi	r2, r4, #19, #12
 8002b24:	f364 72df 	bfi	r2, r4, #31, #1
 8002b28:	4611      	mov	r1, r2
 8002b2a:	617a      	str	r2, [r7, #20]
 8002b2c:	4623      	mov	r3, r4
 8002b2e:	f507 72fe 	add.w	r2, r7, #508	; 0x1fc
 8002b32:	481d      	ldr	r0, [pc, #116]	; (8002ba8 <base_station_proc_task+0x980>)
 8002b34:	f00c ff7d 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = NULL;
 8002b38:	647c      	str	r4, [r7, #68]	; 0x44
                            continue;
 8002b3a:	e103      	b.n	8002d44 <base_station_proc_task+0xb1c>
                            LOG_DBG(" MESSAGE_TYPE_TRAIN_PASSED");
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002b42:	2302      	movs	r3, #2
 8002b44:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002b48:	4b15      	ldr	r3, [pc, #84]	; (8002ba0 <base_station_proc_task+0x978>)
 8002b4a:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 8002b4e:	4b15      	ldr	r3, [pc, #84]	; (8002ba4 <base_station_proc_task+0x97c>)
 8002b50:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002b54:	2400      	movs	r4, #0
 8002b56:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002b58:	2303      	movs	r3, #3
 8002b5a:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8002b5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b60:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	f364 0300 	bfi	r3, r4, #0, #1
 8002b6a:	f364 0341 	bfi	r3, r4, #1, #1
 8002b6e:	f364 0382 	bfi	r3, r4, #2, #1
 8002b72:	f364 03c5 	bfi	r3, r4, #3, #3
 8002b76:	461a      	mov	r2, r3
 8002b78:	2304      	movs	r3, #4
 8002b7a:	f363 1288 	bfi	r2, r3, #6, #3
 8002b7e:	230c      	movs	r3, #12
 8002b80:	f363 2252 	bfi	r2, r3, #9, #10
 8002b84:	f364 42de 	bfi	r2, r4, #19, #12
 8002b88:	f364 72df 	bfi	r2, r4, #31, #1
 8002b8c:	4611      	mov	r1, r2
 8002b8e:	613a      	str	r2, [r7, #16]
 8002b90:	4623      	mov	r3, r4
 8002b92:	f507 72da 	add.w	r2, r7, #436	; 0x1b4
 8002b96:	4804      	ldr	r0, [pc, #16]	; (8002ba8 <base_station_proc_task+0x980>)
 8002b98:	f00c ff4b 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = NULL;
 8002b9c:	647c      	str	r4, [r7, #68]	; 0x44
                            continue;
 8002b9e:	e0d1      	b.n	8002d44 <base_station_proc_task+0xb1c>
 8002ba0:	08012ef4 	.word	0x08012ef4
 8002ba4:	08012fb8 	.word	0x08012fb8
 8002ba8:	08012b30 	.word	0x08012b30
 8002bac:	20000588 	.word	0x20000588
 8002bb0:	08012f14 	.word	0x08012f14
 8002bb4:	08012f30 	.word	0x08012f30
 8002bb8:	08012f50 	.word	0x08012f50
 8002bbc:	08012e50 	.word	0x08012e50
 8002bc0:	08012e64 	.word	0x08012e64
 8002bc4:	08012edc 	.word	0x08012edc
                            LOG_DBG(" MESSAGE_TYPE_HOMEWARD");
 8002bc8:	2301      	movs	r3, #1
 8002bca:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002bce:	2302      	movs	r3, #2
 8002bd0:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002bd4:	4b6d      	ldr	r3, [pc, #436]	; (8002d8c <base_station_proc_task+0xb64>)
 8002bd6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8002bda:	4b6d      	ldr	r3, [pc, #436]	; (8002d90 <base_station_proc_task+0xb68>)
 8002bdc:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8002be0:	2400      	movs	r4, #0
 8002be2:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002be4:	2303      	movs	r3, #3
 8002be6:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8002bea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bec:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f364 0300 	bfi	r3, r4, #0, #1
 8002bf6:	f364 0341 	bfi	r3, r4, #1, #1
 8002bfa:	f364 0382 	bfi	r3, r4, #2, #1
 8002bfe:	f364 03c5 	bfi	r3, r4, #3, #3
 8002c02:	461a      	mov	r2, r3
 8002c04:	2304      	movs	r3, #4
 8002c06:	f363 1288 	bfi	r2, r3, #6, #3
 8002c0a:	230c      	movs	r3, #12
 8002c0c:	f363 2252 	bfi	r2, r3, #9, #10
 8002c10:	f364 42de 	bfi	r2, r4, #19, #12
 8002c14:	f364 72df 	bfi	r2, r4, #31, #1
 8002c18:	4611      	mov	r1, r2
 8002c1a:	60fa      	str	r2, [r7, #12]
 8002c1c:	4623      	mov	r3, r4
 8002c1e:	f507 72e6 	add.w	r2, r7, #460	; 0x1cc
 8002c22:	485c      	ldr	r0, [pc, #368]	; (8002d94 <base_station_proc_task+0xb6c>)
 8002c24:	f00c ff05 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = NULL;
 8002c28:	647c      	str	r4, [r7, #68]	; 0x44
                            continue;
 8002c2a:	e08b      	b.n	8002d44 <base_station_proc_task+0xb1c>
                            LOG_DBG("Not correct message type");
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002c32:	2302      	movs	r3, #2
 8002c34:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002c38:	4b57      	ldr	r3, [pc, #348]	; (8002d98 <base_station_proc_task+0xb70>)
 8002c3a:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8002c3e:	4b54      	ldr	r3, [pc, #336]	; (8002d90 <base_station_proc_task+0xb68>)
 8002c40:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8002c44:	2400      	movs	r4, #0
 8002c46:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002c48:	2303      	movs	r3, #3
 8002c4a:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8002c4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c50:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	f364 0300 	bfi	r3, r4, #0, #1
 8002c5a:	f364 0341 	bfi	r3, r4, #1, #1
 8002c5e:	f364 0382 	bfi	r3, r4, #2, #1
 8002c62:	f364 03c5 	bfi	r3, r4, #3, #3
 8002c66:	461a      	mov	r2, r3
 8002c68:	2304      	movs	r3, #4
 8002c6a:	f363 1288 	bfi	r2, r3, #6, #3
 8002c6e:	230c      	movs	r3, #12
 8002c70:	f363 2252 	bfi	r2, r3, #9, #10
 8002c74:	f364 42de 	bfi	r2, r4, #19, #12
 8002c78:	f364 72df 	bfi	r2, r4, #31, #1
 8002c7c:	4611      	mov	r1, r2
 8002c7e:	603a      	str	r2, [r7, #0]
 8002c80:	4623      	mov	r3, r4
 8002c82:	f507 7205 	add.w	r2, r7, #532	; 0x214
 8002c86:	4843      	ldr	r0, [pc, #268]	; (8002d94 <base_station_proc_task+0xb6c>)
 8002c88:	f00c fed3 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                            msgq_cur_msg_tx_ptr = NULL;
 8002c8c:	647c      	str	r4, [r7, #68]	; 0x44
                            continue;
 8002c8e:	e059      	b.n	8002d44 <base_station_proc_task+0xb1c>
                    LOG_DBG("Not correct message direction");
 8002c90:	2301      	movs	r3, #1
 8002c92:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002c96:	2302      	movs	r3, #2
 8002c98:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002c9c:	4b3f      	ldr	r3, [pc, #252]	; (8002d9c <base_station_proc_task+0xb74>)
 8002c9e:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230
 8002ca2:	4b3b      	ldr	r3, [pc, #236]	; (8002d90 <base_station_proc_task+0xb68>)
 8002ca4:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
 8002ca8:	2400      	movs	r4, #0
 8002caa:	64fc      	str	r4, [r7, #76]	; 0x4c
 8002cac:	2303      	movs	r3, #3
 8002cae:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8002cb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cb4:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
 8002cb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cba:	f364 0300 	bfi	r3, r4, #0, #1
 8002cbe:	f364 0341 	bfi	r3, r4, #1, #1
 8002cc2:	f364 0382 	bfi	r3, r4, #2, #1
 8002cc6:	f364 03c5 	bfi	r3, r4, #3, #3
 8002cca:	461a      	mov	r2, r3
 8002ccc:	2304      	movs	r3, #4
 8002cce:	f363 1288 	bfi	r2, r3, #6, #3
 8002cd2:	230c      	movs	r3, #12
 8002cd4:	f363 2252 	bfi	r2, r3, #9, #10
 8002cd8:	f364 42de 	bfi	r2, r4, #19, #12
 8002cdc:	f364 72df 	bfi	r2, r4, #31, #1
 8002ce0:	4611      	mov	r1, r2
 8002ce2:	637a      	str	r2, [r7, #52]	; 0x34
 8002ce4:	4623      	mov	r3, r4
 8002ce6:	f507 720b 	add.w	r2, r7, #556	; 0x22c
 8002cea:	482a      	ldr	r0, [pc, #168]	; (8002d94 <base_station_proc_task+0xb6c>)
 8002cec:	f00c fea1 	bl	800fa32 <z_impl_z_log_msg2_static_create>
                    msgq_cur_msg_tx_ptr = NULL;
 8002cf0:	647c      	str	r4, [r7, #68]	; 0x44
                    continue;
 8002cf2:	e027      	b.n	8002d44 <base_station_proc_task+0xb1c>
        return LIGHT_UP_EIGHT;
 8002cf4:	2308      	movs	r3, #8
 8002cf6:	633b      	str	r3, [r7, #48]	; 0x30
{
	/* This builtin, as described by Intel, is not a traditional
	 * test-and-set operation, but rather an atomic exchange operation. It
	 * writes value into *ptr, and returns the previous contents of *ptr.
	 */
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8002cf8:	4b29      	ldr	r3, [pc, #164]	; (8002da0 <base_station_proc_task+0xb78>)
 8002cfa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002cfc:	f3bf 8f5b 	dmb	ish
 8002d00:	e853 2f00 	ldrex	r2, [r3]
 8002d04:	e843 1000 	strex	r0, r1, [r3]
 8002d08:	2800      	cmp	r0, #0
 8002d0a:	d1f9      	bne.n	8002d00 <base_station_proc_task+0xad8>
 8002d0c:	f3bf 8f5b 	dmb	ish
            atomic_set(&status_ind.led_strip_state.status.people_num, rx_msg_proc.workers_in_safe_zone);
 8002d10:	f897 1079 	ldrb.w	r1, [r7, #121]	; 0x79
 8002d14:	1d1a      	adds	r2, r3, #4
 8002d16:	f3bf 8f5b 	dmb	ish
 8002d1a:	e852 0f00 	ldrex	r0, [r2]
 8002d1e:	e842 1400 	strex	r4, r1, [r2]
 8002d22:	2c00      	cmp	r4, #0
 8002d24:	d1f9      	bne.n	8002d1a <base_station_proc_task+0xaf2>
 8002d26:	f3bf 8f5b 	dmb	ish
            strip_ind = &status_ind;
 8002d2a:	3b04      	subs	r3, #4
 8002d2c:	673b      	str	r3, [r7, #112]	; 0x70
	return z_impl_k_msgq_put(msgq, data, timeout);
 8002d2e:	2200      	movs	r2, #0
 8002d30:	2300      	movs	r3, #0
 8002d32:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8002d36:	481b      	ldr	r0, [pc, #108]	; (8002da4 <base_station_proc_task+0xb7c>)
 8002d38:	f009 fa34 	bl	800c1a4 <z_impl_k_msgq_put>
	return z_impl_k_sleep(timeout);
 8002d3c:	2001      	movs	r0, #1
 8002d3e:	2100      	movs	r1, #0
 8002d40:	f00a f8f8 	bl	800cf34 <z_impl_k_sleep>
 8002d44:	4b18      	ldr	r3, [pc, #96]	; (8002da8 <base_station_proc_task+0xb80>)
 8002d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if (k_msgq_num_used_get(&msgq_rx_msg)) {
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d0f7      	beq.n	8002d3c <base_station_proc_task+0xb14>
	return z_impl_k_msgq_get(msgq, data, timeout);
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	2300      	movs	r3, #0
 8002d50:	f107 0184 	add.w	r1, r7, #132	; 0x84
 8002d54:	4814      	ldr	r0, [pc, #80]	; (8002da8 <base_station_proc_task+0xb80>)
 8002d56:	f009 fa81 	bl	800c25c <z_impl_k_msgq_get>
            cur_msg = 0;
 8002d5a:	2100      	movs	r1, #0
            for (uint8_t i = 0; i < MESSAGE_LEN_IN_BYTES; ++i) {
 8002d5c:	4608      	mov	r0, r1
 8002d5e:	f7ff ba99 	b.w	8002294 <base_station_proc_task+0x6c>
        return LIGHT_UP_SEVEN;
 8002d62:	2307      	movs	r3, #7
 8002d64:	633b      	str	r3, [r7, #48]	; 0x30
 8002d66:	e7c7      	b.n	8002cf8 <base_station_proc_task+0xad0>
        return LIGHT_UP_SIX;
 8002d68:	2306      	movs	r3, #6
 8002d6a:	633b      	str	r3, [r7, #48]	; 0x30
 8002d6c:	e7c4      	b.n	8002cf8 <base_station_proc_task+0xad0>
        return LIGHT_UP_FIVE;
 8002d6e:	2305      	movs	r3, #5
 8002d70:	633b      	str	r3, [r7, #48]	; 0x30
 8002d72:	e7c1      	b.n	8002cf8 <base_station_proc_task+0xad0>
        return LIGHT_UP_FOUR;
 8002d74:	2304      	movs	r3, #4
 8002d76:	633b      	str	r3, [r7, #48]	; 0x30
 8002d78:	e7be      	b.n	8002cf8 <base_station_proc_task+0xad0>
        return LIGHT_UP_THREE;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	633b      	str	r3, [r7, #48]	; 0x30
 8002d7e:	e7bb      	b.n	8002cf8 <base_station_proc_task+0xad0>
        return LIGHT_UP_TWO;
 8002d80:	2302      	movs	r3, #2
 8002d82:	633b      	str	r3, [r7, #48]	; 0x30
 8002d84:	e7b8      	b.n	8002cf8 <base_station_proc_task+0xad0>
        return LIGHT_UP_ONE;
 8002d86:	633e      	str	r6, [r7, #48]	; 0x30
 8002d88:	e7b6      	b.n	8002cf8 <base_station_proc_task+0xad0>
 8002d8a:	bf00      	nop
 8002d8c:	08012f14 	.word	0x08012f14
 8002d90:	08012fb8 	.word	0x08012fb8
 8002d94:	08012b30 	.word	0x08012b30
 8002d98:	08012f30 	.word	0x08012f30
 8002d9c:	08012f60 	.word	0x08012f60
 8002da0:	2000003c 	.word	0x2000003c
 8002da4:	200004ec 	.word	0x200004ec
 8002da8:	20000554 	.word	0x20000554

08002dac <base_station_modem_task>:
{
 8002dac:	b508      	push	{r3, lr}
    lora_dev_ptr = DEVICE_DT_GET(DEFAULT_RADIO_NODE);
 8002dae:	480e      	ldr	r0, [pc, #56]	; (8002de8 <base_station_modem_task+0x3c>)
 8002db0:	4b0e      	ldr	r3, [pc, #56]	; (8002dec <base_station_modem_task+0x40>)
 8002db2:	6018      	str	r0, [r3, #0]
 8002db4:	f00e fc3a 	bl	801162c <z_device_is_ready>
    if (!device_is_ready(lora_dev_ptr)) {
 8002db8:	b170      	cbz	r0, 8002dd8 <base_station_modem_task+0x2c>
    system_init();
 8002dba:	f7ff f831 	bl	8001e20 <system_init>
	return z_impl_k_sleep(timeout);
 8002dbe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002dc2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002dc6:	f00a f8b5 	bl	800cf34 <z_impl_k_sleep>
        modem_fun();
 8002dca:	f7ff f8ad 	bl	8001f28 <modem_fun>
 8002dce:	2001      	movs	r0, #1
 8002dd0:	2100      	movs	r1, #0
 8002dd2:	f00a f8af 	bl	800cf34 <z_impl_k_sleep>
    while(1) {
 8002dd6:	e7f8      	b.n	8002dca <base_station_modem_task+0x1e>
 8002dd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ddc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002de0:	f00a f8a8 	bl	800cf34 <z_impl_k_sleep>
 8002de4:	e7e9      	b.n	8002dba <base_station_modem_task+0xe>
 8002de6:	bf00      	nop
 8002de8:	0801284c 	.word	0x0801284c
 8002dec:	20000eec 	.word	0x20000eec

08002df0 <lora_receive_error_timeout>:
    k_spin_unlock(&spin, key);
}


void lora_receive_error_timeout(void)
{
 8002df0:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
 8002df2:	f04f 0210 	mov.w	r2, #16
 8002df6:	f3ef 8311 	mrs	r3, BASEPRI
 8002dfa:	f382 8812 	msr	BASEPRI_MAX, r2
 8002dfe:	f3bf 8f6f 	isb	sy
    static struct k_spinlock spin;
    static k_spinlock_key_t key;
    key = k_spin_lock(&spin);
 8002e02:	4c0a      	ldr	r4, [pc, #40]	; (8002e2c <lora_receive_error_timeout+0x3c>)
 8002e04:	6023      	str	r3, [r4, #0]

    /* Restart receive */
    lora_recv_async(lora_dev_ptr, NULL, NULL);
 8002e06:	4d0a      	ldr	r5, [pc, #40]	; (8002e30 <lora_receive_error_timeout+0x40>)
 8002e08:	6828      	ldr	r0, [r5, #0]
	const struct lora_driver_api *api =
 8002e0a:	6883      	ldr	r3, [r0, #8]
	return api->recv_async(dev, cb, error_timeout_cb);
 8002e0c:	691b      	ldr	r3, [r3, #16]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	4611      	mov	r1, r2
 8002e12:	4798      	blx	r3
    lora_recv_async(lora_dev_ptr, lora_receive_cb, lora_receive_error_timeout);
 8002e14:	6828      	ldr	r0, [r5, #0]
	const struct lora_driver_api *api =
 8002e16:	6883      	ldr	r3, [r0, #8]
	return api->recv_async(dev, cb, error_timeout_cb);
 8002e18:	691b      	ldr	r3, [r3, #16]
 8002e1a:	4a06      	ldr	r2, [pc, #24]	; (8002e34 <lora_receive_error_timeout+0x44>)
 8002e1c:	4906      	ldr	r1, [pc, #24]	; (8002e38 <lora_receive_error_timeout+0x48>)
 8002e1e:	4798      	blx	r3

    k_spin_unlock(&spin, key);
 8002e20:	6823      	ldr	r3, [r4, #0]
	__asm__ volatile(
 8002e22:	f383 8811 	msr	BASEPRI, r3
 8002e26:	f3bf 8f6f 	isb	sy
}
 8002e2a:	bd38      	pop	{r3, r4, r5, pc}
 8002e2c:	20000ee4 	.word	0x20000ee4
 8002e30:	20000eec 	.word	0x20000eec
 8002e34:	08002df1 	.word	0x08002df1
 8002e38:	08002e3d 	.word	0x08002e3d

08002e3c <lora_receive_cb>:
{
 8002e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e40:	b0a1      	sub	sp, #132	; 0x84
 8002e42:	460d      	mov	r5, r1
 8002e44:	4614      	mov	r4, r2
 8002e46:	f8ad 300e 	strh.w	r3, [sp, #14]
    volatile uint16_t len = size;
 8002e4a:	f8ad 2036 	strh.w	r2, [sp, #54]	; 0x36
	__asm__ volatile(
 8002e4e:	f04f 0310 	mov.w	r3, #16
 8002e52:	f3ef 8211 	mrs	r2, BASEPRI
 8002e56:	f383 8812 	msr	BASEPRI_MAX, r3
 8002e5a:	f3bf 8f6f 	isb	sy
    key = k_spin_lock(&spin);
 8002e5e:	4b65      	ldr	r3, [pc, #404]	; (8002ff4 <lora_receive_cb+0x1b8>)
 8002e60:	601a      	str	r2, [r3, #0]
    if ((*data) == 13) {
 8002e62:	780b      	ldrb	r3, [r1, #0]
 8002e64:	2b0d      	cmp	r3, #13
 8002e66:	d002      	beq.n	8002e6e <lora_receive_cb+0x32>
    uint8_t cnt = 0;
 8002e68:	2200      	movs	r2, #0
    uint8_t i = 0;
 8002e6a:	4613      	mov	r3, r2
    while(i < len) {
 8002e6c:	e065      	b.n	8002f3a <lora_receive_cb+0xfe>
        LOG_DBG(" REQUEST");
 8002e6e:	f04f 0b01 	mov.w	fp, #1
 8002e72:	f8ad b014 	strh.w	fp, [sp, #20]
 8002e76:	f04f 0a02 	mov.w	sl, #2
 8002e7a:	f8ad a016 	strh.w	sl, [sp, #22]
 8002e7e:	4b5e      	ldr	r3, [pc, #376]	; (8002ff8 <lora_receive_cb+0x1bc>)
 8002e80:	9312      	str	r3, [sp, #72]	; 0x48
 8002e82:	4b5e      	ldr	r3, [pc, #376]	; (8002ffc <lora_receive_cb+0x1c0>)
 8002e84:	9313      	str	r3, [sp, #76]	; 0x4c
 8002e86:	2600      	movs	r6, #0
 8002e88:	9604      	str	r6, [sp, #16]
 8002e8a:	f04f 0803 	mov.w	r8, #3
 8002e8e:	f88d 8010 	strb.w	r8, [sp, #16]
 8002e92:	9b04      	ldr	r3, [sp, #16]
 8002e94:	9311      	str	r3, [sp, #68]	; 0x44
 8002e96:	4631      	mov	r1, r6
 8002e98:	f366 0100 	bfi	r1, r6, #0, #1
 8002e9c:	f366 0141 	bfi	r1, r6, #1, #1
 8002ea0:	f366 0182 	bfi	r1, r6, #2, #1
 8002ea4:	f366 01c5 	bfi	r1, r6, #3, #3
 8002ea8:	2704      	movs	r7, #4
 8002eaa:	f367 1188 	bfi	r1, r7, #6, #3
 8002eae:	f04f 090c 	mov.w	r9, #12
 8002eb2:	f369 2152 	bfi	r1, r9, #9, #10
 8002eb6:	f366 41de 	bfi	r1, r6, #19, #12
 8002eba:	f366 71df 	bfi	r1, r6, #31, #1
 8002ebe:	4633      	mov	r3, r6
 8002ec0:	aa11      	add	r2, sp, #68	; 0x44
 8002ec2:	484f      	ldr	r0, [pc, #316]	; (8003000 <lora_receive_cb+0x1c4>)
 8002ec4:	f00c fdb5 	bl	800fa32 <z_impl_z_log_msg2_static_create>
        LOG_DBG(" MESSAGE_TYPE_SYNC");
 8002ec8:	f8ad b014 	strh.w	fp, [sp, #20]
 8002ecc:	f8ad a016 	strh.w	sl, [sp, #22]
 8002ed0:	4b4c      	ldr	r3, [pc, #304]	; (8003004 <lora_receive_cb+0x1c8>)
 8002ed2:	9318      	str	r3, [sp, #96]	; 0x60
 8002ed4:	4b49      	ldr	r3, [pc, #292]	; (8002ffc <lora_receive_cb+0x1c0>)
 8002ed6:	9319      	str	r3, [sp, #100]	; 0x64
 8002ed8:	9604      	str	r6, [sp, #16]
 8002eda:	f88d 8010 	strb.w	r8, [sp, #16]
 8002ede:	9b04      	ldr	r3, [sp, #16]
 8002ee0:	9317      	str	r3, [sp, #92]	; 0x5c
 8002ee2:	4631      	mov	r1, r6
 8002ee4:	f366 0100 	bfi	r1, r6, #0, #1
 8002ee8:	f366 0141 	bfi	r1, r6, #1, #1
 8002eec:	f366 0182 	bfi	r1, r6, #2, #1
 8002ef0:	f366 01c5 	bfi	r1, r6, #3, #3
 8002ef4:	f367 1188 	bfi	r1, r7, #6, #3
 8002ef8:	f369 2152 	bfi	r1, r9, #9, #10
 8002efc:	f366 41de 	bfi	r1, r6, #19, #12
 8002f00:	f366 71df 	bfi	r1, r6, #31, #1
 8002f04:	4633      	mov	r3, r6
 8002f06:	aa17      	add	r2, sp, #92	; 0x5c
 8002f08:	483d      	ldr	r0, [pc, #244]	; (8003000 <lora_receive_cb+0x1c4>)
 8002f0a:	f00c fd92 	bl	800fa32 <z_impl_z_log_msg2_static_create>
	z_impl_k_timer_stop(timer);
 8002f0e:	4e3e      	ldr	r6, [pc, #248]	; (8003008 <lora_receive_cb+0x1cc>)
 8002f10:	4630      	mov	r0, r6
 8002f12:	f00e fec3 	bl	8011c9c <z_impl_k_timer_stop>
	return z_impl_k_sleep(timeout);
 8002f16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	f00a f80a 	bl	800cf34 <z_impl_k_sleep>
	z_impl_k_timer_start(timer, duration, period);
 8002f20:	f247 7288 	movw	r2, #30600	; 0x7788
 8002f24:	2300      	movs	r3, #0
 8002f26:	e9cd 2300 	strd	r2, r3, [sp]
 8002f2a:	4a38      	ldr	r2, [pc, #224]	; (800300c <lora_receive_cb+0x1d0>)
 8002f2c:	2309      	movs	r3, #9
 8002f2e:	4630      	mov	r0, r6
 8002f30:	f00a fa3e 	bl	800d3b0 <z_impl_k_timer_start>
 8002f34:	e798      	b.n	8002e68 <lora_receive_cb+0x2c>
        i++;
 8002f36:	3301      	adds	r3, #1
 8002f38:	b2db      	uxtb	r3, r3
    while(i < len) {
 8002f3a:	429c      	cmp	r4, r3
 8002f3c:	d905      	bls.n	8002f4a <lora_receive_cb+0x10e>
        if (!(*(buf + i))) {
 8002f3e:	5ce9      	ldrb	r1, [r5, r3]
 8002f40:	2900      	cmp	r1, #0
 8002f42:	d1f8      	bne.n	8002f36 <lora_receive_cb+0xfa>
            cnt++;
 8002f44:	3201      	adds	r2, #1
 8002f46:	b2d2      	uxtb	r2, r2
 8002f48:	e7f5      	b.n	8002f36 <lora_receive_cb+0xfa>
    if (is_empty_msg(data, size)) {
 8002f4a:	4294      	cmp	r4, r2
 8002f4c:	d017      	beq.n	8002f7e <lora_receive_cb+0x142>
    k_msgq_put(&msgq_rx_msg, data, K_NO_WAIT);
 8002f4e:	2600      	movs	r6, #0
 8002f50:	2700      	movs	r7, #0
	return z_impl_k_msgq_put(msgq, data, timeout);
 8002f52:	4632      	mov	r2, r6
 8002f54:	463b      	mov	r3, r7
 8002f56:	4629      	mov	r1, r5
 8002f58:	482d      	ldr	r0, [pc, #180]	; (8003010 <lora_receive_cb+0x1d4>)
 8002f5a:	f009 f923 	bl	800c1a4 <z_impl_k_msgq_put>
 8002f5e:	4632      	mov	r2, r6
 8002f60:	463b      	mov	r3, r7
 8002f62:	f10d 010e 	add.w	r1, sp, #14
 8002f66:	482b      	ldr	r0, [pc, #172]	; (8003014 <lora_receive_cb+0x1d8>)
 8002f68:	f009 f91c 	bl	800c1a4 <z_impl_k_msgq_put>
    k_spin_unlock(&spin, key);
 8002f6c:	4b21      	ldr	r3, [pc, #132]	; (8002ff4 <lora_receive_cb+0x1b8>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
 8002f70:	f383 8811 	msr	BASEPRI, r3
 8002f74:	f3bf 8f6f 	isb	sy
}
 8002f78:	b021      	add	sp, #132	; 0x84
 8002f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        LOG_DBG("Empty message");
 8002f7e:	2401      	movs	r4, #1
 8002f80:	f8ad 4014 	strh.w	r4, [sp, #20]
 8002f84:	2302      	movs	r3, #2
 8002f86:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002f8a:	4b23      	ldr	r3, [pc, #140]	; (8003018 <lora_receive_cb+0x1dc>)
 8002f8c:	931e      	str	r3, [sp, #120]	; 0x78
 8002f8e:	4b1b      	ldr	r3, [pc, #108]	; (8002ffc <lora_receive_cb+0x1c0>)
 8002f90:	931f      	str	r3, [sp, #124]	; 0x7c
 8002f92:	2300      	movs	r3, #0
 8002f94:	9304      	str	r3, [sp, #16]
 8002f96:	2203      	movs	r2, #3
 8002f98:	f88d 2010 	strb.w	r2, [sp, #16]
 8002f9c:	9a04      	ldr	r2, [sp, #16]
 8002f9e:	921d      	str	r2, [sp, #116]	; 0x74
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	f363 0100 	bfi	r1, r3, #0, #1
 8002fa6:	f363 0141 	bfi	r1, r3, #1, #1
 8002faa:	f363 0182 	bfi	r1, r3, #2, #1
 8002fae:	f363 01c5 	bfi	r1, r3, #3, #3
 8002fb2:	2204      	movs	r2, #4
 8002fb4:	f362 1188 	bfi	r1, r2, #6, #3
 8002fb8:	220c      	movs	r2, #12
 8002fba:	f362 2152 	bfi	r1, r2, #9, #10
 8002fbe:	f363 41de 	bfi	r1, r3, #19, #12
 8002fc2:	f363 71df 	bfi	r1, r3, #31, #1
 8002fc6:	aa1d      	add	r2, sp, #116	; 0x74
 8002fc8:	480d      	ldr	r0, [pc, #52]	; (8003000 <lora_receive_cb+0x1c4>)
 8002fca:	f00c fd32 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 8002fce:	4b13      	ldr	r3, [pc, #76]	; (800301c <lora_receive_cb+0x1e0>)
 8002fd0:	f3bf 8f5b 	dmb	ish
 8002fd4:	e853 2f00 	ldrex	r2, [r3]
 8002fd8:	e843 4100 	strex	r1, r4, [r3]
 8002fdc:	2900      	cmp	r1, #0
 8002fde:	d1f9      	bne.n	8002fd4 <lora_receive_cb+0x198>
 8002fe0:	f3bf 8f5b 	dmb	ish
        k_spin_unlock(&spin, key);
 8002fe4:	4b03      	ldr	r3, [pc, #12]	; (8002ff4 <lora_receive_cb+0x1b8>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f383 8811 	msr	BASEPRI, r3
 8002fec:	f3bf 8f6f 	isb	sy
        return;
 8002ff0:	e7c2      	b.n	8002f78 <lora_receive_cb+0x13c>
 8002ff2:	bf00      	nop
 8002ff4:	20000ee8 	.word	0x20000ee8
 8002ff8:	08012e40 	.word	0x08012e40
 8002ffc:	08012ffc 	.word	0x08012ffc
 8003000:	08012b38 	.word	0x08012b38
 8003004:	08012fd0 	.word	0x08012fd0
 8003008:	20000688 	.word	0x20000688
 800300c:	ffffe21e 	.word	0xffffe21e
 8003010:	20000554 	.word	0x20000554
 8003014:	20000520 	.word	0x20000520
 8003018:	08012fe8 	.word	0x08012fe8
 800301c:	20000ef0 	.word	0x20000ef0

08003020 <work_buzzer_handler>:


void work_buzzer_handler(struct k_work *item)
{
 8003020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003024:	b084      	sub	sp, #16
    uint8_t i = 0;
//    k_mutex_lock(&mut_buzzer_mode, K_FOREVER);
    /* Wait while signal will be raised */
    while(k_poll(&event_buzzer, 1, K_MSEC(1))) {
 8003026:	e003      	b.n	8003030 <work_buzzer_handler+0x10>
	return z_impl_k_sleep(timeout);
 8003028:	2032      	movs	r0, #50	; 0x32
 800302a:	2100      	movs	r1, #0
 800302c:	f009 ff82 	bl	800cf34 <z_impl_k_sleep>
	return z_impl_k_poll(events, num_events, timeout);
 8003030:	220a      	movs	r2, #10
 8003032:	2300      	movs	r3, #0
 8003034:	2101      	movs	r1, #1
 8003036:	48b9      	ldr	r0, [pc, #740]	; (800331c <work_buzzer_handler+0x2fc>)
 8003038:	f00a fc0a 	bl	800d850 <z_impl_k_poll>
 800303c:	2800      	cmp	r0, #0
 800303e:	d1f3      	bne.n	8003028 <work_buzzer_handler+0x8>
        k_sleep(K_MSEC(5));
    }

    switch (event_buzzer.signal->result) {
 8003040:	4bb6      	ldr	r3, [pc, #728]	; (800331c <work_buzzer_handler+0x2fc>)
 8003042:	691b      	ldr	r3, [r3, #16]
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d048      	beq.n	80030dc <work_buzzer_handler+0xbc>
 800304a:	2b02      	cmp	r3, #2
 800304c:	f000 8163 	beq.w	8003316 <work_buzzer_handler+0x2f6>
 8003050:	2b00      	cmp	r3, #0
 8003052:	f000 816b 	beq.w	800332c <work_buzzer_handler+0x30c>
            pwm_pin_set_usec(buzzer_dev_ptr, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
                             BUTTON_PRESSED_PERIOD_TIME_USEC/2U, PWM_FLAGS);
            k_sleep(K_USEC(BUTTON_PRESSED_PERIOD_TIME_USEC));
        case BUZZER_MODE_IDLE:
        default:
            pwm_pin_set_usec(buzzer_dev_ptr, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 8003056:	4bb2      	ldr	r3, [pc, #712]	; (8003320 <work_buzzer_handler+0x300>)
 8003058:	681d      	ldr	r5, [r3, #0]
	api = (struct pwm_driver_api *)dev->api;
 800305a:	68ab      	ldr	r3, [r5, #8]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	aa02      	add	r2, sp, #8
 8003060:	2102      	movs	r1, #2
 8003062:	4628      	mov	r0, r5
 8003064:	4798      	blx	r3
				   uint32_t period, uint32_t pulse,
				   pwm_flags_t flags)
{
	uint64_t period_cycles, pulse_cycles, cycles_per_sec;

	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 8003066:	bb70      	cbnz	r0, 80030c6 <work_buzzer_handler+0xa6>
		return -EIO;
	}

	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 8003068:	9c02      	ldr	r4, [sp, #8]
 800306a:	9e03      	ldr	r6, [sp, #12]
 800306c:	00b2      	lsls	r2, r6, #2
 800306e:	ea42 7294 	orr.w	r2, r2, r4, lsr #30
 8003072:	00a3      	lsls	r3, r4, #2
 8003074:	191b      	adds	r3, r3, r4
 8003076:	eb46 0202 	adc.w	r2, r6, r2
 800307a:	00d2      	lsls	r2, r2, #3
 800307c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003080:	00db      	lsls	r3, r3, #3
 8003082:	1b1b      	subs	r3, r3, r4
 8003084:	eb62 0206 	sbc.w	r2, r2, r6
 8003088:	0112      	lsls	r2, r2, #4
 800308a:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 800308e:	011b      	lsls	r3, r3, #4
 8003090:	191b      	adds	r3, r3, r4
 8003092:	eb46 0602 	adc.w	r6, r6, r2
 8003096:	01b6      	lsls	r6, r6, #6
 8003098:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 800309c:	019c      	lsls	r4, r3, #6
 800309e:	4aa1      	ldr	r2, [pc, #644]	; (8003324 <work_buzzer_handler+0x304>)
 80030a0:	2300      	movs	r3, #0
 80030a2:	4620      	mov	r0, r4
 80030a4:	4631      	mov	r1, r6
 80030a6:	f7fd fd49 	bl	8000b3c <__aeabi_uldivmod>
 80030aa:	4602      	mov	r2, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
 80030ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80030b0:	42a3      	cmp	r3, r4
 80030b2:	4b9d      	ldr	r3, [pc, #628]	; (8003328 <work_buzzer_handler+0x308>)
 80030b4:	41b3      	sbcs	r3, r6
 80030b6:	d306      	bcc.n	80030c6 <work_buzzer_handler+0xa6>
	api = (struct pwm_driver_api *)dev->api;
 80030b8:	68ab      	ldr	r3, [r5, #8]
	return api->pin_set(dev, pwm, period, pulse, flags);
 80030ba:	681c      	ldr	r4, [r3, #0]
 80030bc:	2300      	movs	r3, #0
 80030be:	9300      	str	r3, [sp, #0]
 80030c0:	2102      	movs	r1, #2
 80030c2:	4628      	mov	r0, r5
 80030c4:	47a0      	blx	r4
                             0, PWM_FLAGS);
            break;
    }
    event_buzzer.signal->signaled = 0;
 80030c6:	4b95      	ldr	r3, [pc, #596]	; (800331c <work_buzzer_handler+0x2fc>)
 80030c8:	691a      	ldr	r2, [r3, #16]
 80030ca:	2100      	movs	r1, #0
 80030cc:	6091      	str	r1, [r2, #8]
    event_buzzer.state = K_POLL_STATE_NOT_READY;
 80030ce:	68da      	ldr	r2, [r3, #12]
 80030d0:	f361 3252 	bfi	r2, r1, #13, #6
 80030d4:	60da      	str	r2, [r3, #12]
}
 80030d6:	b004      	add	sp, #16
 80030d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
            pwm_pin_set_usec(buzzer_dev_ptr, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 80030dc:	4b90      	ldr	r3, [pc, #576]	; (8003320 <work_buzzer_handler+0x300>)
 80030de:	f8d3 8000 	ldr.w	r8, [r3]
	api = (struct pwm_driver_api *)dev->api;
 80030e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	aa02      	add	r2, sp, #8
 80030ea:	2102      	movs	r1, #2
 80030ec:	4640      	mov	r0, r8
 80030ee:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 80030f0:	2800      	cmp	r0, #0
 80030f2:	d1e8      	bne.n	80030c6 <work_buzzer_handler+0xa6>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 80030f4:	9e02      	ldr	r6, [sp, #8]
 80030f6:	9f03      	ldr	r7, [sp, #12]
 80030f8:	00bc      	lsls	r4, r7, #2
 80030fa:	ea44 7496 	orr.w	r4, r4, r6, lsr #30
 80030fe:	00b3      	lsls	r3, r6, #2
 8003100:	199b      	adds	r3, r3, r6
 8003102:	eb47 0404 	adc.w	r4, r7, r4
 8003106:	00e4      	lsls	r4, r4, #3
 8003108:	ea44 7453 	orr.w	r4, r4, r3, lsr #29
 800310c:	00db      	lsls	r3, r3, #3
 800310e:	1b9b      	subs	r3, r3, r6
 8003110:	eb64 0407 	sbc.w	r4, r4, r7
 8003114:	0124      	lsls	r4, r4, #4
 8003116:	ea44 7413 	orr.w	r4, r4, r3, lsr #28
 800311a:	011b      	lsls	r3, r3, #4
 800311c:	199b      	adds	r3, r3, r6
 800311e:	eb47 0404 	adc.w	r4, r7, r4
 8003122:	01a4      	lsls	r4, r4, #6
 8003124:	ea44 6493 	orr.w	r4, r4, r3, lsr #26
 8003128:	019d      	lsls	r5, r3, #6
 800312a:	4a7e      	ldr	r2, [pc, #504]	; (8003324 <work_buzzer_handler+0x304>)
 800312c:	2300      	movs	r3, #0
 800312e:	4628      	mov	r0, r5
 8003130:	4621      	mov	r1, r4
 8003132:	f7fd fd03 	bl	8000b3c <__aeabi_uldivmod>
 8003136:	4681      	mov	r9, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
 8003138:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800313c:	42ab      	cmp	r3, r5
 800313e:	4b7a      	ldr	r3, [pc, #488]	; (8003328 <work_buzzer_handler+0x308>)
 8003140:	41a3      	sbcs	r3, r4
 8003142:	d3c0      	bcc.n	80030c6 <work_buzzer_handler+0xa6>
		return -ENOTSUP;
	}

	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 8003144:	00ba      	lsls	r2, r7, #2
 8003146:	ea42 7296 	orr.w	r2, r2, r6, lsr #30
 800314a:	00b3      	lsls	r3, r6, #2
 800314c:	199b      	adds	r3, r3, r6
 800314e:	eb47 0202 	adc.w	r2, r7, r2
 8003152:	00d2      	lsls	r2, r2, #3
 8003154:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003158:	00db      	lsls	r3, r3, #3
 800315a:	1b9b      	subs	r3, r3, r6
 800315c:	eb62 0207 	sbc.w	r2, r2, r7
 8003160:	0112      	lsls	r2, r2, #4
 8003162:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	199e      	adds	r6, r3, r6
 800316a:	eb47 0702 	adc.w	r7, r7, r2
 800316e:	017f      	lsls	r7, r7, #5
 8003170:	ea47 67d6 	orr.w	r7, r7, r6, lsr #27
 8003174:	0176      	lsls	r6, r6, #5
 8003176:	4a6b      	ldr	r2, [pc, #428]	; (8003324 <work_buzzer_handler+0x304>)
 8003178:	2300      	movs	r3, #0
 800317a:	4630      	mov	r0, r6
 800317c:	4639      	mov	r1, r7
 800317e:	f7fd fcdd 	bl	8000b3c <__aeabi_uldivmod>
 8003182:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 8003184:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003188:	42b2      	cmp	r2, r6
 800318a:	4a67      	ldr	r2, [pc, #412]	; (8003328 <work_buzzer_handler+0x308>)
 800318c:	41ba      	sbcs	r2, r7
 800318e:	d39a      	bcc.n	80030c6 <work_buzzer_handler+0xa6>
	api = (struct pwm_driver_api *)dev->api;
 8003190:	f8d8 2008 	ldr.w	r2, [r8, #8]
	return api->pin_set(dev, pwm, period, pulse, flags);
 8003194:	6814      	ldr	r4, [r2, #0]
 8003196:	2200      	movs	r2, #0
 8003198:	9200      	str	r2, [sp, #0]
 800319a:	464a      	mov	r2, r9
 800319c:	2102      	movs	r1, #2
 800319e:	4640      	mov	r0, r8
 80031a0:	47a0      	blx	r4
		return -ENOTSUP;
	}

	return pwm_pin_set_cycles(dev, pwm, (uint32_t)period_cycles,
 80031a2:	e790      	b.n	80030c6 <work_buzzer_handler+0xa6>
	return z_impl_k_sleep(timeout);
 80031a4:	f44f 7048 	mov.w	r0, #800	; 0x320
 80031a8:	2100      	movs	r1, #0
 80031aa:	f009 fec3 	bl	800cf34 <z_impl_k_sleep>
                i++;
 80031ae:	3501      	adds	r5, #1
 80031b0:	b2ed      	uxtb	r5, r5
            while (i < 2) {
 80031b2:	2d01      	cmp	r5, #1
 80031b4:	d887      	bhi.n	80030c6 <work_buzzer_handler+0xa6>
                pwm_pin_set_usec(buzzer_dev_ptr, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 80031b6:	4b5a      	ldr	r3, [pc, #360]	; (8003320 <work_buzzer_handler+0x300>)
 80031b8:	681e      	ldr	r6, [r3, #0]
	api = (struct pwm_driver_api *)dev->api;
 80031ba:	68b3      	ldr	r3, [r6, #8]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	aa02      	add	r2, sp, #8
 80031c0:	2102      	movs	r1, #2
 80031c2:	4630      	mov	r0, r6
 80031c4:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 80031c6:	2800      	cmp	r0, #0
 80031c8:	d164      	bne.n	8003294 <work_buzzer_handler+0x274>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 80031ca:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80031ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80031d2:	ea4f 0488 	mov.w	r4, r8, lsl #2
 80031d6:	ea44 7499 	orr.w	r4, r4, r9, lsr #30
 80031da:	ea4f 0389 	mov.w	r3, r9, lsl #2
 80031de:	eb13 0309 	adds.w	r3, r3, r9
 80031e2:	eb48 0404 	adc.w	r4, r8, r4
 80031e6:	00e4      	lsls	r4, r4, #3
 80031e8:	ea44 7453 	orr.w	r4, r4, r3, lsr #29
 80031ec:	00db      	lsls	r3, r3, #3
 80031ee:	ebb3 0309 	subs.w	r3, r3, r9
 80031f2:	eb64 0408 	sbc.w	r4, r4, r8
 80031f6:	0124      	lsls	r4, r4, #4
 80031f8:	ea44 7413 	orr.w	r4, r4, r3, lsr #28
 80031fc:	011b      	lsls	r3, r3, #4
 80031fe:	eb13 0309 	adds.w	r3, r3, r9
 8003202:	eb48 0404 	adc.w	r4, r8, r4
 8003206:	01a4      	lsls	r4, r4, #6
 8003208:	ea44 6493 	orr.w	r4, r4, r3, lsr #26
 800320c:	ea4f 1a83 	mov.w	sl, r3, lsl #6
 8003210:	4a44      	ldr	r2, [pc, #272]	; (8003324 <work_buzzer_handler+0x304>)
 8003212:	2300      	movs	r3, #0
 8003214:	4650      	mov	r0, sl
 8003216:	4621      	mov	r1, r4
 8003218:	f7fd fc90 	bl	8000b3c <__aeabi_uldivmod>
 800321c:	4607      	mov	r7, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800321e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003222:	4553      	cmp	r3, sl
 8003224:	4b40      	ldr	r3, [pc, #256]	; (8003328 <work_buzzer_handler+0x308>)
 8003226:	41a3      	sbcs	r3, r4
 8003228:	d334      	bcc.n	8003294 <work_buzzer_handler+0x274>
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 800322a:	ea4f 0288 	mov.w	r2, r8, lsl #2
 800322e:	ea42 7299 	orr.w	r2, r2, r9, lsr #30
 8003232:	ea4f 0389 	mov.w	r3, r9, lsl #2
 8003236:	eb13 0309 	adds.w	r3, r3, r9
 800323a:	eb48 0202 	adc.w	r2, r8, r2
 800323e:	00d2      	lsls	r2, r2, #3
 8003240:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	ebb3 0309 	subs.w	r3, r3, r9
 800324a:	eb62 0208 	sbc.w	r2, r2, r8
 800324e:	0112      	lsls	r2, r2, #4
 8003250:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 8003254:	011b      	lsls	r3, r3, #4
 8003256:	eb13 0309 	adds.w	r3, r3, r9
 800325a:	eb48 0802 	adc.w	r8, r8, r2
 800325e:	ea4f 1848 	mov.w	r8, r8, lsl #5
 8003262:	ea48 68d3 	orr.w	r8, r8, r3, lsr #27
 8003266:	015c      	lsls	r4, r3, #5
 8003268:	4a2e      	ldr	r2, [pc, #184]	; (8003324 <work_buzzer_handler+0x304>)
 800326a:	2300      	movs	r3, #0
 800326c:	4620      	mov	r0, r4
 800326e:	4641      	mov	r1, r8
 8003270:	f7fd fc64 	bl	8000b3c <__aeabi_uldivmod>
 8003274:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 8003276:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800327a:	42a2      	cmp	r2, r4
 800327c:	4a2a      	ldr	r2, [pc, #168]	; (8003328 <work_buzzer_handler+0x308>)
 800327e:	eb72 0208 	sbcs.w	r2, r2, r8
 8003282:	d307      	bcc.n	8003294 <work_buzzer_handler+0x274>
	api = (struct pwm_driver_api *)dev->api;
 8003284:	68b2      	ldr	r2, [r6, #8]
	return api->pin_set(dev, pwm, period, pulse, flags);
 8003286:	6814      	ldr	r4, [r2, #0]
 8003288:	2200      	movs	r2, #0
 800328a:	9200      	str	r2, [sp, #0]
 800328c:	463a      	mov	r2, r7
 800328e:	2102      	movs	r1, #2
 8003290:	4630      	mov	r0, r6
 8003292:	47a0      	blx	r4
 8003294:	f44f 7048 	mov.w	r0, #800	; 0x320
 8003298:	2100      	movs	r1, #0
 800329a:	f009 fe4b 	bl	800cf34 <z_impl_k_sleep>
                pwm_pin_set_usec(buzzer_dev_ptr, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 800329e:	4b20      	ldr	r3, [pc, #128]	; (8003320 <work_buzzer_handler+0x300>)
 80032a0:	681e      	ldr	r6, [r3, #0]
	api = (struct pwm_driver_api *)dev->api;
 80032a2:	68b3      	ldr	r3, [r6, #8]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	aa02      	add	r2, sp, #8
 80032a8:	2102      	movs	r1, #2
 80032aa:	4630      	mov	r0, r6
 80032ac:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 80032ae:	2800      	cmp	r0, #0
 80032b0:	f47f af78 	bne.w	80031a4 <work_buzzer_handler+0x184>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 80032b4:	9c02      	ldr	r4, [sp, #8]
 80032b6:	9f03      	ldr	r7, [sp, #12]
 80032b8:	00ba      	lsls	r2, r7, #2
 80032ba:	ea42 7294 	orr.w	r2, r2, r4, lsr #30
 80032be:	00a3      	lsls	r3, r4, #2
 80032c0:	191b      	adds	r3, r3, r4
 80032c2:	eb47 0202 	adc.w	r2, r7, r2
 80032c6:	00d2      	lsls	r2, r2, #3
 80032c8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80032cc:	00db      	lsls	r3, r3, #3
 80032ce:	1b1b      	subs	r3, r3, r4
 80032d0:	eb62 0207 	sbc.w	r2, r2, r7
 80032d4:	0112      	lsls	r2, r2, #4
 80032d6:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 80032da:	011b      	lsls	r3, r3, #4
 80032dc:	191b      	adds	r3, r3, r4
 80032de:	eb47 0702 	adc.w	r7, r7, r2
 80032e2:	01bf      	lsls	r7, r7, #6
 80032e4:	ea47 6793 	orr.w	r7, r7, r3, lsr #26
 80032e8:	019c      	lsls	r4, r3, #6
 80032ea:	4a0e      	ldr	r2, [pc, #56]	; (8003324 <work_buzzer_handler+0x304>)
 80032ec:	2300      	movs	r3, #0
 80032ee:	4620      	mov	r0, r4
 80032f0:	4639      	mov	r1, r7
 80032f2:	f7fd fc23 	bl	8000b3c <__aeabi_uldivmod>
 80032f6:	4602      	mov	r2, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
 80032f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80032fc:	42a3      	cmp	r3, r4
 80032fe:	4b0a      	ldr	r3, [pc, #40]	; (8003328 <work_buzzer_handler+0x308>)
 8003300:	41bb      	sbcs	r3, r7
 8003302:	f4ff af4f 	bcc.w	80031a4 <work_buzzer_handler+0x184>
	api = (struct pwm_driver_api *)dev->api;
 8003306:	68b3      	ldr	r3, [r6, #8]
	return api->pin_set(dev, pwm, period, pulse, flags);
 8003308:	681c      	ldr	r4, [r3, #0]
 800330a:	2300      	movs	r3, #0
 800330c:	9300      	str	r3, [sp, #0]
 800330e:	2102      	movs	r1, #2
 8003310:	4630      	mov	r0, r6
 8003312:	47a0      	blx	r4
	return pwm_pin_set_cycles(dev, pwm, (uint32_t)period_cycles,
 8003314:	e746      	b.n	80031a4 <work_buzzer_handler+0x184>
    switch (event_buzzer.signal->result) {
 8003316:	2500      	movs	r5, #0
 8003318:	e74b      	b.n	80031b2 <work_buzzer_handler+0x192>
 800331a:	bf00      	nop
 800331c:	20000004 	.word	0x20000004
 8003320:	20000ed8 	.word	0x20000ed8
 8003324:	000f4240 	.word	0x000f4240
 8003328:	000f423f 	.word	0x000f423f
            pwm_pin_set_usec(buzzer_dev_ptr, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 800332c:	4b34      	ldr	r3, [pc, #208]	; (8003400 <work_buzzer_handler+0x3e0>)
 800332e:	f8d3 8000 	ldr.w	r8, [r3]
	api = (struct pwm_driver_api *)dev->api;
 8003332:	f8d8 3008 	ldr.w	r3, [r8, #8]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	aa02      	add	r2, sp, #8
 800333a:	2102      	movs	r1, #2
 800333c:	4640      	mov	r0, r8
 800333e:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 8003340:	2800      	cmp	r0, #0
 8003342:	d156      	bne.n	80033f2 <work_buzzer_handler+0x3d2>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 8003344:	9e02      	ldr	r6, [sp, #8]
 8003346:	9f03      	ldr	r7, [sp, #12]
 8003348:	00bc      	lsls	r4, r7, #2
 800334a:	ea44 7496 	orr.w	r4, r4, r6, lsr #30
 800334e:	00b3      	lsls	r3, r6, #2
 8003350:	199b      	adds	r3, r3, r6
 8003352:	eb47 0404 	adc.w	r4, r7, r4
 8003356:	00e4      	lsls	r4, r4, #3
 8003358:	ea44 7453 	orr.w	r4, r4, r3, lsr #29
 800335c:	00db      	lsls	r3, r3, #3
 800335e:	1b9b      	subs	r3, r3, r6
 8003360:	eb64 0407 	sbc.w	r4, r4, r7
 8003364:	0124      	lsls	r4, r4, #4
 8003366:	ea44 7413 	orr.w	r4, r4, r3, lsr #28
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	199b      	adds	r3, r3, r6
 800336e:	eb47 0404 	adc.w	r4, r7, r4
 8003372:	01a4      	lsls	r4, r4, #6
 8003374:	ea44 6493 	orr.w	r4, r4, r3, lsr #26
 8003378:	019d      	lsls	r5, r3, #6
 800337a:	4a22      	ldr	r2, [pc, #136]	; (8003404 <work_buzzer_handler+0x3e4>)
 800337c:	2300      	movs	r3, #0
 800337e:	4628      	mov	r0, r5
 8003380:	4621      	mov	r1, r4
 8003382:	f7fd fbdb 	bl	8000b3c <__aeabi_uldivmod>
 8003386:	4681      	mov	r9, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
 8003388:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800338c:	42ab      	cmp	r3, r5
 800338e:	4b1e      	ldr	r3, [pc, #120]	; (8003408 <work_buzzer_handler+0x3e8>)
 8003390:	41a3      	sbcs	r3, r4
 8003392:	d32e      	bcc.n	80033f2 <work_buzzer_handler+0x3d2>
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 8003394:	00ba      	lsls	r2, r7, #2
 8003396:	ea42 7296 	orr.w	r2, r2, r6, lsr #30
 800339a:	00b3      	lsls	r3, r6, #2
 800339c:	199b      	adds	r3, r3, r6
 800339e:	eb47 0202 	adc.w	r2, r7, r2
 80033a2:	00d2      	lsls	r2, r2, #3
 80033a4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80033a8:	00db      	lsls	r3, r3, #3
 80033aa:	1b9b      	subs	r3, r3, r6
 80033ac:	eb62 0207 	sbc.w	r2, r2, r7
 80033b0:	0112      	lsls	r2, r2, #4
 80033b2:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 80033b6:	011b      	lsls	r3, r3, #4
 80033b8:	199e      	adds	r6, r3, r6
 80033ba:	eb47 0702 	adc.w	r7, r7, r2
 80033be:	017f      	lsls	r7, r7, #5
 80033c0:	ea47 67d6 	orr.w	r7, r7, r6, lsr #27
 80033c4:	0176      	lsls	r6, r6, #5
 80033c6:	4a0f      	ldr	r2, [pc, #60]	; (8003404 <work_buzzer_handler+0x3e4>)
 80033c8:	2300      	movs	r3, #0
 80033ca:	4630      	mov	r0, r6
 80033cc:	4639      	mov	r1, r7
 80033ce:	f7fd fbb5 	bl	8000b3c <__aeabi_uldivmod>
 80033d2:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 80033d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80033d8:	42b2      	cmp	r2, r6
 80033da:	4a0b      	ldr	r2, [pc, #44]	; (8003408 <work_buzzer_handler+0x3e8>)
 80033dc:	41ba      	sbcs	r2, r7
 80033de:	d308      	bcc.n	80033f2 <work_buzzer_handler+0x3d2>
	api = (struct pwm_driver_api *)dev->api;
 80033e0:	f8d8 2008 	ldr.w	r2, [r8, #8]
	return api->pin_set(dev, pwm, period, pulse, flags);
 80033e4:	6814      	ldr	r4, [r2, #0]
 80033e6:	2200      	movs	r2, #0
 80033e8:	9200      	str	r2, [sp, #0]
 80033ea:	464a      	mov	r2, r9
 80033ec:	2102      	movs	r1, #2
 80033ee:	4640      	mov	r0, r8
 80033f0:	47a0      	blx	r4
 80033f2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80033f6:	2100      	movs	r1, #0
 80033f8:	f009 fd9c 	bl	800cf34 <z_impl_k_sleep>
 80033fc:	e62b      	b.n	8003056 <work_buzzer_handler+0x36>
 80033fe:	bf00      	nop
 8003400:	20000ed8 	.word	0x20000ed8
 8003404:	000f4240 	.word	0x000f4240
 8003408:	000f423f 	.word	0x000f423f

0800340c <cbvprintf_package>:

#endif

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
 800340c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003410:	b089      	sub	sp, #36	; 0x24
 8003412:	9202      	str	r2, [sp, #8]
	unsigned int i;
	const char *s;
	bool parsing = false;

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
 8003414:	f010 0a03 	ands.w	sl, r0, #3
 8003418:	f040 8215 	bne.w	8003846 <cbvprintf_package+0x43a>
 800341c:	4607      	mov	r7, r0
 800341e:	468b      	mov	fp, r1
	 *
	 * Given the next value to store is the format string pointer
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * a pointer size for the above to preserve alignment.
	 */
	buf += sizeof(char *);
 8003420:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
 8003422:	b1e0      	cbz	r0, 800345e <cbvprintf_package+0x52>

	/*
	 * Otherwise we must ensure we can store at least
	 * thepointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
 8003424:	b127      	cbz	r7, 8003430 <cbvprintf_package+0x24>
 8003426:	1be2      	subs	r2, r4, r7
 8003428:	3204      	adds	r2, #4
 800342a:	455a      	cmp	r2, fp
 800342c:	f200 820e 	bhi.w	800384c <cbvprintf_package+0x440>
	 * Here we branch directly into the code processing strings
	 * which is in the middle of the following while() loop. That's the
	 * reason for the post-decrement on fmt as it will be incremented
	 * prior to the next (actually first) round of that loop.
	 */
	s = fmt--;
 8003430:	1e5d      	subs	r5, r3, #1
	unsigned int s_ro_cnt = 0; /* number of ro strings */
 8003432:	f8cd a000 	str.w	sl, [sp]
	unsigned int s_rw_cnt = 0; /* number of rw strings */
 8003436:	f8cd a00c 	str.w	sl, [sp, #12]
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
 800343a:	f8cd a004 	str.w	sl, [sp, #4]
	bool parsing = false;
 800343e:	2600      	movs	r6, #0
	align = VA_STACK_ALIGN(char *);
 8003440:	f04f 0804 	mov.w	r8, #4
	size = sizeof(char *);
 8003444:	46c1      	mov	r9, r8

		/* copy va_list data over to our buffer */
		if (*fmt == 's') {
			s = va_arg(ap, char *);
process_string:
			if (buf0 != NULL) {
 8003446:	b107      	cbz	r7, 800344a <cbvprintf_package+0x3e>
				*(const char **)buf = s;
 8003448:	6023      	str	r3, [r4, #0]
	return ((addr >= (const char *)RO_START) &&
 800344a:	4ac6      	ldr	r2, [pc, #792]	; (8003764 <cbvprintf_package+0x358>)
 800344c:	4293      	cmp	r3, r2
 800344e:	f0c0 815a 	bcc.w	8003706 <cbvprintf_package+0x2fa>
 8003452:	4ac5      	ldr	r2, [pc, #788]	; (8003768 <cbvprintf_package+0x35c>)
 8003454:	4293      	cmp	r3, r2
 8003456:	f0c0 817f 	bcc.w	8003758 <cbvprintf_package+0x34c>
 800345a:	2200      	movs	r2, #0
 800345c:	e154      	b.n	8003708 <cbvprintf_package+0x2fc>
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
 800345e:	f001 0b07 	and.w	fp, r1, #7
 8003462:	445c      	add	r4, fp
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
 8003464:	f1cb 0b08 	rsb	fp, fp, #8
 8003468:	e7dc      	b.n	8003424 <cbvprintf_package+0x18>
			if (*fmt == '%') {
 800346a:	2b25      	cmp	r3, #37	; 0x25
 800346c:	d105      	bne.n	800347a <cbvprintf_package+0x6e>
				parsing = true;
 800346e:	2601      	movs	r6, #1
				align = VA_STACK_ALIGN(int);
 8003470:	f04f 0804 	mov.w	r8, #4
				size = sizeof(int);
 8003474:	46c1      	mov	r9, r8
			continue;
 8003476:	e000      	b.n	800347a <cbvprintf_package+0x6e>
		switch (*fmt) {
 8003478:	2600      	movs	r6, #0
 800347a:	4665      	mov	r5, ip
	while (*++fmt != '\0') {
 800347c:	f105 0c01 	add.w	ip, r5, #1
 8003480:	786b      	ldrb	r3, [r5, #1]
 8003482:	2b00      	cmp	r3, #0
 8003484:	f000 8184 	beq.w	8003790 <cbvprintf_package+0x384>
		if (!parsing) {
 8003488:	2e00      	cmp	r6, #0
 800348a:	d0ee      	beq.n	800346a <cbvprintf_package+0x5e>
		switch (*fmt) {
 800348c:	f1a3 0120 	sub.w	r1, r3, #32
 8003490:	295a      	cmp	r1, #90	; 0x5a
 8003492:	d8f1      	bhi.n	8003478 <cbvprintf_package+0x6c>
 8003494:	a201      	add	r2, pc, #4	; (adr r2, 800349c <cbvprintf_package+0x90>)
 8003496:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 800349a:	bf00      	nop
 800349c:	0800347b 	.word	0x0800347b
 80034a0:	08003479 	.word	0x08003479
 80034a4:	08003479 	.word	0x08003479
 80034a8:	0800347b 	.word	0x0800347b
 80034ac:	08003479 	.word	0x08003479
 80034b0:	08003479 	.word	0x08003479
 80034b4:	08003479 	.word	0x08003479
 80034b8:	08003479 	.word	0x08003479
 80034bc:	08003479 	.word	0x08003479
 80034c0:	08003479 	.word	0x08003479
 80034c4:	08003629 	.word	0x08003629
 80034c8:	0800347b 	.word	0x0800347b
 80034cc:	08003479 	.word	0x08003479
 80034d0:	0800347b 	.word	0x0800347b
 80034d4:	0800347b 	.word	0x0800347b
 80034d8:	08003479 	.word	0x08003479
 80034dc:	0800347b 	.word	0x0800347b
 80034e0:	0800347b 	.word	0x0800347b
 80034e4:	0800347b 	.word	0x0800347b
 80034e8:	0800347b 	.word	0x0800347b
 80034ec:	0800347b 	.word	0x0800347b
 80034f0:	0800347b 	.word	0x0800347b
 80034f4:	0800347b 	.word	0x0800347b
 80034f8:	0800347b 	.word	0x0800347b
 80034fc:	0800347b 	.word	0x0800347b
 8003500:	0800347b 	.word	0x0800347b
 8003504:	08003479 	.word	0x08003479
 8003508:	08003479 	.word	0x08003479
 800350c:	08003479 	.word	0x08003479
 8003510:	08003479 	.word	0x08003479
 8003514:	08003479 	.word	0x08003479
 8003518:	08003479 	.word	0x08003479
 800351c:	08003479 	.word	0x08003479
 8003520:	08003691 	.word	0x08003691
 8003524:	08003479 	.word	0x08003479
 8003528:	08003479 	.word	0x08003479
 800352c:	08003479 	.word	0x08003479
 8003530:	08003691 	.word	0x08003691
 8003534:	08003691 	.word	0x08003691
 8003538:	08003691 	.word	0x08003691
 800353c:	08003479 	.word	0x08003479
 8003540:	08003479 	.word	0x08003479
 8003544:	08003479 	.word	0x08003479
 8003548:	08003479 	.word	0x08003479
 800354c:	0800347b 	.word	0x0800347b
 8003550:	08003479 	.word	0x08003479
 8003554:	08003479 	.word	0x08003479
 8003558:	08003479 	.word	0x08003479
 800355c:	08003479 	.word	0x08003479
 8003560:	08003479 	.word	0x08003479
 8003564:	08003479 	.word	0x08003479
 8003568:	08003479 	.word	0x08003479
 800356c:	08003479 	.word	0x08003479
 8003570:	08003479 	.word	0x08003479
 8003574:	08003479 	.word	0x08003479
 8003578:	08003479 	.word	0x08003479
 800357c:	08003621 	.word	0x08003621
 8003580:	08003479 	.word	0x08003479
 8003584:	08003479 	.word	0x08003479
 8003588:	08003479 	.word	0x08003479
 800358c:	08003479 	.word	0x08003479
 8003590:	08003479 	.word	0x08003479
 8003594:	08003479 	.word	0x08003479
 8003598:	08003479 	.word	0x08003479
 800359c:	08003479 	.word	0x08003479
 80035a0:	08003691 	.word	0x08003691
 80035a4:	08003479 	.word	0x08003479
 80035a8:	08003621 	.word	0x08003621
 80035ac:	08003621 	.word	0x08003621
 80035b0:	08003691 	.word	0x08003691
 80035b4:	08003691 	.word	0x08003691
 80035b8:	08003691 	.word	0x08003691
 80035bc:	0800347b 	.word	0x0800347b
 80035c0:	08003621 	.word	0x08003621
 80035c4:	08003609 	.word	0x08003609
 80035c8:	08003479 	.word	0x08003479
 80035cc:	0800347b 	.word	0x0800347b
 80035d0:	08003479 	.word	0x08003479
 80035d4:	080036f1 	.word	0x080036f1
 80035d8:	08003621 	.word	0x08003621
 80035dc:	080036f1 	.word	0x080036f1
 80035e0:	08003479 	.word	0x08003479
 80035e4:	08003479 	.word	0x08003479
 80035e8:	080036f1 	.word	0x080036f1
 80035ec:	08003619 	.word	0x08003619
 80035f0:	08003621 	.word	0x08003621
 80035f4:	08003479 	.word	0x08003479
 80035f8:	08003479 	.word	0x08003479
 80035fc:	08003621 	.word	0x08003621
 8003600:	08003479 	.word	0x08003479
 8003604:	08003611 	.word	0x08003611
			align = VA_STACK_ALIGN(intmax_t);
 8003608:	f04f 0808 	mov.w	r8, #8
			size = sizeof(intmax_t);
 800360c:	46c1      	mov	r9, r8
			continue;
 800360e:	e734      	b.n	800347a <cbvprintf_package+0x6e>
			align = VA_STACK_ALIGN(size_t);
 8003610:	f04f 0804 	mov.w	r8, #4
			size = sizeof(size_t);
 8003614:	46c1      	mov	r9, r8
			continue;
 8003616:	e730      	b.n	800347a <cbvprintf_package+0x6e>
			align = VA_STACK_ALIGN(ptrdiff_t);
 8003618:	f04f 0804 	mov.w	r8, #4
			size = sizeof(ptrdiff_t);
 800361c:	46c1      	mov	r9, r8
			continue;
 800361e:	e72c      	b.n	800347a <cbvprintf_package+0x6e>
			if (fmt[-1] == 'l') {
 8003620:	782a      	ldrb	r2, [r5, #0]
 8003622:	2a6c      	cmp	r2, #108	; 0x6c
 8003624:	d026      	beq.n	8003674 <cbvprintf_package+0x268>
			parsing = false;
 8003626:	2600      	movs	r6, #0
		buf = (void *) ROUND_UP(buf, align);
 8003628:	eb04 0208 	add.w	r2, r4, r8
 800362c:	3a01      	subs	r2, #1
 800362e:	f1c8 0100 	rsb	r1, r8, #0
 8003632:	400a      	ands	r2, r1
 8003634:	4614      	mov	r4, r2
		if (buf0 != NULL && BUF_OFFSET + size > len) {
 8003636:	b127      	cbz	r7, 8003642 <cbvprintf_package+0x236>
 8003638:	1bd1      	subs	r1, r2, r7
 800363a:	4449      	add	r1, r9
 800363c:	458b      	cmp	fp, r1
 800363e:	f0c0 8108 	bcc.w	8003852 <cbvprintf_package+0x446>
		if (*fmt == 's') {
 8003642:	2b73      	cmp	r3, #115	; 0x73
 8003644:	d059      	beq.n	80036fa <cbvprintf_package+0x2ee>
				}

				s_idx++;
			}
			buf += sizeof(char *);
		} else if (size == sizeof(int)) {
 8003646:	f1b9 0f04 	cmp.w	r9, #4
 800364a:	f000 8099 	beq.w	8003780 <cbvprintf_package+0x374>

			if (buf0 != NULL) {
				*(long *)buf = v;
			}
			buf += sizeof(long);
		} else if (size == sizeof(long long)) {
 800364e:	f1b9 0f08 	cmp.w	r9, #8
 8003652:	f040 8107 	bne.w	8003864 <cbvprintf_package+0x458>
			long long v = va_arg(ap, long long);
 8003656:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003658:	3307      	adds	r3, #7
 800365a:	f023 0307 	bic.w	r3, r3, #7
 800365e:	f103 0108 	add.w	r1, r3, #8
 8003662:	9112      	str	r1, [sp, #72]	; 0x48
 8003664:	e9d3 0100 	ldrd	r0, r1, [r3]

			if (buf0 != NULL) {
 8003668:	b10f      	cbz	r7, 800366e <cbvprintf_package+0x262>
				if (Z_CBPRINTF_VA_STACK_LL_DBL_MEMCPY) {
					memcpy(buf, &v, sizeof(long long));
				} else {
					*(long long *)buf = v;
 800366a:	e9c2 0100 	strd	r0, r1, [r2]
				}
			}
			buf += sizeof(long long);
 800366e:	f102 0408 	add.w	r4, r2, #8
 8003672:	e702      	b.n	800347a <cbvprintf_package+0x6e>
				if (fmt[-2] == 'l') {
 8003674:	f81c 2c02 	ldrb.w	r2, [ip, #-2]
 8003678:	2a6c      	cmp	r2, #108	; 0x6c
 800367a:	d004      	beq.n	8003686 <cbvprintf_package+0x27a>
			parsing = false;
 800367c:	2600      	movs	r6, #0
					align = VA_STACK_ALIGN(long);
 800367e:	f04f 0804 	mov.w	r8, #4
					size = sizeof(long);
 8003682:	46c1      	mov	r9, r8
 8003684:	e7d0      	b.n	8003628 <cbvprintf_package+0x21c>
			parsing = false;
 8003686:	2600      	movs	r6, #0
					align = VA_STACK_ALIGN(long long);
 8003688:	f04f 0808 	mov.w	r8, #8
					size = sizeof(long long);
 800368c:	46c1      	mov	r9, r8
 800368e:	e7cb      	b.n	8003628 <cbvprintf_package+0x21c>
			if (fmt[-1] == 'L') {
 8003690:	782b      	ldrb	r3, [r5, #0]
 8003692:	2b4c      	cmp	r3, #76	; 0x4c
 8003694:	d01c      	beq.n	80036d0 <cbvprintf_package+0x2c4>
				v.d = va_arg(ap, double);
 8003696:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003698:	3307      	adds	r3, #7
 800369a:	f023 0307 	bic.w	r3, r3, #7
 800369e:	f103 0208 	add.w	r2, r3, #8
 80036a2:	9212      	str	r2, [sp, #72]	; 0x48
 80036a4:	e9d3 0100 	ldrd	r0, r1, [r3]
			buf = (void *) ROUND_UP(buf, align);
 80036a8:	1de2      	adds	r2, r4, #7
 80036aa:	f022 0207 	bic.w	r2, r2, #7
			if (buf0 != NULL) {
 80036ae:	b147      	cbz	r7, 80036c2 <cbvprintf_package+0x2b6>
				if (BUF_OFFSET + size > len) {
 80036b0:	1bd3      	subs	r3, r2, r7
 80036b2:	3308      	adds	r3, #8
 80036b4:	455b      	cmp	r3, fp
 80036b6:	d815      	bhi.n	80036e4 <cbvprintf_package+0x2d8>
				} else if (fmt[-1] == 'L') {
 80036b8:	782b      	ldrb	r3, [r5, #0]
 80036ba:	2b4c      	cmp	r3, #76	; 0x4c
 80036bc:	d015      	beq.n	80036ea <cbvprintf_package+0x2de>
					*(double *)buf = v.d;
 80036be:	e9c2 0100 	strd	r0, r1, [r2]
			buf += size;
 80036c2:	f102 0408 	add.w	r4, r2, #8
			parsing = false;
 80036c6:	2600      	movs	r6, #0
			continue;
 80036c8:	f04f 0808 	mov.w	r8, #8
 80036cc:	46c1      	mov	r9, r8
 80036ce:	e6d4      	b.n	800347a <cbvprintf_package+0x6e>
				v.ld = va_arg(ap, long double);
 80036d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80036d2:	3307      	adds	r3, #7
 80036d4:	f023 0307 	bic.w	r3, r3, #7
 80036d8:	f103 0208 	add.w	r2, r3, #8
 80036dc:	9212      	str	r2, [sp, #72]	; 0x48
 80036de:	e9d3 0100 	ldrd	r0, r1, [r3]
				size = sizeof(long double);
 80036e2:	e7e1      	b.n	80036a8 <cbvprintf_package+0x29c>
					return -ENOSPC;
 80036e4:	f06f 001b 	mvn.w	r0, #27
 80036e8:	e0aa      	b.n	8003840 <cbvprintf_package+0x434>
					*(long double *)buf = v.ld;
 80036ea:	e9c2 0100 	strd	r0, r1, [r2]
 80036ee:	e7e8      	b.n	80036c2 <cbvprintf_package+0x2b6>
			parsing = false;
 80036f0:	2600      	movs	r6, #0
			align = VA_STACK_ALIGN(void *);
 80036f2:	f04f 0804 	mov.w	r8, #4
			size = sizeof(void *);
 80036f6:	46c1      	mov	r9, r8
 80036f8:	e796      	b.n	8003628 <cbvprintf_package+0x21c>
			s = va_arg(ap, char *);
 80036fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80036fc:	1d1a      	adds	r2, r3, #4
 80036fe:	9212      	str	r2, [sp, #72]	; 0x48
 8003700:	681b      	ldr	r3, [r3, #0]
	while (*++fmt != '\0') {
 8003702:	4665      	mov	r5, ip
 8003704:	e69f      	b.n	8003446 <cbvprintf_package+0x3a>
	return ((addr >= (const char *)RO_START) &&
 8003706:	2200      	movs	r2, #0
			bool do_all = !!(flags & CBPRINTF_PACKAGE_ADD_STRING_IDXS);
 8003708:	9902      	ldr	r1, [sp, #8]
 800370a:	f001 0101 	and.w	r1, r1, #1
			if (is_ro && !do_all) {
 800370e:	4610      	mov	r0, r2
 8003710:	b102      	cbz	r2, 8003714 <cbvprintf_package+0x308>
 8003712:	b1f9      	cbz	r1, 8003754 <cbvprintf_package+0x348>
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
 8003714:	eba4 0c07 	sub.w	ip, r4, r7
 8003718:	ea4f 029c 	mov.w	r2, ip, lsr #2
				if (do_all && s_ptr_idx > STR_POS_MASK) {
 800371c:	b119      	cbz	r1, 8003726 <cbvprintf_package+0x31a>
 800371e:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8003722:	f080 8099 	bcs.w	8003858 <cbvprintf_package+0x44c>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
 8003726:	9901      	ldr	r1, [sp, #4]
 8003728:	290f      	cmp	r1, #15
 800372a:	f200 8098 	bhi.w	800385e <cbvprintf_package+0x452>
				if (buf0 != NULL) {
 800372e:	b1ef      	cbz	r7, 800376c <cbvprintf_package+0x360>
					str_ptr_pos[s_idx] = s_ptr_idx;
 8003730:	b2d2      	uxtb	r2, r2
 8003732:	ab08      	add	r3, sp, #32
 8003734:	440b      	add	r3, r1
 8003736:	f803 2c10 	strb.w	r2, [r3, #-16]
					if (is_ro) {
 800373a:	b178      	cbz	r0, 800375c <cbvprintf_package+0x350>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
 800373c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003740:	ab08      	add	r3, sp, #32
 8003742:	440b      	add	r3, r1
 8003744:	f803 2c10 	strb.w	r2, [r3, #-16]
						s_ro_cnt++;
 8003748:	9b00      	ldr	r3, [sp, #0]
 800374a:	3301      	adds	r3, #1
 800374c:	9300      	str	r3, [sp, #0]
				s_idx++;
 800374e:	9b01      	ldr	r3, [sp, #4]
 8003750:	3301      	adds	r3, #1
 8003752:	9301      	str	r3, [sp, #4]
			buf += sizeof(char *);
 8003754:	3404      	adds	r4, #4
 8003756:	e691      	b.n	800347c <cbvprintf_package+0x70>
	return ((addr >= (const char *)RO_START) &&
 8003758:	2201      	movs	r2, #1
 800375a:	e7d5      	b.n	8003708 <cbvprintf_package+0x2fc>
						s_rw_cnt++;
 800375c:	9b03      	ldr	r3, [sp, #12]
 800375e:	3301      	adds	r3, #1
 8003760:	9303      	str	r3, [sp, #12]
 8003762:	e7f4      	b.n	800374e <cbvprintf_package+0x342>
 8003764:	08012654 	.word	0x08012654
 8003768:	08014cf8 	.word	0x08014cf8
				} else if (is_ro) {
 800376c:	b110      	cbz	r0, 8003774 <cbvprintf_package+0x368>
					len += 1;
 800376e:	f10b 0b01 	add.w	fp, fp, #1
 8003772:	e7ec      	b.n	800374e <cbvprintf_package+0x342>
					len += strlen(s) + 1 + 1;
 8003774:	4618      	mov	r0, r3
 8003776:	f7fd fb6e 	bl	8000e56 <strlen>
 800377a:	1c83      	adds	r3, r0, #2
 800377c:	449b      	add	fp, r3
 800377e:	e7e6      	b.n	800374e <cbvprintf_package+0x342>
			int v = va_arg(ap, int);
 8003780:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003782:	1d19      	adds	r1, r3, #4
 8003784:	9112      	str	r1, [sp, #72]	; 0x48
 8003786:	681b      	ldr	r3, [r3, #0]
			if (buf0 != NULL) {
 8003788:	b107      	cbz	r7, 800378c <cbvprintf_package+0x380>
				*(int *)buf = v;
 800378a:	6013      	str	r3, [r2, #0]
			buf += sizeof(int);
 800378c:	1d14      	adds	r4, r2, #4
 800378e:	e674      	b.n	800347a <cbvprintf_package+0x6e>
	 * We remember the size of the argument list as a multiple of
	 * sizeof(int) and limit it to a 8-bit field. That means 1020 bytes
	 * worth of va_list, or about 127 arguments on a 64-bit system
	 * (twice that on 32-bit systems). That ought to be good enough.
	 */
	if (BUF_OFFSET / sizeof(int) > 255) {
 8003790:	1be3      	subs	r3, r4, r7
 8003792:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003796:	d268      	bcs.n	800386a <cbvprintf_package+0x45e>

	/*
	 * If all we wanted was to count required buffer size
	 * then we have it now.
	 */
	if (buf0 == NULL) {
 8003798:	b15f      	cbz	r7, 80037b2 <cbvprintf_package+0x3a6>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
	}

	/* Clear our buffer header. We made room for it initially. */
	*(char **)buf0 = NULL;
 800379a:	2200      	movs	r2, #0
 800379c:	603a      	str	r2, [r7, #0]

	/* Record end of argument list and number of appended strings. */
	buf0[0] = BUF_OFFSET / sizeof(int);
 800379e:	089b      	lsrs	r3, r3, #2
 80037a0:	703b      	strb	r3, [r7, #0]
	buf0[1] = s_rw_cnt;
 80037a2:	9b03      	ldr	r3, [sp, #12]
 80037a4:	707b      	strb	r3, [r7, #1]
	buf0[2] = s_ro_cnt;
 80037a6:	9b00      	ldr	r3, [sp, #0]
 80037a8:	70bb      	strb	r3, [r7, #2]

	/* Store strings pointer locations of read only strings. */
	if (s_ro_cnt) {
 80037aa:	b9d3      	cbnz	r3, 80037e2 <cbvprintf_package+0x3d6>
 80037ac:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80037b0:	e039      	b.n	8003826 <cbvprintf_package+0x41a>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
 80037b2:	445b      	add	r3, fp
 80037b4:	f1a3 0008 	sub.w	r0, r3, #8
 80037b8:	e042      	b.n	8003840 <cbvprintf_package+0x434>
		for (i = 0; i < s_idx; i++) {
 80037ba:	3301      	adds	r3, #1
 80037bc:	4298      	cmp	r0, r3
 80037be:	d913      	bls.n	80037e8 <cbvprintf_package+0x3dc>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
 80037c0:	aa08      	add	r2, sp, #32
 80037c2:	441a      	add	r2, r3
 80037c4:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 80037c8:	f912 2c10 	ldrsb.w	r2, [r2, #-16]
 80037cc:	2a00      	cmp	r2, #0
 80037ce:	daf4      	bge.n	80037ba <cbvprintf_package+0x3ae>
				continue;
			}

			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
 80037d0:	f001 017f 	and.w	r1, r1, #127	; 0x7f

			/* make sure it fits */
			if (BUF_OFFSET + 1 > len) {
 80037d4:	1be2      	subs	r2, r4, r7
 80037d6:	3201      	adds	r2, #1
 80037d8:	4593      	cmp	fp, r2
 80037da:	d349      	bcc.n	8003870 <cbvprintf_package+0x464>
				return -ENOSPC;
			}
			/* store the pointer position prefix */
			*buf++ = pos;
 80037dc:	f804 1b01 	strb.w	r1, [r4], #1
 80037e0:	e7eb      	b.n	80037ba <cbvprintf_package+0x3ae>
		for (i = 0; i < s_idx; i++) {
 80037e2:	4653      	mov	r3, sl
 80037e4:	9801      	ldr	r0, [sp, #4]
 80037e6:	e7e9      	b.n	80037bc <cbvprintf_package+0x3b0>
 80037e8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80037ec:	e01b      	b.n	8003826 <cbvprintf_package+0x41a>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
			continue;
		}

		/* retrieve the string pointer */
		s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
 80037ee:	ab08      	add	r3, sp, #32
 80037f0:	4453      	add	r3, sl
 80037f2:	f813 6c10 	ldrb.w	r6, [r3, #-16]
 80037f6:	f857 8026 	ldr.w	r8, [r7, r6, lsl #2]
		/* clear the in-buffer pointer (less entropy if compressed) */
		*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
 80037fa:	2300      	movs	r3, #0
 80037fc:	f847 3026 	str.w	r3, [r7, r6, lsl #2]
		/* find the string length including terminating '\0' */
		size = strlen(s) + 1;
 8003800:	4640      	mov	r0, r8
 8003802:	f7fd fb28 	bl	8000e56 <strlen>
 8003806:	1c45      	adds	r5, r0, #1
		/* make sure it fits */
		if (BUF_OFFSET + 1 + size > len) {
 8003808:	1be3      	subs	r3, r4, r7
 800380a:	442b      	add	r3, r5
 800380c:	3301      	adds	r3, #1
 800380e:	459b      	cmp	fp, r3
 8003810:	d331      	bcc.n	8003876 <cbvprintf_package+0x46a>
			return -ENOSPC;
		}
		/* store the pointer position prefix */
		*buf++ = str_ptr_pos[i];
 8003812:	f804 6b01 	strb.w	r6, [r4], #1
__ ## fun ## _ichk(type1 __restrict dst, type2 __restrict src) { \
	return __builtin___ ## fun ## _chk(dst, src, __ssp_bos0(dst)); \
}

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
 8003816:	462a      	mov	r2, r5
 8003818:	4641      	mov	r1, r8
 800381a:	4620      	mov	r0, r4
 800381c:	f00e fbdf 	bl	8011fde <memcpy>
		/* copy the string with its terminating '\0' */
		memcpy(buf, s, size);
		buf += size;
 8003820:	442c      	add	r4, r5
	for (i = 0; i < s_idx; i++) {
 8003822:	f10a 0a01 	add.w	sl, sl, #1
 8003826:	45d1      	cmp	r9, sl
 8003828:	d909      	bls.n	800383e <cbvprintf_package+0x432>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
 800382a:	9b00      	ldr	r3, [sp, #0]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d0de      	beq.n	80037ee <cbvprintf_package+0x3e2>
 8003830:	ab08      	add	r3, sp, #32
 8003832:	4453      	add	r3, sl
 8003834:	f913 3c10 	ldrsb.w	r3, [r3, #-16]
 8003838:	2b00      	cmp	r3, #0
 800383a:	dad8      	bge.n	80037ee <cbvprintf_package+0x3e2>
 800383c:	e7f1      	b.n	8003822 <cbvprintf_package+0x416>
	/*
	 * TODO: remove pointers for appended strings since they're useless.
	 * TODO: explore leveraging same mechanism to remove alignment padding
	 */

	return BUF_OFFSET;
 800383e:	1be0      	subs	r0, r4, r7

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
 8003840:	b009      	add	sp, #36	; 0x24
 8003842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return -EFAULT;
 8003846:	f06f 000d 	mvn.w	r0, #13
 800384a:	e7f9      	b.n	8003840 <cbvprintf_package+0x434>
		return -ENOSPC;
 800384c:	f06f 001b 	mvn.w	r0, #27
 8003850:	e7f6      	b.n	8003840 <cbvprintf_package+0x434>
			return -ENOSPC;
 8003852:	f06f 001b 	mvn.w	r0, #27
 8003856:	e7f3      	b.n	8003840 <cbvprintf_package+0x434>
					return -EINVAL;
 8003858:	f06f 0015 	mvn.w	r0, #21
 800385c:	e7f0      	b.n	8003840 <cbvprintf_package+0x434>
					return -EINVAL;
 800385e:	f06f 0015 	mvn.w	r0, #21
 8003862:	e7ed      	b.n	8003840 <cbvprintf_package+0x434>
			return -EINVAL;
 8003864:	f06f 0015 	mvn.w	r0, #21
 8003868:	e7ea      	b.n	8003840 <cbvprintf_package+0x434>
		return -EINVAL;
 800386a:	f06f 0015 	mvn.w	r0, #21
 800386e:	e7e7      	b.n	8003840 <cbvprintf_package+0x434>
				return -ENOSPC;
 8003870:	f06f 001b 	mvn.w	r0, #27
 8003874:	e7e4      	b.n	8003840 <cbvprintf_package+0x434>
			return -ENOSPC;
 8003876:	f06f 001b 	mvn.w	r0, #27
 800387a:	e7e1      	b.n	8003840 <cbvprintf_package+0x434>

0800387c <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
 800387c:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
 800387e:	680b      	ldr	r3, [r1, #0]
 8003880:	3301      	adds	r3, #1
 8003882:	600b      	str	r3, [r1, #0]
	return _char_out(c);
 8003884:	4b01      	ldr	r3, [pc, #4]	; (800388c <char_out+0x10>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4798      	blx	r3
}
 800388a:	bd08      	pop	{r3, pc}
 800388c:	20000044 	.word	0x20000044

08003890 <__printk_hook_install>:
	_char_out = fn;
 8003890:	4b01      	ldr	r3, [pc, #4]	; (8003898 <__printk_hook_install+0x8>)
 8003892:	6018      	str	r0, [r3, #0]
}
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	20000044 	.word	0x20000044

0800389c <vprintk>:

void vprintk(const char *fmt, va_list ap)
{
 800389c:	b500      	push	{lr}
 800389e:	b083      	sub	sp, #12
 80038a0:	4602      	mov	r2, r0
 80038a2:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
 80038a4:	2100      	movs	r1, #0
 80038a6:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
 80038a8:	a901      	add	r1, sp, #4
 80038aa:	4803      	ldr	r0, [pc, #12]	; (80038b8 <vprintk+0x1c>)
 80038ac:	f000 fa2c 	bl	8003d08 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
 80038b0:	b003      	add	sp, #12
 80038b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80038b6:	bf00      	nop
 80038b8:	0800387d 	.word	0x0800387d

080038bc <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
 80038bc:	b510      	push	{r4, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	4604      	mov	r4, r0
	struct str_context ctx = { str, size, 0 };
 80038c2:	9001      	str	r0, [sp, #4]
 80038c4:	9102      	str	r1, [sp, #8]
 80038c6:	2100      	movs	r1, #0
 80038c8:	9103      	str	r1, [sp, #12]

	cbvprintf(str_out, &ctx, fmt, ap);
 80038ca:	a901      	add	r1, sp, #4
 80038cc:	4805      	ldr	r0, [pc, #20]	; (80038e4 <vsnprintk+0x28>)
 80038ce:	f000 fa1b 	bl	8003d08 <cbvprintf>

	if (ctx.count < ctx.max) {
 80038d2:	9b03      	ldr	r3, [sp, #12]
 80038d4:	9a02      	ldr	r2, [sp, #8]
 80038d6:	4293      	cmp	r3, r2
 80038d8:	da01      	bge.n	80038de <vsnprintk+0x22>
		str[ctx.count] = '\0';
 80038da:	2200      	movs	r2, #0
 80038dc:	54e2      	strb	r2, [r4, r3]
	}

	return ctx.count;
}
 80038de:	9803      	ldr	r0, [sp, #12]
 80038e0:	b004      	add	sp, #16
 80038e2:	bd10      	pop	{r4, pc}
 80038e4:	0800f27d 	.word	0x0800f27d

080038e8 <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
 80038e8:	4684      	mov	ip, r0
	const char *sp = *str;
 80038ea:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
 80038ec:	2000      	movs	r0, #0

	while (isdigit((int)(unsigned char)*sp)) {
 80038ee:	e005      	b.n	80038fc <extract_decimal+0x14>
		val = 10U * val + *sp++ - '0';
 80038f0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80038f4:	3201      	adds	r2, #1
 80038f6:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80038fa:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
 80038fc:	7813      	ldrb	r3, [r2, #0]
 80038fe:	4904      	ldr	r1, [pc, #16]	; (8003910 <extract_decimal+0x28>)
 8003900:	5c59      	ldrb	r1, [r3, r1]
 8003902:	f011 0f04 	tst.w	r1, #4
 8003906:	d1f3      	bne.n	80038f0 <extract_decimal+0x8>
	}
	*str = sp;
 8003908:	f8cc 2000 	str.w	r2, [ip]
	return val;
}
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	08014abd 	.word	0x08014abd

08003914 <extract_conversion>:
 *
 * @return pointer to the first character that follows the specification.
 */
static inline const char *extract_conversion(struct conversion *conv,
					     const char *sp)
{
 8003914:	b570      	push	{r4, r5, r6, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	4604      	mov	r4, r0
	*conv = (struct conversion) {
 800391a:	2300      	movs	r3, #0
 800391c:	6003      	str	r3, [r0, #0]
 800391e:	6043      	str	r3, [r0, #4]
 8003920:	6083      	str	r3, [r0, #8]
	/* Skip over the opening %.  If the conversion specifier is %,
	 * that's the only thing that should be there, so
	 * fast-exit.
	 */
	++sp;
	if (*sp == '%') {
 8003922:	784b      	ldrb	r3, [r1, #1]
 8003924:	2b25      	cmp	r3, #37	; 0x25
 8003926:	d002      	beq.n	800392e <extract_conversion+0x1a>
 8003928:	1c4e      	adds	r6, r1, #1
	bool loop = true;
 800392a:	2501      	movs	r5, #1
 800392c:	e01f      	b.n	800396e <extract_conversion+0x5a>
		conv->specifier = *sp++;
 800392e:	1c88      	adds	r0, r1, #2
 8003930:	70e3      	strb	r3, [r4, #3]
		return sp;
 8003932:	e145      	b.n	8003bc0 <extract_conversion+0x2ac>
			conv->flag_dash = true;
 8003934:	7823      	ldrb	r3, [r4, #0]
 8003936:	f043 0304 	orr.w	r3, r3, #4
 800393a:	7023      	strb	r3, [r4, #0]
		if (loop) {
 800393c:	b1b5      	cbz	r5, 800396c <extract_conversion+0x58>
			++sp;
 800393e:	3601      	adds	r6, #1
 8003940:	e014      	b.n	800396c <extract_conversion+0x58>
			conv->flag_plus = true;
 8003942:	7823      	ldrb	r3, [r4, #0]
 8003944:	f043 0308 	orr.w	r3, r3, #8
 8003948:	7023      	strb	r3, [r4, #0]
			break;
 800394a:	e7f7      	b.n	800393c <extract_conversion+0x28>
			conv->flag_space = true;
 800394c:	7823      	ldrb	r3, [r4, #0]
 800394e:	f043 0310 	orr.w	r3, r3, #16
 8003952:	7023      	strb	r3, [r4, #0]
			break;
 8003954:	e7f2      	b.n	800393c <extract_conversion+0x28>
			conv->flag_hash = true;
 8003956:	7823      	ldrb	r3, [r4, #0]
 8003958:	f043 0320 	orr.w	r3, r3, #32
 800395c:	7023      	strb	r3, [r4, #0]
			break;
 800395e:	e7ed      	b.n	800393c <extract_conversion+0x28>
			conv->flag_zero = true;
 8003960:	7823      	ldrb	r3, [r4, #0]
 8003962:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003966:	7023      	strb	r3, [r4, #0]
			break;
 8003968:	e7e8      	b.n	800393c <extract_conversion+0x28>
		switch (*sp) {
 800396a:	2500      	movs	r5, #0
	} while (loop);
 800396c:	b345      	cbz	r5, 80039c0 <extract_conversion+0xac>
		switch (*sp) {
 800396e:	7833      	ldrb	r3, [r6, #0]
 8003970:	3b20      	subs	r3, #32
 8003972:	2b10      	cmp	r3, #16
 8003974:	d8f9      	bhi.n	800396a <extract_conversion+0x56>
 8003976:	a201      	add	r2, pc, #4	; (adr r2, 800397c <extract_conversion+0x68>)
 8003978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800397c:	0800394d 	.word	0x0800394d
 8003980:	0800396b 	.word	0x0800396b
 8003984:	0800396b 	.word	0x0800396b
 8003988:	08003957 	.word	0x08003957
 800398c:	0800396b 	.word	0x0800396b
 8003990:	0800396b 	.word	0x0800396b
 8003994:	0800396b 	.word	0x0800396b
 8003998:	0800396b 	.word	0x0800396b
 800399c:	0800396b 	.word	0x0800396b
 80039a0:	0800396b 	.word	0x0800396b
 80039a4:	0800396b 	.word	0x0800396b
 80039a8:	08003943 	.word	0x08003943
 80039ac:	0800396b 	.word	0x0800396b
 80039b0:	08003935 	.word	0x08003935
 80039b4:	0800396b 	.word	0x0800396b
 80039b8:	0800396b 	.word	0x0800396b
 80039bc:	08003961 	.word	0x08003961
	if (conv->flag_zero && conv->flag_dash) {
 80039c0:	7823      	ldrb	r3, [r4, #0]
 80039c2:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80039c6:	2b44      	cmp	r3, #68	; 0x44
 80039c8:	d05f      	beq.n	8003a8a <extract_conversion+0x176>
	}

	sp = extract_flags(conv, sp);
	sp = extract_width(conv, sp);
 80039ca:	9601      	str	r6, [sp, #4]
	conv->width_present = true;
 80039cc:	7823      	ldrb	r3, [r4, #0]
 80039ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039d2:	7023      	strb	r3, [r4, #0]
	if (*sp == '*') {
 80039d4:	7833      	ldrb	r3, [r6, #0]
 80039d6:	2b2a      	cmp	r3, #42	; 0x2a
 80039d8:	d05c      	beq.n	8003a94 <extract_conversion+0x180>
	size_t width = extract_decimal(&sp);
 80039da:	a801      	add	r0, sp, #4
 80039dc:	f7ff ff84 	bl	80038e8 <extract_decimal>
	if (sp != wp) {
 80039e0:	9b01      	ldr	r3, [sp, #4]
 80039e2:	429e      	cmp	r6, r3
 80039e4:	d00f      	beq.n	8003a06 <extract_conversion+0xf2>
		conv->width_present = true;
 80039e6:	7823      	ldrb	r3, [r4, #0]
 80039e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039ec:	7023      	strb	r3, [r4, #0]
		conv->width_value = width;
 80039ee:	6060      	str	r0, [r4, #4]
		conv->unsupported |= ((conv->width_value < 0)
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
 80039f6:	2800      	cmp	r0, #0
 80039f8:	db54      	blt.n	8003aa4 <extract_conversion+0x190>
 80039fa:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	7822      	ldrb	r2, [r4, #0]
 8003a00:	f363 0241 	bfi	r2, r3, #1, #1
 8003a04:	7022      	strb	r2, [r4, #0]
	return sp;
 8003a06:	9b01      	ldr	r3, [sp, #4]
	sp = extract_prec(conv, sp);
 8003a08:	9301      	str	r3, [sp, #4]
	conv->prec_present = (*sp == '.');
 8003a0a:	781b      	ldrb	r3, [r3, #0]
 8003a0c:	2b2e      	cmp	r3, #46	; 0x2e
 8003a0e:	bf14      	ite	ne
 8003a10:	2300      	movne	r3, #0
 8003a12:	2301      	moveq	r3, #1
 8003a14:	7862      	ldrb	r2, [r4, #1]
 8003a16:	f363 0241 	bfi	r2, r3, #1, #1
 8003a1a:	7062      	strb	r2, [r4, #1]
	if (!conv->prec_present) {
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d043      	beq.n	8003aa8 <extract_conversion+0x194>
	++sp;
 8003a20:	9b01      	ldr	r3, [sp, #4]
 8003a22:	1c5a      	adds	r2, r3, #1
 8003a24:	9201      	str	r2, [sp, #4]
	if (*sp == '*') {
 8003a26:	785b      	ldrb	r3, [r3, #1]
 8003a28:	2b2a      	cmp	r3, #42	; 0x2a
 8003a2a:	d03f      	beq.n	8003aac <extract_conversion+0x198>
	size_t prec = extract_decimal(&sp);
 8003a2c:	a801      	add	r0, sp, #4
 8003a2e:	f7ff ff5b 	bl	80038e8 <extract_decimal>
	conv->prec_value = prec;
 8003a32:	60a0      	str	r0, [r4, #8]
	conv->unsupported |= ((conv->prec_value < 0)
 8003a34:	7823      	ldrb	r3, [r4, #0]
 8003a36:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
 8003a3a:	2800      	cmp	r0, #0
 8003a3c:	db3e      	blt.n	8003abc <extract_conversion+0x1a8>
 8003a3e:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	7822      	ldrb	r2, [r4, #0]
 8003a44:	f363 0241 	bfi	r2, r3, #1, #1
 8003a48:	7022      	strb	r2, [r4, #0]
	return sp;
 8003a4a:	9801      	ldr	r0, [sp, #4]
	switch (*sp) {
 8003a4c:	7803      	ldrb	r3, [r0, #0]
 8003a4e:	3b4c      	subs	r3, #76	; 0x4c
 8003a50:	2b2e      	cmp	r3, #46	; 0x2e
 8003a52:	f200 809d 	bhi.w	8003b90 <extract_conversion+0x27c>
 8003a56:	e8df f003 	tbb	[pc, r3]
 8003a5a:	9b90      	.short	0x9b90
 8003a5c:	9b9b9b9b 	.word	0x9b9b9b9b
 8003a60:	9b9b9b9b 	.word	0x9b9b9b9b
 8003a64:	9b9b9b9b 	.word	0x9b9b9b9b
 8003a68:	9b9b9b9b 	.word	0x9b9b9b9b
 8003a6c:	9b9b9b9b 	.word	0x9b9b9b9b
 8003a70:	9b9b9b9b 	.word	0x9b9b9b9b
 8003a74:	9b339b9b 	.word	0x9b339b9b
 8003a78:	9b459b57 	.word	0x9b459b57
 8003a7c:	9b9b9b9b 	.word	0x9b9b9b9b
 8003a80:	9b899b9b 	.word	0x9b899b9b
 8003a84:	9b9b9b9b 	.word	0x9b9b9b9b
 8003a88:	82          	.byte	0x82
 8003a89:	00          	.byte	0x00
		conv->flag_zero = false;
 8003a8a:	7823      	ldrb	r3, [r4, #0]
 8003a8c:	f36f 1386 	bfc	r3, #6, #1
 8003a90:	7023      	strb	r3, [r4, #0]
 8003a92:	e79a      	b.n	80039ca <extract_conversion+0xb6>
		conv->width_star = true;
 8003a94:	7863      	ldrb	r3, [r4, #1]
 8003a96:	f043 0301 	orr.w	r3, r3, #1
 8003a9a:	7063      	strb	r3, [r4, #1]
		return ++sp;
 8003a9c:	4633      	mov	r3, r6
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	9301      	str	r3, [sp, #4]
 8003aa2:	e7b1      	b.n	8003a08 <extract_conversion+0xf4>
				      || (width != (size_t)conv->width_value));
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	e7a9      	b.n	80039fc <extract_conversion+0xe8>
		return sp;
 8003aa8:	9801      	ldr	r0, [sp, #4]
 8003aaa:	e7cf      	b.n	8003a4c <extract_conversion+0x138>
		conv->prec_star = true;
 8003aac:	7863      	ldrb	r3, [r4, #1]
 8003aae:	f043 0304 	orr.w	r3, r3, #4
 8003ab2:	7063      	strb	r3, [r4, #1]
		return ++sp;
 8003ab4:	4610      	mov	r0, r2
 8003ab6:	3001      	adds	r0, #1
 8003ab8:	9001      	str	r0, [sp, #4]
 8003aba:	e7c7      	b.n	8003a4c <extract_conversion+0x138>
			      || (prec != (size_t)conv->prec_value));
 8003abc:	2201      	movs	r2, #1
 8003abe:	e7bf      	b.n	8003a40 <extract_conversion+0x12c>
		if (*++sp == 'h') {
 8003ac0:	1c42      	adds	r2, r0, #1
 8003ac2:	7843      	ldrb	r3, [r0, #1]
 8003ac4:	2b68      	cmp	r3, #104	; 0x68
 8003ac6:	d006      	beq.n	8003ad6 <extract_conversion+0x1c2>
			conv->length_mod = LENGTH_H;
 8003ac8:	7863      	ldrb	r3, [r4, #1]
 8003aca:	2102      	movs	r1, #2
 8003acc:	f361 03c6 	bfi	r3, r1, #3, #4
 8003ad0:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'h') {
 8003ad2:	4610      	mov	r0, r2
 8003ad4:	e01e      	b.n	8003b14 <extract_conversion+0x200>
			conv->length_mod = LENGTH_HH;
 8003ad6:	7863      	ldrb	r3, [r4, #1]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	f362 03c6 	bfi	r3, r2, #3, #4
 8003ade:	7063      	strb	r3, [r4, #1]
			++sp;
 8003ae0:	3002      	adds	r0, #2
 8003ae2:	e017      	b.n	8003b14 <extract_conversion+0x200>
		if (*++sp == 'l') {
 8003ae4:	1c42      	adds	r2, r0, #1
 8003ae6:	7843      	ldrb	r3, [r0, #1]
 8003ae8:	2b6c      	cmp	r3, #108	; 0x6c
 8003aea:	d006      	beq.n	8003afa <extract_conversion+0x1e6>
			conv->length_mod = LENGTH_L;
 8003aec:	7863      	ldrb	r3, [r4, #1]
 8003aee:	2103      	movs	r1, #3
 8003af0:	f361 03c6 	bfi	r3, r1, #3, #4
 8003af4:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'l') {
 8003af6:	4610      	mov	r0, r2
 8003af8:	e00c      	b.n	8003b14 <extract_conversion+0x200>
			conv->length_mod = LENGTH_LL;
 8003afa:	7863      	ldrb	r3, [r4, #1]
 8003afc:	2204      	movs	r2, #4
 8003afe:	f362 03c6 	bfi	r3, r2, #3, #4
 8003b02:	7063      	strb	r3, [r4, #1]
			++sp;
 8003b04:	3002      	adds	r0, #2
 8003b06:	e005      	b.n	8003b14 <extract_conversion+0x200>
		conv->length_mod = LENGTH_J;
 8003b08:	7863      	ldrb	r3, [r4, #1]
 8003b0a:	2205      	movs	r2, #5
 8003b0c:	f362 03c6 	bfi	r3, r2, #3, #4
 8003b10:	7063      	strb	r3, [r4, #1]
		++sp;
 8003b12:	3001      	adds	r0, #1
	conv->specifier = *sp++;
 8003b14:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003b18:	70e3      	strb	r3, [r4, #3]
	switch (conv->specifier) {
 8003b1a:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003b1e:	2a37      	cmp	r2, #55	; 0x37
 8003b20:	d87d      	bhi.n	8003c1e <extract_conversion+0x30a>
 8003b22:	e8df f002 	tbb	[pc, r2]
 8003b26:	7c5e      	.short	0x7c5e
 8003b28:	5e5e7c7c 	.word	0x5e5e7c7c
 8003b2c:	7c7c7c5e 	.word	0x7c7c7c5e
 8003b30:	7c7c7c7c 	.word	0x7c7c7c7c
 8003b34:	7c7c7c7c 	.word	0x7c7c7c7c
 8003b38:	7c7c7c7c 	.word	0x7c7c7c7c
 8003b3c:	7c7c4f7c 	.word	0x7c7c4f7c
 8003b40:	7c7c7c7c 	.word	0x7c7c7c7c
 8003b44:	7c5e7c7c 	.word	0x7c5e7c7c
 8003b48:	5e5e3a4f 	.word	0x5e5e3a4f
 8003b4c:	7c3a7c5e 	.word	0x7c3a7c5e
 8003b50:	657c7c7c 	.word	0x657c7c7c
 8003b54:	7c7c714f 	.word	0x7c7c714f
 8003b58:	7c4f7c71 	.word	0x7c4f7c71
 8003b5c:	4f7c      	.short	0x4f7c
		conv->length_mod = LENGTH_Z;
 8003b5e:	7863      	ldrb	r3, [r4, #1]
 8003b60:	2206      	movs	r2, #6
 8003b62:	f362 03c6 	bfi	r3, r2, #3, #4
 8003b66:	7063      	strb	r3, [r4, #1]
		++sp;
 8003b68:	3001      	adds	r0, #1
		break;
 8003b6a:	e7d3      	b.n	8003b14 <extract_conversion+0x200>
		conv->length_mod = LENGTH_T;
 8003b6c:	7863      	ldrb	r3, [r4, #1]
 8003b6e:	2207      	movs	r2, #7
 8003b70:	f362 03c6 	bfi	r3, r2, #3, #4
 8003b74:	7063      	strb	r3, [r4, #1]
		++sp;
 8003b76:	3001      	adds	r0, #1
		break;
 8003b78:	e7cc      	b.n	8003b14 <extract_conversion+0x200>
		conv->length_mod = LENGTH_UPPER_L;
 8003b7a:	7863      	ldrb	r3, [r4, #1]
 8003b7c:	2208      	movs	r2, #8
 8003b7e:	f362 03c6 	bfi	r3, r2, #3, #4
 8003b82:	7063      	strb	r3, [r4, #1]
		++sp;
 8003b84:	3001      	adds	r0, #1
		conv->unsupported = true;
 8003b86:	7823      	ldrb	r3, [r4, #0]
 8003b88:	f043 0302 	orr.w	r3, r3, #2
 8003b8c:	7023      	strb	r3, [r4, #0]
		break;
 8003b8e:	e7c1      	b.n	8003b14 <extract_conversion+0x200>
		conv->length_mod = LENGTH_NONE;
 8003b90:	7863      	ldrb	r3, [r4, #1]
 8003b92:	f36f 03c6 	bfc	r3, #3, #4
 8003b96:	7063      	strb	r3, [r4, #1]
		break;
 8003b98:	e7bc      	b.n	8003b14 <extract_conversion+0x200>
		conv->specifier_cat = SPECIFIER_SINT;
 8003b9a:	78a2      	ldrb	r2, [r4, #2]
 8003b9c:	2101      	movs	r1, #1
 8003b9e:	f361 0202 	bfi	r2, r1, #0, #3
 8003ba2:	70a2      	strb	r2, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
 8003ba4:	7862      	ldrb	r2, [r4, #1]
 8003ba6:	f002 0278 	and.w	r2, r2, #120	; 0x78
 8003baa:	2a40      	cmp	r2, #64	; 0x40
 8003bac:	d010      	beq.n	8003bd0 <extract_conversion+0x2bc>
		if (conv->specifier == 'c') {
 8003bae:	2b63      	cmp	r3, #99	; 0x63
 8003bb0:	d013      	beq.n	8003bda <extract_conversion+0x2c6>
	conv->unsupported |= unsupported;
 8003bb2:	7823      	ldrb	r3, [r4, #0]
 8003bb4:	f3c3 0240 	ubfx	r2, r3, #1, #1
 8003bb8:	4315      	orrs	r5, r2
 8003bba:	f365 0341 	bfi	r3, r5, #1, #1
 8003bbe:	7023      	strb	r3, [r4, #0]
	sp = extract_length(conv, sp);
	sp = extract_specifier(conv, sp);

	return sp;
}
 8003bc0:	b002      	add	sp, #8
 8003bc2:	bd70      	pop	{r4, r5, r6, pc}
		conv->specifier_cat = SPECIFIER_UINT;
 8003bc4:	78a2      	ldrb	r2, [r4, #2]
 8003bc6:	2102      	movs	r1, #2
 8003bc8:	f361 0202 	bfi	r2, r1, #0, #3
 8003bcc:	70a2      	strb	r2, [r4, #2]
 8003bce:	e7e9      	b.n	8003ba4 <extract_conversion+0x290>
			conv->invalid = true;
 8003bd0:	7821      	ldrb	r1, [r4, #0]
 8003bd2:	f041 0101 	orr.w	r1, r1, #1
 8003bd6:	7021      	strb	r1, [r4, #0]
 8003bd8:	e7e9      	b.n	8003bae <extract_conversion+0x29a>
			unsupported = (conv->length_mod != LENGTH_NONE);
 8003bda:	1e15      	subs	r5, r2, #0
 8003bdc:	bf18      	it	ne
 8003bde:	2501      	movne	r5, #1
 8003be0:	e7e7      	b.n	8003bb2 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_FP;
 8003be2:	78a3      	ldrb	r3, [r4, #2]
 8003be4:	2204      	movs	r2, #4
 8003be6:	f362 0302 	bfi	r3, r2, #0, #3
 8003bea:	70a3      	strb	r3, [r4, #2]
			unsupported = true;
 8003bec:	2501      	movs	r5, #1
			break;
 8003bee:	e7e0      	b.n	8003bb2 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_PTR;
 8003bf0:	78a3      	ldrb	r3, [r4, #2]
 8003bf2:	2203      	movs	r2, #3
 8003bf4:	f362 0302 	bfi	r3, r2, #0, #3
 8003bf8:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
 8003bfa:	7863      	ldrb	r3, [r4, #1]
 8003bfc:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8003c00:	2b40      	cmp	r3, #64	; 0x40
 8003c02:	d1d6      	bne.n	8003bb2 <extract_conversion+0x29e>
			unsupported = true;
 8003c04:	2501      	movs	r5, #1
 8003c06:	e7d4      	b.n	8003bb2 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_PTR;
 8003c08:	78a3      	ldrb	r3, [r4, #2]
 8003c0a:	2203      	movs	r2, #3
 8003c0c:	f362 0302 	bfi	r3, r2, #0, #3
 8003c10:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod != LENGTH_NONE) {
 8003c12:	7863      	ldrb	r3, [r4, #1]
 8003c14:	f013 0f78 	tst.w	r3, #120	; 0x78
 8003c18:	d0cb      	beq.n	8003bb2 <extract_conversion+0x29e>
			unsupported = true;
 8003c1a:	2501      	movs	r5, #1
 8003c1c:	e7c9      	b.n	8003bb2 <extract_conversion+0x29e>
		conv->invalid = true;
 8003c1e:	7823      	ldrb	r3, [r4, #0]
 8003c20:	f043 0301 	orr.w	r3, r3, #1
 8003c24:	7023      	strb	r3, [r4, #0]
		break;
 8003c26:	e7c4      	b.n	8003bb2 <extract_conversion+0x29e>

08003c28 <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
 8003c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c2c:	b083      	sub	sp, #12
 8003c2e:	4604      	mov	r4, r0
 8003c30:	460d      	mov	r5, r1
 8003c32:	9201      	str	r2, [sp, #4]
 8003c34:	469a      	mov	sl, r3
 8003c36:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
 8003c38:	78d3      	ldrb	r3, [r2, #3]
 8003c3a:	4a32      	ldr	r2, [pc, #200]	; (8003d04 <encode_uint+0xdc>)
 8003c3c:	f813 b002 	ldrb.w	fp, [r3, r2]
 8003c40:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
 8003c44:	2b6f      	cmp	r3, #111	; 0x6f
 8003c46:	d00f      	beq.n	8003c68 <encode_uint+0x40>
 8003c48:	d906      	bls.n	8003c58 <encode_uint+0x30>
 8003c4a:	2b70      	cmp	r3, #112	; 0x70
 8003c4c:	d00f      	beq.n	8003c6e <encode_uint+0x46>
 8003c4e:	2b78      	cmp	r3, #120	; 0x78
 8003c50:	d110      	bne.n	8003c74 <encode_uint+0x4c>
		return 16;
 8003c52:	f04f 0910 	mov.w	r9, #16
 8003c56:	e023      	b.n	8003ca0 <encode_uint+0x78>
	switch (specifier) {
 8003c58:	2b58      	cmp	r3, #88	; 0x58
 8003c5a:	d002      	beq.n	8003c62 <encode_uint+0x3a>
 8003c5c:	f04f 090a 	mov.w	r9, #10
 8003c60:	e01e      	b.n	8003ca0 <encode_uint+0x78>
		return 16;
 8003c62:	f04f 0910 	mov.w	r9, #16
 8003c66:	e01b      	b.n	8003ca0 <encode_uint+0x78>
		return 8;
 8003c68:	f04f 0908 	mov.w	r9, #8
 8003c6c:	e018      	b.n	8003ca0 <encode_uint+0x78>
		return 16;
 8003c6e:	f04f 0910 	mov.w	r9, #16
 8003c72:	e015      	b.n	8003ca0 <encode_uint+0x78>
	switch (specifier) {
 8003c74:	f04f 090a 	mov.w	r9, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
 8003c78:	e012      	b.n	8003ca0 <encode_uint+0x78>

	do {
		unsigned int lsv = (unsigned int)(value % radix);

		*--bp = (lsv <= 9) ? ('0' + lsv)
 8003c7a:	b2d2      	uxtb	r2, r2
 8003c7c:	3230      	adds	r2, #48	; 0x30
 8003c7e:	b2d2      	uxtb	r2, r2
 8003c80:	f806 2d01 	strb.w	r2, [r6, #-1]!
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
 8003c84:	463a      	mov	r2, r7
 8003c86:	4643      	mov	r3, r8
 8003c88:	4620      	mov	r0, r4
 8003c8a:	4629      	mov	r1, r5
 8003c8c:	f7fc ff56 	bl	8000b3c <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
 8003c90:	42bc      	cmp	r4, r7
 8003c92:	f175 0300 	sbcs.w	r3, r5, #0
 8003c96:	d319      	bcc.n	8003ccc <encode_uint+0xa4>
 8003c98:	4556      	cmp	r6, sl
 8003c9a:	d917      	bls.n	8003ccc <encode_uint+0xa4>
		value /= radix;
 8003c9c:	4604      	mov	r4, r0
 8003c9e:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
 8003ca0:	f04f 0800 	mov.w	r8, #0
 8003ca4:	464f      	mov	r7, r9
 8003ca6:	464a      	mov	r2, r9
 8003ca8:	4643      	mov	r3, r8
 8003caa:	4620      	mov	r0, r4
 8003cac:	4629      	mov	r1, r5
 8003cae:	f7fc ff45 	bl	8000b3c <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
 8003cb2:	2a09      	cmp	r2, #9
 8003cb4:	d9e1      	bls.n	8003c7a <encode_uint+0x52>
 8003cb6:	f1bb 0f01 	cmp.w	fp, #1
 8003cba:	d003      	beq.n	8003cc4 <encode_uint+0x9c>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
 8003cbc:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
 8003cbe:	3257      	adds	r2, #87	; 0x57
 8003cc0:	b2d2      	uxtb	r2, r2
 8003cc2:	e7dd      	b.n	8003c80 <encode_uint+0x58>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
 8003cc4:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
 8003cc6:	3237      	adds	r2, #55	; 0x37
 8003cc8:	b2d2      	uxtb	r2, r2
 8003cca:	e7d9      	b.n	8003c80 <encode_uint+0x58>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
 8003ccc:	9b01      	ldr	r3, [sp, #4]
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	f013 0f20 	tst.w	r3, #32
 8003cd4:	d005      	beq.n	8003ce2 <encode_uint+0xba>
		if (radix == 8) {
 8003cd6:	f1b9 0f08 	cmp.w	r9, #8
 8003cda:	d006      	beq.n	8003cea <encode_uint+0xc2>
			conv->altform_0 = true;
		} else if (radix == 16) {
 8003cdc:	f1b9 0f10 	cmp.w	r9, #16
 8003ce0:	d009      	beq.n	8003cf6 <encode_uint+0xce>
			;
		}
	}

	return bp;
}
 8003ce2:	4630      	mov	r0, r6
 8003ce4:	b003      	add	sp, #12
 8003ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
 8003cea:	9a01      	ldr	r2, [sp, #4]
 8003cec:	7893      	ldrb	r3, [r2, #2]
 8003cee:	f043 0308 	orr.w	r3, r3, #8
 8003cf2:	7093      	strb	r3, [r2, #2]
 8003cf4:	e7f5      	b.n	8003ce2 <encode_uint+0xba>
			conv->altform_0c = true;
 8003cf6:	9a01      	ldr	r2, [sp, #4]
 8003cf8:	7893      	ldrb	r3, [r2, #2]
 8003cfa:	f043 0310 	orr.w	r3, r3, #16
 8003cfe:	7093      	strb	r3, [r2, #2]
 8003d00:	e7ef      	b.n	8003ce2 <encode_uint+0xba>
 8003d02:	bf00      	nop
 8003d04:	08014abd 	.word	0x08014abd

08003d08 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
 8003d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d0c:	b091      	sub	sp, #68	; 0x44
 8003d0e:	4606      	mov	r6, r0
 8003d10:	460d      	mov	r5, r1
 8003d12:	4691      	mov	r9, r2
 8003d14:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
 8003d16:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
 8003d18:	f899 0000 	ldrb.w	r0, [r9]
 8003d1c:	2800      	cmp	r0, #0
 8003d1e:	f000 82d5 	beq.w	80042cc <cbvprintf+0x5c4>
		if (*fp != '%') {
 8003d22:	2825      	cmp	r0, #37	; 0x25
 8003d24:	d008      	beq.n	8003d38 <cbvprintf+0x30>
			OUTC(*fp++);
 8003d26:	f109 0901 	add.w	r9, r9, #1
 8003d2a:	4629      	mov	r1, r5
 8003d2c:	47b0      	blx	r6
 8003d2e:	2800      	cmp	r0, #0
 8003d30:	f2c0 82cd 	blt.w	80042ce <cbvprintf+0x5c6>
 8003d34:	3401      	adds	r4, #1
			continue;
 8003d36:	e7ef      	b.n	8003d18 <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
 8003d38:	2300      	movs	r3, #0
 8003d3a:	9304      	str	r3, [sp, #16]
 8003d3c:	9305      	str	r3, [sp, #20]
 8003d3e:	9306      	str	r3, [sp, #24]
 8003d40:	9307      	str	r3, [sp, #28]
 8003d42:	9308      	str	r3, [sp, #32]
 8003d44:	9309      	str	r3, [sp, #36]	; 0x24
		int precision = -1;
		const char *bps = NULL;
		const char *bpe = buf + sizeof(buf);
		char sign = 0;

		fp = extract_conversion(conv, sp);
 8003d46:	4649      	mov	r1, r9
 8003d48:	a806      	add	r0, sp, #24
 8003d4a:	f7ff fde3 	bl	8003914 <extract_conversion>
 8003d4e:	9002      	str	r0, [sp, #8]

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
 8003d50:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8003d54:	f013 0f01 	tst.w	r3, #1
 8003d58:	f000 8097 	beq.w	8003e8a <cbvprintf+0x182>
			width = va_arg(ap, int);
 8003d5c:	9b03      	ldr	r3, [sp, #12]
 8003d5e:	1d1a      	adds	r2, r3, #4
 8003d60:	9203      	str	r2, [sp, #12]
 8003d62:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
 8003d64:	2f00      	cmp	r7, #0
 8003d66:	f2c0 8088 	blt.w	8003e7a <cbvprintf+0x172>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
 8003d6a:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8003d6e:	f013 0f04 	tst.w	r3, #4
 8003d72:	f000 809c 	beq.w	8003eae <cbvprintf+0x1a6>
			int arg = va_arg(ap, int);
 8003d76:	9b03      	ldr	r3, [sp, #12]
 8003d78:	1d1a      	adds	r2, r3, #4
 8003d7a:	9203      	str	r2, [sp, #12]
 8003d7c:	f8d3 a000 	ldr.w	sl, [r3]

			if (arg < 0) {
 8003d80:	f1ba 0f00 	cmp.w	sl, #0
 8003d84:	f2c0 808a 	blt.w	8003e9c <cbvprintf+0x194>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	9307      	str	r3, [sp, #28]
		conv->pad0_pre_exp = 0;
 8003d8c:	9308      	str	r3, [sp, #32]
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
 8003d8e:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8003d92:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
 8003d96:	f89d 1019 	ldrb.w	r1, [sp, #25]
 8003d9a:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	f000 808e 	beq.w	8003ec0 <cbvprintf+0x1b8>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
 8003da4:	2b02      	cmp	r3, #2
 8003da6:	f000 80d3 	beq.w	8003f50 <cbvprintf+0x248>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
 8003daa:	2b04      	cmp	r3, #4
 8003dac:	f000 8124 	beq.w	8003ff8 <cbvprintf+0x2f0>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
 8003db0:	2b03      	cmp	r3, #3
 8003db2:	f000 813b 	beq.w	800402c <cbvprintf+0x324>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
 8003db6:	f89d 8018 	ldrb.w	r8, [sp, #24]
 8003dba:	f018 0b03 	ands.w	fp, r8, #3
 8003dbe:	f040 813b 	bne.w	8004038 <cbvprintf+0x330>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
 8003dc2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8003dc6:	3b25      	subs	r3, #37	; 0x25
 8003dc8:	2b53      	cmp	r3, #83	; 0x53
 8003dca:	f200 81e6 	bhi.w	800419a <cbvprintf+0x492>
 8003dce:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003dd2:	0140      	.short	0x0140
 8003dd4:	01e401e4 	.word	0x01e401e4
 8003dd8:	01e401e4 	.word	0x01e401e4
 8003ddc:	01e401e4 	.word	0x01e401e4
 8003de0:	01e401e4 	.word	0x01e401e4
 8003de4:	01e401e4 	.word	0x01e401e4
 8003de8:	01e401e4 	.word	0x01e401e4
 8003dec:	01e401e4 	.word	0x01e401e4
 8003df0:	01e401e4 	.word	0x01e401e4
 8003df4:	01e401e4 	.word	0x01e401e4
 8003df8:	01e401e4 	.word	0x01e401e4
 8003dfc:	01e401e4 	.word	0x01e401e4
 8003e00:	01e401e4 	.word	0x01e401e4
 8003e04:	01e401e4 	.word	0x01e401e4
 8003e08:	01e401e4 	.word	0x01e401e4
 8003e0c:	01e401e4 	.word	0x01e401e4
 8003e10:	01e401e4 	.word	0x01e401e4
 8003e14:	01e401e4 	.word	0x01e401e4
 8003e18:	01e401e4 	.word	0x01e401e4
 8003e1c:	01e401e4 	.word	0x01e401e4
 8003e20:	01e401e4 	.word	0x01e401e4
 8003e24:	01e401e4 	.word	0x01e401e4
 8003e28:	01e401e4 	.word	0x01e401e4
 8003e2c:	01e401e4 	.word	0x01e401e4
 8003e30:	01e401e4 	.word	0x01e401e4
 8003e34:	01e401e4 	.word	0x01e401e4
 8003e38:	01e40181 	.word	0x01e40181
 8003e3c:	01e401e4 	.word	0x01e401e4
 8003e40:	01e401e4 	.word	0x01e401e4
 8003e44:	01e401e4 	.word	0x01e401e4
 8003e48:	01e401e4 	.word	0x01e401e4
 8003e4c:	015e01e4 	.word	0x015e01e4
 8003e50:	01e40167 	.word	0x01e40167
 8003e54:	01e401e4 	.word	0x01e401e4
 8003e58:	016701e4 	.word	0x016701e4
 8003e5c:	01e401e4 	.word	0x01e401e4
 8003e60:	01e401e4 	.word	0x01e401e4
 8003e64:	018101be 	.word	0x018101be
 8003e68:	01e401a2 	.word	0x01e401a2
 8003e6c:	014d01e4 	.word	0x014d01e4
 8003e70:	018101e4 	.word	0x018101e4
 8003e74:	01e401e4 	.word	0x01e401e4
 8003e78:	0181      	.short	0x0181
				conv->flag_dash = true;
 8003e7a:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003e7e:	f043 0304 	orr.w	r3, r3, #4
 8003e82:	f88d 3018 	strb.w	r3, [sp, #24]
				width = -width;
 8003e86:	427f      	negs	r7, r7
 8003e88:	e76f      	b.n	8003d6a <cbvprintf+0x62>
		} else if (conv->width_present) {
 8003e8a:	f99d 3018 	ldrsb.w	r3, [sp, #24]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	db02      	blt.n	8003e98 <cbvprintf+0x190>
		int width = -1;
 8003e92:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003e96:	e768      	b.n	8003d6a <cbvprintf+0x62>
			width = conv->width_value;
 8003e98:	9f07      	ldr	r7, [sp, #28]
 8003e9a:	e766      	b.n	8003d6a <cbvprintf+0x62>
				conv->prec_present = false;
 8003e9c:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8003ea0:	f36f 0341 	bfc	r3, #1, #1
 8003ea4:	f88d 3019 	strb.w	r3, [sp, #25]
		int precision = -1;
 8003ea8:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8003eac:	e76c      	b.n	8003d88 <cbvprintf+0x80>
		} else if (conv->prec_present) {
 8003eae:	f013 0f02 	tst.w	r3, #2
 8003eb2:	d002      	beq.n	8003eba <cbvprintf+0x1b2>
			precision = conv->prec_value;
 8003eb4:	f8dd a020 	ldr.w	sl, [sp, #32]
 8003eb8:	e766      	b.n	8003d88 <cbvprintf+0x80>
		int precision = -1;
 8003eba:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8003ebe:	e763      	b.n	8003d88 <cbvprintf+0x80>
			switch (length_mod) {
 8003ec0:	1ecb      	subs	r3, r1, #3
 8003ec2:	2b04      	cmp	r3, #4
 8003ec4:	d804      	bhi.n	8003ed0 <cbvprintf+0x1c8>
 8003ec6:	e8df f003 	tbb	[pc, r3]
 8003eca:	1d0b      	.short	0x1d0b
 8003ecc:	3529      	.short	0x3529
 8003ece:	35          	.byte	0x35
 8003ecf:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
 8003ed0:	9b03      	ldr	r3, [sp, #12]
 8003ed2:	1d1a      	adds	r2, r3, #4
 8003ed4:	9203      	str	r2, [sp, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	17da      	asrs	r2, r3, #31
 8003eda:	9304      	str	r3, [sp, #16]
 8003edc:	9205      	str	r2, [sp, #20]
				break;
 8003ede:	e006      	b.n	8003eee <cbvprintf+0x1e6>
					value->sint = va_arg(ap, long);
 8003ee0:	9b03      	ldr	r3, [sp, #12]
 8003ee2:	1d1a      	adds	r2, r3, #4
 8003ee4:	9203      	str	r2, [sp, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	17da      	asrs	r2, r3, #31
 8003eea:	9304      	str	r3, [sp, #16]
 8003eec:	9205      	str	r2, [sp, #20]
			if (length_mod == LENGTH_HH) {
 8003eee:	2901      	cmp	r1, #1
 8003ef0:	d028      	beq.n	8003f44 <cbvprintf+0x23c>
			} else if (length_mod == LENGTH_H) {
 8003ef2:	2902      	cmp	r1, #2
 8003ef4:	f47f af5f 	bne.w	8003db6 <cbvprintf+0xae>
				value->sint = (short)value->sint;
 8003ef8:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
 8003efc:	17da      	asrs	r2, r3, #31
 8003efe:	9304      	str	r3, [sp, #16]
 8003f00:	9205      	str	r2, [sp, #20]
 8003f02:	e758      	b.n	8003db6 <cbvprintf+0xae>
					(sint_value_type)va_arg(ap, long long);
 8003f04:	9b03      	ldr	r3, [sp, #12]
 8003f06:	3307      	adds	r3, #7
 8003f08:	f023 0307 	bic.w	r3, r3, #7
 8003f0c:	f103 0208 	add.w	r2, r3, #8
 8003f10:	9203      	str	r2, [sp, #12]
 8003f12:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
 8003f16:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
 8003f1a:	e7e8      	b.n	8003eee <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, intmax_t);
 8003f1c:	9b03      	ldr	r3, [sp, #12]
 8003f1e:	3307      	adds	r3, #7
 8003f20:	f023 0307 	bic.w	r3, r3, #7
 8003f24:	f103 0208 	add.w	r2, r3, #8
 8003f28:	9203      	str	r2, [sp, #12]
 8003f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
 8003f2e:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
 8003f32:	e7dc      	b.n	8003eee <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, ptrdiff_t);
 8003f34:	9b03      	ldr	r3, [sp, #12]
 8003f36:	1d1a      	adds	r2, r3, #4
 8003f38:	9203      	str	r2, [sp, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	17da      	asrs	r2, r3, #31
				value->sint =
 8003f3e:	9304      	str	r3, [sp, #16]
 8003f40:	9205      	str	r2, [sp, #20]
				break;
 8003f42:	e7d4      	b.n	8003eee <cbvprintf+0x1e6>
				value->sint = (char)value->sint;
 8003f44:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8003f48:	9304      	str	r3, [sp, #16]
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	9305      	str	r3, [sp, #20]
 8003f4e:	e732      	b.n	8003db6 <cbvprintf+0xae>
			switch (length_mod) {
 8003f50:	1ecb      	subs	r3, r1, #3
 8003f52:	2b04      	cmp	r3, #4
 8003f54:	d804      	bhi.n	8003f60 <cbvprintf+0x258>
 8003f56:	e8df f003 	tbb	[pc, r3]
 8003f5a:	1f0b      	.short	0x1f0b
 8003f5c:	4135      	.short	0x4135
 8003f5e:	41          	.byte	0x41
 8003f5f:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
 8003f60:	9b03      	ldr	r3, [sp, #12]
 8003f62:	1d1a      	adds	r2, r3, #4
 8003f64:	9203      	str	r2, [sp, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	9304      	str	r3, [sp, #16]
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	9305      	str	r3, [sp, #20]
				break;
 8003f6e:	e01e      	b.n	8003fae <cbvprintf+0x2a6>
				    && (conv->specifier == 'c')) {
 8003f70:	f89d 301b 	ldrb.w	r3, [sp, #27]
				if ((!WCHAR_IS_SIGNED)
 8003f74:	2b63      	cmp	r3, #99	; 0x63
 8003f76:	d007      	beq.n	8003f88 <cbvprintf+0x280>
					value->uint = va_arg(ap, unsigned long);
 8003f78:	9b03      	ldr	r3, [sp, #12]
 8003f7a:	1d1a      	adds	r2, r3, #4
 8003f7c:	9203      	str	r2, [sp, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	9304      	str	r3, [sp, #16]
 8003f82:	2300      	movs	r3, #0
 8003f84:	9305      	str	r3, [sp, #20]
 8003f86:	e012      	b.n	8003fae <cbvprintf+0x2a6>
					value->uint = (wchar_t)va_arg(ap,
 8003f88:	9b03      	ldr	r3, [sp, #12]
 8003f8a:	1d1a      	adds	r2, r3, #4
 8003f8c:	9203      	str	r2, [sp, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	9304      	str	r3, [sp, #16]
 8003f92:	2300      	movs	r3, #0
 8003f94:	9305      	str	r3, [sp, #20]
 8003f96:	e00a      	b.n	8003fae <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap,
 8003f98:	9b03      	ldr	r3, [sp, #12]
 8003f9a:	3307      	adds	r3, #7
 8003f9c:	f023 0307 	bic.w	r3, r3, #7
 8003fa0:	f103 0208 	add.w	r2, r3, #8
 8003fa4:	9203      	str	r2, [sp, #12]
 8003fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
 8003faa:	e9cd 2304 	strd	r2, r3, [sp, #16]
			if (length_mod == LENGTH_HH) {
 8003fae:	2901      	cmp	r1, #1
 8003fb0:	d01c      	beq.n	8003fec <cbvprintf+0x2e4>
			} else if (length_mod == LENGTH_H) {
 8003fb2:	2902      	cmp	r1, #2
 8003fb4:	f47f aeff 	bne.w	8003db6 <cbvprintf+0xae>
				value->uint = (unsigned short)value->uint;
 8003fb8:	f8bd 3010 	ldrh.w	r3, [sp, #16]
 8003fbc:	9304      	str	r3, [sp, #16]
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	9305      	str	r3, [sp, #20]
 8003fc2:	e6f8      	b.n	8003db6 <cbvprintf+0xae>
					(uint_value_type)va_arg(ap,
 8003fc4:	9b03      	ldr	r3, [sp, #12]
 8003fc6:	3307      	adds	r3, #7
 8003fc8:	f023 0307 	bic.w	r3, r3, #7
 8003fcc:	f103 0208 	add.w	r2, r3, #8
 8003fd0:	9203      	str	r2, [sp, #12]
 8003fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
 8003fd6:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
 8003fda:	e7e8      	b.n	8003fae <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap, size_t);
 8003fdc:	9b03      	ldr	r3, [sp, #12]
 8003fde:	1d1a      	adds	r2, r3, #4
 8003fe0:	9203      	str	r2, [sp, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
				value->uint =
 8003fe4:	9304      	str	r3, [sp, #16]
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	9305      	str	r3, [sp, #20]
				break;
 8003fea:	e7e0      	b.n	8003fae <cbvprintf+0x2a6>
				value->uint = (unsigned char)value->uint;
 8003fec:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8003ff0:	9304      	str	r3, [sp, #16]
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	9305      	str	r3, [sp, #20]
 8003ff6:	e6de      	b.n	8003db6 <cbvprintf+0xae>
			if (length_mod == LENGTH_UPPER_L) {
 8003ff8:	2908      	cmp	r1, #8
 8003ffa:	d00b      	beq.n	8004014 <cbvprintf+0x30c>
				value->dbl = va_arg(ap, double);
 8003ffc:	9b03      	ldr	r3, [sp, #12]
 8003ffe:	3307      	adds	r3, #7
 8004000:	f023 0307 	bic.w	r3, r3, #7
 8004004:	f103 0208 	add.w	r2, r3, #8
 8004008:	9203      	str	r2, [sp, #12]
 800400a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800400e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004012:	e6d0      	b.n	8003db6 <cbvprintf+0xae>
				value->ldbl = va_arg(ap, long double);
 8004014:	9b03      	ldr	r3, [sp, #12]
 8004016:	3307      	adds	r3, #7
 8004018:	f023 0307 	bic.w	r3, r3, #7
 800401c:	f103 0208 	add.w	r2, r3, #8
 8004020:	9203      	str	r2, [sp, #12]
 8004022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004026:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800402a:	e6c4      	b.n	8003db6 <cbvprintf+0xae>
			value->ptr = va_arg(ap, void *);
 800402c:	9b03      	ldr	r3, [sp, #12]
 800402e:	1d1a      	adds	r2, r3, #4
 8004030:	9203      	str	r2, [sp, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	9304      	str	r3, [sp, #16]
 8004036:	e6be      	b.n	8003db6 <cbvprintf+0xae>
			OUTS(sp, fp);
 8004038:	9f02      	ldr	r7, [sp, #8]
 800403a:	463b      	mov	r3, r7
 800403c:	464a      	mov	r2, r9
 800403e:	4629      	mov	r1, r5
 8004040:	4630      	mov	r0, r6
 8004042:	f00b f9cf 	bl	800f3e4 <outs>
 8004046:	2800      	cmp	r0, #0
 8004048:	f2c0 8141 	blt.w	80042ce <cbvprintf+0x5c6>
 800404c:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
 800404e:	46b9      	mov	r9, r7
			continue;
 8004050:	e662      	b.n	8003d18 <cbvprintf+0x10>
		case '%':
			OUTC('%');
 8004052:	4629      	mov	r1, r5
 8004054:	2025      	movs	r0, #37	; 0x25
 8004056:	47b0      	blx	r6
 8004058:	2800      	cmp	r0, #0
 800405a:	f2c0 8138 	blt.w	80042ce <cbvprintf+0x5c6>
 800405e:	3401      	adds	r4, #1
		char sign = 0;
 8004060:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
 8004062:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
 8004066:	f04f 0900 	mov.w	r9, #0
			break;
 800406a:	e09b      	b.n	80041a4 <cbvprintf+0x49c>
		case 's': {
			bps = (const char *)value->ptr;
 800406c:	f8dd 9010 	ldr.w	r9, [sp, #16]

			size_t len;

			if (precision >= 0) {
 8004070:	f1ba 0f00 	cmp.w	sl, #0
 8004074:	db07      	blt.n	8004086 <cbvprintf+0x37e>
				len = strnlen(bps, precision);
 8004076:	4651      	mov	r1, sl
 8004078:	4648      	mov	r0, r9
 800407a:	f00e f922 	bl	80122c2 <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
 800407e:	eb09 0a00 	add.w	sl, r9, r0
		char sign = 0;
 8004082:	46d8      	mov	r8, fp
			precision = -1;

			break;
 8004084:	e08e      	b.n	80041a4 <cbvprintf+0x49c>
				len = strlen(bps);
 8004086:	4648      	mov	r0, r9
 8004088:	f7fc fee5 	bl	8000e56 <strlen>
 800408c:	e7f7      	b.n	800407e <cbvprintf+0x376>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
 800408e:	9b04      	ldr	r3, [sp, #16]
 8004090:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		char sign = 0;
 8004094:	46d8      	mov	r8, fp
			bpe = buf + 1;
 8004096:	f10d 0a29 	add.w	sl, sp, #41	; 0x29
			bps = buf;
 800409a:	f10d 0928 	add.w	r9, sp, #40	; 0x28
			break;
 800409e:	e081      	b.n	80041a4 <cbvprintf+0x49c>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
 80040a0:	f018 0f08 	tst.w	r8, #8
 80040a4:	d105      	bne.n	80040b2 <cbvprintf+0x3aa>
				sign = '+';
			} else if (conv->flag_space) {
 80040a6:	f018 0810 	ands.w	r8, r8, #16
 80040aa:	d004      	beq.n	80040b6 <cbvprintf+0x3ae>
				sign = ' ';
 80040ac:	f04f 0820 	mov.w	r8, #32
 80040b0:	e001      	b.n	80040b6 <cbvprintf+0x3ae>
				sign = '+';
 80040b2:	f04f 082b 	mov.w	r8, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
 80040b6:	9a04      	ldr	r2, [sp, #16]
 80040b8:	9b05      	ldr	r3, [sp, #20]
			if (sint < 0) {
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	db02      	blt.n	80040c4 <cbvprintf+0x3bc>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
 80040be:	9204      	str	r2, [sp, #16]
 80040c0:	9305      	str	r3, [sp, #20]
 80040c2:	e008      	b.n	80040d6 <cbvprintf+0x3ce>
				value->uint = (uint_value_type)-sint;
 80040c4:	4252      	negs	r2, r2
 80040c6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80040ca:	9204      	str	r2, [sp, #16]
 80040cc:	9305      	str	r3, [sp, #20]
				sign = '-';
 80040ce:	f04f 082d 	mov.w	r8, #45	; 0x2d
 80040d2:	e000      	b.n	80040d6 <cbvprintf+0x3ce>
		switch (conv->specifier) {
 80040d4:	46d8      	mov	r8, fp
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
 80040d6:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 80040da:	9300      	str	r3, [sp, #0]
 80040dc:	ab0a      	add	r3, sp, #40	; 0x28
 80040de:	aa06      	add	r2, sp, #24
 80040e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80040e4:	f7ff fda0 	bl	8003c28 <encode_uint>
 80040e8:	4681      	mov	r9, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
 80040ea:	f1ba 0f00 	cmp.w	sl, #0
 80040ee:	f2c0 8088 	blt.w	8004202 <cbvprintf+0x4fa>
				size_t len = bpe - bps;
 80040f2:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 80040f6:	eba3 0309 	sub.w	r3, r3, r9

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
 80040fa:	f89d 2018 	ldrb.w	r2, [sp, #24]
 80040fe:	f36f 1286 	bfc	r2, #6, #1
 8004102:	f88d 2018 	strb.w	r2, [sp, #24]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
 8004106:	459a      	cmp	sl, r3
 8004108:	d97e      	bls.n	8004208 <cbvprintf+0x500>
					conv->pad0_value = precision - (int)len;
 800410a:	ebaa 0303 	sub.w	r3, sl, r3
 800410e:	9307      	str	r3, [sp, #28]
		const char *bpe = buf + sizeof(buf);
 8004110:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 8004114:	e046      	b.n	80041a4 <cbvprintf+0x49c>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
 8004116:	9804      	ldr	r0, [sp, #16]
 8004118:	b928      	cbnz	r0, 8004126 <cbvprintf+0x41e>
		char sign = 0;
 800411a:	46d8      	mov	r8, fp

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
 800411c:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 80042d4 <cbvprintf+0x5cc>
			bps = "(nil)";
 8004120:	f1aa 0905 	sub.w	r9, sl, #5
 8004124:	e03e      	b.n	80041a4 <cbvprintf+0x49c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
 8004126:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 800412a:	9300      	str	r3, [sp, #0]
 800412c:	ab0a      	add	r3, sp, #40	; 0x28
 800412e:	aa06      	add	r2, sp, #24
 8004130:	2100      	movs	r1, #0
 8004132:	f7ff fd79 	bl	8003c28 <encode_uint>
 8004136:	4681      	mov	r9, r0
				conv->altform_0c = true;
 8004138:	f89d 301a 	ldrb.w	r3, [sp, #26]
 800413c:	f043 0310 	orr.w	r3, r3, #16
 8004140:	f88d 301a 	strb.w	r3, [sp, #26]
				conv->specifier = 'x';
 8004144:	2378      	movs	r3, #120	; 0x78
 8004146:	f88d 301b 	strb.w	r3, [sp, #27]
		char sign = 0;
 800414a:	46d8      	mov	r8, fp
				goto prec_int_pad0;
 800414c:	e7cd      	b.n	80040ea <cbvprintf+0x3e2>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
 800414e:	9a04      	ldr	r2, [sp, #16]
	switch ((enum length_mod_enum)conv->length_mod) {
 8004150:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8004154:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8004158:	2b07      	cmp	r3, #7
 800415a:	d806      	bhi.n	800416a <cbvprintf+0x462>
 800415c:	e8df f003 	tbb	[pc, r3]
 8004160:	0f0d0b04 	.word	0x0f0d0b04
 8004164:	1b191511 	.word	0x1b191511
		*(int *)dp = count;
 8004168:	6014      	str	r4, [r2, #0]
		char sign = 0;
 800416a:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
 800416c:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
 8004170:	f04f 0900 	mov.w	r9, #0
}
 8004174:	e016      	b.n	80041a4 <cbvprintf+0x49c>
		*(signed char *)dp = (signed char)count;
 8004176:	7014      	strb	r4, [r2, #0]
		break;
 8004178:	e7f7      	b.n	800416a <cbvprintf+0x462>
		*(short *)dp = (short)count;
 800417a:	8014      	strh	r4, [r2, #0]
		break;
 800417c:	e7f5      	b.n	800416a <cbvprintf+0x462>
		*(long *)dp = (long)count;
 800417e:	6014      	str	r4, [r2, #0]
		break;
 8004180:	e7f3      	b.n	800416a <cbvprintf+0x462>
		*(long long *)dp = (long long)count;
 8004182:	17e3      	asrs	r3, r4, #31
 8004184:	6014      	str	r4, [r2, #0]
 8004186:	6053      	str	r3, [r2, #4]
		break;
 8004188:	e7ef      	b.n	800416a <cbvprintf+0x462>
		*(intmax_t *)dp = (intmax_t)count;
 800418a:	17e3      	asrs	r3, r4, #31
 800418c:	6014      	str	r4, [r2, #0]
 800418e:	6053      	str	r3, [r2, #4]
		break;
 8004190:	e7eb      	b.n	800416a <cbvprintf+0x462>
		*(size_t *)dp = (size_t)count;
 8004192:	6014      	str	r4, [r2, #0]
		break;
 8004194:	e7e9      	b.n	800416a <cbvprintf+0x462>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
 8004196:	6014      	str	r4, [r2, #0]
		break;
 8004198:	e7e7      	b.n	800416a <cbvprintf+0x462>
		switch (conv->specifier) {
 800419a:	46d8      	mov	r8, fp
 800419c:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 80041a0:	f04f 0900 	mov.w	r9, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
 80041a4:	f1b9 0f00 	cmp.w	r9, #0
 80041a8:	f000 808d 	beq.w	80042c6 <cbvprintf+0x5be>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
 80041ac:	ebaa 0209 	sub.w	r2, sl, r9
		int pad_len = 0;

		if (sign != 0) {
 80041b0:	f1b8 0f00 	cmp.w	r8, #0
 80041b4:	d000      	beq.n	80041b8 <cbvprintf+0x4b0>
			nj_len += 1U;
 80041b6:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
 80041b8:	f89d 101a 	ldrb.w	r1, [sp, #26]
 80041bc:	f011 0f10 	tst.w	r1, #16
 80041c0:	d025      	beq.n	800420e <cbvprintf+0x506>
			nj_len += 2U;
 80041c2:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
 80041c4:	9b07      	ldr	r3, [sp, #28]
 80041c6:	4413      	add	r3, r2
		if (conv->pad_fp) {
 80041c8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80041cc:	d001      	beq.n	80041d2 <cbvprintf+0x4ca>
			nj_len += conv->pad0_pre_exp;
 80041ce:	9a08      	ldr	r2, [sp, #32]
 80041d0:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
 80041d2:	2f00      	cmp	r7, #0
 80041d4:	dd31      	ble.n	800423a <cbvprintf+0x532>
			width -= (int)nj_len;
 80041d6:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
 80041d8:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80041dc:	f013 0f04 	tst.w	r3, #4
 80041e0:	d12b      	bne.n	800423a <cbvprintf+0x532>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
 80041e2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80041e6:	d017      	beq.n	8004218 <cbvprintf+0x510>
					if (sign != 0) {
 80041e8:	f1b8 0f00 	cmp.w	r8, #0
 80041ec:	d017      	beq.n	800421e <cbvprintf+0x516>
						OUTC(sign);
 80041ee:	4629      	mov	r1, r5
 80041f0:	4640      	mov	r0, r8
 80041f2:	47b0      	blx	r6
 80041f4:	2800      	cmp	r0, #0
 80041f6:	db6a      	blt.n	80042ce <cbvprintf+0x5c6>
 80041f8:	3401      	adds	r4, #1
						sign = 0;
 80041fa:	46d8      	mov	r8, fp
					}
					pad = '0';
 80041fc:	f04f 0b30 	mov.w	fp, #48	; 0x30
 8004200:	e00f      	b.n	8004222 <cbvprintf+0x51a>
		const char *bpe = buf + sizeof(buf);
 8004202:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 8004206:	e7cd      	b.n	80041a4 <cbvprintf+0x49c>
 8004208:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
 800420c:	e7ca      	b.n	80041a4 <cbvprintf+0x49c>
		} else if (conv->altform_0) {
 800420e:	f011 0f08 	tst.w	r1, #8
 8004212:	d0d7      	beq.n	80041c4 <cbvprintf+0x4bc>
			nj_len += 1U;
 8004214:	3201      	adds	r2, #1
 8004216:	e7d5      	b.n	80041c4 <cbvprintf+0x4bc>
				char pad = ' ';
 8004218:	f04f 0b20 	mov.w	fp, #32
 800421c:	e001      	b.n	8004222 <cbvprintf+0x51a>
					pad = '0';
 800421e:	f04f 0b30 	mov.w	fp, #48	; 0x30
 8004222:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
 8004224:	1e5f      	subs	r7, r3, #1
 8004226:	2b00      	cmp	r3, #0
 8004228:	dd07      	ble.n	800423a <cbvprintf+0x532>
					OUTC(pad);
 800422a:	4629      	mov	r1, r5
 800422c:	4658      	mov	r0, fp
 800422e:	47b0      	blx	r6
 8004230:	2800      	cmp	r0, #0
 8004232:	db4c      	blt.n	80042ce <cbvprintf+0x5c6>
 8004234:	3401      	adds	r4, #1
				while (width-- > 0) {
 8004236:	463b      	mov	r3, r7
 8004238:	e7f4      	b.n	8004224 <cbvprintf+0x51c>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
 800423a:	f1b8 0f00 	cmp.w	r8, #0
 800423e:	d005      	beq.n	800424c <cbvprintf+0x544>
			OUTC(sign);
 8004240:	4629      	mov	r1, r5
 8004242:	4640      	mov	r0, r8
 8004244:	47b0      	blx	r6
 8004246:	2800      	cmp	r0, #0
 8004248:	db41      	blt.n	80042ce <cbvprintf+0x5c6>
 800424a:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
 800424c:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8004250:	f3c3 1200 	ubfx	r2, r3, #4, #1
 8004254:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004258:	4313      	orrs	r3, r2
 800425a:	d005      	beq.n	8004268 <cbvprintf+0x560>
				OUTC('0');
 800425c:	4629      	mov	r1, r5
 800425e:	2030      	movs	r0, #48	; 0x30
 8004260:	47b0      	blx	r6
 8004262:	2800      	cmp	r0, #0
 8004264:	db33      	blt.n	80042ce <cbvprintf+0x5c6>
 8004266:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
 8004268:	f89d 301a 	ldrb.w	r3, [sp, #26]
 800426c:	f013 0f10 	tst.w	r3, #16
 8004270:	d006      	beq.n	8004280 <cbvprintf+0x578>
				OUTC(conv->specifier);
 8004272:	4629      	mov	r1, r5
 8004274:	f89d 001b 	ldrb.w	r0, [sp, #27]
 8004278:	47b0      	blx	r6
 800427a:	2800      	cmp	r0, #0
 800427c:	db27      	blt.n	80042ce <cbvprintf+0x5c6>
 800427e:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
 8004280:	9b07      	ldr	r3, [sp, #28]
			while (pad_len-- > 0) {
 8004282:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8004286:	2b00      	cmp	r3, #0
 8004288:	dd07      	ble.n	800429a <cbvprintf+0x592>
				OUTC('0');
 800428a:	4629      	mov	r1, r5
 800428c:	2030      	movs	r0, #48	; 0x30
 800428e:	47b0      	blx	r6
 8004290:	2800      	cmp	r0, #0
 8004292:	db1c      	blt.n	80042ce <cbvprintf+0x5c6>
 8004294:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
 8004296:	4643      	mov	r3, r8
 8004298:	e7f3      	b.n	8004282 <cbvprintf+0x57a>
			}

			OUTS(bps, bpe);
 800429a:	4653      	mov	r3, sl
 800429c:	464a      	mov	r2, r9
 800429e:	4629      	mov	r1, r5
 80042a0:	4630      	mov	r0, r6
 80042a2:	f00b f89f 	bl	800f3e4 <outs>
 80042a6:	2800      	cmp	r0, #0
 80042a8:	db11      	blt.n	80042ce <cbvprintf+0x5c6>
 80042aa:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
 80042ac:	2f00      	cmp	r7, #0
 80042ae:	dd07      	ble.n	80042c0 <cbvprintf+0x5b8>
			OUTC(' ');
 80042b0:	4629      	mov	r1, r5
 80042b2:	2020      	movs	r0, #32
 80042b4:	47b0      	blx	r6
 80042b6:	2800      	cmp	r0, #0
 80042b8:	db09      	blt.n	80042ce <cbvprintf+0x5c6>
 80042ba:	3401      	adds	r4, #1
			--width;
 80042bc:	3f01      	subs	r7, #1
 80042be:	e7f5      	b.n	80042ac <cbvprintf+0x5a4>
		fp = extract_conversion(conv, sp);
 80042c0:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80042c4:	e528      	b.n	8003d18 <cbvprintf+0x10>
 80042c6:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80042ca:	e525      	b.n	8003d18 <cbvprintf+0x10>
		}
	}

	return count;
 80042cc:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
 80042ce:	b011      	add	sp, #68	; 0x44
 80042d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042d4:	08013045 	.word	0x08013045

080042d8 <stm32l4_init>:
	__asm__ volatile(
 80042d8:	f04f 0210 	mov.w	r2, #16
 80042dc:	f3ef 8311 	mrs	r3, BASEPRI
 80042e0:	f382 8812 	msr	BASEPRI_MAX, r2
 80042e4:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
 80042e8:	f383 8811 	msr	BASEPRI, r3
 80042ec:	f3bf 8f6f 	isb	sy

	irq_unlock(key);

	/* Update CMSIS SystemCoreClock variable (HCLK) */
	/* At reset, system core clock is set to 4 MHz from MSI */
	SystemCoreClock = 4000000;
 80042f0:	4b02      	ldr	r3, [pc, #8]	; (80042fc <stm32l4_init+0x24>)
 80042f2:	4a03      	ldr	r2, [pc, #12]	; (8004300 <stm32l4_init+0x28>)
 80042f4:	601a      	str	r2, [r3, #0]

	return 0;
}
 80042f6:	2000      	movs	r0, #0
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	20000164 	.word	0x20000164
 8004300:	003d0900 	.word	0x003d0900

08004304 <thread_set>:
		}
	}
}

static void thread_set(k_tid_t process_tid)
{
 8004304:	b508      	push	{r3, lr}
	proc_tid = process_tid;
 8004306:	4b06      	ldr	r3, [pc, #24]	; (8004320 <thread_set+0x1c>)
 8004308:	6018      	str	r0, [r3, #0]

	if (IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE)) {
		return;
	}

	if (CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD &&
 800430a:	b118      	cbz	r0, 8004314 <thread_set+0x10>
	    process_tid &&
	    buffered_cnt >= CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) {
 800430c:	4b05      	ldr	r3, [pc, #20]	; (8004324 <thread_set+0x20>)
 800430e:	681b      	ldr	r3, [r3, #0]
	    process_tid &&
 8004310:	2b09      	cmp	r3, #9
 8004312:	dc00      	bgt.n	8004316 <thread_set+0x12>
		k_sem_give(&log_process_thread_sem);
	}
}
 8004314:	bd08      	pop	{r3, pc}
	z_impl_k_sem_give(sem);
 8004316:	4804      	ldr	r0, [pc, #16]	; (8004328 <thread_set+0x24>)
 8004318:	f008 f8cc 	bl	800c4b4 <z_impl_k_sem_give>
}
 800431c:	e7fa      	b.n	8004314 <thread_set+0x10>
 800431e:	bf00      	nop
 8004320:	20000f5c 	.word	0x20000f5c
 8004324:	20000f10 	.word	0x20000f10
 8004328:	200005f0 	.word	0x200005f0

0800432c <log_process_thread_timer_expiry_fn>:

	return 0;
}

static void log_process_thread_timer_expiry_fn(struct k_timer *timer)
{
 800432c:	b508      	push	{r3, lr}
	z_impl_k_sem_give(sem);
 800432e:	4802      	ldr	r0, [pc, #8]	; (8004338 <log_process_thread_timer_expiry_fn+0xc>)
 8004330:	f008 f8c0 	bl	800c4b4 <z_impl_k_sem_give>
	k_sem_give(&log_process_thread_sem);
}
 8004334:	bd08      	pop	{r3, pc}
 8004336:	bf00      	nop
 8004338:	200005f0 	.word	0x200005f0

0800433c <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(const struct device *arg)
{
 800433c:	b530      	push	{r4, r5, lr}
 800433e:	b089      	sub	sp, #36	; 0x24
	ARG_UNUSED(arg);

	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD)) {
		k_timer_init(&log_process_thread_timer,
 8004340:	2200      	movs	r2, #0
 8004342:	490f      	ldr	r1, [pc, #60]	; (8004380 <enable_logger+0x44>)
 8004344:	480f      	ldr	r0, [pc, #60]	; (8004384 <enable_logger+0x48>)
 8004346:	f00d fc9d 	bl	8011c84 <k_timer_init>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
 800434a:	4d0f      	ldr	r5, [pc, #60]	; (8004388 <enable_logger+0x4c>)
 800434c:	2200      	movs	r2, #0
 800434e:	2300      	movs	r3, #0
 8004350:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004354:	2400      	movs	r4, #0
 8004356:	9404      	str	r4, [sp, #16]
 8004358:	230e      	movs	r3, #14
 800435a:	9303      	str	r3, [sp, #12]
 800435c:	9402      	str	r4, [sp, #8]
 800435e:	9401      	str	r4, [sp, #4]
 8004360:	9400      	str	r4, [sp, #0]
 8004362:	4b0a      	ldr	r3, [pc, #40]	; (800438c <enable_logger+0x50>)
 8004364:	f44f 7240 	mov.w	r2, #768	; 0x300
 8004368:	4909      	ldr	r1, [pc, #36]	; (8004390 <enable_logger+0x54>)
 800436a:	4628      	mov	r0, r5
 800436c:	f00d f9c1 	bl	80116f2 <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
 8004370:	4908      	ldr	r1, [pc, #32]	; (8004394 <enable_logger+0x58>)
 8004372:	4628      	mov	r0, r5
 8004374:	f00d f9a9 	bl	80116ca <z_impl_k_thread_name_set>
	} else {
		log_init();
	}

	return 0;
}
 8004378:	4620      	mov	r0, r4
 800437a:	b009      	add	sp, #36	; 0x24
 800437c:	bd30      	pop	{r4, r5, pc}
 800437e:	bf00      	nop
 8004380:	0800432d 	.word	0x0800432d
 8004384:	20000bc0 	.word	0x20000bc0
 8004388:	20000bf8 	.word	0x20000bf8
 800438c:	08004731 	.word	0x08004731
 8004390:	20002220 	.word	0x20002220
 8004394:	0801304c 	.word	0x0801304c

08004398 <log_init>:
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
 8004398:	4b18      	ldr	r3, [pc, #96]	; (80043fc <log_init+0x64>)
 800439a:	f3bf 8f5b 	dmb	ish
 800439e:	e853 2f00 	ldrex	r2, [r3]
 80043a2:	1c51      	adds	r1, r2, #1
 80043a4:	e843 1000 	strex	r0, r1, [r3]
 80043a8:	2800      	cmp	r0, #0
 80043aa:	d1f8      	bne.n	800439e <log_init+0x6>
 80043ac:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&initialized) != 0) {
 80043b0:	bb1a      	cbnz	r2, 80043fa <log_init+0x62>
{
 80043b2:	b570      	push	{r4, r5, r6, lr}
	for (i = 0; i < log_backend_count_get(); i++) {
 80043b4:	2400      	movs	r4, #0
 80043b6:	e009      	b.n	80043cc <log_init+0x34>
					   backend->cb->ctx,
 80043b8:	4b11      	ldr	r3, [pc, #68]	; (8004400 <log_init+0x68>)
 80043ba:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 80043be:	685b      	ldr	r3, [r3, #4]
			log_backend_enable(backend,
 80043c0:	2204      	movs	r2, #4
 80043c2:	6819      	ldr	r1, [r3, #0]
 80043c4:	4628      	mov	r0, r5
 80043c6:	f000 f9d9 	bl	800477c <log_backend_enable>
	for (i = 0; i < log_backend_count_get(); i++) {
 80043ca:	3401      	adds	r4, #1
 80043cc:	4b0d      	ldr	r3, [pc, #52]	; (8004404 <log_init+0x6c>)
 80043ce:	4a0c      	ldr	r2, [pc, #48]	; (8004400 <log_init+0x68>)
 80043d0:	1a9b      	subs	r3, r3, r2
 80043d2:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 80043d6:	da0f      	bge.n	80043f8 <log_init+0x60>
		const struct log_backend *backend = log_backend_get(i);
 80043d8:	4626      	mov	r6, r4
 *
 * @return    Pointer to the backend instance.
 */
static inline const struct log_backend *log_backend_get(uint32_t idx)
{
	return &__log_backends_start[idx];
 80043da:	4d09      	ldr	r5, [pc, #36]	; (8004400 <log_init+0x68>)
 80043dc:	eb05 1504 	add.w	r5, r5, r4, lsl #4
		if (backend->autostart) {
 80043e0:	7b2b      	ldrb	r3, [r5, #12]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d0f1      	beq.n	80043ca <log_init+0x32>
			if (backend->api->init != NULL) {
 80043e6:	0123      	lsls	r3, r4, #4
 80043e8:	4a05      	ldr	r2, [pc, #20]	; (8004400 <log_init+0x68>)
 80043ea:	58d3      	ldr	r3, [r2, r3]
 80043ec:	699b      	ldr	r3, [r3, #24]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d0e2      	beq.n	80043b8 <log_init+0x20>
				backend->api->init(backend);
 80043f2:	4628      	mov	r0, r5
 80043f4:	4798      	blx	r3
 80043f6:	e7df      	b.n	80043b8 <log_init+0x20>
}
 80043f8:	bd70      	pop	{r4, r5, r6, pc}
 80043fa:	4770      	bx	lr
 80043fc:	20000f18 	.word	0x20000f18
 8004400:	08012bb8 	.word	0x08012bb8
 8004404:	08012bc8 	.word	0x08012bc8

08004408 <log_set_timestamp_func>:
	if (timestamp_getter == NULL) {
 8004408:	b138      	cbz	r0, 800441a <log_set_timestamp_func+0x12>
{
 800440a:	b508      	push	{r3, lr}
	timestamp_func = timestamp_getter;
 800440c:	4a04      	ldr	r2, [pc, #16]	; (8004420 <log_set_timestamp_func+0x18>)
 800440e:	6010      	str	r0, [r2, #0]
	log_output_timestamp_freq_set(freq);
 8004410:	4608      	mov	r0, r1
 8004412:	f000 fba3 	bl	8004b5c <log_output_timestamp_freq_set>
	return 0;
 8004416:	2000      	movs	r0, #0
}
 8004418:	bd08      	pop	{r3, pc}
		return -EINVAL;
 800441a:	f06f 0015 	mvn.w	r0, #21
}
 800441e:	4770      	bx	lr
 8004420:	20000048 	.word	0x20000048

08004424 <z_log_notify_backend_enabled>:
{
 8004424:	b508      	push	{r3, lr}
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD) && !backend_attached) {
 8004426:	4b05      	ldr	r3, [pc, #20]	; (800443c <z_log_notify_backend_enabled+0x18>)
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	b11b      	cbz	r3, 8004434 <z_log_notify_backend_enabled+0x10>
	backend_attached = true;
 800442c:	4b03      	ldr	r3, [pc, #12]	; (800443c <z_log_notify_backend_enabled+0x18>)
 800442e:	2201      	movs	r2, #1
 8004430:	701a      	strb	r2, [r3, #0]
}
 8004432:	bd08      	pop	{r3, pc}
	z_impl_k_sem_give(sem);
 8004434:	4802      	ldr	r0, [pc, #8]	; (8004440 <z_log_notify_backend_enabled+0x1c>)
 8004436:	f008 f83d 	bl	800c4b4 <z_impl_k_sem_give>
}
 800443a:	e7f7      	b.n	800442c <z_log_notify_backend_enabled+0x8>
 800443c:	2000159c 	.word	0x2000159c
 8004440:	200005f0 	.word	0x200005f0

08004444 <z_log_dropped>:
 8004444:	4b0d      	ldr	r3, [pc, #52]	; (800447c <z_log_dropped+0x38>)
 8004446:	f3bf 8f5b 	dmb	ish
 800444a:	e853 2f00 	ldrex	r2, [r3]
 800444e:	3201      	adds	r2, #1
 8004450:	e843 2100 	strex	r1, r2, [r3]
 8004454:	2900      	cmp	r1, #0
 8004456:	d1f8      	bne.n	800444a <z_log_dropped+0x6>
 8004458:	f3bf 8f5b 	dmb	ish
	if (buffered) {
 800445c:	b900      	cbnz	r0, 8004460 <z_log_dropped+0x1c>
}
 800445e:	4770      	bx	lr
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
 8004460:	4b07      	ldr	r3, [pc, #28]	; (8004480 <z_log_dropped+0x3c>)
 8004462:	f3bf 8f5b 	dmb	ish
 8004466:	e853 2f00 	ldrex	r2, [r3]
 800446a:	3a01      	subs	r2, #1
 800446c:	e843 2100 	strex	r1, r2, [r3]
 8004470:	2900      	cmp	r1, #0
 8004472:	d1f8      	bne.n	8004466 <z_log_dropped+0x22>
 8004474:	f3bf 8f5b 	dmb	ish
 8004478:	e7f1      	b.n	800445e <z_log_dropped+0x1a>
 800447a:	bf00      	nop
 800447c:	20000f14 	.word	0x20000f14
 8004480:	20000f10 	.word	0x20000f10

08004484 <z_log_dropped_read_and_clear>:
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8004484:	4b06      	ldr	r3, [pc, #24]	; (80044a0 <z_log_dropped_read_and_clear+0x1c>)
}
 8004486:	2000      	movs	r0, #0
 8004488:	4602      	mov	r2, r0
 800448a:	f3bf 8f5b 	dmb	ish
 800448e:	e853 0f00 	ldrex	r0, [r3]
 8004492:	e843 2100 	strex	r1, r2, [r3]
 8004496:	2900      	cmp	r1, #0
 8004498:	d1f9      	bne.n	800448e <z_log_dropped_read_and_clear+0xa>
 800449a:	f3bf 8f5b 	dmb	ish
 800449e:	4770      	bx	lr
 80044a0:	20000f14 	.word	0x20000f14

080044a4 <dropped_notify>:
{
 80044a4:	b538      	push	{r3, r4, r5, lr}
	uint32_t dropped = z_log_dropped_read_and_clear();
 80044a6:	f7ff ffed 	bl	8004484 <z_log_dropped_read_and_clear>
 80044aa:	4605      	mov	r5, r0
	for (int i = 0; i < log_backend_count_get(); i++) {
 80044ac:	2400      	movs	r4, #0
 80044ae:	e000      	b.n	80044b2 <dropped_notify+0xe>
 80044b0:	3401      	adds	r4, #1
 80044b2:	4b0b      	ldr	r3, [pc, #44]	; (80044e0 <dropped_notify+0x3c>)
 80044b4:	4a0b      	ldr	r2, [pc, #44]	; (80044e4 <dropped_notify+0x40>)
 80044b6:	1a9b      	subs	r3, r3, r2
 80044b8:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 80044bc:	da0f      	bge.n	80044de <dropped_notify+0x3a>
 80044be:	4809      	ldr	r0, [pc, #36]	; (80044e4 <dropped_notify+0x40>)
 80044c0:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
 80044c4:	6843      	ldr	r3, [r0, #4]
 80044c6:	795b      	ldrb	r3, [r3, #5]
		if (log_backend_is_active(backend)) {
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d0f1      	beq.n	80044b0 <dropped_notify+0xc>
	if (backend->api->dropped != NULL) {
 80044cc:	0123      	lsls	r3, r4, #4
 80044ce:	4a05      	ldr	r2, [pc, #20]	; (80044e4 <dropped_notify+0x40>)
 80044d0:	58d3      	ldr	r3, [r2, r3]
 80044d2:	691b      	ldr	r3, [r3, #16]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d0eb      	beq.n	80044b0 <dropped_notify+0xc>
		backend->api->dropped(backend, cnt);
 80044d8:	4629      	mov	r1, r5
 80044da:	4798      	blx	r3
 80044dc:	e7e8      	b.n	80044b0 <dropped_notify+0xc>
}
 80044de:	bd38      	pop	{r3, r4, r5, pc}
 80044e0:	08012bc8 	.word	0x08012bc8
 80044e4:	08012bb8 	.word	0x08012bb8

080044e8 <z_log_dropped_pending>:
	return dropped_cnt > 0;
 80044e8:	4b03      	ldr	r3, [pc, #12]	; (80044f8 <z_log_dropped_pending+0x10>)
 80044ea:	6818      	ldr	r0, [r3, #0]
}
 80044ec:	2800      	cmp	r0, #0
 80044ee:	bfd4      	ite	le
 80044f0:	2000      	movle	r0, #0
 80044f2:	2001      	movgt	r0, #1
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	20000f14 	.word	0x20000f14

080044fc <z_log_msg2_init>:
{
 80044fc:	b508      	push	{r3, lr}
	mpsc_pbuf_init(&log_buffer, &mpsc_config);
 80044fe:	4902      	ldr	r1, [pc, #8]	; (8004508 <z_log_msg2_init+0xc>)
 8004500:	4802      	ldr	r0, [pc, #8]	; (800450c <z_log_msg2_init+0x10>)
 8004502:	f00b f83b 	bl	800f57c <mpsc_pbuf_init>
}
 8004506:	bd08      	pop	{r3, pc}
 8004508:	08013058 	.word	0x08013058
 800450c:	20000f1c 	.word	0x20000f1c

08004510 <log_core_init>:
{
 8004510:	b508      	push	{r3, lr}
	panic_mode = false;
 8004512:	2300      	movs	r3, #0
 8004514:	4a05      	ldr	r2, [pc, #20]	; (800452c <log_core_init+0x1c>)
 8004516:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
 8004518:	4a05      	ldr	r2, [pc, #20]	; (8004530 <log_core_init+0x20>)
 800451a:	6013      	str	r3, [r2, #0]
	log_set_timestamp_func(_timestamp_func, freq);
 800451c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004520:	4804      	ldr	r0, [pc, #16]	; (8004534 <log_core_init+0x24>)
 8004522:	f7ff ff71 	bl	8004408 <log_set_timestamp_func>
		z_log_msg2_init();
 8004526:	f7ff ffe9 	bl	80044fc <z_log_msg2_init>
}
 800452a:	bd08      	pop	{r3, pc}
 800452c:	2000159d 	.word	0x2000159d
 8004530:	20000f14 	.word	0x20000f14
 8004534:	0800f8e5 	.word	0x0800f8e5

08004538 <z_log_msg2_alloc>:
{
 8004538:	b508      	push	{r3, lr}
 800453a:	4601      	mov	r1, r0
	return (struct log_msg2 *)mpsc_pbuf_alloc(&log_buffer, wlen,
 800453c:	2200      	movs	r2, #0
 800453e:	2300      	movs	r3, #0
 8004540:	4801      	ldr	r0, [pc, #4]	; (8004548 <z_log_msg2_alloc+0x10>)
 8004542:	f00b f840 	bl	800f5c6 <mpsc_pbuf_alloc>
}
 8004546:	bd08      	pop	{r3, pc}
 8004548:	20000f1c 	.word	0x20000f1c

0800454c <z_log_msg2_claim>:
{
 800454c:	b508      	push	{r3, lr}
	return (union log_msg2_generic *)mpsc_pbuf_claim(&log_buffer);
 800454e:	4802      	ldr	r0, [pc, #8]	; (8004558 <z_log_msg2_claim+0xc>)
 8004550:	f00b f8f6 	bl	800f740 <mpsc_pbuf_claim>
}
 8004554:	bd08      	pop	{r3, pc}
 8004556:	bf00      	nop
 8004558:	20000f1c 	.word	0x20000f1c

0800455c <z_log_msg2_free>:
{
 800455c:	b508      	push	{r3, lr}
 800455e:	4601      	mov	r1, r0
	mpsc_pbuf_free(&log_buffer, (union mpsc_pbuf_generic *)msg);
 8004560:	4801      	ldr	r0, [pc, #4]	; (8004568 <z_log_msg2_free+0xc>)
 8004562:	f00b f95e 	bl	800f822 <mpsc_pbuf_free>
}
 8004566:	bd08      	pop	{r3, pc}
 8004568:	20000f1c 	.word	0x20000f1c

0800456c <msg_process>:
{
 800456c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800456e:	4606      	mov	r6, r0
	if (!bypass) {
 8004570:	b9e9      	cbnz	r1, 80045ae <msg_process+0x42>
		for (int i = 0; i < log_backend_count_get(); i++) {
 8004572:	2400      	movs	r4, #0
 8004574:	e000      	b.n	8004578 <msg_process+0xc>
 8004576:	3401      	adds	r4, #1
 8004578:	4b0f      	ldr	r3, [pc, #60]	; (80045b8 <msg_process+0x4c>)
 800457a:	4a10      	ldr	r2, [pc, #64]	; (80045bc <msg_process+0x50>)
 800457c:	1a9b      	subs	r3, r3, r2
 800457e:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 8004582:	da14      	bge.n	80045ae <msg_process+0x42>
	return &__log_backends_start[idx];
 8004584:	4d0d      	ldr	r5, [pc, #52]	; (80045bc <msg_process+0x50>)
 8004586:	eb05 1504 	add.w	r5, r5, r4, lsl #4
	return backend->cb->active;
 800458a:	686b      	ldr	r3, [r5, #4]
 800458c:	795b      	ldrb	r3, [r3, #5]
			if (log_backend_is_active(backend) &&
 800458e:	2b00      	cmp	r3, #0
 8004590:	d0f1      	beq.n	8004576 <msg_process+0xa>
			    msg_filter_check(backend, msg)) {
 8004592:	4631      	mov	r1, r6
 8004594:	4628      	mov	r0, r5
 8004596:	f00b f9a3 	bl	800f8e0 <msg_filter_check>
			if (log_backend_is_active(backend) &&
 800459a:	2800      	cmp	r0, #0
 800459c:	d0eb      	beq.n	8004576 <msg_process+0xa>
	backend->api->process(backend, msg);
 800459e:	0127      	lsls	r7, r4, #4
 80045a0:	4b06      	ldr	r3, [pc, #24]	; (80045bc <msg_process+0x50>)
 80045a2:	59db      	ldr	r3, [r3, r7]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4631      	mov	r1, r6
 80045a8:	4628      	mov	r0, r5
 80045aa:	4798      	blx	r3
}
 80045ac:	e7e3      	b.n	8004576 <msg_process+0xa>
		z_log_msg2_free(msg.msg2);
 80045ae:	4630      	mov	r0, r6
 80045b0:	f7ff ffd4 	bl	800455c <z_log_msg2_free>
}
 80045b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045b6:	bf00      	nop
 80045b8:	08012bc8 	.word	0x08012bc8
 80045bc:	08012bb8 	.word	0x08012bb8

080045c0 <z_log_msg2_pending>:
{
 80045c0:	b508      	push	{r3, lr}
	return mpsc_pbuf_is_pending(&log_buffer);
 80045c2:	4802      	ldr	r0, [pc, #8]	; (80045cc <z_log_msg2_pending+0xc>)
 80045c4:	f00b f96a 	bl	800f89c <mpsc_pbuf_is_pending>
}
 80045c8:	bd08      	pop	{r3, pc}
 80045ca:	bf00      	nop
 80045cc:	20000f1c 	.word	0x20000f1c

080045d0 <z_impl_log_process>:
{
 80045d0:	b510      	push	{r4, lr}
 80045d2:	4604      	mov	r4, r0
	if (!backend_attached && !bypass) {
 80045d4:	4b11      	ldr	r3, [pc, #68]	; (800461c <z_impl_log_process+0x4c>)
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	b903      	cbnz	r3, 80045dc <z_impl_log_process+0xc>
 80045da:	b1d0      	cbz	r0, 8004612 <z_impl_log_process+0x42>
	msg = get_msg();
 80045dc:	f00b f98f 	bl	800f8fe <get_msg>
	if (msg.msg) {
 80045e0:	4603      	mov	r3, r0
 80045e2:	b180      	cbz	r0, 8004606 <z_impl_log_process+0x36>
		if (!bypass) {
 80045e4:	b95c      	cbnz	r4, 80045fe <z_impl_log_process+0x2e>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
 80045e6:	4a0e      	ldr	r2, [pc, #56]	; (8004620 <z_impl_log_process+0x50>)
 80045e8:	f3bf 8f5b 	dmb	ish
 80045ec:	e852 1f00 	ldrex	r1, [r2]
 80045f0:	3901      	subs	r1, #1
 80045f2:	e842 1000 	strex	r0, r1, [r2]
 80045f6:	2800      	cmp	r0, #0
 80045f8:	d1f8      	bne.n	80045ec <z_impl_log_process+0x1c>
 80045fa:	f3bf 8f5b 	dmb	ish
		msg_process(msg, bypass);
 80045fe:	4621      	mov	r1, r4
 8004600:	4618      	mov	r0, r3
 8004602:	f7ff ffb3 	bl	800456c <msg_process>
	if (!bypass && z_log_dropped_pending()) {
 8004606:	b914      	cbnz	r4, 800460e <z_impl_log_process+0x3e>
 8004608:	f7ff ff6e 	bl	80044e8 <z_log_dropped_pending>
 800460c:	b910      	cbnz	r0, 8004614 <z_impl_log_process+0x44>
	return next_pending();
 800460e:	f00b f97a 	bl	800f906 <next_pending>
}
 8004612:	bd10      	pop	{r4, pc}
		dropped_notify();
 8004614:	f7ff ff46 	bl	80044a4 <dropped_notify>
 8004618:	e7f9      	b.n	800460e <z_impl_log_process+0x3e>
 800461a:	bf00      	nop
 800461c:	2000159c 	.word	0x2000159c
 8004620:	20000f10 	.word	0x20000f10

08004624 <z_log_msg_post_finalize>:
{
 8004624:	b510      	push	{r4, lr}
 8004626:	b082      	sub	sp, #8
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
 8004628:	4b1d      	ldr	r3, [pc, #116]	; (80046a0 <z_log_msg_post_finalize+0x7c>)
 800462a:	f3bf 8f5b 	dmb	ish
 800462e:	e853 2f00 	ldrex	r2, [r3]
 8004632:	1c51      	adds	r1, r2, #1
 8004634:	e843 1000 	strex	r0, r1, [r3]
 8004638:	2800      	cmp	r0, #0
 800463a:	d1f8      	bne.n	800462e <z_log_msg_post_finalize+0xa>
 800463c:	f3bf 8f5b 	dmb	ish
	if (panic_mode) {
 8004640:	4b18      	ldr	r3, [pc, #96]	; (80046a4 <z_log_msg_post_finalize+0x80>)
 8004642:	781b      	ldrb	r3, [r3, #0]
 8004644:	b93b      	cbnz	r3, 8004656 <z_log_msg_post_finalize+0x32>
	} else if (proc_tid != NULL && cnt == 0) {
 8004646:	4b18      	ldr	r3, [pc, #96]	; (80046a8 <z_log_msg_post_finalize+0x84>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	b103      	cbz	r3, 800464e <z_log_msg_post_finalize+0x2a>
 800464c:	b19a      	cbz	r2, 8004676 <z_log_msg_post_finalize+0x52>
		if ((cnt == CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) &&
 800464e:	2a0a      	cmp	r2, #10
 8004650:	d01c      	beq.n	800468c <z_log_msg_post_finalize+0x68>
}
 8004652:	b002      	add	sp, #8
 8004654:	bd10      	pop	{r4, pc}
	__asm__ volatile(
 8004656:	f04f 0310 	mov.w	r3, #16
 800465a:	f3ef 8411 	mrs	r4, BASEPRI
 800465e:	f383 8812 	msr	BASEPRI_MAX, r3
 8004662:	f3bf 8f6f 	isb	sy
		/* coverity[OVERRUN] */
		return (bool) arch_syscall_invoke1(*(uintptr_t *)&bypass, K_SYSCALL_LOG_PROCESS);
	}
#endif
	compiler_barrier();
	return z_impl_log_process(bypass);
 8004666:	2000      	movs	r0, #0
 8004668:	f7ff ffb2 	bl	80045d0 <z_impl_log_process>
	__asm__ volatile(
 800466c:	f384 8811 	msr	BASEPRI, r4
 8004670:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
 8004674:	e7ed      	b.n	8004652 <z_log_msg_post_finalize+0x2e>
	z_impl_k_timer_start(timer, duration, period);
 8004676:	2200      	movs	r2, #0
 8004678:	2300      	movs	r3, #0
 800467a:	e9cd 2300 	strd	r2, r3, [sp]
 800467e:	f242 7210 	movw	r2, #10000	; 0x2710
 8004682:	2300      	movs	r3, #0
 8004684:	4809      	ldr	r0, [pc, #36]	; (80046ac <z_log_msg_post_finalize+0x88>)
 8004686:	f008 fe93 	bl	800d3b0 <z_impl_k_timer_start>
	} else if (proc_tid != NULL && cnt == 0) {
 800468a:	e7e2      	b.n	8004652 <z_log_msg_post_finalize+0x2e>
		if ((cnt == CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) &&
 800468c:	2b00      	cmp	r3, #0
 800468e:	d0e0      	beq.n	8004652 <z_log_msg_post_finalize+0x2e>
	z_impl_k_timer_stop(timer);
 8004690:	4806      	ldr	r0, [pc, #24]	; (80046ac <z_log_msg_post_finalize+0x88>)
 8004692:	f00d fb03 	bl	8011c9c <z_impl_k_timer_stop>
	z_impl_k_sem_give(sem);
 8004696:	4806      	ldr	r0, [pc, #24]	; (80046b0 <z_log_msg_post_finalize+0x8c>)
 8004698:	f007 ff0c 	bl	800c4b4 <z_impl_k_sem_give>
}
 800469c:	e7d9      	b.n	8004652 <z_log_msg_post_finalize+0x2e>
 800469e:	bf00      	nop
 80046a0:	20000f10 	.word	0x20000f10
 80046a4:	2000159d 	.word	0x2000159d
 80046a8:	20000f5c 	.word	0x20000f5c
 80046ac:	20000bc0 	.word	0x20000bc0
 80046b0:	200005f0 	.word	0x200005f0

080046b4 <z_log_msg2_commit>:
{
 80046b4:	b510      	push	{r4, lr}
 80046b6:	4604      	mov	r4, r0
	msg->hdr.timestamp = timestamp_func();
 80046b8:	4b05      	ldr	r3, [pc, #20]	; (80046d0 <z_log_msg2_commit+0x1c>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4798      	blx	r3
 80046be:	60a0      	str	r0, [r4, #8]
	mpsc_pbuf_commit(&log_buffer, (union mpsc_pbuf_generic *)msg);
 80046c0:	4621      	mov	r1, r4
 80046c2:	4804      	ldr	r0, [pc, #16]	; (80046d4 <z_log_msg2_commit+0x20>)
 80046c4:	f00b f816 	bl	800f6f4 <mpsc_pbuf_commit>
	z_log_msg_post_finalize();
 80046c8:	f7ff ffac 	bl	8004624 <z_log_msg_post_finalize>
}
 80046cc:	bd10      	pop	{r4, pc}
 80046ce:	bf00      	nop
 80046d0:	20000048 	.word	0x20000048
 80046d4:	20000f1c 	.word	0x20000f1c

080046d8 <z_impl_log_panic>:
	if (panic_mode) {
 80046d8:	4b12      	ldr	r3, [pc, #72]	; (8004724 <z_impl_log_panic+0x4c>)
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	b103      	cbz	r3, 80046e0 <z_impl_log_panic+0x8>
 80046de:	4770      	bx	lr
{
 80046e0:	b510      	push	{r4, lr}
	log_init();
 80046e2:	f7ff fe59 	bl	8004398 <log_init>
	for (int i = 0; i < log_backend_count_get(); i++) {
 80046e6:	2400      	movs	r4, #0
 80046e8:	e000      	b.n	80046ec <z_impl_log_panic+0x14>
 80046ea:	3401      	adds	r4, #1
 80046ec:	4b0e      	ldr	r3, [pc, #56]	; (8004728 <z_impl_log_panic+0x50>)
 80046ee:	4a0f      	ldr	r2, [pc, #60]	; (800472c <z_impl_log_panic+0x54>)
 80046f0:	1a9b      	subs	r3, r3, r2
 80046f2:	ebb4 1f23 	cmp.w	r4, r3, asr #4
 80046f6:	da0c      	bge.n	8004712 <z_impl_log_panic+0x3a>
	return &__log_backends_start[idx];
 80046f8:	480c      	ldr	r0, [pc, #48]	; (800472c <z_impl_log_panic+0x54>)
 80046fa:	eb00 1004 	add.w	r0, r0, r4, lsl #4
	return backend->cb->active;
 80046fe:	6843      	ldr	r3, [r0, #4]
 8004700:	795b      	ldrb	r3, [r3, #5]
		if (log_backend_is_active(backend)) {
 8004702:	2b00      	cmp	r3, #0
 8004704:	d0f1      	beq.n	80046ea <z_impl_log_panic+0x12>
	backend->api->panic(backend);
 8004706:	0123      	lsls	r3, r4, #4
 8004708:	4a08      	ldr	r2, [pc, #32]	; (800472c <z_impl_log_panic+0x54>)
 800470a:	58d3      	ldr	r3, [r2, r3]
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	4798      	blx	r3
}
 8004710:	e7eb      	b.n	80046ea <z_impl_log_panic+0x12>
 8004712:	2000      	movs	r0, #0
 8004714:	f7ff ff5c 	bl	80045d0 <z_impl_log_process>
		while (log_process(false) == true) {
 8004718:	2800      	cmp	r0, #0
 800471a:	d1fa      	bne.n	8004712 <z_impl_log_panic+0x3a>
	panic_mode = true;
 800471c:	4b01      	ldr	r3, [pc, #4]	; (8004724 <z_impl_log_panic+0x4c>)
 800471e:	2201      	movs	r2, #1
 8004720:	701a      	strb	r2, [r3, #0]
}
 8004722:	bd10      	pop	{r4, pc}
 8004724:	2000159d 	.word	0x2000159d
 8004728:	08012bc8 	.word	0x08012bc8
 800472c:	08012bb8 	.word	0x08012bb8

08004730 <log_process_thread_func>:
{
 8004730:	b508      	push	{r3, lr}
	log_init();
 8004732:	f7ff fe31 	bl	8004398 <log_init>
	return z_impl_z_current_get();
 8004736:	f008 fc15 	bl	800cf64 <z_impl_z_current_get>
	thread_set(k_current_get());
 800473a:	f7ff fde3 	bl	8004304 <thread_set>
 800473e:	2000      	movs	r0, #0
 8004740:	f7ff ff46 	bl	80045d0 <z_impl_log_process>
		if (log_process(false) == false) {
 8004744:	2800      	cmp	r0, #0
 8004746:	d1fa      	bne.n	800473e <log_process_thread_func+0xe>
	return z_impl_k_sem_take(sem, timeout);
 8004748:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800474c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004750:	4801      	ldr	r0, [pc, #4]	; (8004758 <log_process_thread_func+0x28>)
 8004752:	f007 fed7 	bl	800c504 <z_impl_k_sem_take>
 8004756:	e7f2      	b.n	800473e <log_process_thread_func+0xe>
 8004758:	200005f0 	.word	0x200005f0

0800475c <log_source_name_get>:
	return __log_const_start[source_id].name;
}

const char *log_source_name_get(uint32_t domain_id, uint32_t src_id)
{
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
 800475c:	4b05      	ldr	r3, [pc, #20]	; (8004774 <log_source_name_get+0x18>)
 800475e:	4a06      	ldr	r2, [pc, #24]	; (8004778 <log_source_name_get+0x1c>)
 8004760:	1a9b      	subs	r3, r3, r2
 8004762:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
 8004766:	d202      	bcs.n	800476e <log_source_name_get+0x12>
	return __log_const_start[source_id].name;
 8004768:	f852 0031 	ldr.w	r0, [r2, r1, lsl #3]
 800476c:	4770      	bx	lr
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
 800476e:	2000      	movs	r0, #0
}
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	08012bb8 	.word	0x08012bb8
 8004778:	08012b30 	.word	0x08012b30

0800477c <log_backend_enable>:
}

void log_backend_enable(struct log_backend const *const backend,
			void *ctx,
			uint32_t level)
{
 800477c:	b508      	push	{r3, lr}
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
 800477e:	4b07      	ldr	r3, [pc, #28]	; (800479c <log_backend_enable+0x20>)
 8004780:	1ac3      	subs	r3, r0, r3
 8004782:	111b      	asrs	r3, r3, #4
 8004784:	3301      	adds	r3, #1
	backend->cb->id = id;
 8004786:	6842      	ldr	r2, [r0, #4]
 8004788:	7113      	strb	r3, [r2, #4]
	backend->cb->ctx = ctx;
 800478a:	6843      	ldr	r3, [r0, #4]
 800478c:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
 800478e:	6843      	ldr	r3, [r0, #4]
 8004790:	2201      	movs	r2, #1
 8004792:	715a      	strb	r2, [r3, #5]

	log_backend_id_set(backend, id);
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
 8004794:	f7ff fe46 	bl	8004424 <z_log_notify_backend_enabled>
}
 8004798:	bd08      	pop	{r3, pc}
 800479a:	bf00      	nop
 800479c:	08012bb8 	.word	0x08012bb8

080047a0 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
 80047a0:	b40e      	push	{r1, r2, r3}
 80047a2:	b500      	push	{lr}
 80047a4:	b082      	sub	sp, #8
 80047a6:	4601      	mov	r1, r0
 80047a8:	ab03      	add	r3, sp, #12
 80047aa:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
 80047ae:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
 80047b0:	4803      	ldr	r0, [pc, #12]	; (80047c0 <print_formatted+0x20>)
 80047b2:	f7ff faa9 	bl	8003d08 <cbvprintf>
	va_end(args);

	return length;
}
 80047b6:	b002      	add	sp, #8
 80047b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80047bc:	b003      	add	sp, #12
 80047be:	4770      	bx	lr
 80047c0:	0800f9ad 	.word	0x0800f9ad

080047c4 <timestamp_print>:
	output->control_block->offset = 0;
}

static int timestamp_print(const struct log_output *output,
			   uint32_t flags, uint32_t timestamp)
{
 80047c4:	b530      	push	{r4, r5, lr}
 80047c6:	b085      	sub	sp, #20
	bool format =
		(flags & LOG_OUTPUT_FLAG_FORMAT_TIMESTAMP) |
		(flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG);


	if (!format) {
 80047c8:	f011 0f44 	tst.w	r1, #68	; 0x44
 80047cc:	d005      	beq.n	80047da <timestamp_print+0x16>
		length = print_formatted(output, "[%08lu] ", timestamp);
	} else if (freq != 0U) {
 80047ce:	4b1a      	ldr	r3, [pc, #104]	; (8004838 <timestamp_print+0x74>)
 80047d0:	681c      	ldr	r4, [r3, #0]
 80047d2:	b934      	cbnz	r4, 80047e2 <timestamp_print+0x1e>
			length = print_formatted(output,
						 "[%02u:%02u:%02u.%03u,%03u] ",
						 hours, mins, seconds, ms, us);
		}
	} else {
		length = 0;
 80047d4:	2000      	movs	r0, #0
	}

	return length;
}
 80047d6:	b005      	add	sp, #20
 80047d8:	bd30      	pop	{r4, r5, pc}
		length = print_formatted(output, "[%08lu] ", timestamp);
 80047da:	4918      	ldr	r1, [pc, #96]	; (800483c <timestamp_print+0x78>)
 80047dc:	f7ff ffe0 	bl	80047a0 <print_formatted>
 80047e0:	e7f9      	b.n	80047d6 <timestamp_print+0x12>
		timestamp /= timestamp_div;
 80047e2:	4b17      	ldr	r3, [pc, #92]	; (8004840 <timestamp_print+0x7c>)
 80047e4:	6819      	ldr	r1, [r3, #0]
 80047e6:	fbb2 f1f1 	udiv	r1, r2, r1
		total_seconds = timestamp / freq;
 80047ea:	fbb1 fcf4 	udiv	ip, r1, r4
		hours = seconds / 3600U;
 80047ee:	4a15      	ldr	r2, [pc, #84]	; (8004844 <timestamp_print+0x80>)
 80047f0:	fba2 320c 	umull	r3, r2, r2, ip
 80047f4:	0ad2      	lsrs	r2, r2, #11
		seconds -= hours * 3600U;
 80047f6:	f44f 6e61 	mov.w	lr, #3600	; 0xe10
 80047fa:	fb0e ce12 	mls	lr, lr, r2, ip
		mins = seconds / 60U;
 80047fe:	4b12      	ldr	r3, [pc, #72]	; (8004848 <timestamp_print+0x84>)
 8004800:	fba3 530e 	umull	r5, r3, r3, lr
 8004804:	095b      	lsrs	r3, r3, #5
		remainder = timestamp % freq;
 8004806:	fb04 111c 	mls	r1, r4, ip, r1
		ms = (remainder * 1000U) / freq;
 800480a:	f44f 7c7a 	mov.w	ip, #1000	; 0x3e8
 800480e:	fb0c f101 	mul.w	r1, ip, r1
 8004812:	fbb1 f5f4 	udiv	r5, r1, r4
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
 8004816:	fb05 1114 	mls	r1, r5, r4, r1
 800481a:	fb0c f101 	mul.w	r1, ip, r1
 800481e:	fbb1 f1f4 	udiv	r1, r1, r4
			length = print_formatted(output,
 8004822:	9102      	str	r1, [sp, #8]
 8004824:	9501      	str	r5, [sp, #4]
 8004826:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
 800482a:	ebae 0181 	sub.w	r1, lr, r1, lsl #2
 800482e:	9100      	str	r1, [sp, #0]
 8004830:	4906      	ldr	r1, [pc, #24]	; (800484c <timestamp_print+0x88>)
 8004832:	f7ff ffb5 	bl	80047a0 <print_formatted>
 8004836:	e7ce      	b.n	80047d6 <timestamp_print+0x12>
 8004838:	20000f60 	.word	0x20000f60
 800483c:	0801306c 	.word	0x0801306c
 8004840:	20000f64 	.word	0x20000f64
 8004844:	91a2b3c5 	.word	0x91a2b3c5
 8004848:	88888889 	.word	0x88888889
 800484c:	08013078 	.word	0x08013078

08004850 <color_print>:

static void color_print(const struct log_output *output,
			bool color, bool start, uint32_t level)
{
	if (color) {
 8004850:	b161      	cbz	r1, 800486c <color_print+0x1c>
{
 8004852:	b508      	push	{r3, lr}
		const char *log_color = start && (colors[level] != NULL) ?
				colors[level] : LOG_COLOR_CODE_DEFAULT;
 8004854:	b12a      	cbz	r2, 8004862 <color_print+0x12>
		const char *log_color = start && (colors[level] != NULL) ?
 8004856:	4a06      	ldr	r2, [pc, #24]	; (8004870 <color_print+0x20>)
 8004858:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800485c:	b912      	cbnz	r2, 8004864 <color_print+0x14>
				colors[level] : LOG_COLOR_CODE_DEFAULT;
 800485e:	4a05      	ldr	r2, [pc, #20]	; (8004874 <color_print+0x24>)
 8004860:	e000      	b.n	8004864 <color_print+0x14>
 8004862:	4a04      	ldr	r2, [pc, #16]	; (8004874 <color_print+0x24>)
		print_formatted(output, "%s", log_color);
 8004864:	4904      	ldr	r1, [pc, #16]	; (8004878 <color_print+0x28>)
 8004866:	f7ff ff9b 	bl	80047a0 <print_formatted>
	}
}
 800486a:	bd08      	pop	{r3, pc}
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	080130f0 	.word	0x080130f0
 8004874:	08013094 	.word	0x08013094
 8004878:	0801309c 	.word	0x0801309c

0800487c <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
 800487c:	f011 0f10 	tst.w	r1, #16
 8004880:	d10b      	bne.n	800489a <newline_print+0x1e>
{
 8004882:	b508      	push	{r3, lr}
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
 8004884:	f011 0f20 	tst.w	r1, #32
 8004888:	d003      	beq.n	8004892 <newline_print+0x16>
		print_formatted(ctx, "\n");
 800488a:	4904      	ldr	r1, [pc, #16]	; (800489c <newline_print+0x20>)
 800488c:	f7ff ff88 	bl	80047a0 <print_formatted>
	} else {
		print_formatted(ctx, "\r\n");
	}
}
 8004890:	bd08      	pop	{r3, pc}
		print_formatted(ctx, "\r\n");
 8004892:	4903      	ldr	r1, [pc, #12]	; (80048a0 <newline_print+0x24>)
 8004894:	f7ff ff84 	bl	80047a0 <print_formatted>
 8004898:	e7fa      	b.n	8004890 <newline_print+0x14>
 800489a:	4770      	bx	lr
 800489c:	080135f8 	.word	0x080135f8
 80048a0:	080130a0 	.word	0x080130a0

080048a4 <hexdump_line_print>:
}

static void hexdump_line_print(const struct log_output *output,
			       const uint8_t *data, uint32_t length,
			       int prefix_offset, uint32_t flags)
{
 80048a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048a8:	4605      	mov	r5, r0
 80048aa:	460f      	mov	r7, r1
 80048ac:	4616      	mov	r6, r2
 80048ae:	4698      	mov	r8, r3
	newline_print(output, flags);
 80048b0:	9906      	ldr	r1, [sp, #24]
 80048b2:	f7ff ffe3 	bl	800487c <newline_print>

	for (int i = 0; i < prefix_offset; i++) {
 80048b6:	2400      	movs	r4, #0
 80048b8:	4544      	cmp	r4, r8
 80048ba:	da05      	bge.n	80048c8 <hexdump_line_print+0x24>
		print_formatted(output, " ");
 80048bc:	4924      	ldr	r1, [pc, #144]	; (8004950 <hexdump_line_print+0xac>)
 80048be:	4628      	mov	r0, r5
 80048c0:	f7ff ff6e 	bl	80047a0 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
 80048c4:	3401      	adds	r4, #1
 80048c6:	e7f7      	b.n	80048b8 <hexdump_line_print+0x14>
	}

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 80048c8:	2400      	movs	r4, #0
 80048ca:	e009      	b.n	80048e0 <hexdump_line_print+0x3c>
		if (i > 0 && !(i % 8)) {
			print_formatted(output, " ");
 80048cc:	4920      	ldr	r1, [pc, #128]	; (8004950 <hexdump_line_print+0xac>)
 80048ce:	4628      	mov	r0, r5
 80048d0:	f7ff ff66 	bl	80047a0 <print_formatted>
 80048d4:	e00b      	b.n	80048ee <hexdump_line_print+0x4a>
		}

		if (i < length) {
			print_formatted(output, "%02x ", data[i]);
		} else {
			print_formatted(output, "   ");
 80048d6:	491f      	ldr	r1, [pc, #124]	; (8004954 <hexdump_line_print+0xb0>)
 80048d8:	4628      	mov	r0, r5
 80048da:	f7ff ff61 	bl	80047a0 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 80048de:	3401      	adds	r4, #1
 80048e0:	2c0f      	cmp	r4, #15
 80048e2:	dc0c      	bgt.n	80048fe <hexdump_line_print+0x5a>
		if (i > 0 && !(i % 8)) {
 80048e4:	2c00      	cmp	r4, #0
 80048e6:	dd02      	ble.n	80048ee <hexdump_line_print+0x4a>
 80048e8:	f014 0f07 	tst.w	r4, #7
 80048ec:	d0ee      	beq.n	80048cc <hexdump_line_print+0x28>
		if (i < length) {
 80048ee:	42b4      	cmp	r4, r6
 80048f0:	d2f1      	bcs.n	80048d6 <hexdump_line_print+0x32>
			print_formatted(output, "%02x ", data[i]);
 80048f2:	5d3a      	ldrb	r2, [r7, r4]
 80048f4:	4918      	ldr	r1, [pc, #96]	; (8004958 <hexdump_line_print+0xb4>)
 80048f6:	4628      	mov	r0, r5
 80048f8:	f7ff ff52 	bl	80047a0 <print_formatted>
 80048fc:	e7ef      	b.n	80048de <hexdump_line_print+0x3a>
		}
	}

	print_formatted(output, "|");
 80048fe:	4917      	ldr	r1, [pc, #92]	; (800495c <hexdump_line_print+0xb8>)
 8004900:	4628      	mov	r0, r5
 8004902:	f7ff ff4d 	bl	80047a0 <print_formatted>

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 8004906:	2400      	movs	r4, #0
 8004908:	e009      	b.n	800491e <hexdump_line_print+0x7a>
		if (i > 0 && !(i % 8)) {
			print_formatted(output, " ");
 800490a:	4911      	ldr	r1, [pc, #68]	; (8004950 <hexdump_line_print+0xac>)
 800490c:	4628      	mov	r0, r5
 800490e:	f7ff ff47 	bl	80047a0 <print_formatted>
 8004912:	e00b      	b.n	800492c <hexdump_line_print+0x88>
		}

		if (i < length) {
			char c = (char)data[i];

			print_formatted(output, "%c",
 8004914:	4912      	ldr	r1, [pc, #72]	; (8004960 <hexdump_line_print+0xbc>)
 8004916:	4628      	mov	r0, r5
 8004918:	f7ff ff42 	bl	80047a0 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
 800491c:	3401      	adds	r4, #1
 800491e:	2c0f      	cmp	r4, #15
 8004920:	dc13      	bgt.n	800494a <hexdump_line_print+0xa6>
		if (i > 0 && !(i % 8)) {
 8004922:	2c00      	cmp	r4, #0
 8004924:	dd02      	ble.n	800492c <hexdump_line_print+0x88>
 8004926:	f014 0f07 	tst.w	r4, #7
 800492a:	d0ee      	beq.n	800490a <hexdump_line_print+0x66>
		if (i < length) {
 800492c:	42b4      	cmp	r4, r6
 800492e:	d207      	bcs.n	8004940 <hexdump_line_print+0x9c>
			char c = (char)data[i];
 8004930:	5d3a      	ldrb	r2, [r7, r4]
			      isprint((int)c) ? c : '.');
 8004932:	4b0c      	ldr	r3, [pc, #48]	; (8004964 <hexdump_line_print+0xc0>)
 8004934:	5cd3      	ldrb	r3, [r2, r3]
			print_formatted(output, "%c",
 8004936:	f013 0f97 	tst.w	r3, #151	; 0x97
 800493a:	d1eb      	bne.n	8004914 <hexdump_line_print+0x70>
 800493c:	222e      	movs	r2, #46	; 0x2e
 800493e:	e7e9      	b.n	8004914 <hexdump_line_print+0x70>
		} else {
			print_formatted(output, " ");
 8004940:	4903      	ldr	r1, [pc, #12]	; (8004950 <hexdump_line_print+0xac>)
 8004942:	4628      	mov	r0, r5
 8004944:	f7ff ff2c 	bl	80047a0 <print_formatted>
 8004948:	e7e8      	b.n	800491c <hexdump_line_print+0x78>
		}
	}
}
 800494a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800494e:	bf00      	nop
 8004950:	080130c8 	.word	0x080130c8
 8004954:	080130ac 	.word	0x080130ac
 8004958:	080130a4 	.word	0x080130a4
 800495c:	080130b0 	.word	0x080130b0
 8004960:	080130b4 	.word	0x080130b4
 8004964:	08014abd 	.word	0x08014abd

08004968 <ids_print>:
{
 8004968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800496c:	4680      	mov	r8, r0
 800496e:	4616      	mov	r6, r2
 8004970:	461d      	mov	r5, r3
 8004972:	f9bd 7018 	ldrsh.w	r7, [sp, #24]
	if (level_on) {
 8004976:	b959      	cbnz	r1, 8004990 <ids_print+0x28>
	int total = 0;
 8004978:	2400      	movs	r4, #0
	if (source_id >= 0) {
 800497a:	2f00      	cmp	r7, #0
 800497c:	db1c      	blt.n	80049b8 <ids_print+0x50>
		total += print_formatted(output,
 800497e:	b186      	cbz	r6, 80049a2 <ids_print+0x3a>
				((1 << level) & LOG_FUNCTION_PREFIX_MASK)) ?
 8004980:	2301      	movs	r3, #1
 8004982:	9a07      	ldr	r2, [sp, #28]
 8004984:	4093      	lsls	r3, r2
				(func_on &&
 8004986:	f013 0f10 	tst.w	r3, #16
 800498a:	d118      	bne.n	80049be <ids_print+0x56>
		total += print_formatted(output,
 800498c:	4e0d      	ldr	r6, [pc, #52]	; (80049c4 <ids_print+0x5c>)
 800498e:	e009      	b.n	80049a4 <ids_print+0x3c>
		total += print_formatted(output, "<%s> ", severity[level]);
 8004990:	4b0d      	ldr	r3, [pc, #52]	; (80049c8 <ids_print+0x60>)
 8004992:	9a07      	ldr	r2, [sp, #28]
 8004994:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004998:	490c      	ldr	r1, [pc, #48]	; (80049cc <ids_print+0x64>)
 800499a:	f7ff ff01 	bl	80047a0 <print_formatted>
 800499e:	4604      	mov	r4, r0
 80049a0:	e7eb      	b.n	800497a <ids_print+0x12>
		total += print_formatted(output,
 80049a2:	4e08      	ldr	r6, [pc, #32]	; (80049c4 <ids_print+0x5c>)
 80049a4:	4639      	mov	r1, r7
 80049a6:	4628      	mov	r0, r5
 80049a8:	f7ff fed8 	bl	800475c <log_source_name_get>
 80049ac:	4602      	mov	r2, r0
 80049ae:	4631      	mov	r1, r6
 80049b0:	4640      	mov	r0, r8
 80049b2:	f7ff fef5 	bl	80047a0 <print_formatted>
 80049b6:	4404      	add	r4, r0
}
 80049b8:	4620      	mov	r0, r4
 80049ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		total += print_formatted(output,
 80049be:	4e04      	ldr	r6, [pc, #16]	; (80049d0 <ids_print+0x68>)
 80049c0:	e7f0      	b.n	80049a4 <ids_print+0x3c>
 80049c2:	bf00      	nop
 80049c4:	080130b8 	.word	0x080130b8
 80049c8:	0801312c 	.word	0x0801312c
 80049cc:	080130c4 	.word	0x080130c4
 80049d0:	080130c0 	.word	0x080130c0

080049d4 <prefix_print>:
}

static uint32_t prefix_print(const struct log_output *output,
			 uint32_t flags, bool func_on, uint32_t timestamp, uint8_t level,
			 uint8_t domain_id, int16_t source_id)
{
 80049d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049d8:	b085      	sub	sp, #20
 80049da:	4605      	mov	r5, r0
 80049dc:	460c      	mov	r4, r1
 80049de:	4616      	mov	r6, r2
 80049e0:	9303      	str	r3, [sp, #12]
 80049e2:	f89d 8038 	ldrb.w	r8, [sp, #56]	; 0x38
	uint32_t length = 0U;

	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
 80049e6:	f001 0b02 	and.w	fp, r1, #2
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
 80049ea:	f001 0a01 	and.w	sl, r1, #1
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
 80049ee:	f3c1 09c0 	ubfx	r9, r1, #3, #1
	const char *tag = z_log_get_tag();
 80049f2:	f00a ff8c 	bl	800f90e <z_log_get_tag>
			"<%d>1 ",
			facility * 8 +
			level_to_rfc5424_severity(level));
	}

	if (tag) {
 80049f6:	b1e8      	cbz	r0, 8004a34 <prefix_print+0x60>
 80049f8:	4602      	mov	r2, r0
		length += print_formatted(output, "%s ", tag);
 80049fa:	4913      	ldr	r1, [pc, #76]	; (8004a48 <prefix_print+0x74>)
 80049fc:	4628      	mov	r0, r5
 80049fe:	f7ff fecf 	bl	80047a0 <print_formatted>
 8004a02:	4607      	mov	r7, r0
	}

	if (stamp) {
 8004a04:	f1bb 0f00 	cmp.w	fp, #0
 8004a08:	d116      	bne.n	8004a38 <prefix_print+0x64>
			output, "%s - - - - ",
			output->control_block->hostname ?
			output->control_block->hostname :
			"zephyr");
	} else {
		color_prefix(output, colors_on, level);
 8004a0a:	4642      	mov	r2, r8
 8004a0c:	4651      	mov	r1, sl
 8004a0e:	4628      	mov	r0, r5
 8004a10:	f00a ff8c 	bl	800f92c <color_prefix>
	}

	length += ids_print(output, level_on, func_on,
 8004a14:	f8cd 8004 	str.w	r8, [sp, #4]
 8004a18:	f9bd 3040 	ldrsh.w	r3, [sp, #64]	; 0x40
 8004a1c:	9300      	str	r3, [sp, #0]
 8004a1e:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 8004a22:	4632      	mov	r2, r6
 8004a24:	4649      	mov	r1, r9
 8004a26:	4628      	mov	r0, r5
 8004a28:	f7ff ff9e 	bl	8004968 <ids_print>
			domain_id, source_id, level);


	return length;
}
 8004a2c:	4438      	add	r0, r7
 8004a2e:	b005      	add	sp, #20
 8004a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t length = 0U;
 8004a34:	2700      	movs	r7, #0
 8004a36:	e7e5      	b.n	8004a04 <prefix_print+0x30>
		length += timestamp_print(output, flags, timestamp);
 8004a38:	9a03      	ldr	r2, [sp, #12]
 8004a3a:	4621      	mov	r1, r4
 8004a3c:	4628      	mov	r0, r5
 8004a3e:	f7ff fec1 	bl	80047c4 <timestamp_print>
 8004a42:	4407      	add	r7, r0
 8004a44:	e7e1      	b.n	8004a0a <prefix_print+0x36>
 8004a46:	bf00      	nop
 8004a48:	080130cc 	.word	0x080130cc

08004a4c <log_output_msg2_process>:
	log_output_flush(output);
}

void log_output_msg2_process(const struct log_output *output,
			     struct log_msg2 *msg, uint32_t flags)
{
 8004a4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004a50:	b085      	sub	sp, #20
 8004a52:	4606      	mov	r6, r0
 8004a54:	460c      	mov	r4, r1
 8004a56:	4617      	mov	r7, r2
 *
 * @return Timestamp.
 */
static inline log_timestamp_t log_msg2_get_timestamp(struct log_msg2 *msg)
{
	return msg->hdr.timestamp;
 8004a58:	688b      	ldr	r3, [r1, #8]
	return msg->hdr.desc.level;
 8004a5a:	880a      	ldrh	r2, [r1, #0]
 8004a5c:	f3c2 1882 	ubfx	r8, r2, #6, #3
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYST) {
		log_output_msg2_syst_process(output, msg, flags);
		return;
	}

	if (!raw_string) {
 8004a60:	f412 7fe0 	tst.w	r2, #448	; 0x1c0
 8004a64:	d035      	beq.n	8004ad2 <log_output_msg2_process+0x86>
	return msg->hdr.source;
 8004a66:	684a      	ldr	r2, [r1, #4]
	return msg->hdr.desc.domain;
 8004a68:	7809      	ldrb	r1, [r1, #0]
 8004a6a:	f3c1 01c2 	ubfx	r1, r1, #3, #3
		void *source = (void *)log_msg2_get_source(msg);
		uint8_t domain_id = log_msg2_get_domain(msg);
		int16_t source_id = source ?
 8004a6e:	b36a      	cbz	r2, 8004acc <log_output_msg2_process+0x80>
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
 8004a70:	4820      	ldr	r0, [pc, #128]	; (8004af4 <log_output_msg2_process+0xa8>)
 8004a72:	1a12      	subs	r2, r2, r0
 8004a74:	f342 02cf 	sbfx	r2, r2, #3, #16
			(IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
				log_dynamic_source_id(source) :
				log_const_source_id(source)) :
			-1;

		prefix_offset = prefix_print(output, flags, 0, timestamp,
 8004a78:	9202      	str	r2, [sp, #8]
 8004a7a:	9101      	str	r1, [sp, #4]
 8004a7c:	f8cd 8000 	str.w	r8, [sp]
 8004a80:	2200      	movs	r2, #0
 8004a82:	4639      	mov	r1, r7
 8004a84:	4630      	mov	r0, r6
 8004a86:	f7ff ffa5 	bl	80049d4 <prefix_print>
 8004a8a:	4681      	mov	r9, r0
 *
 * @return pointer to the package.
 */
static inline uint8_t *log_msg2_get_package(struct log_msg2 *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;
 8004a8c:	4625      	mov	r5, r4
 8004a8e:	f855 3b0c 	ldr.w	r3, [r5], #12
 8004a92:	f3c3 2349 	ubfx	r3, r3, #9, #10
	}

	size_t len;
	uint8_t *data = log_msg2_get_package(msg, &len);

	if (len) {
 8004a96:	b143      	cbz	r3, 8004aaa <log_output_msg2_process+0x5e>
		int err = cbpprintf(raw_string ? cr_out_func :  out_func,
 8004a98:	f1b8 0f00 	cmp.w	r8, #0
 8004a9c:	d11c      	bne.n	8004ad8 <log_output_msg2_process+0x8c>
 8004a9e:	4816      	ldr	r0, [pc, #88]	; (8004af8 <log_output_msg2_process+0xac>)
 * returned from invoking @p out.
 */
static inline
int cbpprintf(cbprintf_cb out, void *ctx, void *packaged)
{
	return cbpprintf_external(out, cbvprintf, ctx, packaged);
 8004aa0:	462b      	mov	r3, r5
 8004aa2:	4632      	mov	r2, r6
 8004aa4:	4915      	ldr	r1, [pc, #84]	; (8004afc <log_output_msg2_process+0xb0>)
 8004aa6:	f00a fbba 	bl	800f21e <cbpprintf_external>
	*len = msg->hdr.desc.data_len;
 8004aaa:	8862      	ldrh	r2, [r4, #2]
 8004aac:	f3c2 02cb 	ubfx	r2, r2, #3, #12
	return msg->data + msg->hdr.desc.package_len;
 8004ab0:	6821      	ldr	r1, [r4, #0]
 8004ab2:	f3c1 2149 	ubfx	r1, r1, #9, #10
 8004ab6:	4429      	add	r1, r5
		(void)err;
		__ASSERT_NO_MSG(err >= 0);
	}

	data = log_msg2_get_data(msg, &len);
	if (len) {
 8004ab8:	b982      	cbnz	r2, 8004adc <log_output_msg2_process+0x90>
		log_msg2_hexdump(output, data, len, prefix_offset, flags);
	}

	if (!raw_string) {
 8004aba:	f1b8 0f00 	cmp.w	r8, #0
 8004abe:	d113      	bne.n	8004ae8 <log_output_msg2_process+0x9c>
		postfix_print(output, flags, level);
	}

	log_output_flush(output);
 8004ac0:	4630      	mov	r0, r6
 8004ac2:	f00a ff66 	bl	800f992 <log_output_flush>
}
 8004ac6:	b005      	add	sp, #20
 8004ac8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		int16_t source_id = source ?
 8004acc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004ad0:	e7d2      	b.n	8004a78 <log_output_msg2_process+0x2c>
		prefix_offset = 0;
 8004ad2:	f04f 0900 	mov.w	r9, #0
 8004ad6:	e7d9      	b.n	8004a8c <log_output_msg2_process+0x40>
		int err = cbpprintf(raw_string ? cr_out_func :  out_func,
 8004ad8:	4809      	ldr	r0, [pc, #36]	; (8004b00 <log_output_msg2_process+0xb4>)
 8004ada:	e7e1      	b.n	8004aa0 <log_output_msg2_process+0x54>
		log_msg2_hexdump(output, data, len, prefix_offset, flags);
 8004adc:	9700      	str	r7, [sp, #0]
 8004ade:	464b      	mov	r3, r9
 8004ae0:	4630      	mov	r0, r6
 8004ae2:	f00a ff3b 	bl	800f95c <log_msg2_hexdump>
 8004ae6:	e7e8      	b.n	8004aba <log_output_msg2_process+0x6e>
		postfix_print(output, flags, level);
 8004ae8:	4642      	mov	r2, r8
 8004aea:	4639      	mov	r1, r7
 8004aec:	4630      	mov	r0, r6
 8004aee:	f00a ff29 	bl	800f944 <postfix_print>
 8004af2:	e7e5      	b.n	8004ac0 <log_output_msg2_process+0x74>
 8004af4:	08012b30 	.word	0x08012b30
 8004af8:	0800f9e5 	.word	0x0800f9e5
 8004afc:	08003d09 	.word	0x08003d09
 8004b00:	0800f9ad 	.word	0x0800f9ad

08004b04 <log_output_dropped_process>:
	postfix_print(output, flags, level);
	log_output_flush(output);
}

void log_output_dropped_process(const struct log_output *output, uint32_t cnt)
{
 8004b04:	b570      	push	{r4, r5, r6, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	4604      	mov	r4, r0
	char buf[5];
	int len;
	static const char prefix[] = DROPPED_COLOR_PREFIX "--- ";
	static const char postfix[] =
			" messages dropped ---\r\n" DROPPED_COLOR_POSTFIX;
	log_output_func_t outf = output->func;
 8004b0a:	6805      	ldr	r5, [r0, #0]

	cnt = MIN(cnt, 9999);
	len = snprintk(buf, sizeof(buf), "%d", cnt);
 8004b0c:	f242 730f 	movw	r3, #9999	; 0x270f
 8004b10:	428b      	cmp	r3, r1
 8004b12:	bf28      	it	cs
 8004b14:	460b      	movcs	r3, r1
 8004b16:	4a0e      	ldr	r2, [pc, #56]	; (8004b50 <log_output_dropped_process+0x4c>)
 8004b18:	2105      	movs	r1, #5
 8004b1a:	4668      	mov	r0, sp
 8004b1c:	f00a fbd4 	bl	800f2c8 <snprintk>
 8004b20:	4606      	mov	r6, r0

	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
		     output->control_block->ctx);
 8004b22:	6863      	ldr	r3, [r4, #4]
	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	220b      	movs	r2, #11
 8004b28:	490a      	ldr	r1, [pc, #40]	; (8004b54 <log_output_dropped_process+0x50>)
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	f00a fef1 	bl	800f912 <buffer_write>
	buffer_write(outf, buf, len, output->control_block->ctx);
 8004b30:	6863      	ldr	r3, [r4, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	4632      	mov	r2, r6
 8004b36:	4669      	mov	r1, sp
 8004b38:	4628      	mov	r0, r5
 8004b3a:	f00a feea 	bl	800f912 <buffer_write>
	buffer_write(outf, (uint8_t *)postfix, sizeof(postfix) - 1,
		     output->control_block->ctx);
 8004b3e:	6863      	ldr	r3, [r4, #4]
	buffer_write(outf, (uint8_t *)postfix, sizeof(postfix) - 1,
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	221b      	movs	r2, #27
 8004b44:	4904      	ldr	r1, [pc, #16]	; (8004b58 <log_output_dropped_process+0x54>)
 8004b46:	4628      	mov	r0, r5
 8004b48:	f00a fee3 	bl	800f912 <buffer_write>
}
 8004b4c:	b002      	add	sp, #8
 8004b4e:	bd70      	pop	{r4, r5, r6, pc}
 8004b50:	080138d8 	.word	0x080138d8
 8004b54:	08013120 	.word	0x08013120
 8004b58:	08013104 	.word	0x08013104

08004b5c <log_output_timestamp_freq_set>:

void log_output_timestamp_freq_set(uint32_t frequency)
{
	timestamp_div = 1U;
 8004b5c:	4b07      	ldr	r3, [pc, #28]	; (8004b7c <log_output_timestamp_freq_set+0x20>)
 8004b5e:	2201      	movs	r2, #1
 8004b60:	601a      	str	r2, [r3, #0]
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
 8004b62:	e004      	b.n	8004b6e <log_output_timestamp_freq_set+0x12>
		frequency /= 2U;
 8004b64:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
 8004b66:	4a05      	ldr	r2, [pc, #20]	; (8004b7c <log_output_timestamp_freq_set+0x20>)
 8004b68:	6813      	ldr	r3, [r2, #0]
 8004b6a:	005b      	lsls	r3, r3, #1
 8004b6c:	6013      	str	r3, [r2, #0]
	while (frequency > 1000000) {
 8004b6e:	4b04      	ldr	r3, [pc, #16]	; (8004b80 <log_output_timestamp_freq_set+0x24>)
 8004b70:	4298      	cmp	r0, r3
 8004b72:	d8f7      	bhi.n	8004b64 <log_output_timestamp_freq_set+0x8>
	}

	freq = frequency;
 8004b74:	4b03      	ldr	r3, [pc, #12]	; (8004b84 <log_output_timestamp_freq_set+0x28>)
 8004b76:	6018      	str	r0, [r3, #0]
}
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	20000f64 	.word	0x20000f64
 8004b80:	000f4240 	.word	0x000f4240
 8004b84:	20000f60 	.word	0x20000f60

08004b88 <char_out>:
		uart_poll_out(uart_dev, c);
	}
}

static int char_out(uint8_t *data, size_t length, void *ctx)
{
 8004b88:	b570      	push	{r4, r5, r6, lr}
 8004b8a:	4606      	mov	r6, r0
 8004b8c:	460d      	mov	r5, r1
		dict_char_out_hex(data, length);
		return length;
	}

	if (!IS_ENABLED(CONFIG_LOG_BACKEND_UART_ASYNC) || in_panic || !use_async) {
		for (size_t i = 0; i < length; i++) {
 8004b8e:	2400      	movs	r4, #0
 8004b90:	e006      	b.n	8004ba0 <char_out+0x18>
			uart_poll_out(uart_dev, data[i]);
 8004b92:	4b05      	ldr	r3, [pc, #20]	; (8004ba8 <char_out+0x20>)
 8004b94:	6818      	ldr	r0, [r3, #0]
 8004b96:	5d31      	ldrb	r1, [r6, r4]
			     unsigned char out_char);

static inline void z_impl_uart_poll_out(const struct device *dev,
					unsigned char out_char)
{
	const struct uart_driver_api *api =
 8004b98:	6883      	ldr	r3, [r0, #8]
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	4798      	blx	r3
		for (size_t i = 0; i < length; i++) {
 8004b9e:	3401      	adds	r4, #1
 8004ba0:	42ac      	cmp	r4, r5
 8004ba2:	d3f6      	bcc.n	8004b92 <char_out+0xa>
	__ASSERT_NO_MSG(err == 0);

	(void)err;

	return length;
}
 8004ba4:	4628      	mov	r0, r5
 8004ba6:	bd70      	pop	{r4, r5, r6, pc}
 8004ba8:	20000f7c 	.word	0x20000f7c

08004bac <log_backend_uart_init>:
	}
}

static void log_backend_uart_init(struct log_backend const *const backend)
{
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
 8004bac:	4b01      	ldr	r3, [pc, #4]	; (8004bb4 <log_backend_uart_init+0x8>)
 8004bae:	4a02      	ldr	r2, [pc, #8]	; (8004bb8 <log_backend_uart_init+0xc>)
 8004bb0:	601a      	str	r2, [r3, #0]
		} else {
			LOG_WRN("Failed to initialize asynchronous mode (err:%d). "
				"Fallback to polling.", err);
		}
	}
}
 8004bb2:	4770      	bx	lr
 8004bb4:	20000f7c 	.word	0x20000f7c
 8004bb8:	080127d4 	.word	0x080127d4

08004bbc <panic>:

static void panic(struct log_backend const *const backend)
{
 8004bbc:	b508      	push	{r3, lr}
	in_panic = true;
 8004bbe:	4b03      	ldr	r3, [pc, #12]	; (8004bcc <panic+0x10>)
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	701a      	strb	r2, [r3, #0]
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
 8004bc4:	4802      	ldr	r0, [pc, #8]	; (8004bd0 <panic+0x14>)
 8004bc6:	f00a fee4 	bl	800f992 <log_output_flush>
	log_backend_std_panic(&log_output_uart);
}
 8004bca:	bd08      	pop	{r3, pc}
 8004bcc:	2000159e 	.word	0x2000159e
 8004bd0:	0801317c 	.word	0x0801317c

08004bd4 <dropped>:

static void dropped(const struct log_backend *const backend, uint32_t cnt)
{
 8004bd4:	b508      	push	{r3, lr}
 * @param cnt		Number of dropped messages.
 */
static inline void
log_backend_std_dropped(const struct log_output *const output, uint32_t cnt)
{
	log_output_dropped_process(output, cnt);
 8004bd6:	4802      	ldr	r0, [pc, #8]	; (8004be0 <dropped+0xc>)
 8004bd8:	f7ff ff94 	bl	8004b04 <log_output_dropped_process>
	if (IS_ENABLED(CONFIG_LOG_BACKEND_UART_OUTPUT_DICTIONARY)) {
		log_dict_output_dropped_process(&log_output_uart, cnt);
	} else {
		log_backend_std_dropped(&log_output_uart, cnt);
	}
}
 8004bdc:	bd08      	pop	{r3, pc}
 8004bde:	bf00      	nop
 8004be0:	0801317c 	.word	0x0801317c

08004be4 <process>:
{
 8004be4:	b508      	push	{r3, lr}
		log_output_msg2_process(&log_output_uart, &msg->log, flags);
 8004be6:	220f      	movs	r2, #15
 8004be8:	4801      	ldr	r0, [pc, #4]	; (8004bf0 <process+0xc>)
 8004bea:	f7ff ff2f 	bl	8004a4c <log_output_msg2_process>
}
 8004bee:	bd08      	pop	{r3, pc}
 8004bf0:	0801317c 	.word	0x0801317c

08004bf4 <__do_init_array_aux>:

/**
 * @brief Execute initialization routines referenced in .init_array section
 */
void __do_init_array_aux(void)
{
 8004bf4:	b510      	push	{r4, lr}
	for (func_ptr *func = __init_array_start;
 8004bf6:	4c04      	ldr	r4, [pc, #16]	; (8004c08 <__do_init_array_aux+0x14>)
 8004bf8:	e002      	b.n	8004c00 <__do_init_array_aux+0xc>
		func < __init_array_end;
		func++) {
		(*func)();
 8004bfa:	f854 3b04 	ldr.w	r3, [r4], #4
 8004bfe:	4798      	blx	r3
	for (func_ptr *func = __init_array_start;
 8004c00:	4b02      	ldr	r3, [pc, #8]	; (8004c0c <__do_init_array_aux+0x18>)
 8004c02:	429c      	cmp	r4, r3
 8004c04:	d3f9      	bcc.n	8004bfa <__do_init_array_aux+0x6>
	}
}
 8004c06:	bd10      	pop	{r4, pc}
 8004c08:	08012b2c 	.word	0x08012b2c
 8004c0c:	08012b30 	.word	0x08012b30

08004c10 <__do_global_ctors_aux>:
 */
void __do_global_ctors_aux(void)
{
	unsigned int nCtors;

	nCtors = (unsigned long)__CTOR_LIST__[0];
 8004c10:	4b06      	ldr	r3, [pc, #24]	; (8004c2c <__do_global_ctors_aux+0x1c>)
 8004c12:	681b      	ldr	r3, [r3, #0]

	while (nCtors >= 1U) {
 8004c14:	b14b      	cbz	r3, 8004c2a <__do_global_ctors_aux+0x1a>
{
 8004c16:	b510      	push	{r4, lr}
		__CTOR_LIST__[nCtors--]();
 8004c18:	1e5c      	subs	r4, r3, #1
 8004c1a:	4a04      	ldr	r2, [pc, #16]	; (8004c2c <__do_global_ctors_aux+0x1c>)
 8004c1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c20:	4798      	blx	r3
 8004c22:	4623      	mov	r3, r4
	while (nCtors >= 1U) {
 8004c24:	2c00      	cmp	r4, #0
 8004c26:	d1f7      	bne.n	8004c18 <__do_global_ctors_aux+0x8>
	}
}
 8004c28:	bd10      	pop	{r4, pc}
 8004c2a:	4770      	bx	lr
 8004c2c:	08012b24 	.word	0x08012b24

08004c30 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
 8004c30:	4901      	ldr	r1, [pc, #4]	; (8004c38 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
 8004c32:	2210      	movs	r2, #16
	str	r2, [r1]
 8004c34:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
 8004c36:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
 8004c38:	e000ed10 	.word	0xe000ed10

08004c3c <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
 8004c3c:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
 8004c3e:	4040      	eors	r0, r0
	msr	BASEPRI, r0
 8004c40:	f380 8811 	msr	BASEPRI, r0
	isb
 8004c44:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
 8004c48:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
 8004c4c:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
 8004c4e:	b662      	cpsie	i
	isb
 8004c50:	f3bf 8f6f 	isb	sy

	bx	lr
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop

08004c58 <esf_dump>:
#include <kernel_arch_data.h>
#include <logging/log.h>
LOG_MODULE_DECLARE(os, CONFIG_KERNEL_LOG_LEVEL);

static void esf_dump(const z_arch_esf_t *esf)
{
 8004c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c5c:	b096      	sub	sp, #88	; 0x58
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	4605      	mov	r5, r0
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
 8004c62:	2301      	movs	r3, #1
 8004c64:	813b      	strh	r3, [r7, #8]
 8004c66:	466c      	mov	r4, sp
 8004c68:	b088      	sub	sp, #32
 8004c6a:	466b      	mov	r3, sp
 8004c6c:	f113 020c 	adds.w	r2, r3, #12
 8004c70:	f000 80ca 	beq.w	8004e08 <esf_dump+0x1b0>
 8004c74:	2114      	movs	r1, #20
 8004c76:	2001      	movs	r0, #1
 8004c78:	8138      	strh	r0, [r7, #8]
 8004c7a:	b11a      	cbz	r2, 8004c84 <esf_dump+0x2c>
 8004c7c:	2904      	cmp	r1, #4
 8004c7e:	dd01      	ble.n	8004c84 <esf_dump+0x2c>
 8004c80:	4867      	ldr	r0, [pc, #412]	; (8004e20 <esf_dump+0x1c8>)
 8004c82:	6118      	str	r0, [r3, #16]
 8004c84:	6828      	ldr	r0, [r5, #0]
 8004c86:	b112      	cbz	r2, 8004c8e <esf_dump+0x36>
 8004c88:	2908      	cmp	r1, #8
 8004c8a:	dd00      	ble.n	8004c8e <esf_dump+0x36>
 8004c8c:	6158      	str	r0, [r3, #20]
 8004c8e:	6868      	ldr	r0, [r5, #4]
 8004c90:	b112      	cbz	r2, 8004c98 <esf_dump+0x40>
 8004c92:	290c      	cmp	r1, #12
 8004c94:	dd00      	ble.n	8004c98 <esf_dump+0x40>
 8004c96:	6198      	str	r0, [r3, #24]
 8004c98:	68a8      	ldr	r0, [r5, #8]
 8004c9a:	b112      	cbz	r2, 8004ca2 <esf_dump+0x4a>
 8004c9c:	2910      	cmp	r1, #16
 8004c9e:	dd00      	ble.n	8004ca2 <esf_dump+0x4a>
 8004ca0:	61d8      	str	r0, [r3, #28]
 8004ca2:	2913      	cmp	r1, #19
 8004ca4:	f340 80b3 	ble.w	8004e0e <esf_dump+0x1b6>
 8004ca8:	2014      	movs	r0, #20
 8004caa:	b12a      	cbz	r2, 8004cb8 <esf_dump+0x60>
 8004cac:	2100      	movs	r1, #0
 8004cae:	6079      	str	r1, [r7, #4]
 8004cb0:	2105      	movs	r1, #5
 8004cb2:	7139      	strb	r1, [r7, #4]
 8004cb4:	6879      	ldr	r1, [r7, #4]
 8004cb6:	60d9      	str	r1, [r3, #12]
 8004cb8:	2100      	movs	r1, #0
 8004cba:	f36f 0100 	bfc	r1, #0, #1
 8004cbe:	f36f 0141 	bfc	r1, #1, #1
 8004cc2:	f36f 0182 	bfc	r1, #2, #1
 8004cc6:	f36f 01c5 	bfc	r1, #3, #3
 8004cca:	2601      	movs	r6, #1
 8004ccc:	f366 1188 	bfi	r1, r6, #6, #3
 8004cd0:	f400 737d 	and.w	r3, r0, #1012	; 0x3f4
 8004cd4:	f363 2152 	bfi	r1, r3, #9, #10
 8004cd8:	f36f 41de 	bfc	r1, #19, #12
 8004cdc:	f36f 71df 	bfc	r1, #31, #1
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	4850      	ldr	r0, [pc, #320]	; (8004e24 <esf_dump+0x1cc>)
 8004ce4:	f00a fea5 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 8004ce8:	46a5      	mov	sp, r4
		esf->basic.a1, esf->basic.a2, esf->basic.a3);
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
 8004cea:	813e      	strh	r6, [r7, #8]
 8004cec:	466c      	mov	r4, sp
 8004cee:	b088      	sub	sp, #32
 8004cf0:	466b      	mov	r3, sp
 8004cf2:	f113 020c 	adds.w	r2, r3, #12
 8004cf6:	f000 808d 	beq.w	8004e14 <esf_dump+0x1bc>
 8004cfa:	2114      	movs	r1, #20
 8004cfc:	2001      	movs	r0, #1
 8004cfe:	8138      	strh	r0, [r7, #8]
 8004d00:	b11a      	cbz	r2, 8004d0a <esf_dump+0xb2>
 8004d02:	2904      	cmp	r1, #4
 8004d04:	dd01      	ble.n	8004d0a <esf_dump+0xb2>
 8004d06:	4848      	ldr	r0, [pc, #288]	; (8004e28 <esf_dump+0x1d0>)
 8004d08:	6118      	str	r0, [r3, #16]
 8004d0a:	68e8      	ldr	r0, [r5, #12]
 8004d0c:	b112      	cbz	r2, 8004d14 <esf_dump+0xbc>
 8004d0e:	2908      	cmp	r1, #8
 8004d10:	dd00      	ble.n	8004d14 <esf_dump+0xbc>
 8004d12:	6158      	str	r0, [r3, #20]
 8004d14:	6928      	ldr	r0, [r5, #16]
 8004d16:	b112      	cbz	r2, 8004d1e <esf_dump+0xc6>
 8004d18:	290c      	cmp	r1, #12
 8004d1a:	dd00      	ble.n	8004d1e <esf_dump+0xc6>
 8004d1c:	6198      	str	r0, [r3, #24]
 8004d1e:	6968      	ldr	r0, [r5, #20]
 8004d20:	b112      	cbz	r2, 8004d28 <esf_dump+0xd0>
 8004d22:	2910      	cmp	r1, #16
 8004d24:	dd00      	ble.n	8004d28 <esf_dump+0xd0>
 8004d26:	61d8      	str	r0, [r3, #28]
 8004d28:	2913      	cmp	r1, #19
 8004d2a:	dd76      	ble.n	8004e1a <esf_dump+0x1c2>
 8004d2c:	2014      	movs	r0, #20
 8004d2e:	b12a      	cbz	r2, 8004d3c <esf_dump+0xe4>
 8004d30:	2100      	movs	r1, #0
 8004d32:	6079      	str	r1, [r7, #4]
 8004d34:	2105      	movs	r1, #5
 8004d36:	7139      	strb	r1, [r7, #4]
 8004d38:	6879      	ldr	r1, [r7, #4]
 8004d3a:	60d9      	str	r1, [r3, #12]
 8004d3c:	2100      	movs	r1, #0
 8004d3e:	f36f 0100 	bfc	r1, #0, #1
 8004d42:	f36f 0141 	bfc	r1, #1, #1
 8004d46:	f36f 0182 	bfc	r1, #2, #1
 8004d4a:	f36f 01c5 	bfc	r1, #3, #3
 8004d4e:	2601      	movs	r6, #1
 8004d50:	f366 1188 	bfi	r1, r6, #6, #3
 8004d54:	f400 737d 	and.w	r3, r0, #1012	; 0x3f4
 8004d58:	f363 2152 	bfi	r1, r3, #9, #10
 8004d5c:	f36f 41de 	bfc	r1, #19, #12
 8004d60:	f36f 71df 	bfc	r1, #31, #1
 8004d64:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8004e24 <esf_dump+0x1cc>
 8004d68:	2300      	movs	r3, #0
 8004d6a:	4640      	mov	r0, r8
 8004d6c:	f00a fe61 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 8004d70:	46a5      	mov	sp, r4
		esf->basic.a4, esf->basic.ip, esf->basic.lr);
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
 8004d72:	813e      	strh	r6, [r7, #8]
 8004d74:	69eb      	ldr	r3, [r5, #28]
 8004d76:	4a2d      	ldr	r2, [pc, #180]	; (8004e2c <esf_dump+0x1d4>)
 8004d78:	63ba      	str	r2, [r7, #56]	; 0x38
 8004d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d7c:	2400      	movs	r4, #0
 8004d7e:	607c      	str	r4, [r7, #4]
 8004d80:	f04f 0a03 	mov.w	sl, #3
 8004d84:	f887 a004 	strb.w	sl, [r7, #4]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	637b      	str	r3, [r7, #52]	; 0x34
 8004d8c:	4621      	mov	r1, r4
 8004d8e:	f364 0100 	bfi	r1, r4, #0, #1
 8004d92:	f364 0141 	bfi	r1, r4, #1, #1
 8004d96:	f364 0182 	bfi	r1, r4, #2, #1
 8004d9a:	f364 01c5 	bfi	r1, r4, #3, #3
 8004d9e:	f366 1188 	bfi	r1, r6, #6, #3
 8004da2:	f04f 090c 	mov.w	r9, #12
 8004da6:	f369 2152 	bfi	r1, r9, #9, #10
 8004daa:	f364 41de 	bfi	r1, r4, #19, #12
 8004dae:	f364 71df 	bfi	r1, r4, #31, #1
 8004db2:	4623      	mov	r3, r4
 8004db4:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004db8:	4640      	mov	r0, r8
 8004dba:	f00a fe3a 	bl	800fa32 <z_impl_z_log_msg2_static_create>
	}

	LOG_ERR("EXC_RETURN: 0x%0x", esf->extra_info.exc_return);

#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
 8004dbe:	813e      	strh	r6, [r7, #8]
 8004dc0:	69ab      	ldr	r3, [r5, #24]
 8004dc2:	4a1b      	ldr	r2, [pc, #108]	; (8004e30 <esf_dump+0x1d8>)
 8004dc4:	653a      	str	r2, [r7, #80]	; 0x50
 8004dc6:	657b      	str	r3, [r7, #84]	; 0x54
 8004dc8:	607c      	str	r4, [r7, #4]
 8004dca:	f887 a004 	strb.w	sl, [r7, #4]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dd2:	4621      	mov	r1, r4
 8004dd4:	f364 0100 	bfi	r1, r4, #0, #1
 8004dd8:	f364 0141 	bfi	r1, r4, #1, #1
 8004ddc:	f364 0182 	bfi	r1, r4, #2, #1
 8004de0:	f364 01c5 	bfi	r1, r4, #3, #3
 8004de4:	f366 1188 	bfi	r1, r6, #6, #3
 8004de8:	f369 2152 	bfi	r1, r9, #9, #10
 8004dec:	f364 41de 	bfi	r1, r4, #19, #12
 8004df0:	f364 71df 	bfi	r1, r4, #31, #1
 8004df4:	4623      	mov	r3, r4
 8004df6:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8004dfa:	4640      	mov	r0, r8
 8004dfc:	f00a fe19 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		esf->basic.pc);
}
 8004e00:	3758      	adds	r7, #88	; 0x58
 8004e02:	46bd      	mov	sp, r7
 8004e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
 8004e08:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004e0c:	e733      	b.n	8004c76 <esf_dump+0x1e>
 8004e0e:	f06f 001b 	mvn.w	r0, #27
 8004e12:	e74a      	b.n	8004caa <esf_dump+0x52>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
 8004e14:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004e18:	e770      	b.n	8004cfc <esf_dump+0xa4>
 8004e1a:	f06f 001b 	mvn.w	r0, #27
 8004e1e:	e786      	b.n	8004d2e <esf_dump+0xd6>
 8004e20:	0801318c 	.word	0x0801318c
 8004e24:	08012b78 	.word	0x08012b78
 8004e28:	080131bc 	.word	0x080131bc
 8004e2c:	080131ec 	.word	0x080131ec
 8004e30:	080131fc 	.word	0x080131fc

08004e34 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
 8004e34:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8004e36:	2800      	cmp	r0, #0
 8004e38:	db07      	blt.n	8004e4a <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e3a:	f000 021f 	and.w	r2, r0, #31
 8004e3e:	0940      	lsrs	r0, r0, #5
 8004e40:	2301      	movs	r3, #1
 8004e42:	4093      	lsls	r3, r2
 8004e44:	4a01      	ldr	r2, [pc, #4]	; (8004e4c <arch_irq_enable+0x18>)
 8004e46:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8004e4a:	4770      	bx	lr
 8004e4c:	e000e100 	.word	0xe000e100

08004e50 <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
 8004e50:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
 8004e52:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8004e54:	2800      	cmp	r0, #0
 8004e56:	db08      	blt.n	8004e6a <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e58:	0109      	lsls	r1, r1, #4
 8004e5a:	b2c9      	uxtb	r1, r1
 8004e5c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004e60:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8004e64:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
 8004e68:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e6a:	f000 000f 	and.w	r0, r0, #15
 8004e6e:	0109      	lsls	r1, r1, #4
 8004e70:	b2c9      	uxtb	r1, r1
 8004e72:	4b01      	ldr	r3, [pc, #4]	; (8004e78 <z_arm_irq_priority_set+0x28>)
 8004e74:	5419      	strb	r1, [r3, r0]
}
 8004e76:	4770      	bx	lr
 8004e78:	e000ed14 	.word	0xe000ed14

08004e7c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
 8004e7c:	bf30      	wfi
    b z_SysNmiOnReset
 8004e7e:	f7ff bffd 	b.w	8004e7c <z_SysNmiOnReset>
 8004e82:	bf00      	nop

08004e84 <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
 8004e84:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 8004e86:	4b0f      	ldr	r3, [pc, #60]	; (8004ec4 <z_arm_prep_c+0x40>)
 8004e88:	4a0f      	ldr	r2, [pc, #60]	; (8004ec8 <z_arm_prep_c+0x44>)
 8004e8a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8004e8e:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004e90:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004e94:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
 8004e98:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004e9c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004ea0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8004ea4:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
 8004ea8:	f023 0304 	bic.w	r3, r3, #4
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8004eac:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 8004eb0:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
 8004eb4:	f007 f894 	bl	800bfe0 <z_bss_zero>
	z_data_copy();
 8004eb8:	f008 f8a6 	bl	800d008 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
 8004ebc:	f000 feae 	bl	8005c1c <z_arm_interrupt_init>
	z_cstart();
 8004ec0:	f007 f89a 	bl	800bff8 <z_cstart>
 8004ec4:	e000ed00 	.word	0xe000ed00
 8004ec8:	08000000 	.word	0x08000000

08004ecc <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
 8004ecc:	4a09      	ldr	r2, [pc, #36]	; (8004ef4 <arch_swap+0x28>)
 8004ece:	6893      	ldr	r3, [r2, #8]
 8004ed0:	6798      	str	r0, [r3, #120]	; 0x78
	_current->arch.swap_return_value = _k_neg_eagain;
 8004ed2:	4909      	ldr	r1, [pc, #36]	; (8004ef8 <arch_swap+0x2c>)
 8004ed4:	6809      	ldr	r1, [r1, #0]
 8004ed6:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8004ed8:	4908      	ldr	r1, [pc, #32]	; (8004efc <arch_swap+0x30>)
 8004eda:	684b      	ldr	r3, [r1, #4]
 8004edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ee0:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	f383 8811 	msr	BASEPRI, r3
 8004ee8:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
 8004eec:	6893      	ldr	r3, [r2, #8]
}
 8004eee:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	2000153c 	.word	0x2000153c
 8004ef8:	080148b8 	.word	0x080148b8
 8004efc:	e000ed00 	.word	0xe000ed00

08004f00 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
 8004f00:	4912      	ldr	r1, [pc, #72]	; (8004f4c <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
 8004f02:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
 8004f04:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
 8004f08:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
 8004f0a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
 8004f0e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8004f12:	2010      	movs	r0, #16
    msr BASEPRI_MAX, r0
 8004f14:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
 8004f18:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
 8004f1c:	4f0c      	ldr	r7, [pc, #48]	; (8004f50 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
 8004f1e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
 8004f22:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
 8004f24:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
 8004f26:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
 8004f28:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
 8004f2a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
 8004f2c:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
 8004f2e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
 8004f32:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
 8004f34:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
 8004f36:	f000 fec5 	bl	8005cc4 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
 8004f3a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
 8004f3e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
 8004f42:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
 8004f46:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
 8004f4a:	4770      	bx	lr
    ldr r1, =_kernel
 8004f4c:	2000153c 	.word	0x2000153c
    ldr v4, =_SCS_ICSR
 8004f50:	e000ed04 	.word	0xe000ed04

08004f54 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
 8004f54:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
 8004f58:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
 8004f5a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
 8004f5e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
 8004f62:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
 8004f64:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
 8004f68:	2902      	cmp	r1, #2
    beq _oops
 8004f6a:	d0ff      	beq.n	8004f6c <_oops>

08004f6c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
 8004f6c:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
 8004f6e:	f00a fddb 	bl	800fb28 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
 8004f72:	bd01      	pop	{r0, pc}

08004f74 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
 8004f74:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
 8004f76:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
 8004f7a:	490d      	ldr	r1, [pc, #52]	; (8004fb0 <arch_new_thread+0x3c>)
 8004f7c:	f842 1c08 	str.w	r1, [r2, #-8]
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
 8004f80:	f021 0101 	bic.w	r1, r1, #1
 8004f84:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
 8004f88:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
 8004f8c:	9b01      	ldr	r3, [sp, #4]
 8004f8e:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
 8004f92:	9b02      	ldr	r3, [sp, #8]
 8004f94:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
 8004f98:	9b03      	ldr	r3, [sp, #12]
 8004f9a:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
 8004f9e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004fa2:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
 8004fa6:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	6783      	str	r3, [r0, #120]	; 0x78
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
 8004fac:	bc10      	pop	{r4}
 8004fae:	4770      	bx	lr
 8004fb0:	0800f2e5 	.word	0x0800f2e5

08004fb4 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
 8004fb4:	4b11      	ldr	r3, [pc, #68]	; (8004ffc <z_check_thread_stack_fail+0x48>)
 8004fb6:	689a      	ldr	r2, [r3, #8]

	if (thread == NULL) {
 8004fb8:	b1ea      	cbz	r2, 8004ff6 <z_check_thread_stack_fail+0x42>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
 8004fba:	f110 0f16 	cmn.w	r0, #22
 8004fbe:	d010      	beq.n	8004fe2 <z_check_thread_stack_fail+0x2e>
 8004fc0:	6e93      	ldr	r3, [r2, #104]	; 0x68
 8004fc2:	f1a3 0c20 	sub.w	ip, r3, #32
 8004fc6:	4584      	cmp	ip, r0
 8004fc8:	d805      	bhi.n	8004fd6 <z_check_thread_stack_fail+0x22>
 8004fca:	4283      	cmp	r3, r0
 8004fcc:	d905      	bls.n	8004fda <z_check_thread_stack_fail+0x26>
 8004fce:	428b      	cmp	r3, r1
 8004fd0:	d805      	bhi.n	8004fde <z_check_thread_stack_fail+0x2a>
 8004fd2:	2100      	movs	r1, #0
 8004fd4:	e00a      	b.n	8004fec <z_check_thread_stack_fail+0x38>
 8004fd6:	2100      	movs	r1, #0
 8004fd8:	e008      	b.n	8004fec <z_check_thread_stack_fail+0x38>
 8004fda:	2100      	movs	r1, #0
 8004fdc:	e006      	b.n	8004fec <z_check_thread_stack_fail+0x38>
 8004fde:	2101      	movs	r1, #1
 8004fe0:	e004      	b.n	8004fec <z_check_thread_stack_fail+0x38>
 8004fe2:	6e93      	ldr	r3, [r2, #104]	; 0x68
 8004fe4:	428b      	cmp	r3, r1
 8004fe6:	bf94      	ite	ls
 8004fe8:	2100      	movls	r1, #0
 8004fea:	2101      	movhi	r1, #1
 8004fec:	b909      	cbnz	r1, 8004ff2 <z_check_thread_stack_fail+0x3e>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
 8004fee:	2000      	movs	r0, #0
}
 8004ff0:	4770      	bx	lr
		return thread->stack_info.start;
 8004ff2:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8004ff4:	4770      	bx	lr
		return 0;
 8004ff6:	2000      	movs	r0, #0
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	2000153c 	.word	0x2000153c

08005000 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
 8005000:	b508      	push	{r3, lr}
 8005002:	460d      	mov	r5, r1
 8005004:	4614      	mov	r4, r2
	z_arm_prepare_switch_to_main();

	_current = main_thread;
 8005006:	4b08      	ldr	r3, [pc, #32]	; (8005028 <arch_switch_to_main_thread+0x28>)
 8005008:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
 800500a:	f000 fe5b 	bl	8005cc4 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
 800500e:	4620      	mov	r0, r4
 8005010:	f385 8809 	msr	PSP, r5
 8005014:	2100      	movs	r1, #0
 8005016:	b663      	cpsie	if
 8005018:	f381 8811 	msr	BASEPRI, r1
 800501c:	f3bf 8f6f 	isb	sy
 8005020:	2200      	movs	r2, #0
 8005022:	2300      	movs	r3, #0
 8005024:	f00a f95e 	bl	800f2e4 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
 8005028:	2000153c 	.word	0x2000153c

0800502c <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
 800502c:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
 800502e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
 8005032:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
 8005036:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
 800503a:	4904      	ldr	r1, [pc, #16]	; (800504c <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
 800503c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
 800503e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
 8005040:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
 8005042:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
 8005046:	4902      	ldr	r1, [pc, #8]	; (8005050 <_isr_wrapper+0x24>)
	bx r1
 8005048:	4708      	bx	r1
 800504a:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
 800504c:	0801287c 	.word	0x0801287c
	ldr r1, =z_arm_int_exit
 8005050:	08005055 	.word	0x08005055

08005054 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
 8005054:	4b04      	ldr	r3, [pc, #16]	; (8005068 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
 8005056:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
 8005058:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
 800505a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
 800505c:	d003      	beq.n	8005066 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
 800505e:	4903      	ldr	r1, [pc, #12]	; (800506c <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
 8005060:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
 8005064:	600a      	str	r2, [r1, #0]

08005066 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
 8005066:	4770      	bx	lr
	ldr r3, =_kernel
 8005068:	2000153c 	.word	0x2000153c
	ldr r1, =_SCS_ICSR
 800506c:	e000ed04 	.word	0xe000ed04

08005070 <reserved_exception>:
 *
 * See z_arm_fault_dump() for example.
 *
 */
static void reserved_exception(const z_arch_esf_t *esf, int fault)
{
 8005070:	b500      	push	{lr}
 8005072:	b085      	sub	sp, #20
	ARG_UNUSED(esf);

	PR_FAULT_INFO("***** %s %d) *****",
 8005074:	290f      	cmp	r1, #15
 8005076:	dc0f      	bgt.n	8005098 <reserved_exception+0x28>
 8005078:	4b08      	ldr	r3, [pc, #32]	; (800509c <reserved_exception+0x2c>)
 800507a:	3910      	subs	r1, #16
 800507c:	9103      	str	r1, [sp, #12]
 800507e:	9302      	str	r3, [sp, #8]
 8005080:	4b07      	ldr	r3, [pc, #28]	; (80050a0 <reserved_exception+0x30>)
 8005082:	9301      	str	r3, [sp, #4]
 8005084:	2000      	movs	r0, #0
 8005086:	9000      	str	r0, [sp, #0]
 8005088:	4603      	mov	r3, r0
 800508a:	2201      	movs	r2, #1
 800508c:	4905      	ldr	r1, [pc, #20]	; (80050a4 <reserved_exception+0x34>)
 800508e:	f00a fd66 	bl	800fb5e <z_log_msg2_runtime_create>
	       fault < 16 ? "Reserved Exception (" : "Spurious interrupt (IRQ ",
	       fault - 16);
}
 8005092:	b005      	add	sp, #20
 8005094:	f85d fb04 	ldr.w	pc, [sp], #4
	PR_FAULT_INFO("***** %s %d) *****",
 8005098:	4b03      	ldr	r3, [pc, #12]	; (80050a8 <reserved_exception+0x38>)
 800509a:	e7ee      	b.n	800507a <reserved_exception+0xa>
 800509c:	08013248 	.word	0x08013248
 80050a0:	08013260 	.word	0x08013260
 80050a4:	08012b78 	.word	0x08012b78
 80050a8:	0801322c 	.word	0x0801322c

080050ac <bus_fault>:
{
 80050ac:	b570      	push	{r4, r5, r6, lr}
 80050ae:	b0ba      	sub	sp, #232	; 0xe8
 80050b0:	4605      	mov	r5, r0
 80050b2:	460e      	mov	r6, r1
 80050b4:	4614      	mov	r4, r2
	PR_FAULT_INFO("***** BUS FAULT *****");
 80050b6:	2201      	movs	r2, #1
 80050b8:	f8ad 2008 	strh.w	r2, [sp, #8]
 80050bc:	4ba8      	ldr	r3, [pc, #672]	; (8005360 <bus_fault+0x2b4>)
 80050be:	930e      	str	r3, [sp, #56]	; 0x38
 80050c0:	2300      	movs	r3, #0
 80050c2:	9301      	str	r3, [sp, #4]
 80050c4:	2102      	movs	r1, #2
 80050c6:	f88d 1004 	strb.w	r1, [sp, #4]
 80050ca:	9901      	ldr	r1, [sp, #4]
 80050cc:	910d      	str	r1, [sp, #52]	; 0x34
 80050ce:	4619      	mov	r1, r3
 80050d0:	f363 0100 	bfi	r1, r3, #0, #1
 80050d4:	f363 0141 	bfi	r1, r3, #1, #1
 80050d8:	f363 0182 	bfi	r1, r3, #2, #1
 80050dc:	f363 01c5 	bfi	r1, r3, #3, #3
 80050e0:	f362 1188 	bfi	r1, r2, #6, #3
 80050e4:	2208      	movs	r2, #8
 80050e6:	f362 2152 	bfi	r1, r2, #9, #10
 80050ea:	f363 41de 	bfi	r1, r3, #19, #12
 80050ee:	f363 71df 	bfi	r1, r3, #31, #1
 80050f2:	aa0d      	add	r2, sp, #52	; 0x34
 80050f4:	489b      	ldr	r0, [pc, #620]	; (8005364 <bus_fault+0x2b8>)
 80050f6:	f00a fc9c 	bl	800fa32 <z_impl_z_log_msg2_static_create>
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
 80050fa:	4b9b      	ldr	r3, [pc, #620]	; (8005368 <bus_fault+0x2bc>)
 80050fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050fe:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8005102:	d128      	bne.n	8005156 <bus_fault+0xaa>
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
 8005104:	4b98      	ldr	r3, [pc, #608]	; (8005368 <bus_fault+0x2bc>)
 8005106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005108:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800510c:	d146      	bne.n	800519c <bus_fault+0xf0>
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
 800510e:	4b96      	ldr	r3, [pc, #600]	; (8005368 <bus_fault+0x2bc>)
 8005110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005112:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005116:	d164      	bne.n	80051e2 <bus_fault+0x136>
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
 8005118:	4b93      	ldr	r3, [pc, #588]	; (8005368 <bus_fault+0x2bc>)
 800511a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800511c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005120:	f040 80b4 	bne.w	800528c <bus_fault+0x1e0>
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
 8005124:	4b90      	ldr	r3, [pc, #576]	; (8005368 <bus_fault+0x2bc>)
 8005126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005128:	f413 7f80 	tst.w	r3, #256	; 0x100
 800512c:	f040 80d1 	bne.w	80052d2 <bus_fault+0x226>
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
 8005130:	4b8d      	ldr	r3, [pc, #564]	; (8005368 <bus_fault+0x2bc>)
 8005132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005134:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8005138:	f040 80ee 	bne.w	8005318 <bus_fault+0x26c>
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 800513c:	4a8a      	ldr	r2, [pc, #552]	; (8005368 <bus_fault+0x2bc>)
 800513e:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8005140:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 8005144:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 8005146:	2101      	movs	r1, #1
 8005148:	4628      	mov	r0, r5
 800514a:	f00a fd06 	bl	800fb5a <memory_fault_recoverable>
 800514e:	7020      	strb	r0, [r4, #0]
}
 8005150:	2000      	movs	r0, #0
 8005152:	b03a      	add	sp, #232	; 0xe8
 8005154:	bd70      	pop	{r4, r5, r6, pc}
		PR_FAULT_INFO("  Stacking error");
 8005156:	2201      	movs	r2, #1
 8005158:	f8ad 2008 	strh.w	r2, [sp, #8]
 800515c:	4b83      	ldr	r3, [pc, #524]	; (800536c <bus_fault+0x2c0>)
 800515e:	9314      	str	r3, [sp, #80]	; 0x50
 8005160:	2300      	movs	r3, #0
 8005162:	9301      	str	r3, [sp, #4]
 8005164:	2102      	movs	r1, #2
 8005166:	f88d 1004 	strb.w	r1, [sp, #4]
 800516a:	9901      	ldr	r1, [sp, #4]
 800516c:	9113      	str	r1, [sp, #76]	; 0x4c
 800516e:	4619      	mov	r1, r3
 8005170:	f363 0100 	bfi	r1, r3, #0, #1
 8005174:	f363 0141 	bfi	r1, r3, #1, #1
 8005178:	f363 0182 	bfi	r1, r3, #2, #1
 800517c:	f363 01c5 	bfi	r1, r3, #3, #3
 8005180:	f362 1188 	bfi	r1, r2, #6, #3
 8005184:	2208      	movs	r2, #8
 8005186:	f362 2152 	bfi	r1, r2, #9, #10
 800518a:	f363 41de 	bfi	r1, r3, #19, #12
 800518e:	f363 71df 	bfi	r1, r3, #31, #1
 8005192:	aa13      	add	r2, sp, #76	; 0x4c
 8005194:	4873      	ldr	r0, [pc, #460]	; (8005364 <bus_fault+0x2b8>)
 8005196:	f00a fc4c 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 800519a:	e7b3      	b.n	8005104 <bus_fault+0x58>
		PR_FAULT_INFO("  Unstacking error");
 800519c:	2201      	movs	r2, #1
 800519e:	f8ad 2008 	strh.w	r2, [sp, #8]
 80051a2:	4b73      	ldr	r3, [pc, #460]	; (8005370 <bus_fault+0x2c4>)
 80051a4:	931a      	str	r3, [sp, #104]	; 0x68
 80051a6:	2300      	movs	r3, #0
 80051a8:	9301      	str	r3, [sp, #4]
 80051aa:	2102      	movs	r1, #2
 80051ac:	f88d 1004 	strb.w	r1, [sp, #4]
 80051b0:	9901      	ldr	r1, [sp, #4]
 80051b2:	9119      	str	r1, [sp, #100]	; 0x64
 80051b4:	4619      	mov	r1, r3
 80051b6:	f363 0100 	bfi	r1, r3, #0, #1
 80051ba:	f363 0141 	bfi	r1, r3, #1, #1
 80051be:	f363 0182 	bfi	r1, r3, #2, #1
 80051c2:	f363 01c5 	bfi	r1, r3, #3, #3
 80051c6:	f362 1188 	bfi	r1, r2, #6, #3
 80051ca:	2208      	movs	r2, #8
 80051cc:	f362 2152 	bfi	r1, r2, #9, #10
 80051d0:	f363 41de 	bfi	r1, r3, #19, #12
 80051d4:	f363 71df 	bfi	r1, r3, #31, #1
 80051d8:	aa19      	add	r2, sp, #100	; 0x64
 80051da:	4862      	ldr	r0, [pc, #392]	; (8005364 <bus_fault+0x2b8>)
 80051dc:	f00a fc29 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 80051e0:	e795      	b.n	800510e <bus_fault+0x62>
		PR_FAULT_INFO("  Precise data bus error");
 80051e2:	2201      	movs	r2, #1
 80051e4:	f8ad 2008 	strh.w	r2, [sp, #8]
 80051e8:	4b62      	ldr	r3, [pc, #392]	; (8005374 <bus_fault+0x2c8>)
 80051ea:	9320      	str	r3, [sp, #128]	; 0x80
 80051ec:	2300      	movs	r3, #0
 80051ee:	9301      	str	r3, [sp, #4]
 80051f0:	2102      	movs	r1, #2
 80051f2:	f88d 1004 	strb.w	r1, [sp, #4]
 80051f6:	9901      	ldr	r1, [sp, #4]
 80051f8:	911f      	str	r1, [sp, #124]	; 0x7c
 80051fa:	4619      	mov	r1, r3
 80051fc:	f363 0100 	bfi	r1, r3, #0, #1
 8005200:	f363 0141 	bfi	r1, r3, #1, #1
 8005204:	f363 0182 	bfi	r1, r3, #2, #1
 8005208:	f363 01c5 	bfi	r1, r3, #3, #3
 800520c:	f362 1188 	bfi	r1, r2, #6, #3
 8005210:	2208      	movs	r2, #8
 8005212:	f362 2152 	bfi	r1, r2, #9, #10
 8005216:	f363 41de 	bfi	r1, r3, #19, #12
 800521a:	f363 71df 	bfi	r1, r3, #31, #1
 800521e:	aa1f      	add	r2, sp, #124	; 0x7c
 8005220:	4850      	ldr	r0, [pc, #320]	; (8005364 <bus_fault+0x2b8>)
 8005222:	f00a fc06 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		STORE_xFAR(bfar, SCB->BFAR);
 8005226:	4b50      	ldr	r3, [pc, #320]	; (8005368 <bus_fault+0x2bc>)
 8005228:	6b9a      	ldr	r2, [r3, #56]	; 0x38
		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
 800522a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800522c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8005230:	f43f af72 	beq.w	8005118 <bus_fault+0x6c>
			PR_EXC("  BFAR Address: 0x%x", bfar);
 8005234:	2001      	movs	r0, #1
 8005236:	f8ad 0008 	strh.w	r0, [sp, #8]
 800523a:	4b4f      	ldr	r3, [pc, #316]	; (8005378 <bus_fault+0x2cc>)
 800523c:	9326      	str	r3, [sp, #152]	; 0x98
 800523e:	9227      	str	r2, [sp, #156]	; 0x9c
 8005240:	2300      	movs	r3, #0
 8005242:	9301      	str	r3, [sp, #4]
 8005244:	2203      	movs	r2, #3
 8005246:	f88d 2004 	strb.w	r2, [sp, #4]
 800524a:	9a01      	ldr	r2, [sp, #4]
 800524c:	9225      	str	r2, [sp, #148]	; 0x94
 800524e:	4619      	mov	r1, r3
 8005250:	f363 0100 	bfi	r1, r3, #0, #1
 8005254:	f363 0141 	bfi	r1, r3, #1, #1
 8005258:	f363 0182 	bfi	r1, r3, #2, #1
 800525c:	f363 01c5 	bfi	r1, r3, #3, #3
 8005260:	f360 1188 	bfi	r1, r0, #6, #3
 8005264:	220c      	movs	r2, #12
 8005266:	f362 2152 	bfi	r1, r2, #9, #10
 800526a:	f363 41de 	bfi	r1, r3, #19, #12
 800526e:	f363 71df 	bfi	r1, r3, #31, #1
 8005272:	aa25      	add	r2, sp, #148	; 0x94
 8005274:	483b      	ldr	r0, [pc, #236]	; (8005364 <bus_fault+0x2b8>)
 8005276:	f00a fbdc 	bl	800fa32 <z_impl_z_log_msg2_static_create>
			if (from_hard_fault != 0) {
 800527a:	2e00      	cmp	r6, #0
 800527c:	f43f af4c 	beq.w	8005118 <bus_fault+0x6c>
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
 8005280:	4a39      	ldr	r2, [pc, #228]	; (8005368 <bus_fault+0x2bc>)
 8005282:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8005284:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005288:	6293      	str	r3, [r2, #40]	; 0x28
 800528a:	e745      	b.n	8005118 <bus_fault+0x6c>
		PR_FAULT_INFO("  Imprecise data bus error");
 800528c:	2201      	movs	r2, #1
 800528e:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005292:	4b3a      	ldr	r3, [pc, #232]	; (800537c <bus_fault+0x2d0>)
 8005294:	932c      	str	r3, [sp, #176]	; 0xb0
 8005296:	2300      	movs	r3, #0
 8005298:	9301      	str	r3, [sp, #4]
 800529a:	2102      	movs	r1, #2
 800529c:	f88d 1004 	strb.w	r1, [sp, #4]
 80052a0:	9901      	ldr	r1, [sp, #4]
 80052a2:	912b      	str	r1, [sp, #172]	; 0xac
 80052a4:	4619      	mov	r1, r3
 80052a6:	f363 0100 	bfi	r1, r3, #0, #1
 80052aa:	f363 0141 	bfi	r1, r3, #1, #1
 80052ae:	f363 0182 	bfi	r1, r3, #2, #1
 80052b2:	f363 01c5 	bfi	r1, r3, #3, #3
 80052b6:	f362 1188 	bfi	r1, r2, #6, #3
 80052ba:	2208      	movs	r2, #8
 80052bc:	f362 2152 	bfi	r1, r2, #9, #10
 80052c0:	f363 41de 	bfi	r1, r3, #19, #12
 80052c4:	f363 71df 	bfi	r1, r3, #31, #1
 80052c8:	aa2b      	add	r2, sp, #172	; 0xac
 80052ca:	4826      	ldr	r0, [pc, #152]	; (8005364 <bus_fault+0x2b8>)
 80052cc:	f00a fbb1 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 80052d0:	e728      	b.n	8005124 <bus_fault+0x78>
		PR_FAULT_INFO("  Instruction bus error");
 80052d2:	2201      	movs	r2, #1
 80052d4:	f8ad 2008 	strh.w	r2, [sp, #8]
 80052d8:	4b29      	ldr	r3, [pc, #164]	; (8005380 <bus_fault+0x2d4>)
 80052da:	9338      	str	r3, [sp, #224]	; 0xe0
 80052dc:	2300      	movs	r3, #0
 80052de:	9301      	str	r3, [sp, #4]
 80052e0:	2102      	movs	r1, #2
 80052e2:	f88d 1004 	strb.w	r1, [sp, #4]
 80052e6:	9901      	ldr	r1, [sp, #4]
 80052e8:	9137      	str	r1, [sp, #220]	; 0xdc
 80052ea:	4619      	mov	r1, r3
 80052ec:	f363 0100 	bfi	r1, r3, #0, #1
 80052f0:	f363 0141 	bfi	r1, r3, #1, #1
 80052f4:	f363 0182 	bfi	r1, r3, #2, #1
 80052f8:	f363 01c5 	bfi	r1, r3, #3, #3
 80052fc:	f362 1188 	bfi	r1, r2, #6, #3
 8005300:	2208      	movs	r2, #8
 8005302:	f362 2152 	bfi	r1, r2, #9, #10
 8005306:	f363 41de 	bfi	r1, r3, #19, #12
 800530a:	f363 71df 	bfi	r1, r3, #31, #1
 800530e:	aa37      	add	r2, sp, #220	; 0xdc
 8005310:	4814      	ldr	r0, [pc, #80]	; (8005364 <bus_fault+0x2b8>)
 8005312:	f00a fb8e 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 8005316:	e711      	b.n	800513c <bus_fault+0x90>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
 8005318:	2201      	movs	r2, #1
 800531a:	f8ad 2008 	strh.w	r2, [sp, #8]
 800531e:	4b19      	ldr	r3, [pc, #100]	; (8005384 <bus_fault+0x2d8>)
 8005320:	9332      	str	r3, [sp, #200]	; 0xc8
 8005322:	2300      	movs	r3, #0
 8005324:	9301      	str	r3, [sp, #4]
 8005326:	2102      	movs	r1, #2
 8005328:	f88d 1004 	strb.w	r1, [sp, #4]
 800532c:	9901      	ldr	r1, [sp, #4]
 800532e:	9131      	str	r1, [sp, #196]	; 0xc4
 8005330:	4619      	mov	r1, r3
 8005332:	f363 0100 	bfi	r1, r3, #0, #1
 8005336:	f363 0141 	bfi	r1, r3, #1, #1
 800533a:	f363 0182 	bfi	r1, r3, #2, #1
 800533e:	f363 01c5 	bfi	r1, r3, #3, #3
 8005342:	f362 1188 	bfi	r1, r2, #6, #3
 8005346:	2208      	movs	r2, #8
 8005348:	f362 2152 	bfi	r1, r2, #9, #10
 800534c:	f363 41de 	bfi	r1, r3, #19, #12
 8005350:	f363 71df 	bfi	r1, r3, #31, #1
 8005354:	aa31      	add	r2, sp, #196	; 0xc4
 8005356:	4803      	ldr	r0, [pc, #12]	; (8005364 <bus_fault+0x2b8>)
 8005358:	f00a fb6b 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 800535c:	e6ee      	b.n	800513c <bus_fault+0x90>
 800535e:	bf00      	nop
 8005360:	08013274 	.word	0x08013274
 8005364:	08012b78 	.word	0x08012b78
 8005368:	e000ed00 	.word	0xe000ed00
 800536c:	0801328c 	.word	0x0801328c
 8005370:	080132a0 	.word	0x080132a0
 8005374:	080132b4 	.word	0x080132b4
 8005378:	080132d0 	.word	0x080132d0
 800537c:	080132e8 	.word	0x080132e8
 8005380:	08013304 	.word	0x08013304
 8005384:	0801331c 	.word	0x0801331c

08005388 <usage_fault>:
{
 8005388:	b500      	push	{lr}
 800538a:	b0b5      	sub	sp, #212	; 0xd4
	PR_FAULT_INFO("***** USAGE FAULT *****");
 800538c:	2201      	movs	r2, #1
 800538e:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005392:	4b8e      	ldr	r3, [pc, #568]	; (80055cc <usage_fault+0x244>)
 8005394:	930e      	str	r3, [sp, #56]	; 0x38
 8005396:	2300      	movs	r3, #0
 8005398:	9301      	str	r3, [sp, #4]
 800539a:	2102      	movs	r1, #2
 800539c:	f88d 1004 	strb.w	r1, [sp, #4]
 80053a0:	9901      	ldr	r1, [sp, #4]
 80053a2:	910d      	str	r1, [sp, #52]	; 0x34
 80053a4:	4619      	mov	r1, r3
 80053a6:	f363 0100 	bfi	r1, r3, #0, #1
 80053aa:	f363 0141 	bfi	r1, r3, #1, #1
 80053ae:	f363 0182 	bfi	r1, r3, #2, #1
 80053b2:	f363 01c5 	bfi	r1, r3, #3, #3
 80053b6:	f362 1188 	bfi	r1, r2, #6, #3
 80053ba:	2208      	movs	r2, #8
 80053bc:	f362 2152 	bfi	r1, r2, #9, #10
 80053c0:	f363 41de 	bfi	r1, r3, #19, #12
 80053c4:	f363 71df 	bfi	r1, r3, #31, #1
 80053c8:	aa0d      	add	r2, sp, #52	; 0x34
 80053ca:	4881      	ldr	r0, [pc, #516]	; (80055d0 <usage_fault+0x248>)
 80053cc:	f00a fb31 	bl	800fa32 <z_impl_z_log_msg2_static_create>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 80053d0:	4b80      	ldr	r3, [pc, #512]	; (80055d4 <usage_fault+0x24c>)
 80053d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80053d8:	d125      	bne.n	8005426 <usage_fault+0x9e>
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
 80053da:	4b7e      	ldr	r3, [pc, #504]	; (80055d4 <usage_fault+0x24c>)
 80053dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053de:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80053e2:	d143      	bne.n	800546c <usage_fault+0xe4>
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
 80053e4:	4b7b      	ldr	r3, [pc, #492]	; (80055d4 <usage_fault+0x24c>)
 80053e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e8:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80053ec:	d161      	bne.n	80054b2 <usage_fault+0x12a>
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
 80053ee:	4b79      	ldr	r3, [pc, #484]	; (80055d4 <usage_fault+0x24c>)
 80053f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053f2:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80053f6:	d17f      	bne.n	80054f8 <usage_fault+0x170>
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
 80053f8:	4b76      	ldr	r3, [pc, #472]	; (80055d4 <usage_fault+0x24c>)
 80053fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053fc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005400:	f040 809d 	bne.w	800553e <usage_fault+0x1b6>
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
 8005404:	4b73      	ldr	r3, [pc, #460]	; (80055d4 <usage_fault+0x24c>)
 8005406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005408:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800540c:	f040 80ba 	bne.w	8005584 <usage_fault+0x1fc>
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
 8005410:	4a70      	ldr	r2, [pc, #448]	; (80055d4 <usage_fault+0x24c>)
 8005412:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8005414:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 8005418:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 800541c:	6293      	str	r3, [r2, #40]	; 0x28
}
 800541e:	2000      	movs	r0, #0
 8005420:	b035      	add	sp, #212	; 0xd4
 8005422:	f85d fb04 	ldr.w	pc, [sp], #4
		PR_FAULT_INFO("  Division by zero");
 8005426:	2201      	movs	r2, #1
 8005428:	f8ad 2008 	strh.w	r2, [sp, #8]
 800542c:	4b6a      	ldr	r3, [pc, #424]	; (80055d8 <usage_fault+0x250>)
 800542e:	9314      	str	r3, [sp, #80]	; 0x50
 8005430:	2300      	movs	r3, #0
 8005432:	9301      	str	r3, [sp, #4]
 8005434:	2102      	movs	r1, #2
 8005436:	f88d 1004 	strb.w	r1, [sp, #4]
 800543a:	9901      	ldr	r1, [sp, #4]
 800543c:	9113      	str	r1, [sp, #76]	; 0x4c
 800543e:	4619      	mov	r1, r3
 8005440:	f363 0100 	bfi	r1, r3, #0, #1
 8005444:	f363 0141 	bfi	r1, r3, #1, #1
 8005448:	f363 0182 	bfi	r1, r3, #2, #1
 800544c:	f363 01c5 	bfi	r1, r3, #3, #3
 8005450:	f362 1188 	bfi	r1, r2, #6, #3
 8005454:	2208      	movs	r2, #8
 8005456:	f362 2152 	bfi	r1, r2, #9, #10
 800545a:	f363 41de 	bfi	r1, r3, #19, #12
 800545e:	f363 71df 	bfi	r1, r3, #31, #1
 8005462:	aa13      	add	r2, sp, #76	; 0x4c
 8005464:	485a      	ldr	r0, [pc, #360]	; (80055d0 <usage_fault+0x248>)
 8005466:	f00a fae4 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 800546a:	e7b6      	b.n	80053da <usage_fault+0x52>
		PR_FAULT_INFO("  Unaligned memory access");
 800546c:	2201      	movs	r2, #1
 800546e:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005472:	4b5a      	ldr	r3, [pc, #360]	; (80055dc <usage_fault+0x254>)
 8005474:	931a      	str	r3, [sp, #104]	; 0x68
 8005476:	2300      	movs	r3, #0
 8005478:	9301      	str	r3, [sp, #4]
 800547a:	2102      	movs	r1, #2
 800547c:	f88d 1004 	strb.w	r1, [sp, #4]
 8005480:	9901      	ldr	r1, [sp, #4]
 8005482:	9119      	str	r1, [sp, #100]	; 0x64
 8005484:	4619      	mov	r1, r3
 8005486:	f363 0100 	bfi	r1, r3, #0, #1
 800548a:	f363 0141 	bfi	r1, r3, #1, #1
 800548e:	f363 0182 	bfi	r1, r3, #2, #1
 8005492:	f363 01c5 	bfi	r1, r3, #3, #3
 8005496:	f362 1188 	bfi	r1, r2, #6, #3
 800549a:	2208      	movs	r2, #8
 800549c:	f362 2152 	bfi	r1, r2, #9, #10
 80054a0:	f363 41de 	bfi	r1, r3, #19, #12
 80054a4:	f363 71df 	bfi	r1, r3, #31, #1
 80054a8:	aa19      	add	r2, sp, #100	; 0x64
 80054aa:	4849      	ldr	r0, [pc, #292]	; (80055d0 <usage_fault+0x248>)
 80054ac:	f00a fac1 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 80054b0:	e798      	b.n	80053e4 <usage_fault+0x5c>
		PR_FAULT_INFO("  No coprocessor instructions");
 80054b2:	2201      	movs	r2, #1
 80054b4:	f8ad 2008 	strh.w	r2, [sp, #8]
 80054b8:	4b49      	ldr	r3, [pc, #292]	; (80055e0 <usage_fault+0x258>)
 80054ba:	9320      	str	r3, [sp, #128]	; 0x80
 80054bc:	2300      	movs	r3, #0
 80054be:	9301      	str	r3, [sp, #4]
 80054c0:	2102      	movs	r1, #2
 80054c2:	f88d 1004 	strb.w	r1, [sp, #4]
 80054c6:	9901      	ldr	r1, [sp, #4]
 80054c8:	911f      	str	r1, [sp, #124]	; 0x7c
 80054ca:	4619      	mov	r1, r3
 80054cc:	f363 0100 	bfi	r1, r3, #0, #1
 80054d0:	f363 0141 	bfi	r1, r3, #1, #1
 80054d4:	f363 0182 	bfi	r1, r3, #2, #1
 80054d8:	f363 01c5 	bfi	r1, r3, #3, #3
 80054dc:	f362 1188 	bfi	r1, r2, #6, #3
 80054e0:	2208      	movs	r2, #8
 80054e2:	f362 2152 	bfi	r1, r2, #9, #10
 80054e6:	f363 41de 	bfi	r1, r3, #19, #12
 80054ea:	f363 71df 	bfi	r1, r3, #31, #1
 80054ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80054f0:	4837      	ldr	r0, [pc, #220]	; (80055d0 <usage_fault+0x248>)
 80054f2:	f00a fa9e 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 80054f6:	e77a      	b.n	80053ee <usage_fault+0x66>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
 80054f8:	2201      	movs	r2, #1
 80054fa:	f8ad 2008 	strh.w	r2, [sp, #8]
 80054fe:	4b39      	ldr	r3, [pc, #228]	; (80055e4 <usage_fault+0x25c>)
 8005500:	9326      	str	r3, [sp, #152]	; 0x98
 8005502:	2300      	movs	r3, #0
 8005504:	9301      	str	r3, [sp, #4]
 8005506:	2102      	movs	r1, #2
 8005508:	f88d 1004 	strb.w	r1, [sp, #4]
 800550c:	9901      	ldr	r1, [sp, #4]
 800550e:	9125      	str	r1, [sp, #148]	; 0x94
 8005510:	4619      	mov	r1, r3
 8005512:	f363 0100 	bfi	r1, r3, #0, #1
 8005516:	f363 0141 	bfi	r1, r3, #1, #1
 800551a:	f363 0182 	bfi	r1, r3, #2, #1
 800551e:	f363 01c5 	bfi	r1, r3, #3, #3
 8005522:	f362 1188 	bfi	r1, r2, #6, #3
 8005526:	2208      	movs	r2, #8
 8005528:	f362 2152 	bfi	r1, r2, #9, #10
 800552c:	f363 41de 	bfi	r1, r3, #19, #12
 8005530:	f363 71df 	bfi	r1, r3, #31, #1
 8005534:	aa25      	add	r2, sp, #148	; 0x94
 8005536:	4826      	ldr	r0, [pc, #152]	; (80055d0 <usage_fault+0x248>)
 8005538:	f00a fa7b 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 800553c:	e75c      	b.n	80053f8 <usage_fault+0x70>
		PR_FAULT_INFO("  Illegal use of the EPSR");
 800553e:	2201      	movs	r2, #1
 8005540:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005544:	4b28      	ldr	r3, [pc, #160]	; (80055e8 <usage_fault+0x260>)
 8005546:	932c      	str	r3, [sp, #176]	; 0xb0
 8005548:	2300      	movs	r3, #0
 800554a:	9301      	str	r3, [sp, #4]
 800554c:	2102      	movs	r1, #2
 800554e:	f88d 1004 	strb.w	r1, [sp, #4]
 8005552:	9901      	ldr	r1, [sp, #4]
 8005554:	912b      	str	r1, [sp, #172]	; 0xac
 8005556:	4619      	mov	r1, r3
 8005558:	f363 0100 	bfi	r1, r3, #0, #1
 800555c:	f363 0141 	bfi	r1, r3, #1, #1
 8005560:	f363 0182 	bfi	r1, r3, #2, #1
 8005564:	f363 01c5 	bfi	r1, r3, #3, #3
 8005568:	f362 1188 	bfi	r1, r2, #6, #3
 800556c:	2208      	movs	r2, #8
 800556e:	f362 2152 	bfi	r1, r2, #9, #10
 8005572:	f363 41de 	bfi	r1, r3, #19, #12
 8005576:	f363 71df 	bfi	r1, r3, #31, #1
 800557a:	aa2b      	add	r2, sp, #172	; 0xac
 800557c:	4814      	ldr	r0, [pc, #80]	; (80055d0 <usage_fault+0x248>)
 800557e:	f00a fa58 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 8005582:	e73f      	b.n	8005404 <usage_fault+0x7c>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
 8005584:	2201      	movs	r2, #1
 8005586:	f8ad 2008 	strh.w	r2, [sp, #8]
 800558a:	4b18      	ldr	r3, [pc, #96]	; (80055ec <usage_fault+0x264>)
 800558c:	9332      	str	r3, [sp, #200]	; 0xc8
 800558e:	2300      	movs	r3, #0
 8005590:	9301      	str	r3, [sp, #4]
 8005592:	2102      	movs	r1, #2
 8005594:	f88d 1004 	strb.w	r1, [sp, #4]
 8005598:	9901      	ldr	r1, [sp, #4]
 800559a:	9131      	str	r1, [sp, #196]	; 0xc4
 800559c:	4619      	mov	r1, r3
 800559e:	f363 0100 	bfi	r1, r3, #0, #1
 80055a2:	f363 0141 	bfi	r1, r3, #1, #1
 80055a6:	f363 0182 	bfi	r1, r3, #2, #1
 80055aa:	f363 01c5 	bfi	r1, r3, #3, #3
 80055ae:	f362 1188 	bfi	r1, r2, #6, #3
 80055b2:	2208      	movs	r2, #8
 80055b4:	f362 2152 	bfi	r1, r2, #9, #10
 80055b8:	f363 41de 	bfi	r1, r3, #19, #12
 80055bc:	f363 71df 	bfi	r1, r3, #31, #1
 80055c0:	aa31      	add	r2, sp, #196	; 0xc4
 80055c2:	4803      	ldr	r0, [pc, #12]	; (80055d0 <usage_fault+0x248>)
 80055c4:	f00a fa35 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 80055c8:	e722      	b.n	8005410 <usage_fault+0x88>
 80055ca:	bf00      	nop
 80055cc:	0801334c 	.word	0x0801334c
 80055d0:	08012b78 	.word	0x08012b78
 80055d4:	e000ed00 	.word	0xe000ed00
 80055d8:	08013364 	.word	0x08013364
 80055dc:	08013378 	.word	0x08013378
 80055e0:	08013394 	.word	0x08013394
 80055e4:	080133b4 	.word	0x080133b4
 80055e8:	080133dc 	.word	0x080133dc
 80055ec:	080133f8 	.word	0x080133f8

080055f0 <debug_monitor>:
{
 80055f0:	b500      	push	{lr}
 80055f2:	b091      	sub	sp, #68	; 0x44
	*recoverable = false;
 80055f4:	2300      	movs	r3, #0
 80055f6:	700b      	strb	r3, [r1, #0]
	PR_FAULT_INFO(
 80055f8:	2201      	movs	r2, #1
 80055fa:	f8ad 2008 	strh.w	r2, [sp, #8]
 80055fe:	4910      	ldr	r1, [pc, #64]	; (8005640 <debug_monitor+0x50>)
 8005600:	910e      	str	r1, [sp, #56]	; 0x38
 8005602:	9301      	str	r3, [sp, #4]
 8005604:	2102      	movs	r1, #2
 8005606:	f88d 1004 	strb.w	r1, [sp, #4]
 800560a:	9901      	ldr	r1, [sp, #4]
 800560c:	910d      	str	r1, [sp, #52]	; 0x34
 800560e:	4619      	mov	r1, r3
 8005610:	f363 0100 	bfi	r1, r3, #0, #1
 8005614:	f363 0141 	bfi	r1, r3, #1, #1
 8005618:	f363 0182 	bfi	r1, r3, #2, #1
 800561c:	f363 01c5 	bfi	r1, r3, #3, #3
 8005620:	f362 1188 	bfi	r1, r2, #6, #3
 8005624:	2208      	movs	r2, #8
 8005626:	f362 2152 	bfi	r1, r2, #9, #10
 800562a:	f363 41de 	bfi	r1, r3, #19, #12
 800562e:	f363 71df 	bfi	r1, r3, #31, #1
 8005632:	aa0d      	add	r2, sp, #52	; 0x34
 8005634:	4803      	ldr	r0, [pc, #12]	; (8005644 <debug_monitor+0x54>)
 8005636:	f00a f9fc 	bl	800fa32 <z_impl_z_log_msg2_static_create>
}
 800563a:	b011      	add	sp, #68	; 0x44
 800563c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005640:	08013424 	.word	0x08013424
 8005644:	08012b78 	.word	0x08012b78

08005648 <mem_manage_fault>:
{
 8005648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800564a:	b0b5      	sub	sp, #212	; 0xd4
 800564c:	4605      	mov	r5, r0
 800564e:	460c      	mov	r4, r1
 8005650:	4616      	mov	r6, r2
	PR_FAULT_INFO("***** MPU FAULT *****");
 8005652:	2201      	movs	r2, #1
 8005654:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005658:	4ba3      	ldr	r3, [pc, #652]	; (80058e8 <mem_manage_fault+0x2a0>)
 800565a:	930e      	str	r3, [sp, #56]	; 0x38
 800565c:	2300      	movs	r3, #0
 800565e:	9301      	str	r3, [sp, #4]
 8005660:	2102      	movs	r1, #2
 8005662:	f88d 1004 	strb.w	r1, [sp, #4]
 8005666:	9901      	ldr	r1, [sp, #4]
 8005668:	910d      	str	r1, [sp, #52]	; 0x34
 800566a:	4619      	mov	r1, r3
 800566c:	f363 0100 	bfi	r1, r3, #0, #1
 8005670:	f363 0141 	bfi	r1, r3, #1, #1
 8005674:	f363 0182 	bfi	r1, r3, #2, #1
 8005678:	f363 01c5 	bfi	r1, r3, #3, #3
 800567c:	f362 1188 	bfi	r1, r2, #6, #3
 8005680:	2208      	movs	r2, #8
 8005682:	f362 2152 	bfi	r1, r2, #9, #10
 8005686:	f363 41de 	bfi	r1, r3, #19, #12
 800568a:	f363 71df 	bfi	r1, r3, #31, #1
 800568e:	aa0d      	add	r2, sp, #52	; 0x34
 8005690:	4896      	ldr	r0, [pc, #600]	; (80058ec <mem_manage_fault+0x2a4>)
 8005692:	f00a f9ce 	bl	800fa32 <z_impl_z_log_msg2_static_create>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
 8005696:	4b96      	ldr	r3, [pc, #600]	; (80058f0 <mem_manage_fault+0x2a8>)
 8005698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800569a:	f013 0f10 	tst.w	r3, #16
 800569e:	d134      	bne.n	800570a <mem_manage_fault+0xc2>
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
 80056a0:	4b93      	ldr	r3, [pc, #588]	; (80058f0 <mem_manage_fault+0x2a8>)
 80056a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056a4:	f013 0f08 	tst.w	r3, #8
 80056a8:	d152      	bne.n	8005750 <mem_manage_fault+0x108>
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
 80056aa:	4b91      	ldr	r3, [pc, #580]	; (80058f0 <mem_manage_fault+0x2a8>)
 80056ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ae:	f013 0f02 	tst.w	r3, #2
 80056b2:	d170      	bne.n	8005796 <mem_manage_fault+0x14e>
	uint32_t mmfar = -EINVAL;
 80056b4:	f06f 0715 	mvn.w	r7, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
 80056b8:	4b8d      	ldr	r3, [pc, #564]	; (80058f0 <mem_manage_fault+0x2a8>)
 80056ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056bc:	f013 0f01 	tst.w	r3, #1
 80056c0:	f040 80c0 	bne.w	8005844 <mem_manage_fault+0x1fc>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
 80056c4:	4b8a      	ldr	r3, [pc, #552]	; (80058f0 <mem_manage_fault+0x2a8>)
 80056c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056c8:	f013 0f20 	tst.w	r3, #32
 80056cc:	f040 80dd 	bne.w	800588a <mem_manage_fault+0x242>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 80056d0:	4b87      	ldr	r3, [pc, #540]	; (80058f0 <mem_manage_fault+0x2a8>)
 80056d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d4:	f013 0f10 	tst.w	r3, #16
 80056d8:	d104      	bne.n	80056e4 <mem_manage_fault+0x9c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
 80056da:	4b85      	ldr	r3, [pc, #532]	; (80058f0 <mem_manage_fault+0x2a8>)
 80056dc:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 80056de:	f014 0402 	ands.w	r4, r4, #2
 80056e2:	d005      	beq.n	80056f0 <mem_manage_fault+0xa8>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
 80056e4:	4b82      	ldr	r3, [pc, #520]	; (80058f0 <mem_manage_fault+0x2a8>)
 80056e6:	685c      	ldr	r4, [r3, #4]
 80056e8:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
 80056ec:	f040 80f0 	bne.w	80058d0 <mem_manage_fault+0x288>
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
 80056f0:	4a7f      	ldr	r2, [pc, #508]	; (80058f0 <mem_manage_fault+0x2a8>)
 80056f2:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80056f4:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 80056f8:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 80056fa:	2101      	movs	r1, #1
 80056fc:	4628      	mov	r0, r5
 80056fe:	f00a fa2c 	bl	800fb5a <memory_fault_recoverable>
 8005702:	7030      	strb	r0, [r6, #0]
}
 8005704:	4620      	mov	r0, r4
 8005706:	b035      	add	sp, #212	; 0xd4
 8005708:	bdf0      	pop	{r4, r5, r6, r7, pc}
		PR_FAULT_INFO("  Stacking error (context area might be"
 800570a:	2201      	movs	r2, #1
 800570c:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005710:	4b78      	ldr	r3, [pc, #480]	; (80058f4 <mem_manage_fault+0x2ac>)
 8005712:	9314      	str	r3, [sp, #80]	; 0x50
 8005714:	2300      	movs	r3, #0
 8005716:	9301      	str	r3, [sp, #4]
 8005718:	2102      	movs	r1, #2
 800571a:	f88d 1004 	strb.w	r1, [sp, #4]
 800571e:	9901      	ldr	r1, [sp, #4]
 8005720:	9113      	str	r1, [sp, #76]	; 0x4c
 8005722:	4619      	mov	r1, r3
 8005724:	f363 0100 	bfi	r1, r3, #0, #1
 8005728:	f363 0141 	bfi	r1, r3, #1, #1
 800572c:	f363 0182 	bfi	r1, r3, #2, #1
 8005730:	f363 01c5 	bfi	r1, r3, #3, #3
 8005734:	f362 1188 	bfi	r1, r2, #6, #3
 8005738:	2208      	movs	r2, #8
 800573a:	f362 2152 	bfi	r1, r2, #9, #10
 800573e:	f363 41de 	bfi	r1, r3, #19, #12
 8005742:	f363 71df 	bfi	r1, r3, #31, #1
 8005746:	aa13      	add	r2, sp, #76	; 0x4c
 8005748:	4868      	ldr	r0, [pc, #416]	; (80058ec <mem_manage_fault+0x2a4>)
 800574a:	f00a f972 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 800574e:	e7a7      	b.n	80056a0 <mem_manage_fault+0x58>
		PR_FAULT_INFO("  Unstacking error");
 8005750:	2201      	movs	r2, #1
 8005752:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005756:	4b68      	ldr	r3, [pc, #416]	; (80058f8 <mem_manage_fault+0x2b0>)
 8005758:	931a      	str	r3, [sp, #104]	; 0x68
 800575a:	2300      	movs	r3, #0
 800575c:	9301      	str	r3, [sp, #4]
 800575e:	2102      	movs	r1, #2
 8005760:	f88d 1004 	strb.w	r1, [sp, #4]
 8005764:	9901      	ldr	r1, [sp, #4]
 8005766:	9119      	str	r1, [sp, #100]	; 0x64
 8005768:	4619      	mov	r1, r3
 800576a:	f363 0100 	bfi	r1, r3, #0, #1
 800576e:	f363 0141 	bfi	r1, r3, #1, #1
 8005772:	f363 0182 	bfi	r1, r3, #2, #1
 8005776:	f363 01c5 	bfi	r1, r3, #3, #3
 800577a:	f362 1188 	bfi	r1, r2, #6, #3
 800577e:	2208      	movs	r2, #8
 8005780:	f362 2152 	bfi	r1, r2, #9, #10
 8005784:	f363 41de 	bfi	r1, r3, #19, #12
 8005788:	f363 71df 	bfi	r1, r3, #31, #1
 800578c:	aa19      	add	r2, sp, #100	; 0x64
 800578e:	4857      	ldr	r0, [pc, #348]	; (80058ec <mem_manage_fault+0x2a4>)
 8005790:	f00a f94f 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 8005794:	e789      	b.n	80056aa <mem_manage_fault+0x62>
		PR_FAULT_INFO("  Data Access Violation");
 8005796:	2201      	movs	r2, #1
 8005798:	f8ad 2008 	strh.w	r2, [sp, #8]
 800579c:	4b57      	ldr	r3, [pc, #348]	; (80058fc <mem_manage_fault+0x2b4>)
 800579e:	9320      	str	r3, [sp, #128]	; 0x80
 80057a0:	2300      	movs	r3, #0
 80057a2:	9301      	str	r3, [sp, #4]
 80057a4:	2102      	movs	r1, #2
 80057a6:	f88d 1004 	strb.w	r1, [sp, #4]
 80057aa:	9901      	ldr	r1, [sp, #4]
 80057ac:	911f      	str	r1, [sp, #124]	; 0x7c
 80057ae:	4619      	mov	r1, r3
 80057b0:	f363 0100 	bfi	r1, r3, #0, #1
 80057b4:	f363 0141 	bfi	r1, r3, #1, #1
 80057b8:	f363 0182 	bfi	r1, r3, #2, #1
 80057bc:	f363 01c5 	bfi	r1, r3, #3, #3
 80057c0:	f362 1188 	bfi	r1, r2, #6, #3
 80057c4:	2208      	movs	r2, #8
 80057c6:	f362 2152 	bfi	r1, r2, #9, #10
 80057ca:	f363 41de 	bfi	r1, r3, #19, #12
 80057ce:	f363 71df 	bfi	r1, r3, #31, #1
 80057d2:	aa1f      	add	r2, sp, #124	; 0x7c
 80057d4:	4845      	ldr	r0, [pc, #276]	; (80058ec <mem_manage_fault+0x2a4>)
 80057d6:	f00a f92c 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		uint32_t temp = SCB->MMFAR;
 80057da:	4b45      	ldr	r3, [pc, #276]	; (80058f0 <mem_manage_fault+0x2a8>)
 80057dc:	6b5f      	ldr	r7, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
 80057de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057e0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80057e4:	d102      	bne.n	80057ec <mem_manage_fault+0x1a4>
	uint32_t mmfar = -EINVAL;
 80057e6:	f06f 0715 	mvn.w	r7, #21
 80057ea:	e765      	b.n	80056b8 <mem_manage_fault+0x70>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
 80057ec:	2201      	movs	r2, #1
 80057ee:	f8ad 2008 	strh.w	r2, [sp, #8]
 80057f2:	4b43      	ldr	r3, [pc, #268]	; (8005900 <mem_manage_fault+0x2b8>)
 80057f4:	9326      	str	r3, [sp, #152]	; 0x98
 80057f6:	9727      	str	r7, [sp, #156]	; 0x9c
 80057f8:	2300      	movs	r3, #0
 80057fa:	9301      	str	r3, [sp, #4]
 80057fc:	2103      	movs	r1, #3
 80057fe:	f88d 1004 	strb.w	r1, [sp, #4]
 8005802:	9901      	ldr	r1, [sp, #4]
 8005804:	9125      	str	r1, [sp, #148]	; 0x94
 8005806:	4619      	mov	r1, r3
 8005808:	f363 0100 	bfi	r1, r3, #0, #1
 800580c:	f363 0141 	bfi	r1, r3, #1, #1
 8005810:	f363 0182 	bfi	r1, r3, #2, #1
 8005814:	f363 01c5 	bfi	r1, r3, #3, #3
 8005818:	f362 1188 	bfi	r1, r2, #6, #3
 800581c:	220c      	movs	r2, #12
 800581e:	f362 2152 	bfi	r1, r2, #9, #10
 8005822:	f363 41de 	bfi	r1, r3, #19, #12
 8005826:	f363 71df 	bfi	r1, r3, #31, #1
 800582a:	aa25      	add	r2, sp, #148	; 0x94
 800582c:	482f      	ldr	r0, [pc, #188]	; (80058ec <mem_manage_fault+0x2a4>)
 800582e:	f00a f900 	bl	800fa32 <z_impl_z_log_msg2_static_create>
			if (from_hard_fault != 0) {
 8005832:	2c00      	cmp	r4, #0
 8005834:	f43f af40 	beq.w	80056b8 <mem_manage_fault+0x70>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
 8005838:	4a2d      	ldr	r2, [pc, #180]	; (80058f0 <mem_manage_fault+0x2a8>)
 800583a:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800583c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005840:	6293      	str	r3, [r2, #40]	; 0x28
 8005842:	e739      	b.n	80056b8 <mem_manage_fault+0x70>
		PR_FAULT_INFO("  Instruction Access Violation");
 8005844:	2201      	movs	r2, #1
 8005846:	f8ad 2008 	strh.w	r2, [sp, #8]
 800584a:	4b2e      	ldr	r3, [pc, #184]	; (8005904 <mem_manage_fault+0x2bc>)
 800584c:	932c      	str	r3, [sp, #176]	; 0xb0
 800584e:	2300      	movs	r3, #0
 8005850:	9301      	str	r3, [sp, #4]
 8005852:	2102      	movs	r1, #2
 8005854:	f88d 1004 	strb.w	r1, [sp, #4]
 8005858:	9901      	ldr	r1, [sp, #4]
 800585a:	912b      	str	r1, [sp, #172]	; 0xac
 800585c:	4619      	mov	r1, r3
 800585e:	f363 0100 	bfi	r1, r3, #0, #1
 8005862:	f363 0141 	bfi	r1, r3, #1, #1
 8005866:	f363 0182 	bfi	r1, r3, #2, #1
 800586a:	f363 01c5 	bfi	r1, r3, #3, #3
 800586e:	f362 1188 	bfi	r1, r2, #6, #3
 8005872:	2208      	movs	r2, #8
 8005874:	f362 2152 	bfi	r1, r2, #9, #10
 8005878:	f363 41de 	bfi	r1, r3, #19, #12
 800587c:	f363 71df 	bfi	r1, r3, #31, #1
 8005880:	aa2b      	add	r2, sp, #172	; 0xac
 8005882:	481a      	ldr	r0, [pc, #104]	; (80058ec <mem_manage_fault+0x2a4>)
 8005884:	f00a f8d5 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 8005888:	e71c      	b.n	80056c4 <mem_manage_fault+0x7c>
		PR_FAULT_INFO(
 800588a:	2201      	movs	r2, #1
 800588c:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005890:	4b1d      	ldr	r3, [pc, #116]	; (8005908 <mem_manage_fault+0x2c0>)
 8005892:	9332      	str	r3, [sp, #200]	; 0xc8
 8005894:	2300      	movs	r3, #0
 8005896:	9301      	str	r3, [sp, #4]
 8005898:	2102      	movs	r1, #2
 800589a:	f88d 1004 	strb.w	r1, [sp, #4]
 800589e:	9901      	ldr	r1, [sp, #4]
 80058a0:	9131      	str	r1, [sp, #196]	; 0xc4
 80058a2:	4619      	mov	r1, r3
 80058a4:	f363 0100 	bfi	r1, r3, #0, #1
 80058a8:	f363 0141 	bfi	r1, r3, #1, #1
 80058ac:	f363 0182 	bfi	r1, r3, #2, #1
 80058b0:	f363 01c5 	bfi	r1, r3, #3, #3
 80058b4:	f362 1188 	bfi	r1, r2, #6, #3
 80058b8:	2208      	movs	r2, #8
 80058ba:	f362 2152 	bfi	r1, r2, #9, #10
 80058be:	f363 41de 	bfi	r1, r3, #19, #12
 80058c2:	f363 71df 	bfi	r1, r3, #31, #1
 80058c6:	aa31      	add	r2, sp, #196	; 0xc4
 80058c8:	4808      	ldr	r0, [pc, #32]	; (80058ec <mem_manage_fault+0x2a4>)
 80058ca:	f00a f8b2 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 80058ce:	e6ff      	b.n	80056d0 <mem_manage_fault+0x88>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
 80058d0:	4629      	mov	r1, r5
 80058d2:	4638      	mov	r0, r7
 80058d4:	f7ff fb6e 	bl	8004fb4 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
 80058d8:	4604      	mov	r4, r0
 80058da:	2800      	cmp	r0, #0
 80058dc:	f43f af08 	beq.w	80056f0 <mem_manage_fault+0xa8>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80058e0:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
 80058e4:	2402      	movs	r4, #2
 80058e6:	e703      	b.n	80056f0 <mem_manage_fault+0xa8>
 80058e8:	08013448 	.word	0x08013448
 80058ec:	08012b78 	.word	0x08012b78
 80058f0:	e000ed00 	.word	0xe000ed00
 80058f4:	08013460 	.word	0x08013460
 80058f8:	080132a0 	.word	0x080132a0
 80058fc:	08013494 	.word	0x08013494
 8005900:	080134ac 	.word	0x080134ac
 8005904:	080134c4 	.word	0x080134c4
 8005908:	0801331c 	.word	0x0801331c

0800590c <hard_fault>:
{
 800590c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800590e:	b0a9      	sub	sp, #164	; 0xa4
 8005910:	4607      	mov	r7, r0
 8005912:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** HARD FAULT *****");
 8005914:	2301      	movs	r3, #1
 8005916:	f8ad 3008 	strh.w	r3, [sp, #8]
 800591a:	4a73      	ldr	r2, [pc, #460]	; (8005ae8 <hard_fault+0x1dc>)
 800591c:	920e      	str	r2, [sp, #56]	; 0x38
 800591e:	2400      	movs	r4, #0
 8005920:	9401      	str	r4, [sp, #4]
 8005922:	2202      	movs	r2, #2
 8005924:	f88d 2004 	strb.w	r2, [sp, #4]
 8005928:	9a01      	ldr	r2, [sp, #4]
 800592a:	920d      	str	r2, [sp, #52]	; 0x34
 800592c:	4621      	mov	r1, r4
 800592e:	f364 0100 	bfi	r1, r4, #0, #1
 8005932:	f364 0141 	bfi	r1, r4, #1, #1
 8005936:	f364 0182 	bfi	r1, r4, #2, #1
 800593a:	f364 01c5 	bfi	r1, r4, #3, #3
 800593e:	f363 1188 	bfi	r1, r3, #6, #3
 8005942:	2308      	movs	r3, #8
 8005944:	f363 2152 	bfi	r1, r3, #9, #10
 8005948:	f364 41de 	bfi	r1, r4, #19, #12
 800594c:	f364 71df 	bfi	r1, r4, #31, #1
 8005950:	4623      	mov	r3, r4
 8005952:	aa0d      	add	r2, sp, #52	; 0x34
 8005954:	4865      	ldr	r0, [pc, #404]	; (8005aec <hard_fault+0x1e0>)
 8005956:	f00a f86c 	bl	800fa32 <z_impl_z_log_msg2_static_create>
	*recoverable = false;
 800595a:	7034      	strb	r4, [r6, #0]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
 800595c:	4b64      	ldr	r3, [pc, #400]	; (8005af0 <hard_fault+0x1e4>)
 800595e:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8005960:	f015 0502 	ands.w	r5, r5, #2
 8005964:	d10a      	bne.n	800597c <hard_fault+0x70>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
 8005966:	4b62      	ldr	r3, [pc, #392]	; (8005af0 <hard_fault+0x1e4>)
 8005968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800596a:	2b00      	cmp	r3, #0
 800596c:	db2a      	blt.n	80059c4 <hard_fault+0xb8>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
 800596e:	4b60      	ldr	r3, [pc, #384]	; (8005af0 <hard_fault+0x1e4>)
 8005970:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005972:	f010 4080 	ands.w	r0, r0, #1073741824	; 0x40000000
 8005976:	d149      	bne.n	8005a0c <hard_fault+0x100>
}
 8005978:	b029      	add	sp, #164	; 0xa4
 800597a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		PR_EXC("  Bus fault on vector table read");
 800597c:	2301      	movs	r3, #1
 800597e:	f8ad 3008 	strh.w	r3, [sp, #8]
 8005982:	4a5c      	ldr	r2, [pc, #368]	; (8005af4 <hard_fault+0x1e8>)
 8005984:	9226      	str	r2, [sp, #152]	; 0x98
 8005986:	9401      	str	r4, [sp, #4]
 8005988:	2202      	movs	r2, #2
 800598a:	f88d 2004 	strb.w	r2, [sp, #4]
 800598e:	9a01      	ldr	r2, [sp, #4]
 8005990:	9225      	str	r2, [sp, #148]	; 0x94
 8005992:	4621      	mov	r1, r4
 8005994:	f364 0100 	bfi	r1, r4, #0, #1
 8005998:	f364 0141 	bfi	r1, r4, #1, #1
 800599c:	f364 0182 	bfi	r1, r4, #2, #1
 80059a0:	f364 01c5 	bfi	r1, r4, #3, #3
 80059a4:	f363 1188 	bfi	r1, r3, #6, #3
 80059a8:	2308      	movs	r3, #8
 80059aa:	f363 2152 	bfi	r1, r3, #9, #10
 80059ae:	f364 41de 	bfi	r1, r4, #19, #12
 80059b2:	f364 71df 	bfi	r1, r4, #31, #1
 80059b6:	4623      	mov	r3, r4
 80059b8:	aa25      	add	r2, sp, #148	; 0x94
 80059ba:	484c      	ldr	r0, [pc, #304]	; (8005aec <hard_fault+0x1e0>)
 80059bc:	f00a f839 	bl	800fa32 <z_impl_z_log_msg2_static_create>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 80059c0:	4620      	mov	r0, r4
 80059c2:	e7d9      	b.n	8005978 <hard_fault+0x6c>
		PR_EXC("  Debug event");
 80059c4:	2201      	movs	r2, #1
 80059c6:	f8ad 2008 	strh.w	r2, [sp, #8]
 80059ca:	4b4b      	ldr	r3, [pc, #300]	; (8005af8 <hard_fault+0x1ec>)
 80059cc:	9320      	str	r3, [sp, #128]	; 0x80
 80059ce:	2300      	movs	r3, #0
 80059d0:	9301      	str	r3, [sp, #4]
 80059d2:	2102      	movs	r1, #2
 80059d4:	f88d 1004 	strb.w	r1, [sp, #4]
 80059d8:	9901      	ldr	r1, [sp, #4]
 80059da:	911f      	str	r1, [sp, #124]	; 0x7c
 80059dc:	4619      	mov	r1, r3
 80059de:	f363 0100 	bfi	r1, r3, #0, #1
 80059e2:	f363 0141 	bfi	r1, r3, #1, #1
 80059e6:	f363 0182 	bfi	r1, r3, #2, #1
 80059ea:	f363 01c5 	bfi	r1, r3, #3, #3
 80059ee:	f362 1188 	bfi	r1, r2, #6, #3
 80059f2:	2208      	movs	r2, #8
 80059f4:	f362 2152 	bfi	r1, r2, #9, #10
 80059f8:	f363 41de 	bfi	r1, r3, #19, #12
 80059fc:	f363 71df 	bfi	r1, r3, #31, #1
 8005a00:	aa1f      	add	r2, sp, #124	; 0x7c
 8005a02:	483a      	ldr	r0, [pc, #232]	; (8005aec <hard_fault+0x1e0>)
 8005a04:	f00a f815 	bl	800fa32 <z_impl_z_log_msg2_static_create>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 8005a08:	4628      	mov	r0, r5
 8005a0a:	e7b5      	b.n	8005978 <hard_fault+0x6c>
		PR_EXC("  Fault escalation (see below)");
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005a12:	4b3a      	ldr	r3, [pc, #232]	; (8005afc <hard_fault+0x1f0>)
 8005a14:	9314      	str	r3, [sp, #80]	; 0x50
 8005a16:	2300      	movs	r3, #0
 8005a18:	9301      	str	r3, [sp, #4]
 8005a1a:	2102      	movs	r1, #2
 8005a1c:	f88d 1004 	strb.w	r1, [sp, #4]
 8005a20:	9901      	ldr	r1, [sp, #4]
 8005a22:	9113      	str	r1, [sp, #76]	; 0x4c
 8005a24:	4619      	mov	r1, r3
 8005a26:	f363 0100 	bfi	r1, r3, #0, #1
 8005a2a:	f363 0141 	bfi	r1, r3, #1, #1
 8005a2e:	f363 0182 	bfi	r1, r3, #2, #1
 8005a32:	f363 01c5 	bfi	r1, r3, #3, #3
 8005a36:	f362 1188 	bfi	r1, r2, #6, #3
 8005a3a:	2208      	movs	r2, #8
 8005a3c:	f362 2152 	bfi	r1, r2, #9, #10
 8005a40:	f363 41de 	bfi	r1, r3, #19, #12
 8005a44:	f363 71df 	bfi	r1, r3, #31, #1
 8005a48:	aa13      	add	r2, sp, #76	; 0x4c
 8005a4a:	4828      	ldr	r0, [pc, #160]	; (8005aec <hard_fault+0x1e0>)
 8005a4c:	f009 fff1 	bl	800fa32 <z_impl_z_log_msg2_static_create>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
 8005a50:	69bb      	ldr	r3, [r7, #24]
	uint16_t fault_insn = *(ret_addr - 1);
 8005a52:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
 8005a56:	f64d 7302 	movw	r3, #57090	; 0xdf02
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d00d      	beq.n	8005a7a <hard_fault+0x16e>
		} else if (SCB_MMFSR != 0) {
 8005a5e:	4b24      	ldr	r3, [pc, #144]	; (8005af0 <hard_fault+0x1e4>)
 8005a60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005a64:	bb7b      	cbnz	r3, 8005ac6 <hard_fault+0x1ba>
		} else if (SCB_BFSR != 0) {
 8005a66:	4b22      	ldr	r3, [pc, #136]	; (8005af0 <hard_fault+0x1e4>)
 8005a68:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8005a6c:	bb8b      	cbnz	r3, 8005ad2 <hard_fault+0x1c6>
		} else if (SCB_UFSR != 0) {
 8005a6e:	4b20      	ldr	r3, [pc, #128]	; (8005af0 <hard_fault+0x1e4>)
 8005a70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	bb9b      	cbnz	r3, 8005ade <hard_fault+0x1d2>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 8005a76:	4628      	mov	r0, r5
	return reason;
 8005a78:	e77e      	b.n	8005978 <hard_fault+0x6c>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005a80:	4b1f      	ldr	r3, [pc, #124]	; (8005b00 <hard_fault+0x1f4>)
 8005a82:	931a      	str	r3, [sp, #104]	; 0x68
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	931b      	str	r3, [sp, #108]	; 0x6c
 8005a88:	2300      	movs	r3, #0
 8005a8a:	9301      	str	r3, [sp, #4]
 8005a8c:	2103      	movs	r1, #3
 8005a8e:	f88d 1004 	strb.w	r1, [sp, #4]
 8005a92:	9901      	ldr	r1, [sp, #4]
 8005a94:	9119      	str	r1, [sp, #100]	; 0x64
 8005a96:	4619      	mov	r1, r3
 8005a98:	f363 0100 	bfi	r1, r3, #0, #1
 8005a9c:	f363 0141 	bfi	r1, r3, #1, #1
 8005aa0:	f363 0182 	bfi	r1, r3, #2, #1
 8005aa4:	f363 01c5 	bfi	r1, r3, #3, #3
 8005aa8:	f362 1188 	bfi	r1, r2, #6, #3
 8005aac:	220c      	movs	r2, #12
 8005aae:	f362 2152 	bfi	r1, r2, #9, #10
 8005ab2:	f363 41de 	bfi	r1, r3, #19, #12
 8005ab6:	f363 71df 	bfi	r1, r3, #31, #1
 8005aba:	aa19      	add	r2, sp, #100	; 0x64
 8005abc:	480b      	ldr	r0, [pc, #44]	; (8005aec <hard_fault+0x1e0>)
 8005abe:	f009 ffb8 	bl	800fa32 <z_impl_z_log_msg2_static_create>
			reason = esf->basic.r0;
 8005ac2:	6838      	ldr	r0, [r7, #0]
 8005ac4:	e758      	b.n	8005978 <hard_fault+0x6c>
			reason = mem_manage_fault(esf, 1, recoverable);
 8005ac6:	4632      	mov	r2, r6
 8005ac8:	2101      	movs	r1, #1
 8005aca:	4638      	mov	r0, r7
 8005acc:	f7ff fdbc 	bl	8005648 <mem_manage_fault>
 8005ad0:	e752      	b.n	8005978 <hard_fault+0x6c>
			reason = bus_fault(esf, 1, recoverable);
 8005ad2:	4632      	mov	r2, r6
 8005ad4:	2101      	movs	r1, #1
 8005ad6:	4638      	mov	r0, r7
 8005ad8:	f7ff fae8 	bl	80050ac <bus_fault>
 8005adc:	e74c      	b.n	8005978 <hard_fault+0x6c>
			reason = usage_fault(esf);
 8005ade:	4638      	mov	r0, r7
 8005ae0:	f7ff fc52 	bl	8005388 <usage_fault>
 8005ae4:	e748      	b.n	8005978 <hard_fault+0x6c>
 8005ae6:	bf00      	nop
 8005ae8:	080134e4 	.word	0x080134e4
 8005aec:	08012b78 	.word	0x08012b78
 8005af0:	e000ed00 	.word	0xe000ed00
 8005af4:	080134fc 	.word	0x080134fc
 8005af8:	08013520 	.word	0x08013520
 8005afc:	08013530 	.word	0x08013530
 8005b00:	08013550 	.word	0x08013550

08005b04 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
 8005b04:	b570      	push	{r4, r5, r6, lr}
 8005b06:	b098      	sub	sp, #96	; 0x60
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 8005b08:	4b38      	ldr	r3, [pc, #224]	; (8005bec <z_arm_fault+0xe8>)
 8005b0a:	685d      	ldr	r5, [r3, #4]
 8005b0c:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8005b10:	2300      	movs	r3, #0
 8005b12:	f383 8811 	msr	BASEPRI, r3
 8005b16:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
 8005b1a:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
 8005b1e:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 8005b22:	d13c      	bne.n	8005b9e <z_arm_fault+0x9a>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
 8005b24:	f002 030c 	and.w	r3, r2, #12
 8005b28:	2b08      	cmp	r3, #8
 8005b2a:	d010      	beq.n	8005b4e <z_arm_fault+0x4a>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
 8005b2c:	f012 0f08 	tst.w	r2, #8
 8005b30:	d032      	beq.n	8005b98 <z_arm_fault+0x94>
			ptr_esf =  (z_arch_esf_t *)psp;
 8005b32:	460c      	mov	r4, r1
	*nested_exc = false;
 8005b34:	2600      	movs	r6, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
 8005b36:	f10d 0247 	add.w	r2, sp, #71	; 0x47
 8005b3a:	4629      	mov	r1, r5
 8005b3c:	4620      	mov	r0, r4
 8005b3e:	f00a f81b 	bl	800fb78 <fault_handle>
 8005b42:	4605      	mov	r5, r0
	if (recoverable) {
 8005b44:	f89d 3047 	ldrb.w	r3, [sp, #71]	; 0x47
 8005b48:	b363      	cbz	r3, 8005ba4 <z_arm_fault+0xa0>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
 8005b4a:	b018      	add	sp, #96	; 0x60
 8005b4c:	bd70      	pop	{r4, r5, r6, pc}
		PR_EXC("SPSEL in thread mode does not indicate PSP");
 8005b4e:	2301      	movs	r3, #1
 8005b50:	f8ad 3004 	strh.w	r3, [sp, #4]
 8005b54:	4a26      	ldr	r2, [pc, #152]	; (8005bf0 <z_arm_fault+0xec>)
 8005b56:	9216      	str	r2, [sp, #88]	; 0x58
 8005b58:	2400      	movs	r4, #0
 8005b5a:	9400      	str	r4, [sp, #0]
 8005b5c:	2202      	movs	r2, #2
 8005b5e:	f88d 2000 	strb.w	r2, [sp]
 8005b62:	9a00      	ldr	r2, [sp, #0]
 8005b64:	9215      	str	r2, [sp, #84]	; 0x54
 8005b66:	4621      	mov	r1, r4
 8005b68:	f364 0100 	bfi	r1, r4, #0, #1
 8005b6c:	f364 0141 	bfi	r1, r4, #1, #1
 8005b70:	f364 0182 	bfi	r1, r4, #2, #1
 8005b74:	f364 01c5 	bfi	r1, r4, #3, #3
 8005b78:	f363 1188 	bfi	r1, r3, #6, #3
 8005b7c:	2308      	movs	r3, #8
 8005b7e:	f363 2152 	bfi	r1, r3, #9, #10
 8005b82:	f364 41de 	bfi	r1, r4, #19, #12
 8005b86:	f364 71df 	bfi	r1, r4, #31, #1
 8005b8a:	4623      	mov	r3, r4
 8005b8c:	aa15      	add	r2, sp, #84	; 0x54
 8005b8e:	4819      	ldr	r0, [pc, #100]	; (8005bf4 <z_arm_fault+0xf0>)
 8005b90:	f009 ff4f 	bl	800fa32 <z_impl_z_log_msg2_static_create>
	*nested_exc = false;
 8005b94:	4626      	mov	r6, r4
		return NULL;
 8005b96:	e7ce      	b.n	8005b36 <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
 8005b98:	4604      	mov	r4, r0
			*nested_exc = true;
 8005b9a:	2601      	movs	r6, #1
 8005b9c:	e7cb      	b.n	8005b36 <z_arm_fault+0x32>
	*nested_exc = false;
 8005b9e:	2600      	movs	r6, #0
		return NULL;
 8005ba0:	4634      	mov	r4, r6
 8005ba2:	e7c8      	b.n	8005b36 <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
 8005ba4:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
 8005ba8:	6820      	ldr	r0, [r4, #0]
 8005baa:	6861      	ldr	r1, [r4, #4]
 8005bac:	68a2      	ldr	r2, [r4, #8]
 8005bae:	68e3      	ldr	r3, [r4, #12]
 8005bb0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8005bb4:	6920      	ldr	r0, [r4, #16]
 8005bb6:	6961      	ldr	r1, [r4, #20]
 8005bb8:	69a2      	ldr	r2, [r4, #24]
 8005bba:	69e3      	ldr	r3, [r4, #28]
 8005bbc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	if (nested_exc) {
 8005bc0:	b146      	cbz	r6, 8005bd4 <z_arm_fault+0xd0>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
 8005bc2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005bc6:	b95a      	cbnz	r2, 8005be0 <z_arm_fault+0xdc>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
 8005bc8:	ea6f 2353 	mvn.w	r3, r3, lsr #9
 8005bcc:	ea6f 2343 	mvn.w	r3, r3, lsl #9
 8005bd0:	9310      	str	r3, [sp, #64]	; 0x40
 8005bd2:	e005      	b.n	8005be0 <z_arm_fault+0xdc>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 8005bd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005bd6:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005bda:	f023 0301 	bic.w	r3, r3, #1
 8005bde:	9310      	str	r3, [sp, #64]	; 0x40
	z_arm_fatal_error(reason, &esf_copy);
 8005be0:	a909      	add	r1, sp, #36	; 0x24
 8005be2:	4628      	mov	r0, r5
 8005be4:	f009 ff94 	bl	800fb10 <z_arm_fatal_error>
 8005be8:	e7af      	b.n	8005b4a <z_arm_fault+0x46>
 8005bea:	bf00      	nop
 8005bec:	e000ed00 	.word	0xe000ed00
 8005bf0:	0801356c 	.word	0x0801356c
 8005bf4:	08012b78 	.word	0x08012b78

08005bf8 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
 8005bf8:	4a02      	ldr	r2, [pc, #8]	; (8005c04 <z_arm_fault_init+0xc>)
 8005bfa:	6953      	ldr	r3, [r2, #20]
 8005bfc:	f043 0310 	orr.w	r3, r3, #16
 8005c00:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
 8005c02:	4770      	bx	lr
 8005c04:	e000ed00 	.word	0xe000ed00

08005c08 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
 8005c08:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
 8005c0c:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
 8005c10:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
 8005c12:	4672      	mov	r2, lr
	bl z_arm_fault
 8005c14:	f7ff ff76 	bl	8005b04 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
 8005c18:	bd01      	pop	{r0, pc}
 8005c1a:	bf00      	nop

08005c1c <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
 8005c1c:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
 8005c1e:	e006      	b.n	8005c2e <z_arm_interrupt_init+0x12>
 8005c20:	f002 010f 	and.w	r1, r2, #15
 8005c24:	4b09      	ldr	r3, [pc, #36]	; (8005c4c <z_arm_interrupt_init+0x30>)
 8005c26:	440b      	add	r3, r1
 8005c28:	2110      	movs	r1, #16
 8005c2a:	7619      	strb	r1, [r3, #24]
 8005c2c:	3201      	adds	r2, #1
 8005c2e:	2a54      	cmp	r2, #84	; 0x54
 8005c30:	dc0a      	bgt.n	8005c48 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
 8005c32:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	dbf3      	blt.n	8005c20 <z_arm_interrupt_init+0x4>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c38:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8005c3c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8005c40:	2110      	movs	r1, #16
 8005c42:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
 8005c46:	e7f1      	b.n	8005c2c <z_arm_interrupt_init+0x10>
	}
}
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	e000ecfc 	.word	0xe000ecfc

08005c50 <__start>:

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8005c50:	2010      	movs	r0, #16
    msr BASEPRI, r0
 8005c52:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
 8005c56:	4808      	ldr	r0, [pc, #32]	; (8005c78 <__start+0x28>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
 8005c58:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
 8005c5c:	1840      	adds	r0, r0, r1
    msr PSP, r0
 8005c5e:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
 8005c62:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
 8005c66:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
 8005c68:	4308      	orrs	r0, r1
    msr CONTROL, r0
 8005c6a:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
 8005c6e:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
 8005c72:	f7ff f907 	bl	8004e84 <z_arm_prep_c>
 8005c76:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
 8005c78:	200036c0 	.word	0x200036c0

08005c7c <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
 8005c7c:	b508      	push	{r3, lr}
	if (_current == thread) {
 8005c7e:	4b08      	ldr	r3, [pc, #32]	; (8005ca0 <z_impl_k_thread_abort+0x24>)
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	4283      	cmp	r3, r0
 8005c84:	d002      	beq.n	8005c8c <z_impl_k_thread_abort+0x10>
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	z_thread_abort(thread);
 8005c86:	f007 f983 	bl	800cf90 <z_thread_abort>
}
 8005c8a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c8c:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d0f8      	beq.n	8005c86 <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8005c94:	4a03      	ldr	r2, [pc, #12]	; (8005ca4 <z_impl_k_thread_abort+0x28>)
 8005c96:	6853      	ldr	r3, [r2, #4]
 8005c98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c9c:	6053      	str	r3, [r2, #4]
 8005c9e:	e7f2      	b.n	8005c86 <z_impl_k_thread_abort+0xa>
 8005ca0:	2000153c 	.word	0x2000153c
 8005ca4:	e000ed00 	.word	0xe000ed00

08005ca8 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
 8005ca8:	b508      	push	{r3, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
 8005caa:	4b03      	ldr	r3, [pc, #12]	; (8005cb8 <z_arm_configure_static_mpu_regions+0x10>)
 8005cac:	4a03      	ldr	r2, [pc, #12]	; (8005cbc <z_arm_configure_static_mpu_regions+0x14>)
 8005cae:	2101      	movs	r1, #1
 8005cb0:	4803      	ldr	r0, [pc, #12]	; (8005cc0 <z_arm_configure_static_mpu_regions+0x18>)
 8005cb2:	f009 ffb6 	bl	800fc22 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
 8005cb6:	bd08      	pop	{r3, pc}
 8005cb8:	20028000 	.word	0x20028000
 8005cbc:	20000000 	.word	0x20000000
 8005cc0:	0801359c 	.word	0x0801359c

08005cc4 <z_arm_configure_dynamic_mpu_regions>:
 *
 * This function is not inherently thread-safe, but the memory domain
 * spinlock needs to be held anyway.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
 8005cc4:	b508      	push	{r3, lr}
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
 8005cc6:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8005cc8:	3b20      	subs	r3, #32
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
 8005cca:	4805      	ldr	r0, [pc, #20]	; (8005ce0 <z_arm_configure_dynamic_mpu_regions+0x1c>)
 8005ccc:	6003      	str	r3, [r0, #0]
	dynamic_regions[region_num].size = guard_size;
 8005cce:	2320      	movs	r3, #32
 8005cd0:	6043      	str	r3, [r0, #4]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
 8005cd2:	4b04      	ldr	r3, [pc, #16]	; (8005ce4 <z_arm_configure_dynamic_mpu_regions+0x20>)
 8005cd4:	6083      	str	r3, [r0, #8]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
 8005cd6:	2101      	movs	r1, #1
 8005cd8:	f009 ffa7 	bl	800fc2a <arm_core_mpu_configure_dynamic_mpu_regions>
						   region_num);
}
 8005cdc:	bd08      	pop	{r3, pc}
 8005cde:	bf00      	nop
 8005ce0:	20000f88 	.word	0x20000f88
 8005ce4:	150b0000 	.word	0x150b0000

08005ce8 <region_init>:
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
 8005ce8:	4a08      	ldr	r2, [pc, #32]	; (8005d0c <region_init+0x24>)
 8005cea:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98

	set_region_base_address(region_conf->base & MPU_RBAR_ADDR_Msk);
	set_region_attributes(region_conf->attr.rasr);
	set_region_size(region_conf->size | MPU_RASR_ENABLE_Msk);
#else
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 8005cee:	680b      	ldr	r3, [r1, #0]
 8005cf0:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
 8005cf4:	4303      	orrs	r3, r0
 8005cf6:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 8005cfa:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 8005cfe:	688b      	ldr	r3, [r1, #8]
 8005d00:	f043 0301 	orr.w	r3, r3, #1
 8005d04:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	LOG_DBG("[%d] 0x%08x 0x%08x",
		index, region_conf->base, region_conf->attr.rasr);
#endif
}
 8005d08:	4770      	bx	lr
 8005d0a:	bf00      	nop
 8005d0c:	e000ed00 	.word	0xe000ed00

08005d10 <region_allocate_and_init>:
#error "Unsupported ARM CPU"
#endif

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
 8005d10:	b510      	push	{r4, lr}
 8005d12:	b090      	sub	sp, #64	; 0x40
 8005d14:	4604      	mov	r4, r0
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1U)) {
 8005d16:	2807      	cmp	r0, #7
 8005d18:	d804      	bhi.n	8005d24 <region_allocate_and_init+0x14>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
 8005d1a:	f7ff ffe5 	bl	8005ce8 <region_init>

	return index;
 8005d1e:	4620      	mov	r0, r4
}
 8005d20:	b010      	add	sp, #64	; 0x40
 8005d22:	bd10      	pop	{r4, pc}
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
 8005d24:	2201      	movs	r2, #1
 8005d26:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005d2a:	4b11      	ldr	r3, [pc, #68]	; (8005d70 <region_allocate_and_init+0x60>)
 8005d2c:	930e      	str	r3, [sp, #56]	; 0x38
 8005d2e:	900f      	str	r0, [sp, #60]	; 0x3c
 8005d30:	2300      	movs	r3, #0
 8005d32:	9301      	str	r3, [sp, #4]
 8005d34:	2103      	movs	r1, #3
 8005d36:	f88d 1004 	strb.w	r1, [sp, #4]
 8005d3a:	9901      	ldr	r1, [sp, #4]
 8005d3c:	910d      	str	r1, [sp, #52]	; 0x34
 8005d3e:	4619      	mov	r1, r3
 8005d40:	f363 0100 	bfi	r1, r3, #0, #1
 8005d44:	f363 0141 	bfi	r1, r3, #1, #1
 8005d48:	f363 0182 	bfi	r1, r3, #2, #1
 8005d4c:	f363 01c5 	bfi	r1, r3, #3, #3
 8005d50:	f362 1188 	bfi	r1, r2, #6, #3
 8005d54:	220c      	movs	r2, #12
 8005d56:	f362 2152 	bfi	r1, r2, #9, #10
 8005d5a:	f363 41de 	bfi	r1, r3, #19, #12
 8005d5e:	f363 71df 	bfi	r1, r3, #31, #1
 8005d62:	aa0d      	add	r2, sp, #52	; 0x34
 8005d64:	4803      	ldr	r0, [pc, #12]	; (8005d74 <region_allocate_and_init+0x64>)
 8005d66:	f009 fe64 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 8005d6a:	f06f 0015 	mvn.w	r0, #21
 8005d6e:	e7d7      	b.n	8005d20 <region_allocate_and_init+0x10>
 8005d70:	080135a8 	.word	0x080135a8
 8005d74:	08012b70 	.word	0x08012b70

08005d78 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
 8005d78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005d7c:	b091      	sub	sp, #68	; 0x44
 8005d7e:	4680      	mov	r8, r0
 8005d80:	460f      	mov	r7, r1
 8005d82:	4699      	mov	r9, r3
	int i;
	int reg_index = start_reg_index;
 8005d84:	4616      	mov	r6, r2

	for (i = 0; i < regions_num; i++) {
 8005d86:	2500      	movs	r5, #0
 8005d88:	e009      	b.n	8005d9e <mpu_configure_regions+0x26>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
 8005d8a:	4621      	mov	r1, r4
 8005d8c:	b2f0      	uxtb	r0, r6
 8005d8e:	f009 ff29 	bl	800fbe4 <mpu_configure_region>
 8005d92:	4606      	mov	r6, r0

		if (reg_index == -EINVAL) {
 8005d94:	f110 0f16 	cmn.w	r0, #22
 8005d98:	d037      	beq.n	8005e0a <mpu_configure_regions+0x92>
			return reg_index;
		}

		/* Increment number of programmed MPU indices. */
		reg_index++;
 8005d9a:	3601      	adds	r6, #1
	for (i = 0; i < regions_num; i++) {
 8005d9c:	3501      	adds	r5, #1
 8005d9e:	42bd      	cmp	r5, r7
 8005da0:	da33      	bge.n	8005e0a <mpu_configure_regions+0x92>
		if (regions[i].size == 0U) {
 8005da2:	eb05 0445 	add.w	r4, r5, r5, lsl #1
 8005da6:	eb08 0484 	add.w	r4, r8, r4, lsl #2
 8005daa:	6862      	ldr	r2, [r4, #4]
 8005dac:	2a00      	cmp	r2, #0
 8005dae:	d0f5      	beq.n	8005d9c <mpu_configure_regions+0x24>
		if (do_sanity_check &&
 8005db0:	f1b9 0f00 	cmp.w	r9, #0
 8005db4:	d0e9      	beq.n	8005d8a <mpu_configure_regions+0x12>
				(!mpu_partition_is_valid(&regions[i]))) {
 8005db6:	4620      	mov	r0, r4
 8005db8:	f009 ff03 	bl	800fbc2 <mpu_partition_is_valid>
		if (do_sanity_check &&
 8005dbc:	2800      	cmp	r0, #0
 8005dbe:	d1e4      	bne.n	8005d8a <mpu_configure_regions+0x12>
			LOG_ERR("Partition %u: sanity check failed.", i);
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	f8ad 2008 	strh.w	r2, [sp, #8]
 8005dc6:	4b13      	ldr	r3, [pc, #76]	; (8005e14 <mpu_configure_regions+0x9c>)
 8005dc8:	930e      	str	r3, [sp, #56]	; 0x38
 8005dca:	950f      	str	r5, [sp, #60]	; 0x3c
 8005dcc:	2300      	movs	r3, #0
 8005dce:	9301      	str	r3, [sp, #4]
 8005dd0:	2103      	movs	r1, #3
 8005dd2:	f88d 1004 	strb.w	r1, [sp, #4]
 8005dd6:	9901      	ldr	r1, [sp, #4]
 8005dd8:	910d      	str	r1, [sp, #52]	; 0x34
 8005dda:	4619      	mov	r1, r3
 8005ddc:	f363 0100 	bfi	r1, r3, #0, #1
 8005de0:	f363 0141 	bfi	r1, r3, #1, #1
 8005de4:	f363 0182 	bfi	r1, r3, #2, #1
 8005de8:	f363 01c5 	bfi	r1, r3, #3, #3
 8005dec:	f362 1188 	bfi	r1, r2, #6, #3
 8005df0:	220c      	movs	r2, #12
 8005df2:	f362 2152 	bfi	r1, r2, #9, #10
 8005df6:	f363 41de 	bfi	r1, r3, #19, #12
 8005dfa:	f363 71df 	bfi	r1, r3, #31, #1
 8005dfe:	aa0d      	add	r2, sp, #52	; 0x34
 8005e00:	4805      	ldr	r0, [pc, #20]	; (8005e18 <mpu_configure_regions+0xa0>)
 8005e02:	f009 fe16 	bl	800fa32 <z_impl_z_log_msg2_static_create>
			return -EINVAL;
 8005e06:	f06f 0615 	mvn.w	r6, #21
	}

	return reg_index;
}
 8005e0a:	4630      	mov	r0, r6
 8005e0c:	b011      	add	sp, #68	; 0x44
 8005e0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005e12:	bf00      	nop
 8005e14:	080135d0 	.word	0x080135d0
 8005e18:	08012b70 	.word	0x08012b70

08005e1c <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
 8005e1c:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
 8005e1e:	4c03      	ldr	r4, [pc, #12]	; (8005e2c <mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
 8005e20:	2301      	movs	r3, #1
 8005e22:	7822      	ldrb	r2, [r4, #0]
 8005e24:	f7ff ffa8 	bl	8005d78 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
 8005e28:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
 8005e2a:	bd10      	pop	{r4, pc}
 8005e2c:	2000159f 	.word	0x2000159f

08005e30 <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
 8005e30:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
 8005e32:	2300      	movs	r3, #0
 8005e34:	4a09      	ldr	r2, [pc, #36]	; (8005e5c <mpu_configure_dynamic_mpu_regions+0x2c>)
 8005e36:	7812      	ldrb	r2, [r2, #0]
 8005e38:	f7ff ff9e 	bl	8005d78 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
 8005e3c:	f110 0f16 	cmn.w	r0, #22
 8005e40:	d00a      	beq.n	8005e58 <mpu_configure_dynamic_mpu_regions+0x28>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
 8005e42:	4603      	mov	r3, r0
 8005e44:	e006      	b.n	8005e54 <mpu_configure_dynamic_mpu_regions+0x24>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
 8005e46:	4a06      	ldr	r2, [pc, #24]	; (8005e60 <mpu_configure_dynamic_mpu_regions+0x30>)
 8005e48:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
 8005e4c:	2100      	movs	r1, #0
 8005e4e:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
 8005e52:	3301      	adds	r3, #1
 8005e54:	2b07      	cmp	r3, #7
 8005e56:	ddf6      	ble.n	8005e46 <mpu_configure_dynamic_mpu_regions+0x16>
			ARM_MPU_ClrRegion(i);
		}
	}

	return mpu_reg_index;
}
 8005e58:	bd08      	pop	{r3, pc}
 8005e5a:	bf00      	nop
 8005e5c:	2000159f 	.word	0x2000159f
 8005e60:	e000ed00 	.word	0xe000ed00

08005e64 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
 8005e64:	4b04      	ldr	r3, [pc, #16]	; (8005e78 <arm_core_mpu_enable+0x14>)
 8005e66:	2205      	movs	r2, #5
 8005e68:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
 8005e6c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005e70:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
 8005e74:	4770      	bx	lr
 8005e76:	bf00      	nop
 8005e78:	e000ed00 	.word	0xe000ed00

08005e7c <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8005e7c:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
 8005e80:	4b02      	ldr	r3, [pc, #8]	; (8005e8c <arm_core_mpu_disable+0x10>)
 8005e82:	2200      	movs	r2, #0
 8005e84:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
 8005e88:	4770      	bx	lr
 8005e8a:	bf00      	nop
 8005e8c:	e000ed00 	.word	0xe000ed00

08005e90 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
 8005e90:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
 8005e92:	4b0e      	ldr	r3, [pc, #56]	; (8005ecc <z_arm_mpu_init+0x3c>)
 8005e94:	681d      	ldr	r5, [r3, #0]
 8005e96:	2d08      	cmp	r5, #8
 8005e98:	d815      	bhi.n	8005ec6 <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
 8005e9a:	f7ff ffef 	bl	8005e7c <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 8005e9e:	2400      	movs	r4, #0
 8005ea0:	e009      	b.n	8005eb6 <z_arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
 8005ea2:	4b0a      	ldr	r3, [pc, #40]	; (8005ecc <z_arm_mpu_init+0x3c>)
 8005ea4:	6859      	ldr	r1, [r3, #4]
 8005ea6:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8005eaa:	0093      	lsls	r3, r2, #2
 8005eac:	4419      	add	r1, r3
 8005eae:	4620      	mov	r0, r4
 8005eb0:	f7ff ff1a 	bl	8005ce8 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 8005eb4:	3401      	adds	r4, #1
 8005eb6:	42a5      	cmp	r5, r4
 8005eb8:	d8f3      	bhi.n	8005ea2 <z_arm_mpu_init+0x12>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
 8005eba:	4b05      	ldr	r3, [pc, #20]	; (8005ed0 <z_arm_mpu_init+0x40>)
 8005ebc:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
 8005ebe:	f7ff ffd1 	bl	8005e64 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
 8005ec2:	2000      	movs	r0, #0
}
 8005ec4:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
 8005ec6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005eca:	e7fb      	b.n	8005ec4 <z_arm_mpu_init+0x34>
 8005ecc:	0801360c 	.word	0x0801360c
 8005ed0:	2000159f 	.word	0x2000159f

08005ed4 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
 8005ed4:	4b01      	ldr	r3, [pc, #4]	; (8005edc <__stdout_hook_install+0x8>)
 8005ed6:	6018      	str	r0, [r3, #0]
}
 8005ed8:	4770      	bx	lr
 8005eda:	bf00      	nop
 8005edc:	20000050 	.word	0x20000050

08005ee0 <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
 8005ee0:	b570      	push	{r4, r5, r6, lr}
 8005ee2:	4606      	mov	r6, r0
 8005ee4:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
 8005ee6:	2400      	movs	r4, #0
 8005ee8:	e000      	b.n	8005eec <z_impl_zephyr_read_stdin+0xc>
 8005eea:	3401      	adds	r4, #1
 8005eec:	42ac      	cmp	r4, r5
 8005eee:	da08      	bge.n	8005f02 <z_impl_zephyr_read_stdin+0x22>
		*(buf + i) = _stdin_hook();
 8005ef0:	4b05      	ldr	r3, [pc, #20]	; (8005f08 <z_impl_zephyr_read_stdin+0x28>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4798      	blx	r3
 8005ef6:	5530      	strb	r0, [r6, r4]
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
 8005ef8:	280a      	cmp	r0, #10
 8005efa:	d001      	beq.n	8005f00 <z_impl_zephyr_read_stdin+0x20>
 8005efc:	280d      	cmp	r0, #13
 8005efe:	d1f4      	bne.n	8005eea <z_impl_zephyr_read_stdin+0xa>
			i++;
 8005f00:	3401      	adds	r4, #1
			break;
		}
	}
	return i;
}
 8005f02:	4620      	mov	r0, r4
 8005f04:	bd70      	pop	{r4, r5, r6, pc}
 8005f06:	bf00      	nop
 8005f08:	2000004c 	.word	0x2000004c

08005f0c <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
 8005f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f0e:	4605      	mov	r5, r0
 8005f10:	460f      	mov	r7, r1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
 8005f12:	2400      	movs	r4, #0
 8005f14:	e004      	b.n	8005f20 <z_impl_zephyr_write_stdout+0x14>
		if (*(buf + i) == '\n') {
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
 8005f16:	4b09      	ldr	r3, [pc, #36]	; (8005f3c <z_impl_zephyr_write_stdout+0x30>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	7830      	ldrb	r0, [r6, #0]
 8005f1c:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
 8005f1e:	3401      	adds	r4, #1
 8005f20:	42bc      	cmp	r4, r7
 8005f22:	da08      	bge.n	8005f36 <z_impl_zephyr_write_stdout+0x2a>
		if (*(buf + i) == '\n') {
 8005f24:	192e      	adds	r6, r5, r4
 8005f26:	5d2b      	ldrb	r3, [r5, r4]
 8005f28:	2b0a      	cmp	r3, #10
 8005f2a:	d1f4      	bne.n	8005f16 <z_impl_zephyr_write_stdout+0xa>
			_stdout_hook('\r');
 8005f2c:	4b03      	ldr	r3, [pc, #12]	; (8005f3c <z_impl_zephyr_write_stdout+0x30>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	200d      	movs	r0, #13
 8005f32:	4798      	blx	r3
 8005f34:	e7ef      	b.n	8005f16 <z_impl_zephyr_write_stdout+0xa>
	}
	return nbytes;
}
 8005f36:	4638      	mov	r0, r7
 8005f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f3a:	bf00      	nop
 8005f3c:	20000050 	.word	0x20000050

08005f40 <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
 8005f40:	b508      	push	{r3, lr}
	_write(1, "exit\n", 5);
 8005f42:	2205      	movs	r2, #5
 8005f44:	4902      	ldr	r1, [pc, #8]	; (8005f50 <_exit+0x10>)
 8005f46:	2001      	movs	r0, #1
 8005f48:	f009 fe80 	bl	800fc4c <_write>
	while (1) {
 8005f4c:	e7fe      	b.n	8005f4c <_exit+0xc>
 8005f4e:	bf00      	nop
 8005f50:	080135f4 	.word	0x080135f4

08005f54 <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
 8005f54:	4602      	mov	r2, r0
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
 8005f56:	4b08      	ldr	r3, [pc, #32]	; (8005f78 <_sbrk+0x24>)
 8005f58:	6819      	ldr	r1, [r3, #0]
 8005f5a:	4b08      	ldr	r3, [pc, #32]	; (8005f7c <_sbrk+0x28>)
 8005f5c:	18c8      	adds	r0, r1, r3

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
 8005f5e:	440a      	add	r2, r1
 8005f60:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
 8005f64:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d202      	bcs.n	8005f72 <_sbrk+0x1e>
		heap_sz += count;
 8005f6c:	4b02      	ldr	r3, [pc, #8]	; (8005f78 <_sbrk+0x24>)
 8005f6e:	601a      	str	r2, [r3, #0]
		ret = ptr;
 8005f70:	4770      	bx	lr

#ifdef CONFIG_NEWLIB_LIBC_HEAP_LISTENER
		heap_listener_notify_resize(HEAP_ID_LIBC, ptr, (char *)ptr + count);
#endif
	} else {
		ret = (void *)-1;
 8005f72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	return ret;
}
 8005f76:	4770      	bx	lr
 8005f78:	20000f94 	.word	0x20000f94
 8005f7c:	200043c8 	.word	0x200043c8

08005f80 <__stm32_exti_isr>:
 * @param arg isr argument
 * @param min low end of EXTI# range
 * @param max low end of EXTI# range
 */
static void __stm32_exti_isr(int min, int max, const struct device *dev)
{
 8005f80:	b570      	push	{r4, r5, r6, lr}
 8005f82:	4604      	mov	r4, r0
 8005f84:	460d      	mov	r5, r1
	struct stm32_exti_data *data = dev->data;
 8005f86:	6916      	ldr	r6, [r2, #16]
	int line;

	/* see which bits are set */
	for (line = min; line < max; line++) {
 8005f88:	e002      	b.n	8005f90 <__stm32_exti_isr+0x10>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	e00c      	b.n	8005fa8 <__stm32_exti_isr+0x28>
 8005f8e:	3401      	adds	r4, #1
 8005f90:	42ac      	cmp	r4, r5
 8005f92:	da17      	bge.n	8005fc4 <__stm32_exti_isr+0x44>
	if (line < 32) {
 8005f94:	2c1f      	cmp	r4, #31
 8005f96:	dcfa      	bgt.n	8005f8e <__stm32_exti_isr+0xe>
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 8005f98:	2301      	movs	r3, #1
 8005f9a:	40a3      	lsls	r3, r4
 8005f9c:	4a0a      	ldr	r2, [pc, #40]	; (8005fc8 <__stm32_exti_isr+0x48>)
 8005f9e:	6952      	ldr	r2, [r2, #20]
 8005fa0:	ea33 0202 	bics.w	r2, r3, r2
 8005fa4:	d0f1      	beq.n	8005f8a <__stm32_exti_isr+0xa>
 8005fa6:	2200      	movs	r2, #0
		/* check if interrupt is pending */
		if (stm32_exti_is_pending(line)) {
 8005fa8:	2a00      	cmp	r2, #0
 8005faa:	d0f0      	beq.n	8005f8e <__stm32_exti_isr+0xe>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 8005fac:	4a06      	ldr	r2, [pc, #24]	; (8005fc8 <__stm32_exti_isr+0x48>)
 8005fae:	6153      	str	r3, [r2, #20]
			/* clear pending interrupt */
			stm32_exti_clear_pending(line);

			/* run callback only if one is registered */
			if (!data->cb[line].cb) {
 8005fb0:	f856 3034 	ldr.w	r3, [r6, r4, lsl #3]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d0ea      	beq.n	8005f8e <__stm32_exti_isr+0xe>
				continue;
			}

			data->cb[line].cb(line, data->cb[line].data);
 8005fb8:	eb06 02c4 	add.w	r2, r6, r4, lsl #3
 8005fbc:	6851      	ldr	r1, [r2, #4]
 8005fbe:	4620      	mov	r0, r4
 8005fc0:	4798      	blx	r3
 8005fc2:	e7e4      	b.n	8005f8e <__stm32_exti_isr+0xe>
		}
	}
}
 8005fc4:	bd70      	pop	{r4, r5, r6, pc}
 8005fc6:	bf00      	nop
 8005fc8:	40010400 	.word	0x40010400

08005fcc <stm32_exti_enable>:
{
 8005fcc:	b508      	push	{r3, lr}
	LL_EXTI_EnableIT_0_31(1 << line);
 8005fce:	2301      	movs	r3, #1
 8005fd0:	4083      	lsls	r3, r0
  SET_BIT(EXTI->IMR1, ExtiLine);
 8005fd2:	4a04      	ldr	r2, [pc, #16]	; (8005fe4 <stm32_exti_enable+0x18>)
 8005fd4:	6811      	ldr	r1, [r2, #0]
 8005fd6:	430b      	orrs	r3, r1
 8005fd8:	6013      	str	r3, [r2, #0]
	irq_enable(irqnum);
 8005fda:	4b03      	ldr	r3, [pc, #12]	; (8005fe8 <stm32_exti_enable+0x1c>)
 8005fdc:	5618      	ldrsb	r0, [r3, r0]
 8005fde:	f7fe ff29 	bl	8004e34 <arch_irq_enable>
}
 8005fe2:	bd08      	pop	{r3, pc}
 8005fe4:	40010400 	.word	0x40010400
 8005fe8:	0801364c 	.word	0x0801364c

08005fec <stm32_exti_disable>:
	if (line < 32) {
 8005fec:	281f      	cmp	r0, #31
 8005fee:	dc06      	bgt.n	8005ffe <stm32_exti_disable+0x12>
		LL_EXTI_DisableIT_0_31(1 << line);
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	4083      	lsls	r3, r0
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8005ff4:	4a02      	ldr	r2, [pc, #8]	; (8006000 <stm32_exti_disable+0x14>)
 8005ff6:	6810      	ldr	r0, [r2, #0]
 8005ff8:	ea20 0003 	bic.w	r0, r0, r3
 8005ffc:	6010      	str	r0, [r2, #0]
}
 8005ffe:	4770      	bx	lr
 8006000:	40010400 	.word	0x40010400

08006004 <stm32_exti_trigger>:
	switch (trigger) {
 8006004:	2903      	cmp	r1, #3
 8006006:	d832      	bhi.n	800606e <stm32_exti_trigger+0x6a>
 8006008:	e8df f001 	tbb	[pc, r1]
 800600c:	271b0f02 	.word	0x271b0f02
		LL_EXTI_DisableRisingTrig_0_31(1 << line);
 8006010:	2301      	movs	r3, #1
 8006012:	fa03 f000 	lsl.w	r0, r3, r0
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8006016:	4b16      	ldr	r3, [pc, #88]	; (8006070 <stm32_exti_trigger+0x6c>)
 8006018:	689a      	ldr	r2, [r3, #8]
 800601a:	ea22 0200 	bic.w	r2, r2, r0
 800601e:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8006020:	68da      	ldr	r2, [r3, #12]
 8006022:	ea22 0000 	bic.w	r0, r2, r0
 8006026:	60d8      	str	r0, [r3, #12]
}
 8006028:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 800602a:	2301      	movs	r3, #1
 800602c:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8006030:	4b0f      	ldr	r3, [pc, #60]	; (8006070 <stm32_exti_trigger+0x6c>)
 8006032:	689a      	ldr	r2, [r3, #8]
 8006034:	4302      	orrs	r2, r0
 8006036:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8006038:	68da      	ldr	r2, [r3, #12]
 800603a:	ea22 0000 	bic.w	r0, r2, r0
 800603e:	60d8      	str	r0, [r3, #12]
}
 8006040:	4770      	bx	lr
		LL_EXTI_EnableFallingTrig_0_31(1 << line);
 8006042:	2301      	movs	r3, #1
 8006044:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8006048:	4b09      	ldr	r3, [pc, #36]	; (8006070 <stm32_exti_trigger+0x6c>)
 800604a:	68da      	ldr	r2, [r3, #12]
 800604c:	4302      	orrs	r2, r0
 800604e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8006050:	689a      	ldr	r2, [r3, #8]
 8006052:	ea22 0000 	bic.w	r0, r2, r0
 8006056:	6098      	str	r0, [r3, #8]
}
 8006058:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 800605a:	2301      	movs	r3, #1
 800605c:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8006060:	4b03      	ldr	r3, [pc, #12]	; (8006070 <stm32_exti_trigger+0x6c>)
 8006062:	689a      	ldr	r2, [r3, #8]
 8006064:	4302      	orrs	r2, r0
 8006066:	609a      	str	r2, [r3, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8006068:	68da      	ldr	r2, [r3, #12]
 800606a:	4310      	orrs	r0, r2
 800606c:	60d8      	str	r0, [r3, #12]
}
 800606e:	4770      	bx	lr
 8006070:	40010400 	.word	0x40010400

08006074 <stm32_exti_set_callback>:
int stm32_exti_set_callback(int line, stm32_exti_callback_t cb, void *arg)
{
	const struct device *dev = DEVICE_DT_GET(EXTI_NODE);
	struct stm32_exti_data *data = dev->data;

	if (data->cb[line].cb) {
 8006074:	4b07      	ldr	r3, [pc, #28]	; (8006094 <stm32_exti_set_callback+0x20>)
 8006076:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
 800607a:	b93b      	cbnz	r3, 800608c <stm32_exti_set_callback+0x18>
		return -EBUSY;
	}

	data->cb[line].cb = cb;
 800607c:	4b05      	ldr	r3, [pc, #20]	; (8006094 <stm32_exti_set_callback+0x20>)
 800607e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	data->cb[line].data = arg;
 8006082:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8006086:	6042      	str	r2, [r0, #4]

	return 0;
 8006088:	2000      	movs	r0, #0
 800608a:	4770      	bx	lr
		return -EBUSY;
 800608c:	f06f 000f 	mvn.w	r0, #15
}
 8006090:	4770      	bx	lr
 8006092:	bf00      	nop
 8006094:	20000f98 	.word	0x20000f98

08006098 <stm32_exti_unset_callback>:
void stm32_exti_unset_callback(int line)
{
	const struct device *dev = DEVICE_DT_GET(EXTI_NODE);
	struct stm32_exti_data *data = dev->data;

	data->cb[line].cb = NULL;
 8006098:	4b03      	ldr	r3, [pc, #12]	; (80060a8 <stm32_exti_unset_callback+0x10>)
 800609a:	2200      	movs	r2, #0
 800609c:	f843 2030 	str.w	r2, [r3, r0, lsl #3]
	data->cb[line].data = NULL;
 80060a0:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80060a4:	605a      	str	r2, [r3, #4]
}
 80060a6:	4770      	bx	lr
 80060a8:	20000f98 	.word	0x20000f98

080060ac <stm32_clock_control_on>:
	return clock / prescaler;
}

static inline int stm32_clock_control_on(const struct device *dev,
					 clock_control_subsys_t sub_system)
{
 80060ac:	b086      	sub	sp, #24
	struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system);

	ARG_UNUSED(dev);

	switch (pclken->bus) {
 80060ae:	680b      	ldr	r3, [r1, #0]
 80060b0:	2b06      	cmp	r3, #6
 80060b2:	d848      	bhi.n	8006146 <stm32_clock_control_on+0x9a>
 80060b4:	e8df f003 	tbb	[pc, r3]
 80060b8:	3c261004 	.word	0x3c261004
 80060bc:	4731      	.short	0x4731
 80060be:	1b          	.byte	0x1b
 80060bf:	00          	.byte	0x00
	case STM32_CLOCK_BUS_AHB1:
		LL_AHB1_GRP1_EnableClock(pclken->enr);
 80060c0:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80060c2:	4a22      	ldr	r2, [pc, #136]	; (800614c <stm32_clock_control_on+0xa0>)
 80060c4:	6c91      	ldr	r1, [r2, #72]	; 0x48
 80060c6:	4319      	orrs	r1, r3
 80060c8:	6491      	str	r1, [r2, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80060ca:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80060cc:	4013      	ands	r3, r2
 80060ce:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80060d0:	9b00      	ldr	r3, [sp, #0]
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 80060d2:	2000      	movs	r0, #0
}
 80060d4:	b006      	add	sp, #24
 80060d6:	4770      	bx	lr
		LL_AHB2_GRP1_EnableClock(pclken->enr);
 80060d8:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80060da:	4a1c      	ldr	r2, [pc, #112]	; (800614c <stm32_clock_control_on+0xa0>)
 80060dc:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80060de:	4319      	orrs	r1, r3
 80060e0:	64d1      	str	r1, [r2, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80060e2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80060e4:	4013      	ands	r3, r2
 80060e6:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80060e8:	9b01      	ldr	r3, [sp, #4]
	return 0;
 80060ea:	2000      	movs	r0, #0
}
 80060ec:	e7f2      	b.n	80060d4 <stm32_clock_control_on+0x28>
		LL_AHB3_GRP1_EnableClock(pclken->enr);
 80060ee:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 80060f0:	4a16      	ldr	r2, [pc, #88]	; (800614c <stm32_clock_control_on+0xa0>)
 80060f2:	6d11      	ldr	r1, [r2, #80]	; 0x50
 80060f4:	4319      	orrs	r1, r3
 80060f6:	6511      	str	r1, [r2, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80060f8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80060fa:	4013      	ands	r3, r2
 80060fc:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 80060fe:	9b02      	ldr	r3, [sp, #8]
	return 0;
 8006100:	2000      	movs	r0, #0
}
 8006102:	e7e7      	b.n	80060d4 <stm32_clock_control_on+0x28>
		LL_APB1_GRP1_EnableClock(pclken->enr);
 8006104:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8006106:	4a11      	ldr	r2, [pc, #68]	; (800614c <stm32_clock_control_on+0xa0>)
 8006108:	6d91      	ldr	r1, [r2, #88]	; 0x58
 800610a:	4319      	orrs	r1, r3
 800610c:	6591      	str	r1, [r2, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800610e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006110:	4013      	ands	r3, r2
 8006112:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 8006114:	9b03      	ldr	r3, [sp, #12]
	return 0;
 8006116:	2000      	movs	r0, #0
}
 8006118:	e7dc      	b.n	80060d4 <stm32_clock_control_on+0x28>
		LL_APB1_GRP2_EnableClock(pclken->enr);
 800611a:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 800611c:	4a0b      	ldr	r2, [pc, #44]	; (800614c <stm32_clock_control_on+0xa0>)
 800611e:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 8006120:	4319      	orrs	r1, r3
 8006122:	65d1      	str	r1, [r2, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8006124:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006126:	4013      	ands	r3, r2
 8006128:	9304      	str	r3, [sp, #16]
  (void)tmpreg;
 800612a:	9b04      	ldr	r3, [sp, #16]
	return 0;
 800612c:	2000      	movs	r0, #0
}
 800612e:	e7d1      	b.n	80060d4 <stm32_clock_control_on+0x28>
		LL_APB2_GRP1_EnableClock(pclken->enr);
 8006130:	684b      	ldr	r3, [r1, #4]
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8006132:	4a06      	ldr	r2, [pc, #24]	; (800614c <stm32_clock_control_on+0xa0>)
 8006134:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8006136:	4319      	orrs	r1, r3
 8006138:	6611      	str	r1, [r2, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800613a:	6e12      	ldr	r2, [r2, #96]	; 0x60
 800613c:	4013      	ands	r3, r2
 800613e:	9305      	str	r3, [sp, #20]
  (void)tmpreg;
 8006140:	9b05      	ldr	r3, [sp, #20]
	return 0;
 8006142:	2000      	movs	r0, #0
}
 8006144:	e7c6      	b.n	80060d4 <stm32_clock_control_on+0x28>
	switch (pclken->bus) {
 8006146:	f06f 0085 	mvn.w	r0, #133	; 0x85
 800614a:	e7c3      	b.n	80060d4 <stm32_clock_control_on+0x28>
 800614c:	40021000 	.word	0x40021000

08006150 <stm32_clock_control_off>:
{
	struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system);

	ARG_UNUSED(dev);

	switch (pclken->bus) {
 8006150:	680b      	ldr	r3, [r1, #0]
 8006152:	2b06      	cmp	r3, #6
 8006154:	d835      	bhi.n	80061c2 <stm32_clock_control_off+0x72>
 8006156:	e8df f003 	tbb	[pc, r3]
 800615a:	0c04      	.short	0x0c04
 800615c:	34242c1c 	.word	0x34242c1c
 8006160:	14          	.byte	0x14
 8006161:	00          	.byte	0x00
	case STM32_CLOCK_BUS_AHB1:
		LL_AHB1_GRP1_DisableClock(pclken->enr);
 8006162:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->AHB1ENR, Periphs);
 8006164:	4a18      	ldr	r2, [pc, #96]	; (80061c8 <stm32_clock_control_off+0x78>)
 8006166:	6c93      	ldr	r3, [r2, #72]	; 0x48
 8006168:	ea23 0301 	bic.w	r3, r3, r1
 800616c:	6493      	str	r3, [r2, #72]	; 0x48
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 800616e:	2000      	movs	r0, #0
}
 8006170:	4770      	bx	lr
		LL_AHB2_GRP1_DisableClock(pclken->enr);
 8006172:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8006174:	4a14      	ldr	r2, [pc, #80]	; (80061c8 <stm32_clock_control_off+0x78>)
 8006176:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8006178:	ea23 0301 	bic.w	r3, r3, r1
 800617c:	64d3      	str	r3, [r2, #76]	; 0x4c
	return 0;
 800617e:	2000      	movs	r0, #0
}
 8006180:	4770      	bx	lr
		LL_AHB3_GRP1_DisableClock(pclken->enr);
 8006182:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->AHB3ENR, Periphs);
 8006184:	4a10      	ldr	r2, [pc, #64]	; (80061c8 <stm32_clock_control_off+0x78>)
 8006186:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8006188:	ea23 0301 	bic.w	r3, r3, r1
 800618c:	6513      	str	r3, [r2, #80]	; 0x50
	return 0;
 800618e:	2000      	movs	r0, #0
}
 8006190:	4770      	bx	lr
		LL_APB1_GRP1_DisableClock(pclken->enr);
 8006192:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8006194:	4a0c      	ldr	r2, [pc, #48]	; (80061c8 <stm32_clock_control_off+0x78>)
 8006196:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8006198:	ea23 0301 	bic.w	r3, r3, r1
 800619c:	6593      	str	r3, [r2, #88]	; 0x58
	return 0;
 800619e:	2000      	movs	r0, #0
}
 80061a0:	4770      	bx	lr
		LL_APB1_GRP2_DisableClock(pclken->enr);
 80061a2:	6849      	ldr	r1, [r1, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 80061a4:	4a08      	ldr	r2, [pc, #32]	; (80061c8 <stm32_clock_control_off+0x78>)
 80061a6:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 80061a8:	ea23 0301 	bic.w	r3, r3, r1
 80061ac:	65d3      	str	r3, [r2, #92]	; 0x5c
	return 0;
 80061ae:	2000      	movs	r0, #0
}
 80061b0:	4770      	bx	lr
		LL_APB2_GRP1_DisableClock(pclken->enr);
 80061b2:	6849      	ldr	r1, [r1, #4]
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80061b4:	4a04      	ldr	r2, [pc, #16]	; (80061c8 <stm32_clock_control_off+0x78>)
 80061b6:	6e13      	ldr	r3, [r2, #96]	; 0x60
 80061b8:	ea23 0301 	bic.w	r3, r3, r1
 80061bc:	6613      	str	r3, [r2, #96]	; 0x60
	return 0;
 80061be:	2000      	movs	r0, #0
}
 80061c0:	4770      	bx	lr
	switch (pclken->bus) {
 80061c2:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 80061c6:	4770      	bx	lr
 80061c8:	40021000 	.word	0x40021000

080061cc <stm32_clock_control_get_subsys_rate>:


static int stm32_clock_control_get_subsys_rate(const struct device *clock,
						clock_control_subsys_t sub_system,
						uint32_t *rate)
{
 80061cc:	b570      	push	{r4, r5, r6, lr}
 80061ce:	460c      	mov	r4, r1
 80061d0:	4615      	mov	r5, r2
	 * Get AHB Clock (= SystemCoreClock = SYSCLK/prescaler)
	 * SystemCoreClock is preferred to CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC
	 * since it will be updated after clock configuration and hence
	 * more likely to contain actual clock speed
	 */
	uint32_t ahb_clock = SystemCoreClock;
 80061d2:	4b0d      	ldr	r3, [pc, #52]	; (8006208 <stm32_clock_control_get_subsys_rate+0x3c>)
 80061d4:	681e      	ldr	r6, [r3, #0]
	uint32_t apb1_clock = get_bus_clock(ahb_clock, STM32_APB1_PRESCALER);
 80061d6:	2101      	movs	r1, #1
 80061d8:	4630      	mov	r0, r6
 80061da:	f009 fdc5 	bl	800fd68 <get_bus_clock>
					    STM32_AHB3_PRESCALER);
#endif

	ARG_UNUSED(clock);

	switch (pclken->bus) {
 80061de:	6823      	ldr	r3, [r4, #0]
 80061e0:	2b06      	cmp	r3, #6
 80061e2:	d80e      	bhi.n	8006202 <stm32_clock_control_get_subsys_rate+0x36>
 80061e4:	e8df f003 	tbb	[pc, r3]
 80061e8:	0a070404 	.word	0x0a070404
 80061ec:	0d07      	.short	0x0d07
 80061ee:	04          	.byte	0x04
 80061ef:	00          	.byte	0x00
#endif
#if defined (CONFIG_SOC_SERIES_STM32L0X) || \
	defined (CONFIG_SOC_SERIES_STM32G0X)
	case STM32_CLOCK_BUS_IOP:
#endif
		*rate = ahb_clock;
 80061f0:	602e      	str	r6, [r5, #0]
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 80061f2:	2000      	movs	r0, #0
}
 80061f4:	bd70      	pop	{r4, r5, r6, pc}
		*rate = apb1_clock;
 80061f6:	6028      	str	r0, [r5, #0]
	return 0;
 80061f8:	2000      	movs	r0, #0
		break;
 80061fa:	e7fb      	b.n	80061f4 <stm32_clock_control_get_subsys_rate+0x28>
		*rate = apb2_clock;
 80061fc:	6028      	str	r0, [r5, #0]
	return 0;
 80061fe:	2000      	movs	r0, #0
		break;
 8006200:	e7f8      	b.n	80061f4 <stm32_clock_control_get_subsys_rate+0x28>
	switch (pclken->bus) {
 8006202:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8006206:	e7f5      	b.n	80061f4 <stm32_clock_control_get_subsys_rate+0x28>
 8006208:	20000164 	.word	0x20000164

0800620c <stm32_clock_switch_to_hsi>:
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 800620c:	4b10      	ldr	r3, [pc, #64]	; (8006250 <stm32_clock_switch_to_hsi+0x44>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8006214:	d109      	bne.n	800622a <stm32_clock_switch_to_hsi+0x1e>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8006216:	4a0e      	ldr	r2, [pc, #56]	; (8006250 <stm32_clock_switch_to_hsi+0x44>)
 8006218:	6813      	ldr	r3, [r2, #0]
 800621a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800621e:	6013      	str	r3, [r2, #0]
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8006220:	4b0b      	ldr	r3, [pc, #44]	; (8006250 <stm32_clock_switch_to_hsi+0x44>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8006228:	d0fa      	beq.n	8006220 <stm32_clock_switch_to_hsi+0x14>
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800622a:	4a09      	ldr	r2, [pc, #36]	; (8006250 <stm32_clock_switch_to_hsi+0x44>)
 800622c:	6893      	ldr	r3, [r2, #8]
 800622e:	f023 0303 	bic.w	r3, r3, #3
 8006232:	f043 0301 	orr.w	r3, r3, #1
 8006236:	6093      	str	r3, [r2, #8]
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8006238:	6893      	ldr	r3, [r2, #8]
 800623a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800623e:	4318      	orrs	r0, r3
 8006240:	6090      	str	r0, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006242:	4b03      	ldr	r3, [pc, #12]	; (8006250 <stm32_clock_switch_to_hsi+0x44>)
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	f003 030c 	and.w	r3, r3, #12
	}

	/* Set HSI as SYSCLCK source */
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
	LL_RCC_SetAHBPrescaler(new_ahb_prescaler);
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) {
 800624a:	2b04      	cmp	r3, #4
 800624c:	d1f9      	bne.n	8006242 <stm32_clock_switch_to_hsi+0x36>
	}
}
 800624e:	4770      	bx	lr
 8006250:	40021000 	.word	0x40021000

08006254 <stm32_clock_control_init>:
 * @param dev clock device struct
 *
 * @return 0
 */
int stm32_clock_control_init(const struct device *dev)
{
 8006254:	b510      	push	{r4, lr}
 8006256:	b086      	sub	sp, #24
#endif

	ARG_UNUSED(dev);

	/* configure clock for AHB/APB buses */
	config_bus_clk_init((LL_UTILS_ClkInitTypeDef *)&s_ClkInitStruct);
 8006258:	a803      	add	r0, sp, #12
 800625a:	f009 fd80 	bl	800fd5e <config_bus_clk_init>
	hclk_prescaler = s_ClkInitStruct.AHBCLKDivider;
	flash_prescaler = hclk_prescaler;
#endif

	/* Some clocks would be activated by default */
	config_enable_default_clocks();
 800625e:	f000 f823 	bl	80062a8 <config_enable_default_clocks>

#if STM32_SYSCLK_SRC_PLL
	LL_UTILS_PLLInitTypeDef s_PLLInitStruct;

	/* configure PLL input settings */
	config_pll_init(&s_PLLInitStruct);
 8006262:	4668      	mov	r0, sp
 8006264:	f009 fd83 	bl	800fd6e <config_pll_init>
	 *
	 * Don't use s_ClkInitStruct.AHBCLKDivider as the AHB
	 * prescaler here. In this configuration, that's the value to
	 * use when the SYSCLK source is the PLL, not HSI.
	 */
	stm32_clock_switch_to_hsi(LL_RCC_SYSCLK_DIV_1);
 8006268:	2000      	movs	r0, #0
 800626a:	f7ff ffcf 	bl	800620c <stm32_clock_switch_to_hsi>
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800626e:	4c0d      	ldr	r4, [pc, #52]	; (80062a4 <stm32_clock_control_init+0x50>)
 8006270:	6823      	ldr	r3, [r4, #0]
 8006272:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006276:	6023      	str	r3, [r4, #0]
		 }
	 }
#endif

#if STM32_PLL_Q_DIVISOR
	MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ,
 8006278:	68e3      	ldr	r3, [r4, #12]
 800627a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800627e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006282:	60e3      	str	r3, [r4, #12]
	LL_RCC_HSI_Disable();
	LL_RCC_HSE_Disable();

#elif STM32_PLL_SRC_HSI
	/* Switch to PLL with HSI as clock source */
	LL_PLL_ConfigSystemClock_HSI(&s_PLLInitStruct, &s_ClkInitStruct);
 8006284:	a903      	add	r1, sp, #12
 8006286:	4668      	mov	r0, sp
 8006288:	f004 f846 	bl	800a318 <LL_PLL_ConfigSystemClock_HSI>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800628c:	6823      	ldr	r3, [r4, #0]
 800628e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006292:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8006294:	6823      	ldr	r3, [r4, #0]
 8006296:	f023 0301 	bic.w	r3, r3, #1
 800629a:	6023      	str	r3, [r4, #0]

	/* configure MCO1/MCO2 based on Kconfig */
	stm32_clock_control_mco_init();

	return 0;
}
 800629c:	2000      	movs	r0, #0
 800629e:	b006      	add	sp, #24
 80062a0:	bd10      	pop	{r4, pc}
 80062a2:	bf00      	nop
 80062a4:	40021000 	.word	0x40021000

080062a8 <config_enable_default_clocks>:

/**
 * @brief Activate default clocks
 */
void config_enable_default_clocks(void)
{
 80062a8:	b082      	sub	sp, #8
  SET_BIT(RCC->APB1ENR1, Periphs);
 80062aa:	4b06      	ldr	r3, [pc, #24]	; (80062c4 <config_enable_default_clocks+0x1c>)
 80062ac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80062ae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80062b2:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80062b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062ba:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80062bc:	9b01      	ldr	r3, [sp, #4]
	LL_PWR_DisableBkUpAccess();

	z_stm32_hsem_unlock(CFG_HW_RCC_SEMID);

#endif
}
 80062be:	b002      	add	sp, #8
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	40021000 	.word	0x40021000

080062c8 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
 80062c8:	b510      	push	{r4, lr}
 80062ca:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
 80062cc:	280a      	cmp	r0, #10
 80062ce:	d007      	beq.n	80062e0 <console_out+0x18>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
 80062d0:	4b07      	ldr	r3, [pc, #28]	; (80062f0 <console_out+0x28>)
 80062d2:	6818      	ldr	r0, [r3, #0]
 80062d4:	b2e1      	uxtb	r1, r4
	const struct uart_driver_api *api =
 80062d6:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	4798      	blx	r3

	return c;
}
 80062dc:	4620      	mov	r0, r4
 80062de:	bd10      	pop	{r4, pc}
		uart_poll_out(uart_console_dev, '\r');
 80062e0:	4b03      	ldr	r3, [pc, #12]	; (80062f0 <console_out+0x28>)
 80062e2:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
 80062e4:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	210d      	movs	r1, #13
 80062ea:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
 80062ec:	e7f0      	b.n	80062d0 <console_out+0x8>
 80062ee:	bf00      	nop
 80062f0:	20001018 	.word	0x20001018

080062f4 <uart_console_hook_install>:
/**
 * @brief Install printk/stdout hook for UART console output
 */

static void uart_console_hook_install(void)
{
 80062f4:	b510      	push	{r4, lr}
#if defined(CONFIG_STDOUT_CONSOLE)
	__stdout_hook_install(console_out);
 80062f6:	4c04      	ldr	r4, [pc, #16]	; (8006308 <uart_console_hook_install+0x14>)
 80062f8:	4620      	mov	r0, r4
 80062fa:	f7ff fdeb 	bl	8005ed4 <__stdout_hook_install>
#endif
#if defined(CONFIG_PRINTK)
	__printk_hook_install(console_out);
 80062fe:	4620      	mov	r0, r4
 8006300:	f7fd fac6 	bl	8003890 <__printk_hook_install>
#endif
}
 8006304:	bd10      	pop	{r4, pc}
 8006306:	bf00      	nop
 8006308:	080062c9 	.word	0x080062c9

0800630c <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
 800630c:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
 800630e:	4806      	ldr	r0, [pc, #24]	; (8006328 <uart_console_init+0x1c>)
 8006310:	4b06      	ldr	r3, [pc, #24]	; (800632c <uart_console_init+0x20>)
 8006312:	6018      	str	r0, [r3, #0]
 8006314:	f00b f98a 	bl	801162c <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
 8006318:	b118      	cbz	r0, 8006322 <uart_console_init+0x16>
		return -ENODEV;
	}

	uart_console_hook_install();
 800631a:	f7ff ffeb 	bl	80062f4 <uart_console_hook_install>

	return 0;
 800631e:	2000      	movs	r0, #0
}
 8006320:	bd08      	pop	{r3, pc}
		return -ENODEV;
 8006322:	f06f 0012 	mvn.w	r0, #18
 8006326:	e7fb      	b.n	8006320 <uart_console_init+0x14>
 8006328:	080127d4 	.word	0x080127d4
 800632c:	20001018 	.word	0x20001018

08006330 <gpio_stm32_set_exti_source>:
#elif defined(CONFIG_SOC_SERIES_STM32G0X) || \
	defined(CONFIG_SOC_SERIES_STM32L5X) || \
	defined(CONFIG_SOC_SERIES_STM32U5X)
	return ((pin & 0x3) << (16 + 3)) | (pin >> 2);
#else
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 8006330:	424a      	negs	r2, r1
 8006332:	f001 0303 	and.w	r3, r1, #3
 8006336:	f002 0203 	and.w	r2, r2, #3
 800633a:	bf58      	it	pl
 800633c:	4253      	negpl	r3, r2
 800633e:	3304      	adds	r3, #4
 8006340:	009a      	lsls	r2, r3, #2
 8006342:	230f      	movs	r3, #15
 8006344:	4093      	lsls	r3, r2
 8006346:	460a      	mov	r2, r1
 8006348:	2900      	cmp	r1, #0
 800634a:	db19      	blt.n	8006380 <gpio_stm32_set_exti_source+0x50>
 800634c:	ea43 03a2 	orr.w	r3, r3, r2, asr #2
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8006350:	fa5f fc83 	uxtb.w	ip, r3
 8006354:	f10c 0102 	add.w	r1, ip, #2
 8006358:	4a0b      	ldr	r2, [pc, #44]	; (8006388 <gpio_stm32_set_exti_source+0x58>)
 800635a:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 800635e:	0c1a      	lsrs	r2, r3, #16
 8006360:	ea21 4313 	bic.w	r3, r1, r3, lsr #16
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006364:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8006368:	b162      	cbz	r2, 8006384 <gpio_stm32_set_exti_source+0x54>
  return __builtin_clz(value);
 800636a:	fab2 f282 	clz	r2, r2
 800636e:	fa00 f202 	lsl.w	r2, r0, r2
 8006372:	431a      	orrs	r2, r3
 8006374:	f10c 0c02 	add.w	ip, ip, #2
 8006378:	4b03      	ldr	r3, [pc, #12]	; (8006388 <gpio_stm32_set_exti_source+0x58>)
 800637a:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
	LL_EXTI_SetEXTISource(port, line);
#else
	LL_SYSCFG_SetEXTISource(port, line);
#endif
	z_stm32_hsem_unlock(CFG_HW_EXTI_SEMID);
}
 800637e:	4770      	bx	lr
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 8006380:	1cca      	adds	r2, r1, #3
 8006382:	e7e3      	b.n	800634c <gpio_stm32_set_exti_source+0x1c>
    return 32U;
 8006384:	2220      	movs	r2, #32
 8006386:	e7f2      	b.n	800636e <gpio_stm32_set_exti_source+0x3e>
 8006388:	40010000 	.word	0x40010000

0800638c <gpio_stm32_get_exti_source>:
 800638c:	4242      	negs	r2, r0
 800638e:	f000 0303 	and.w	r3, r0, #3
 8006392:	f002 0203 	and.w	r2, r2, #3
 8006396:	bf58      	it	pl
 8006398:	4253      	negpl	r3, r2
 800639a:	3304      	adds	r3, #4
 800639c:	009a      	lsls	r2, r3, #2
 800639e:	230f      	movs	r3, #15
 80063a0:	4093      	lsls	r3, r2
 80063a2:	4602      	mov	r2, r0
 80063a4:	2800      	cmp	r0, #0
 80063a6:	db10      	blt.n	80063ca <gpio_stm32_get_exti_source+0x3e>
 80063a8:	ea43 00a2 	orr.w	r0, r3, r2, asr #2
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
{
  return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U)) >> POSITION_VAL(Line >> 16U));
 80063ac:	b2c3      	uxtb	r3, r0
 80063ae:	3302      	adds	r3, #2
 80063b0:	4a08      	ldr	r2, [pc, #32]	; (80063d4 <gpio_stm32_get_exti_source+0x48>)
 80063b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80063b6:	0c03      	lsrs	r3, r0, #16
 80063b8:	ea02 4010 	and.w	r0, r2, r0, lsr #16
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063bc:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80063c0:	b12b      	cbz	r3, 80063ce <gpio_stm32_get_exti_source+0x42>
  return __builtin_clz(value);
 80063c2:	fab3 f383 	clz	r3, r3
		port = STM32_PORTH;
	}
#endif

	return port;
}
 80063c6:	40d8      	lsrs	r0, r3
 80063c8:	4770      	bx	lr
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 80063ca:	1cc2      	adds	r2, r0, #3
 80063cc:	e7ec      	b.n	80063a8 <gpio_stm32_get_exti_source+0x1c>
    return 32U;
 80063ce:	2320      	movs	r3, #32
 80063d0:	e7f9      	b.n	80063c6 <gpio_stm32_get_exti_source+0x3a>
 80063d2:	bf00      	nop
 80063d4:	40010000 	.word	0x40010000

080063d8 <gpio_stm32_clock_request>:
{
 80063d8:	b510      	push	{r4, lr}
	const struct gpio_stm32_config *cfg = dev->config;
 80063da:	6844      	ldr	r4, [r0, #4]
	if (on) {
 80063dc:	b169      	cbz	r1, 80063fa <gpio_stm32_clock_request+0x22>
					(clock_control_subsys_t *)&cfg->pclken);
 80063de:	340c      	adds	r4, #12
 80063e0:	480d      	ldr	r0, [pc, #52]	; (8006418 <gpio_stm32_clock_request+0x40>)
 80063e2:	f00b f923 	bl	801162c <z_device_is_ready>
 * @return 0 on success, negative errno on failure.
 */
static inline int clock_control_on(const struct device *dev,
				   clock_control_subsys_t sys)
{
	if (!device_is_ready(dev)) {
 80063e6:	b128      	cbz	r0, 80063f4 <gpio_stm32_clock_request+0x1c>
		return -ENODEV;
	}

	const struct clock_control_driver_api *api =
 80063e8:	480b      	ldr	r0, [pc, #44]	; (8006418 <gpio_stm32_clock_request+0x40>)
 80063ea:	6883      	ldr	r3, [r0, #8]
		(const struct clock_control_driver_api *)dev->api;

	return api->on(dev, sys);
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4621      	mov	r1, r4
 80063f0:	4798      	blx	r3
}
 80063f2:	bd10      	pop	{r4, pc}
		return -ENODEV;
 80063f4:	f06f 0012 	mvn.w	r0, #18
 80063f8:	e7fb      	b.n	80063f2 <gpio_stm32_clock_request+0x1a>
					(clock_control_subsys_t *)&cfg->pclken);
 80063fa:	340c      	adds	r4, #12
 80063fc:	4806      	ldr	r0, [pc, #24]	; (8006418 <gpio_stm32_clock_request+0x40>)
 80063fe:	f00b f915 	bl	801162c <z_device_is_ready>
 * @return 0 on success, negative errno on failure.
 */
static inline int clock_control_off(const struct device *dev,
				    clock_control_subsys_t sys)
{
	if (!device_is_ready(dev)) {
 8006402:	b128      	cbz	r0, 8006410 <gpio_stm32_clock_request+0x38>
		return -ENODEV;
	}

	const struct clock_control_driver_api *api =
 8006404:	4804      	ldr	r0, [pc, #16]	; (8006418 <gpio_stm32_clock_request+0x40>)
 8006406:	6883      	ldr	r3, [r0, #8]
		(const struct clock_control_driver_api *)dev->api;

	return api->off(dev, sys);
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	4621      	mov	r1, r4
 800640c:	4798      	blx	r3
 800640e:	e7f0      	b.n	80063f2 <gpio_stm32_clock_request+0x1a>
		return -ENODEV;
 8006410:	f06f 0012 	mvn.w	r0, #18
	if (ret != 0) {
 8006414:	e7ed      	b.n	80063f2 <gpio_stm32_clock_request+0x1a>
 8006416:	bf00      	nop
 8006418:	08012714 	.word	0x08012714

0800641c <gpio_stm32_enable_int>:

/**
 * @brief Enable EXTI of the specific line
 */
static int gpio_stm32_enable_int(int port, int pin)
{
 800641c:	b570      	push	{r4, r5, r6, lr}
 800641e:	b082      	sub	sp, #8
 8006420:	4606      	mov	r6, r0
 8006422:	460d      	mov	r5, r1
	defined(CONFIG_SOC_SERIES_STM32H7X) || \
	defined(CONFIG_SOC_SERIES_STM32L1X) || \
	defined(CONFIG_SOC_SERIES_STM32L4X) || \
	defined(CONFIG_SOC_SERIES_STM32G4X)
	const struct device *clk = DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE);
	struct stm32_pclken pclken = {
 8006424:	4b0d      	ldr	r3, [pc, #52]	; (800645c <gpio_stm32_enable_int+0x40>)
 8006426:	e893 0003 	ldmia.w	r3, {r0, r1}
 800642a:	ab02      	add	r3, sp, #8
 800642c:	e903 0003 	stmdb	r3, {r0, r1}
 8006430:	480b      	ldr	r0, [pc, #44]	; (8006460 <gpio_stm32_enable_int+0x44>)
 8006432:	f00b f8fb 	bl	801162c <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8006436:	b148      	cbz	r0, 800644c <gpio_stm32_enable_int+0x30>
	const struct clock_control_driver_api *api =
 8006438:	4809      	ldr	r0, [pc, #36]	; (8006460 <gpio_stm32_enable_int+0x44>)
 800643a:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4669      	mov	r1, sp
 8006440:	4798      	blx	r3
 8006442:	4604      	mov	r4, r0
	};
	int ret;

	/* Enable SYSCFG clock */
	ret = clock_control_on(clk, (clock_control_subsys_t *) &pclken);
	if (ret != 0) {
 8006444:	b12c      	cbz	r4, 8006452 <gpio_stm32_enable_int+0x36>
#endif

	gpio_stm32_set_exti_source(port, pin);

	return 0;
}
 8006446:	4620      	mov	r0, r4
 8006448:	b002      	add	sp, #8
 800644a:	bd70      	pop	{r4, r5, r6, pc}
		return -ENODEV;
 800644c:	f06f 0412 	mvn.w	r4, #18
 8006450:	e7f8      	b.n	8006444 <gpio_stm32_enable_int+0x28>
	gpio_stm32_set_exti_source(port, pin);
 8006452:	4629      	mov	r1, r5
 8006454:	4630      	mov	r0, r6
 8006456:	f7ff ff6b 	bl	8006330 <gpio_stm32_set_exti_source>
	return 0;
 800645a:	e7f4      	b.n	8006446 <gpio_stm32_enable_int+0x2a>
 800645c:	08012c70 	.word	0x08012c70
 8006460:	08012714 	.word	0x08012714

08006464 <gpio_stm32_pin_interrupt_configure>:

static int gpio_stm32_pin_interrupt_configure(const struct device *dev,
					      gpio_pin_t pin,
					      enum gpio_int_mode mode,
					      enum gpio_int_trig trig)
{
 8006464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006466:	460c      	mov	r4, r1
 8006468:	4611      	mov	r1, r2
	const struct gpio_stm32_config *cfg = dev->config;
 800646a:	6847      	ldr	r7, [r0, #4]
	struct gpio_stm32_data *data = dev->data;
 800646c:	6902      	ldr	r2, [r0, #16]
	int edge = 0;
	int err = 0;

	if (mode == GPIO_INT_MODE_DISABLED) {
 800646e:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8006472:	d01f      	beq.n	80064b4 <gpio_stm32_pin_interrupt_configure+0x50>
 8006474:	461d      	mov	r5, r3
		/* else: No irq source configured for pin. Nothing to disable */
		goto exit;
	}

	/* Level trigger interrupts not supported */
	if (mode == GPIO_INT_MODE_LEVEL) {
 8006476:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800647a:	d034      	beq.n	80064e6 <gpio_stm32_pin_interrupt_configure+0x82>
		err = -ENOTSUP;
		goto exit;
	}

	if (stm32_exti_set_callback(pin, gpio_stm32_isr, data) != 0) {
 800647c:	491d      	ldr	r1, [pc, #116]	; (80064f4 <gpio_stm32_pin_interrupt_configure+0x90>)
 800647e:	4620      	mov	r0, r4
 8006480:	f7ff fdf8 	bl	8006074 <stm32_exti_set_callback>
 8006484:	4606      	mov	r6, r0
 8006486:	bb88      	cbnz	r0, 80064ec <gpio_stm32_pin_interrupt_configure+0x88>
		err = -EBUSY;
		goto exit;
	}

	gpio_stm32_enable_int(cfg->port, pin);
 8006488:	4621      	mov	r1, r4
 800648a:	68b8      	ldr	r0, [r7, #8]
 800648c:	f7ff ffc6 	bl	800641c <gpio_stm32_enable_int>

	switch (trig) {
 8006490:	f5b5 2f80 	cmp.w	r5, #262144	; 0x40000
 8006494:	d023      	beq.n	80064de <gpio_stm32_pin_interrupt_configure+0x7a>
 8006496:	f5b5 2fc0 	cmp.w	r5, #393216	; 0x60000
 800649a:	d022      	beq.n	80064e2 <gpio_stm32_pin_interrupt_configure+0x7e>
 800649c:	f5b5 3f00 	cmp.w	r5, #131072	; 0x20000
 80064a0:	d01b      	beq.n	80064da <gpio_stm32_pin_interrupt_configure+0x76>
 80064a2:	4631      	mov	r1, r6
	case GPIO_INT_TRIG_BOTH:
		edge = STM32_EXTI_TRIG_BOTH;
		break;
	}

	stm32_exti_trigger(pin, edge);
 80064a4:	4620      	mov	r0, r4
 80064a6:	f7ff fdad 	bl	8006004 <stm32_exti_trigger>

	stm32_exti_enable(pin);
 80064aa:	4620      	mov	r0, r4
 80064ac:	f7ff fd8e 	bl	8005fcc <stm32_exti_enable>

exit:
	return err;
}
 80064b0:	4630      	mov	r0, r6
 80064b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (gpio_stm32_get_exti_source(pin) == cfg->port) {
 80064b4:	4620      	mov	r0, r4
 80064b6:	f7ff ff69 	bl	800638c <gpio_stm32_get_exti_source>
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	4298      	cmp	r0, r3
 80064be:	d001      	beq.n	80064c4 <gpio_stm32_pin_interrupt_configure+0x60>
	int err = 0;
 80064c0:	2600      	movs	r6, #0
		goto exit;
 80064c2:	e7f5      	b.n	80064b0 <gpio_stm32_pin_interrupt_configure+0x4c>
			stm32_exti_disable(pin);
 80064c4:	4620      	mov	r0, r4
 80064c6:	f7ff fd91 	bl	8005fec <stm32_exti_disable>
			stm32_exti_unset_callback(pin);
 80064ca:	4620      	mov	r0, r4
 80064cc:	f7ff fde4 	bl	8006098 <stm32_exti_unset_callback>
			stm32_exti_trigger(pin, STM32_EXTI_TRIG_NONE);
 80064d0:	2100      	movs	r1, #0
 80064d2:	4620      	mov	r0, r4
 80064d4:	f7ff fd96 	bl	8006004 <stm32_exti_trigger>
 80064d8:	e7f2      	b.n	80064c0 <gpio_stm32_pin_interrupt_configure+0x5c>
		edge = STM32_EXTI_TRIG_FALLING;
 80064da:	2102      	movs	r1, #2
 80064dc:	e7e2      	b.n	80064a4 <gpio_stm32_pin_interrupt_configure+0x40>
		edge = STM32_EXTI_TRIG_RISING;
 80064de:	2101      	movs	r1, #1
 80064e0:	e7e0      	b.n	80064a4 <gpio_stm32_pin_interrupt_configure+0x40>
		edge = STM32_EXTI_TRIG_BOTH;
 80064e2:	2103      	movs	r1, #3
 80064e4:	e7de      	b.n	80064a4 <gpio_stm32_pin_interrupt_configure+0x40>
		err = -ENOTSUP;
 80064e6:	f06f 0685 	mvn.w	r6, #133	; 0x85
 80064ea:	e7e1      	b.n	80064b0 <gpio_stm32_pin_interrupt_configure+0x4c>
		err = -EBUSY;
 80064ec:	f06f 060f 	mvn.w	r6, #15
	return err;
 80064f0:	e7de      	b.n	80064b0 <gpio_stm32_pin_interrupt_configure+0x4c>
 80064f2:	bf00      	nop
 80064f4:	0800fd7f 	.word	0x0800fd7f

080064f8 <pwm_stm32_pin_set>:
}

static int pwm_stm32_pin_set(const struct device *dev, uint32_t pwm,
			     uint32_t period_cycles, uint32_t pulse_cycles,
			     pwm_flags_t flags)
{
 80064f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064fc:	b0a4      	sub	sp, #144	; 0x90
 80064fe:	f89d a0b0 	ldrb.w	sl, [sp, #176]	; 0xb0
	const struct pwm_stm32_config *cfg = dev->config;
 8006502:	6846      	ldr	r6, [r0, #4]

	uint32_t channel;

	if (pwm < 1u || pwm > TIMER_MAX_CH) {
 8006504:	f101 39ff 	add.w	r9, r1, #4294967295	; 0xffffffff
 8006508:	f1b9 0f05 	cmp.w	r9, #5
 800650c:	d851      	bhi.n	80065b2 <pwm_stm32_pin_set+0xba>
 800650e:	4614      	mov	r4, r2
 8006510:	461d      	mov	r5, r3
		LOG_ERR("Invalid channel (%d)", pwm);
		return -EINVAL;
	}

	if (pulse_cycles > period_cycles) {
 8006512:	429a      	cmp	r2, r3
 8006514:	d373      	bcc.n	80065fe <pwm_stm32_pin_set+0x106>

	/*
	 * Non 32-bit timers count from 0 up to the value in the ARR register
	 * (16-bit). Thus period_cycles cannot be greater than UINT16_MAX + 1.
	 */
	if (!IS_TIM_32B_COUNTER_INSTANCE(cfg->timer) &&
 8006516:	f8d6 8000 	ldr.w	r8, [r6]
 800651a:	f1b8 4f80 	cmp.w	r8, #1073741824	; 0x40000000
 800651e:	d003      	beq.n	8006528 <pwm_stm32_pin_set+0x30>
 8006520:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006524:	f200 811f 	bhi.w	8006766 <pwm_stm32_pin_set+0x26e>
			return -EBUSY;
		}
	}
#endif /* CONFIG_PWM_CAPTURE */

	channel = ch2ll[pwm - 1u];
 8006528:	4b90      	ldr	r3, [pc, #576]	; (800676c <pwm_stm32_pin_set+0x274>)
 800652a:	f853 7029 	ldr.w	r7, [r3, r9, lsl #2]

	if (period_cycles == 0u) {
 800652e:	2c00      	cmp	r4, #0
 8006530:	f000 808a 	beq.w	8006648 <pwm_stm32_pin_set+0x150>
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 8006534:	f8d8 3020 	ldr.w	r3, [r8, #32]
 8006538:	ea37 0303 	bics.w	r3, r7, r3
 800653c:	f000 808c 	beq.w	8006658 <pwm_stm32_pin_set+0x160>
	}

	if (!LL_TIM_CC_IsEnabledChannel(cfg->timer, channel)) {
		LL_TIM_OC_InitTypeDef oc_init;

		LL_TIM_OC_StructInit(&oc_init);
 8006540:	a802      	add	r0, sp, #8
 8006542:	f00a fba8 	bl	8010c96 <LL_TIM_OC_StructInit>

		oc_init.OCMode = LL_TIM_OCMODE_PWM1;
 8006546:	2360      	movs	r3, #96	; 0x60
 8006548:	9302      	str	r3, [sp, #8]
		oc_init.OCState = LL_TIM_OCSTATE_ENABLE;
 800654a:	2301      	movs	r3, #1
 800654c:	9303      	str	r3, [sp, #12]
		oc_init.CompareValue = pulse_cycles;
 800654e:	9505      	str	r5, [sp, #20]
		oc_init.OCPolarity = get_polarity(flags);
 8006550:	4650      	mov	r0, sl
 8006552:	f009 fdae 	bl	80100b2 <get_polarity>
 8006556:	9006      	str	r0, [sp, #24]
			LL_TIM_SetTriggerInput(cfg->timer, LL_TIM_TS_ITR0);
			LL_TIM_DisableMasterSlaveMode(cfg->timer);
		}
#endif /* CONFIG_PWM_CAPTURE */

		if (LL_TIM_OC_Init(cfg->timer, channel, &oc_init) != SUCCESS) {
 8006558:	aa02      	add	r2, sp, #8
 800655a:	4639      	mov	r1, r7
 800655c:	6830      	ldr	r0, [r6, #0]
 800655e:	f00a fba4 	bl	8010caa <LL_TIM_OC_Init>
 8006562:	4601      	mov	r1, r0
 8006564:	2800      	cmp	r0, #0
 8006566:	f040 80b6 	bne.w	80066d6 <pwm_stm32_pin_set+0x1de>
			LOG_ERR("Could not initialize timer channel output");
			return -EIO;
		}

		LL_TIM_EnableARRPreload(cfg->timer);
 800656a:	6832      	ldr	r2, [r6, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800656c:	6813      	ldr	r3, [r2, #0]
 800656e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006572:	6013      	str	r3, [r2, #0]
		LL_TIM_OC_EnablePreload(cfg->timer, channel);
 8006574:	6833      	ldr	r3, [r6, #0]
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8006576:	2f01      	cmp	r7, #1
 8006578:	f000 80d5 	beq.w	8006726 <pwm_stm32_pin_set+0x22e>
 800657c:	2f04      	cmp	r7, #4
 800657e:	f000 80d1 	beq.w	8006724 <pwm_stm32_pin_set+0x22c>
 8006582:	2f10      	cmp	r7, #16
 8006584:	f000 80e5 	beq.w	8006752 <pwm_stm32_pin_set+0x25a>
 8006588:	2f40      	cmp	r7, #64	; 0x40
 800658a:	f000 80e4 	beq.w	8006756 <pwm_stm32_pin_set+0x25e>
 800658e:	f5b7 7f80 	cmp.w	r7, #256	; 0x100
 8006592:	f000 80e2 	beq.w	800675a <pwm_stm32_pin_set+0x262>
 8006596:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800659a:	f000 80e0 	beq.w	800675e <pwm_stm32_pin_set+0x266>
 800659e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 80065a2:	f000 80de 	beq.w	8006762 <pwm_stm32_pin_set+0x26a>
 80065a6:	f5b7 3f80 	cmp.w	r7, #65536	; 0x10000
 80065aa:	f000 80b9 	beq.w	8006720 <pwm_stm32_pin_set+0x228>
 80065ae:	2108      	movs	r1, #8
 80065b0:	e0b9      	b.n	8006726 <pwm_stm32_pin_set+0x22e>
		LOG_ERR("Invalid channel (%d)", pwm);
 80065b2:	2201      	movs	r2, #1
 80065b4:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 80065b8:	4b6d      	ldr	r3, [pc, #436]	; (8006770 <pwm_stm32_pin_set+0x278>)
 80065ba:	9322      	str	r3, [sp, #136]	; 0x88
 80065bc:	9123      	str	r1, [sp, #140]	; 0x8c
 80065be:	2300      	movs	r3, #0
 80065c0:	9302      	str	r3, [sp, #8]
 80065c2:	2103      	movs	r1, #3
 80065c4:	f88d 1008 	strb.w	r1, [sp, #8]
 80065c8:	9902      	ldr	r1, [sp, #8]
 80065ca:	9121      	str	r1, [sp, #132]	; 0x84
 80065cc:	4619      	mov	r1, r3
 80065ce:	f363 0100 	bfi	r1, r3, #0, #1
 80065d2:	f363 0141 	bfi	r1, r3, #1, #1
 80065d6:	f363 0182 	bfi	r1, r3, #2, #1
 80065da:	f363 01c5 	bfi	r1, r3, #3, #3
 80065de:	f362 1188 	bfi	r1, r2, #6, #3
 80065e2:	220c      	movs	r2, #12
 80065e4:	f362 2152 	bfi	r1, r2, #9, #10
 80065e8:	f363 41de 	bfi	r1, r3, #19, #12
 80065ec:	f363 71df 	bfi	r1, r3, #31, #1
 80065f0:	aa21      	add	r2, sp, #132	; 0x84
 80065f2:	4860      	ldr	r0, [pc, #384]	; (8006774 <pwm_stm32_pin_set+0x27c>)
 80065f4:	f009 fa1d 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 80065f8:	f06f 0015 	mvn.w	r0, #21
 80065fc:	e0a6      	b.n	800674c <pwm_stm32_pin_set+0x254>
		LOG_ERR("Invalid combination of pulse and period cycles");
 80065fe:	2201      	movs	r2, #1
 8006600:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 8006604:	4b5c      	ldr	r3, [pc, #368]	; (8006778 <pwm_stm32_pin_set+0x280>)
 8006606:	931c      	str	r3, [sp, #112]	; 0x70
 8006608:	2300      	movs	r3, #0
 800660a:	9302      	str	r3, [sp, #8]
 800660c:	2102      	movs	r1, #2
 800660e:	f88d 1008 	strb.w	r1, [sp, #8]
 8006612:	9902      	ldr	r1, [sp, #8]
 8006614:	911b      	str	r1, [sp, #108]	; 0x6c
 8006616:	4619      	mov	r1, r3
 8006618:	f363 0100 	bfi	r1, r3, #0, #1
 800661c:	f363 0141 	bfi	r1, r3, #1, #1
 8006620:	f363 0182 	bfi	r1, r3, #2, #1
 8006624:	f363 01c5 	bfi	r1, r3, #3, #3
 8006628:	f362 1188 	bfi	r1, r2, #6, #3
 800662c:	2208      	movs	r2, #8
 800662e:	f362 2152 	bfi	r1, r2, #9, #10
 8006632:	f363 41de 	bfi	r1, r3, #19, #12
 8006636:	f363 71df 	bfi	r1, r3, #31, #1
 800663a:	aa1b      	add	r2, sp, #108	; 0x6c
 800663c:	484d      	ldr	r0, [pc, #308]	; (8006774 <pwm_stm32_pin_set+0x27c>)
 800663e:	f009 f9f8 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return -EINVAL;
 8006642:	f06f 0015 	mvn.w	r0, #21
 8006646:	e081      	b.n	800674c <pwm_stm32_pin_set+0x254>
  CLEAR_BIT(TIMx->CCER, Channels);
 8006648:	f8d8 3020 	ldr.w	r3, [r8, #32]
 800664c:	ea23 0707 	bic.w	r7, r3, r7
 8006650:	f8c8 7020 	str.w	r7, [r8, #32]
		return 0;
 8006654:	2000      	movs	r0, #0
 8006656:	e079      	b.n	800674c <pwm_stm32_pin_set+0x254>
		LL_TIM_SetAutoReload(cfg->timer, period_cycles - 1u);
		LL_TIM_GenerateEvent_UPDATE(cfg->timer);
	} else {
		LL_TIM_OC_SetPolarity(cfg->timer, channel, get_polarity(flags));
 8006658:	4650      	mov	r0, sl
 800665a:	f009 fd2a 	bl	80100b2 <get_polarity>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800665e:	2f01      	cmp	r7, #1
 8006660:	d015      	beq.n	800668e <pwm_stm32_pin_set+0x196>
 8006662:	2f04      	cmp	r7, #4
 8006664:	d02b      	beq.n	80066be <pwm_stm32_pin_set+0x1c6>
 8006666:	2f10      	cmp	r7, #16
 8006668:	d02b      	beq.n	80066c2 <pwm_stm32_pin_set+0x1ca>
 800666a:	2f40      	cmp	r7, #64	; 0x40
 800666c:	d02b      	beq.n	80066c6 <pwm_stm32_pin_set+0x1ce>
 800666e:	f5b7 7f80 	cmp.w	r7, #256	; 0x100
 8006672:	d02a      	beq.n	80066ca <pwm_stm32_pin_set+0x1d2>
 8006674:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 8006678:	d029      	beq.n	80066ce <pwm_stm32_pin_set+0x1d6>
 800667a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800667e:	d028      	beq.n	80066d2 <pwm_stm32_pin_set+0x1da>
 8006680:	f5b7 3f80 	cmp.w	r7, #65536	; 0x10000
 8006684:	d001      	beq.n	800668a <pwm_stm32_pin_set+0x192>
 8006686:	2108      	movs	r1, #8
 8006688:	e002      	b.n	8006690 <pwm_stm32_pin_set+0x198>
 800668a:	2107      	movs	r1, #7
 800668c:	e000      	b.n	8006690 <pwm_stm32_pin_set+0x198>
 800668e:	2100      	movs	r1, #0
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8006690:	f8d8 3020 	ldr.w	r3, [r8, #32]
 8006694:	4a39      	ldr	r2, [pc, #228]	; (800677c <pwm_stm32_pin_set+0x284>)
 8006696:	5c51      	ldrb	r1, [r2, r1]
 8006698:	2202      	movs	r2, #2
 800669a:	408a      	lsls	r2, r1
 800669c:	ea23 0302 	bic.w	r3, r3, r2
 80066a0:	4088      	lsls	r0, r1
 80066a2:	4303      	orrs	r3, r0
 80066a4:	f8c8 3020 	str.w	r3, [r8, #32]
		set_timer_compare[pwm - 1u](cfg->timer, pulse_cycles);
 80066a8:	4b35      	ldr	r3, [pc, #212]	; (8006780 <pwm_stm32_pin_set+0x288>)
 80066aa:	f853 3029 	ldr.w	r3, [r3, r9, lsl #2]
 80066ae:	4629      	mov	r1, r5
 80066b0:	6830      	ldr	r0, [r6, #0]
 80066b2:	4798      	blx	r3
		LL_TIM_SetAutoReload(cfg->timer, period_cycles - 1u);
 80066b4:	6833      	ldr	r3, [r6, #0]
 80066b6:	3c01      	subs	r4, #1
  WRITE_REG(TIMx->ARR, AutoReload);
 80066b8:	62dc      	str	r4, [r3, #44]	; 0x2c
	}

	return 0;
 80066ba:	2000      	movs	r0, #0
}
 80066bc:	e046      	b.n	800674c <pwm_stm32_pin_set+0x254>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80066be:	2101      	movs	r1, #1
 80066c0:	e7e6      	b.n	8006690 <pwm_stm32_pin_set+0x198>
 80066c2:	2102      	movs	r1, #2
 80066c4:	e7e4      	b.n	8006690 <pwm_stm32_pin_set+0x198>
 80066c6:	2103      	movs	r1, #3
 80066c8:	e7e2      	b.n	8006690 <pwm_stm32_pin_set+0x198>
 80066ca:	2104      	movs	r1, #4
 80066cc:	e7e0      	b.n	8006690 <pwm_stm32_pin_set+0x198>
 80066ce:	2105      	movs	r1, #5
 80066d0:	e7de      	b.n	8006690 <pwm_stm32_pin_set+0x198>
 80066d2:	2106      	movs	r1, #6
 80066d4:	e7dc      	b.n	8006690 <pwm_stm32_pin_set+0x198>
			LOG_ERR("Could not initialize timer channel output");
 80066d6:	2201      	movs	r2, #1
 80066d8:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 80066dc:	4b29      	ldr	r3, [pc, #164]	; (8006784 <pwm_stm32_pin_set+0x28c>)
 80066de:	9316      	str	r3, [sp, #88]	; 0x58
 80066e0:	2300      	movs	r3, #0
 80066e2:	9301      	str	r3, [sp, #4]
 80066e4:	2102      	movs	r1, #2
 80066e6:	f88d 1004 	strb.w	r1, [sp, #4]
 80066ea:	9901      	ldr	r1, [sp, #4]
 80066ec:	9115      	str	r1, [sp, #84]	; 0x54
 80066ee:	4619      	mov	r1, r3
 80066f0:	f363 0100 	bfi	r1, r3, #0, #1
 80066f4:	f363 0141 	bfi	r1, r3, #1, #1
 80066f8:	f363 0182 	bfi	r1, r3, #2, #1
 80066fc:	f363 01c5 	bfi	r1, r3, #3, #3
 8006700:	f362 1188 	bfi	r1, r2, #6, #3
 8006704:	2208      	movs	r2, #8
 8006706:	f362 2152 	bfi	r1, r2, #9, #10
 800670a:	f363 41de 	bfi	r1, r3, #19, #12
 800670e:	f363 71df 	bfi	r1, r3, #31, #1
 8006712:	aa15      	add	r2, sp, #84	; 0x54
 8006714:	4817      	ldr	r0, [pc, #92]	; (8006774 <pwm_stm32_pin_set+0x27c>)
 8006716:	f009 f98c 	bl	800fa32 <z_impl_z_log_msg2_static_create>
			return -EIO;
 800671a:	f06f 0004 	mvn.w	r0, #4
 800671e:	e015      	b.n	800674c <pwm_stm32_pin_set+0x254>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8006720:	2107      	movs	r1, #7
 8006722:	e000      	b.n	8006726 <pwm_stm32_pin_set+0x22e>
 8006724:	2101      	movs	r1, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8006726:	3318      	adds	r3, #24
 8006728:	4a17      	ldr	r2, [pc, #92]	; (8006788 <pwm_stm32_pin_set+0x290>)
 800672a:	5c50      	ldrb	r0, [r2, r1]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800672c:	581a      	ldr	r2, [r3, r0]
 800672e:	4d17      	ldr	r5, [pc, #92]	; (800678c <pwm_stm32_pin_set+0x294>)
 8006730:	5c6d      	ldrb	r5, [r5, r1]
 8006732:	2108      	movs	r1, #8
 8006734:	40a9      	lsls	r1, r5
 8006736:	430a      	orrs	r2, r1
 8006738:	501a      	str	r2, [r3, r0]
		LL_TIM_SetAutoReload(cfg->timer, period_cycles - 1u);
 800673a:	6833      	ldr	r3, [r6, #0]
 800673c:	3c01      	subs	r4, #1
  WRITE_REG(TIMx->ARR, AutoReload);
 800673e:	62dc      	str	r4, [r3, #44]	; 0x2c
		LL_TIM_GenerateEvent_UPDATE(cfg->timer);
 8006740:	6832      	ldr	r2, [r6, #0]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8006742:	6953      	ldr	r3, [r2, #20]
 8006744:	f043 0301 	orr.w	r3, r3, #1
 8006748:	6153      	str	r3, [r2, #20]
	return 0;
 800674a:	2000      	movs	r0, #0
}
 800674c:	b024      	add	sp, #144	; 0x90
 800674e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8006752:	2102      	movs	r1, #2
 8006754:	e7e7      	b.n	8006726 <pwm_stm32_pin_set+0x22e>
 8006756:	2103      	movs	r1, #3
 8006758:	e7e5      	b.n	8006726 <pwm_stm32_pin_set+0x22e>
 800675a:	2104      	movs	r1, #4
 800675c:	e7e3      	b.n	8006726 <pwm_stm32_pin_set+0x22e>
 800675e:	2105      	movs	r1, #5
 8006760:	e7e1      	b.n	8006726 <pwm_stm32_pin_set+0x22e>
 8006762:	2106      	movs	r1, #6
 8006764:	e7df      	b.n	8006726 <pwm_stm32_pin_set+0x22e>
		return -ENOTSUP;
 8006766:	f06f 0085 	mvn.w	r0, #133	; 0x85
 800676a:	e7ef      	b.n	800674c <pwm_stm32_pin_set+0x254>
 800676c:	08013884 	.word	0x08013884
 8006770:	08013738 	.word	0x08013738
 8006774:	08012b80 	.word	0x08012b80
 8006778:	08013750 	.word	0x08013750
 800677c:	0801384c 	.word	0x0801384c
 8006780:	080138b8 	.word	0x080138b8
 8006784:	08013780 	.word	0x08013780
 8006788:	08013840 	.word	0x08013840
 800678c:	08013858 	.word	0x08013858

08006790 <get_tim_clk>:
{
 8006790:	b530      	push	{r4, r5, lr}
 8006792:	b083      	sub	sp, #12
 8006794:	4604      	mov	r4, r0
 8006796:	460d      	mov	r5, r1
 8006798:	480c      	ldr	r0, [pc, #48]	; (80067cc <get_tim_clk+0x3c>)
 800679a:	f00a ff47 	bl	801162c <z_device_is_ready>
 */
static inline int clock_control_get_rate(const struct device *dev,
					 clock_control_subsys_t sys,
					 uint32_t *rate)
{
	if (!device_is_ready(dev)) {
 800679e:	b170      	cbz	r0, 80067be <get_tim_clk+0x2e>
		return -ENODEV;
	}

	const struct clock_control_driver_api *api =
 80067a0:	4b0a      	ldr	r3, [pc, #40]	; (80067cc <get_tim_clk+0x3c>)
 80067a2:	689b      	ldr	r3, [r3, #8]
		(const struct clock_control_driver_api *)dev->api;

	if (api->get_rate == NULL) {
 80067a4:	68db      	ldr	r3, [r3, #12]
 80067a6:	b16b      	cbz	r3, 80067c4 <get_tim_clk+0x34>
		return -ENOSYS;
	}

	return api->get_rate(dev, sys, rate);
 80067a8:	aa01      	add	r2, sp, #4
 80067aa:	4621      	mov	r1, r4
 80067ac:	4807      	ldr	r0, [pc, #28]	; (80067cc <get_tim_clk+0x3c>)
 80067ae:	4798      	blx	r3
	if (r < 0) {
 80067b0:	2800      	cmp	r0, #0
 80067b2:	db02      	blt.n	80067ba <get_tim_clk+0x2a>
		*tim_clk = bus_clk;
 80067b4:	9b01      	ldr	r3, [sp, #4]
 80067b6:	602b      	str	r3, [r5, #0]
	return 0;
 80067b8:	2000      	movs	r0, #0
}
 80067ba:	b003      	add	sp, #12
 80067bc:	bd30      	pop	{r4, r5, pc}
		return -ENODEV;
 80067be:	f06f 0012 	mvn.w	r0, #18
 80067c2:	e7f5      	b.n	80067b0 <get_tim_clk+0x20>
		return -ENOSYS;
 80067c4:	f06f 0057 	mvn.w	r0, #87	; 0x57
 80067c8:	e7f2      	b.n	80067b0 <get_tim_clk+0x20>
 80067ca:	bf00      	nop
 80067cc:	08012714 	.word	0x08012714

080067d0 <pwm_stm32_init>:
	.pin_disable_capture = pwm_stm32_pin_disable_capture,
#endif /* CONFIG_PWM_CAPTURE */
};

static int pwm_stm32_init(const struct device *dev)
{
 80067d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067d2:	b0a7      	sub	sp, #156	; 0x9c
	struct pwm_stm32_data *data = dev->data;
 80067d4:	6907      	ldr	r7, [r0, #16]
	const struct pwm_stm32_config *cfg = dev->config;
 80067d6:	6845      	ldr	r5, [r0, #4]
	LL_TIM_InitTypeDef init;

	/* enable clock and store its speed */
	clk = DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE);

	r = clock_control_on(clk, (clock_control_subsys_t *)&cfg->pclken);
 80067d8:	f105 0608 	add.w	r6, r5, #8
 80067dc:	4870      	ldr	r0, [pc, #448]	; (80069a0 <pwm_stm32_init+0x1d0>)
 80067de:	f00a ff25 	bl	801162c <z_device_is_ready>
	if (!device_is_ready(dev)) {
 80067e2:	2800      	cmp	r0, #0
 80067e4:	d047      	beq.n	8006876 <pwm_stm32_init+0xa6>
	const struct clock_control_driver_api *api =
 80067e6:	486e      	ldr	r0, [pc, #440]	; (80069a0 <pwm_stm32_init+0x1d0>)
 80067e8:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4631      	mov	r1, r6
 80067ee:	4798      	blx	r3
 80067f0:	4604      	mov	r4, r0
	if (r < 0) {
 80067f2:	2c00      	cmp	r4, #0
 80067f4:	db42      	blt.n	800687c <pwm_stm32_init+0xac>
		LOG_ERR("Could not initialize clock (%d)", r);
		return r;
	}

	r = get_tim_clk(&cfg->pclken, &data->tim_clk);
 80067f6:	4639      	mov	r1, r7
 80067f8:	4630      	mov	r0, r6
 80067fa:	f7ff ffc9 	bl	8006790 <get_tim_clk>
	if (r < 0) {
 80067fe:	1e04      	subs	r4, r0, #0
 8006800:	db60      	blt.n	80068c4 <pwm_stm32_init+0xf4>
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
 8006802:	aa01      	add	r2, sp, #4
 8006804:	2100      	movs	r1, #0
 8006806:	6928      	ldr	r0, [r5, #16]
 8006808:	f00a f9f8 	bl	8010bfc <pinctrl_lookup_state>
	if (ret < 0) {
 800680c:	1e04      	subs	r4, r0, #0
 800680e:	db06      	blt.n	800681e <pwm_stm32_init+0x4e>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
 8006810:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
 8006812:	2200      	movs	r2, #0
 8006814:	7919      	ldrb	r1, [r3, #4]
 8006816:	6818      	ldr	r0, [r3, #0]
 8006818:	f00a fa0a 	bl	8010c30 <pinctrl_configure_pins>
 800681c:	4604      	mov	r4, r0
		return r;
	}

	/* configure pinmux */
	r = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
	if (r < 0) {
 800681e:	2c00      	cmp	r4, #0
 8006820:	db74      	blt.n	800690c <pwm_stm32_init+0x13c>
		LOG_ERR("PWM pinctrl setup failed (%d)", r);
		return r;
	}

	/* initialize timer */
	LL_TIM_StructInit(&init);
 8006822:	a809      	add	r0, sp, #36	; 0x24
 8006824:	f00a fa2e 	bl	8010c84 <LL_TIM_StructInit>

	init.Prescaler = cfg->prescaler;
 8006828:	686b      	ldr	r3, [r5, #4]
 800682a:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	init.CounterMode = LL_TIM_COUNTERMODE_UP;
 800682e:	2300      	movs	r3, #0
 8006830:	930a      	str	r3, [sp, #40]	; 0x28
	init.Autoreload = 0u;
 8006832:	930b      	str	r3, [sp, #44]	; 0x2c
	init.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8006834:	930c      	str	r3, [sp, #48]	; 0x30

	if (LL_TIM_Init(cfg->timer, &init) != SUCCESS) {
 8006836:	a909      	add	r1, sp, #36	; 0x24
 8006838:	6828      	ldr	r0, [r5, #0]
 800683a:	f003 fc55 	bl	800a0e8 <LL_TIM_Init>
 800683e:	2800      	cmp	r0, #0
 8006840:	f040 8088 	bne.w	8006954 <pwm_stm32_init+0x184>
		return -EIO;
	}

#if !defined(CONFIG_SOC_SERIES_STM32L0X) && !defined(CONFIG_SOC_SERIES_STM32L1X)
	/* enable outputs and counter */
	if (IS_TIM_BREAK_INSTANCE(cfg->timer)) {
 8006844:	682b      	ldr	r3, [r5, #0]
 8006846:	4a57      	ldr	r2, [pc, #348]	; (80069a4 <pwm_stm32_init+0x1d4>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d007      	beq.n	800685c <pwm_stm32_init+0x8c>
 800684c:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8006850:	4293      	cmp	r3, r2
 8006852:	d003      	beq.n	800685c <pwm_stm32_init+0x8c>
 8006854:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006858:	4293      	cmp	r3, r2
 800685a:	d103      	bne.n	8006864 <pwm_stm32_init+0x94>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800685c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800685e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006862:	645a      	str	r2, [r3, #68]	; 0x44
		LL_TIM_EnableAllOutputs(cfg->timer);
	}
#endif

	LL_TIM_EnableCounter(cfg->timer);
 8006864:	682a      	ldr	r2, [r5, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8006866:	6813      	ldr	r3, [r2, #0]
 8006868:	f043 0301 	orr.w	r3, r3, #1
 800686c:	6013      	str	r3, [r2, #0]

#ifdef CONFIG_PWM_CAPTURE
	cfg->irq_config_func(dev);
#endif /* CONFIG_PWM_CAPTURE */

	return 0;
 800686e:	2400      	movs	r4, #0
}
 8006870:	4620      	mov	r0, r4
 8006872:	b027      	add	sp, #156	; 0x9c
 8006874:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -ENODEV;
 8006876:	f06f 0412 	mvn.w	r4, #18
 800687a:	e7ba      	b.n	80067f2 <pwm_stm32_init+0x22>
		LOG_ERR("Could not initialize clock (%d)", r);
 800687c:	2201      	movs	r2, #1
 800687e:	f8ad 2004 	strh.w	r2, [sp, #4]
 8006882:	4b49      	ldr	r3, [pc, #292]	; (80069a8 <pwm_stm32_init+0x1d8>)
 8006884:	9324      	str	r3, [sp, #144]	; 0x90
 8006886:	9425      	str	r4, [sp, #148]	; 0x94
 8006888:	2300      	movs	r3, #0
 800688a:	9300      	str	r3, [sp, #0]
 800688c:	2103      	movs	r1, #3
 800688e:	f88d 1000 	strb.w	r1, [sp]
 8006892:	9900      	ldr	r1, [sp, #0]
 8006894:	9123      	str	r1, [sp, #140]	; 0x8c
 8006896:	4619      	mov	r1, r3
 8006898:	f363 0100 	bfi	r1, r3, #0, #1
 800689c:	f363 0141 	bfi	r1, r3, #1, #1
 80068a0:	f363 0182 	bfi	r1, r3, #2, #1
 80068a4:	f363 01c5 	bfi	r1, r3, #3, #3
 80068a8:	f362 1188 	bfi	r1, r2, #6, #3
 80068ac:	220c      	movs	r2, #12
 80068ae:	f362 2152 	bfi	r1, r2, #9, #10
 80068b2:	f363 41de 	bfi	r1, r3, #19, #12
 80068b6:	f363 71df 	bfi	r1, r3, #31, #1
 80068ba:	aa23      	add	r2, sp, #140	; 0x8c
 80068bc:	483b      	ldr	r0, [pc, #236]	; (80069ac <pwm_stm32_init+0x1dc>)
 80068be:	f009 f8b8 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return r;
 80068c2:	e7d5      	b.n	8006870 <pwm_stm32_init+0xa0>
		LOG_ERR("Could not obtain timer clock (%d)", r);
 80068c4:	2201      	movs	r2, #1
 80068c6:	f8ad 2004 	strh.w	r2, [sp, #4]
 80068ca:	4b39      	ldr	r3, [pc, #228]	; (80069b0 <pwm_stm32_init+0x1e0>)
 80068cc:	931e      	str	r3, [sp, #120]	; 0x78
 80068ce:	941f      	str	r4, [sp, #124]	; 0x7c
 80068d0:	2300      	movs	r3, #0
 80068d2:	9300      	str	r3, [sp, #0]
 80068d4:	2103      	movs	r1, #3
 80068d6:	f88d 1000 	strb.w	r1, [sp]
 80068da:	9900      	ldr	r1, [sp, #0]
 80068dc:	911d      	str	r1, [sp, #116]	; 0x74
 80068de:	4619      	mov	r1, r3
 80068e0:	f363 0100 	bfi	r1, r3, #0, #1
 80068e4:	f363 0141 	bfi	r1, r3, #1, #1
 80068e8:	f363 0182 	bfi	r1, r3, #2, #1
 80068ec:	f363 01c5 	bfi	r1, r3, #3, #3
 80068f0:	f362 1188 	bfi	r1, r2, #6, #3
 80068f4:	220c      	movs	r2, #12
 80068f6:	f362 2152 	bfi	r1, r2, #9, #10
 80068fa:	f363 41de 	bfi	r1, r3, #19, #12
 80068fe:	f363 71df 	bfi	r1, r3, #31, #1
 8006902:	aa1d      	add	r2, sp, #116	; 0x74
 8006904:	4829      	ldr	r0, [pc, #164]	; (80069ac <pwm_stm32_init+0x1dc>)
 8006906:	f009 f894 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return r;
 800690a:	e7b1      	b.n	8006870 <pwm_stm32_init+0xa0>
		LOG_ERR("PWM pinctrl setup failed (%d)", r);
 800690c:	2201      	movs	r2, #1
 800690e:	f8ad 2004 	strh.w	r2, [sp, #4]
 8006912:	4b28      	ldr	r3, [pc, #160]	; (80069b4 <pwm_stm32_init+0x1e4>)
 8006914:	9318      	str	r3, [sp, #96]	; 0x60
 8006916:	9419      	str	r4, [sp, #100]	; 0x64
 8006918:	2300      	movs	r3, #0
 800691a:	9300      	str	r3, [sp, #0]
 800691c:	2103      	movs	r1, #3
 800691e:	f88d 1000 	strb.w	r1, [sp]
 8006922:	9900      	ldr	r1, [sp, #0]
 8006924:	9117      	str	r1, [sp, #92]	; 0x5c
 8006926:	4619      	mov	r1, r3
 8006928:	f363 0100 	bfi	r1, r3, #0, #1
 800692c:	f363 0141 	bfi	r1, r3, #1, #1
 8006930:	f363 0182 	bfi	r1, r3, #2, #1
 8006934:	f363 01c5 	bfi	r1, r3, #3, #3
 8006938:	f362 1188 	bfi	r1, r2, #6, #3
 800693c:	220c      	movs	r2, #12
 800693e:	f362 2152 	bfi	r1, r2, #9, #10
 8006942:	f363 41de 	bfi	r1, r3, #19, #12
 8006946:	f363 71df 	bfi	r1, r3, #31, #1
 800694a:	aa17      	add	r2, sp, #92	; 0x5c
 800694c:	4817      	ldr	r0, [pc, #92]	; (80069ac <pwm_stm32_init+0x1dc>)
 800694e:	f009 f870 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return r;
 8006952:	e78d      	b.n	8006870 <pwm_stm32_init+0xa0>
		LOG_ERR("Could not initialize timer");
 8006954:	2201      	movs	r2, #1
 8006956:	f8ad 2004 	strh.w	r2, [sp, #4]
 800695a:	4b17      	ldr	r3, [pc, #92]	; (80069b8 <pwm_stm32_init+0x1e8>)
 800695c:	9312      	str	r3, [sp, #72]	; 0x48
 800695e:	2300      	movs	r3, #0
 8006960:	9300      	str	r3, [sp, #0]
 8006962:	2102      	movs	r1, #2
 8006964:	f88d 1000 	strb.w	r1, [sp]
 8006968:	9900      	ldr	r1, [sp, #0]
 800696a:	9111      	str	r1, [sp, #68]	; 0x44
 800696c:	4619      	mov	r1, r3
 800696e:	f363 0100 	bfi	r1, r3, #0, #1
 8006972:	f363 0141 	bfi	r1, r3, #1, #1
 8006976:	f363 0182 	bfi	r1, r3, #2, #1
 800697a:	f363 01c5 	bfi	r1, r3, #3, #3
 800697e:	f362 1188 	bfi	r1, r2, #6, #3
 8006982:	2208      	movs	r2, #8
 8006984:	f362 2152 	bfi	r1, r2, #9, #10
 8006988:	f363 41de 	bfi	r1, r3, #19, #12
 800698c:	f363 71df 	bfi	r1, r3, #31, #1
 8006990:	aa11      	add	r2, sp, #68	; 0x44
 8006992:	4806      	ldr	r0, [pc, #24]	; (80069ac <pwm_stm32_init+0x1dc>)
 8006994:	f009 f84d 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return -EIO;
 8006998:	f06f 0404 	mvn.w	r4, #4
 800699c:	e768      	b.n	8006870 <pwm_stm32_init+0xa0>
 800699e:	bf00      	nop
 80069a0:	08012714 	.word	0x08012714
 80069a4:	40012c00 	.word	0x40012c00
 80069a8:	080137ac 	.word	0x080137ac
 80069ac:	08012b80 	.word	0x08012b80
 80069b0:	080137cc 	.word	0x080137cc
 80069b4:	080137f0 	.word	0x080137f0
 80069b8:	08013810 	.word	0x08013810

080069bc <spi_stm32_get_err>:
	return spi_context_tx_on(&data->ctx) || spi_context_rx_on(&data->ctx);
}

static int spi_stm32_get_err(SPI_TypeDef *spi)
{
	uint32_t sr = LL_SPI_ReadReg(spi, SR);
 80069bc:	6883      	ldr	r3, [r0, #8]

	if (sr & SPI_STM32_ERR_MSK) {
 80069be:	f413 73b8 	ands.w	r3, r3, #368	; 0x170
 80069c2:	d101      	bne.n	80069c8 <spi_stm32_get_err+0xc>
		}

		return -EIO;
	}

	return 0;
 80069c4:	2000      	movs	r0, #0
}
 80069c6:	4770      	bx	lr
{
 80069c8:	b510      	push	{r4, lr}
 80069ca:	b086      	sub	sp, #24
 80069cc:	4604      	mov	r4, r0
		LOG_ERR("%s: err=%d", __func__,
 80069ce:	9303      	str	r3, [sp, #12]
 80069d0:	4b0c      	ldr	r3, [pc, #48]	; (8006a04 <spi_stm32_get_err+0x48>)
 80069d2:	9302      	str	r3, [sp, #8]
 80069d4:	4b0c      	ldr	r3, [pc, #48]	; (8006a08 <spi_stm32_get_err+0x4c>)
 80069d6:	9301      	str	r3, [sp, #4]
 80069d8:	2000      	movs	r0, #0
 80069da:	9000      	str	r0, [sp, #0]
 80069dc:	4603      	mov	r3, r0
 80069de:	2201      	movs	r2, #1
 80069e0:	490a      	ldr	r1, [pc, #40]	; (8006a0c <spi_stm32_get_err+0x50>)
 80069e2:	f009 fb82 	bl	80100ea <z_log_msg2_runtime_create>
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_OVR(SPI_TypeDef *SPIx)
{
  return ((READ_BIT(SPIx->SR, SPI_SR_OVR) == (SPI_SR_OVR)) ? 1UL : 0UL);
 80069e6:	68a3      	ldr	r3, [r4, #8]
 80069e8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80069ec:	d005      	beq.n	80069fa <spi_stm32_get_err+0x3e>
  * @retval None
  */
__STATIC_INLINE void LL_SPI_ClearFlag_OVR(SPI_TypeDef *SPIx)
{
  __IO uint32_t tmpreg;
  tmpreg = SPIx->DR;
 80069ee:	68e3      	ldr	r3, [r4, #12]
 80069f0:	9305      	str	r3, [sp, #20]
  (void) tmpreg;
 80069f2:	9b05      	ldr	r3, [sp, #20]
  tmpreg = SPIx->SR;
 80069f4:	68a3      	ldr	r3, [r4, #8]
 80069f6:	9305      	str	r3, [sp, #20]
  (void) tmpreg;
 80069f8:	9b05      	ldr	r3, [sp, #20]
		return -EIO;
 80069fa:	f06f 0004 	mvn.w	r0, #4
}
 80069fe:	b006      	add	sp, #24
 8006a00:	bd10      	pop	{r4, pc}
 8006a02:	bf00      	nop
 8006a04:	080139e8 	.word	0x080139e8
 8006a08:	080138d0 	.word	0x080138d0
 8006a0c:	08012b90 	.word	0x08012b90

08006a10 <spi_stm32_configure>:
}
#endif

static int spi_stm32_configure(const struct device *dev,
			       const struct spi_config *config)
{
 8006a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a14:	b098      	sub	sp, #96	; 0x60
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	460d      	mov	r5, r1
	const struct spi_stm32_config *cfg = dev->config;
 8006a1a:	f8d0 8004 	ldr.w	r8, [r0, #4]
	struct spi_stm32_data *data = dev->data;
 8006a1e:	6906      	ldr	r6, [r0, #16]
	const uint32_t scaler[] = {
 8006a20:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8006a24:	f8df c298 	ldr.w	ip, [pc, #664]	; 8006cc0 <spi_stm32_configure+0x2b0>
 8006a28:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006a2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006a2e:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8006a32:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		LL_SPI_BAUDRATEPRESCALER_DIV32,
		LL_SPI_BAUDRATEPRESCALER_DIV64,
		LL_SPI_BAUDRATEPRESCALER_DIV128,
		LL_SPI_BAUDRATEPRESCALER_DIV256
	};
	SPI_TypeDef *spi = cfg->spi;
 8006a36:	f8d8 4008 	ldr.w	r4, [r8, #8]
	._ctx_name.num_cs_gpios = DT_PROP_LEN_OR(_node_id, cs_gpios, 0),

static inline bool spi_context_configured(struct spi_context *ctx,
					  const struct spi_config *config)
{
	return !!(ctx->config == config);
 8006a3a:	6833      	ldr	r3, [r6, #0]
	uint32_t clock;
	int br;

	if (spi_context_configured(&data->ctx, config)) {
 8006a3c:	42ab      	cmp	r3, r5
 8006a3e:	f000 8139 	beq.w	8006cb4 <spi_stm32_configure+0x2a4>
		/* Nothing to do */
		return 0;
	}

	if ((SPI_WORD_SIZE_GET(config->operation) != 8)
 8006a42:	88ab      	ldrh	r3, [r5, #4]
 8006a44:	f3c3 1245 	ubfx	r2, r3, #5, #6
 8006a48:	2a08      	cmp	r2, #8
 8006a4a:	d002      	beq.n	8006a52 <spi_stm32_configure+0x42>
	    && (SPI_WORD_SIZE_GET(config->operation) != 16)) {
 8006a4c:	2a10      	cmp	r2, #16
 8006a4e:	f040 8133 	bne.w	8006cb8 <spi_stm32_configure+0x2a8>
		return -ENOTSUP;
	}

	/* configure the frame format Motorola (default) or TI */
	if ((config->operation & SPI_FRAME_FORMAT_TI) == SPI_FRAME_FORMAT_TI) {
 8006a52:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8006a56:	d11c      	bne.n	8006a92 <spi_stm32_configure+0x82>
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8006a58:	6863      	ldr	r3, [r4, #4]
 8006a5a:	f023 0310 	bic.w	r3, r3, #16
 8006a5e:	6063      	str	r3, [r4, #4]
 8006a60:	4898      	ldr	r0, [pc, #608]	; (8006cc4 <spi_stm32_configure+0x2b4>)
 8006a62:	f00a fde3 	bl	801162c <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8006a66:	b1c8      	cbz	r0, 8006a9c <spi_stm32_configure+0x8c>
	const struct clock_control_driver_api *api =
 8006a68:	4b96      	ldr	r3, [pc, #600]	; (8006cc4 <spi_stm32_configure+0x2b4>)
 8006a6a:	689b      	ldr	r3, [r3, #8]
	if (api->get_rate == NULL) {
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	b1c3      	cbz	r3, 8006aa2 <spi_stm32_configure+0x92>
	return api->get_rate(dev, sys, rate);
 8006a70:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8006a74:	4641      	mov	r1, r8
 8006a76:	4893      	ldr	r0, [pc, #588]	; (8006cc4 <spi_stm32_configure+0x2b4>)
 8006a78:	4798      	blx	r3
	} else {
		LL_SPI_SetStandard(spi, LL_SPI_PROTOCOL_MOTOROLA);
#endif
}

	if (clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE),
 8006a7a:	2800      	cmp	r0, #0
 8006a7c:	db14      	blt.n	8006aa8 <spi_stm32_configure+0x98>
			(clock_control_subsys_t) &cfg->pclken, &clock) < 0) {
		LOG_ERR("Failed call clock_control_get_rate");
		return -EIO;
	}

	for (br = 1 ; br <= ARRAY_SIZE(scaler) ; ++br) {
 8006a7e:	2301      	movs	r3, #1
 8006a80:	2b08      	cmp	r3, #8
 8006a82:	dc35      	bgt.n	8006af0 <spi_stm32_configure+0xe0>
		uint32_t clk = clock >> br;
 8006a84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a86:	40da      	lsrs	r2, r3

		if (clk <= config->frequency) {
 8006a88:	6829      	ldr	r1, [r5, #0]
 8006a8a:	4291      	cmp	r1, r2
 8006a8c:	d230      	bcs.n	8006af0 <spi_stm32_configure+0xe0>
	for (br = 1 ; br <= ARRAY_SIZE(scaler) ; ++br) {
 8006a8e:	3301      	adds	r3, #1
 8006a90:	e7f6      	b.n	8006a80 <spi_stm32_configure+0x70>
 8006a92:	6863      	ldr	r3, [r4, #4]
 8006a94:	f043 0310 	orr.w	r3, r3, #16
 8006a98:	6063      	str	r3, [r4, #4]
}
 8006a9a:	e7e1      	b.n	8006a60 <spi_stm32_configure+0x50>
		return -ENODEV;
 8006a9c:	f06f 0012 	mvn.w	r0, #18
 8006aa0:	e7eb      	b.n	8006a7a <spi_stm32_configure+0x6a>
		return -ENOSYS;
 8006aa2:	f06f 0057 	mvn.w	r0, #87	; 0x57
 8006aa6:	e7e8      	b.n	8006a7a <spi_stm32_configure+0x6a>
		LOG_ERR("Failed call clock_control_get_rate");
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	80ba      	strh	r2, [r7, #4]
 8006aac:	4b86      	ldr	r3, [pc, #536]	; (8006cc8 <spi_stm32_configure+0x2b8>)
 8006aae:	65bb      	str	r3, [r7, #88]	; 0x58
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	603b      	str	r3, [r7, #0]
 8006ab4:	2102      	movs	r1, #2
 8006ab6:	7039      	strb	r1, [r7, #0]
 8006ab8:	6839      	ldr	r1, [r7, #0]
 8006aba:	6579      	str	r1, [r7, #84]	; 0x54
 8006abc:	4619      	mov	r1, r3
 8006abe:	f363 0100 	bfi	r1, r3, #0, #1
 8006ac2:	f363 0141 	bfi	r1, r3, #1, #1
 8006ac6:	f363 0182 	bfi	r1, r3, #2, #1
 8006aca:	f363 01c5 	bfi	r1, r3, #3, #3
 8006ace:	f362 1188 	bfi	r1, r2, #6, #3
 8006ad2:	2208      	movs	r2, #8
 8006ad4:	f362 2152 	bfi	r1, r2, #9, #10
 8006ad8:	f363 41de 	bfi	r1, r3, #19, #12
 8006adc:	f363 71df 	bfi	r1, r3, #31, #1
 8006ae0:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8006ae4:	4879      	ldr	r0, [pc, #484]	; (8006ccc <spi_stm32_configure+0x2bc>)
 8006ae6:	f008 ffa4 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return -EIO;
 8006aea:	f06f 0004 	mvn.w	r0, #4
 8006aee:	e059      	b.n	8006ba4 <spi_stm32_configure+0x194>
			break;
		}
	}

	if (br > ARRAY_SIZE(scaler)) {
 8006af0:	2b08      	cmp	r3, #8
 8006af2:	dc5b      	bgt.n	8006bac <spi_stm32_configure+0x19c>
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8006af4:	6822      	ldr	r2, [r4, #0]
 8006af6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006afa:	6022      	str	r2, [r4, #0]
			    clock >> ARRAY_SIZE(scaler));
		return -EINVAL;
	}

	LL_SPI_Disable(spi);
	LL_SPI_SetBaudRatePrescaler(spi, scaler[br - 1]);
 8006afc:	3b01      	subs	r3, #1
 8006afe:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8006b02:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006b06:	f853 3c38 	ldr.w	r3, [r3, #-56]
  MODIFY_REG(SPIx->CR1, SPI_CR1_BR, BaudRate);
 8006b0a:	6822      	ldr	r2, [r4, #0]
 8006b0c:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8006b10:	4313      	orrs	r3, r2
 8006b12:	6023      	str	r3, [r4, #0]

	if (SPI_MODE_GET(config->operation) & SPI_MODE_CPOL) {
 8006b14:	88ab      	ldrh	r3, [r5, #4]
 8006b16:	f013 0f02 	tst.w	r3, #2
 8006b1a:	f000 8098 	beq.w	8006c4e <spi_stm32_configure+0x23e>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 8006b1e:	6823      	ldr	r3, [r4, #0]
 8006b20:	f043 0302 	orr.w	r3, r3, #2
 8006b24:	6023      	str	r3, [r4, #0]
		LL_SPI_SetClockPolarity(spi, LL_SPI_POLARITY_HIGH);
	} else {
		LL_SPI_SetClockPolarity(spi, LL_SPI_POLARITY_LOW);
	}

	if (SPI_MODE_GET(config->operation) & SPI_MODE_CPHA) {
 8006b26:	88ab      	ldrh	r3, [r5, #4]
 8006b28:	f013 0f04 	tst.w	r3, #4
 8006b2c:	f000 8094 	beq.w	8006c58 <spi_stm32_configure+0x248>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 8006b30:	6823      	ldr	r3, [r4, #0]
 8006b32:	f043 0301 	orr.w	r3, r3, #1
 8006b36:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
 8006b38:	6823      	ldr	r3, [r4, #0]
 8006b3a:	f423 4344 	bic.w	r3, r3, #50176	; 0xc400
 8006b3e:	6023      	str	r3, [r4, #0]
		LL_SPI_SetClockPhase(spi, LL_SPI_PHASE_1EDGE);
	}

	LL_SPI_SetTransferDirection(spi, LL_SPI_FULL_DUPLEX);

	if (config->operation & SPI_TRANSFER_LSB) {
 8006b40:	88ab      	ldrh	r3, [r5, #4]
 8006b42:	f013 0f10 	tst.w	r3, #16
 8006b46:	f000 808c 	beq.w	8006c62 <spi_stm32_configure+0x252>
  MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
 8006b4a:	6823      	ldr	r3, [r4, #0]
 8006b4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b50:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_CRCEN);
 8006b52:	6823      	ldr	r3, [r4, #0]
 8006b54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b58:	6023      	str	r3, [r4, #0]
		LL_SPI_SetTransferBitOrder(spi, LL_SPI_MSB_FIRST);
	}

	LL_SPI_DisableCRC(spi);

	if (config->cs || !IS_ENABLED(CONFIG_SPI_STM32_USE_HW_SS)) {
 8006b5a:	68ab      	ldr	r3, [r5, #8]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	f000 8085 	beq.w	8006c6c <spi_stm32_configure+0x25c>
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 8006b62:	6823      	ldr	r3, [r4, #0]
 8006b64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006b68:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 8006b6a:	6863      	ldr	r3, [r4, #4]
 8006b6c:	f023 0304 	bic.w	r3, r3, #4
 8006b70:	6063      	str	r3, [r4, #4]
		} else {
			LL_SPI_SetNSSMode(spi, LL_SPI_NSS_HARD_OUTPUT);
		}
	}

	if (config->operation & SPI_OP_MODE_SLAVE) {
 8006b72:	88ab      	ldrh	r3, [r5, #4]
 8006b74:	f013 0f01 	tst.w	r3, #1
 8006b78:	f000 8090 	beq.w	8006c9c <spi_stm32_configure+0x28c>
  MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
 8006b7c:	6823      	ldr	r3, [r4, #0]
 8006b7e:	f423 7382 	bic.w	r3, r3, #260	; 0x104
 8006b82:	6023      	str	r3, [r4, #0]
		LL_SPI_SetMode(spi, LL_SPI_MODE_SLAVE);
	} else {
		LL_SPI_SetMode(spi, LL_SPI_MODE_MASTER);
	}

	if (SPI_WORD_SIZE_GET(config->operation) ==  8) {
 8006b84:	88ab      	ldrh	r3, [r5, #4]
 8006b86:	f3c3 1345 	ubfx	r3, r3, #5, #6
 8006b8a:	2b08      	cmp	r3, #8
 8006b8c:	f000 808b 	beq.w	8006ca6 <spi_stm32_configure+0x296>
  MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth);
 8006b90:	6863      	ldr	r3, [r4, #4]
 8006b92:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8006b96:	6063      	str	r3, [r4, #4]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8006b98:	6863      	ldr	r3, [r4, #4]
 8006b9a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006b9e:	6063      	str	r3, [r4, #4]
#if DT_HAS_COMPAT_STATUS_OKAY(st_stm32_spi_fifo)
	ll_func_set_fifo_threshold_8bit(spi);
#endif

	/* At this point, it's mandatory to set this on the context! */
	data->ctx.config = config;
 8006ba0:	6035      	str	r5, [r6, #0]
		    (SPI_MODE_GET(config->operation) & SPI_MODE_CPOL) ? 1 : 0,
		    (SPI_MODE_GET(config->operation) & SPI_MODE_CPHA) ? 1 : 0,
		    (SPI_MODE_GET(config->operation) & SPI_MODE_LOOP) ? 1 : 0,
		    config->slave);

	return 0;
 8006ba2:	2000      	movs	r0, #0
}
 8006ba4:	3760      	adds	r7, #96	; 0x60
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		LOG_ERR("Unsupported frequency %uHz, max %uHz, min %uHz",
 8006bac:	2301      	movs	r3, #1
 8006bae:	80bb      	strh	r3, [r7, #4]
 8006bb0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006bb2:	fa20 f603 	lsr.w	r6, r0, r3
 8006bb6:	0a00      	lsrs	r0, r0, #8
 8006bb8:	466c      	mov	r4, sp
 8006bba:	b088      	sub	sp, #32
 8006bbc:	466b      	mov	r3, sp
 8006bbe:	f113 020c 	adds.w	r2, r3, #12
 8006bc2:	d03e      	beq.n	8006c42 <spi_stm32_configure+0x232>
 8006bc4:	2114      	movs	r1, #20
 8006bc6:	f04f 0c01 	mov.w	ip, #1
 8006bca:	f8a7 c004 	strh.w	ip, [r7, #4]
 8006bce:	b12a      	cbz	r2, 8006bdc <spi_stm32_configure+0x1cc>
 8006bd0:	2904      	cmp	r1, #4
 8006bd2:	dd03      	ble.n	8006bdc <spi_stm32_configure+0x1cc>
 8006bd4:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 8006cd0 <spi_stm32_configure+0x2c0>
 8006bd8:	f8c3 c010 	str.w	ip, [r3, #16]
 8006bdc:	682d      	ldr	r5, [r5, #0]
 8006bde:	b112      	cbz	r2, 8006be6 <spi_stm32_configure+0x1d6>
 8006be0:	2908      	cmp	r1, #8
 8006be2:	dd00      	ble.n	8006be6 <spi_stm32_configure+0x1d6>
 8006be4:	615d      	str	r5, [r3, #20]
 8006be6:	b112      	cbz	r2, 8006bee <spi_stm32_configure+0x1de>
 8006be8:	290c      	cmp	r1, #12
 8006bea:	dd00      	ble.n	8006bee <spi_stm32_configure+0x1de>
 8006bec:	619e      	str	r6, [r3, #24]
 8006bee:	b112      	cbz	r2, 8006bf6 <spi_stm32_configure+0x1e6>
 8006bf0:	2910      	cmp	r1, #16
 8006bf2:	dd00      	ble.n	8006bf6 <spi_stm32_configure+0x1e6>
 8006bf4:	61d8      	str	r0, [r3, #28]
 8006bf6:	2913      	cmp	r1, #19
 8006bf8:	dd26      	ble.n	8006c48 <spi_stm32_configure+0x238>
 8006bfa:	2014      	movs	r0, #20
 8006bfc:	b12a      	cbz	r2, 8006c0a <spi_stm32_configure+0x1fa>
 8006bfe:	2100      	movs	r1, #0
 8006c00:	6039      	str	r1, [r7, #0]
 8006c02:	2105      	movs	r1, #5
 8006c04:	7039      	strb	r1, [r7, #0]
 8006c06:	6839      	ldr	r1, [r7, #0]
 8006c08:	60d9      	str	r1, [r3, #12]
 8006c0a:	2100      	movs	r1, #0
 8006c0c:	f36f 0100 	bfc	r1, #0, #1
 8006c10:	f36f 0141 	bfc	r1, #1, #1
 8006c14:	f36f 0182 	bfc	r1, #2, #1
 8006c18:	f36f 01c5 	bfc	r1, #3, #3
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	f363 1188 	bfi	r1, r3, #6, #3
 8006c22:	f400 707d 	and.w	r0, r0, #1012	; 0x3f4
 8006c26:	f360 2152 	bfi	r1, r0, #9, #10
 8006c2a:	f36f 41de 	bfc	r1, #19, #12
 8006c2e:	f36f 71df 	bfc	r1, #31, #1
 8006c32:	2300      	movs	r3, #0
 8006c34:	4825      	ldr	r0, [pc, #148]	; (8006ccc <spi_stm32_configure+0x2bc>)
 8006c36:	f008 fefc 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 8006c3a:	46a5      	mov	sp, r4
		return -EINVAL;
 8006c3c:	f06f 0015 	mvn.w	r0, #21
 8006c40:	e7b0      	b.n	8006ba4 <spi_stm32_configure+0x194>
		LOG_ERR("Unsupported frequency %uHz, max %uHz, min %uHz",
 8006c42:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006c46:	e7be      	b.n	8006bc6 <spi_stm32_configure+0x1b6>
 8006c48:	f06f 001b 	mvn.w	r0, #27
 8006c4c:	e7d6      	b.n	8006bfc <spi_stm32_configure+0x1ec>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 8006c4e:	6823      	ldr	r3, [r4, #0]
 8006c50:	f023 0302 	bic.w	r3, r3, #2
 8006c54:	6023      	str	r3, [r4, #0]
}
 8006c56:	e766      	b.n	8006b26 <spi_stm32_configure+0x116>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 8006c58:	6823      	ldr	r3, [r4, #0]
 8006c5a:	f023 0301 	bic.w	r3, r3, #1
 8006c5e:	6023      	str	r3, [r4, #0]
}
 8006c60:	e76a      	b.n	8006b38 <spi_stm32_configure+0x128>
  MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
 8006c62:	6823      	ldr	r3, [r4, #0]
 8006c64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c68:	6023      	str	r3, [r4, #0]
}
 8006c6a:	e772      	b.n	8006b52 <spi_stm32_configure+0x142>
		if (config->operation & SPI_OP_MODE_SLAVE) {
 8006c6c:	88ab      	ldrh	r3, [r5, #4]
 8006c6e:	f013 0f01 	tst.w	r3, #1
 8006c72:	d008      	beq.n	8006c86 <spi_stm32_configure+0x276>
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 8006c74:	6823      	ldr	r3, [r4, #0]
 8006c76:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c7a:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 8006c7c:	6863      	ldr	r3, [r4, #4]
 8006c7e:	f023 0304 	bic.w	r3, r3, #4
 8006c82:	6063      	str	r3, [r4, #4]
}
 8006c84:	e775      	b.n	8006b72 <spi_stm32_configure+0x162>
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 8006c86:	6823      	ldr	r3, [r4, #0]
 8006c88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006c90:	6023      	str	r3, [r4, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 8006c92:	6863      	ldr	r3, [r4, #4]
 8006c94:	f043 0304 	orr.w	r3, r3, #4
 8006c98:	6063      	str	r3, [r4, #4]
}
 8006c9a:	e76a      	b.n	8006b72 <spi_stm32_configure+0x162>
  MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
 8006c9c:	6823      	ldr	r3, [r4, #0]
 8006c9e:	f443 7382 	orr.w	r3, r3, #260	; 0x104
 8006ca2:	6023      	str	r3, [r4, #0]
}
 8006ca4:	e76e      	b.n	8006b84 <spi_stm32_configure+0x174>
  MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth);
 8006ca6:	6863      	ldr	r3, [r4, #4]
 8006ca8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006cac:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006cb0:	6063      	str	r3, [r4, #4]
}
 8006cb2:	e771      	b.n	8006b98 <spi_stm32_configure+0x188>
		return 0;
 8006cb4:	2000      	movs	r0, #0
 8006cb6:	e775      	b.n	8006ba4 <spi_stm32_configure+0x194>
		return -ENOTSUP;
 8006cb8:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8006cbc:	e772      	b.n	8006ba4 <spi_stm32_configure+0x194>
 8006cbe:	bf00      	nop
 8006cc0:	08012c78 	.word	0x08012c78
 8006cc4:	08012714 	.word	0x08012714
 8006cc8:	080138dc 	.word	0x080138dc
 8006ccc:	08012b90 	.word	0x08012b90
 8006cd0:	08013900 	.word	0x08013900

08006cd4 <spi_stm32_init>:
	return false;
#endif
}

static int spi_stm32_init(const struct device *dev)
{
 8006cd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006cd8:	b09b      	sub	sp, #108	; 0x6c
 8006cda:	4604      	mov	r4, r0
	struct spi_stm32_data *data __attribute__((unused)) = dev->data;
 8006cdc:	6905      	ldr	r5, [r0, #16]
	const struct spi_stm32_config *cfg = dev->config;
 8006cde:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8006ce2:	4873      	ldr	r0, [pc, #460]	; (8006eb0 <spi_stm32_init+0x1dc>)
 8006ce4:	f00a fca2 	bl	801162c <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8006ce8:	b1f8      	cbz	r0, 8006d2a <spi_stm32_init+0x56>
	const struct clock_control_driver_api *api =
 8006cea:	4871      	ldr	r0, [pc, #452]	; (8006eb0 <spi_stm32_init+0x1dc>)
 8006cec:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4641      	mov	r1, r8
 8006cf2:	4798      	blx	r3
 8006cf4:	4681      	mov	r9, r0
	int err;

	if (clock_control_on(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE),
 8006cf6:	f1b9 0f00 	cmp.w	r9, #0
 8006cfa:	d119      	bne.n	8006d30 <spi_stm32_init+0x5c>
	ret = pinctrl_lookup_state(config, id, &state);
 8006cfc:	aa06      	add	r2, sp, #24
 8006cfe:	2100      	movs	r1, #0
 8006d00:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8006d04:	f009 ff7a 	bl	8010bfc <pinctrl_lookup_state>
	if (ret < 0) {
 8006d08:	1e07      	subs	r7, r0, #0
 8006d0a:	db06      	blt.n	8006d1a <spi_stm32_init+0x46>
	return pinctrl_apply_state_direct(config, state);
 8006d0c:	9b06      	ldr	r3, [sp, #24]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
 8006d0e:	2200      	movs	r2, #0
 8006d10:	7919      	ldrb	r1, [r3, #4]
 8006d12:	6818      	ldr	r0, [r3, #0]
 8006d14:	f009 ff8c 	bl	8010c30 <pinctrl_configure_pins>
 8006d18:	4607      	mov	r7, r0
	}

	if (!spi_stm32_is_subghzspi(dev)) {
		/* Configure dt provided device signals when available */
		err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
		if (err < 0) {
 8006d1a:	2f00      	cmp	r7, #0
 8006d1c:	db2d      	blt.n	8006d7a <spi_stm32_init+0xa6>
			return err;
		}
	}

#ifdef CONFIG_SPI_STM32_INTERRUPT
	cfg->irq_config(dev);
 8006d1e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006d22:	4620      	mov	r0, r4
 8006d24:	4798      	blx	r3
static inline int spi_context_cs_configure_all(struct spi_context *ctx)
{
	int ret;
	const struct gpio_dt_spec *cs_gpio;

	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
 8006d26:	68ac      	ldr	r4, [r5, #8]
 8006d28:	e06c      	b.n	8006e04 <spi_stm32_init+0x130>
		return -ENODEV;
 8006d2a:	f06f 0912 	mvn.w	r9, #18
 8006d2e:	e7e2      	b.n	8006cf6 <spi_stm32_init+0x22>
		LOG_ERR("Could not enable SPI clock");
 8006d30:	2201      	movs	r2, #1
 8006d32:	f8ad 2018 	strh.w	r2, [sp, #24]
 8006d36:	4b5f      	ldr	r3, [pc, #380]	; (8006eb4 <spi_stm32_init+0x1e0>)
 8006d38:	9318      	str	r3, [sp, #96]	; 0x60
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	9305      	str	r3, [sp, #20]
 8006d3e:	2102      	movs	r1, #2
 8006d40:	f88d 1014 	strb.w	r1, [sp, #20]
 8006d44:	9905      	ldr	r1, [sp, #20]
 8006d46:	9117      	str	r1, [sp, #92]	; 0x5c
 8006d48:	4619      	mov	r1, r3
 8006d4a:	f363 0100 	bfi	r1, r3, #0, #1
 8006d4e:	f363 0141 	bfi	r1, r3, #1, #1
 8006d52:	f363 0182 	bfi	r1, r3, #2, #1
 8006d56:	f363 01c5 	bfi	r1, r3, #3, #3
 8006d5a:	f362 1188 	bfi	r1, r2, #6, #3
 8006d5e:	2208      	movs	r2, #8
 8006d60:	f362 2152 	bfi	r1, r2, #9, #10
 8006d64:	f363 41de 	bfi	r1, r3, #19, #12
 8006d68:	f363 71df 	bfi	r1, r3, #31, #1
 8006d6c:	aa17      	add	r2, sp, #92	; 0x5c
 8006d6e:	4852      	ldr	r0, [pc, #328]	; (8006eb8 <spi_stm32_init+0x1e4>)
 8006d70:	f008 fe5f 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return -EIO;
 8006d74:	f06f 0704 	mvn.w	r7, #4
 8006d78:	e087      	b.n	8006e8a <spi_stm32_init+0x1b6>
			LOG_ERR("SPI pinctrl setup failed (%d)", err);
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f8ad 2018 	strh.w	r2, [sp, #24]
 8006d80:	4b4e      	ldr	r3, [pc, #312]	; (8006ebc <spi_stm32_init+0x1e8>)
 8006d82:	9312      	str	r3, [sp, #72]	; 0x48
 8006d84:	9713      	str	r7, [sp, #76]	; 0x4c
 8006d86:	2300      	movs	r3, #0
 8006d88:	9305      	str	r3, [sp, #20]
 8006d8a:	2103      	movs	r1, #3
 8006d8c:	f88d 1014 	strb.w	r1, [sp, #20]
 8006d90:	9905      	ldr	r1, [sp, #20]
 8006d92:	9111      	str	r1, [sp, #68]	; 0x44
 8006d94:	4619      	mov	r1, r3
 8006d96:	f363 0100 	bfi	r1, r3, #0, #1
 8006d9a:	f363 0141 	bfi	r1, r3, #1, #1
 8006d9e:	f363 0182 	bfi	r1, r3, #2, #1
 8006da2:	f363 01c5 	bfi	r1, r3, #3, #3
 8006da6:	f362 1188 	bfi	r1, r2, #6, #3
 8006daa:	220c      	movs	r2, #12
 8006dac:	f362 2152 	bfi	r1, r2, #9, #10
 8006db0:	f363 41de 	bfi	r1, r3, #19, #12
 8006db4:	f363 71df 	bfi	r1, r3, #31, #1
 8006db8:	aa11      	add	r2, sp, #68	; 0x44
 8006dba:	483f      	ldr	r0, [pc, #252]	; (8006eb8 <spi_stm32_init+0x1e4>)
 8006dbc:	f008 fe39 	bl	800fa32 <z_impl_z_log_msg2_static_create>
			return err;
 8006dc0:	e063      	b.n	8006e8a <spi_stm32_init+0x1b6>
		if (!device_is_ready(cs_gpio->port)) {
			LOG_ERR("CS GPIO port %s pin %d is not ready",
 8006dc2:	6823      	ldr	r3, [r4, #0]
 8006dc4:	7922      	ldrb	r2, [r4, #4]
 8006dc6:	9203      	str	r2, [sp, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	9302      	str	r3, [sp, #8]
 8006dcc:	4b3c      	ldr	r3, [pc, #240]	; (8006ec0 <spi_stm32_init+0x1ec>)
 8006dce:	9301      	str	r3, [sp, #4]
 8006dd0:	9000      	str	r0, [sp, #0]
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	4938      	ldr	r1, [pc, #224]	; (8006eb8 <spi_stm32_init+0x1e4>)
 8006dd8:	f009 f987 	bl	80100ea <z_log_msg2_runtime_create>
				cs_gpio->port->name, cs_gpio->pin);
			return -ENODEV;
 8006ddc:	f06f 0712 	mvn.w	r7, #18
 8006de0:	e034      	b.n	8006e4c <spi_stm32_init+0x178>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
	}

	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 8006de2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000

	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 8006de6:	f013 0f01 	tst.w	r3, #1
 8006dea:	d026      	beq.n	8006e3a <spi_stm32_init+0x166>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 8006dec:	2301      	movs	r3, #1
 8006dee:	fa03 fe01 	lsl.w	lr, r3, r1
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	ea43 030e 	orr.w	r3, r3, lr
 8006df8:	603b      	str	r3, [r7, #0]
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
	}

	return api->pin_configure(port, pin, flags);
 8006dfa:	6833      	ldr	r3, [r6, #0]
 8006dfc:	4798      	blx	r3
		}

		ret = gpio_pin_configure_dt(cs_gpio, GPIO_OUTPUT_INACTIVE);
		if (ret < 0) {
 8006dfe:	1e07      	subs	r7, r0, #0
 8006e00:	db24      	blt.n	8006e4c <spi_stm32_init+0x178>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
 8006e02:	3408      	adds	r4, #8
 8006e04:	68ab      	ldr	r3, [r5, #8]
 8006e06:	68ea      	ldr	r2, [r5, #12]
 8006e08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e0c:	429c      	cmp	r4, r3
 8006e0e:	d21c      	bcs.n	8006e4a <spi_stm32_init+0x176>
		if (!device_is_ready(cs_gpio->port)) {
 8006e10:	6820      	ldr	r0, [r4, #0]
 8006e12:	f00a fc0b 	bl	801162c <z_device_is_ready>
 8006e16:	2800      	cmp	r0, #0
 8006e18:	d0d3      	beq.n	8006dc2 <spi_stm32_init+0xee>
 * @return a value from gpio_pin_configure()
 */
static inline int gpio_pin_configure_dt(const struct gpio_dt_spec *spec,
					gpio_flags_t extra_flags)
{
	return gpio_pin_configure(spec->port,
 8006e1a:	6820      	ldr	r0, [r4, #0]
 8006e1c:	7921      	ldrb	r1, [r4, #4]
				  spec->pin,
				  spec->dt_flags | extra_flags);
 8006e1e:	7963      	ldrb	r3, [r4, #5]
	return gpio_pin_configure(spec->port,
 8006e20:	f443 53b0 	orr.w	r3, r3, #5632	; 0x1600
	const struct gpio_driver_api *api =
 8006e24:	6886      	ldr	r6, [r0, #8]
	struct gpio_driver_data *data =
 8006e26:	6907      	ldr	r7, [r0, #16]
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 8006e28:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8006e2c:	d0d9      	beq.n	8006de2 <spi_stm32_init+0x10e>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 8006e2e:	f013 0f01 	tst.w	r3, #1
 8006e32:	d0d6      	beq.n	8006de2 <spi_stm32_init+0x10e>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 8006e34:	f483 6340 	eor.w	r3, r3, #3072	; 0xc00
 8006e38:	e7d3      	b.n	8006de2 <spi_stm32_init+0x10e>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	fa03 fe01 	lsl.w	lr, r3, r1
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	ea23 030e 	bic.w	r3, r3, lr
 8006e46:	603b      	str	r3, [r7, #0]
 8006e48:	e7d7      	b.n	8006dfa <spi_stm32_init+0x126>
			return ret;
		}
	}

	return 0;
 8006e4a:	464f      	mov	r7, r9
		return -ENODEV;
	}
#endif /* CONFIG_SPI_STM32_DMA */

	err = spi_context_cs_configure_all(&data->ctx);
	if (err < 0) {
 8006e4c:	2f00      	cmp	r7, #0
 8006e4e:	db1c      	blt.n	8006e8a <spi_stm32_init+0x1b6>
}

static inline void _spi_context_cs_control(struct spi_context *ctx,
					   bool on, bool force_off)
{
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 8006e50:	682b      	ldr	r3, [r5, #0]
 8006e52:	b1bb      	cbz	r3, 8006e84 <spi_stm32_init+0x1b0>
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	b1ab      	cbz	r3, 8006e84 <spi_stm32_init+0x1b0>
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	b19a      	cbz	r2, 8006e84 <spi_stm32_init+0x1b0>
			if (!force_off &&
			    ctx->config->operation & SPI_HOLD_ON_CS) {
				return;
			}

			k_busy_wait(ctx->config->cs->delay);
 8006e5c:	6898      	ldr	r0, [r3, #8]
	z_impl_k_busy_wait(usec_to_wait);
 8006e5e:	f006 fa43 	bl	800d2e8 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
 8006e62:	682b      	ldr	r3, [r5, #0]
 8006e64:	689b      	ldr	r3, [r3, #8]
 * @param value Value assigned to the pin.
 * @return a value from gpio_pin_set()
 */
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
{
	return gpio_pin_set(spec->port, spec->pin, value);
 8006e66:	6818      	ldr	r0, [r3, #0]
 8006e68:	791a      	ldrb	r2, [r3, #4]
	const struct gpio_driver_data *const data =
 8006e6a:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8006e6c:	6819      	ldr	r1, [r3, #0]
 8006e6e:	2301      	movs	r3, #1
 8006e70:	4093      	lsls	r3, r2
 8006e72:	4219      	tst	r1, r3
 8006e74:	d10d      	bne.n	8006e92 <spi_stm32_init+0x1be>
 8006e76:	464b      	mov	r3, r9
	if (value != 0)	{
 8006e78:	b16b      	cbz	r3, 8006e96 <spi_stm32_init+0x1c2>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 8006e7a:	2101      	movs	r1, #1
 8006e7c:	4091      	lsls	r1, r2
	const struct gpio_driver_api *api =
 8006e7e:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	4798      	blx	r3
	return sem->count;
 8006e84:	69ab      	ldr	r3, [r5, #24]
static inline void spi_context_unlock_unconditionally(struct spi_context *ctx)
{
	/* Forcing CS to go to inactive status */
	_spi_context_cs_control(ctx, false, true);

	if (!k_sem_count_get(&ctx->lock)) {
 8006e86:	b163      	cbz	r3, 8006ea2 <spi_stm32_init+0x1ce>
		return err;
	}

	spi_context_unlock_unconditionally(&data->ctx);

	return 0;
 8006e88:	464f      	mov	r7, r9
}
 8006e8a:	4638      	mov	r0, r7
 8006e8c:	b01b      	add	sp, #108	; 0x6c
 8006e8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		value = (value != 0) ? 0 : 1;
 8006e92:	2301      	movs	r3, #1
 8006e94:	e7f0      	b.n	8006e78 <spi_stm32_init+0x1a4>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 8006e96:	2101      	movs	r1, #1
 8006e98:	4091      	lsls	r1, r2
	const struct gpio_driver_api *api =
 8006e9a:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 8006e9c:	691b      	ldr	r3, [r3, #16]
 8006e9e:	4798      	blx	r3
	return gpio_pin_set_raw(port, pin, value);
 8006ea0:	e7f0      	b.n	8006e84 <spi_stm32_init+0x1b0>
		ctx->owner = NULL;
 8006ea2:	606b      	str	r3, [r5, #4]
		k_sem_give(&ctx->lock);
 8006ea4:	f105 0010 	add.w	r0, r5, #16
	z_impl_k_sem_give(sem);
 8006ea8:	f005 fb04 	bl	800c4b4 <z_impl_k_sem_give>
}
 8006eac:	e7ec      	b.n	8006e88 <spi_stm32_init+0x1b4>
 8006eae:	bf00      	nop
 8006eb0:	08012714 	.word	0x08012714
 8006eb4:	08013930 	.word	0x08013930
 8006eb8:	08012b90 	.word	0x08012b90
 8006ebc:	0801394c 	.word	0x0801394c
 8006ec0:	0801396c 	.word	0x0801396c

08006ec4 <transceive>:
{
 8006ec4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006ec8:	b091      	sub	sp, #68	; 0x44
 8006eca:	4605      	mov	r5, r0
 8006ecc:	4688      	mov	r8, r1
 8006ece:	461f      	mov	r7, r3
	const struct spi_stm32_config *cfg = dev->config;
 8006ed0:	6843      	ldr	r3, [r0, #4]
	struct spi_stm32_data *data = dev->data;
 8006ed2:	6904      	ldr	r4, [r0, #16]
	SPI_TypeDef *spi = cfg->spi;
 8006ed4:	689e      	ldr	r6, [r3, #8]
	if (!tx_bufs && !rx_bufs) {
 8006ed6:	4691      	mov	r9, r2
 8006ed8:	b31a      	cbz	r2, 8006f22 <transceive+0x5e>
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
 8006eda:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 8006ede:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8006ee2:	d004      	beq.n	8006eee <transceive+0x2a>
 8006ee4:	69a3      	ldr	r3, [r4, #24]
 8006ee6:	b913      	cbnz	r3, 8006eee <transceive+0x2a>
		(ctx->owner == spi_cfg)) {
 8006ee8:	6863      	ldr	r3, [r4, #4]
		(k_sem_count_get(&ctx->lock) == 0) &&
 8006eea:	4598      	cmp	r8, r3
 8006eec:	d009      	beq.n	8006f02 <transceive+0x3e>
	k_sem_take(&ctx->lock, K_FOREVER);
 8006eee:	f104 0010 	add.w	r0, r4, #16
	return z_impl_k_sem_take(sem, timeout);
 8006ef2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006ef6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006efa:	f005 fb03 	bl	800c504 <z_impl_k_sem_take>
	ctx->owner = spi_cfg;
 8006efe:	f8c4 8004 	str.w	r8, [r4, #4]
	ret = spi_stm32_configure(dev, config);
 8006f02:	4641      	mov	r1, r8
 8006f04:	4628      	mov	r0, r5
 8006f06:	f7ff fd83 	bl	8006a10 <spi_stm32_configure>
	if (ret) {
 8006f0a:	4680      	mov	r8, r0
 8006f0c:	b170      	cbz	r0, 8006f2c <transceive+0x68>
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
 8006f0e:	6823      	ldr	r3, [r4, #0]
 8006f10:	889b      	ldrh	r3, [r3, #4]
 8006f12:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8006f16:	f000 80ab 	beq.w	8007070 <transceive+0x1ac>
}
 8006f1a:	4640      	mov	r0, r8
 8006f1c:	b011      	add	sp, #68	; 0x44
 8006f1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (!tx_bufs && !rx_bufs) {
 8006f22:	2f00      	cmp	r7, #0
 8006f24:	d1d9      	bne.n	8006eda <transceive+0x16>
		return 0;
 8006f26:	f04f 0800 	mov.w	r8, #0
 8006f2a:	e7f6      	b.n	8006f1a <transceive+0x56>
			       const struct spi_buf_set *rx_bufs,
			       uint8_t dfs)
{
	LOG_DBG("tx_bufs %p - rx_bufs %p - %u", tx_bufs, rx_bufs, dfs);

	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
 8006f2c:	f1b9 0f00 	cmp.w	r9, #0
 8006f30:	d00b      	beq.n	8006f4a <transceive+0x86>
 8006f32:	f8d9 3000 	ldr.w	r3, [r9]
 8006f36:	6463      	str	r3, [r4, #68]	; 0x44
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
 8006f38:	b14b      	cbz	r3, 8006f4e <transceive+0x8a>
 8006f3a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006f3e:	64a3      	str	r3, [r4, #72]	; 0x48
	ctx->tx_buf = (const uint8_t *)
		spi_context_get_next_buf(&ctx->current_tx, &ctx->tx_count,
 8006f40:	f104 0044 	add.w	r0, r4, #68	; 0x44
 8006f44:	f104 0148 	add.w	r1, r4, #72	; 0x48
	while (*count) {
 8006f48:	e008      	b.n	8006f5c <transceive+0x98>
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
 8006f4a:	464b      	mov	r3, r9
 8006f4c:	e7f3      	b.n	8006f36 <transceive+0x72>
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	e7f5      	b.n	8006f3e <transceive+0x7a>
		++(*current);
 8006f52:	3208      	adds	r2, #8
 8006f54:	6002      	str	r2, [r0, #0]
		--(*count);
 8006f56:	680b      	ldr	r3, [r1, #0]
 8006f58:	3b01      	subs	r3, #1
 8006f5a:	600b      	str	r3, [r1, #0]
	while (*count) {
 8006f5c:	680b      	ldr	r3, [r1, #0]
 8006f5e:	b13b      	cbz	r3, 8006f70 <transceive+0xac>
		if (((*current)->len / dfs) != 0) {
 8006f60:	6802      	ldr	r2, [r0, #0]
 8006f62:	6853      	ldr	r3, [r2, #4]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d0f4      	beq.n	8006f52 <transceive+0x8e>
			*buf_len = (*current)->len / dfs;
 8006f68:	65a3      	str	r3, [r4, #88]	; 0x58
			return (*current)->buf;
 8006f6a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	e000      	b.n	8006f72 <transceive+0xae>
	*buf_len = 0;
 8006f70:	65a3      	str	r3, [r4, #88]	; 0x58
	ctx->tx_buf = (const uint8_t *)
 8006f72:	6563      	str	r3, [r4, #84]	; 0x54
					 &ctx->tx_len, dfs);

	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
 8006f74:	b19f      	cbz	r7, 8006f9e <transceive+0xda>
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	64e3      	str	r3, [r4, #76]	; 0x4c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
 8006f7a:	b193      	cbz	r3, 8006fa2 <transceive+0xde>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6523      	str	r3, [r4, #80]	; 0x50
	ctx->rx_buf = (uint8_t *)
		spi_context_get_next_buf(&ctx->current_rx, &ctx->rx_count,
 8006f80:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 8006f84:	f104 0150 	add.w	r1, r4, #80	; 0x50
	while (*count) {
 8006f88:	680b      	ldr	r3, [r1, #0]
 8006f8a:	b183      	cbz	r3, 8006fae <transceive+0xea>
		if (((*current)->len / dfs) != 0) {
 8006f8c:	6802      	ldr	r2, [r0, #0]
 8006f8e:	6853      	ldr	r3, [r2, #4]
 8006f90:	b94b      	cbnz	r3, 8006fa6 <transceive+0xe2>
		++(*current);
 8006f92:	3208      	adds	r2, #8
 8006f94:	6002      	str	r2, [r0, #0]
		--(*count);
 8006f96:	680b      	ldr	r3, [r1, #0]
 8006f98:	3b01      	subs	r3, #1
 8006f9a:	600b      	str	r3, [r1, #0]
 8006f9c:	e7f4      	b.n	8006f88 <transceive+0xc4>
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
 8006f9e:	463b      	mov	r3, r7
 8006fa0:	e7ea      	b.n	8006f78 <transceive+0xb4>
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	e7eb      	b.n	8006f7e <transceive+0xba>
			*buf_len = (*current)->len / dfs;
 8006fa6:	6623      	str	r3, [r4, #96]	; 0x60
			return (*current)->buf;
 8006fa8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	e000      	b.n	8006fb0 <transceive+0xec>
	*buf_len = 0;
 8006fae:	6623      	str	r3, [r4, #96]	; 0x60
	ctx->rx_buf = (uint8_t *)
 8006fb0:	65e3      	str	r3, [r4, #92]	; 0x5c
					 &ctx->rx_len, dfs);

	ctx->sync_status = 0;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	6423      	str	r3, [r4, #64]	; 0x40
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8006fb6:	68b3      	ldr	r3, [r6, #8]
 8006fb8:	f013 0f01 	tst.w	r3, #1
 8006fbc:	d001      	beq.n	8006fc2 <transceive+0xfe>
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
  return (uint8_t)(READ_REG(SPIx->DR));
 8006fbe:	68f3      	ldr	r3, [r6, #12]
 8006fc0:	e7f9      	b.n	8006fb6 <transceive+0xf2>
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8006fc2:	6833      	ldr	r3, [r6, #0]
 8006fc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fc8:	6033      	str	r3, [r6, #0]
	spi_stm32_cs_control(dev, true);
 8006fca:	2101      	movs	r1, #1
 8006fcc:	4628      	mov	r0, r5
 8006fce:	f009 f8dd 	bl	801018c <spi_stm32_cs_control>
  SET_BIT(SPIx->CR2, SPI_CR2_ERRIE);
 8006fd2:	6873      	ldr	r3, [r6, #4]
 8006fd4:	f043 0320 	orr.w	r3, r3, #32
 8006fd8:	6073      	str	r3, [r6, #4]
	if (rx_bufs) {
 8006fda:	b11f      	cbz	r7, 8006fe4 <transceive+0x120>
  SET_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 8006fdc:	6873      	ldr	r3, [r6, #4]
 8006fde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fe2:	6073      	str	r3, [r6, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 8006fe4:	6873      	ldr	r3, [r6, #4]
 8006fe6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fea:	6073      	str	r3, [r6, #4]
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
 8006fec:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8006fee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	bf38      	it	cc
 8006ff4:	461a      	movcc	r2, r3
 8006ff6:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8006ffa:	fb03 f202 	mul.w	r2, r3, r2
			     ctx->config->frequency;
 8006ffe:	4620      	mov	r0, r4
 8007000:	f850 3b28 	ldr.w	r3, [r0], #40
 8007004:	681b      	ldr	r3, [r3, #0]
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
 8007006:	fbb2 f2f3 	udiv	r2, r2, r3
		timeout_ms += CONFIG_SPI_COMPLETION_TIMEOUT_TOLERANCE;
 800700a:	32c8      	adds	r2, #200	; 0xc8
		}
	} else if (mul_ratio) {
		if (result32) {
			return ((uint32_t)t) * (to_hz / from_hz);
		} else {
			return t * ((uint64_t)to_hz / from_hz);
 800700c:	0f91      	lsrs	r1, r2, #30
 800700e:	0093      	lsls	r3, r2, #2
 8007010:	189a      	adds	r2, r3, r2
 8007012:	f141 0300 	adc.w	r3, r1, #0
 8007016:	1892      	adds	r2, r2, r2
 8007018:	415b      	adcs	r3, r3
 800701a:	f005 fa73 	bl	800c504 <z_impl_k_sem_take>
	if (k_sem_take(&ctx->sync, timeout)) {
 800701e:	b910      	cbnz	r0, 8007026 <transceive+0x162>
	status = ctx->sync_status;
 8007020:	f8d4 8040 	ldr.w	r8, [r4, #64]	; 0x40
	return status;
 8007024:	e773      	b.n	8006f0e <transceive+0x4a>
		LOG_ERR("Timeout waiting for transfer complete");
 8007026:	2201      	movs	r2, #1
 8007028:	f8ad 2008 	strh.w	r2, [sp, #8]
 800702c:	4b14      	ldr	r3, [pc, #80]	; (8007080 <transceive+0x1bc>)
 800702e:	930e      	str	r3, [sp, #56]	; 0x38
 8007030:	2300      	movs	r3, #0
 8007032:	9301      	str	r3, [sp, #4]
 8007034:	2102      	movs	r1, #2
 8007036:	f88d 1004 	strb.w	r1, [sp, #4]
 800703a:	9901      	ldr	r1, [sp, #4]
 800703c:	910d      	str	r1, [sp, #52]	; 0x34
 800703e:	4619      	mov	r1, r3
 8007040:	f363 0100 	bfi	r1, r3, #0, #1
 8007044:	f363 0141 	bfi	r1, r3, #1, #1
 8007048:	f363 0182 	bfi	r1, r3, #2, #1
 800704c:	f363 01c5 	bfi	r1, r3, #3, #3
 8007050:	f362 1188 	bfi	r1, r2, #6, #3
 8007054:	2208      	movs	r2, #8
 8007056:	f362 2152 	bfi	r1, r2, #9, #10
 800705a:	f363 41de 	bfi	r1, r3, #19, #12
 800705e:	f363 71df 	bfi	r1, r3, #31, #1
 8007062:	aa0d      	add	r2, sp, #52	; 0x34
 8007064:	4807      	ldr	r0, [pc, #28]	; (8007084 <transceive+0x1c0>)
 8007066:	f008 fce4 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return -ETIMEDOUT;
 800706a:	f06f 0873 	mvn.w	r8, #115	; 0x73
 800706e:	e74e      	b.n	8006f0e <transceive+0x4a>
		ctx->owner = NULL;
 8007070:	2300      	movs	r3, #0
 8007072:	6063      	str	r3, [r4, #4]
		k_sem_give(&ctx->lock);
 8007074:	f104 0010 	add.w	r0, r4, #16
	z_impl_k_sem_give(sem);
 8007078:	f005 fa1c 	bl	800c4b4 <z_impl_k_sem_give>
}
 800707c:	e74d      	b.n	8006f1a <transceive+0x56>
 800707e:	bf00      	nop
 8007080:	08013990 	.word	0x08013990
 8007084:	08012b90 	.word	0x08012b90

08007088 <timer_callback>:
{
	TimerIrqHandler();
}

static void timer_callback(struct k_timer *_timer)
{
 8007088:	b508      	push	{r3, lr}
	ARG_UNUSED(_timer);

	k_work_submit(&timer_work);
 800708a:	4802      	ldr	r0, [pc, #8]	; (8007094 <timer_callback+0xc>)
 800708c:	f005 fb84 	bl	800c798 <k_work_submit>
}
 8007090:	bd08      	pop	{r3, pc}
 8007092:	bf00      	nop
 8007094:	20000134 	.word	0x20000134

08007098 <RtcGetTimerElapsedTime>:
{
	return k_uptime_get_32();
}

uint32_t RtcGetTimerElapsedTime(void)
{
 8007098:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 800709a:	f00a fdef 	bl	8011c7c <z_impl_k_uptime_ticks>
			return t / ((uint64_t)from_hz / to_hz);
 800709e:	220a      	movs	r2, #10
 80070a0:	2300      	movs	r3, #0
 80070a2:	f7f9 fd4b 	bl	8000b3c <__aeabi_uldivmod>
	return (k_uptime_get_32() - saved_time);
 80070a6:	4b02      	ldr	r3, [pc, #8]	; (80070b0 <RtcGetTimerElapsedTime+0x18>)
 80070a8:	681b      	ldr	r3, [r3, #0]
}
 80070aa:	1ac0      	subs	r0, r0, r3
 80070ac:	bd08      	pop	{r3, pc}
 80070ae:	bf00      	nop
 80070b0:	20001080 	.word	0x20001080

080070b4 <RtcStopAlarm>:
{
	return 1;
}

void RtcStopAlarm(void)
{
 80070b4:	b508      	push	{r3, lr}
	z_impl_k_timer_stop(timer);
 80070b6:	4802      	ldr	r0, [pc, #8]	; (80070c0 <RtcStopAlarm+0xc>)
 80070b8:	f00a fdf0 	bl	8011c9c <z_impl_k_timer_stop>
	k_timer_stop(&lora_timer);
}
 80070bc:	bd08      	pop	{r3, pc}
 80070be:	bf00      	nop
 80070c0:	20000478 	.word	0x20000478

080070c4 <RtcSetAlarm>:

void RtcSetAlarm(uint32_t timeout)
{
 80070c4:	b500      	push	{lr}
 80070c6:	b083      	sub	sp, #12
			return t * ((uint64_t)to_hz / from_hz);
 80070c8:	0f83      	lsrs	r3, r0, #30
 80070ca:	0082      	lsls	r2, r0, #2
 80070cc:	1812      	adds	r2, r2, r0
 80070ce:	f143 0300 	adc.w	r3, r3, #0
 80070d2:	1892      	adds	r2, r2, r2
 80070d4:	415b      	adcs	r3, r3
	z_impl_k_timer_start(timer, duration, period);
 80070d6:	2000      	movs	r0, #0
 80070d8:	2100      	movs	r1, #0
 80070da:	e9cd 0100 	strd	r0, r1, [sp]
 80070de:	4803      	ldr	r0, [pc, #12]	; (80070ec <RtcSetAlarm+0x28>)
 80070e0:	f006 f966 	bl	800d3b0 <z_impl_k_timer_start>
	k_timer_start(&lora_timer, K_MSEC(timeout), K_NO_WAIT);
}
 80070e4:	b003      	add	sp, #12
 80070e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80070ea:	bf00      	nop
 80070ec:	20000478 	.word	0x20000478

080070f0 <RtcSetTimerContext>:

uint32_t RtcSetTimerContext(void)
{
 80070f0:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 80070f2:	f00a fdc3 	bl	8011c7c <z_impl_k_uptime_ticks>
			return t / ((uint64_t)from_hz / to_hz);
 80070f6:	220a      	movs	r2, #10
 80070f8:	2300      	movs	r3, #0
 80070fa:	f7f9 fd1f 	bl	8000b3c <__aeabi_uldivmod>
	saved_time = k_uptime_get_32();
 80070fe:	4b01      	ldr	r3, [pc, #4]	; (8007104 <RtcSetTimerContext+0x14>)
 8007100:	6018      	str	r0, [r3, #0]

	return saved_time;
}
 8007102:	bd08      	pop	{r3, pc}
 8007104:	20001080 	.word	0x20001080

08007108 <RtcGetTimerContext>:

/* For us, 1 tick = 1 milli second. So no need to do any conversion here */
uint32_t RtcGetTimerContext(void)
{
	return saved_time;
}
 8007108:	4b01      	ldr	r3, [pc, #4]	; (8007110 <RtcGetTimerContext+0x8>)
 800710a:	6818      	ldr	r0, [r3, #0]
 800710c:	4770      	bx	lr
 800710e:	bf00      	nop
 8007110:	20001080 	.word	0x20001080

08007114 <modem_release>:
 *
 * @retval true if modem was released by this function
 * @retval false otherwise
 */
static bool modem_release(struct sx12xx_data *data)
{
 8007114:	b570      	push	{r4, r5, r6, lr}
 8007116:	4604      	mov	r4, r0
	/* Increment atomic so both acquire and release will fail */
	if (!atomic_cas(&data->modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 8007118:	f100 0544 	add.w	r5, r0, #68	; 0x44
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 800711c:	2302      	movs	r3, #2
 800711e:	f3bf 8f5b 	dmb	ish
 8007122:	e855 2f00 	ldrex	r2, [r5]
 8007126:	2a01      	cmp	r2, #1
 8007128:	d103      	bne.n	8007132 <modem_release+0x1e>
 800712a:	e845 3100 	strex	r1, r3, [r5]
 800712e:	2900      	cmp	r1, #0
 8007130:	d1f7      	bne.n	8007122 <modem_release+0xe>
 8007132:	f3bf 8f5b 	dmb	ish
 8007136:	bf0c      	ite	eq
 8007138:	2601      	moveq	r6, #1
 800713a:	2600      	movne	r6, #0
 800713c:	d10e      	bne.n	800715c <modem_release+0x48>
		return false;
	}
	/* Put radio back into sleep mode */
	Radio.Sleep();
 800713e:	4b08      	ldr	r3, [pc, #32]	; (8007160 <modem_release+0x4c>)
 8007140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007142:	4798      	blx	r3
	/* Completely release modem */
	data->operation_done = NULL;
 8007144:	2300      	movs	r3, #0
 8007146:	6063      	str	r3, [r4, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8007148:	f3bf 8f5b 	dmb	ish
 800714c:	e855 2f00 	ldrex	r2, [r5]
 8007150:	e845 3100 	strex	r1, r3, [r5]
 8007154:	2900      	cmp	r1, #0
 8007156:	d1f9      	bne.n	800714c <modem_release+0x38>
 8007158:	f3bf 8f5b 	dmb	ish
	atomic_clear(&data->modem_usage);
	return true;
}
 800715c:	4630      	mov	r0, r6
 800715e:	bd70      	pop	{r4, r5, r6, pc}
 8007160:	08013cf0 	.word	0x08013cf0

08007164 <sx12xx_ev_tx_timed_out>:
		}
	}
}

static void sx12xx_ev_tx_timed_out(void)
{
 8007164:	b510      	push	{r4, lr}
	struct k_poll_signal *sig = dev_data.operation_done;
 8007166:	4806      	ldr	r0, [pc, #24]	; (8007180 <sx12xx_ev_tx_timed_out+0x1c>)
 8007168:	6844      	ldr	r4, [r0, #4]

    /* Clean up TX timeout event callback */
    dev_data.events.TxTimeout = NULL;
 800716a:	2300      	movs	r3, #0
 800716c:	6143      	str	r3, [r0, #20]

    if (modem_release(&dev_data)) {
 800716e:	f7ff ffd1 	bl	8007114 <modem_release>
 8007172:	b120      	cbz	r0, 800717e <sx12xx_ev_tx_timed_out+0x1a>
		/* Raise signal if provided */
		if (sig) {
 8007174:	b11c      	cbz	r4, 800717e <sx12xx_ev_tx_timed_out+0x1a>
	return z_impl_k_poll_signal_raise(sig, result);
 8007176:	2100      	movs	r1, #0
 8007178:	4620      	mov	r0, r4
 800717a:	f006 fc15 	bl	800d9a8 <z_impl_k_poll_signal_raise>
			k_poll_signal_raise(sig, 0);
		}
	}
}
 800717e:	bd10      	pop	{r4, pc}
 8007180:	20001084 	.word	0x20001084

08007184 <sx12xx_ev_rx_error_timeout>:

static void sx12xx_ev_rx_error_timeout(void)
{
 8007184:	b510      	push	{r4, lr}
 8007186:	b090      	sub	sp, #64	; 0x40
    LOG_DBG("Receive timeout/error");
 8007188:	2301      	movs	r3, #1
 800718a:	f8ad 3008 	strh.w	r3, [sp, #8]
 800718e:	2302      	movs	r3, #2
 8007190:	f8ad 300a 	strh.w	r3, [sp, #10]
 8007194:	4b16      	ldr	r3, [pc, #88]	; (80071f0 <sx12xx_ev_rx_error_timeout+0x6c>)
 8007196:	930e      	str	r3, [sp, #56]	; 0x38
 8007198:	4b16      	ldr	r3, [pc, #88]	; (80071f4 <sx12xx_ev_rx_error_timeout+0x70>)
 800719a:	930f      	str	r3, [sp, #60]	; 0x3c
 800719c:	2300      	movs	r3, #0
 800719e:	9301      	str	r3, [sp, #4]
 80071a0:	2203      	movs	r2, #3
 80071a2:	f88d 2004 	strb.w	r2, [sp, #4]
 80071a6:	9a01      	ldr	r2, [sp, #4]
 80071a8:	920d      	str	r2, [sp, #52]	; 0x34
 80071aa:	4619      	mov	r1, r3
 80071ac:	f363 0100 	bfi	r1, r3, #0, #1
 80071b0:	f363 0141 	bfi	r1, r3, #1, #1
 80071b4:	f363 0182 	bfi	r1, r3, #2, #1
 80071b8:	f363 01c5 	bfi	r1, r3, #3, #3
 80071bc:	2204      	movs	r2, #4
 80071be:	f362 1188 	bfi	r1, r2, #6, #3
 80071c2:	220c      	movs	r2, #12
 80071c4:	f362 2152 	bfi	r1, r2, #9, #10
 80071c8:	f363 41de 	bfi	r1, r3, #19, #12
 80071cc:	f363 71df 	bfi	r1, r3, #31, #1
 80071d0:	aa0d      	add	r2, sp, #52	; 0x34
 80071d2:	4809      	ldr	r0, [pc, #36]	; (80071f8 <sx12xx_ev_rx_error_timeout+0x74>)
 80071d4:	f008 fc2d 	bl	800fa32 <z_impl_z_log_msg2_static_create>
    struct k_poll_signal *sig = dev_data.operation_done;
 80071d8:	4b08      	ldr	r3, [pc, #32]	; (80071fc <sx12xx_ev_rx_error_timeout+0x78>)
 80071da:	685c      	ldr	r4, [r3, #4]

    /* Receiving in asynchronous mode */
    if (dev_data.async_rx_error_timeout_cb) {
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	b103      	cbz	r3, 80071e2 <sx12xx_ev_rx_error_timeout+0x5e>
        /* Run the callback */
        dev_data.async_rx_error_timeout_cb();
 80071e0:	4798      	blx	r3
    }

    /* Raise signal if provided */
    if (sig) {
 80071e2:	b11c      	cbz	r4, 80071ec <sx12xx_ev_rx_error_timeout+0x68>
 80071e4:	2100      	movs	r1, #0
 80071e6:	4620      	mov	r0, r4
 80071e8:	f006 fbde 	bl	800d9a8 <z_impl_k_poll_signal_raise>
        k_poll_signal_raise(sig, 0);
    }
}
 80071ec:	b010      	add	sp, #64	; 0x40
 80071ee:	bd10      	pop	{r4, pc}
 80071f0:	08013a7c 	.word	0x08013a7c
 80071f4:	08013b80 	.word	0x08013b80
 80071f8:	08012ba0 	.word	0x08012ba0
 80071fc:	20001084 	.word	0x20001084

08007200 <sx12xx_ev_tx_done>:
{
 8007200:	b510      	push	{r4, lr}
	struct k_poll_signal *sig = dev_data.operation_done;
 8007202:	4805      	ldr	r0, [pc, #20]	; (8007218 <sx12xx_ev_tx_done+0x18>)
 8007204:	6844      	ldr	r4, [r0, #4]
	if (modem_release(&dev_data)) {
 8007206:	f7ff ff85 	bl	8007114 <modem_release>
 800720a:	b120      	cbz	r0, 8007216 <sx12xx_ev_tx_done+0x16>
		if (sig) {
 800720c:	b11c      	cbz	r4, 8007216 <sx12xx_ev_tx_done+0x16>
 800720e:	2100      	movs	r1, #0
 8007210:	4620      	mov	r0, r4
 8007212:	f006 fbc9 	bl	800d9a8 <z_impl_k_poll_signal_raise>
}
 8007216:	bd10      	pop	{r4, pc}
 8007218:	20001084 	.word	0x20001084

0800721c <sx12xx_ev_rx_done>:
{
 800721c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800721e:	b083      	sub	sp, #12
 8007220:	4617      	mov	r7, r2
 8007222:	461d      	mov	r5, r3
	struct k_poll_signal *sig = dev_data.operation_done;
 8007224:	4c24      	ldr	r4, [pc, #144]	; (80072b8 <sx12xx_ev_rx_done+0x9c>)
 8007226:	6866      	ldr	r6, [r4, #4]
	if (dev_data.async_rx_cb) {
 8007228:	68a4      	ldr	r4, [r4, #8]
 800722a:	b15c      	cbz	r4, 8007244 <sx12xx_ev_rx_done+0x28>
		dev_data.async_rx_cb(dev_data.dev, payload, size, rssi, snr);
 800722c:	9300      	str	r3, [sp, #0]
 800722e:	4613      	mov	r3, r2
 8007230:	460a      	mov	r2, r1
 8007232:	4601      	mov	r1, r0
 8007234:	4820      	ldr	r0, [pc, #128]	; (80072b8 <sx12xx_ev_rx_done+0x9c>)
 8007236:	6800      	ldr	r0, [r0, #0]
 8007238:	47a0      	blx	r4
		Radio.Rx(0);
 800723a:	4b20      	ldr	r3, [pc, #128]	; (80072bc <sx12xx_ev_rx_done+0xa0>)
 800723c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800723e:	2000      	movs	r0, #0
 8007240:	4798      	blx	r3
		return;
 8007242:	e037      	b.n	80072b4 <sx12xx_ev_rx_done+0x98>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8007244:	4b1e      	ldr	r3, [pc, #120]	; (80072c0 <sx12xx_ev_rx_done+0xa4>)
 8007246:	2202      	movs	r2, #2
 8007248:	f3bf 8f5b 	dmb	ish
 800724c:	e853 4f00 	ldrex	r4, [r3]
 8007250:	2c01      	cmp	r4, #1
 8007252:	d104      	bne.n	800725e <sx12xx_ev_rx_done+0x42>
 8007254:	e843 2c00 	strex	ip, r2, [r3]
 8007258:	f1bc 0f00 	cmp.w	ip, #0
 800725c:	d1f6      	bne.n	800724c <sx12xx_ev_rx_done+0x30>
 800725e:	f3bf 8f5b 	dmb	ish
	if (!atomic_cas(&dev_data.modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 8007262:	d127      	bne.n	80072b4 <sx12xx_ev_rx_done+0x98>
	if (size < *dev_data.rx_params.size) {
 8007264:	3b44      	subs	r3, #68	; 0x44
 8007266:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007268:	781a      	ldrb	r2, [r3, #0]
 800726a:	428a      	cmp	r2, r1
 800726c:	d900      	bls.n	8007270 <sx12xx_ev_rx_done+0x54>
		*dev_data.rx_params.size = size;
 800726e:	7019      	strb	r1, [r3, #0]
	memcpy(dev_data.rx_params.buf, payload,
 8007270:	4c11      	ldr	r4, [pc, #68]	; (80072b8 <sx12xx_ev_rx_done+0x9c>)
 8007272:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8007274:	781a      	ldrb	r2, [r3, #0]
 8007276:	4601      	mov	r1, r0
 8007278:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800727a:	f00a feb0 	bl	8011fde <memcpy>
	if (dev_data.rx_params.rssi) {
 800727e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8007280:	b103      	cbz	r3, 8007284 <sx12xx_ev_rx_done+0x68>
		*dev_data.rx_params.rssi = rssi;
 8007282:	801f      	strh	r7, [r3, #0]
	if (dev_data.rx_params.snr) {
 8007284:	4b0c      	ldr	r3, [pc, #48]	; (80072b8 <sx12xx_ev_rx_done+0x9c>)
 8007286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007288:	b103      	cbz	r3, 800728c <sx12xx_ev_rx_done+0x70>
		*dev_data.rx_params.snr = snr;
 800728a:	701d      	strb	r5, [r3, #0]
	Radio.Sleep();
 800728c:	4b0b      	ldr	r3, [pc, #44]	; (80072bc <sx12xx_ev_rx_done+0xa0>)
 800728e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007290:	4798      	blx	r3
	dev_data.operation_done = NULL;
 8007292:	4b09      	ldr	r3, [pc, #36]	; (80072b8 <sx12xx_ev_rx_done+0x9c>)
 8007294:	2100      	movs	r1, #0
 8007296:	6059      	str	r1, [r3, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8007298:	3344      	adds	r3, #68	; 0x44
 800729a:	f3bf 8f5b 	dmb	ish
 800729e:	e853 2f00 	ldrex	r2, [r3]
 80072a2:	e843 1000 	strex	r0, r1, [r3]
 80072a6:	2800      	cmp	r0, #0
 80072a8:	d1f9      	bne.n	800729e <sx12xx_ev_rx_done+0x82>
 80072aa:	f3bf 8f5b 	dmb	ish
 80072ae:	4630      	mov	r0, r6
 80072b0:	f006 fb7a 	bl	800d9a8 <z_impl_k_poll_signal_raise>
}
 80072b4:	b003      	add	sp, #12
 80072b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072b8:	20001084 	.word	0x20001084
 80072bc:	08013cf0 	.word	0x08013cf0
 80072c0:	200010c8 	.word	0x200010c8

080072c4 <__sx12xx_configure_pin>:
{
 80072c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072c6:	b087      	sub	sp, #28
 80072c8:	4604      	mov	r4, r0
 80072ca:	460f      	mov	r7, r1
 80072cc:	4616      	mov	r6, r2
 80072ce:	461d      	mov	r5, r3
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
 80072d0:	4608      	mov	r0, r1
 80072d2:	f004 fcef 	bl	800bcb4 <z_impl_device_get_binding>
	*dev = device_get_binding(controller);
 80072d6:	6020      	str	r0, [r4, #0]
	if (!(*dev)) {
 80072d8:	b1f8      	cbz	r0, 800731a <__sx12xx_configure_pin+0x56>
	const struct gpio_driver_api *api =
 80072da:	6883      	ldr	r3, [r0, #8]
	struct gpio_driver_data *data =
 80072dc:	6904      	ldr	r4, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
 80072de:	f415 5f80 	tst.w	r5, #4096	; 0x1000
 80072e2:	d007      	beq.n	80072f4 <__sx12xx_configure_pin+0x30>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 80072e4:	f415 6f40 	tst.w	r5, #3072	; 0xc00
 80072e8:	d004      	beq.n	80072f4 <__sx12xx_configure_pin+0x30>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 80072ea:	f015 0f01 	tst.w	r5, #1
 80072ee:	d001      	beq.n	80072f4 <__sx12xx_configure_pin+0x30>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 80072f0:	f485 6540 	eor.w	r5, r5, #3072	; 0xc00
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 80072f4:	f425 5280 	bic.w	r2, r5, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 80072f8:	f015 0f01 	tst.w	r5, #1
 80072fc:	d019      	beq.n	8007332 <__sx12xx_configure_pin+0x6e>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 80072fe:	2101      	movs	r1, #1
 8007300:	fa01 f506 	lsl.w	r5, r1, r6
 8007304:	6821      	ldr	r1, [r4, #0]
 8007306:	4329      	orrs	r1, r5
 8007308:	6021      	str	r1, [r4, #0]
	return api->pin_configure(port, pin, flags);
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4631      	mov	r1, r6
 800730e:	4798      	blx	r3
	if (err) {
 8007310:	4604      	mov	r4, r0
 8007312:	b9b0      	cbnz	r0, 8007342 <__sx12xx_configure_pin+0x7e>
}
 8007314:	4620      	mov	r0, r4
 8007316:	b007      	add	sp, #28
 8007318:	bdf0      	pop	{r4, r5, r6, r7, pc}
		LOG_ERR("Cannot get pointer to %s device", controller);
 800731a:	9702      	str	r7, [sp, #8]
 800731c:	4b0f      	ldr	r3, [pc, #60]	; (800735c <__sx12xx_configure_pin+0x98>)
 800731e:	9301      	str	r3, [sp, #4]
 8007320:	9000      	str	r0, [sp, #0]
 8007322:	4603      	mov	r3, r0
 8007324:	2201      	movs	r2, #1
 8007326:	490e      	ldr	r1, [pc, #56]	; (8007360 <__sx12xx_configure_pin+0x9c>)
 8007328:	f009 f9ea 	bl	8010700 <z_log_msg2_runtime_create>
		return -EIO;
 800732c:	f06f 0404 	mvn.w	r4, #4
 8007330:	e7f0      	b.n	8007314 <__sx12xx_configure_pin+0x50>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 8007332:	2101      	movs	r1, #1
 8007334:	fa01 f506 	lsl.w	r5, r1, r6
 8007338:	6821      	ldr	r1, [r4, #0]
 800733a:	ea21 0105 	bic.w	r1, r1, r5
 800733e:	6021      	str	r1, [r4, #0]
 8007340:	e7e3      	b.n	800730a <__sx12xx_configure_pin+0x46>
		LOG_ERR("Cannot configure gpio %s %d: %d", controller, pin,
 8007342:	9004      	str	r0, [sp, #16]
 8007344:	9603      	str	r6, [sp, #12]
 8007346:	9702      	str	r7, [sp, #8]
 8007348:	4b06      	ldr	r3, [pc, #24]	; (8007364 <__sx12xx_configure_pin+0xa0>)
 800734a:	9301      	str	r3, [sp, #4]
 800734c:	2000      	movs	r0, #0
 800734e:	9000      	str	r0, [sp, #0]
 8007350:	4603      	mov	r3, r0
 8007352:	2201      	movs	r2, #1
 8007354:	4902      	ldr	r1, [pc, #8]	; (8007360 <__sx12xx_configure_pin+0x9c>)
 8007356:	f009 f9d3 	bl	8010700 <z_log_msg2_runtime_create>
		return err;
 800735a:	e7db      	b.n	8007314 <__sx12xx_configure_pin+0x50>
 800735c:	08013a98 	.word	0x08013a98
 8007360:	08012ba0 	.word	0x08012ba0
 8007364:	08013ab8 	.word	0x08013ab8

08007368 <sx12xx_lora_send_async>:
	return 0;
}

int sx12xx_lora_send_async(const struct device *dev, uint8_t *data,
			   uint32_t data_len, struct k_poll_signal *async)
{
 8007368:	b570      	push	{r4, r5, r6, lr}
 800736a:	460d      	mov	r5, r1
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 800736c:	490f      	ldr	r1, [pc, #60]	; (80073ac <sx12xx_lora_send_async+0x44>)
 800736e:	2001      	movs	r0, #1
 8007370:	f3bf 8f5b 	dmb	ish
 8007374:	e851 4f00 	ldrex	r4, [r1]
 8007378:	2c00      	cmp	r4, #0
 800737a:	d103      	bne.n	8007384 <sx12xx_lora_send_async+0x1c>
 800737c:	e841 0600 	strex	r6, r0, [r1]
 8007380:	2e00      	cmp	r6, #0
 8007382:	d1f7      	bne.n	8007374 <sx12xx_lora_send_async+0xc>
 8007384:	f3bf 8f5b 	dmb	ish
	/* Ensure available, freed by sx12xx_ev_tx_done */
	if (!modem_acquire(&dev_data)) {
 8007388:	d10c      	bne.n	80073a4 <sx12xx_lora_send_async+0x3c>
		return -EBUSY;
	}

	/* Store signal */
	dev_data.operation_done = async;
 800738a:	3944      	subs	r1, #68	; 0x44
 800738c:	604b      	str	r3, [r1, #4]

	Radio.SetMaxPayloadLength(MODEM_LORA, data_len);
 800738e:	4e08      	ldr	r6, [pc, #32]	; (80073b0 <sx12xx_lora_send_async+0x48>)
 8007390:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8007392:	b2d4      	uxtb	r4, r2
 8007394:	4621      	mov	r1, r4
 8007396:	4798      	blx	r3

	Radio.Send(data, data_len);
 8007398:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 800739a:	4621      	mov	r1, r4
 800739c:	4628      	mov	r0, r5
 800739e:	4798      	blx	r3

	return 0;
 80073a0:	2000      	movs	r0, #0
}
 80073a2:	bd70      	pop	{r4, r5, r6, pc}
		return -EBUSY;
 80073a4:	f06f 000f 	mvn.w	r0, #15
 80073a8:	e7fb      	b.n	80073a2 <sx12xx_lora_send_async+0x3a>
 80073aa:	bf00      	nop
 80073ac:	200010c8 	.word	0x200010c8
 80073b0:	08013cf0 	.word	0x08013cf0

080073b4 <sx12xx_lora_send>:
{
 80073b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073b6:	b09d      	sub	sp, #116	; 0x74
 80073b8:	af04      	add	r7, sp, #16
 80073ba:	4615      	mov	r5, r2
	struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 80073bc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80073c0:	63ba      	str	r2, [r7, #56]	; 0x38
 80073c2:	63fa      	str	r2, [r7, #60]	; 0x3c
 80073c4:	2300      	movs	r3, #0
 80073c6:	643b      	str	r3, [r7, #64]	; 0x40
 80073c8:	647b      	str	r3, [r7, #68]	; 0x44
	struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 80073ca:	627b      	str	r3, [r7, #36]	; 0x24
 80073cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80073ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073d0:	633b      	str	r3, [r7, #48]	; 0x30
 80073d2:	637b      	str	r3, [r7, #52]	; 0x34
 80073d4:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80073d8:	2401      	movs	r4, #1
 80073da:	f364 0304 	bfi	r3, r4, #0, #5
 80073de:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 80073e2:	637a      	str	r2, [r7, #52]	; 0x34
	if (!dev_data.tx_cfg.frequency) {
 80073e4:	4b5a      	ldr	r3, [pc, #360]	; (8007550 <sx12xx_lora_send+0x19c>)
 80073e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	f000 80ae 	beq.w	800754a <sx12xx_lora_send+0x196>
	ret = sx12xx_lora_send_async(dev, data, data_len, &done);
 80073ee:	4613      	mov	r3, r2
 80073f0:	462a      	mov	r2, r5
 80073f2:	f7ff ffb9 	bl	8007368 <sx12xx_lora_send_async>
	if (ret < 0) {
 80073f6:	2800      	cmp	r0, #0
 80073f8:	db6c      	blt.n	80074d4 <sx12xx_lora_send+0x120>
	air_time = Radio.TimeOnAir(MODEM_LORA,
 80073fa:	4b56      	ldr	r3, [pc, #344]	; (8007554 <sx12xx_lora_send+0x1a0>)
 80073fc:	6a5c      	ldr	r4, [r3, #36]	; 0x24
				   dev_data.tx_cfg.bandwidth,
 80073fe:	4854      	ldr	r0, [pc, #336]	; (8007550 <sx12xx_lora_send+0x19c>)
 8007400:	f890 1038 	ldrb.w	r1, [r0, #56]	; 0x38
				   dev_data.tx_cfg.datarate,
 8007404:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
				   dev_data.tx_cfg.coding_rate,
 8007408:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
	air_time = Radio.TimeOnAir(MODEM_LORA,
 800740c:	2601      	movs	r6, #1
 800740e:	9603      	str	r6, [sp, #12]
 8007410:	fa5f fc85 	uxtb.w	ip, r5
 8007414:	f8cd c008 	str.w	ip, [sp, #8]
 8007418:	f890 c03f 	ldrb.w	ip, [r0, #63]	; 0x3f
 800741c:	f8cd c004 	str.w	ip, [sp, #4]
 8007420:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
 8007422:	9000      	str	r0, [sp, #0]
 8007424:	4630      	mov	r0, r6
 8007426:	47a0      	blx	r4
 8007428:	4604      	mov	r4, r0
	LOG_DBG("Expected air time of %d bytes = %dms", data_len, air_time);
 800742a:	80be      	strh	r6, [r7, #4]
 800742c:	2302      	movs	r3, #2
 800742e:	80fb      	strh	r3, [r7, #6]
 8007430:	466e      	mov	r6, sp
 8007432:	b088      	sub	sp, #32
 8007434:	a904      	add	r1, sp, #16
 8007436:	466b      	mov	r3, sp
 8007438:	f113 021c 	adds.w	r2, r3, #28
 800743c:	d04d      	beq.n	80074da <sx12xx_lora_send+0x126>
 800743e:	2314      	movs	r3, #20
 8007440:	2001      	movs	r0, #1
 8007442:	80b8      	strh	r0, [r7, #4]
 8007444:	b11a      	cbz	r2, 800744e <sx12xx_lora_send+0x9a>
 8007446:	2b04      	cmp	r3, #4
 8007448:	dd01      	ble.n	800744e <sx12xx_lora_send+0x9a>
 800744a:	4843      	ldr	r0, [pc, #268]	; (8007558 <sx12xx_lora_send+0x1a4>)
 800744c:	6108      	str	r0, [r1, #16]
 800744e:	2002      	movs	r0, #2
 8007450:	80f8      	strh	r0, [r7, #6]
 8007452:	b11a      	cbz	r2, 800745c <sx12xx_lora_send+0xa8>
 8007454:	2b08      	cmp	r3, #8
 8007456:	dd01      	ble.n	800745c <sx12xx_lora_send+0xa8>
 8007458:	4840      	ldr	r0, [pc, #256]	; (800755c <sx12xx_lora_send+0x1a8>)
 800745a:	6148      	str	r0, [r1, #20]
 800745c:	b112      	cbz	r2, 8007464 <sx12xx_lora_send+0xb0>
 800745e:	2b0c      	cmp	r3, #12
 8007460:	dd00      	ble.n	8007464 <sx12xx_lora_send+0xb0>
 8007462:	618d      	str	r5, [r1, #24]
 8007464:	b112      	cbz	r2, 800746c <sx12xx_lora_send+0xb8>
 8007466:	2b10      	cmp	r3, #16
 8007468:	dd00      	ble.n	800746c <sx12xx_lora_send+0xb8>
 800746a:	61cc      	str	r4, [r1, #28]
 800746c:	2b13      	cmp	r3, #19
 800746e:	dd37      	ble.n	80074e0 <sx12xx_lora_send+0x12c>
 8007470:	2314      	movs	r3, #20
 8007472:	b12a      	cbz	r2, 8007480 <sx12xx_lora_send+0xcc>
 8007474:	2000      	movs	r0, #0
 8007476:	6038      	str	r0, [r7, #0]
 8007478:	2005      	movs	r0, #5
 800747a:	7038      	strb	r0, [r7, #0]
 800747c:	6838      	ldr	r0, [r7, #0]
 800747e:	60c8      	str	r0, [r1, #12]
 8007480:	2100      	movs	r1, #0
 8007482:	f36f 0100 	bfc	r1, #0, #1
 8007486:	f36f 0141 	bfc	r1, #1, #1
 800748a:	f36f 0182 	bfc	r1, #2, #1
 800748e:	f36f 01c5 	bfc	r1, #3, #3
 8007492:	2004      	movs	r0, #4
 8007494:	f360 1188 	bfi	r1, r0, #6, #3
 8007498:	f403 737d 	and.w	r3, r3, #1012	; 0x3f4
 800749c:	f363 2152 	bfi	r1, r3, #9, #10
 80074a0:	f36f 41de 	bfc	r1, #19, #12
 80074a4:	f36f 71df 	bfc	r1, #31, #1
 80074a8:	2300      	movs	r3, #0
 80074aa:	482d      	ldr	r0, [pc, #180]	; (8007560 <sx12xx_lora_send+0x1ac>)
 80074ac:	f008 fac1 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 80074b0:	46b5      	mov	sp, r6
	ret = k_poll(&evt, 1, K_MSEC(2 * air_time));
 80074b2:	0060      	lsls	r0, r4, #1
			return t * ((uint64_t)to_hz / from_hz);
 80074b4:	f3c4 7341 	ubfx	r3, r4, #29, #2
 80074b8:	00e2      	lsls	r2, r4, #3
 80074ba:	1812      	adds	r2, r2, r0
 80074bc:	f143 0300 	adc.w	r3, r3, #0
 80074c0:	1892      	adds	r2, r2, r2
 80074c2:	415b      	adcs	r3, r3
	return z_impl_k_poll(events, num_events, timeout);
 80074c4:	2101      	movs	r1, #1
 80074c6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80074ca:	f006 f9c1 	bl	800d850 <z_impl_k_poll>
	if (ret < 0) {
 80074ce:	2800      	cmp	r0, #0
 80074d0:	db09      	blt.n	80074e6 <sx12xx_lora_send+0x132>
	return 0;
 80074d2:	2000      	movs	r0, #0
}
 80074d4:	3764      	adds	r7, #100	; 0x64
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	LOG_DBG("Expected air time of %d bytes = %dms", data_len, air_time);
 80074da:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80074de:	e7af      	b.n	8007440 <sx12xx_lora_send+0x8c>
 80074e0:	f06f 031b 	mvn.w	r3, #27
 80074e4:	e7c5      	b.n	8007472 <sx12xx_lora_send+0xbe>
		LOG_ERR("Packet transmission failed!");
 80074e6:	2201      	movs	r2, #1
 80074e8:	80ba      	strh	r2, [r7, #4]
 80074ea:	4b1e      	ldr	r3, [pc, #120]	; (8007564 <sx12xx_lora_send+0x1b0>)
 80074ec:	65bb      	str	r3, [r7, #88]	; 0x58
 80074ee:	2300      	movs	r3, #0
 80074f0:	603b      	str	r3, [r7, #0]
 80074f2:	2102      	movs	r1, #2
 80074f4:	7039      	strb	r1, [r7, #0]
 80074f6:	6839      	ldr	r1, [r7, #0]
 80074f8:	6579      	str	r1, [r7, #84]	; 0x54
 80074fa:	4619      	mov	r1, r3
 80074fc:	f363 0100 	bfi	r1, r3, #0, #1
 8007500:	f363 0141 	bfi	r1, r3, #1, #1
 8007504:	f363 0182 	bfi	r1, r3, #2, #1
 8007508:	f363 01c5 	bfi	r1, r3, #3, #3
 800750c:	f362 1188 	bfi	r1, r2, #6, #3
 8007510:	2208      	movs	r2, #8
 8007512:	f362 2152 	bfi	r1, r2, #9, #10
 8007516:	f363 41de 	bfi	r1, r3, #19, #12
 800751a:	f363 71df 	bfi	r1, r3, #31, #1
 800751e:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8007522:	480f      	ldr	r0, [pc, #60]	; (8007560 <sx12xx_lora_send+0x1ac>)
 8007524:	f008 fa85 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		if (!modem_release(&dev_data)) {
 8007528:	4809      	ldr	r0, [pc, #36]	; (8007550 <sx12xx_lora_send+0x19c>)
 800752a:	f7ff fdf3 	bl	8007114 <modem_release>
 800752e:	b108      	cbz	r0, 8007534 <sx12xx_lora_send+0x180>
	return 0;
 8007530:	2000      	movs	r0, #0
 8007532:	e7cf      	b.n	80074d4 <sx12xx_lora_send+0x120>
 8007534:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007538:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800753c:	2101      	movs	r1, #1
 800753e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007542:	f006 f985 	bl	800d850 <z_impl_k_poll>
 8007546:	2000      	movs	r0, #0
 8007548:	e7c4      	b.n	80074d4 <sx12xx_lora_send+0x120>
		return -EINVAL;
 800754a:	f06f 0015 	mvn.w	r0, #21
 800754e:	e7c1      	b.n	80074d4 <sx12xx_lora_send+0x120>
 8007550:	20001084 	.word	0x20001084
 8007554:	08013cf0 	.word	0x08013cf0
 8007558:	08013ad8 	.word	0x08013ad8
 800755c:	08013b9c 	.word	0x08013b9c
 8007560:	08012ba0 	.word	0x08012ba0
 8007564:	08013b04 	.word	0x08013b04

08007568 <sx12xx_lora_recv>:

int sx12xx_lora_recv(const struct device *dev, uint8_t *data, uint8_t size,
		     k_timeout_t timeout, int16_t *rssi, int8_t *snr)
{
 8007568:	b530      	push	{r4, r5, lr}
 800756a:	b09b      	sub	sp, #108	; 0x6c
 800756c:	f88d 2007 	strb.w	r2, [sp, #7]
	struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 8007570:	aa10      	add	r2, sp, #64	; 0x40
 8007572:	9210      	str	r2, [sp, #64]	; 0x40
 8007574:	9211      	str	r2, [sp, #68]	; 0x44
 8007576:	2300      	movs	r3, #0
 8007578:	9312      	str	r3, [sp, #72]	; 0x48
 800757a:	9313      	str	r3, [sp, #76]	; 0x4c
	struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 800757c:	930b      	str	r3, [sp, #44]	; 0x2c
 800757e:	930c      	str	r3, [sp, #48]	; 0x30
 8007580:	930d      	str	r3, [sp, #52]	; 0x34
 8007582:	930e      	str	r3, [sp, #56]	; 0x38
 8007584:	930f      	str	r3, [sp, #60]	; 0x3c
 8007586:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
 800758a:	2001      	movs	r0, #1
 800758c:	f360 0304 	bfi	r3, r0, #0, #5
 8007590:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
 8007594:	920f      	str	r2, [sp, #60]	; 0x3c
 8007596:	4b32      	ldr	r3, [pc, #200]	; (8007660 <sx12xx_lora_recv+0xf8>)
 8007598:	f3bf 8f5b 	dmb	ish
 800759c:	e853 2f00 	ldrex	r2, [r3]
 80075a0:	2a00      	cmp	r2, #0
 80075a2:	d103      	bne.n	80075ac <sx12xx_lora_recv+0x44>
 80075a4:	e843 0400 	strex	r4, r0, [r3]
 80075a8:	2c00      	cmp	r4, #0
 80075aa:	d1f7      	bne.n	800759c <sx12xx_lora_recv+0x34>
 80075ac:	f3bf 8f5b 	dmb	ish
		K_POLL_MODE_NOTIFY_ONLY,
		&done);
	int ret;

	/* Ensure available, decremented by sx12xx_ev_rx_done or on timeout */
	if (!modem_acquire(&dev_data)) {
 80075b0:	d153      	bne.n	800765a <sx12xx_lora_recv+0xf2>
		return -EBUSY;
	}

	dev_data.async_rx_cb = NULL;
 80075b2:	3b44      	subs	r3, #68	; 0x44
 80075b4:	2400      	movs	r4, #0
 80075b6:	609c      	str	r4, [r3, #8]
	/* Store operation signal */
	dev_data.operation_done = &done;
 80075b8:	aa10      	add	r2, sp, #64	; 0x40
 80075ba:	605a      	str	r2, [r3, #4]
	/* Set data output location */
	dev_data.rx_params.buf = data;
 80075bc:	6499      	str	r1, [r3, #72]	; 0x48
	dev_data.rx_params.size = &size;
 80075be:	f10d 0207 	add.w	r2, sp, #7
 80075c2:	64da      	str	r2, [r3, #76]	; 0x4c
	dev_data.rx_params.rssi = rssi;
 80075c4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80075c6:	651a      	str	r2, [r3, #80]	; 0x50
	dev_data.rx_params.snr = snr;
 80075c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80075ca:	655a      	str	r2, [r3, #84]	; 0x54

	Radio.SetMaxPayloadLength(MODEM_LORA, 255);
 80075cc:	4d25      	ldr	r5, [pc, #148]	; (8007664 <sx12xx_lora_recv+0xfc>)
 80075ce:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 80075d0:	21ff      	movs	r1, #255	; 0xff
 80075d2:	4798      	blx	r3
	Radio.Rx(0);
 80075d4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80075d6:	4620      	mov	r0, r4
 80075d8:	4798      	blx	r3
 80075da:	e9dd 231e 	ldrd	r2, r3, [sp, #120]	; 0x78
 80075de:	2101      	movs	r1, #1
 80075e0:	a80b      	add	r0, sp, #44	; 0x2c
 80075e2:	f006 f935 	bl	800d850 <z_impl_k_poll>

	ret = k_poll(&evt, 1, timeout);
	if (ret < 0) {
 80075e6:	1e04      	subs	r4, r0, #0
 80075e8:	db04      	blt.n	80075f4 <sx12xx_lora_recv+0x8c>
		}
		LOG_INF("Receive timeout");
		return ret;
	}

	return size;
 80075ea:	f89d 4007 	ldrb.w	r4, [sp, #7]
}
 80075ee:	4620      	mov	r0, r4
 80075f0:	b01b      	add	sp, #108	; 0x6c
 80075f2:	bd30      	pop	{r4, r5, pc}
		if (!modem_release(&dev_data)) {
 80075f4:	481c      	ldr	r0, [pc, #112]	; (8007668 <sx12xx_lora_recv+0x100>)
 80075f6:	f7ff fd8d 	bl	8007114 <modem_release>
 80075fa:	b950      	cbnz	r0, 8007612 <sx12xx_lora_recv+0xaa>
 80075fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007600:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007604:	2101      	movs	r1, #1
 8007606:	a80b      	add	r0, sp, #44	; 0x2c
 8007608:	f006 f922 	bl	800d850 <z_impl_k_poll>
			return size;
 800760c:	f89d 4007 	ldrb.w	r4, [sp, #7]
 8007610:	e7ed      	b.n	80075ee <sx12xx_lora_recv+0x86>
		LOG_INF("Receive timeout");
 8007612:	2301      	movs	r3, #1
 8007614:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007618:	4b14      	ldr	r3, [pc, #80]	; (800766c <sx12xx_lora_recv+0x104>)
 800761a:	9318      	str	r3, [sp, #96]	; 0x60
 800761c:	2300      	movs	r3, #0
 800761e:	9302      	str	r3, [sp, #8]
 8007620:	2202      	movs	r2, #2
 8007622:	f88d 2008 	strb.w	r2, [sp, #8]
 8007626:	9a02      	ldr	r2, [sp, #8]
 8007628:	9217      	str	r2, [sp, #92]	; 0x5c
 800762a:	4619      	mov	r1, r3
 800762c:	f363 0100 	bfi	r1, r3, #0, #1
 8007630:	f363 0141 	bfi	r1, r3, #1, #1
 8007634:	f363 0182 	bfi	r1, r3, #2, #1
 8007638:	f363 01c5 	bfi	r1, r3, #3, #3
 800763c:	2203      	movs	r2, #3
 800763e:	f362 1188 	bfi	r1, r2, #6, #3
 8007642:	2208      	movs	r2, #8
 8007644:	f362 2152 	bfi	r1, r2, #9, #10
 8007648:	f363 41de 	bfi	r1, r3, #19, #12
 800764c:	f363 71df 	bfi	r1, r3, #31, #1
 8007650:	aa17      	add	r2, sp, #92	; 0x5c
 8007652:	4807      	ldr	r0, [pc, #28]	; (8007670 <sx12xx_lora_recv+0x108>)
 8007654:	f008 f9ed 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return ret;
 8007658:	e7c9      	b.n	80075ee <sx12xx_lora_recv+0x86>
		return -EBUSY;
 800765a:	f06f 040f 	mvn.w	r4, #15
 800765e:	e7c6      	b.n	80075ee <sx12xx_lora_recv+0x86>
 8007660:	200010c8 	.word	0x200010c8
 8007664:	08013cf0 	.word	0x08013cf0
 8007668:	20001084 	.word	0x20001084
 800766c:	08013b20 	.word	0x08013b20
 8007670:	08012ba0 	.word	0x08012ba0

08007674 <sx12xx_lora_recv_async>:

int sx12xx_lora_recv_async(const struct device *dev, lora_recv_cb cb,
  lora_recv_error_timeout_cb error_timeout_cb)
{
 8007674:	b510      	push	{r4, lr}
 8007676:	b090      	sub	sp, #64	; 0x40
  if (((error_timeout_cb == NULL) && cb) || (error_timeout_cb && (cb == NULL))) {
 8007678:	4613      	mov	r3, r2
 800767a:	b302      	cbz	r2, 80076be <sx12xx_lora_recv_async+0x4a>
 800767c:	b103      	cbz	r3, 8007680 <sx12xx_lora_recv_async+0xc>
 800767e:	b301      	cbz	r1, 80076c2 <sx12xx_lora_recv_async+0x4e>
      LOG_ERR("One of callback functions cannot be equal NULL");
      return -EINVAL;
  }

	/* Cancel ongoing reception */
	if (cb == NULL) {
 8007680:	2900      	cmp	r1, #0
 8007682:	d043      	beq.n	800770c <sx12xx_lora_recv_async+0x98>
 8007684:	4a27      	ldr	r2, [pc, #156]	; (8007724 <sx12xx_lora_recv_async+0xb0>)
 8007686:	2001      	movs	r0, #1
 8007688:	f3bf 8f5b 	dmb	ish
 800768c:	e852 4f00 	ldrex	r4, [r2]
 8007690:	2c00      	cmp	r4, #0
 8007692:	d104      	bne.n	800769e <sx12xx_lora_recv_async+0x2a>
 8007694:	e842 0c00 	strex	ip, r0, [r2]
 8007698:	f1bc 0f00 	cmp.w	ip, #0
 800769c:	d1f6      	bne.n	800768c <sx12xx_lora_recv_async+0x18>
 800769e:	f3bf 8f5b 	dmb	ish
		}
		return 0;
	}

	/* Ensure available */
	if (!modem_acquire(&dev_data)) {
 80076a2:	d13c      	bne.n	800771e <sx12xx_lora_recv_async+0xaa>
		return -EBUSY;
	}

	/* Store parameters */
	dev_data.async_rx_cb = cb;
 80076a4:	3a44      	subs	r2, #68	; 0x44
 80076a6:	6091      	str	r1, [r2, #8]
   dev_data.async_rx_error_timeout_cb = error_timeout_cb;
 80076a8:	60d3      	str	r3, [r2, #12]

	/* Start reception */
	Radio.SetMaxPayloadLength(MODEM_LORA, 255);
 80076aa:	4c1f      	ldr	r4, [pc, #124]	; (8007728 <sx12xx_lora_recv_async+0xb4>)
 80076ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80076ae:	21ff      	movs	r1, #255	; 0xff
 80076b0:	4798      	blx	r3
	Radio.Rx(0);
 80076b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80076b4:	2000      	movs	r0, #0
 80076b6:	4798      	blx	r3

	return 0;
 80076b8:	2000      	movs	r0, #0
}
 80076ba:	b010      	add	sp, #64	; 0x40
 80076bc:	bd10      	pop	{r4, pc}
  if (((error_timeout_cb == NULL) && cb) || (error_timeout_cb && (cb == NULL))) {
 80076be:	2900      	cmp	r1, #0
 80076c0:	d0dc      	beq.n	800767c <sx12xx_lora_recv_async+0x8>
      LOG_ERR("One of callback functions cannot be equal NULL");
 80076c2:	2201      	movs	r2, #1
 80076c4:	f8ad 2008 	strh.w	r2, [sp, #8]
 80076c8:	4b18      	ldr	r3, [pc, #96]	; (800772c <sx12xx_lora_recv_async+0xb8>)
 80076ca:	930e      	str	r3, [sp, #56]	; 0x38
 80076cc:	2300      	movs	r3, #0
 80076ce:	9301      	str	r3, [sp, #4]
 80076d0:	2102      	movs	r1, #2
 80076d2:	f88d 1004 	strb.w	r1, [sp, #4]
 80076d6:	9901      	ldr	r1, [sp, #4]
 80076d8:	910d      	str	r1, [sp, #52]	; 0x34
 80076da:	4619      	mov	r1, r3
 80076dc:	f363 0100 	bfi	r1, r3, #0, #1
 80076e0:	f363 0141 	bfi	r1, r3, #1, #1
 80076e4:	f363 0182 	bfi	r1, r3, #2, #1
 80076e8:	f363 01c5 	bfi	r1, r3, #3, #3
 80076ec:	f362 1188 	bfi	r1, r2, #6, #3
 80076f0:	2208      	movs	r2, #8
 80076f2:	f362 2152 	bfi	r1, r2, #9, #10
 80076f6:	f363 41de 	bfi	r1, r3, #19, #12
 80076fa:	f363 71df 	bfi	r1, r3, #31, #1
 80076fe:	aa0d      	add	r2, sp, #52	; 0x34
 8007700:	480b      	ldr	r0, [pc, #44]	; (8007730 <sx12xx_lora_recv_async+0xbc>)
 8007702:	f008 f996 	bl	800fa32 <z_impl_z_log_msg2_static_create>
      return -EINVAL;
 8007706:	f06f 0015 	mvn.w	r0, #21
 800770a:	e7d6      	b.n	80076ba <sx12xx_lora_recv_async+0x46>
		if (!modem_release(&dev_data)) {
 800770c:	4809      	ldr	r0, [pc, #36]	; (8007734 <sx12xx_lora_recv_async+0xc0>)
 800770e:	f7ff fd01 	bl	8007114 <modem_release>
 8007712:	b108      	cbz	r0, 8007718 <sx12xx_lora_recv_async+0xa4>
		return 0;
 8007714:	2000      	movs	r0, #0
 8007716:	e7d0      	b.n	80076ba <sx12xx_lora_recv_async+0x46>
			return -EINVAL;
 8007718:	f06f 0015 	mvn.w	r0, #21
 800771c:	e7cd      	b.n	80076ba <sx12xx_lora_recv_async+0x46>
		return -EBUSY;
 800771e:	f06f 000f 	mvn.w	r0, #15
 8007722:	e7ca      	b.n	80076ba <sx12xx_lora_recv_async+0x46>
 8007724:	200010c8 	.word	0x200010c8
 8007728:	08013cf0 	.word	0x08013cf0
 800772c:	08013b30 	.word	0x08013b30
 8007730:	08012ba0 	.word	0x08012ba0
 8007734:	20001084 	.word	0x20001084

08007738 <sx12xx_lora_config>:

int sx12xx_lora_config(const struct device *dev,
		       struct lora_modem_config *config)
{
 8007738:	b570      	push	{r4, r5, r6, lr}
 800773a:	b08a      	sub	sp, #40	; 0x28
 800773c:	460c      	mov	r4, r1
 800773e:	4b2b      	ldr	r3, [pc, #172]	; (80077ec <sx12xx_lora_config+0xb4>)
 8007740:	2201      	movs	r2, #1
 8007742:	f3bf 8f5b 	dmb	ish
 8007746:	e853 1f00 	ldrex	r1, [r3]
 800774a:	2900      	cmp	r1, #0
 800774c:	d103      	bne.n	8007756 <sx12xx_lora_config+0x1e>
 800774e:	e843 2000 	strex	r0, r2, [r3]
 8007752:	2800      	cmp	r0, #0
 8007754:	d1f7      	bne.n	8007746 <sx12xx_lora_config+0xe>
 8007756:	f3bf 8f5b 	dmb	ish
	/* Ensure available, decremented after configuration */
	if (!modem_acquire(&dev_data)) {
 800775a:	d143      	bne.n	80077e4 <sx12xx_lora_config+0xac>
		return -EBUSY;
	}

	Radio.SetChannel(config->frequency);
 800775c:	4b24      	ldr	r3, [pc, #144]	; (80077f0 <sx12xx_lora_config+0xb8>)
 800775e:	68db      	ldr	r3, [r3, #12]
 8007760:	6820      	ldr	r0, [r4, #0]
 8007762:	4798      	blx	r3

	if (config->tx) {
 8007764:	7b63      	ldrb	r3, [r4, #13]
 8007766:	b9eb      	cbnz	r3, 80077a4 <sx12xx_lora_config+0x6c>
				  config->coding_rate, config->preamble_len,
				  config->fixed_len, true, 0, 0, false, 4000);
	} else {
		/* TODO: Get symbol timeout value from config parameters */

        uint8_t payload_len = config->fixed_len ? config->payload_len : 0;
 8007768:	7ae2      	ldrb	r2, [r4, #11]
 800776a:	2a00      	cmp	r2, #0
 800776c:	d038      	beq.n	80077e0 <sx12xx_lora_config+0xa8>
 800776e:	7aa1      	ldrb	r1, [r4, #10]

		Radio.SetRxConfig(MODEM_LORA, config->bandwidth,
 8007770:	4b1f      	ldr	r3, [pc, #124]	; (80077f0 <sx12xx_lora_config+0xb8>)
 8007772:	699d      	ldr	r5, [r3, #24]
 8007774:	2001      	movs	r0, #1
 8007776:	9009      	str	r0, [sp, #36]	; 0x24
 8007778:	2300      	movs	r3, #0
 800777a:	9308      	str	r3, [sp, #32]
 800777c:	9307      	str	r3, [sp, #28]
 800777e:	9306      	str	r3, [sp, #24]
 8007780:	9305      	str	r3, [sp, #20]
 8007782:	9104      	str	r1, [sp, #16]
 8007784:	9203      	str	r2, [sp, #12]
 8007786:	220a      	movs	r2, #10
 8007788:	9202      	str	r2, [sp, #8]
 800778a:	8922      	ldrh	r2, [r4, #8]
 800778c:	9201      	str	r2, [sp, #4]
 800778e:	9300      	str	r3, [sp, #0]
 8007790:	79a3      	ldrb	r3, [r4, #6]
 8007792:	7962      	ldrb	r2, [r4, #5]
 8007794:	7921      	ldrb	r1, [r4, #4]
 8007796:	47a8      	blx	r5
				  config->datarate, config->coding_rate,
				  0, config->preamble_len, 10, config->fixed_len, payload_len,
				  false, 0, 0, false, true);
	}

	modem_release(&dev_data);
 8007798:	4816      	ldr	r0, [pc, #88]	; (80077f4 <sx12xx_lora_config+0xbc>)
 800779a:	f7ff fcbb 	bl	8007114 <modem_release>
	return 0;
 800779e:	2000      	movs	r0, #0
}
 80077a0:	b00a      	add	sp, #40	; 0x28
 80077a2:	bd70      	pop	{r4, r5, r6, pc}
		memcpy(&dev_data.tx_cfg, config, sizeof(dev_data.tx_cfg));
 80077a4:	4d14      	ldr	r5, [pc, #80]	; (80077f8 <sx12xx_lora_config+0xc0>)
 80077a6:	6820      	ldr	r0, [r4, #0]
 80077a8:	6861      	ldr	r1, [r4, #4]
 80077aa:	68a2      	ldr	r2, [r4, #8]
 80077ac:	68e3      	ldr	r3, [r4, #12]
 80077ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
		Radio.SetTxConfig(MODEM_LORA, config->tx_power, 0,
 80077b0:	4b0f      	ldr	r3, [pc, #60]	; (80077f0 <sx12xx_lora_config+0xb8>)
 80077b2:	69dd      	ldr	r5, [r3, #28]
				  config->bandwidth, config->datarate,
 80077b4:	7963      	ldrb	r3, [r4, #5]
				  config->coding_rate, config->preamble_len,
 80077b6:	79a1      	ldrb	r1, [r4, #6]
		Radio.SetTxConfig(MODEM_LORA, config->tx_power, 0,
 80077b8:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80077bc:	9208      	str	r2, [sp, #32]
 80077be:	2200      	movs	r2, #0
 80077c0:	9207      	str	r2, [sp, #28]
 80077c2:	9206      	str	r2, [sp, #24]
 80077c4:	9205      	str	r2, [sp, #20]
 80077c6:	2001      	movs	r0, #1
 80077c8:	9004      	str	r0, [sp, #16]
 80077ca:	7ae6      	ldrb	r6, [r4, #11]
 80077cc:	9603      	str	r6, [sp, #12]
 80077ce:	8926      	ldrh	r6, [r4, #8]
 80077d0:	9602      	str	r6, [sp, #8]
 80077d2:	9101      	str	r1, [sp, #4]
 80077d4:	9300      	str	r3, [sp, #0]
 80077d6:	7923      	ldrb	r3, [r4, #4]
 80077d8:	f994 100c 	ldrsb.w	r1, [r4, #12]
 80077dc:	47a8      	blx	r5
 80077de:	e7db      	b.n	8007798 <sx12xx_lora_config+0x60>
        uint8_t payload_len = config->fixed_len ? config->payload_len : 0;
 80077e0:	2100      	movs	r1, #0
 80077e2:	e7c5      	b.n	8007770 <sx12xx_lora_config+0x38>
		return -EBUSY;
 80077e4:	f06f 000f 	mvn.w	r0, #15
 80077e8:	e7da      	b.n	80077a0 <sx12xx_lora_config+0x68>
 80077ea:	bf00      	nop
 80077ec:	200010c8 	.word	0x200010c8
 80077f0:	08013cf0 	.word	0x08013cf0
 80077f4:	20001084 	.word	0x20001084
 80077f8:	200010b8 	.word	0x200010b8

080077fc <sx12xx_lora_test_cw>:

int sx12xx_lora_test_cw(const struct device *dev, uint32_t frequency,
			int8_t tx_power,
			uint16_t duration)
{
 80077fc:	b530      	push	{r4, r5, lr}
 80077fe:	b099      	sub	sp, #100	; 0x64
 8007800:	4608      	mov	r0, r1
 8007802:	4611      	mov	r1, r2
 8007804:	461d      	mov	r5, r3
    struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 8007806:	ab0e      	add	r3, sp, #56	; 0x38
 8007808:	930e      	str	r3, [sp, #56]	; 0x38
 800780a:	930f      	str	r3, [sp, #60]	; 0x3c
 800780c:	2400      	movs	r4, #0
 800780e:	9410      	str	r4, [sp, #64]	; 0x40
 8007810:	9411      	str	r4, [sp, #68]	; 0x44
    struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8007812:	9409      	str	r4, [sp, #36]	; 0x24
 8007814:	940a      	str	r4, [sp, #40]	; 0x28
 8007816:	940b      	str	r4, [sp, #44]	; 0x2c
 8007818:	940c      	str	r4, [sp, #48]	; 0x30
 800781a:	940d      	str	r4, [sp, #52]	; 0x34
 800781c:	f89d c031 	ldrb.w	ip, [sp, #49]	; 0x31
 8007820:	2401      	movs	r4, #1
 8007822:	f364 0c04 	bfi	ip, r4, #0, #5
 8007826:	f88d c031 	strb.w	ip, [sp, #49]	; 0x31
 800782a:	930d      	str	r3, [sp, #52]	; 0x34
 800782c:	4b32      	ldr	r3, [pc, #200]	; (80078f8 <sx12xx_lora_test_cw+0xfc>)
 800782e:	f3bf 8f5b 	dmb	ish
 8007832:	e853 2f00 	ldrex	r2, [r3]
 8007836:	2a00      	cmp	r2, #0
 8007838:	d104      	bne.n	8007844 <sx12xx_lora_test_cw+0x48>
 800783a:	e843 4c00 	strex	ip, r4, [r3]
 800783e:	f1bc 0f00 	cmp.w	ip, #0
 8007842:	d1f6      	bne.n	8007832 <sx12xx_lora_test_cw+0x36>
 8007844:	f3bf 8f5b 	dmb	ish
        K_POLL_TYPE_SIGNAL,
        K_POLL_MODE_NOTIFY_ONLY,
        &done);
    int ret;
	/* Ensure available, freed in sx12xx_ev_tx_done */
	if (!modem_acquire(&dev_data)) {
 8007848:	d153      	bne.n	80078f2 <sx12xx_lora_test_cw+0xf6>
		return -EBUSY;
	}

    /* Store signal */
    dev_data.operation_done = &done;
 800784a:	3b44      	subs	r3, #68	; 0x44
 800784c:	aa0e      	add	r2, sp, #56	; 0x38
 800784e:	605a      	str	r2, [r3, #4]

    /* Act TX timeout event as successfully end of CW transmission */
    dev_data.events.TxTimeout = sx12xx_ev_tx_timed_out;
 8007850:	4a2a      	ldr	r2, [pc, #168]	; (80078fc <sx12xx_lora_test_cw+0x100>)
 8007852:	615a      	str	r2, [r3, #20]

	Radio.SetTxContinuousWave(frequency, tx_power, duration);
 8007854:	4b2a      	ldr	r3, [pc, #168]	; (8007900 <sx12xx_lora_test_cw+0x104>)
 8007856:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007858:	462a      	mov	r2, r5
 800785a:	4798      	blx	r3

    ret = k_poll(&evt, 1, K_MSEC(2000 * duration));
 800785c:	b12d      	cbz	r5, 800786a <sx12xx_lora_test_cw+0x6e>
 800785e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8007862:	fb02 f105 	mul.w	r1, r2, r5
 8007866:	2300      	movs	r3, #0
 8007868:	e001      	b.n	800786e <sx12xx_lora_test_cw+0x72>
 800786a:	2100      	movs	r1, #0
 800786c:	460b      	mov	r3, r1
 800786e:	008a      	lsls	r2, r1, #2
 8007870:	1852      	adds	r2, r2, r1
 8007872:	eb43 0383 	adc.w	r3, r3, r3, lsl #2
 8007876:	1892      	adds	r2, r2, r2
 8007878:	415b      	adcs	r3, r3
 800787a:	2101      	movs	r1, #1
 800787c:	a809      	add	r0, sp, #36	; 0x24
 800787e:	f005 ffe7 	bl	800d850 <z_impl_k_poll>
    if (ret < 0) {
 8007882:	2800      	cmp	r0, #0
 8007884:	db02      	blt.n	800788c <sx12xx_lora_test_cw+0x90>
            k_poll(&evt, 1, K_FOREVER);
        }
        /* Clean up TX timeout event callback */
        dev_data.events.TxTimeout = NULL;
    }
	return 0;
 8007886:	2000      	movs	r0, #0
}
 8007888:	b019      	add	sp, #100	; 0x64
 800788a:	bd30      	pop	{r4, r5, pc}
        LOG_ERR("CW test failed!");
 800788c:	2201      	movs	r2, #1
 800788e:	f8ad 2004 	strh.w	r2, [sp, #4]
 8007892:	4b1c      	ldr	r3, [pc, #112]	; (8007904 <sx12xx_lora_test_cw+0x108>)
 8007894:	9316      	str	r3, [sp, #88]	; 0x58
 8007896:	2300      	movs	r3, #0
 8007898:	9300      	str	r3, [sp, #0]
 800789a:	2102      	movs	r1, #2
 800789c:	f88d 1000 	strb.w	r1, [sp]
 80078a0:	9900      	ldr	r1, [sp, #0]
 80078a2:	9115      	str	r1, [sp, #84]	; 0x54
 80078a4:	4619      	mov	r1, r3
 80078a6:	f363 0100 	bfi	r1, r3, #0, #1
 80078aa:	f363 0141 	bfi	r1, r3, #1, #1
 80078ae:	f363 0182 	bfi	r1, r3, #2, #1
 80078b2:	f363 01c5 	bfi	r1, r3, #3, #3
 80078b6:	f362 1188 	bfi	r1, r2, #6, #3
 80078ba:	2208      	movs	r2, #8
 80078bc:	f362 2152 	bfi	r1, r2, #9, #10
 80078c0:	f363 41de 	bfi	r1, r3, #19, #12
 80078c4:	f363 71df 	bfi	r1, r3, #31, #1
 80078c8:	aa15      	add	r2, sp, #84	; 0x54
 80078ca:	480f      	ldr	r0, [pc, #60]	; (8007908 <sx12xx_lora_test_cw+0x10c>)
 80078cc:	f008 f8b1 	bl	800fa32 <z_impl_z_log_msg2_static_create>
        if (!modem_release(&dev_data)) {
 80078d0:	480e      	ldr	r0, [pc, #56]	; (800790c <sx12xx_lora_test_cw+0x110>)
 80078d2:	f7ff fc1f 	bl	8007114 <modem_release>
 80078d6:	b118      	cbz	r0, 80078e0 <sx12xx_lora_test_cw+0xe4>
        dev_data.events.TxTimeout = NULL;
 80078d8:	2000      	movs	r0, #0
 80078da:	4b0c      	ldr	r3, [pc, #48]	; (800790c <sx12xx_lora_test_cw+0x110>)
 80078dc:	6158      	str	r0, [r3, #20]
 80078de:	e7d3      	b.n	8007888 <sx12xx_lora_test_cw+0x8c>
 80078e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80078e8:	2101      	movs	r1, #1
 80078ea:	a809      	add	r0, sp, #36	; 0x24
 80078ec:	f005 ffb0 	bl	800d850 <z_impl_k_poll>
 80078f0:	e7f2      	b.n	80078d8 <sx12xx_lora_test_cw+0xdc>
		return -EBUSY;
 80078f2:	f06f 000f 	mvn.w	r0, #15
 80078f6:	e7c7      	b.n	8007888 <sx12xx_lora_test_cw+0x8c>
 80078f8:	200010c8 	.word	0x200010c8
 80078fc:	08007165 	.word	0x08007165
 8007900:	08013cf0 	.word	0x08013cf0
 8007904:	08013b60 	.word	0x08013b60
 8007908:	08012ba0 	.word	0x08012ba0
 800790c:	20001084 	.word	0x20001084

08007910 <sx12xx_lora_time_on_air>:

int sx12xx_lora_time_on_air(const struct device *dev,
            const struct lora_modem_config *config,
            uint32_t data_len)
{
    if(config == NULL) {
 8007910:	b189      	cbz	r1, 8007936 <sx12xx_lora_time_on_air+0x26>
{
 8007912:	b510      	push	{r4, lr}
 8007914:	b084      	sub	sp, #16
        return -EINVAL;
    }
    return (int) Radio.TimeOnAir(MODEM_LORA, config->bandwidth,
 8007916:	4b09      	ldr	r3, [pc, #36]	; (800793c <sx12xx_lora_time_on_air+0x2c>)
 8007918:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800791a:	2001      	movs	r0, #1
 800791c:	9003      	str	r0, [sp, #12]
 800791e:	b2d2      	uxtb	r2, r2
 8007920:	9202      	str	r2, [sp, #8]
 8007922:	7acb      	ldrb	r3, [r1, #11]
 8007924:	9301      	str	r3, [sp, #4]
 8007926:	890b      	ldrh	r3, [r1, #8]
 8007928:	9300      	str	r3, [sp, #0]
 800792a:	798b      	ldrb	r3, [r1, #6]
 800792c:	794a      	ldrb	r2, [r1, #5]
 800792e:	7909      	ldrb	r1, [r1, #4]
 8007930:	47a0      	blx	r4
                                 config->datarate, config->coding_rate,
                                 config->preamble_len,
                                 config->fixed_len, (uint8_t) data_len, true);
}
 8007932:	b004      	add	sp, #16
 8007934:	bd10      	pop	{r4, pc}
        return -EINVAL;
 8007936:	f06f 0015 	mvn.w	r0, #21
}
 800793a:	4770      	bx	lr
 800793c:	08013cf0 	.word	0x08013cf0

08007940 <sx12xx_lora_is_channel_free>:
int sx12xx_lora_is_channel_free(const struct device *dev,
            const struct lora_modem_config *config,
            int16_t rssi_theshold, uint32_t timeout)
{
    bool is_free;
    if(config == NULL) {
 8007940:	b311      	cbz	r1, 8007988 <sx12xx_lora_is_channel_free+0x48>
{
 8007942:	b510      	push	{r4, lr}
 8007944:	4608      	mov	r0, r1
 8007946:	4915      	ldr	r1, [pc, #84]	; (800799c <sx12xx_lora_is_channel_free+0x5c>)
 8007948:	2401      	movs	r4, #1
 800794a:	f3bf 8f5b 	dmb	ish
 800794e:	e851 cf00 	ldrex	ip, [r1]
 8007952:	f1bc 0f00 	cmp.w	ip, #0
 8007956:	d104      	bne.n	8007962 <sx12xx_lora_is_channel_free+0x22>
 8007958:	e841 4e00 	strex	lr, r4, [r1]
 800795c:	f1be 0f00 	cmp.w	lr, #0
 8007960:	d1f5      	bne.n	800794e <sx12xx_lora_is_channel_free+0xe>
 8007962:	f3bf 8f5b 	dmb	ish
        return -EINVAL;
    }
    if (!modem_acquire(&dev_data)) {
 8007966:	d112      	bne.n	800798e <sx12xx_lora_is_channel_free+0x4e>
        125000, /* BW_125_KHZ = 0 */
        250000, /* BW_250_KHZ */
        500000, /* BW_500_KHZ */
    };

    is_free = Radio.IsChannelFree(config->frequency, rx_bw[config->bandwidth],
 8007968:	490d      	ldr	r1, [pc, #52]	; (80079a0 <sx12xx_lora_is_channel_free+0x60>)
 800796a:	690c      	ldr	r4, [r1, #16]
 800796c:	f890 c004 	ldrb.w	ip, [r0, #4]
 8007970:	490c      	ldr	r1, [pc, #48]	; (80079a4 <sx12xx_lora_is_channel_free+0x64>)
 8007972:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8007976:	6800      	ldr	r0, [r0, #0]
 8007978:	47a0      	blx	r4
 800797a:	4604      	mov	r4, r0
                            rssi_theshold, timeout);
    if (!modem_release(&dev_data)) {
 800797c:	480a      	ldr	r0, [pc, #40]	; (80079a8 <sx12xx_lora_is_channel_free+0x68>)
 800797e:	f7ff fbc9 	bl	8007114 <modem_release>
 8007982:	b138      	cbz	r0, 8007994 <sx12xx_lora_is_channel_free+0x54>
        /* Not receiving or already being stopped */
        return -EINVAL;
    }
    return is_free ? 1 : 0;
 8007984:	4620      	mov	r0, r4
}
 8007986:	bd10      	pop	{r4, pc}
        return -EINVAL;
 8007988:	f06f 0015 	mvn.w	r0, #21
}
 800798c:	4770      	bx	lr
        return -EBUSY;
 800798e:	f06f 000f 	mvn.w	r0, #15
 8007992:	e7f8      	b.n	8007986 <sx12xx_lora_is_channel_free+0x46>
        return -EINVAL;
 8007994:	f06f 0015 	mvn.w	r0, #21
 8007998:	e7f5      	b.n	8007986 <sx12xx_lora_is_channel_free+0x46>
 800799a:	bf00      	nop
 800799c:	200010c8 	.word	0x200010c8
 80079a0:	08013cf0 	.word	0x08013cf0
 80079a4:	08013bb0 	.word	0x08013bb0
 80079a8:	20001084 	.word	0x20001084

080079ac <sx12xx_init>:

int sx12xx_init(const struct device *dev)
{
 80079ac:	b538      	push	{r3, r4, r5, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 80079ae:	4b0f      	ldr	r3, [pc, #60]	; (80079ec <sx12xx_init+0x40>)
 80079b0:	f103 0244 	add.w	r2, r3, #68	; 0x44
 80079b4:	2400      	movs	r4, #0
 80079b6:	f3bf 8f5b 	dmb	ish
 80079ba:	e852 1f00 	ldrex	r1, [r2]
 80079be:	e842 4500 	strex	r5, r4, [r2]
 80079c2:	2d00      	cmp	r5, #0
 80079c4:	d1f9      	bne.n	80079ba <sx12xx_init+0xe>
 80079c6:	f3bf 8f5b 	dmb	ish
	atomic_set(&dev_data.modem_usage, 0);

	dev_data.dev = dev;
 80079ca:	6018      	str	r0, [r3, #0]
	dev_data.events.TxDone = sx12xx_ev_tx_done;
 80079cc:	4a08      	ldr	r2, [pc, #32]	; (80079f0 <sx12xx_init+0x44>)
 80079ce:	611a      	str	r2, [r3, #16]
	dev_data.events.RxDone = sx12xx_ev_rx_done;
 80079d0:	4a08      	ldr	r2, [pc, #32]	; (80079f4 <sx12xx_init+0x48>)
 80079d2:	619a      	str	r2, [r3, #24]
  dev_data.events.RxError = sx12xx_ev_rx_error_timeout;
 80079d4:	4a08      	ldr	r2, [pc, #32]	; (80079f8 <sx12xx_init+0x4c>)
 80079d6:	621a      	str	r2, [r3, #32]
  dev_data.events.RxTimeout = sx12xx_ev_rx_error_timeout;
 80079d8:	61da      	str	r2, [r3, #28]
	Radio.Init(&dev_data.events);
 80079da:	4d08      	ldr	r5, [pc, #32]	; (80079fc <sx12xx_init+0x50>)
 80079dc:	682a      	ldr	r2, [r5, #0]
 80079de:	f103 0010 	add.w	r0, r3, #16
 80079e2:	4790      	blx	r2
	 * The required `lora_config` call before transmission or reception
	 * will bring the radio out of sleep mode before it is used. The radio
	 * is automatically placed back into sleep mode upon TX or RX
	 * completion.
	 */
	Radio.Sleep();
 80079e4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80079e6:	4798      	blx	r3

	return 0;
}
 80079e8:	4620      	mov	r0, r4
 80079ea:	bd38      	pop	{r3, r4, r5, pc}
 80079ec:	20001084 	.word	0x20001084
 80079f0:	08007201 	.word	0x08007201
 80079f4:	0800721d 	.word	0x0800721d
 80079f8:	08007185 	.word	0x08007185
 80079fc:	08013cf0 	.word	0x08013cf0

08007a00 <sx127x_dio_work_handle>:

	k_sleep(K_MSEC(6));
}

static void sx127x_dio_work_handle(struct k_work *work)
{
 8007a00:	b508      	push	{r3, lr}
	int dio = work - dev_data.dio_work;
 8007a02:	4b04      	ldr	r3, [pc, #16]	; (8007a14 <sx127x_dio_work_handle+0x14>)
 8007a04:	1ac0      	subs	r0, r0, r3
 8007a06:	1100      	asrs	r0, r0, #4

	(*DioIrq[dio])(NULL);
 8007a08:	4b03      	ldr	r3, [pc, #12]	; (8007a18 <sx127x_dio_work_handle+0x18>)
 8007a0a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007a0e:	2000      	movs	r0, #0
 8007a10:	4798      	blx	r3
}
 8007a12:	bd08      	pop	{r3, pc}
 8007a14:	20001130 	.word	0x20001130
 8007a18:	20000144 	.word	0x20000144

08007a1c <sx127x_transceive>:
	}

}

static int sx127x_transceive(uint8_t reg, bool write, void *data, size_t length)
{
 8007a1c:	b510      	push	{r4, lr}
 8007a1e:	b08a      	sub	sp, #40	; 0x28
 8007a20:	f88d 0007 	strb.w	r0, [sp, #7]
	const struct spi_buf buf[2] = {
 8007a24:	f10d 0007 	add.w	r0, sp, #7
 8007a28:	9006      	str	r0, [sp, #24]
 8007a2a:	2001      	movs	r0, #1
 8007a2c:	9007      	str	r0, [sp, #28]
 8007a2e:	9208      	str	r2, [sp, #32]
 8007a30:	9309      	str	r3, [sp, #36]	; 0x24
			.buf = data,
			.len = length
		}
	};

	struct spi_buf_set tx = {
 8007a32:	ab06      	add	r3, sp, #24
 8007a34:	9304      	str	r3, [sp, #16]
 8007a36:	2302      	movs	r3, #2
 8007a38:	9305      	str	r3, [sp, #20]
		.buffers = buf,
		.count = ARRAY_SIZE(buf),
	};

	if (!write) {
 8007a3a:	b149      	cbz	r1, 8007a50 <sx127x_transceive+0x34>
		};

		return spi_transceive(dev_data.spi, &dev_data.spi_cfg, &tx, &rx);
	}

	return spi_write(dev_data.spi, &dev_data.spi_cfg, &tx);
 8007a3c:	490b      	ldr	r1, [pc, #44]	; (8007a6c <sx127x_transceive+0x50>)
 8007a3e:	6848      	ldr	r0, [r1, #4]
static inline int z_impl_spi_transceive(const struct device *dev,
					const struct spi_config *config,
					const struct spi_buf_set *tx_bufs,
					const struct spi_buf_set *rx_bufs)
{
	const struct spi_driver_api *api =
 8007a40:	6883      	ldr	r3, [r0, #8]
		(const struct spi_driver_api *)dev->api;

	return api->transceive(dev, config, tx_bufs, rx_bufs);
 8007a42:	681c      	ldr	r4, [r3, #0]
 8007a44:	2300      	movs	r3, #0
 8007a46:	aa04      	add	r2, sp, #16
 8007a48:	3108      	adds	r1, #8
 8007a4a:	47a0      	blx	r4
}
 8007a4c:	b00a      	add	sp, #40	; 0x28
 8007a4e:	bd10      	pop	{r4, pc}
		const struct spi_buf_set rx = {
 8007a50:	ab06      	add	r3, sp, #24
 8007a52:	9302      	str	r3, [sp, #8]
 8007a54:	2302      	movs	r3, #2
 8007a56:	9303      	str	r3, [sp, #12]
		return spi_transceive(dev_data.spi, &dev_data.spi_cfg, &tx, &rx);
 8007a58:	4904      	ldr	r1, [pc, #16]	; (8007a6c <sx127x_transceive+0x50>)
 8007a5a:	6848      	ldr	r0, [r1, #4]
	const struct spi_driver_api *api =
 8007a5c:	6883      	ldr	r3, [r0, #8]
	return api->transceive(dev, config, tx_bufs, rx_bufs);
 8007a5e:	681c      	ldr	r4, [r3, #0]
 8007a60:	ab02      	add	r3, sp, #8
 8007a62:	aa04      	add	r2, sp, #16
 8007a64:	3108      	adds	r1, #8
 8007a66:	47a0      	blx	r4
 8007a68:	e7f0      	b.n	8007a4c <sx127x_transceive+0x30>
 8007a6a:	bf00      	nop
 8007a6c:	2000110c 	.word	0x2000110c

08007a70 <sx127x_irq_callback>:
{
 8007a70:	b570      	push	{r4, r5, r6, lr}
 8007a72:	4605      	mov	r5, r0
 */

static ALWAYS_INLINE unsigned int find_lsb_set(uint32_t op)
{
#ifdef CONFIG_TOOLCHAIN_HAS_BUILTIN_FFS
	return __builtin_ffs(op);
 8007a74:	fa92 f6a2 	rbit	r6, r2
 8007a78:	fab6 f686 	clz	r6, r6
 8007a7c:	b90a      	cbnz	r2, 8007a82 <sx127x_irq_callback+0x12>
 8007a7e:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
	for (i = 0; i < SX127X_MAX_DIO; i++) {
 8007a82:	2400      	movs	r4, #0
 8007a84:	e000      	b.n	8007a88 <sx127x_irq_callback+0x18>
 8007a86:	3401      	adds	r4, #1
 8007a88:	2c03      	cmp	r4, #3
 8007a8a:	d813      	bhi.n	8007ab4 <sx127x_irq_callback+0x44>
		if (dev == dev_data.dio_dev[i] &&
 8007a8c:	1d23      	adds	r3, r4, #4
 8007a8e:	4a0a      	ldr	r2, [pc, #40]	; (8007ab8 <sx127x_irq_callback+0x48>)
 8007a90:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	42ab      	cmp	r3, r5
 8007a98:	d1f5      	bne.n	8007a86 <sx127x_irq_callback+0x16>
		    pin == sx127x_dios[i].pin) {
 8007a9a:	4b08      	ldr	r3, [pc, #32]	; (8007abc <sx127x_irq_callback+0x4c>)
 8007a9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007aa0:	791b      	ldrb	r3, [r3, #4]
		if (dev == dev_data.dio_dev[i] &&
 8007aa2:	42b3      	cmp	r3, r6
 8007aa4:	d1ef      	bne.n	8007a86 <sx127x_irq_callback+0x16>
			k_work_submit(&dev_data.dio_work[i]);
 8007aa6:	1ca0      	adds	r0, r4, #2
 8007aa8:	eb02 1000 	add.w	r0, r2, r0, lsl #4
 8007aac:	3004      	adds	r0, #4
 8007aae:	f004 fe73 	bl	800c798 <k_work_submit>
 8007ab2:	e7e8      	b.n	8007a86 <sx127x_irq_callback+0x16>
}
 8007ab4:	bd70      	pop	{r4, r5, r6, pc}
 8007ab6:	bf00      	nop
 8007ab8:	2000110c 	.word	0x2000110c
 8007abc:	08013d5c 	.word	0x08013d5c

08007ac0 <SX1276Reset>:
{
 8007ac0:	b508      	push	{r3, lr}
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 1);
 8007ac2:	4b18      	ldr	r3, [pc, #96]	; (8007b24 <SX1276Reset+0x64>)
 8007ac4:	6818      	ldr	r0, [r3, #0]
	const struct gpio_driver_data *const data =
 8007ac6:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f013 0f01 	tst.w	r3, #1
 8007ace:	d11b      	bne.n	8007b08 <SX1276Reset+0x48>
 8007ad0:	2301      	movs	r3, #1
	if (value != 0)	{
 8007ad2:	b1db      	cbz	r3, 8007b0c <SX1276Reset+0x4c>
	const struct gpio_driver_api *api =
 8007ad4:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	2101      	movs	r1, #1
 8007ada:	4798      	blx	r3
	return z_impl_k_sleep(timeout);
 8007adc:	200a      	movs	r0, #10
 8007ade:	2100      	movs	r1, #0
 8007ae0:	f005 fa28 	bl	800cf34 <z_impl_k_sleep>
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 0);
 8007ae4:	4b0f      	ldr	r3, [pc, #60]	; (8007b24 <SX1276Reset+0x64>)
 8007ae6:	6818      	ldr	r0, [r3, #0]
	const struct gpio_driver_data *const data =
 8007ae8:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f013 0f01 	tst.w	r3, #1
 8007af0:	d111      	bne.n	8007b16 <SX1276Reset+0x56>
 8007af2:	2300      	movs	r3, #0
	if (value != 0)	{
 8007af4:	b18b      	cbz	r3, 8007b1a <SX1276Reset+0x5a>
	const struct gpio_driver_api *api =
 8007af6:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 8007af8:	68db      	ldr	r3, [r3, #12]
 8007afa:	2101      	movs	r1, #1
 8007afc:	4798      	blx	r3
 8007afe:	203c      	movs	r0, #60	; 0x3c
 8007b00:	2100      	movs	r1, #0
 8007b02:	f005 fa17 	bl	800cf34 <z_impl_k_sleep>
}
 8007b06:	bd08      	pop	{r3, pc}
		value = (value != 0) ? 0 : 1;
 8007b08:	2300      	movs	r3, #0
 8007b0a:	e7e2      	b.n	8007ad2 <SX1276Reset+0x12>
	const struct gpio_driver_api *api =
 8007b0c:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 8007b0e:	691b      	ldr	r3, [r3, #16]
 8007b10:	2101      	movs	r1, #1
 8007b12:	4798      	blx	r3
 8007b14:	e7e2      	b.n	8007adc <SX1276Reset+0x1c>
		value = (value != 0) ? 0 : 1;
 8007b16:	2301      	movs	r3, #1
 8007b18:	e7ec      	b.n	8007af4 <SX1276Reset+0x34>
	const struct gpio_driver_api *api =
 8007b1a:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 8007b1c:	691b      	ldr	r3, [r3, #16]
 8007b1e:	2101      	movs	r1, #1
 8007b20:	4798      	blx	r3
 8007b22:	e7ec      	b.n	8007afe <SX1276Reset+0x3e>
 8007b24:	2000110c 	.word	0x2000110c

08007b28 <SX1276IoIrqInit>:
{
 8007b28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b2a:	b095      	sub	sp, #84	; 0x54
 8007b2c:	4605      	mov	r5, r0
	for (i = 0; i < SX127X_MAX_DIO; i++) {
 8007b2e:	2400      	movs	r4, #0
 8007b30:	e04c      	b.n	8007bcc <SX1276IoIrqInit+0xa4>
			LOG_ERR("Cannot get pointer to %s device",
 8007b32:	4b5a      	ldr	r3, [pc, #360]	; (8007c9c <SX1276IoIrqInit+0x174>)
 8007b34:	f853 3034 	ldr.w	r3, [r3, r4, lsl #3]
 8007b38:	9302      	str	r3, [sp, #8]
 8007b3a:	4b59      	ldr	r3, [pc, #356]	; (8007ca0 <SX1276IoIrqInit+0x178>)
 8007b3c:	9301      	str	r3, [sp, #4]
 8007b3e:	9000      	str	r0, [sp, #0]
 8007b40:	4603      	mov	r3, r0
 8007b42:	2201      	movs	r2, #1
 8007b44:	4957      	ldr	r1, [pc, #348]	; (8007ca4 <SX1276IoIrqInit+0x17c>)
 8007b46:	f008 fdf4 	bl	8010732 <z_log_msg2_runtime_create>
}
 8007b4a:	b015      	add	sp, #84	; 0x54
 8007b4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 8007b4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 8007b52:	f013 0f01 	tst.w	r3, #1
 8007b56:	d06f      	beq.n	8007c38 <SX1276IoIrqInit+0x110>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 8007b58:	2301      	movs	r3, #1
 8007b5a:	fa03 fc01 	lsl.w	ip, r3, r1
 8007b5e:	6833      	ldr	r3, [r6, #0]
 8007b60:	ea43 030c 	orr.w	r3, r3, ip
 8007b64:	6033      	str	r3, [r6, #0]
	return api->pin_configure(port, pin, flags);
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	4798      	blx	r3
		gpio_init_callback(&callbacks[i],
 8007b6a:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8007b6e:	4b4e      	ldr	r3, [pc, #312]	; (8007ca8 <SX1276IoIrqInit+0x180>)
 8007b70:	eb03 0181 	add.w	r1, r3, r1, lsl #2
				   BIT(sx127x_dios[i].pin));
 8007b74:	4b49      	ldr	r3, [pc, #292]	; (8007c9c <SX1276IoIrqInit+0x174>)
 8007b76:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007b7a:	791e      	ldrb	r6, [r3, #4]
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	40b3      	lsls	r3, r6
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
 8007b80:	4a4a      	ldr	r2, [pc, #296]	; (8007cac <SX1276IoIrqInit+0x184>)
 8007b82:	604a      	str	r2, [r1, #4]
	callback->pin_mask = pin_mask;
 8007b84:	608b      	str	r3, [r1, #8]
		if (gpio_add_callback(dev_data.dio_dev[i], &callbacks[i]) < 0) {
 8007b86:	1d23      	adds	r3, r4, #4
 8007b88:	4a49      	ldr	r2, [pc, #292]	; (8007cb0 <SX1276IoIrqInit+0x188>)
 8007b8a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007b8e:	6858      	ldr	r0, [r3, #4]
 * Note: enables to add as many callback as needed on the same port.
 */
static inline int gpio_add_callback(const struct device *port,
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
 8007b90:	6883      	ldr	r3, [r0, #8]
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
 8007b92:	69db      	ldr	r3, [r3, #28]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d057      	beq.n	8007c48 <SX1276IoIrqInit+0x120>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
 8007b98:	2201      	movs	r2, #1
 8007b9a:	4798      	blx	r3
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	db56      	blt.n	8007c4e <SX1276IoIrqInit+0x126>
		gpio_pin_interrupt_configure(dev_data.dio_dev[i],
 8007ba0:	1d23      	adds	r3, r4, #4
 8007ba2:	4a43      	ldr	r2, [pc, #268]	; (8007cb0 <SX1276IoIrqInit+0x188>)
 8007ba4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007ba8:	6858      	ldr	r0, [r3, #4]
	const struct gpio_driver_api *api =
 8007baa:	6881      	ldr	r1, [r0, #8]
	const struct gpio_driver_data *const data =
 8007bac:	6903      	ldr	r3, [r0, #16]
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	40b3      	lsls	r3, r6
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
 8007bb4:	421a      	tst	r2, r3
 8007bb6:	d16d      	bne.n	8007c94 <SX1276IoIrqInit+0x16c>
 8007bb8:	f44f 22b8 	mov.w	r2, #376832	; 0x5c000
	return api->pin_interrupt_configure(port, pin, mode, trig);
 8007bbc:	698f      	ldr	r7, [r1, #24]
 8007bbe:	f402 23c0 	and.w	r3, r2, #393216	; 0x60000
 8007bc2:	f402 32a0 	and.w	r2, r2, #81920	; 0x14000
 8007bc6:	4631      	mov	r1, r6
 8007bc8:	47b8      	blx	r7
	for (i = 0; i < SX127X_MAX_DIO; i++) {
 8007bca:	3401      	adds	r4, #1
 8007bcc:	2c03      	cmp	r4, #3
 8007bce:	d8bc      	bhi.n	8007b4a <SX1276IoIrqInit+0x22>
		if (!irqHandlers[i]) {
 8007bd0:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d0f8      	beq.n	8007bca <SX1276IoIrqInit+0xa2>
		dev_data.dio_dev[i] = device_get_binding(sx127x_dios[i].port);
 8007bd8:	4b30      	ldr	r3, [pc, #192]	; (8007c9c <SX1276IoIrqInit+0x174>)
 8007bda:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
 8007bde:	f004 f869 	bl	800bcb4 <z_impl_device_get_binding>
 8007be2:	1d23      	adds	r3, r4, #4
 8007be4:	4a32      	ldr	r2, [pc, #200]	; (8007cb0 <SX1276IoIrqInit+0x188>)
 8007be6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007bea:	6058      	str	r0, [r3, #4]
		if (dev_data.dio_dev[i] == NULL) {
 8007bec:	2800      	cmp	r0, #0
 8007bee:	d0a0      	beq.n	8007b32 <SX1276IoIrqInit+0xa>
		k_work_init(&dev_data.dio_work[i], sx127x_dio_work_handle);
 8007bf0:	4e2f      	ldr	r6, [pc, #188]	; (8007cb0 <SX1276IoIrqInit+0x188>)
 8007bf2:	1ca0      	adds	r0, r4, #2
 8007bf4:	eb06 1000 	add.w	r0, r6, r0, lsl #4
 8007bf8:	492e      	ldr	r1, [pc, #184]	; (8007cb4 <SX1276IoIrqInit+0x18c>)
 8007bfa:	3004      	adds	r0, #4
 8007bfc:	f009 fdd7 	bl	80117ae <k_work_init>
		gpio_pin_configure(dev_data.dio_dev[i], sx127x_dios[i].pin,
 8007c00:	1d23      	adds	r3, r4, #4
 8007c02:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 8007c06:	6870      	ldr	r0, [r6, #4]
 8007c08:	4b24      	ldr	r3, [pc, #144]	; (8007c9c <SX1276IoIrqInit+0x174>)
 8007c0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007c0e:	7919      	ldrb	r1, [r3, #4]
				   | sx127x_dios[i].flags);
 8007c10:	795b      	ldrb	r3, [r3, #5]
		gpio_pin_configure(dev_data.dio_dev[i], sx127x_dios[i].pin,
 8007c12:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007c16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	const struct gpio_driver_api *api =
 8007c1a:	6887      	ldr	r7, [r0, #8]
	struct gpio_driver_data *data =
 8007c1c:	6906      	ldr	r6, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
 8007c1e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007c22:	2a00      	cmp	r2, #0
 8007c24:	d093      	beq.n	8007b4e <SX1276IoIrqInit+0x26>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 8007c26:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8007c2a:	d090      	beq.n	8007b4e <SX1276IoIrqInit+0x26>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 8007c2c:	f013 0f01 	tst.w	r3, #1
 8007c30:	d08d      	beq.n	8007b4e <SX1276IoIrqInit+0x26>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 8007c32:	f483 6340 	eor.w	r3, r3, #3072	; 0xc00
 8007c36:	e78a      	b.n	8007b4e <SX1276IoIrqInit+0x26>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 8007c38:	2301      	movs	r3, #1
 8007c3a:	fa03 fc01 	lsl.w	ip, r3, r1
 8007c3e:	6833      	ldr	r3, [r6, #0]
 8007c40:	ea23 030c 	bic.w	r3, r3, ip
 8007c44:	6033      	str	r3, [r6, #0]
 8007c46:	e78e      	b.n	8007b66 <SX1276IoIrqInit+0x3e>
		return -ENOTSUP;
 8007c48:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8007c4c:	e7a6      	b.n	8007b9c <SX1276IoIrqInit+0x74>
			LOG_ERR("Could not set gpio callback.");
 8007c4e:	2201      	movs	r2, #1
 8007c50:	f8ad 2018 	strh.w	r2, [sp, #24]
 8007c54:	4b18      	ldr	r3, [pc, #96]	; (8007cb8 <SX1276IoIrqInit+0x190>)
 8007c56:	9312      	str	r3, [sp, #72]	; 0x48
 8007c58:	2300      	movs	r3, #0
 8007c5a:	9305      	str	r3, [sp, #20]
 8007c5c:	2102      	movs	r1, #2
 8007c5e:	f88d 1014 	strb.w	r1, [sp, #20]
 8007c62:	9905      	ldr	r1, [sp, #20]
 8007c64:	9111      	str	r1, [sp, #68]	; 0x44
 8007c66:	4619      	mov	r1, r3
 8007c68:	f363 0100 	bfi	r1, r3, #0, #1
 8007c6c:	f363 0141 	bfi	r1, r3, #1, #1
 8007c70:	f363 0182 	bfi	r1, r3, #2, #1
 8007c74:	f363 01c5 	bfi	r1, r3, #3, #3
 8007c78:	f362 1188 	bfi	r1, r2, #6, #3
 8007c7c:	2208      	movs	r2, #8
 8007c7e:	f362 2152 	bfi	r1, r2, #9, #10
 8007c82:	f363 41de 	bfi	r1, r3, #19, #12
 8007c86:	f363 71df 	bfi	r1, r3, #31, #1
 8007c8a:	aa11      	add	r2, sp, #68	; 0x44
 8007c8c:	4805      	ldr	r0, [pc, #20]	; (8007ca4 <SX1276IoIrqInit+0x17c>)
 8007c8e:	f007 fed0 	bl	800fa32 <z_impl_z_log_msg2_static_create>
			return;
 8007c92:	e75a      	b.n	8007b4a <SX1276IoIrqInit+0x22>
		flags ^= (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1);
 8007c94:	f44f 3270 	mov.w	r2, #245760	; 0x3c000
 8007c98:	e790      	b.n	8007bbc <SX1276IoIrqInit+0x94>
 8007c9a:	bf00      	nop
 8007c9c:	08013d5c 	.word	0x08013d5c
 8007ca0:	08013a98 	.word	0x08013a98
 8007ca4:	08012b98 	.word	0x08012b98
 8007ca8:	200010dc 	.word	0x200010dc
 8007cac:	08007a71 	.word	0x08007a71
 8007cb0:	2000110c 	.word	0x2000110c
 8007cb4:	08007a01 	.word	0x08007a01
 8007cb8:	08013bbc 	.word	0x08013bbc

08007cbc <SX1276ReadBuffer>:
		LOG_ERR("Unable to write address: 0x%x", addr);
	}
}

void SX127xReadBuffer(uint32_t addr, uint8_t *buffer, uint8_t size)
{
 8007cbc:	b510      	push	{r4, lr}
 8007cbe:	b090      	sub	sp, #64	; 0x40
 8007cc0:	4604      	mov	r4, r0
	int ret;

	ret = sx127x_read(addr, buffer, size);
 8007cc2:	b2c0      	uxtb	r0, r0
 8007cc4:	f008 fd47 	bl	8010756 <sx127x_read>
	if (ret < 0) {
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	db01      	blt.n	8007cd0 <SX1276ReadBuffer+0x14>
		LOG_ERR("Unable to read address: 0x%x", addr);
	}
}
 8007ccc:	b010      	add	sp, #64	; 0x40
 8007cce:	bd10      	pop	{r4, pc}
		LOG_ERR("Unable to read address: 0x%x", addr);
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	f8ad 2008 	strh.w	r2, [sp, #8]
 8007cd6:	4b10      	ldr	r3, [pc, #64]	; (8007d18 <SX1276ReadBuffer+0x5c>)
 8007cd8:	930e      	str	r3, [sp, #56]	; 0x38
 8007cda:	940f      	str	r4, [sp, #60]	; 0x3c
 8007cdc:	2300      	movs	r3, #0
 8007cde:	9301      	str	r3, [sp, #4]
 8007ce0:	2103      	movs	r1, #3
 8007ce2:	f88d 1004 	strb.w	r1, [sp, #4]
 8007ce6:	9901      	ldr	r1, [sp, #4]
 8007ce8:	910d      	str	r1, [sp, #52]	; 0x34
 8007cea:	4619      	mov	r1, r3
 8007cec:	f363 0100 	bfi	r1, r3, #0, #1
 8007cf0:	f363 0141 	bfi	r1, r3, #1, #1
 8007cf4:	f363 0182 	bfi	r1, r3, #2, #1
 8007cf8:	f363 01c5 	bfi	r1, r3, #3, #3
 8007cfc:	f362 1188 	bfi	r1, r2, #6, #3
 8007d00:	220c      	movs	r2, #12
 8007d02:	f362 2152 	bfi	r1, r2, #9, #10
 8007d06:	f363 41de 	bfi	r1, r3, #19, #12
 8007d0a:	f363 71df 	bfi	r1, r3, #31, #1
 8007d0e:	aa0d      	add	r2, sp, #52	; 0x34
 8007d10:	4802      	ldr	r0, [pc, #8]	; (8007d1c <SX1276ReadBuffer+0x60>)
 8007d12:	f007 fe8e 	bl	800fa32 <z_impl_z_log_msg2_static_create>
}
 8007d16:	e7d9      	b.n	8007ccc <SX1276ReadBuffer+0x10>
 8007d18:	08013bdc 	.word	0x08013bdc
 8007d1c:	08012b98 	.word	0x08012b98

08007d20 <sx127x_lora_init>:

	return 0;
}

static int sx127x_lora_init(const struct device *dev)
{
 8007d20:	b530      	push	{r4, r5, lr}
 8007d22:	b0a7      	sub	sp, #156	; 0x9c
 8007d24:	4604      	mov	r4, r0
 8007d26:	4882      	ldr	r0, [pc, #520]	; (8007f30 <sx127x_lora_init+0x210>)
 8007d28:	f003 ffc4 	bl	800bcb4 <z_impl_device_get_binding>
	static struct spi_cs_control spi_cs;
#endif
	int ret;
	uint8_t regval;

	dev_data.spi = device_get_binding(DT_INST_BUS_LABEL(0));
 8007d2c:	4b81      	ldr	r3, [pc, #516]	; (8007f34 <sx127x_lora_init+0x214>)
 8007d2e:	6058      	str	r0, [r3, #4]
	if (!dev_data.spi) {
 8007d30:	b300      	cbz	r0, 8007d74 <sx127x_lora_init+0x54>
		LOG_ERR("Cannot get pointer to %s device",
			DT_INST_BUS_LABEL(0));
		return -EINVAL;
	}

	dev_data.spi_cfg.operation = SPI_WORD_SET(8) | SPI_TRANSFER_MSB;
 8007d32:	4b80      	ldr	r3, [pc, #512]	; (8007f34 <sx127x_lora_init+0x214>)
 8007d34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007d38:	819a      	strh	r2, [r3, #12]
	dev_data.spi_cfg.frequency = DT_INST_PROP(0, spi_max_frequency);
 8007d3a:	4a7f      	ldr	r2, [pc, #508]	; (8007f38 <sx127x_lora_init+0x218>)
 8007d3c:	609a      	str	r2, [r3, #8]
	dev_data.spi_cfg.slave = DT_INST_REG_ADDR(0);
 8007d3e:	2200      	movs	r2, #0
 8007d40:	81da      	strh	r2, [r3, #14]
 8007d42:	487e      	ldr	r0, [pc, #504]	; (8007f3c <sx127x_lora_init+0x21c>)
 8007d44:	f003 ffb6 	bl	800bcb4 <z_impl_device_get_binding>

#if DT_INST_SPI_DEV_HAS_CS_GPIOS(0)
	spi_cs.gpio_dev = device_get_binding(DT_INST_SPI_DEV_CS_GPIOS_LABEL(0));
 8007d48:	4b7d      	ldr	r3, [pc, #500]	; (8007f40 <sx127x_lora_init+0x220>)
 8007d4a:	6018      	str	r0, [r3, #0]
	if (!spi_cs.gpio_dev) {
 8007d4c:	b1f8      	cbz	r0, 8007d8e <sx127x_lora_init+0x6e>
		LOG_ERR("Cannot get pointer to %s device",
			DT_INST_SPI_DEV_CS_GPIOS_LABEL(0));
		return -EIO;
	}

	spi_cs.gpio_pin = GPIO_CS_PIN;
 8007d4e:	4b7c      	ldr	r3, [pc, #496]	; (8007f40 <sx127x_lora_init+0x220>)
 8007d50:	2206      	movs	r2, #6
 8007d52:	711a      	strb	r2, [r3, #4]
	spi_cs.gpio_dt_flags = GPIO_CS_FLAGS;
 8007d54:	2201      	movs	r2, #1
 8007d56:	715a      	strb	r2, [r3, #5]
	spi_cs.delay = 0U;
 8007d58:	2200      	movs	r2, #0
 8007d5a:	609a      	str	r2, [r3, #8]

	dev_data.spi_cfg.cs = &spi_cs;
 8007d5c:	4875      	ldr	r0, [pc, #468]	; (8007f34 <sx127x_lora_init+0x214>)
 8007d5e:	6103      	str	r3, [r0, #16]
	if (ret) {
		return ret;
	}

	/* Setup Reset gpio and perform soft reset */
	ret = sx12xx_configure_pin(reset, GPIO_OUTPUT_ACTIVE);
 8007d60:	f641 2307 	movw	r3, #6663	; 0x1a07
 8007d64:	4975      	ldr	r1, [pc, #468]	; (8007f3c <sx127x_lora_init+0x21c>)
 8007d66:	f7ff faad 	bl	80072c4 <__sx12xx_configure_pin>
	if (ret) {
 8007d6a:	4605      	mov	r5, r0
 8007d6c:	b1e0      	cbz	r0, 8007da8 <sx127x_lora_init+0x88>
		LOG_ERR("Failed to initialize SX12xx common");
		return ret;
	}

	return 0;
}
 8007d6e:	4628      	mov	r0, r5
 8007d70:	b027      	add	sp, #156	; 0x9c
 8007d72:	bd30      	pop	{r4, r5, pc}
		LOG_ERR("Cannot get pointer to %s device",
 8007d74:	4b6e      	ldr	r3, [pc, #440]	; (8007f30 <sx127x_lora_init+0x210>)
 8007d76:	9302      	str	r3, [sp, #8]
 8007d78:	4b72      	ldr	r3, [pc, #456]	; (8007f44 <sx127x_lora_init+0x224>)
 8007d7a:	9301      	str	r3, [sp, #4]
 8007d7c:	9000      	str	r0, [sp, #0]
 8007d7e:	4603      	mov	r3, r0
 8007d80:	2201      	movs	r2, #1
 8007d82:	4971      	ldr	r1, [pc, #452]	; (8007f48 <sx127x_lora_init+0x228>)
 8007d84:	f008 fcd5 	bl	8010732 <z_log_msg2_runtime_create>
		return -EINVAL;
 8007d88:	f06f 0515 	mvn.w	r5, #21
 8007d8c:	e7ef      	b.n	8007d6e <sx127x_lora_init+0x4e>
		LOG_ERR("Cannot get pointer to %s device",
 8007d8e:	4b6b      	ldr	r3, [pc, #428]	; (8007f3c <sx127x_lora_init+0x21c>)
 8007d90:	9302      	str	r3, [sp, #8]
 8007d92:	4b6c      	ldr	r3, [pc, #432]	; (8007f44 <sx127x_lora_init+0x224>)
 8007d94:	9301      	str	r3, [sp, #4]
 8007d96:	9000      	str	r0, [sp, #0]
 8007d98:	4603      	mov	r3, r0
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	496a      	ldr	r1, [pc, #424]	; (8007f48 <sx127x_lora_init+0x228>)
 8007d9e:	f008 fcc8 	bl	8010732 <z_log_msg2_runtime_create>
		return -EIO;
 8007da2:	f06f 0504 	mvn.w	r5, #4
 8007da6:	e7e2      	b.n	8007d6e <sx127x_lora_init+0x4e>
 8007da8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007dac:	2100      	movs	r1, #0
 8007dae:	f005 f8c1 	bl	800cf34 <z_impl_k_sleep>
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 0);
 8007db2:	4b60      	ldr	r3, [pc, #384]	; (8007f34 <sx127x_lora_init+0x214>)
 8007db4:	6818      	ldr	r0, [r3, #0]
	const struct gpio_driver_data *const data =
 8007db6:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f013 0f01 	tst.w	r3, #1
 8007dbe:	d165      	bne.n	8007e8c <sx127x_lora_init+0x16c>
 8007dc0:	462b      	mov	r3, r5
	if (value != 0)	{
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d064      	beq.n	8007e90 <sx127x_lora_init+0x170>
	const struct gpio_driver_api *api =
 8007dc6:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 8007dc8:	68db      	ldr	r3, [r3, #12]
 8007dca:	2101      	movs	r1, #1
 8007dcc:	4798      	blx	r3
 8007dce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007dd2:	2100      	movs	r1, #0
 8007dd4:	f005 f8ae 	bl	800cf34 <z_impl_k_sleep>
	ret = sx127x_read(REG_VERSION, &regval, 1);
 8007dd8:	2201      	movs	r2, #1
 8007dda:	f10d 0137 	add.w	r1, sp, #55	; 0x37
 8007dde:	2042      	movs	r0, #66	; 0x42
 8007de0:	f008 fcb9 	bl	8010756 <sx127x_read>
	if (ret < 0) {
 8007de4:	2800      	cmp	r0, #0
 8007de6:	db58      	blt.n	8007e9a <sx127x_lora_init+0x17a>
	LOG_INF("SX127x version 0x%02x found", regval);
 8007de8:	2301      	movs	r3, #1
 8007dea:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007dee:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
 8007df2:	4a56      	ldr	r2, [pc, #344]	; (8007f4c <sx127x_lora_init+0x22c>)
 8007df4:	9212      	str	r2, [sp, #72]	; 0x48
 8007df6:	9313      	str	r3, [sp, #76]	; 0x4c
 8007df8:	2300      	movs	r3, #0
 8007dfa:	9304      	str	r3, [sp, #16]
 8007dfc:	2203      	movs	r2, #3
 8007dfe:	f88d 2010 	strb.w	r2, [sp, #16]
 8007e02:	9904      	ldr	r1, [sp, #16]
 8007e04:	9111      	str	r1, [sp, #68]	; 0x44
 8007e06:	4619      	mov	r1, r3
 8007e08:	f363 0100 	bfi	r1, r3, #0, #1
 8007e0c:	f363 0141 	bfi	r1, r3, #1, #1
 8007e10:	f363 0182 	bfi	r1, r3, #2, #1
 8007e14:	f363 01c5 	bfi	r1, r3, #3, #3
 8007e18:	f362 1188 	bfi	r1, r2, #6, #3
 8007e1c:	220c      	movs	r2, #12
 8007e1e:	f362 2152 	bfi	r1, r2, #9, #10
 8007e22:	f363 41de 	bfi	r1, r3, #19, #12
 8007e26:	f363 71df 	bfi	r1, r3, #31, #1
 8007e2a:	aa11      	add	r2, sp, #68	; 0x44
 8007e2c:	4846      	ldr	r0, [pc, #280]	; (8007f48 <sx127x_lora_init+0x228>)
 8007e2e:	f007 fe00 	bl	800fa32 <z_impl_z_log_msg2_static_create>
	ret = sx127x_antenna_configure();
 8007e32:	f008 fc7c 	bl	801072e <sx127x_antenna_configure>
	if (ret < 0) {
 8007e36:	2800      	cmp	r0, #0
 8007e38:	db54      	blt.n	8007ee4 <sx127x_lora_init+0x1c4>
	ret = sx12xx_init(dev);
 8007e3a:	4620      	mov	r0, r4
 8007e3c:	f7ff fdb6 	bl	80079ac <sx12xx_init>
	if (ret < 0) {
 8007e40:	1e04      	subs	r4, r0, #0
 8007e42:	da94      	bge.n	8007d6e <sx127x_lora_init+0x4e>
		LOG_ERR("Failed to initialize SX12xx common");
 8007e44:	2201      	movs	r2, #1
 8007e46:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007e4a:	4b41      	ldr	r3, [pc, #260]	; (8007f50 <sx127x_lora_init+0x230>)
 8007e4c:	9318      	str	r3, [sp, #96]	; 0x60
 8007e4e:	2300      	movs	r3, #0
 8007e50:	9304      	str	r3, [sp, #16]
 8007e52:	2102      	movs	r1, #2
 8007e54:	f88d 1010 	strb.w	r1, [sp, #16]
 8007e58:	9904      	ldr	r1, [sp, #16]
 8007e5a:	9117      	str	r1, [sp, #92]	; 0x5c
 8007e5c:	4619      	mov	r1, r3
 8007e5e:	f363 0100 	bfi	r1, r3, #0, #1
 8007e62:	f363 0141 	bfi	r1, r3, #1, #1
 8007e66:	f363 0182 	bfi	r1, r3, #2, #1
 8007e6a:	f363 01c5 	bfi	r1, r3, #3, #3
 8007e6e:	f362 1188 	bfi	r1, r2, #6, #3
 8007e72:	2208      	movs	r2, #8
 8007e74:	f362 2152 	bfi	r1, r2, #9, #10
 8007e78:	f363 41de 	bfi	r1, r3, #19, #12
 8007e7c:	f363 71df 	bfi	r1, r3, #31, #1
 8007e80:	aa17      	add	r2, sp, #92	; 0x5c
 8007e82:	4831      	ldr	r0, [pc, #196]	; (8007f48 <sx127x_lora_init+0x228>)
 8007e84:	f007 fdd5 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return ret;
 8007e88:	4625      	mov	r5, r4
 8007e8a:	e770      	b.n	8007d6e <sx127x_lora_init+0x4e>
		value = (value != 0) ? 0 : 1;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	e798      	b.n	8007dc2 <sx127x_lora_init+0xa2>
	const struct gpio_driver_api *api =
 8007e90:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 8007e92:	691b      	ldr	r3, [r3, #16]
 8007e94:	2101      	movs	r1, #1
 8007e96:	4798      	blx	r3
 8007e98:	e799      	b.n	8007dce <sx127x_lora_init+0xae>
		LOG_ERR("Unable to read version info");
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007ea0:	4b2c      	ldr	r3, [pc, #176]	; (8007f54 <sx127x_lora_init+0x234>)
 8007ea2:	9324      	str	r3, [sp, #144]	; 0x90
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	9304      	str	r3, [sp, #16]
 8007ea8:	2102      	movs	r1, #2
 8007eaa:	f88d 1010 	strb.w	r1, [sp, #16]
 8007eae:	9904      	ldr	r1, [sp, #16]
 8007eb0:	9123      	str	r1, [sp, #140]	; 0x8c
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	f363 0100 	bfi	r1, r3, #0, #1
 8007eb8:	f363 0141 	bfi	r1, r3, #1, #1
 8007ebc:	f363 0182 	bfi	r1, r3, #2, #1
 8007ec0:	f363 01c5 	bfi	r1, r3, #3, #3
 8007ec4:	f362 1188 	bfi	r1, r2, #6, #3
 8007ec8:	2208      	movs	r2, #8
 8007eca:	f362 2152 	bfi	r1, r2, #9, #10
 8007ece:	f363 41de 	bfi	r1, r3, #19, #12
 8007ed2:	f363 71df 	bfi	r1, r3, #31, #1
 8007ed6:	aa23      	add	r2, sp, #140	; 0x8c
 8007ed8:	481b      	ldr	r0, [pc, #108]	; (8007f48 <sx127x_lora_init+0x228>)
 8007eda:	f007 fdaa 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return -EIO;
 8007ede:	f06f 0504 	mvn.w	r5, #4
 8007ee2:	e744      	b.n	8007d6e <sx127x_lora_init+0x4e>
		LOG_ERR("Unable to configure antenna");
 8007ee4:	2201      	movs	r2, #1
 8007ee6:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007eea:	4b1b      	ldr	r3, [pc, #108]	; (8007f58 <sx127x_lora_init+0x238>)
 8007eec:	931e      	str	r3, [sp, #120]	; 0x78
 8007eee:	2300      	movs	r3, #0
 8007ef0:	9304      	str	r3, [sp, #16]
 8007ef2:	2102      	movs	r1, #2
 8007ef4:	f88d 1010 	strb.w	r1, [sp, #16]
 8007ef8:	9904      	ldr	r1, [sp, #16]
 8007efa:	911d      	str	r1, [sp, #116]	; 0x74
 8007efc:	4619      	mov	r1, r3
 8007efe:	f363 0100 	bfi	r1, r3, #0, #1
 8007f02:	f363 0141 	bfi	r1, r3, #1, #1
 8007f06:	f363 0182 	bfi	r1, r3, #2, #1
 8007f0a:	f363 01c5 	bfi	r1, r3, #3, #3
 8007f0e:	f362 1188 	bfi	r1, r2, #6, #3
 8007f12:	2208      	movs	r2, #8
 8007f14:	f362 2152 	bfi	r1, r2, #9, #10
 8007f18:	f363 41de 	bfi	r1, r3, #19, #12
 8007f1c:	f363 71df 	bfi	r1, r3, #31, #1
 8007f20:	aa1d      	add	r2, sp, #116	; 0x74
 8007f22:	4809      	ldr	r0, [pc, #36]	; (8007f48 <sx127x_lora_init+0x228>)
 8007f24:	f007 fd85 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return -EIO;
 8007f28:	f06f 0504 	mvn.w	r5, #4
 8007f2c:	e71f      	b.n	8007d6e <sx127x_lora_init+0x4e>
 8007f2e:	bf00      	nop
 8007f30:	080139c0 	.word	0x080139c0
 8007f34:	2000110c 	.word	0x2000110c
 8007f38:	0007a120 	.word	0x0007a120
 8007f3c:	0801368c 	.word	0x0801368c
 8007f40:	20001170 	.word	0x20001170
 8007f44:	08013a98 	.word	0x08013a98
 8007f48:	08012b98 	.word	0x08012b98
 8007f4c:	08013c18 	.word	0x08013c18
 8007f50:	08013c50 	.word	0x08013c50
 8007f54:	08013bfc 	.word	0x08013bfc
 8007f58:	08013c34 	.word	0x08013c34

08007f5c <SX1276WriteBuffer>:
{
 8007f5c:	b510      	push	{r4, lr}
 8007f5e:	b090      	sub	sp, #64	; 0x40
 8007f60:	4604      	mov	r4, r0
	ret = sx127x_write(addr, buffer, size);
 8007f62:	b2c0      	uxtb	r0, r0
 8007f64:	f008 fbfe 	bl	8010764 <sx127x_write>
	if (ret < 0) {
 8007f68:	2800      	cmp	r0, #0
 8007f6a:	db01      	blt.n	8007f70 <SX1276WriteBuffer+0x14>
}
 8007f6c:	b010      	add	sp, #64	; 0x40
 8007f6e:	bd10      	pop	{r4, pc}
		LOG_ERR("Unable to write address: 0x%x", addr);
 8007f70:	2201      	movs	r2, #1
 8007f72:	f8ad 2008 	strh.w	r2, [sp, #8]
 8007f76:	4b10      	ldr	r3, [pc, #64]	; (8007fb8 <SX1276WriteBuffer+0x5c>)
 8007f78:	930e      	str	r3, [sp, #56]	; 0x38
 8007f7a:	940f      	str	r4, [sp, #60]	; 0x3c
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	9301      	str	r3, [sp, #4]
 8007f80:	2103      	movs	r1, #3
 8007f82:	f88d 1004 	strb.w	r1, [sp, #4]
 8007f86:	9901      	ldr	r1, [sp, #4]
 8007f88:	910d      	str	r1, [sp, #52]	; 0x34
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	f363 0100 	bfi	r1, r3, #0, #1
 8007f90:	f363 0141 	bfi	r1, r3, #1, #1
 8007f94:	f363 0182 	bfi	r1, r3, #2, #1
 8007f98:	f363 01c5 	bfi	r1, r3, #3, #3
 8007f9c:	f362 1188 	bfi	r1, r2, #6, #3
 8007fa0:	220c      	movs	r2, #12
 8007fa2:	f362 2152 	bfi	r1, r2, #9, #10
 8007fa6:	f363 41de 	bfi	r1, r3, #19, #12
 8007faa:	f363 71df 	bfi	r1, r3, #31, #1
 8007fae:	aa0d      	add	r2, sp, #52	; 0x34
 8007fb0:	4802      	ldr	r0, [pc, #8]	; (8007fbc <SX1276WriteBuffer+0x60>)
 8007fb2:	f007 fd3e 	bl	800fa32 <z_impl_z_log_msg2_static_create>
}
 8007fb6:	e7d9      	b.n	8007f6c <SX1276WriteBuffer+0x10>
 8007fb8:	08013c74 	.word	0x08013c74
 8007fbc:	08012b98 	.word	0x08012b98

08007fc0 <SX1276SetRfTxPower>:
{
 8007fc0:	b530      	push	{r4, r5, lr}
 8007fc2:	b09d      	sub	sp, #116	; 0x74
 8007fc4:	4605      	mov	r5, r0
	uint8_t pa_config = 0;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
	uint8_t pa_dac = 0;
 8007fcc:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
	ret = sx127x_read(REG_PADAC, &pa_dac, 1);
 8007fd0:	2201      	movs	r2, #1
 8007fd2:	f10d 0126 	add.w	r1, sp, #38	; 0x26
 8007fd6:	204d      	movs	r0, #77	; 0x4d
 8007fd8:	f008 fbbd 	bl	8010756 <sx127x_read>
	if (ret < 0) {
 8007fdc:	2800      	cmp	r0, #0
 8007fde:	db2e      	blt.n	800803e <SX1276SetRfTxPower+0x7e>
	pa_dac &= ~SX127X_PADAC_20DBM_MASK;
 8007fe0:	f89d 4026 	ldrb.w	r4, [sp, #38]	; 0x26
 8007fe4:	f004 04f8 	and.w	r4, r4, #248	; 0xf8
 8007fe8:	f88d 4026 	strb.w	r4, [sp, #38]	; 0x26
		power = clamp_int8(power, 2, 20);
 8007fec:	2214      	movs	r2, #20
 8007fee:	2102      	movs	r1, #2
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	f008 fb92 	bl	801071a <clamp_int8>
		pa_config |= SX127X_PACONFIG_PASELECT_PABOOST;
 8007ff6:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 8007ffa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ffe:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
		if (power > 17) {
 8008002:	2811      	cmp	r0, #17
 8008004:	dd3e      	ble.n	8008084 <SX1276SetRfTxPower+0xc4>
			pa_dac |= SX127X_PADAC_20DBM_ON;
 8008006:	f044 0407 	orr.w	r4, r4, #7
 800800a:	f88d 4026 	strb.w	r4, [sp, #38]	; 0x26
			pa_config |= (power - 5) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 800800e:	3805      	subs	r0, #5
 8008010:	f000 000f 	and.w	r0, r0, #15
 8008014:	4318      	orrs	r0, r3
 8008016:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
	ret = sx127x_write(REG_PACONFIG, &pa_config, 1);
 800801a:	2201      	movs	r2, #1
 800801c:	f10d 0127 	add.w	r1, sp, #39	; 0x27
 8008020:	2009      	movs	r0, #9
 8008022:	f008 fb9f 	bl	8010764 <sx127x_write>
	if (ret < 0) {
 8008026:	2800      	cmp	r0, #0
 8008028:	db37      	blt.n	800809a <SX1276SetRfTxPower+0xda>
	ret = sx127x_write(REG_PADAC, &pa_dac, 1);
 800802a:	2201      	movs	r2, #1
 800802c:	f10d 0126 	add.w	r1, sp, #38	; 0x26
 8008030:	204d      	movs	r0, #77	; 0x4d
 8008032:	f008 fb97 	bl	8010764 <sx127x_write>
	if (ret < 0) {
 8008036:	2800      	cmp	r0, #0
 8008038:	db52      	blt.n	80080e0 <SX1276SetRfTxPower+0x120>
}
 800803a:	b01d      	add	sp, #116	; 0x74
 800803c:	bd30      	pop	{r4, r5, pc}
		LOG_ERR("Unable to read PA dac");
 800803e:	2201      	movs	r2, #1
 8008040:	f8ad 2004 	strh.w	r2, [sp, #4]
 8008044:	4b38      	ldr	r3, [pc, #224]	; (8008128 <SX1276SetRfTxPower+0x168>)
 8008046:	931a      	str	r3, [sp, #104]	; 0x68
 8008048:	2300      	movs	r3, #0
 800804a:	9300      	str	r3, [sp, #0]
 800804c:	2102      	movs	r1, #2
 800804e:	f88d 1000 	strb.w	r1, [sp]
 8008052:	9900      	ldr	r1, [sp, #0]
 8008054:	9119      	str	r1, [sp, #100]	; 0x64
 8008056:	4619      	mov	r1, r3
 8008058:	f363 0100 	bfi	r1, r3, #0, #1
 800805c:	f363 0141 	bfi	r1, r3, #1, #1
 8008060:	f363 0182 	bfi	r1, r3, #2, #1
 8008064:	f363 01c5 	bfi	r1, r3, #3, #3
 8008068:	f362 1188 	bfi	r1, r2, #6, #3
 800806c:	2208      	movs	r2, #8
 800806e:	f362 2152 	bfi	r1, r2, #9, #10
 8008072:	f363 41de 	bfi	r1, r3, #19, #12
 8008076:	f363 71df 	bfi	r1, r3, #31, #1
 800807a:	aa19      	add	r2, sp, #100	; 0x64
 800807c:	482b      	ldr	r0, [pc, #172]	; (800812c <SX1276SetRfTxPower+0x16c>)
 800807e:	f007 fcd8 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return;
 8008082:	e7da      	b.n	800803a <SX1276SetRfTxPower+0x7a>
			pa_dac |= SX127X_PADAC_20DBM_OFF;
 8008084:	f044 0404 	orr.w	r4, r4, #4
 8008088:	f88d 4026 	strb.w	r4, [sp, #38]	; 0x26
			pa_config |= (power - 2) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 800808c:	3802      	subs	r0, #2
 800808e:	f000 000f 	and.w	r0, r0, #15
 8008092:	4318      	orrs	r0, r3
 8008094:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
 8008098:	e7bf      	b.n	800801a <SX1276SetRfTxPower+0x5a>
		LOG_ERR("Unable to write PA config");
 800809a:	2201      	movs	r2, #1
 800809c:	f8ad 2004 	strh.w	r2, [sp, #4]
 80080a0:	4b23      	ldr	r3, [pc, #140]	; (8008130 <SX1276SetRfTxPower+0x170>)
 80080a2:	9314      	str	r3, [sp, #80]	; 0x50
 80080a4:	2300      	movs	r3, #0
 80080a6:	9300      	str	r3, [sp, #0]
 80080a8:	2102      	movs	r1, #2
 80080aa:	f88d 1000 	strb.w	r1, [sp]
 80080ae:	9900      	ldr	r1, [sp, #0]
 80080b0:	9113      	str	r1, [sp, #76]	; 0x4c
 80080b2:	4619      	mov	r1, r3
 80080b4:	f363 0100 	bfi	r1, r3, #0, #1
 80080b8:	f363 0141 	bfi	r1, r3, #1, #1
 80080bc:	f363 0182 	bfi	r1, r3, #2, #1
 80080c0:	f363 01c5 	bfi	r1, r3, #3, #3
 80080c4:	f362 1188 	bfi	r1, r2, #6, #3
 80080c8:	2208      	movs	r2, #8
 80080ca:	f362 2152 	bfi	r1, r2, #9, #10
 80080ce:	f363 41de 	bfi	r1, r3, #19, #12
 80080d2:	f363 71df 	bfi	r1, r3, #31, #1
 80080d6:	aa13      	add	r2, sp, #76	; 0x4c
 80080d8:	4814      	ldr	r0, [pc, #80]	; (800812c <SX1276SetRfTxPower+0x16c>)
 80080da:	f007 fcaa 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return;
 80080de:	e7ac      	b.n	800803a <SX1276SetRfTxPower+0x7a>
		LOG_ERR("Unable to write PA dac");
 80080e0:	2201      	movs	r2, #1
 80080e2:	f8ad 2004 	strh.w	r2, [sp, #4]
 80080e6:	4b13      	ldr	r3, [pc, #76]	; (8008134 <SX1276SetRfTxPower+0x174>)
 80080e8:	930e      	str	r3, [sp, #56]	; 0x38
 80080ea:	2300      	movs	r3, #0
 80080ec:	9300      	str	r3, [sp, #0]
 80080ee:	2102      	movs	r1, #2
 80080f0:	f88d 1000 	strb.w	r1, [sp]
 80080f4:	9900      	ldr	r1, [sp, #0]
 80080f6:	910d      	str	r1, [sp, #52]	; 0x34
 80080f8:	4619      	mov	r1, r3
 80080fa:	f363 0100 	bfi	r1, r3, #0, #1
 80080fe:	f363 0141 	bfi	r1, r3, #1, #1
 8008102:	f363 0182 	bfi	r1, r3, #2, #1
 8008106:	f363 01c5 	bfi	r1, r3, #3, #3
 800810a:	f362 1188 	bfi	r1, r2, #6, #3
 800810e:	2208      	movs	r2, #8
 8008110:	f362 2152 	bfi	r1, r2, #9, #10
 8008114:	f363 41de 	bfi	r1, r3, #19, #12
 8008118:	f363 71df 	bfi	r1, r3, #31, #1
 800811c:	aa0d      	add	r2, sp, #52	; 0x34
 800811e:	4803      	ldr	r0, [pc, #12]	; (800812c <SX1276SetRfTxPower+0x16c>)
 8008120:	f007 fc87 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return;
 8008124:	e789      	b.n	800803a <SX1276SetRfTxPower+0x7a>
 8008126:	bf00      	nop
 8008128:	08013c94 	.word	0x08013c94
 800812c:	08012b98 	.word	0x08012b98
 8008130:	08013cac 	.word	0x08013cac
 8008134:	08013cc8 	.word	0x08013cc8

08008138 <SX1276GetDio1PinState>:
{
 8008138:	b510      	push	{r4, lr}
 800813a:	b082      	sub	sp, #8
	if (gpio_pin_get(dev_data.dio_dev[1], sx127x_dios[1].pin) > 0) {
 800813c:	4b0b      	ldr	r3, [pc, #44]	; (800816c <SX1276GetDio1PinState+0x34>)
 800813e:	6998      	ldr	r0, [r3, #24]
	const struct gpio_driver_data *const data =
 8008140:	6904      	ldr	r4, [r0, #16]
	const struct gpio_driver_api *api =
 8008142:	6883      	ldr	r3, [r0, #8]
	return api->port_get_raw(port, value);
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	a901      	add	r1, sp, #4
 8008148:	4798      	blx	r3
	if (ret == 0) {
 800814a:	4603      	mov	r3, r0
 800814c:	b918      	cbnz	r0, 8008156 <SX1276GetDio1PinState+0x1e>
		*value ^= data->invert;
 800814e:	6821      	ldr	r1, [r4, #0]
 8008150:	9a01      	ldr	r2, [sp, #4]
 8008152:	404a      	eors	r2, r1
 8008154:	9201      	str	r2, [sp, #4]
	if (ret == 0) {
 8008156:	b913      	cbnz	r3, 800815e <SX1276GetDio1PinState+0x26>
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
 8008158:	9b01      	ldr	r3, [sp, #4]
 800815a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800815e:	2b00      	cmp	r3, #0
 8008160:	dc02      	bgt.n	8008168 <SX1276GetDio1PinState+0x30>
	return 0U;
 8008162:	2000      	movs	r0, #0
}
 8008164:	b002      	add	sp, #8
 8008166:	bd10      	pop	{r4, pc}
		return 1U;
 8008168:	2001      	movs	r0, #1
 800816a:	e7fb      	b.n	8008164 <SX1276GetDio1PinState+0x2c>
 800816c:	2000110c 	.word	0x2000110c

08008170 <TimerInsertTimer>:
    CRITICAL_SECTION_END( );
}

static void TimerInsertTimer( TimerEvent_t *obj )
{
    TimerEvent_t* cur = TimerListHead;
 8008170:	4b09      	ldr	r3, [pc, #36]	; (8008198 <TimerInsertTimer+0x28>)
 8008172:	681a      	ldr	r2, [r3, #0]
    TimerEvent_t* next = TimerListHead->Next;
 8008174:	6953      	ldr	r3, [r2, #20]

    while( cur->Next != NULL )
 8008176:	e001      	b.n	800817c <TimerInsertTimer+0xc>
    {
        if( obj->Timestamp > next->Timestamp )
        {
            cur = next;
 8008178:	461a      	mov	r2, r3
            next = next->Next;
 800817a:	695b      	ldr	r3, [r3, #20]
    while( cur->Next != NULL )
 800817c:	6951      	ldr	r1, [r2, #20]
 800817e:	b139      	cbz	r1, 8008190 <TimerInsertTimer+0x20>
        if( obj->Timestamp > next->Timestamp )
 8008180:	6819      	ldr	r1, [r3, #0]
 8008182:	f8d0 c000 	ldr.w	ip, [r0]
 8008186:	458c      	cmp	ip, r1
 8008188:	d8f6      	bhi.n	8008178 <TimerInsertTimer+0x8>
        }
        else
        {
            cur->Next = obj;
 800818a:	6150      	str	r0, [r2, #20]
            obj->Next = next;
 800818c:	6143      	str	r3, [r0, #20]
            return;
 800818e:	4770      	bx	lr
        }
    }
    cur->Next = obj;
 8008190:	6150      	str	r0, [r2, #20]
    obj->Next = NULL;
 8008192:	2300      	movs	r3, #0
 8008194:	6143      	str	r3, [r0, #20]
}
 8008196:	4770      	bx	lr
 8008198:	2000117c 	.word	0x2000117c

0800819c <TimerExists>:
    CRITICAL_SECTION_END( );
}

static bool TimerExists( TimerEvent_t *obj )
{
    TimerEvent_t* cur = TimerListHead;
 800819c:	4b05      	ldr	r3, [pc, #20]	; (80081b4 <TimerExists+0x18>)
 800819e:	681b      	ldr	r3, [r3, #0]

    while( cur != NULL )
 80081a0:	e000      	b.n	80081a4 <TimerExists+0x8>
    {
        if( cur == obj )
        {
            return true;
        }
        cur = cur->Next;
 80081a2:	695b      	ldr	r3, [r3, #20]
    while( cur != NULL )
 80081a4:	b11b      	cbz	r3, 80081ae <TimerExists+0x12>
        if( cur == obj )
 80081a6:	4283      	cmp	r3, r0
 80081a8:	d1fb      	bne.n	80081a2 <TimerExists+0x6>
            return true;
 80081aa:	2001      	movs	r0, #1
    }
    return false;
}
 80081ac:	4770      	bx	lr
    return false;
 80081ae:	2000      	movs	r0, #0
 80081b0:	4770      	bx	lr
 80081b2:	bf00      	nop
 80081b4:	2000117c 	.word	0x2000117c

080081b8 <TimerInsertNewHeadTimer>:
{
 80081b8:	b508      	push	{r3, lr}
    TimerEvent_t* cur = TimerListHead;
 80081ba:	4b05      	ldr	r3, [pc, #20]	; (80081d0 <TimerInsertNewHeadTimer+0x18>)
 80081bc:	681b      	ldr	r3, [r3, #0]
    if( cur != NULL )
 80081be:	b10b      	cbz	r3, 80081c4 <TimerInsertNewHeadTimer+0xc>
        cur->IsNext2Expire = false;
 80081c0:	2200      	movs	r2, #0
 80081c2:	725a      	strb	r2, [r3, #9]
    obj->Next = cur;
 80081c4:	6143      	str	r3, [r0, #20]
    TimerListHead = obj;
 80081c6:	4b02      	ldr	r3, [pc, #8]	; (80081d0 <TimerInsertNewHeadTimer+0x18>)
 80081c8:	6018      	str	r0, [r3, #0]
    TimerSetTimeout( TimerListHead );
 80081ca:	f008 fadf 	bl	801078c <TimerSetTimeout>
}
 80081ce:	bd08      	pop	{r3, pc}
 80081d0:	2000117c 	.word	0x2000117c

080081d4 <TimerStart>:
{
 80081d4:	b510      	push	{r4, lr}
 80081d6:	b082      	sub	sp, #8
 80081d8:	4604      	mov	r4, r0
    CRITICAL_SECTION_BEGIN( );
 80081da:	a801      	add	r0, sp, #4
 80081dc:	f008 fa80 	bl	80106e0 <BoardCriticalSectionBegin>
    if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 80081e0:	b1f4      	cbz	r4, 8008220 <TimerStart+0x4c>
 80081e2:	4620      	mov	r0, r4
 80081e4:	f7ff ffda 	bl	800819c <TimerExists>
 80081e8:	b9d0      	cbnz	r0, 8008220 <TimerStart+0x4c>
    obj->Timestamp = obj->ReloadValue;
 80081ea:	6863      	ldr	r3, [r4, #4]
 80081ec:	6023      	str	r3, [r4, #0]
    obj->IsStarted = true;
 80081ee:	2301      	movs	r3, #1
 80081f0:	7223      	strb	r3, [r4, #8]
    obj->IsNext2Expire = false;
 80081f2:	2300      	movs	r3, #0
 80081f4:	7263      	strb	r3, [r4, #9]
    if( TimerListHead == NULL )
 80081f6:	4b11      	ldr	r3, [pc, #68]	; (800823c <TimerStart+0x68>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	b1ab      	cbz	r3, 8008228 <TimerStart+0x54>
        elapsedTime = RtcGetTimerElapsedTime( );
 80081fc:	f7fe ff4c 	bl	8007098 <RtcGetTimerElapsedTime>
        obj->Timestamp += elapsedTime;
 8008200:	6823      	ldr	r3, [r4, #0]
 8008202:	4418      	add	r0, r3
 8008204:	6020      	str	r0, [r4, #0]
        if( obj->Timestamp < TimerListHead->Timestamp )
 8008206:	4b0d      	ldr	r3, [pc, #52]	; (800823c <TimerStart+0x68>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	4298      	cmp	r0, r3
 800820e:	d211      	bcs.n	8008234 <TimerStart+0x60>
            TimerInsertNewHeadTimer( obj );
 8008210:	4620      	mov	r0, r4
 8008212:	f7ff ffd1 	bl	80081b8 <TimerInsertNewHeadTimer>
    CRITICAL_SECTION_END( );
 8008216:	a801      	add	r0, sp, #4
 8008218:	f008 fa6c 	bl	80106f4 <BoardCriticalSectionEnd>
}
 800821c:	b002      	add	sp, #8
 800821e:	bd10      	pop	{r4, pc}
        CRITICAL_SECTION_END( );
 8008220:	a801      	add	r0, sp, #4
 8008222:	f008 fa67 	bl	80106f4 <BoardCriticalSectionEnd>
        return;
 8008226:	e7f9      	b.n	800821c <TimerStart+0x48>
        RtcSetTimerContext( );
 8008228:	f7fe ff62 	bl	80070f0 <RtcSetTimerContext>
        TimerInsertNewHeadTimer( obj );
 800822c:	4620      	mov	r0, r4
 800822e:	f7ff ffc3 	bl	80081b8 <TimerInsertNewHeadTimer>
 8008232:	e7f0      	b.n	8008216 <TimerStart+0x42>
            TimerInsertTimer( obj );
 8008234:	4620      	mov	r0, r4
 8008236:	f7ff ff9b 	bl	8008170 <TimerInsertTimer>
 800823a:	e7ec      	b.n	8008216 <TimerStart+0x42>
 800823c:	2000117c 	.word	0x2000117c

08008240 <TimerIrqHandler>:
{
 8008240:	b570      	push	{r4, r5, r6, lr}
    uint32_t old =  RtcGetTimerContext( );
 8008242:	f7fe ff61 	bl	8007108 <RtcGetTimerContext>
 8008246:	4605      	mov	r5, r0
    uint32_t now =  RtcSetTimerContext( );
 8008248:	f7fe ff52 	bl	80070f0 <RtcSetTimerContext>
    uint32_t deltaContext = now - old; // intentional wrap around
 800824c:	eba0 0c05 	sub.w	ip, r0, r5
    if( TimerListHead != NULL )
 8008250:	4b1c      	ldr	r3, [pc, #112]	; (80082c4 <TimerIrqHandler+0x84>)
 8008252:	681e      	ldr	r6, [r3, #0]
 8008254:	b16e      	cbz	r6, 8008272 <TimerIrqHandler+0x32>
        for( cur = TimerListHead; cur->Next != NULL; cur = cur->Next )
 8008256:	4632      	mov	r2, r6
 8008258:	e002      	b.n	8008260 <TimerIrqHandler+0x20>
                next->Timestamp = 0;
 800825a:	2100      	movs	r1, #0
 800825c:	6019      	str	r1, [r3, #0]
        for( cur = TimerListHead; cur->Next != NULL; cur = cur->Next )
 800825e:	6952      	ldr	r2, [r2, #20]
 8008260:	6953      	ldr	r3, [r2, #20]
 8008262:	b133      	cbz	r3, 8008272 <TimerIrqHandler+0x32>
            if( next->Timestamp > deltaContext )
 8008264:	6819      	ldr	r1, [r3, #0]
 8008266:	4561      	cmp	r1, ip
 8008268:	d9f7      	bls.n	800825a <TimerIrqHandler+0x1a>
                next->Timestamp -= deltaContext;
 800826a:	1a2c      	subs	r4, r5, r0
 800826c:	4421      	add	r1, r4
 800826e:	6019      	str	r1, [r3, #0]
 8008270:	e7f5      	b.n	800825e <TimerIrqHandler+0x1e>
    if ( TimerListHead != NULL )
 8008272:	b146      	cbz	r6, 8008286 <TimerIrqHandler+0x46>
        TimerListHead = TimerListHead->Next;
 8008274:	6972      	ldr	r2, [r6, #20]
 8008276:	4b13      	ldr	r3, [pc, #76]	; (80082c4 <TimerIrqHandler+0x84>)
 8008278:	601a      	str	r2, [r3, #0]
        cur->IsStarted = false;
 800827a:	2300      	movs	r3, #0
 800827c:	7233      	strb	r3, [r6, #8]
        ExecuteCallBack( cur->Callback, cur->Context );
 800827e:	68f3      	ldr	r3, [r6, #12]
 8008280:	b1a3      	cbz	r3, 80082ac <TimerIrqHandler+0x6c>
 8008282:	6930      	ldr	r0, [r6, #16]
 8008284:	4798      	blx	r3
    while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < RtcGetTimerElapsedTime( ) ) )
 8008286:	4b0f      	ldr	r3, [pc, #60]	; (80082c4 <TimerIrqHandler+0x84>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	b18b      	cbz	r3, 80082b0 <TimerIrqHandler+0x70>
 800828c:	681c      	ldr	r4, [r3, #0]
 800828e:	f7fe ff03 	bl	8007098 <RtcGetTimerElapsedTime>
 8008292:	4284      	cmp	r4, r0
 8008294:	d20c      	bcs.n	80082b0 <TimerIrqHandler+0x70>
        cur = TimerListHead;
 8008296:	4a0b      	ldr	r2, [pc, #44]	; (80082c4 <TimerIrqHandler+0x84>)
 8008298:	6813      	ldr	r3, [r2, #0]
        TimerListHead = TimerListHead->Next;
 800829a:	6959      	ldr	r1, [r3, #20]
 800829c:	6011      	str	r1, [r2, #0]
        cur->IsStarted = false;
 800829e:	2200      	movs	r2, #0
 80082a0:	721a      	strb	r2, [r3, #8]
        ExecuteCallBack( cur->Callback, cur->Context );
 80082a2:	68da      	ldr	r2, [r3, #12]
 80082a4:	b11a      	cbz	r2, 80082ae <TimerIrqHandler+0x6e>
 80082a6:	6918      	ldr	r0, [r3, #16]
 80082a8:	4790      	blx	r2
 80082aa:	e7ec      	b.n	8008286 <TimerIrqHandler+0x46>
        ExecuteCallBack( cur->Callback, cur->Context );
 80082ac:	e7fe      	b.n	80082ac <TimerIrqHandler+0x6c>
        ExecuteCallBack( cur->Callback, cur->Context );
 80082ae:	e7fe      	b.n	80082ae <TimerIrqHandler+0x6e>
    if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 80082b0:	4b04      	ldr	r3, [pc, #16]	; (80082c4 <TimerIrqHandler+0x84>)
 80082b2:	6818      	ldr	r0, [r3, #0]
 80082b4:	b108      	cbz	r0, 80082ba <TimerIrqHandler+0x7a>
 80082b6:	7a43      	ldrb	r3, [r0, #9]
 80082b8:	b103      	cbz	r3, 80082bc <TimerIrqHandler+0x7c>
}
 80082ba:	bd70      	pop	{r4, r5, r6, pc}
        TimerSetTimeout( TimerListHead );
 80082bc:	f008 fa66 	bl	801078c <TimerSetTimeout>
}
 80082c0:	e7fb      	b.n	80082ba <TimerIrqHandler+0x7a>
 80082c2:	bf00      	nop
 80082c4:	2000117c 	.word	0x2000117c

080082c8 <TimerStop>:
{
 80082c8:	b510      	push	{r4, lr}
 80082ca:	b082      	sub	sp, #8
 80082cc:	4604      	mov	r4, r0
    CRITICAL_SECTION_BEGIN( );
 80082ce:	a801      	add	r0, sp, #4
 80082d0:	f008 fa06 	bl	80106e0 <BoardCriticalSectionBegin>
    TimerEvent_t* prev = TimerListHead;
 80082d4:	4b1b      	ldr	r3, [pc, #108]	; (8008344 <TimerStop+0x7c>)
 80082d6:	681a      	ldr	r2, [r3, #0]
    if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 80082d8:	b15a      	cbz	r2, 80082f2 <TimerStop+0x2a>
 80082da:	b154      	cbz	r4, 80082f2 <TimerStop+0x2a>
    obj->IsStarted = false;
 80082dc:	2300      	movs	r3, #0
 80082de:	7223      	strb	r3, [r4, #8]
    if( TimerListHead == obj ) // Stop the Head
 80082e0:	42a2      	cmp	r2, r4
 80082e2:	d00a      	beq.n	80082fa <TimerStop+0x32>
    TimerEvent_t* cur = TimerListHead;
 80082e4:	4613      	mov	r3, r2
        while( cur != NULL )
 80082e6:	b32b      	cbz	r3, 8008334 <TimerStop+0x6c>
            if( cur == obj )
 80082e8:	42a3      	cmp	r3, r4
 80082ea:	d020      	beq.n	800832e <TimerStop+0x66>
                prev = cur;
 80082ec:	461a      	mov	r2, r3
                cur = cur->Next;
 80082ee:	695b      	ldr	r3, [r3, #20]
 80082f0:	e7f9      	b.n	80082e6 <TimerStop+0x1e>
        CRITICAL_SECTION_END( );
 80082f2:	a801      	add	r0, sp, #4
 80082f4:	f008 f9fe 	bl	80106f4 <BoardCriticalSectionEnd>
        return;
 80082f8:	e01f      	b.n	800833a <TimerStop+0x72>
        if( TimerListHead->IsNext2Expire == true ) // The head is already running
 80082fa:	7a53      	ldrb	r3, [r2, #9]
 80082fc:	b173      	cbz	r3, 800831c <TimerStop+0x54>
            TimerListHead->IsNext2Expire = false;
 80082fe:	2300      	movs	r3, #0
 8008300:	7253      	strb	r3, [r2, #9]
            if( TimerListHead->Next != NULL )
 8008302:	6950      	ldr	r0, [r2, #20]
 8008304:	b120      	cbz	r0, 8008310 <TimerStop+0x48>
                TimerListHead = TimerListHead->Next;
 8008306:	4b0f      	ldr	r3, [pc, #60]	; (8008344 <TimerStop+0x7c>)
 8008308:	6018      	str	r0, [r3, #0]
                TimerSetTimeout( TimerListHead );
 800830a:	f008 fa3f 	bl	801078c <TimerSetTimeout>
 800830e:	e011      	b.n	8008334 <TimerStop+0x6c>
                RtcStopAlarm( );
 8008310:	f7fe fed0 	bl	80070b4 <RtcStopAlarm>
                TimerListHead = NULL;
 8008314:	4b0b      	ldr	r3, [pc, #44]	; (8008344 <TimerStop+0x7c>)
 8008316:	2200      	movs	r2, #0
 8008318:	601a      	str	r2, [r3, #0]
 800831a:	e00b      	b.n	8008334 <TimerStop+0x6c>
            if( TimerListHead->Next != NULL )
 800831c:	6953      	ldr	r3, [r2, #20]
 800831e:	b113      	cbz	r3, 8008326 <TimerStop+0x5e>
                TimerListHead = TimerListHead->Next;
 8008320:	4a08      	ldr	r2, [pc, #32]	; (8008344 <TimerStop+0x7c>)
 8008322:	6013      	str	r3, [r2, #0]
 8008324:	e006      	b.n	8008334 <TimerStop+0x6c>
                TimerListHead = NULL;
 8008326:	4b07      	ldr	r3, [pc, #28]	; (8008344 <TimerStop+0x7c>)
 8008328:	2200      	movs	r2, #0
 800832a:	601a      	str	r2, [r3, #0]
 800832c:	e002      	b.n	8008334 <TimerStop+0x6c>
                if( cur->Next != NULL )
 800832e:	695b      	ldr	r3, [r3, #20]
 8008330:	b12b      	cbz	r3, 800833e <TimerStop+0x76>
                    prev->Next = cur;
 8008332:	6153      	str	r3, [r2, #20]
    CRITICAL_SECTION_END( );
 8008334:	a801      	add	r0, sp, #4
 8008336:	f008 f9dd 	bl	80106f4 <BoardCriticalSectionEnd>
}
 800833a:	b002      	add	sp, #8
 800833c:	bd10      	pop	{r4, pc}
                    prev->Next = cur;
 800833e:	2300      	movs	r3, #0
 8008340:	6153      	str	r3, [r2, #20]
 8008342:	e7f7      	b.n	8008334 <TimerStop+0x6c>
 8008344:	2000117c 	.word	0x2000117c

08008348 <SX1276ConvertFreqInHzToPllStep>:
    uint32_t stepsInt;
    uint32_t stepsFrac;

    // pllSteps = freqInHz / (SX1276_XTAL_FREQ / 2^19 )
    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    stepsInt = freqInHz / SX1276_PLL_STEP_SCALED;
 8008348:	4908      	ldr	r1, [pc, #32]	; (800836c <SX1276ConvertFreqInHzToPllStep+0x24>)
 800834a:	fba1 3200 	umull	r3, r2, r1, r0
 800834e:	0b12      	lsrs	r2, r2, #12
    stepsFrac = freqInHz - ( stepsInt * SX1276_PLL_STEP_SCALED );
    
    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( stepsInt << SX1276_PLL_STEP_SHIFT_AMOUNT ) + 
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 8008350:	f643 5309 	movw	r3, #15625	; 0x3d09
 8008354:	fb03 0012 	mls	r0, r3, r2, r0
 8008358:	f641 6384 	movw	r3, #7812	; 0x1e84
 800835c:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 8008360:	fba1 1303 	umull	r1, r3, r1, r3
 8008364:	0b1b      	lsrs	r3, r3, #12
             SX1276_PLL_STEP_SCALED );
}
 8008366:	eb03 2002 	add.w	r0, r3, r2, lsl #8
 800836a:	4770      	bx	lr
 800836c:	431bde83 	.word	0x431bde83

08008370 <GetFskBandwidthRegValue>:

static uint8_t GetFskBandwidthRegValue( uint32_t bw )
{
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8008370:	2300      	movs	r3, #0
 8008372:	e008      	b.n	8008386 <GetFskBandwidthRegValue+0x16>
        {
            return FskBandwidths[i].RegValue;
        }
    }
    // ERROR: Value not found
    while( 1 );
 8008374:	e7fe      	b.n	8008374 <GetFskBandwidthRegValue+0x4>
            return FskBandwidths[i].RegValue;
 8008376:	4b11      	ldr	r3, [pc, #68]	; (80083bc <GetFskBandwidthRegValue+0x4c>)
 8008378:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800837c:	7908      	ldrb	r0, [r1, #4]
}
 800837e:	bc10      	pop	{r4}
 8008380:	4770      	bx	lr
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8008382:	3301      	adds	r3, #1
 8008384:	b2db      	uxtb	r3, r3
 8008386:	2b14      	cmp	r3, #20
 8008388:	d817      	bhi.n	80083ba <GetFskBandwidthRegValue+0x4a>
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 800838a:	4619      	mov	r1, r3
 800838c:	4a0b      	ldr	r2, [pc, #44]	; (80083bc <GetFskBandwidthRegValue+0x4c>)
 800838e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8008392:	4282      	cmp	r2, r0
 8008394:	d8f5      	bhi.n	8008382 <GetFskBandwidthRegValue+0x12>
{
 8008396:	b410      	push	{r4}
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 8008398:	1c5a      	adds	r2, r3, #1
 800839a:	4c08      	ldr	r4, [pc, #32]	; (80083bc <GetFskBandwidthRegValue+0x4c>)
 800839c:	f854 2032 	ldr.w	r2, [r4, r2, lsl #3]
 80083a0:	4282      	cmp	r2, r0
 80083a2:	d8e8      	bhi.n	8008376 <GetFskBandwidthRegValue+0x6>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 80083a4:	3301      	adds	r3, #1
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	2b14      	cmp	r3, #20
 80083aa:	d8e3      	bhi.n	8008374 <GetFskBandwidthRegValue+0x4>
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 80083ac:	4619      	mov	r1, r3
 80083ae:	4a03      	ldr	r2, [pc, #12]	; (80083bc <GetFskBandwidthRegValue+0x4c>)
 80083b0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80083b4:	4282      	cmp	r2, r0
 80083b6:	d8f5      	bhi.n	80083a4 <GetFskBandwidthRegValue+0x34>
 80083b8:	e7ee      	b.n	8008398 <GetFskBandwidthRegValue+0x28>
    while( 1 );
 80083ba:	e7fe      	b.n	80083ba <GetFskBandwidthRegValue+0x4a>
 80083bc:	08013d9c 	.word	0x08013d9c

080083c0 <SX1276GetLoRaBandwidthInHz>:

static uint32_t SX1276GetLoRaBandwidthInHz( uint32_t bw )
{
    uint32_t bandwidthInHz = 0;

    switch( bw )
 80083c0:	2801      	cmp	r0, #1
 80083c2:	d006      	beq.n	80083d2 <SX1276GetLoRaBandwidthInHz+0x12>
 80083c4:	2802      	cmp	r0, #2
 80083c6:	d006      	beq.n	80083d6 <SX1276GetLoRaBandwidthInHz+0x16>
 80083c8:	b108      	cbz	r0, 80083ce <SX1276GetLoRaBandwidthInHz+0xe>
 80083ca:	2000      	movs	r0, #0
        bandwidthInHz = 500000UL;
        break;
    }

    return bandwidthInHz;
}
 80083cc:	4770      	bx	lr
        bandwidthInHz = 125000UL;
 80083ce:	4803      	ldr	r0, [pc, #12]	; (80083dc <SX1276GetLoRaBandwidthInHz+0x1c>)
 80083d0:	4770      	bx	lr
        bandwidthInHz = 250000UL;
 80083d2:	4803      	ldr	r0, [pc, #12]	; (80083e0 <SX1276GetLoRaBandwidthInHz+0x20>)
 80083d4:	4770      	bx	lr
        bandwidthInHz = 500000UL;
 80083d6:	4803      	ldr	r0, [pc, #12]	; (80083e4 <SX1276GetLoRaBandwidthInHz+0x24>)
 80083d8:	4770      	bx	lr
 80083da:	bf00      	nop
 80083dc:	0001e848 	.word	0x0001e848
 80083e0:	0003d090 	.word	0x0003d090
 80083e4:	0007a120 	.word	0x0007a120

080083e8 <SX1276OnDio4Irq>:
    }
}

static void SX1276OnDio4Irq( void* context )
{
    switch( SX1276.Settings.Modem )
 80083e8:	4b06      	ldr	r3, [pc, #24]	; (8008404 <SX1276OnDio4Irq+0x1c>)
 80083ea:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80083ee:	b93b      	cbnz	r3, 8008400 <SX1276OnDio4Irq+0x18>
    {
    case MODEM_FSK:
        {
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 80083f0:	4b04      	ldr	r3, [pc, #16]	; (8008404 <SX1276OnDio4Irq+0x1c>)
 80083f2:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80083f6:	b91b      	cbnz	r3, 8008400 <SX1276OnDio4Irq+0x18>
            {
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 80083f8:	4b02      	ldr	r3, [pc, #8]	; (8008404 <SX1276OnDio4Irq+0x1c>)
 80083fa:	2201      	movs	r2, #1
 80083fc:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    case MODEM_LORA:
        break;
    default:
        break;
    }
}
 8008400:	4770      	bx	lr
 8008402:	bf00      	nop
 8008404:	200012b4 	.word	0x200012b4

08008408 <SX1276GetStatus>:
}
 8008408:	4b01      	ldr	r3, [pc, #4]	; (8008410 <SX1276GetStatus+0x8>)
 800840a:	f893 00e0 	ldrb.w	r0, [r3, #224]	; 0xe0
 800840e:	4770      	bx	lr
 8008410:	200012b4 	.word	0x200012b4

08008414 <SX1276SetChannel>:
{
 8008414:	b538      	push	{r3, r4, r5, lr}
 8008416:	4605      	mov	r5, r0
    uint32_t freqInPllSteps = SX1276ConvertFreqInHzToPllStep( freq );
 8008418:	f7ff ff96 	bl	8008348 <SX1276ConvertFreqInHzToPllStep>
 800841c:	4604      	mov	r4, r0
    SX1276.Settings.Channel = freq;
 800841e:	4b09      	ldr	r3, [pc, #36]	; (8008444 <SX1276SetChannel+0x30>)
 8008420:	f8c3 50e4 	str.w	r5, [r3, #228]	; 0xe4
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( freqInPllSteps >> 16 ) & 0xFF ) );
 8008424:	f3c0 4107 	ubfx	r1, r0, #16, #8
 8008428:	2006      	movs	r0, #6
 800842a:	f008 faa6 	bl	801097a <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( freqInPllSteps >> 8 ) & 0xFF ) );
 800842e:	f3c4 2107 	ubfx	r1, r4, #8, #8
 8008432:	2007      	movs	r0, #7
 8008434:	f008 faa1 	bl	801097a <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( freqInPllSteps & 0xFF ) );
 8008438:	b2e1      	uxtb	r1, r4
 800843a:	2008      	movs	r0, #8
 800843c:	f008 fa9d 	bl	801097a <SX1276Write>
}
 8008440:	bd38      	pop	{r3, r4, r5, pc}
 8008442:	bf00      	nop
 8008444:	200012b4 	.word	0x200012b4

08008448 <SX1276OnDio3Irq>:
{
 8008448:	b508      	push	{r3, lr}
    switch( SX1276.Settings.Modem )
 800844a:	4b14      	ldr	r3, [pc, #80]	; (800849c <SX1276OnDio3Irq+0x54>)
 800844c:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8008450:	2b01      	cmp	r3, #1
 8008452:	d000      	beq.n	8008456 <SX1276OnDio3Irq+0xe>
}
 8008454:	bd08      	pop	{r3, pc}
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8008456:	2012      	movs	r0, #18
 8008458:	f008 fa9b 	bl	8010992 <SX1276Read>
 800845c:	f010 0f01 	tst.w	r0, #1
 8008460:	d00d      	beq.n	800847e <SX1276OnDio3Irq+0x36>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8008462:	2105      	movs	r1, #5
 8008464:	2012      	movs	r0, #18
 8008466:	f008 fa88 	bl	801097a <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800846a:	4b0d      	ldr	r3, [pc, #52]	; (80084a0 <SX1276OnDio3Irq+0x58>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d0f0      	beq.n	8008454 <SX1276OnDio3Irq+0xc>
 8008472:	699b      	ldr	r3, [r3, #24]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d0ed      	beq.n	8008454 <SX1276OnDio3Irq+0xc>
                RadioEvents->CadDone( true );
 8008478:	2001      	movs	r0, #1
 800847a:	4798      	blx	r3
 800847c:	e7ea      	b.n	8008454 <SX1276OnDio3Irq+0xc>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 800847e:	2104      	movs	r1, #4
 8008480:	2012      	movs	r0, #18
 8008482:	f008 fa7a 	bl	801097a <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8008486:	4b06      	ldr	r3, [pc, #24]	; (80084a0 <SX1276OnDio3Irq+0x58>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d0e2      	beq.n	8008454 <SX1276OnDio3Irq+0xc>
 800848e:	699b      	ldr	r3, [r3, #24]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d0df      	beq.n	8008454 <SX1276OnDio3Irq+0xc>
                RadioEvents->CadDone( false );
 8008494:	2000      	movs	r0, #0
 8008496:	4798      	blx	r3
}
 8008498:	e7dc      	b.n	8008454 <SX1276OnDio3Irq+0xc>
 800849a:	bf00      	nop
 800849c:	200012b4 	.word	0x200012b4
 80084a0:	20001180 	.word	0x20001180

080084a4 <SX1276OnDio2Irq>:
{
 80084a4:	b538      	push	{r3, r4, r5, lr}
    switch( SX1276.Settings.State )
 80084a6:	4b3a      	ldr	r3, [pc, #232]	; (8008590 <SX1276OnDio2Irq+0xec>)
 80084a8:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d002      	beq.n	80084b6 <SX1276OnDio2Irq+0x12>
 80084b0:	2b02      	cmp	r3, #2
 80084b2:	d051      	beq.n	8008558 <SX1276OnDio2Irq+0xb4>
}
 80084b4:	bd38      	pop	{r3, r4, r5, pc}
            switch( SX1276.Settings.Modem )
 80084b6:	4b36      	ldr	r3, [pc, #216]	; (8008590 <SX1276OnDio2Irq+0xec>)
 80084b8:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80084bc:	b1c3      	cbz	r3, 80084f0 <SX1276OnDio2Irq+0x4c>
 80084be:	2b01      	cmp	r3, #1
 80084c0:	d1f8      	bne.n	80084b4 <SX1276OnDio2Irq+0x10>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 80084c2:	4b33      	ldr	r3, [pc, #204]	; (8008590 <SX1276OnDio2Irq+0xec>)
 80084c4:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d0f3      	beq.n	80084b4 <SX1276OnDio2Irq+0x10>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 80084cc:	2102      	movs	r1, #2
 80084ce:	2012      	movs	r0, #18
 80084d0:	f008 fa53 	bl	801097a <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 80084d4:	4b2f      	ldr	r3, [pc, #188]	; (8008594 <SX1276OnDio2Irq+0xf0>)
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d0eb      	beq.n	80084b4 <SX1276OnDio2Irq+0x10>
 80084dc:	695c      	ldr	r4, [r3, #20]
 80084de:	2c00      	cmp	r4, #0
 80084e0:	d0e8      	beq.n	80084b4 <SX1276OnDio2Irq+0x10>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 80084e2:	201c      	movs	r0, #28
 80084e4:	f008 fa55 	bl	8010992 <SX1276Read>
 80084e8:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 80084ec:	47a0      	blx	r4
 80084ee:	e7e1      	b.n	80084b4 <SX1276OnDio2Irq+0x10>
                if( SX1276.DIO4.port == NULL )
 80084f0:	4b27      	ldr	r3, [pc, #156]	; (8008590 <SX1276OnDio2Irq+0xec>)
 80084f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80084f4:	b35b      	cbz	r3, 800854e <SX1276OnDio2Irq+0xaa>
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected != 0 ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == 0 ) )
 80084f6:	4b26      	ldr	r3, [pc, #152]	; (8008590 <SX1276OnDio2Irq+0xec>)
 80084f8:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d0d9      	beq.n	80084b4 <SX1276OnDio2Irq+0x10>
 8008500:	4b23      	ldr	r3, [pc, #140]	; (8008590 <SX1276OnDio2Irq+0xec>)
 8008502:	f893 310d 	ldrb.w	r3, [r3, #269]	; 0x10d
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1d4      	bne.n	80084b4 <SX1276OnDio2Irq+0x10>
                    TimerStop( &RxTimeoutSyncWord );
 800850a:	4823      	ldr	r0, [pc, #140]	; (8008598 <SX1276OnDio2Irq+0xf4>)
 800850c:	f7ff fedc 	bl	80082c8 <TimerStop>
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 8008510:	4c1f      	ldr	r4, [pc, #124]	; (8008590 <SX1276OnDio2Irq+0xec>)
 8008512:	2301      	movs	r3, #1
 8008514:	f884 310d 	strb.w	r3, [r4, #269]	; 0x10d
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8008518:	2011      	movs	r0, #17
 800851a:	f008 fa3a 	bl	8010992 <SX1276Read>
 800851e:	0843      	lsrs	r3, r0, #1
 8008520:	425b      	negs	r3, r3
 8008522:	f884 310e 	strb.w	r3, [r4, #270]	; 0x10e
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8008526:	201b      	movs	r0, #27
 8008528:	f008 fa33 	bl	8010992 <SX1276Read>
 800852c:	0205      	lsls	r5, r0, #8
                                                                                                           ( uint16_t )SX1276Read( REG_AFCLSB ) );
 800852e:	201c      	movs	r0, #28
 8008530:	f008 fa2f 	bl	8010992 <SX1276Read>
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8008534:	4328      	orrs	r0, r5
 8008536:	f008 f973 	bl	8010820 <SX1276ConvertPllStepToFreqInHz>
 800853a:	f8c4 0110 	str.w	r0, [r4, #272]	; 0x110
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 800853e:	200c      	movs	r0, #12
 8008540:	f008 fa27 	bl	8010992 <SX1276Read>
 8008544:	f3c0 1047 	ubfx	r0, r0, #5, #8
 8008548:	f884 0114 	strb.w	r0, [r4, #276]	; 0x114
 800854c:	e7b2      	b.n	80084b4 <SX1276OnDio2Irq+0x10>
                    SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 800854e:	4b10      	ldr	r3, [pc, #64]	; (8008590 <SX1276OnDio2Irq+0xec>)
 8008550:	2201      	movs	r2, #1
 8008552:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 8008556:	e7ce      	b.n	80084f6 <SX1276OnDio2Irq+0x52>
            switch( SX1276.Settings.Modem )
 8008558:	4b0d      	ldr	r3, [pc, #52]	; (8008590 <SX1276OnDio2Irq+0xec>)
 800855a:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 800855e:	2b01      	cmp	r3, #1
 8008560:	d1a8      	bne.n	80084b4 <SX1276OnDio2Irq+0x10>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8008562:	4b0b      	ldr	r3, [pc, #44]	; (8008590 <SX1276OnDio2Irq+0xec>)
 8008564:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 8008568:	2b00      	cmp	r3, #0
 800856a:	d0a3      	beq.n	80084b4 <SX1276OnDio2Irq+0x10>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 800856c:	2102      	movs	r1, #2
 800856e:	2012      	movs	r0, #18
 8008570:	f008 fa03 	bl	801097a <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8008574:	4b07      	ldr	r3, [pc, #28]	; (8008594 <SX1276OnDio2Irq+0xf0>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d09b      	beq.n	80084b4 <SX1276OnDio2Irq+0x10>
 800857c:	695c      	ldr	r4, [r3, #20]
 800857e:	2c00      	cmp	r4, #0
 8008580:	d098      	beq.n	80084b4 <SX1276OnDio2Irq+0x10>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8008582:	201c      	movs	r0, #28
 8008584:	f008 fa05 	bl	8010992 <SX1276Read>
 8008588:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800858c:	47a0      	blx	r4
}
 800858e:	e791      	b.n	80084b4 <SX1276OnDio2Irq+0x10>
 8008590:	200012b4 	.word	0x200012b4
 8008594:	20001180 	.word	0x20001180
 8008598:	20001184 	.word	0x20001184

0800859c <SX1276OnDio1Irq>:
{
 800859c:	b508      	push	{r3, lr}
    SX1276Read(REG_IRQFLAGS1);
 800859e:	203e      	movs	r0, #62	; 0x3e
 80085a0:	f008 f9f7 	bl	8010992 <SX1276Read>
    SX1276Read(REG_IRQFLAGS2);
 80085a4:	203f      	movs	r0, #63	; 0x3f
 80085a6:	f008 f9f4 	bl	8010992 <SX1276Read>
    switch( SX1276.Settings.State )
 80085aa:	4b4b      	ldr	r3, [pc, #300]	; (80086d8 <SX1276OnDio1Irq+0x13c>)
 80085ac:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d002      	beq.n	80085ba <SX1276OnDio1Irq+0x1e>
 80085b4:	2b02      	cmp	r3, #2
 80085b6:	d062      	beq.n	800867e <SX1276OnDio1Irq+0xe2>
}
 80085b8:	bd08      	pop	{r3, pc}
            switch( SX1276.Settings.Modem )
 80085ba:	4b47      	ldr	r3, [pc, #284]	; (80086d8 <SX1276OnDio1Irq+0x13c>)
 80085bc:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80085c0:	b1cb      	cbz	r3, 80085f6 <SX1276OnDio1Irq+0x5a>
 80085c2:	2b01      	cmp	r3, #1
 80085c4:	d1f8      	bne.n	80085b8 <SX1276OnDio1Irq+0x1c>
                if( SX1276GetDio1PinState( ) == 0 )
 80085c6:	f7ff fdb7 	bl	8008138 <SX1276GetDio1PinState>
 80085ca:	2800      	cmp	r0, #0
 80085cc:	d0f4      	beq.n	80085b8 <SX1276OnDio1Irq+0x1c>
                TimerStop( &RxTimeoutTimer );
 80085ce:	4843      	ldr	r0, [pc, #268]	; (80086dc <SX1276OnDio1Irq+0x140>)
 80085d0:	f7ff fe7a 	bl	80082c8 <TimerStop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 80085d4:	2180      	movs	r1, #128	; 0x80
 80085d6:	2012      	movs	r0, #18
 80085d8:	f008 f9cf 	bl	801097a <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 80085dc:	4b3e      	ldr	r3, [pc, #248]	; (80086d8 <SX1276OnDio1Irq+0x13c>)
 80085de:	2200      	movs	r2, #0
 80085e0:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80085e4:	4b3e      	ldr	r3, [pc, #248]	; (80086e0 <SX1276OnDio1Irq+0x144>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d0e5      	beq.n	80085b8 <SX1276OnDio1Irq+0x1c>
 80085ec:	68db      	ldr	r3, [r3, #12]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d0e2      	beq.n	80085b8 <SX1276OnDio1Irq+0x1c>
                    RadioEvents->RxTimeout( );
 80085f2:	4798      	blx	r3
 80085f4:	e7e0      	b.n	80085b8 <SX1276OnDio1Irq+0x1c>
                if( SX1276GetDio1PinState( ) == 0 )
 80085f6:	f7ff fd9f 	bl	8008138 <SX1276GetDio1PinState>
 80085fa:	2800      	cmp	r0, #0
 80085fc:	d0dc      	beq.n	80085b8 <SX1276OnDio1Irq+0x1c>
                TimerStop( &RxTimeoutSyncWord );
 80085fe:	4839      	ldr	r0, [pc, #228]	; (80086e4 <SX1276OnDio1Irq+0x148>)
 8008600:	f7ff fe62 	bl	80082c8 <TimerStop>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8008604:	4b34      	ldr	r3, [pc, #208]	; (80086d8 <SX1276OnDio1Irq+0x13c>)
 8008606:	f8b3 3116 	ldrh.w	r3, [r3, #278]	; 0x116
 800860a:	b95b      	cbnz	r3, 8008624 <SX1276OnDio1Irq+0x88>
 800860c:	4b32      	ldr	r3, [pc, #200]	; (80086d8 <SX1276OnDio1Irq+0x13c>)
 800860e:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8008612:	b93b      	cbnz	r3, 8008624 <SX1276OnDio1Irq+0x88>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8008614:	4b30      	ldr	r3, [pc, #192]	; (80086d8 <SX1276OnDio1Irq+0x13c>)
 8008616:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 800861a:	b9eb      	cbnz	r3, 8008658 <SX1276OnDio1Irq+0xbc>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 800861c:	2101      	movs	r1, #1
 800861e:	4832      	ldr	r0, [pc, #200]	; (80086e8 <SX1276OnDio1Irq+0x14c>)
 8008620:	f008 f96b 	bl	80108fa <SX1276ReadFifo>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 8008624:	4b2c      	ldr	r3, [pc, #176]	; (80086d8 <SX1276OnDio1Irq+0x13c>)
 8008626:	f8b3 1116 	ldrh.w	r1, [r3, #278]	; 0x116
 800862a:	f8b3 2118 	ldrh.w	r2, [r3, #280]	; 0x118
 800862e:	1a88      	subs	r0, r1, r2
 8008630:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 8008634:	4298      	cmp	r0, r3
 8008636:	db16      	blt.n	8008666 <SX1276OnDio1Irq+0xca>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 8008638:	1e59      	subs	r1, r3, #1
 800863a:	b2c9      	uxtb	r1, r1
 800863c:	482b      	ldr	r0, [pc, #172]	; (80086ec <SX1276OnDio1Irq+0x150>)
 800863e:	4410      	add	r0, r2
 8008640:	f008 f95b 	bl	80108fa <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh - 1;
 8008644:	4a24      	ldr	r2, [pc, #144]	; (80086d8 <SX1276OnDio1Irq+0x13c>)
 8008646:	f892 311a 	ldrb.w	r3, [r2, #282]	; 0x11a
 800864a:	f8b2 1118 	ldrh.w	r1, [r2, #280]	; 0x118
 800864e:	440b      	add	r3, r1
 8008650:	3b01      	subs	r3, #1
 8008652:	f8a2 3118 	strh.w	r3, [r2, #280]	; 0x118
 8008656:	e7af      	b.n	80085b8 <SX1276OnDio1Irq+0x1c>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8008658:	2032      	movs	r0, #50	; 0x32
 800865a:	f008 f99a 	bl	8010992 <SX1276Read>
 800865e:	4b1e      	ldr	r3, [pc, #120]	; (80086d8 <SX1276OnDio1Irq+0x13c>)
 8008660:	f8a3 0116 	strh.w	r0, [r3, #278]	; 0x116
 8008664:	e7de      	b.n	8008624 <SX1276OnDio1Irq+0x88>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8008666:	1a89      	subs	r1, r1, r2
 8008668:	b2c9      	uxtb	r1, r1
 800866a:	4820      	ldr	r0, [pc, #128]	; (80086ec <SX1276OnDio1Irq+0x150>)
 800866c:	4410      	add	r0, r2
 800866e:	f008 f944 	bl	80108fa <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8008672:	4b19      	ldr	r3, [pc, #100]	; (80086d8 <SX1276OnDio1Irq+0x13c>)
 8008674:	f8b3 2116 	ldrh.w	r2, [r3, #278]	; 0x116
 8008678:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
 800867c:	e79c      	b.n	80085b8 <SX1276OnDio1Irq+0x1c>
            switch( SX1276.Settings.Modem )
 800867e:	4b16      	ldr	r3, [pc, #88]	; (80086d8 <SX1276OnDio1Irq+0x13c>)
 8008680:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8008684:	2b00      	cmp	r3, #0
 8008686:	d197      	bne.n	80085b8 <SX1276OnDio1Irq+0x1c>
                if( SX1276GetDio1PinState( ) == 1 )
 8008688:	f7ff fd56 	bl	8008138 <SX1276GetDio1PinState>
 800868c:	2801      	cmp	r0, #1
 800868e:	d093      	beq.n	80085b8 <SX1276OnDio1Irq+0x1c>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8008690:	4b11      	ldr	r3, [pc, #68]	; (80086d8 <SX1276OnDio1Irq+0x13c>)
 8008692:	f8b3 0116 	ldrh.w	r0, [r3, #278]	; 0x116
 8008696:	f8b3 2118 	ldrh.w	r2, [r3, #280]	; 0x118
 800869a:	eba0 0c02 	sub.w	ip, r0, r2
 800869e:	f893 111b 	ldrb.w	r1, [r3, #283]	; 0x11b
 80086a2:	458c      	cmp	ip, r1
 80086a4:	dd0c      	ble.n	80086c0 <SX1276OnDio1Irq+0x124>
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 80086a6:	4811      	ldr	r0, [pc, #68]	; (80086ec <SX1276OnDio1Irq+0x150>)
 80086a8:	4410      	add	r0, r2
 80086aa:	f008 f92d 	bl	8010908 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 80086ae:	4b0a      	ldr	r3, [pc, #40]	; (80086d8 <SX1276OnDio1Irq+0x13c>)
 80086b0:	f893 211b 	ldrb.w	r2, [r3, #283]	; 0x11b
 80086b4:	f8b3 1118 	ldrh.w	r1, [r3, #280]	; 0x118
 80086b8:	440a      	add	r2, r1
 80086ba:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
 80086be:	e77b      	b.n	80085b8 <SX1276OnDio1Irq+0x1c>
                    SX1276WriteFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80086c0:	1a81      	subs	r1, r0, r2
 80086c2:	b2c9      	uxtb	r1, r1
 80086c4:	4809      	ldr	r0, [pc, #36]	; (80086ec <SX1276OnDio1Irq+0x150>)
 80086c6:	4410      	add	r0, r2
 80086c8:	f008 f91e 	bl	8010908 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 80086cc:	4b02      	ldr	r3, [pc, #8]	; (80086d8 <SX1276OnDio1Irq+0x13c>)
 80086ce:	f8b3 2116 	ldrh.w	r2, [r3, #278]	; 0x116
 80086d2:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
}
 80086d6:	e76f      	b.n	80085b8 <SX1276OnDio1Irq+0x1c>
 80086d8:	200012b4 	.word	0x200012b4
 80086dc:	2000119c 	.word	0x2000119c
 80086e0:	20001180 	.word	0x20001180
 80086e4:	20001184 	.word	0x20001184
 80086e8:	200013ca 	.word	0x200013ca
 80086ec:	200011b4 	.word	0x200011b4

080086f0 <SX1276OnDio0Irq>:
{
 80086f0:	b510      	push	{r4, lr}
 80086f2:	b082      	sub	sp, #8
    SX1276Read(REG_IRQFLAGS1);
 80086f4:	203e      	movs	r0, #62	; 0x3e
 80086f6:	f008 f94c 	bl	8010992 <SX1276Read>
    SX1276Read(REG_IRQFLAGS2);
 80086fa:	203f      	movs	r0, #63	; 0x3f
 80086fc:	f008 f949 	bl	8010992 <SX1276Read>
    volatile uint8_t irqFlags = 0;
 8008700:	2300      	movs	r3, #0
 8008702:	f88d 3007 	strb.w	r3, [sp, #7]
    switch( SX1276.Settings.State )
 8008706:	4bb1      	ldr	r3, [pc, #708]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 8008708:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800870c:	2b01      	cmp	r3, #1
 800870e:	d004      	beq.n	800871a <SX1276OnDio0Irq+0x2a>
 8008710:	2b02      	cmp	r3, #2
 8008712:	f000 813f 	beq.w	8008994 <SX1276OnDio0Irq+0x2a4>
}
 8008716:	b002      	add	sp, #8
 8008718:	bd10      	pop	{r4, pc}
            switch( SX1276.Settings.Modem )
 800871a:	4bac      	ldr	r3, [pc, #688]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 800871c:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8008720:	b343      	cbz	r3, 8008774 <SX1276OnDio0Irq+0x84>
 8008722:	2b01      	cmp	r3, #1
 8008724:	d1f7      	bne.n	8008716 <SX1276OnDio0Irq+0x26>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 8008726:	2140      	movs	r1, #64	; 0x40
 8008728:	2012      	movs	r0, #18
 800872a:	f008 f926 	bl	801097a <SX1276Write>
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 800872e:	2012      	movs	r0, #18
 8008730:	f008 f92f 	bl	8010992 <SX1276Read>
 8008734:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8008738:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800873c:	f013 0f20 	tst.w	r3, #32
 8008740:	f000 80bd 	beq.w	80088be <SX1276OnDio0Irq+0x1ce>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 8008744:	2120      	movs	r1, #32
 8008746:	2012      	movs	r0, #18
 8008748:	f008 f917 	bl	801097a <SX1276Write>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 800874c:	4b9f      	ldr	r3, [pc, #636]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 800874e:	f893 3132 	ldrb.w	r3, [r3, #306]	; 0x132
 8008752:	b91b      	cbnz	r3, 800875c <SX1276OnDio0Irq+0x6c>
                            SX1276.Settings.State = RF_IDLE;
 8008754:	4b9d      	ldr	r3, [pc, #628]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 8008756:	2200      	movs	r2, #0
 8008758:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                        TimerStop( &RxTimeoutTimer );
 800875c:	489c      	ldr	r0, [pc, #624]	; (80089d0 <SX1276OnDio0Irq+0x2e0>)
 800875e:	f7ff fdb3 	bl	80082c8 <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8008762:	4b9c      	ldr	r3, [pc, #624]	; (80089d4 <SX1276OnDio0Irq+0x2e4>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d0d5      	beq.n	8008716 <SX1276OnDio0Irq+0x26>
 800876a:	691b      	ldr	r3, [r3, #16]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d0d2      	beq.n	8008716 <SX1276OnDio0Irq+0x26>
                            RadioEvents->RxError( );
 8008770:	4798      	blx	r3
 8008772:	e7d0      	b.n	8008716 <SX1276OnDio0Irq+0x26>
                if( SX1276.Settings.Fsk.CrcOn == true )
 8008774:	4b95      	ldr	r3, [pc, #596]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 8008776:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 800877a:	bb0b      	cbnz	r3, 80087c0 <SX1276OnDio0Irq+0xd0>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 800877c:	4b93      	ldr	r3, [pc, #588]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 800877e:	f8b3 1116 	ldrh.w	r1, [r3, #278]	; 0x116
 8008782:	2900      	cmp	r1, #0
 8008784:	d15e      	bne.n	8008844 <SX1276OnDio0Irq+0x154>
 8008786:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 800878a:	2b00      	cmp	r3, #0
 800878c:	d15a      	bne.n	8008844 <SX1276OnDio0Irq+0x154>
                    if( SX1276.Settings.Fsk.FixLen == false )
 800878e:	4b8f      	ldr	r3, [pc, #572]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 8008790:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8008794:	2b00      	cmp	r3, #0
 8008796:	d14e      	bne.n	8008836 <SX1276OnDio0Irq+0x146>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8008798:	2101      	movs	r1, #1
 800879a:	488f      	ldr	r0, [pc, #572]	; (80089d8 <SX1276OnDio0Irq+0x2e8>)
 800879c:	f008 f8ad 	bl	80108fa <SX1276ReadFifo>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80087a0:	4c8a      	ldr	r4, [pc, #552]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 80087a2:	f8b4 3118 	ldrh.w	r3, [r4, #280]	; 0x118
 80087a6:	f8b4 1116 	ldrh.w	r1, [r4, #278]	; 0x116
 80087aa:	1ac9      	subs	r1, r1, r3
 80087ac:	b2c9      	uxtb	r1, r1
 80087ae:	488b      	ldr	r0, [pc, #556]	; (80089dc <SX1276OnDio0Irq+0x2ec>)
 80087b0:	4418      	add	r0, r3
 80087b2:	f008 f8a2 	bl	80108fa <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80087b6:	f8b4 3116 	ldrh.w	r3, [r4, #278]	; 0x116
 80087ba:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
 80087be:	e04e      	b.n	800885e <SX1276OnDio0Irq+0x16e>
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 80087c0:	203f      	movs	r0, #63	; 0x3f
 80087c2:	f008 f8e6 	bl	8010992 <SX1276Read>
 80087c6:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 80087ca:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80087ce:	f013 0f02 	tst.w	r3, #2
 80087d2:	d1d3      	bne.n	800877c <SX1276OnDio0Irq+0x8c>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80087d4:	210b      	movs	r1, #11
 80087d6:	203e      	movs	r0, #62	; 0x3e
 80087d8:	f008 f8cf 	bl	801097a <SX1276Write>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80087dc:	2110      	movs	r1, #16
 80087de:	203f      	movs	r0, #63	; 0x3f
 80087e0:	f008 f8cb 	bl	801097a <SX1276Write>
                        TimerStop( &RxTimeoutTimer );
 80087e4:	487a      	ldr	r0, [pc, #488]	; (80089d0 <SX1276OnDio0Irq+0x2e0>)
 80087e6:	f7ff fd6f 	bl	80082c8 <TimerStop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 80087ea:	4b78      	ldr	r3, [pc, #480]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 80087ec:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 80087f0:	b9bb      	cbnz	r3, 8008822 <SX1276OnDio0Irq+0x132>
                            TimerStop( &RxTimeoutSyncWord );
 80087f2:	487b      	ldr	r0, [pc, #492]	; (80089e0 <SX1276OnDio0Irq+0x2f0>)
 80087f4:	f7ff fd68 	bl	80082c8 <TimerStop>
                            SX1276.Settings.State = RF_IDLE;
 80087f8:	4b74      	ldr	r3, [pc, #464]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 80087fa:	2200      	movs	r2, #0
 80087fc:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8008800:	4b74      	ldr	r3, [pc, #464]	; (80089d4 <SX1276OnDio0Irq+0x2e4>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	b113      	cbz	r3, 800880c <SX1276OnDio0Irq+0x11c>
 8008806:	691b      	ldr	r3, [r3, #16]
 8008808:	b103      	cbz	r3, 800880c <SX1276OnDio0Irq+0x11c>
                            RadioEvents->RxError( );
 800880a:	4798      	blx	r3
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 800880c:	4b6f      	ldr	r3, [pc, #444]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 800880e:	2200      	movs	r2, #0
 8008810:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
                        SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8008814:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8008818:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
                        SX1276.Settings.FskPacketHandler.Size = 0;
 800881c:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
                        break;
 8008820:	e779      	b.n	8008716 <SX1276OnDio0Irq+0x26>
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8008822:	200d      	movs	r0, #13
 8008824:	f008 f8b5 	bl	8010992 <SX1276Read>
 8008828:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 800882c:	b2c9      	uxtb	r1, r1
 800882e:	200d      	movs	r0, #13
 8008830:	f008 f8a3 	bl	801097a <SX1276Write>
 8008834:	e7e4      	b.n	8008800 <SX1276OnDio0Irq+0x110>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8008836:	2032      	movs	r0, #50	; 0x32
 8008838:	f008 f8ab 	bl	8010992 <SX1276Read>
 800883c:	4b63      	ldr	r3, [pc, #396]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 800883e:	f8a3 0116 	strh.w	r0, [r3, #278]	; 0x116
 8008842:	e7ad      	b.n	80087a0 <SX1276OnDio0Irq+0xb0>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8008844:	4c61      	ldr	r4, [pc, #388]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 8008846:	f8b4 3118 	ldrh.w	r3, [r4, #280]	; 0x118
 800884a:	1ac9      	subs	r1, r1, r3
 800884c:	b2c9      	uxtb	r1, r1
 800884e:	4863      	ldr	r0, [pc, #396]	; (80089dc <SX1276OnDio0Irq+0x2ec>)
 8008850:	4418      	add	r0, r3
 8008852:	f008 f852 	bl	80108fa <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8008856:	f8b4 3116 	ldrh.w	r3, [r4, #278]	; 0x116
 800885a:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
                TimerStop( &RxTimeoutTimer );
 800885e:	485c      	ldr	r0, [pc, #368]	; (80089d0 <SX1276OnDio0Irq+0x2e0>)
 8008860:	f7ff fd32 	bl	80082c8 <TimerStop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 8008864:	4b59      	ldr	r3, [pc, #356]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 8008866:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 800886a:	b9f3      	cbnz	r3, 80088aa <SX1276OnDio0Irq+0x1ba>
                    SX1276.Settings.State = RF_IDLE;
 800886c:	4b57      	ldr	r3, [pc, #348]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 800886e:	2200      	movs	r2, #0
 8008870:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                    TimerStop( &RxTimeoutSyncWord );
 8008874:	485a      	ldr	r0, [pc, #360]	; (80089e0 <SX1276OnDio0Irq+0x2f0>)
 8008876:	f7ff fd27 	bl	80082c8 <TimerStop>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800887a:	4b56      	ldr	r3, [pc, #344]	; (80089d4 <SX1276OnDio0Irq+0x2e4>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	b14b      	cbz	r3, 8008894 <SX1276OnDio0Irq+0x1a4>
 8008880:	689c      	ldr	r4, [r3, #8]
 8008882:	b13c      	cbz	r4, 8008894 <SX1276OnDio0Irq+0x1a4>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 8008884:	4951      	ldr	r1, [pc, #324]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 8008886:	2300      	movs	r3, #0
 8008888:	f991 210e 	ldrsb.w	r2, [r1, #270]	; 0x10e
 800888c:	f8b1 1116 	ldrh.w	r1, [r1, #278]	; 0x116
 8008890:	4852      	ldr	r0, [pc, #328]	; (80089dc <SX1276OnDio0Irq+0x2ec>)
 8008892:	47a0      	blx	r4
                SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8008894:	4b4d      	ldr	r3, [pc, #308]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 8008896:	2200      	movs	r2, #0
 8008898:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
                SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 800889c:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
                SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80088a0:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
                SX1276.Settings.FskPacketHandler.Size = 0;
 80088a4:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
                break;
 80088a8:	e735      	b.n	8008716 <SX1276OnDio0Irq+0x26>
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80088aa:	200d      	movs	r0, #13
 80088ac:	f008 f871 	bl	8010992 <SX1276Read>
 80088b0:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80088b4:	b2c9      	uxtb	r1, r1
 80088b6:	200d      	movs	r0, #13
 80088b8:	f008 f85f 	bl	801097a <SX1276Write>
 80088bc:	e7dd      	b.n	800887a <SX1276OnDio0Irq+0x18a>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1276Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 80088be:	2019      	movs	r0, #25
 80088c0:	f008 f867 	bl	8010992 <SX1276Read>
 80088c4:	b243      	sxtb	r3, r0
 80088c6:	3302      	adds	r3, #2
 80088c8:	109b      	asrs	r3, r3, #2
 80088ca:	4c40      	ldr	r4, [pc, #256]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 80088cc:	f884 313c 	strb.w	r3, [r4, #316]	; 0x13c
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 80088d0:	201a      	movs	r0, #26
 80088d2:	f008 f85e 	bl	8010992 <SX1276Read>
 80088d6:	b203      	sxth	r3, r0
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 80088d8:	f994 213c 	ldrsb.w	r2, [r4, #316]	; 0x13c
 80088dc:	2a00      	cmp	r2, #0
 80088de:	db39      	blt.n	8008954 <SX1276OnDio0Irq+0x264>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80088e0:	4a3a      	ldr	r2, [pc, #232]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 80088e2:	f8d2 10e4 	ldr.w	r1, [r2, #228]	; 0xe4
 80088e6:	4a3f      	ldr	r2, [pc, #252]	; (80089e4 <SX1276OnDio0Irq+0x2f4>)
 80088e8:	4291      	cmp	r1, r2
 80088ea:	d94c      	bls.n	8008986 <SX1276OnDio0Irq+0x296>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 80088ec:	eb00 1023 	add.w	r0, r0, r3, asr #4
 80088f0:	389d      	subs	r0, #157	; 0x9d
 80088f2:	4b36      	ldr	r3, [pc, #216]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 80088f4:	f8a3 013e 	strh.w	r0, [r3, #318]	; 0x13e
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 80088f8:	2013      	movs	r0, #19
 80088fa:	f008 f84a 	bl	8010992 <SX1276Read>
 80088fe:	4c33      	ldr	r4, [pc, #204]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 8008900:	f884 0140 	strb.w	r0, [r4, #320]	; 0x140
                    SX1276Write( REG_LR_FIFOADDRPTR, SX1276Read( REG_LR_FIFORXCURRENTADDR ) );
 8008904:	2010      	movs	r0, #16
 8008906:	f008 f844 	bl	8010992 <SX1276Read>
 800890a:	4601      	mov	r1, r0
 800890c:	200d      	movs	r0, #13
 800890e:	f008 f834 	bl	801097a <SX1276Write>
                    SX1276ReadFifo( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size );
 8008912:	f894 1140 	ldrb.w	r1, [r4, #320]	; 0x140
 8008916:	4831      	ldr	r0, [pc, #196]	; (80089dc <SX1276OnDio0Irq+0x2ec>)
 8008918:	f007 ffef 	bl	80108fa <SX1276ReadFifo>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 800891c:	f894 3132 	ldrb.w	r3, [r4, #306]	; 0x132
 8008920:	b913      	cbnz	r3, 8008928 <SX1276OnDio0Irq+0x238>
                        SX1276.Settings.State = RF_IDLE;
 8008922:	2200      	movs	r2, #0
 8008924:	f884 20e0 	strb.w	r2, [r4, #224]	; 0xe0
                    TimerStop( &RxTimeoutTimer );
 8008928:	4829      	ldr	r0, [pc, #164]	; (80089d0 <SX1276OnDio0Irq+0x2e0>)
 800892a:	f7ff fccd 	bl	80082c8 <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800892e:	4b29      	ldr	r3, [pc, #164]	; (80089d4 <SX1276OnDio0Irq+0x2e4>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	2b00      	cmp	r3, #0
 8008934:	f43f aeef 	beq.w	8008716 <SX1276OnDio0Irq+0x26>
 8008938:	689c      	ldr	r4, [r3, #8]
 800893a:	2c00      	cmp	r4, #0
 800893c:	f43f aeeb 	beq.w	8008716 <SX1276OnDio0Irq+0x26>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 8008940:	4922      	ldr	r1, [pc, #136]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 8008942:	f991 313c 	ldrsb.w	r3, [r1, #316]	; 0x13c
 8008946:	f9b1 213e 	ldrsh.w	r2, [r1, #318]	; 0x13e
 800894a:	f891 1140 	ldrb.w	r1, [r1, #320]	; 0x140
 800894e:	4823      	ldr	r0, [pc, #140]	; (80089dc <SX1276OnDio0Irq+0x2ec>)
 8008950:	47a0      	blx	r4
 8008952:	e6e0      	b.n	8008716 <SX1276OnDio0Irq+0x26>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8008954:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 8008958:	4922      	ldr	r1, [pc, #136]	; (80089e4 <SX1276OnDio0Irq+0x2f4>)
 800895a:	428c      	cmp	r4, r1
 800895c:	d909      	bls.n	8008972 <SX1276OnDio0Irq+0x282>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 800895e:	eb00 1323 	add.w	r3, r0, r3, asr #4
                                                                          SX1276.Settings.LoRaPacketHandler.SnrValue;
 8008962:	b292      	uxth	r2, r2
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 8008964:	fa12 f383 	uxtah	r3, r2, r3
 8008968:	3b9d      	subs	r3, #157	; 0x9d
 800896a:	4a18      	ldr	r2, [pc, #96]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 800896c:	f8a2 313e 	strh.w	r3, [r2, #318]	; 0x13e
 8008970:	e7c2      	b.n	80088f8 <SX1276OnDio0Irq+0x208>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 8008972:	eb00 1323 	add.w	r3, r0, r3, asr #4
                                                                          SX1276.Settings.LoRaPacketHandler.SnrValue;
 8008976:	b292      	uxth	r2, r2
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 8008978:	fa12 f383 	uxtah	r3, r2, r3
 800897c:	3ba4      	subs	r3, #164	; 0xa4
 800897e:	4a13      	ldr	r2, [pc, #76]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 8008980:	f8a2 313e 	strh.w	r3, [r2, #318]	; 0x13e
 8008984:	e7b8      	b.n	80088f8 <SX1276OnDio0Irq+0x208>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 8008986:	eb00 1023 	add.w	r0, r0, r3, asr #4
 800898a:	38a4      	subs	r0, #164	; 0xa4
 800898c:	4b0f      	ldr	r3, [pc, #60]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 800898e:	f8a3 013e 	strh.w	r0, [r3, #318]	; 0x13e
 8008992:	e7b1      	b.n	80088f8 <SX1276OnDio0Irq+0x208>
            TimerStop( &TxTimeoutTimer );
 8008994:	4814      	ldr	r0, [pc, #80]	; (80089e8 <SX1276OnDio0Irq+0x2f8>)
 8008996:	f7ff fc97 	bl	80082c8 <TimerStop>
            switch( SX1276.Settings.Modem )
 800899a:	4b0c      	ldr	r3, [pc, #48]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 800899c:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	d00e      	beq.n	80089c2 <SX1276OnDio0Irq+0x2d2>
                SX1276.Settings.State = RF_IDLE;
 80089a4:	4b09      	ldr	r3, [pc, #36]	; (80089cc <SX1276OnDio0Irq+0x2dc>)
 80089a6:	2200      	movs	r2, #0
 80089a8:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80089ac:	4b09      	ldr	r3, [pc, #36]	; (80089d4 <SX1276OnDio0Irq+0x2e4>)
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	f43f aeb0 	beq.w	8008716 <SX1276OnDio0Irq+0x26>
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	f43f aeac 	beq.w	8008716 <SX1276OnDio0Irq+0x26>
                    RadioEvents->TxDone( );
 80089be:	4798      	blx	r3
}
 80089c0:	e6a9      	b.n	8008716 <SX1276OnDio0Irq+0x26>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 80089c2:	2108      	movs	r1, #8
 80089c4:	2012      	movs	r0, #18
 80089c6:	f007 ffd8 	bl	801097a <SX1276Write>
 80089ca:	e7eb      	b.n	80089a4 <SX1276OnDio0Irq+0x2b4>
 80089cc:	200012b4 	.word	0x200012b4
 80089d0:	2000119c 	.word	0x2000119c
 80089d4:	20001180 	.word	0x20001180
 80089d8:	200013ca 	.word	0x200013ca
 80089dc:	200011b4 	.word	0x200011b4
 80089e0:	20001184 	.word	0x20001184
 80089e4:	1f4add40 	.word	0x1f4add40
 80089e8:	200013f8 	.word	0x200013f8

080089ec <RxChainCalibration>:
{
 80089ec:	b538      	push	{r3, r4, r5, lr}
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 80089ee:	2009      	movs	r0, #9
 80089f0:	f007 ffcf 	bl	8010992 <SX1276Read>
 80089f4:	4605      	mov	r5, r0
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 80089f6:	2006      	movs	r0, #6
 80089f8:	f007 ffcb 	bl	8010992 <SX1276Read>
 80089fc:	0404      	lsls	r4, r0, #16
                                                    ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 80089fe:	2007      	movs	r0, #7
 8008a00:	f007 ffc7 	bl	8010992 <SX1276Read>
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8008a04:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
                                                    ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) ) );
 8008a08:	2008      	movs	r0, #8
 8008a0a:	f007 ffc2 	bl	8010992 <SX1276Read>
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8008a0e:	4320      	orrs	r0, r4
 8008a10:	f007 ff06 	bl	8010820 <SX1276ConvertPllStepToFreqInHz>
 8008a14:	4604      	mov	r4, r0
    SX1276Write( REG_PACONFIG, 0x00 );
 8008a16:	2100      	movs	r1, #0
 8008a18:	2009      	movs	r0, #9
 8008a1a:	f007 ffae 	bl	801097a <SX1276Write>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8008a1e:	203b      	movs	r0, #59	; 0x3b
 8008a20:	f007 ffb7 	bl	8010992 <SX1276Read>
 8008a24:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8008a28:	b2c9      	uxtb	r1, r1
 8008a2a:	203b      	movs	r0, #59	; 0x3b
 8008a2c:	f007 ffa5 	bl	801097a <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8008a30:	203b      	movs	r0, #59	; 0x3b
 8008a32:	f007 ffae 	bl	8010992 <SX1276Read>
 8008a36:	f010 0f20 	tst.w	r0, #32
 8008a3a:	d1f9      	bne.n	8008a30 <RxChainCalibration+0x44>
    SX1276SetChannel( 868000000 );
 8008a3c:	480c      	ldr	r0, [pc, #48]	; (8008a70 <RxChainCalibration+0x84>)
 8008a3e:	f7ff fce9 	bl	8008414 <SX1276SetChannel>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8008a42:	203b      	movs	r0, #59	; 0x3b
 8008a44:	f007 ffa5 	bl	8010992 <SX1276Read>
 8008a48:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8008a4c:	b2c9      	uxtb	r1, r1
 8008a4e:	203b      	movs	r0, #59	; 0x3b
 8008a50:	f007 ff93 	bl	801097a <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8008a54:	203b      	movs	r0, #59	; 0x3b
 8008a56:	f007 ff9c 	bl	8010992 <SX1276Read>
 8008a5a:	f010 0f20 	tst.w	r0, #32
 8008a5e:	d1f9      	bne.n	8008a54 <RxChainCalibration+0x68>
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 8008a60:	4629      	mov	r1, r5
 8008a62:	2009      	movs	r0, #9
 8008a64:	f007 ff89 	bl	801097a <SX1276Write>
    SX1276SetChannel( initialFreq );
 8008a68:	4620      	mov	r0, r4
 8008a6a:	f7ff fcd3 	bl	8008414 <SX1276SetChannel>
}
 8008a6e:	bd38      	pop	{r3, r4, r5, pc}
 8008a70:	33bca100 	.word	0x33bca100

08008a74 <SX1276SetSleep>:
{
 8008a74:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 8008a76:	480a      	ldr	r0, [pc, #40]	; (8008aa0 <SX1276SetSleep+0x2c>)
 8008a78:	f7ff fc26 	bl	80082c8 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8008a7c:	4809      	ldr	r0, [pc, #36]	; (8008aa4 <SX1276SetSleep+0x30>)
 8008a7e:	f7ff fc23 	bl	80082c8 <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8008a82:	4809      	ldr	r0, [pc, #36]	; (8008aa8 <SX1276SetSleep+0x34>)
 8008a84:	f7ff fc20 	bl	80082c8 <TimerStop>
    SX1276SetOpMode( RF_OPMODE_SLEEP );
 8008a88:	2000      	movs	r0, #0
 8008a8a:	f007 ff8e 	bl	80109aa <SX1276SetOpMode>
    SX1276SetBoardTcxo( false );
 8008a8e:	2000      	movs	r0, #0
 8008a90:	f007 fe5f 	bl	8010752 <SX1276SetBoardTcxo>
    SX1276.Settings.State = RF_IDLE;
 8008a94:	4b05      	ldr	r3, [pc, #20]	; (8008aac <SX1276SetSleep+0x38>)
 8008a96:	2200      	movs	r2, #0
 8008a98:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 8008a9c:	bd08      	pop	{r3, pc}
 8008a9e:	bf00      	nop
 8008aa0:	2000119c 	.word	0x2000119c
 8008aa4:	200013f8 	.word	0x200013f8
 8008aa8:	20001184 	.word	0x20001184
 8008aac:	200012b4 	.word	0x200012b4

08008ab0 <SX1276SetStby>:
{
 8008ab0:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 8008ab2:	4808      	ldr	r0, [pc, #32]	; (8008ad4 <SX1276SetStby+0x24>)
 8008ab4:	f7ff fc08 	bl	80082c8 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8008ab8:	4807      	ldr	r0, [pc, #28]	; (8008ad8 <SX1276SetStby+0x28>)
 8008aba:	f7ff fc05 	bl	80082c8 <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8008abe:	4807      	ldr	r0, [pc, #28]	; (8008adc <SX1276SetStby+0x2c>)
 8008ac0:	f7ff fc02 	bl	80082c8 <TimerStop>
    SX1276SetOpMode( RF_OPMODE_STANDBY );
 8008ac4:	2001      	movs	r0, #1
 8008ac6:	f007 ff70 	bl	80109aa <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 8008aca:	4b05      	ldr	r3, [pc, #20]	; (8008ae0 <SX1276SetStby+0x30>)
 8008acc:	2200      	movs	r2, #0
 8008ace:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 8008ad2:	bd08      	pop	{r3, pc}
 8008ad4:	2000119c 	.word	0x2000119c
 8008ad8:	200013f8 	.word	0x200013f8
 8008adc:	20001184 	.word	0x20001184
 8008ae0:	200012b4 	.word	0x200012b4

08008ae4 <SX1276SetTx>:
{
 8008ae4:	b510      	push	{r4, lr}
 8008ae6:	4604      	mov	r4, r0
    TimerStop( &RxTimeoutTimer );
 8008ae8:	4829      	ldr	r0, [pc, #164]	; (8008b90 <SX1276SetTx+0xac>)
 8008aea:	f7ff fbed 	bl	80082c8 <TimerStop>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8008aee:	4621      	mov	r1, r4
 8008af0:	4828      	ldr	r0, [pc, #160]	; (8008b94 <SX1276SetTx+0xb0>)
 8008af2:	f007 fe6a 	bl	80107ca <TimerSetValue>
    switch( SX1276.Settings.Modem )
 8008af6:	4b28      	ldr	r3, [pc, #160]	; (8008b98 <SX1276SetTx+0xb4>)
 8008af8:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8008afc:	b163      	cbz	r3, 8008b18 <SX1276SetTx+0x34>
 8008afe:	2b01      	cmp	r3, #1
 8008b00:	d023      	beq.n	8008b4a <SX1276SetTx+0x66>
    SX1276.Settings.State = RF_TX_RUNNING;
 8008b02:	4b25      	ldr	r3, [pc, #148]	; (8008b98 <SX1276SetTx+0xb4>)
 8008b04:	2202      	movs	r2, #2
 8008b06:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    TimerStart( &TxTimeoutTimer );
 8008b0a:	4822      	ldr	r0, [pc, #136]	; (8008b94 <SX1276SetTx+0xb0>)
 8008b0c:	f7ff fb62 	bl	80081d4 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8008b10:	2003      	movs	r0, #3
 8008b12:	f007 ff4a 	bl	80109aa <SX1276SetOpMode>
}
 8008b16:	bd10      	pop	{r4, pc}
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8008b18:	2040      	movs	r0, #64	; 0x40
 8008b1a:	f007 ff3a 	bl	8010992 <SX1276Read>
 8008b1e:	f000 0103 	and.w	r1, r0, #3
 8008b22:	2040      	movs	r0, #64	; 0x40
 8008b24:	f007 ff29 	bl	801097a <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8008b28:	2041      	movs	r0, #65	; 0x41
 8008b2a:	f007 ff32 	bl	8010992 <SX1276Read>
 8008b2e:	f000 013e 	and.w	r1, r0, #62	; 0x3e
 8008b32:	2041      	movs	r0, #65	; 0x41
 8008b34:	f007 ff21 	bl	801097a <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8008b38:	2035      	movs	r0, #53	; 0x35
 8008b3a:	f007 ff2a 	bl	8010992 <SX1276Read>
 8008b3e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8008b42:	4b15      	ldr	r3, [pc, #84]	; (8008b98 <SX1276SetTx+0xb4>)
 8008b44:	f883 011a 	strb.w	r0, [r3, #282]	; 0x11a
        break;
 8008b48:	e7db      	b.n	8008b02 <SX1276SetTx+0x1e>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8008b4a:	4b13      	ldr	r3, [pc, #76]	; (8008b98 <SX1276SetTx+0xb4>)
 8008b4c:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 8008b50:	b173      	cbz	r3, 8008b70 <SX1276SetTx+0x8c>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8008b52:	21f5      	movs	r1, #245	; 0xf5
 8008b54:	2011      	movs	r0, #17
 8008b56:	f007 ff10 	bl	801097a <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8008b5a:	2040      	movs	r0, #64	; 0x40
 8008b5c:	f007 ff19 	bl	8010992 <SX1276Read>
 8008b60:	f000 0133 	and.w	r1, r0, #51	; 0x33
 8008b64:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8008b68:	2040      	movs	r0, #64	; 0x40
 8008b6a:	f007 ff06 	bl	801097a <SX1276Write>
 8008b6e:	e7c8      	b.n	8008b02 <SX1276SetTx+0x1e>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8008b70:	21f7      	movs	r1, #247	; 0xf7
 8008b72:	2011      	movs	r0, #17
 8008b74:	f007 ff01 	bl	801097a <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8008b78:	2040      	movs	r0, #64	; 0x40
 8008b7a:	f007 ff0a 	bl	8010992 <SX1276Read>
 8008b7e:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 8008b82:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8008b86:	2040      	movs	r0, #64	; 0x40
 8008b88:	f007 fef7 	bl	801097a <SX1276Write>
 8008b8c:	e7b9      	b.n	8008b02 <SX1276SetTx+0x1e>
 8008b8e:	bf00      	nop
 8008b90:	2000119c 	.word	0x2000119c
 8008b94:	200013f8 	.word	0x200013f8
 8008b98:	200012b4 	.word	0x200012b4

08008b9c <SX1276Send>:
{
 8008b9c:	b530      	push	{r4, r5, lr}
 8008b9e:	b083      	sub	sp, #12
 8008ba0:	4604      	mov	r4, r0
 8008ba2:	f88d 1007 	strb.w	r1, [sp, #7]
    switch( SX1276.Settings.Modem )
 8008ba6:	4b44      	ldr	r3, [pc, #272]	; (8008cb8 <SX1276Send+0x11c>)
 8008ba8:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8008bac:	b133      	cbz	r3, 8008bbc <SX1276Send+0x20>
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d03a      	beq.n	8008c28 <SX1276Send+0x8c>
 8008bb2:	2000      	movs	r0, #0
    SX1276SetTx( txTimeout );
 8008bb4:	f7ff ff96 	bl	8008ae4 <SX1276SetTx>
}
 8008bb8:	b003      	add	sp, #12
 8008bba:	bd30      	pop	{r4, r5, pc}
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8008bbc:	4b3e      	ldr	r3, [pc, #248]	; (8008cb8 <SX1276Send+0x11c>)
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = size;
 8008bc4:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8008bc8:	f8a3 1116 	strh.w	r1, [r3, #278]	; 0x116
            if( SX1276.Settings.Fsk.FixLen == false )
 8008bcc:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8008bd0:	b9eb      	cbnz	r3, 8008c0e <SX1276Send+0x72>
                SX1276WriteFifo( ( uint8_t* )&size, 1 );
 8008bd2:	2101      	movs	r1, #1
 8008bd4:	f10d 0007 	add.w	r0, sp, #7
 8008bd8:	f007 fe96 	bl	8010908 <SX1276WriteFifo>
            if( ( size > 0 ) && ( size <= 64 ) )
 8008bdc:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8008be0:	1e53      	subs	r3, r2, #1
 8008be2:	b2db      	uxtb	r3, r3
 8008be4:	2b3f      	cmp	r3, #63	; 0x3f
 8008be6:	d816      	bhi.n	8008c16 <SX1276Send+0x7a>
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 8008be8:	4b33      	ldr	r3, [pc, #204]	; (8008cb8 <SX1276Send+0x11c>)
 8008bea:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
            SX1276WriteFifo( buffer, SX1276.Settings.FskPacketHandler.ChunkSize );
 8008bee:	4d32      	ldr	r5, [pc, #200]	; (8008cb8 <SX1276Send+0x11c>)
 8008bf0:	f895 111b 	ldrb.w	r1, [r5, #283]	; 0x11b
 8008bf4:	4620      	mov	r0, r4
 8008bf6:	f007 fe87 	bl	8010908 <SX1276WriteFifo>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8008bfa:	f895 311b 	ldrb.w	r3, [r5, #283]	; 0x11b
 8008bfe:	f8b5 2118 	ldrh.w	r2, [r5, #280]	; 0x118
 8008c02:	4413      	add	r3, r2
 8008c04:	f8a5 3118 	strh.w	r3, [r5, #280]	; 0x118
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 8008c08:	f8d5 0104 	ldr.w	r0, [r5, #260]	; 0x104
        break;
 8008c0c:	e7d2      	b.n	8008bb4 <SX1276Send+0x18>
                SX1276Write( REG_PAYLOADLENGTH, size );
 8008c0e:	2032      	movs	r0, #50	; 0x32
 8008c10:	f007 feb3 	bl	801097a <SX1276Write>
 8008c14:	e7e2      	b.n	8008bdc <SX1276Send+0x40>
                memcpy1( RxTxBuffer, buffer, size );
 8008c16:	4621      	mov	r1, r4
 8008c18:	4828      	ldr	r0, [pc, #160]	; (8008cbc <SX1276Send+0x120>)
 8008c1a:	f007 fdac 	bl	8010776 <memcpy1>
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 8008c1e:	4b26      	ldr	r3, [pc, #152]	; (8008cb8 <SX1276Send+0x11c>)
 8008c20:	2220      	movs	r2, #32
 8008c22:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
 8008c26:	e7e2      	b.n	8008bee <SX1276Send+0x52>
            if( SX1276.Settings.LoRa.IqInverted == true )
 8008c28:	4b23      	ldr	r3, [pc, #140]	; (8008cb8 <SX1276Send+0x11c>)
 8008c2a:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8008c2e:	b353      	cbz	r3, 8008c86 <SX1276Send+0xea>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8008c30:	2033      	movs	r0, #51	; 0x33
 8008c32:	f007 feae 	bl	8010992 <SX1276Read>
 8008c36:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 8008c3a:	2033      	movs	r0, #51	; 0x33
 8008c3c:	f007 fe9d 	bl	801097a <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8008c40:	2119      	movs	r1, #25
 8008c42:	203b      	movs	r0, #59	; 0x3b
 8008c44:	f007 fe99 	bl	801097a <SX1276Write>
            SX1276.Settings.LoRaPacketHandler.Size = size;
 8008c48:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8008c4c:	4b1a      	ldr	r3, [pc, #104]	; (8008cb8 <SX1276Send+0x11c>)
 8008c4e:	f883 1140 	strb.w	r1, [r3, #320]	; 0x140
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 8008c52:	2022      	movs	r0, #34	; 0x22
 8008c54:	f007 fe91 	bl	801097a <SX1276Write>
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 8008c58:	2100      	movs	r1, #0
 8008c5a:	200e      	movs	r0, #14
 8008c5c:	f007 fe8d 	bl	801097a <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8008c60:	2100      	movs	r1, #0
 8008c62:	200d      	movs	r0, #13
 8008c64:	f007 fe89 	bl	801097a <SX1276Write>
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8008c68:	2001      	movs	r0, #1
 8008c6a:	f007 fe92 	bl	8010992 <SX1276Read>
 8008c6e:	f030 03f8 	bics.w	r3, r0, #248	; 0xf8
 8008c72:	d01a      	beq.n	8008caa <SX1276Send+0x10e>
            SX1276WriteFifo( buffer, size );
 8008c74:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8008c78:	4620      	mov	r0, r4
 8008c7a:	f007 fe45 	bl	8010908 <SX1276WriteFifo>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 8008c7e:	4b0e      	ldr	r3, [pc, #56]	; (8008cb8 <SX1276Send+0x11c>)
 8008c80:	f8d3 0134 	ldr.w	r0, [r3, #308]	; 0x134
        break;
 8008c84:	e796      	b.n	8008bb4 <SX1276Send+0x18>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8008c86:	2033      	movs	r0, #51	; 0x33
 8008c88:	f007 fe83 	bl	8010992 <SX1276Read>
 8008c8c:	b241      	sxtb	r1, r0
 8008c8e:	f021 0141 	bic.w	r1, r1, #65	; 0x41
 8008c92:	f041 0101 	orr.w	r1, r1, #1
 8008c96:	f001 01bf 	and.w	r1, r1, #191	; 0xbf
 8008c9a:	2033      	movs	r0, #51	; 0x33
 8008c9c:	f007 fe6d 	bl	801097a <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8008ca0:	211d      	movs	r1, #29
 8008ca2:	203b      	movs	r0, #59	; 0x3b
 8008ca4:	f007 fe69 	bl	801097a <SX1276Write>
 8008ca8:	e7ce      	b.n	8008c48 <SX1276Send+0xac>
                SX1276SetStby( );
 8008caa:	f7ff ff01 	bl	8008ab0 <SX1276SetStby>
                DelayMs( 1 );
 8008cae:	2001      	movs	r0, #1
 8008cb0:	f007 fdb2 	bl	8010818 <DelayMs>
 8008cb4:	e7de      	b.n	8008c74 <SX1276Send+0xd8>
 8008cb6:	bf00      	nop
 8008cb8:	200012b4 	.word	0x200012b4
 8008cbc:	200011b4 	.word	0x200011b4

08008cc0 <SX1276SetRx>:
{
 8008cc0:	b570      	push	{r4, r5, r6, lr}
 8008cc2:	4604      	mov	r4, r0
    TimerStop( &TxTimeoutTimer );
 8008cc4:	489d      	ldr	r0, [pc, #628]	; (8008f3c <SX1276SetRx+0x27c>)
 8008cc6:	f7ff faff 	bl	80082c8 <TimerStop>
    switch( SX1276.Settings.Modem )
 8008cca:	4b9d      	ldr	r3, [pc, #628]	; (8008f40 <SX1276SetRx+0x280>)
 8008ccc:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8008cd0:	b1e3      	cbz	r3, 8008d0c <SX1276SetRx+0x4c>
 8008cd2:	2b01      	cmp	r3, #1
 8008cd4:	d045      	beq.n	8008d62 <SX1276SetRx+0xa2>
 8008cd6:	2600      	movs	r6, #0
    memset( RxTxBuffer, 0, ( size_t )RX_TX_BUFFER_SIZE );
 8008cd8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008cdc:	2100      	movs	r1, #0
 8008cde:	4899      	ldr	r0, [pc, #612]	; (8008f44 <SX1276SetRx+0x284>)
 8008ce0:	f009 f98b 	bl	8011ffa <memset>
    SX1276.Settings.State = RF_RX_RUNNING;
 8008ce4:	4b96      	ldr	r3, [pc, #600]	; (8008f40 <SX1276SetRx+0x280>)
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    if( timeout != 0 )
 8008cec:	2c00      	cmp	r4, #0
 8008cee:	f040 8107 	bne.w	8008f00 <SX1276SetRx+0x240>
    if( SX1276.Settings.Modem == MODEM_FSK )
 8008cf2:	4b93      	ldr	r3, [pc, #588]	; (8008f40 <SX1276SetRx+0x280>)
 8008cf4:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	f000 810a 	beq.w	8008f12 <SX1276SetRx+0x252>
        if( rxContinuous == true )
 8008cfe:	2e00      	cmp	r6, #0
 8008d00:	f000 8118 	beq.w	8008f34 <SX1276SetRx+0x274>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
 8008d04:	2005      	movs	r0, #5
 8008d06:	f007 fe50 	bl	80109aa <SX1276SetOpMode>
}
 8008d0a:	bd70      	pop	{r4, r5, r6, pc}
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 8008d0c:	4d8c      	ldr	r5, [pc, #560]	; (8008f40 <SX1276SetRx+0x280>)
 8008d0e:	f895 6102 	ldrb.w	r6, [r5, #258]	; 0x102
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8008d12:	2040      	movs	r0, #64	; 0x40
 8008d14:	f007 fe3d 	bl	8010992 <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO0_00 |
 8008d18:	f000 0103 	and.w	r1, r0, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8008d1c:	f041 010c 	orr.w	r1, r1, #12
 8008d20:	2040      	movs	r0, #64	; 0x40
 8008d22:	f007 fe2a 	bl	801097a <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8008d26:	2041      	movs	r0, #65	; 0x41
 8008d28:	f007 fe33 	bl	8010992 <SX1276Read>
 8008d2c:	f060 013e 	orn	r1, r0, #62	; 0x3e
 8008d30:	b2c9      	uxtb	r1, r1
 8008d32:	2041      	movs	r0, #65	; 0x41
 8008d34:	f007 fe21 	bl	801097a <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8008d38:	2035      	movs	r0, #53	; 0x35
 8008d3a:	f007 fe2a 	bl	8010992 <SX1276Read>
 8008d3e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8008d42:	f885 011a 	strb.w	r0, [r5, #282]	; 0x11a
            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8008d46:	211e      	movs	r1, #30
 8008d48:	200d      	movs	r0, #13
 8008d4a:	f007 fe16 	bl	801097a <SX1276Write>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	f885 310c 	strb.w	r3, [r5, #268]	; 0x10c
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8008d54:	f885 310d 	strb.w	r3, [r5, #269]	; 0x10d
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8008d58:	f8a5 3118 	strh.w	r3, [r5, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = 0;
 8008d5c:	f8a5 3116 	strh.w	r3, [r5, #278]	; 0x116
        break;
 8008d60:	e7ba      	b.n	8008cd8 <SX1276SetRx+0x18>
            if( SX1276.Settings.LoRa.IqInverted == true )
 8008d62:	4b77      	ldr	r3, [pc, #476]	; (8008f40 <SX1276SetRx+0x280>)
 8008d64:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8008d68:	b353      	cbz	r3, 8008dc0 <SX1276SetRx+0x100>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8008d6a:	2033      	movs	r0, #51	; 0x33
 8008d6c:	f007 fe11 	bl	8010992 <SX1276Read>
 8008d70:	f040 0141 	orr.w	r1, r0, #65	; 0x41
 8008d74:	b2c9      	uxtb	r1, r1
 8008d76:	2033      	movs	r0, #51	; 0x33
 8008d78:	f007 fdff 	bl	801097a <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8008d7c:	2119      	movs	r1, #25
 8008d7e:	203b      	movs	r0, #59	; 0x3b
 8008d80:	f007 fdfb 	bl	801097a <SX1276Write>
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8008d84:	4b6e      	ldr	r3, [pc, #440]	; (8008f40 <SX1276SetRx+0x280>)
 8008d86:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8008d8a:	2b08      	cmp	r3, #8
 8008d8c:	f200 8087 	bhi.w	8008e9e <SX1276SetRx+0x1de>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 8008d90:	2031      	movs	r0, #49	; 0x31
 8008d92:	f007 fdfe 	bl	8010992 <SX1276Read>
 8008d96:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8008d9a:	2031      	movs	r0, #49	; 0x31
 8008d9c:	f007 fded 	bl	801097a <SX1276Write>
                SX1276Write( REG_LR_IFFREQ2, 0x00 );
 8008da0:	2100      	movs	r1, #0
 8008da2:	2030      	movs	r0, #48	; 0x30
 8008da4:	f007 fde9 	bl	801097a <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 8008da8:	4b65      	ldr	r3, [pc, #404]	; (8008f40 <SX1276SetRx+0x280>)
 8008daa:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8008dae:	2b08      	cmp	r3, #8
 8008db0:	d87e      	bhi.n	8008eb0 <SX1276SetRx+0x1f0>
 8008db2:	e8df f003 	tbb	[pc, r3]
 8008db6:	2417      	.short	0x2417
 8008db8:	584b3e31 	.word	0x584b3e31
 8008dbc:	6a65      	.short	0x6a65
 8008dbe:	6f          	.byte	0x6f
 8008dbf:	00          	.byte	0x00
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8008dc0:	2033      	movs	r0, #51	; 0x33
 8008dc2:	f007 fde6 	bl	8010992 <SX1276Read>
 8008dc6:	b241      	sxtb	r1, r0
 8008dc8:	f021 0141 	bic.w	r1, r1, #65	; 0x41
 8008dcc:	f041 0101 	orr.w	r1, r1, #1
 8008dd0:	f001 01bf 	and.w	r1, r1, #191	; 0xbf
 8008dd4:	2033      	movs	r0, #51	; 0x33
 8008dd6:	f007 fdd0 	bl	801097a <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8008dda:	211d      	movs	r1, #29
 8008ddc:	203b      	movs	r0, #59	; 0x3b
 8008dde:	f007 fdcc 	bl	801097a <SX1276Write>
 8008de2:	e7cf      	b.n	8008d84 <SX1276SetRx+0xc4>
                    SX1276Write( REG_LR_IFFREQ1, 0x48 );
 8008de4:	2148      	movs	r1, #72	; 0x48
 8008de6:	202f      	movs	r0, #47	; 0x2f
 8008de8:	f007 fdc7 	bl	801097a <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 8008dec:	4b54      	ldr	r3, [pc, #336]	; (8008f40 <SX1276SetRx+0x280>)
 8008dee:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8008df2:	f500 50f4 	add.w	r0, r0, #7808	; 0x1e80
 8008df6:	3002      	adds	r0, #2
 8008df8:	f7ff fb0c 	bl	8008414 <SX1276SetChannel>
                    break;
 8008dfc:	e058      	b.n	8008eb0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8008dfe:	2144      	movs	r1, #68	; 0x44
 8008e00:	202f      	movs	r0, #47	; 0x2f
 8008e02:	f007 fdba 	bl	801097a <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 8008e06:	4b4e      	ldr	r3, [pc, #312]	; (8008f40 <SX1276SetRx+0x280>)
 8008e08:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8008e0c:	f500 5022 	add.w	r0, r0, #10368	; 0x2880
 8008e10:	3034      	adds	r0, #52	; 0x34
 8008e12:	f7ff faff 	bl	8008414 <SX1276SetChannel>
                    break;
 8008e16:	e04b      	b.n	8008eb0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8008e18:	2144      	movs	r1, #68	; 0x44
 8008e1a:	202f      	movs	r0, #47	; 0x2f
 8008e1c:	f007 fdad 	bl	801097a <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 8008e20:	4b47      	ldr	r3, [pc, #284]	; (8008f40 <SX1276SetRx+0x280>)
 8008e22:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8008e26:	f500 5074 	add.w	r0, r0, #15616	; 0x3d00
 8008e2a:	3004      	adds	r0, #4
 8008e2c:	f7ff faf2 	bl	8008414 <SX1276SetChannel>
                    break;
 8008e30:	e03e      	b.n	8008eb0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8008e32:	2144      	movs	r1, #68	; 0x44
 8008e34:	202f      	movs	r0, #47	; 0x2f
 8008e36:	f007 fda0 	bl	801097a <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 8008e3a:	4b41      	ldr	r3, [pc, #260]	; (8008f40 <SX1276SetRx+0x280>)
 8008e3c:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8008e40:	f500 40a2 	add.w	r0, r0, #20736	; 0x5100
 8008e44:	305e      	adds	r0, #94	; 0x5e
 8008e46:	f7ff fae5 	bl	8008414 <SX1276SetChannel>
                    break;
 8008e4a:	e031      	b.n	8008eb0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8008e4c:	2144      	movs	r1, #68	; 0x44
 8008e4e:	202f      	movs	r0, #47	; 0x2f
 8008e50:	f007 fd93 	bl	801097a <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 8008e54:	4b3a      	ldr	r3, [pc, #232]	; (8008f40 <SX1276SetRx+0x280>)
 8008e56:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8008e5a:	f500 40f4 	add.w	r0, r0, #31232	; 0x7a00
 8008e5e:	3012      	adds	r0, #18
 8008e60:	f7ff fad8 	bl	8008414 <SX1276SetChannel>
                    break;
 8008e64:	e024      	b.n	8008eb0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8008e66:	2144      	movs	r1, #68	; 0x44
 8008e68:	202f      	movs	r0, #47	; 0x2f
 8008e6a:	f007 fd86 	bl	801097a <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8008e6e:	4b34      	ldr	r3, [pc, #208]	; (8008f40 <SX1276SetRx+0x280>)
 8008e70:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
 8008e74:	f500 4022 	add.w	r0, r0, #41472	; 0xa200
 8008e78:	30c6      	adds	r0, #198	; 0xc6
 8008e7a:	f7ff facb 	bl	8008414 <SX1276SetChannel>
                    break;
 8008e7e:	e017      	b.n	8008eb0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8008e80:	2140      	movs	r1, #64	; 0x40
 8008e82:	202f      	movs	r0, #47	; 0x2f
 8008e84:	f007 fd79 	bl	801097a <SX1276Write>
                    break;
 8008e88:	e012      	b.n	8008eb0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8008e8a:	2140      	movs	r1, #64	; 0x40
 8008e8c:	202f      	movs	r0, #47	; 0x2f
 8008e8e:	f007 fd74 	bl	801097a <SX1276Write>
                    break;
 8008e92:	e00d      	b.n	8008eb0 <SX1276SetRx+0x1f0>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8008e94:	2140      	movs	r1, #64	; 0x40
 8008e96:	202f      	movs	r0, #47	; 0x2f
 8008e98:	f007 fd6f 	bl	801097a <SX1276Write>
                    break;
 8008e9c:	e008      	b.n	8008eb0 <SX1276SetRx+0x1f0>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 8008e9e:	2031      	movs	r0, #49	; 0x31
 8008ea0:	f007 fd77 	bl	8010992 <SX1276Read>
 8008ea4:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8008ea8:	b2c9      	uxtb	r1, r1
 8008eaa:	2031      	movs	r0, #49	; 0x31
 8008eac:	f007 fd65 	bl	801097a <SX1276Write>
            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 8008eb0:	4b23      	ldr	r3, [pc, #140]	; (8008f40 <SX1276SetRx+0x280>)
 8008eb2:	f893 6132 	ldrb.w	r6, [r3, #306]	; 0x132
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8008eb6:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 8008eba:	b1a3      	cbz	r3, 8008ee6 <SX1276SetRx+0x226>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8008ebc:	211d      	movs	r1, #29
 8008ebe:	2011      	movs	r0, #17
 8008ec0:	f007 fd5b 	bl	801097a <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8008ec4:	2040      	movs	r0, #64	; 0x40
 8008ec6:	f007 fd64 	bl	8010992 <SX1276Read>
 8008eca:	f000 0133 	and.w	r1, r0, #51	; 0x33
 8008ece:	2040      	movs	r0, #64	; 0x40
 8008ed0:	f007 fd53 	bl	801097a <SX1276Write>
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 8008ed4:	2100      	movs	r1, #0
 8008ed6:	200f      	movs	r0, #15
 8008ed8:	f007 fd4f 	bl	801097a <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8008edc:	2100      	movs	r1, #0
 8008ede:	200d      	movs	r0, #13
 8008ee0:	f007 fd4b 	bl	801097a <SX1276Write>
        break;
 8008ee4:	e6f8      	b.n	8008cd8 <SX1276SetRx+0x18>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8008ee6:	211f      	movs	r1, #31
 8008ee8:	2011      	movs	r0, #17
 8008eea:	f007 fd46 	bl	801097a <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8008eee:	2040      	movs	r0, #64	; 0x40
 8008ef0:	f007 fd4f 	bl	8010992 <SX1276Read>
 8008ef4:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 8008ef8:	2040      	movs	r0, #64	; 0x40
 8008efa:	f007 fd3e 	bl	801097a <SX1276Write>
 8008efe:	e7e9      	b.n	8008ed4 <SX1276SetRx+0x214>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8008f00:	4d11      	ldr	r5, [pc, #68]	; (8008f48 <SX1276SetRx+0x288>)
 8008f02:	4621      	mov	r1, r4
 8008f04:	4628      	mov	r0, r5
 8008f06:	f007 fc60 	bl	80107ca <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 8008f0a:	4628      	mov	r0, r5
 8008f0c:	f7ff f962 	bl	80081d4 <TimerStart>
 8008f10:	e6ef      	b.n	8008cf2 <SX1276SetRx+0x32>
        SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8008f12:	2005      	movs	r0, #5
 8008f14:	f007 fd49 	bl	80109aa <SX1276SetOpMode>
        if( rxContinuous == false )
 8008f18:	2e00      	cmp	r6, #0
 8008f1a:	f47f aef6 	bne.w	8008d0a <SX1276SetRx+0x4a>
            TimerSetValue( &RxTimeoutSyncWord, SX1276.Settings.Fsk.RxSingleTimeout );
 8008f1e:	4c0b      	ldr	r4, [pc, #44]	; (8008f4c <SX1276SetRx+0x28c>)
 8008f20:	4b07      	ldr	r3, [pc, #28]	; (8008f40 <SX1276SetRx+0x280>)
 8008f22:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
 8008f26:	4620      	mov	r0, r4
 8008f28:	f007 fc4f 	bl	80107ca <TimerSetValue>
            TimerStart( &RxTimeoutSyncWord );
 8008f2c:	4620      	mov	r0, r4
 8008f2e:	f7ff f951 	bl	80081d4 <TimerStart>
 8008f32:	e6ea      	b.n	8008d0a <SX1276SetRx+0x4a>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8008f34:	2006      	movs	r0, #6
 8008f36:	f007 fd38 	bl	80109aa <SX1276SetOpMode>
}
 8008f3a:	e6e6      	b.n	8008d0a <SX1276SetRx+0x4a>
 8008f3c:	200013f8 	.word	0x200013f8
 8008f40:	200012b4 	.word	0x200012b4
 8008f44:	200011b4 	.word	0x200011b4
 8008f48:	2000119c 	.word	0x2000119c
 8008f4c:	20001184 	.word	0x20001184

08008f50 <SX1276ReadRssi>:
{
 8008f50:	b508      	push	{r3, lr}
    switch( modem )
 8008f52:	b120      	cbz	r0, 8008f5e <SX1276ReadRssi+0xe>
 8008f54:	2801      	cmp	r0, #1
 8008f56:	d00a      	beq.n	8008f6e <SX1276ReadRssi+0x1e>
 8008f58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8008f5c:	bd08      	pop	{r3, pc}
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8008f5e:	2011      	movs	r0, #17
 8008f60:	f007 fd17 	bl	8010992 <SX1276Read>
 8008f64:	f3c0 0047 	ubfx	r0, r0, #1, #8
 8008f68:	4240      	negs	r0, r0
 8008f6a:	b200      	sxth	r0, r0
        break;
 8008f6c:	e7f6      	b.n	8008f5c <SX1276ReadRssi+0xc>
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8008f6e:	4b0a      	ldr	r3, [pc, #40]	; (8008f98 <SX1276ReadRssi+0x48>)
 8008f70:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8008f74:	4b09      	ldr	r3, [pc, #36]	; (8008f9c <SX1276ReadRssi+0x4c>)
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d906      	bls.n	8008f88 <SX1276ReadRssi+0x38>
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 8008f7a:	201b      	movs	r0, #27
 8008f7c:	f007 fd09 	bl	8010992 <SX1276Read>
 8008f80:	b280      	uxth	r0, r0
 8008f82:	389d      	subs	r0, #157	; 0x9d
 8008f84:	b200      	sxth	r0, r0
 8008f86:	e7e9      	b.n	8008f5c <SX1276ReadRssi+0xc>
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 8008f88:	201b      	movs	r0, #27
 8008f8a:	f007 fd02 	bl	8010992 <SX1276Read>
 8008f8e:	b280      	uxth	r0, r0
 8008f90:	38a4      	subs	r0, #164	; 0xa4
 8008f92:	b200      	sxth	r0, r0
 8008f94:	e7e2      	b.n	8008f5c <SX1276ReadRssi+0xc>
 8008f96:	bf00      	nop
 8008f98:	200012b4 	.word	0x200012b4
 8008f9c:	1f4add40 	.word	0x1f4add40

08008fa0 <SX1276SetModem>:
{
 8008fa0:	b510      	push	{r4, lr}
 8008fa2:	4604      	mov	r4, r0
    if( ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 8008fa4:	2001      	movs	r0, #1
 8008fa6:	f007 fcf4 	bl	8010992 <SX1276Read>
 8008faa:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008fae:	d121      	bne.n	8008ff4 <SX1276SetModem+0x54>
        SX1276.Settings.Modem = MODEM_FSK;
 8008fb0:	4b1d      	ldr	r3, [pc, #116]	; (8009028 <SX1276SetModem+0x88>)
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
    if( SX1276.Settings.Modem == modem )
 8008fb8:	4b1b      	ldr	r3, [pc, #108]	; (8009028 <SX1276SetModem+0x88>)
 8008fba:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8008fbe:	42a3      	cmp	r3, r4
 8008fc0:	d017      	beq.n	8008ff2 <SX1276SetModem+0x52>
    SX1276.Settings.Modem = modem;
 8008fc2:	4b19      	ldr	r3, [pc, #100]	; (8009028 <SX1276SetModem+0x88>)
 8008fc4:	f883 40e1 	strb.w	r4, [r3, #225]	; 0xe1
    switch( SX1276.Settings.Modem )
 8008fc8:	2c01      	cmp	r4, #1
 8008fca:	d018      	beq.n	8008ffe <SX1276SetModem+0x5e>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8008fcc:	2000      	movs	r0, #0
 8008fce:	f007 fcec 	bl	80109aa <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 8008fd2:	2001      	movs	r0, #1
 8008fd4:	f007 fcdd 	bl	8010992 <SX1276Read>
 8008fd8:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8008fdc:	2001      	movs	r0, #1
 8008fde:	f007 fccc 	bl	801097a <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8008fe2:	2100      	movs	r1, #0
 8008fe4:	2040      	movs	r0, #64	; 0x40
 8008fe6:	f007 fcc8 	bl	801097a <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 8008fea:	2130      	movs	r1, #48	; 0x30
 8008fec:	2041      	movs	r0, #65	; 0x41
 8008fee:	f007 fcc4 	bl	801097a <SX1276Write>
}
 8008ff2:	bd10      	pop	{r4, pc}
        SX1276.Settings.Modem = MODEM_LORA;
 8008ff4:	4b0c      	ldr	r3, [pc, #48]	; (8009028 <SX1276SetModem+0x88>)
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 8008ffc:	e7dc      	b.n	8008fb8 <SX1276SetModem+0x18>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8008ffe:	2000      	movs	r0, #0
 8009000:	f007 fcd3 	bl	80109aa <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 8009004:	2001      	movs	r0, #1
 8009006:	f007 fcc4 	bl	8010992 <SX1276Read>
 800900a:	f060 017f 	orn	r1, r0, #127	; 0x7f
 800900e:	b2c9      	uxtb	r1, r1
 8009010:	2001      	movs	r0, #1
 8009012:	f007 fcb2 	bl	801097a <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8009016:	2100      	movs	r1, #0
 8009018:	2040      	movs	r0, #64	; 0x40
 800901a:	f007 fcae 	bl	801097a <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 800901e:	2100      	movs	r1, #0
 8009020:	2041      	movs	r0, #65	; 0x41
 8009022:	f007 fcaa 	bl	801097a <SX1276Write>
        break;
 8009026:	e7e4      	b.n	8008ff2 <SX1276SetModem+0x52>
 8009028:	200012b4 	.word	0x200012b4

0800902c <SX1276Init>:
{
 800902c:	b538      	push	{r3, r4, r5, lr}
    RadioEvents = events;
 800902e:	4b19      	ldr	r3, [pc, #100]	; (8009094 <SX1276Init+0x68>)
 8009030:	6018      	str	r0, [r3, #0]
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8009032:	4c19      	ldr	r4, [pc, #100]	; (8009098 <SX1276Init+0x6c>)
 8009034:	4621      	mov	r1, r4
 8009036:	4819      	ldr	r0, [pc, #100]	; (800909c <SX1276Init+0x70>)
 8009038:	f007 fbbe 	bl	80107b8 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 800903c:	4621      	mov	r1, r4
 800903e:	4818      	ldr	r0, [pc, #96]	; (80090a0 <SX1276Init+0x74>)
 8009040:	f007 fbba 	bl	80107b8 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 8009044:	4621      	mov	r1, r4
 8009046:	4817      	ldr	r0, [pc, #92]	; (80090a4 <SX1276Init+0x78>)
 8009048:	f007 fbb6 	bl	80107b8 <TimerInit>
    SX1276Reset( );
 800904c:	f7fe fd38 	bl	8007ac0 <SX1276Reset>
    RxChainCalibration( );
 8009050:	f7ff fccc 	bl	80089ec <RxChainCalibration>
    SX1276SetOpMode( RF_OPMODE_SLEEP );
 8009054:	2000      	movs	r0, #0
 8009056:	f007 fca8 	bl	80109aa <SX1276SetOpMode>
    SX1276IoIrqInit( DioIrq );
 800905a:	4813      	ldr	r0, [pc, #76]	; (80090a8 <SX1276Init+0x7c>)
 800905c:	f7fe fd64 	bl	8007b28 <SX1276IoIrqInit>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8009060:	2400      	movs	r4, #0
 8009062:	e00c      	b.n	800907e <SX1276Init+0x52>
        SX1276SetModem( RadioRegsInit[i].Modem );
 8009064:	4a11      	ldr	r2, [pc, #68]	; (80090ac <SX1276Init+0x80>)
 8009066:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800906a:	18d5      	adds	r5, r2, r3
 800906c:	5cd0      	ldrb	r0, [r2, r3]
 800906e:	f7ff ff97 	bl	8008fa0 <SX1276SetModem>
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8009072:	78a9      	ldrb	r1, [r5, #2]
 8009074:	7868      	ldrb	r0, [r5, #1]
 8009076:	f007 fc80 	bl	801097a <SX1276Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 800907a:	3401      	adds	r4, #1
 800907c:	b2e4      	uxtb	r4, r4
 800907e:	2c0f      	cmp	r4, #15
 8009080:	d9f0      	bls.n	8009064 <SX1276Init+0x38>
    SX1276SetModem( MODEM_FSK );
 8009082:	2000      	movs	r0, #0
 8009084:	f7ff ff8c 	bl	8008fa0 <SX1276SetModem>
    SX1276.Settings.State = RF_IDLE;
 8009088:	4b09      	ldr	r3, [pc, #36]	; (80090b0 <SX1276Init+0x84>)
 800908a:	2200      	movs	r2, #0
 800908c:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 8009090:	bd38      	pop	{r3, r4, r5, pc}
 8009092:	bf00      	nop
 8009094:	20001180 	.word	0x20001180
 8009098:	080096ad 	.word	0x080096ad
 800909c:	200013f8 	.word	0x200013f8
 80090a0:	2000119c 	.word	0x2000119c
 80090a4:	20001184 	.word	0x20001184
 80090a8:	20000144 	.word	0x20000144
 80090ac:	08013e4c 	.word	0x08013e4c
 80090b0:	200012b4 	.word	0x200012b4

080090b4 <SX1276SetRxConfig>:
{
 80090b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090b8:	b085      	sub	sp, #20
 80090ba:	4604      	mov	r4, r0
 80090bc:	9101      	str	r1, [sp, #4]
 80090be:	4615      	mov	r5, r2
 80090c0:	9303      	str	r3, [sp, #12]
 80090c2:	f8bd 803c 	ldrh.w	r8, [sp, #60]	; 0x3c
 80090c6:	f8bd a040 	ldrh.w	sl, [sp, #64]	; 0x40
 80090ca:	f89d 7044 	ldrb.w	r7, [sp, #68]	; 0x44
 80090ce:	f89d 9048 	ldrb.w	r9, [sp, #72]	; 0x48
 80090d2:	f89d 604c 	ldrb.w	r6, [sp, #76]	; 0x4c
 80090d6:	f89d b058 	ldrb.w	fp, [sp, #88]	; 0x58
 80090da:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 80090de:	9302      	str	r3, [sp, #8]
    SX1276SetModem( modem );
 80090e0:	f7ff ff5e 	bl	8008fa0 <SX1276SetModem>
    switch( modem )
 80090e4:	b124      	cbz	r4, 80090f0 <SX1276SetRxConfig+0x3c>
 80090e6:	2c01      	cmp	r4, #1
 80090e8:	d069      	beq.n	80091be <SX1276SetRxConfig+0x10a>
}
 80090ea:	b005      	add	sp, #20
 80090ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80090f0:	4ba0      	ldr	r3, [pc, #640]	; (8009374 <SX1276SetRxConfig+0x2c0>)
 80090f2:	9c01      	ldr	r4, [sp, #4]
 80090f4:	f8c3 40f0 	str.w	r4, [r3, #240]	; 0xf0
            SX1276.Settings.Fsk.Datarate = datarate;
 80090f8:	f8c3 50f8 	str.w	r5, [r3, #248]	; 0xf8
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 80090fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80090fe:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
            SX1276.Settings.Fsk.FixLen = fixLen;
 8009102:	f883 70fe 	strb.w	r7, [r3, #254]	; 0xfe
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 8009106:	f883 90ff 	strb.w	r9, [r3, #255]	; 0xff
            SX1276.Settings.Fsk.CrcOn = crcOn;
 800910a:	f883 6100 	strb.w	r6, [r3, #256]	; 0x100
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 800910e:	f883 b101 	strb.w	fp, [r3, #257]	; 0x101
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 8009112:	9a02      	ldr	r2, [sp, #8]
 8009114:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8009118:	f8a3 80fc 	strh.w	r8, [r3, #252]	; 0xfc
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 800911c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8009120:	fb02 fa0a 	mul.w	sl, r2, sl
 8009124:	fbba f2f5 	udiv	r2, sl, r5
 8009128:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 800912c:	4b92      	ldr	r3, [pc, #584]	; (8009378 <SX1276SetRxConfig+0x2c4>)
 800912e:	fbb3 f5f5 	udiv	r5, r3, r5
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 8009132:	f3c5 2107 	ubfx	r1, r5, #8, #8
 8009136:	2002      	movs	r0, #2
 8009138:	f007 fc1f 	bl	801097a <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 800913c:	b2e9      	uxtb	r1, r5
 800913e:	2003      	movs	r0, #3
 8009140:	f007 fc1b 	bl	801097a <SX1276Write>
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8009144:	4620      	mov	r0, r4
 8009146:	f7ff f913 	bl	8008370 <GetFskBandwidthRegValue>
 800914a:	4601      	mov	r1, r0
 800914c:	2012      	movs	r0, #18
 800914e:	f007 fc14 	bl	801097a <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8009152:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009154:	f7ff f90c 	bl	8008370 <GetFskBandwidthRegValue>
 8009158:	4601      	mov	r1, r0
 800915a:	2013      	movs	r0, #19
 800915c:	f007 fc0d 	bl	801097a <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8009160:	ea4f 2118 	mov.w	r1, r8, lsr #8
 8009164:	2025      	movs	r0, #37	; 0x25
 8009166:	f007 fc08 	bl	801097a <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 800916a:	fa5f f188 	uxtb.w	r1, r8
 800916e:	2026      	movs	r0, #38	; 0x26
 8009170:	f007 fc03 	bl	801097a <SX1276Write>
            if( fixLen == 1 )
 8009174:	b1df      	cbz	r7, 80091ae <SX1276SetRxConfig+0xfa>
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 8009176:	4649      	mov	r1, r9
 8009178:	2032      	movs	r0, #50	; 0x32
 800917a:	f007 fbfe 	bl	801097a <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 800917e:	2030      	movs	r0, #48	; 0x30
 8009180:	f007 fc07 	bl	8010992 <SX1276Read>
                           RF_PACKETCONFIG1_CRC_MASK &
 8009184:	f000 016f 	and.w	r1, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8009188:	b1b7      	cbz	r7, 80091b8 <SX1276SetRxConfig+0x104>
 800918a:	2300      	movs	r3, #0
 800918c:	4319      	orrs	r1, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 800918e:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
            SX1276Write( REG_PACKETCONFIG1,
 8009192:	b2c9      	uxtb	r1, r1
 8009194:	2030      	movs	r0, #48	; 0x30
 8009196:	f007 fbf0 	bl	801097a <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 800919a:	2031      	movs	r0, #49	; 0x31
 800919c:	f007 fbf9 	bl	8010992 <SX1276Read>
 80091a0:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80091a4:	b2c9      	uxtb	r1, r1
 80091a6:	2031      	movs	r0, #49	; 0x31
 80091a8:	f007 fbe7 	bl	801097a <SX1276Write>
        break;
 80091ac:	e79d      	b.n	80090ea <SX1276SetRxConfig+0x36>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 80091ae:	21ff      	movs	r1, #255	; 0xff
 80091b0:	2032      	movs	r0, #50	; 0x32
 80091b2:	f007 fbe2 	bl	801097a <SX1276Write>
 80091b6:	e7e2      	b.n	800917e <SX1276SetRxConfig+0xca>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 80091b8:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 80091bc:	e7e6      	b.n	800918c <SX1276SetRxConfig+0xd8>
            if( bandwidth > 2 )
 80091be:	9b01      	ldr	r3, [sp, #4]
 80091c0:	2b02      	cmp	r3, #2
 80091c2:	d900      	bls.n	80091c6 <SX1276SetRxConfig+0x112>
                while( 1 );
 80091c4:	e7fe      	b.n	80091c4 <SX1276SetRxConfig+0x110>
            bandwidth += 7;
 80091c6:	9c01      	ldr	r4, [sp, #4]
 80091c8:	3407      	adds	r4, #7
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 80091ca:	4b6a      	ldr	r3, [pc, #424]	; (8009374 <SX1276SetRxConfig+0x2c0>)
 80091cc:	f8c3 4120 	str.w	r4, [r3, #288]	; 0x120
            SX1276.Settings.LoRa.Datarate = datarate;
 80091d0:	f8c3 5124 	str.w	r5, [r3, #292]	; 0x124
            SX1276.Settings.LoRa.Coderate = coderate;
 80091d4:	9a03      	ldr	r2, [sp, #12]
 80091d6:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 80091da:	f8a3 812a 	strh.w	r8, [r3, #298]	; 0x12a
            SX1276.Settings.LoRa.FixLen = fixLen;
 80091de:	f883 712c 	strb.w	r7, [r3, #300]	; 0x12c
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 80091e2:	f883 912d 	strb.w	r9, [r3, #301]	; 0x12d
            SX1276.Settings.LoRa.CrcOn = crcOn;
 80091e6:	f883 612e 	strb.w	r6, [r3, #302]	; 0x12e
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 80091ea:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
 80091ee:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 80091f2:	f89d 2054 	ldrb.w	r2, [sp, #84]	; 0x54
 80091f6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 80091fa:	f883 b131 	strb.w	fp, [r3, #305]	; 0x131
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 80091fe:	9a02      	ldr	r2, [sp, #8]
 8009200:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
            if( datarate > 12 )
 8009204:	2d0c      	cmp	r5, #12
 8009206:	d803      	bhi.n	8009210 <SX1276SetRxConfig+0x15c>
            else if( datarate < 6 )
 8009208:	2d05      	cmp	r5, #5
 800920a:	d802      	bhi.n	8009212 <SX1276SetRxConfig+0x15e>
                datarate = 6;
 800920c:	2506      	movs	r5, #6
 800920e:	e000      	b.n	8009212 <SX1276SetRxConfig+0x15e>
                datarate = 12;
 8009210:	250c      	movs	r5, #12
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8009212:	2c07      	cmp	r4, #7
 8009214:	d063      	beq.n	80092de <SX1276SetRxConfig+0x22a>
 8009216:	2c08      	cmp	r4, #8
 8009218:	d06a      	beq.n	80092f0 <SX1276SetRxConfig+0x23c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 800921a:	4b56      	ldr	r3, [pc, #344]	; (8009374 <SX1276SetRxConfig+0x2c0>)
 800921c:	2200      	movs	r2, #0
 800921e:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8009222:	201d      	movs	r0, #29
 8009224:	f007 fbb5 	bl	8010992 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8009228:	0123      	lsls	r3, r4, #4
 800922a:	b2da      	uxtb	r2, r3
 800922c:	9b03      	ldr	r3, [sp, #12]
 800922e:	005b      	lsls	r3, r3, #1
 8009230:	b2db      	uxtb	r3, r3
 8009232:	4313      	orrs	r3, r2
            SX1276Write( REG_LR_MODEMCONFIG1,
 8009234:	ea43 0107 	orr.w	r1, r3, r7
 8009238:	201d      	movs	r0, #29
 800923a:	f007 fb9e 	bl	801097a <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 800923e:	201e      	movs	r0, #30
 8009240:	f007 fba7 	bl	8010992 <SX1276Read>
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 8009244:	f000 0308 	and.w	r3, r0, #8
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 8009248:	012a      	lsls	r2, r5, #4
 800924a:	b2d2      	uxtb	r2, r2
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
 800924c:	431a      	orrs	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 800924e:	00b3      	lsls	r3, r6, #2
 8009250:	b2db      	uxtb	r3, r3
 8009252:	4313      	orrs	r3, r2
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8009254:	f3ca 2101 	ubfx	r1, sl, #8, #2
            SX1276Write( REG_LR_MODEMCONFIG2,
 8009258:	4319      	orrs	r1, r3
 800925a:	201e      	movs	r0, #30
 800925c:	f007 fb8d 	bl	801097a <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8009260:	2026      	movs	r0, #38	; 0x26
 8009262:	f007 fb96 	bl	8010992 <SX1276Read>
 8009266:	b241      	sxtb	r1, r0
 8009268:	f021 0108 	bic.w	r1, r1, #8
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 800926c:	4b41      	ldr	r3, [pc, #260]	; (8009374 <SX1276SetRxConfig+0x2c0>)
 800926e:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8009272:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8009276:	b2c9      	uxtb	r1, r1
 8009278:	2026      	movs	r0, #38	; 0x26
 800927a:	f007 fb7e 	bl	801097a <SX1276Write>
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 800927e:	fa5f f18a 	uxtb.w	r1, sl
 8009282:	201f      	movs	r0, #31
 8009284:	f007 fb79 	bl	801097a <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8009288:	ea4f 2118 	mov.w	r1, r8, lsr #8
 800928c:	2020      	movs	r0, #32
 800928e:	f007 fb74 	bl	801097a <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8009292:	fa5f f188 	uxtb.w	r1, r8
 8009296:	2021      	movs	r0, #33	; 0x21
 8009298:	f007 fb6f 	bl	801097a <SX1276Write>
            if( fixLen == 1 )
 800929c:	bb5f      	cbnz	r7, 80092f6 <SX1276SetRxConfig+0x242>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 800929e:	4b35      	ldr	r3, [pc, #212]	; (8009374 <SX1276SetRxConfig+0x2c0>)
 80092a0:	f893 312f 	ldrb.w	r3, [r3, #303]	; 0x12f
 80092a4:	bb63      	cbnz	r3, 8009300 <SX1276SetRxConfig+0x24c>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 80092a6:	2c09      	cmp	r4, #9
 80092a8:	d03a      	beq.n	8009320 <SX1276SetRxConfig+0x26c>
            else if( bandwidth == 9 )
 80092aa:	2c09      	cmp	r4, #9
 80092ac:	d047      	beq.n	800933e <SX1276SetRxConfig+0x28a>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 80092ae:	2103      	movs	r1, #3
 80092b0:	2036      	movs	r0, #54	; 0x36
 80092b2:	f007 fb62 	bl	801097a <SX1276Write>
            if( datarate == 6 )
 80092b6:	2d06      	cmp	r5, #6
 80092b8:	d04a      	beq.n	8009350 <SX1276SetRxConfig+0x29c>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80092ba:	2031      	movs	r0, #49	; 0x31
 80092bc:	f007 fb69 	bl	8010992 <SX1276Read>
 80092c0:	b241      	sxtb	r1, r0
 80092c2:	f021 0107 	bic.w	r1, r1, #7
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 80092c6:	f041 0103 	orr.w	r1, r1, #3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 80092ca:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
 80092ce:	2031      	movs	r0, #49	; 0x31
 80092d0:	f007 fb53 	bl	801097a <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80092d4:	210a      	movs	r1, #10
 80092d6:	2037      	movs	r0, #55	; 0x37
 80092d8:	f007 fb4f 	bl	801097a <SX1276Write>
}
 80092dc:	e705      	b.n	80090ea <SX1276SetRxConfig+0x36>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80092de:	f1a5 030b 	sub.w	r3, r5, #11
 80092e2:	2b01      	cmp	r3, #1
 80092e4:	d897      	bhi.n	8009216 <SX1276SetRxConfig+0x162>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 80092e6:	4b23      	ldr	r3, [pc, #140]	; (8009374 <SX1276SetRxConfig+0x2c0>)
 80092e8:	2201      	movs	r2, #1
 80092ea:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 80092ee:	e798      	b.n	8009222 <SX1276SetRxConfig+0x16e>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 80092f0:	2d0c      	cmp	r5, #12
 80092f2:	d192      	bne.n	800921a <SX1276SetRxConfig+0x166>
 80092f4:	e7f7      	b.n	80092e6 <SX1276SetRxConfig+0x232>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 80092f6:	4649      	mov	r1, r9
 80092f8:	2022      	movs	r0, #34	; 0x22
 80092fa:	f007 fb3e 	bl	801097a <SX1276Write>
 80092fe:	e7ce      	b.n	800929e <SX1276SetRxConfig+0x1ea>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8009300:	2044      	movs	r0, #68	; 0x44
 8009302:	f007 fb46 	bl	8010992 <SX1276Read>
 8009306:	f060 017f 	orn	r1, r0, #127	; 0x7f
 800930a:	b2c9      	uxtb	r1, r1
 800930c:	2044      	movs	r0, #68	; 0x44
 800930e:	f007 fb34 	bl	801097a <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8009312:	4b18      	ldr	r3, [pc, #96]	; (8009374 <SX1276SetRxConfig+0x2c0>)
 8009314:	f893 1130 	ldrb.w	r1, [r3, #304]	; 0x130
 8009318:	2024      	movs	r0, #36	; 0x24
 800931a:	f007 fb2e 	bl	801097a <SX1276Write>
 800931e:	e7c2      	b.n	80092a6 <SX1276SetRxConfig+0x1f2>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8009320:	4b14      	ldr	r3, [pc, #80]	; (8009374 <SX1276SetRxConfig+0x2c0>)
 8009322:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8009326:	4b15      	ldr	r3, [pc, #84]	; (800937c <SX1276SetRxConfig+0x2c8>)
 8009328:	429a      	cmp	r2, r3
 800932a:	d9be      	bls.n	80092aa <SX1276SetRxConfig+0x1f6>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 800932c:	2102      	movs	r1, #2
 800932e:	2036      	movs	r0, #54	; 0x36
 8009330:	f007 fb23 	bl	801097a <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x64 );
 8009334:	2164      	movs	r1, #100	; 0x64
 8009336:	203a      	movs	r0, #58	; 0x3a
 8009338:	f007 fb1f 	bl	801097a <SX1276Write>
 800933c:	e7bb      	b.n	80092b6 <SX1276SetRxConfig+0x202>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 800933e:	2102      	movs	r1, #2
 8009340:	2036      	movs	r0, #54	; 0x36
 8009342:	f007 fb1a 	bl	801097a <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8009346:	217f      	movs	r1, #127	; 0x7f
 8009348:	203a      	movs	r0, #58	; 0x3a
 800934a:	f007 fb16 	bl	801097a <SX1276Write>
 800934e:	e7b2      	b.n	80092b6 <SX1276SetRxConfig+0x202>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8009350:	2031      	movs	r0, #49	; 0x31
 8009352:	f007 fb1e 	bl	8010992 <SX1276Read>
 8009356:	b241      	sxtb	r1, r0
 8009358:	f021 0107 	bic.w	r1, r1, #7
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 800935c:	f041 0105 	orr.w	r1, r1, #5
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8009360:	f001 01fd 	and.w	r1, r1, #253	; 0xfd
 8009364:	2031      	movs	r0, #49	; 0x31
 8009366:	f007 fb08 	bl	801097a <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 800936a:	210c      	movs	r1, #12
 800936c:	2037      	movs	r0, #55	; 0x37
 800936e:	f007 fb04 	bl	801097a <SX1276Write>
 8009372:	e6ba      	b.n	80090ea <SX1276SetRxConfig+0x36>
 8009374:	200012b4 	.word	0x200012b4
 8009378:	01e84800 	.word	0x01e84800
 800937c:	1f4add40 	.word	0x1f4add40

08009380 <SX1276SetTxConfig>:
{
 8009380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009384:	b083      	sub	sp, #12
 8009386:	4604      	mov	r4, r0
 8009388:	460d      	mov	r5, r1
 800938a:	9201      	str	r2, [sp, #4]
 800938c:	9300      	str	r3, [sp, #0]
 800938e:	f89d 9034 	ldrb.w	r9, [sp, #52]	; 0x34
 8009392:	f8bd 7038 	ldrh.w	r7, [sp, #56]	; 0x38
 8009396:	f89d 803c 	ldrb.w	r8, [sp, #60]	; 0x3c
 800939a:	f89d 6040 	ldrb.w	r6, [sp, #64]	; 0x40
 800939e:	f89d b044 	ldrb.w	fp, [sp, #68]	; 0x44
 80093a2:	f89d a04c 	ldrb.w	sl, [sp, #76]	; 0x4c
    SX1276SetModem( modem );
 80093a6:	f7ff fdfb 	bl	8008fa0 <SX1276SetModem>
    SX1276SetRfTxPower( power );
 80093aa:	4628      	mov	r0, r5
 80093ac:	f7fe fe08 	bl	8007fc0 <SX1276SetRfTxPower>
    switch( modem )
 80093b0:	b124      	cbz	r4, 80093bc <SX1276SetTxConfig+0x3c>
 80093b2:	2c01      	cmp	r4, #1
 80093b4:	d057      	beq.n	8009466 <SX1276SetTxConfig+0xe6>
}
 80093b6:	b003      	add	sp, #12
 80093b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Power = power;
 80093bc:	4b81      	ldr	r3, [pc, #516]	; (80095c4 <SX1276SetTxConfig+0x244>)
 80093be:	f883 50e8 	strb.w	r5, [r3, #232]	; 0xe8
            SX1276.Settings.Fsk.Fdev = fdev;
 80093c2:	9801      	ldr	r0, [sp, #4]
 80093c4:	f8c3 00ec 	str.w	r0, [r3, #236]	; 0xec
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80093c8:	9a00      	ldr	r2, [sp, #0]
 80093ca:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
            SX1276.Settings.Fsk.Datarate = datarate;
 80093ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80093d0:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 80093d4:	f8a3 70fc 	strh.w	r7, [r3, #252]	; 0xfc
            SX1276.Settings.Fsk.FixLen = fixLen;
 80093d8:	f883 80fe 	strb.w	r8, [r3, #254]	; 0xfe
            SX1276.Settings.Fsk.CrcOn = crcOn;
 80093dc:	f883 6100 	strb.w	r6, [r3, #256]	; 0x100
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 80093e0:	f883 a101 	strb.w	sl, [r3, #257]	; 0x101
            SX1276.Settings.Fsk.TxTimeout = timeout;
 80093e4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80093e6:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
            uint32_t fdevInPllSteps = SX1276ConvertFreqInHzToPllStep( fdev );
 80093ea:	f7fe ffad 	bl	8008348 <SX1276ConvertFreqInHzToPllStep>
 80093ee:	4604      	mov	r4, r0
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdevInPllSteps >> 8 ) );
 80093f0:	f3c0 2107 	ubfx	r1, r0, #8, #8
 80093f4:	2004      	movs	r0, #4
 80093f6:	f007 fac0 	bl	801097a <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdevInPllSteps & 0xFF ) );
 80093fa:	b2e1      	uxtb	r1, r4
 80093fc:	2005      	movs	r0, #5
 80093fe:	f007 fabc 	bl	801097a <SX1276Write>
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 8009402:	4c71      	ldr	r4, [pc, #452]	; (80095c8 <SX1276SetTxConfig+0x248>)
 8009404:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009406:	fbb4 f4f3 	udiv	r4, r4, r3
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 800940a:	f3c4 2107 	ubfx	r1, r4, #8, #8
 800940e:	2002      	movs	r0, #2
 8009410:	f007 fab3 	bl	801097a <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 8009414:	b2e1      	uxtb	r1, r4
 8009416:	2003      	movs	r0, #3
 8009418:	f007 faaf 	bl	801097a <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 800941c:	0a39      	lsrs	r1, r7, #8
 800941e:	2025      	movs	r0, #37	; 0x25
 8009420:	f007 faab 	bl	801097a <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8009424:	b2f9      	uxtb	r1, r7
 8009426:	2026      	movs	r0, #38	; 0x26
 8009428:	f007 faa7 	bl	801097a <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 800942c:	2030      	movs	r0, #48	; 0x30
 800942e:	f007 fab0 	bl	8010992 <SX1276Read>
                           RF_PACKETCONFIG1_CRC_MASK &
 8009432:	f000 016f 	and.w	r1, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8009436:	f1b8 0f00 	cmp.w	r8, #0
 800943a:	d011      	beq.n	8009460 <SX1276SetTxConfig+0xe0>
 800943c:	2300      	movs	r3, #0
 800943e:	4319      	orrs	r1, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8009440:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
            SX1276Write( REG_PACKETCONFIG1,
 8009444:	b2c9      	uxtb	r1, r1
 8009446:	2030      	movs	r0, #48	; 0x30
 8009448:	f007 fa97 	bl	801097a <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 800944c:	2031      	movs	r0, #49	; 0x31
 800944e:	f007 faa0 	bl	8010992 <SX1276Read>
 8009452:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8009456:	b2c9      	uxtb	r1, r1
 8009458:	2031      	movs	r0, #49	; 0x31
 800945a:	f007 fa8e 	bl	801097a <SX1276Write>
        break;
 800945e:	e7aa      	b.n	80093b6 <SX1276SetTxConfig+0x36>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8009460:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8009464:	e7eb      	b.n	800943e <SX1276SetTxConfig+0xbe>
            SX1276.Settings.LoRa.Power = power;
 8009466:	4b57      	ldr	r3, [pc, #348]	; (80095c4 <SX1276SetTxConfig+0x244>)
 8009468:	f883 511c 	strb.w	r5, [r3, #284]	; 0x11c
            if( bandwidth > 2 )
 800946c:	9b00      	ldr	r3, [sp, #0]
 800946e:	2b02      	cmp	r3, #2
 8009470:	d900      	bls.n	8009474 <SX1276SetTxConfig+0xf4>
                while( 1 );
 8009472:	e7fe      	b.n	8009472 <SX1276SetTxConfig+0xf2>
            bandwidth += 7;
 8009474:	9c00      	ldr	r4, [sp, #0]
 8009476:	3407      	adds	r4, #7
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8009478:	4b52      	ldr	r3, [pc, #328]	; (80095c4 <SX1276SetTxConfig+0x244>)
 800947a:	f8c3 4120 	str.w	r4, [r3, #288]	; 0x120
            SX1276.Settings.LoRa.Datarate = datarate;
 800947e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009480:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
            SX1276.Settings.LoRa.Coderate = coderate;
 8009484:	f883 9129 	strb.w	r9, [r3, #297]	; 0x129
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8009488:	f8a3 712a 	strh.w	r7, [r3, #298]	; 0x12a
            SX1276.Settings.LoRa.FixLen = fixLen;
 800948c:	f883 812c 	strb.w	r8, [r3, #300]	; 0x12c
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8009490:	f883 b12f 	strb.w	fp, [r3, #303]	; 0x12f
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8009494:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
 8009498:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            SX1276.Settings.LoRa.CrcOn = crcOn;
 800949c:	f883 612e 	strb.w	r6, [r3, #302]	; 0x12e
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 80094a0:	f883 a131 	strb.w	sl, [r3, #305]	; 0x131
            SX1276.Settings.LoRa.TxTimeout = timeout;
 80094a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80094a6:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
            if( datarate > 12 )
 80094aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094ac:	2b0c      	cmp	r3, #12
 80094ae:	d804      	bhi.n	80094ba <SX1276SetTxConfig+0x13a>
            else if( datarate < 6 )
 80094b0:	2b05      	cmp	r3, #5
 80094b2:	d804      	bhi.n	80094be <SX1276SetTxConfig+0x13e>
                datarate = 6;
 80094b4:	2306      	movs	r3, #6
 80094b6:	930c      	str	r3, [sp, #48]	; 0x30
 80094b8:	e001      	b.n	80094be <SX1276SetTxConfig+0x13e>
                datarate = 12;
 80094ba:	230c      	movs	r3, #12
 80094bc:	930c      	str	r3, [sp, #48]	; 0x30
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80094be:	2c07      	cmp	r4, #7
 80094c0:	d051      	beq.n	8009566 <SX1276SetTxConfig+0x1e6>
 80094c2:	2c08      	cmp	r4, #8
 80094c4:	d058      	beq.n	8009578 <SX1276SetTxConfig+0x1f8>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 80094c6:	4b3f      	ldr	r3, [pc, #252]	; (80095c4 <SX1276SetTxConfig+0x244>)
 80094c8:	2200      	movs	r2, #0
 80094ca:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80094ce:	f1bb 0f00 	cmp.w	fp, #0
 80094d2:	d155      	bne.n	8009580 <SX1276SetTxConfig+0x200>
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 80094d4:	201d      	movs	r0, #29
 80094d6:	f007 fa5c 	bl	8010992 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 80094da:	0123      	lsls	r3, r4, #4
 80094dc:	b2da      	uxtb	r2, r3
 80094de:	ea4f 0349 	mov.w	r3, r9, lsl #1
 80094e2:	b2db      	uxtb	r3, r3
 80094e4:	4313      	orrs	r3, r2
            SX1276Write( REG_LR_MODEMCONFIG1,
 80094e6:	ea43 0108 	orr.w	r1, r3, r8
 80094ea:	201d      	movs	r0, #29
 80094ec:	f007 fa45 	bl	801097a <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 80094f0:	201e      	movs	r0, #30
 80094f2:	f007 fa4e 	bl	8010992 <SX1276Read>
                           RFLR_MODEMCONFIG2_SF_MASK &
 80094f6:	f000 010b 	and.w	r1, r0, #11
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 80094fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094fc:	011b      	lsls	r3, r3, #4
 80094fe:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) |
 8009500:	4319      	orrs	r1, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 8009502:	00b3      	lsls	r3, r6, #2
 8009504:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG2,
 8009506:	4319      	orrs	r1, r3
 8009508:	201e      	movs	r0, #30
 800950a:	f007 fa36 	bl	801097a <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 800950e:	2026      	movs	r0, #38	; 0x26
 8009510:	f007 fa3f 	bl	8010992 <SX1276Read>
 8009514:	b241      	sxtb	r1, r0
 8009516:	f021 0108 	bic.w	r1, r1, #8
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 800951a:	4b2a      	ldr	r3, [pc, #168]	; (80095c4 <SX1276SetTxConfig+0x244>)
 800951c:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8009520:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8009524:	b2c9      	uxtb	r1, r1
 8009526:	2026      	movs	r0, #38	; 0x26
 8009528:	f007 fa27 	bl	801097a <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 800952c:	0a39      	lsrs	r1, r7, #8
 800952e:	2020      	movs	r0, #32
 8009530:	f007 fa23 	bl	801097a <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8009534:	b2f9      	uxtb	r1, r7
 8009536:	2021      	movs	r0, #33	; 0x21
 8009538:	f007 fa1f 	bl	801097a <SX1276Write>
            if( datarate == 6 )
 800953c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800953e:	2b06      	cmp	r3, #6
 8009540:	d02e      	beq.n	80095a0 <SX1276SetTxConfig+0x220>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8009542:	2031      	movs	r0, #49	; 0x31
 8009544:	f007 fa25 	bl	8010992 <SX1276Read>
 8009548:	b241      	sxtb	r1, r0
 800954a:	f021 0107 	bic.w	r1, r1, #7
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 800954e:	f041 0103 	orr.w	r1, r1, #3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8009552:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
 8009556:	2031      	movs	r0, #49	; 0x31
 8009558:	f007 fa0f 	bl	801097a <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 800955c:	210a      	movs	r1, #10
 800955e:	2037      	movs	r0, #55	; 0x37
 8009560:	f007 fa0b 	bl	801097a <SX1276Write>
}
 8009564:	e727      	b.n	80093b6 <SX1276SetTxConfig+0x36>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8009566:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009568:	3b0b      	subs	r3, #11
 800956a:	2b01      	cmp	r3, #1
 800956c:	d8a9      	bhi.n	80094c2 <SX1276SetTxConfig+0x142>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 800956e:	4b15      	ldr	r3, [pc, #84]	; (80095c4 <SX1276SetTxConfig+0x244>)
 8009570:	2201      	movs	r2, #1
 8009572:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8009576:	e7aa      	b.n	80094ce <SX1276SetTxConfig+0x14e>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8009578:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800957a:	2b0c      	cmp	r3, #12
 800957c:	d1a3      	bne.n	80094c6 <SX1276SetTxConfig+0x146>
 800957e:	e7f6      	b.n	800956e <SX1276SetTxConfig+0x1ee>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8009580:	2044      	movs	r0, #68	; 0x44
 8009582:	f007 fa06 	bl	8010992 <SX1276Read>
 8009586:	f060 017f 	orn	r1, r0, #127	; 0x7f
 800958a:	b2c9      	uxtb	r1, r1
 800958c:	2044      	movs	r0, #68	; 0x44
 800958e:	f007 f9f4 	bl	801097a <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8009592:	4b0c      	ldr	r3, [pc, #48]	; (80095c4 <SX1276SetTxConfig+0x244>)
 8009594:	f893 1130 	ldrb.w	r1, [r3, #304]	; 0x130
 8009598:	2024      	movs	r0, #36	; 0x24
 800959a:	f007 f9ee 	bl	801097a <SX1276Write>
 800959e:	e799      	b.n	80094d4 <SX1276SetTxConfig+0x154>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80095a0:	2031      	movs	r0, #49	; 0x31
 80095a2:	f007 f9f6 	bl	8010992 <SX1276Read>
 80095a6:	b241      	sxtb	r1, r0
 80095a8:	f021 0107 	bic.w	r1, r1, #7
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 80095ac:	f041 0105 	orr.w	r1, r1, #5
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 80095b0:	f001 01fd 	and.w	r1, r1, #253	; 0xfd
 80095b4:	2031      	movs	r0, #49	; 0x31
 80095b6:	f007 f9e0 	bl	801097a <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80095ba:	210c      	movs	r1, #12
 80095bc:	2037      	movs	r0, #55	; 0x37
 80095be:	f007 f9dc 	bl	801097a <SX1276Write>
 80095c2:	e6f8      	b.n	80093b6 <SX1276SetTxConfig+0x36>
 80095c4:	200012b4 	.word	0x200012b4
 80095c8:	01e84800 	.word	0x01e84800

080095cc <SX1276SetTxContinuousWave>:
{
 80095cc:	b530      	push	{r4, r5, lr}
 80095ce:	b08b      	sub	sp, #44	; 0x2c
 80095d0:	460d      	mov	r5, r1
    uint32_t timeout = ( uint32_t )time * 1000;
 80095d2:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80095d6:	fb02 f404 	mul.w	r4, r2, r4
    SX1276SetChannel( freq );
 80095da:	f7fe ff1b 	bl	8008414 <SX1276SetChannel>
    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 80095de:	9408      	str	r4, [sp, #32]
 80095e0:	2000      	movs	r0, #0
 80095e2:	9007      	str	r0, [sp, #28]
 80095e4:	9006      	str	r0, [sp, #24]
 80095e6:	9005      	str	r0, [sp, #20]
 80095e8:	9004      	str	r0, [sp, #16]
 80095ea:	9003      	str	r0, [sp, #12]
 80095ec:	2305      	movs	r3, #5
 80095ee:	9302      	str	r3, [sp, #8]
 80095f0:	9001      	str	r0, [sp, #4]
 80095f2:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
 80095f6:	9300      	str	r3, [sp, #0]
 80095f8:	4603      	mov	r3, r0
 80095fa:	4602      	mov	r2, r0
 80095fc:	4629      	mov	r1, r5
 80095fe:	f7ff febf 	bl	8009380 <SX1276SetTxConfig>
    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 8009602:	2031      	movs	r0, #49	; 0x31
 8009604:	f007 f9c5 	bl	8010992 <SX1276Read>
 8009608:	f000 01bf 	and.w	r1, r0, #191	; 0xbf
 800960c:	2031      	movs	r0, #49	; 0x31
 800960e:	f007 f9b4 	bl	801097a <SX1276Write>
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 8009612:	21f0      	movs	r1, #240	; 0xf0
 8009614:	2040      	movs	r0, #64	; 0x40
 8009616:	f007 f9b0 	bl	801097a <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 800961a:	21a0      	movs	r1, #160	; 0xa0
 800961c:	2041      	movs	r0, #65	; 0x41
 800961e:	f007 f9ac 	bl	801097a <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8009622:	4d08      	ldr	r5, [pc, #32]	; (8009644 <SX1276SetTxContinuousWave+0x78>)
 8009624:	4621      	mov	r1, r4
 8009626:	4628      	mov	r0, r5
 8009628:	f007 f8cf 	bl	80107ca <TimerSetValue>
    SX1276.Settings.State = RF_TX_RUNNING;
 800962c:	4b06      	ldr	r3, [pc, #24]	; (8009648 <SX1276SetTxContinuousWave+0x7c>)
 800962e:	2202      	movs	r2, #2
 8009630:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    TimerStart( &TxTimeoutTimer );
 8009634:	4628      	mov	r0, r5
 8009636:	f7fe fdcd 	bl	80081d4 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 800963a:	2003      	movs	r0, #3
 800963c:	f007 f9b5 	bl	80109aa <SX1276SetOpMode>
}
 8009640:	b00b      	add	sp, #44	; 0x2c
 8009642:	bd30      	pop	{r4, r5, pc}
 8009644:	200013f8 	.word	0x200013f8
 8009648:	200012b4 	.word	0x200012b4

0800964c <SX1276SetMaxPayloadLength>:
{
 800964c:	b538      	push	{r3, r4, r5, lr}
 800964e:	4604      	mov	r4, r0
 8009650:	460d      	mov	r5, r1
    SX1276SetModem( modem );
 8009652:	f7ff fca5 	bl	8008fa0 <SX1276SetModem>
    switch( modem )
 8009656:	b114      	cbz	r4, 800965e <SX1276SetMaxPayloadLength+0x12>
 8009658:	2c01      	cmp	r4, #1
 800965a:	d00a      	beq.n	8009672 <SX1276SetMaxPayloadLength+0x26>
}
 800965c:	bd38      	pop	{r3, r4, r5, pc}
        if( SX1276.Settings.Fsk.FixLen == false )
 800965e:	4b07      	ldr	r3, [pc, #28]	; (800967c <SX1276SetMaxPayloadLength+0x30>)
 8009660:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8009664:	2b00      	cmp	r3, #0
 8009666:	d1f9      	bne.n	800965c <SX1276SetMaxPayloadLength+0x10>
            SX1276Write( REG_PAYLOADLENGTH, max );
 8009668:	4629      	mov	r1, r5
 800966a:	2032      	movs	r0, #50	; 0x32
 800966c:	f007 f985 	bl	801097a <SX1276Write>
 8009670:	e7f4      	b.n	800965c <SX1276SetMaxPayloadLength+0x10>
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 8009672:	4629      	mov	r1, r5
 8009674:	2023      	movs	r0, #35	; 0x23
 8009676:	f007 f980 	bl	801097a <SX1276Write>
}
 800967a:	e7ef      	b.n	800965c <SX1276SetMaxPayloadLength+0x10>
 800967c:	200012b4 	.word	0x200012b4

08009680 <SX1276SetPublicNetwork>:
{
 8009680:	b510      	push	{r4, lr}
 8009682:	4604      	mov	r4, r0
    SX1276SetModem( MODEM_LORA );
 8009684:	2001      	movs	r0, #1
 8009686:	f7ff fc8b 	bl	8008fa0 <SX1276SetModem>
    SX1276.Settings.LoRa.PublicNetwork = enable;
 800968a:	4b07      	ldr	r3, [pc, #28]	; (80096a8 <SX1276SetPublicNetwork+0x28>)
 800968c:	f883 4138 	strb.w	r4, [r3, #312]	; 0x138
    if( enable == true )
 8009690:	b124      	cbz	r4, 800969c <SX1276SetPublicNetwork+0x1c>
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 8009692:	2134      	movs	r1, #52	; 0x34
 8009694:	2039      	movs	r0, #57	; 0x39
 8009696:	f007 f970 	bl	801097a <SX1276Write>
}
 800969a:	bd10      	pop	{r4, pc}
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 800969c:	2112      	movs	r1, #18
 800969e:	2039      	movs	r0, #57	; 0x39
 80096a0:	f007 f96b 	bl	801097a <SX1276Write>
}
 80096a4:	e7f9      	b.n	800969a <SX1276SetPublicNetwork+0x1a>
 80096a6:	bf00      	nop
 80096a8:	200012b4 	.word	0x200012b4

080096ac <SX1276OnTimeoutIrq>:
{
 80096ac:	b538      	push	{r3, r4, r5, lr}
    switch( SX1276.Settings.State )
 80096ae:	4b33      	ldr	r3, [pc, #204]	; (800977c <SX1276OnTimeoutIrq+0xd0>)
 80096b0:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80096b4:	2b01      	cmp	r3, #1
 80096b6:	d002      	beq.n	80096be <SX1276OnTimeoutIrq+0x12>
 80096b8:	2b02      	cmp	r3, #2
 80096ba:	d033      	beq.n	8009724 <SX1276OnTimeoutIrq+0x78>
}
 80096bc:	bd38      	pop	{r3, r4, r5, pc}
        if( SX1276.Settings.Modem == MODEM_FSK )
 80096be:	4b2f      	ldr	r3, [pc, #188]	; (800977c <SX1276OnTimeoutIrq+0xd0>)
 80096c0:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80096c4:	b143      	cbz	r3, 80096d8 <SX1276OnTimeoutIrq+0x2c>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80096c6:	4b2e      	ldr	r3, [pc, #184]	; (8009780 <SX1276OnTimeoutIrq+0xd4>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d0f6      	beq.n	80096bc <SX1276OnTimeoutIrq+0x10>
 80096ce:	68db      	ldr	r3, [r3, #12]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d0f3      	beq.n	80096bc <SX1276OnTimeoutIrq+0x10>
            RadioEvents->RxTimeout( );
 80096d4:	4798      	blx	r3
 80096d6:	e7f1      	b.n	80096bc <SX1276OnTimeoutIrq+0x10>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80096d8:	4c28      	ldr	r4, [pc, #160]	; (800977c <SX1276OnTimeoutIrq+0xd0>)
 80096da:	f884 310c 	strb.w	r3, [r4, #268]	; 0x10c
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 80096de:	f884 310d 	strb.w	r3, [r4, #269]	; 0x10d
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80096e2:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = 0;
 80096e6:	f8a4 3116 	strh.w	r3, [r4, #278]	; 0x116
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80096ea:	210b      	movs	r1, #11
 80096ec:	203e      	movs	r0, #62	; 0x3e
 80096ee:	f007 f944 	bl	801097a <SX1276Write>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80096f2:	2110      	movs	r1, #16
 80096f4:	203f      	movs	r0, #63	; 0x3f
 80096f6:	f007 f940 	bl	801097a <SX1276Write>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 80096fa:	f894 3102 	ldrb.w	r3, [r4, #258]	; 0x102
 80096fe:	b14b      	cbz	r3, 8009714 <SX1276OnTimeoutIrq+0x68>
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8009700:	200d      	movs	r0, #13
 8009702:	f007 f946 	bl	8010992 <SX1276Read>
 8009706:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 800970a:	b2c9      	uxtb	r1, r1
 800970c:	200d      	movs	r0, #13
 800970e:	f007 f934 	bl	801097a <SX1276Write>
 8009712:	e7d8      	b.n	80096c6 <SX1276OnTimeoutIrq+0x1a>
                SX1276.Settings.State = RF_IDLE;
 8009714:	4b19      	ldr	r3, [pc, #100]	; (800977c <SX1276OnTimeoutIrq+0xd0>)
 8009716:	2200      	movs	r2, #0
 8009718:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                TimerStop( &RxTimeoutSyncWord );
 800971c:	4819      	ldr	r0, [pc, #100]	; (8009784 <SX1276OnTimeoutIrq+0xd8>)
 800971e:	f7fe fdd3 	bl	80082c8 <TimerStop>
 8009722:	e7d0      	b.n	80096c6 <SX1276OnTimeoutIrq+0x1a>
        SX1276Reset( );
 8009724:	f7fe f9cc 	bl	8007ac0 <SX1276Reset>
        RxChainCalibration( );
 8009728:	f7ff f960 	bl	80089ec <RxChainCalibration>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 800972c:	2000      	movs	r0, #0
 800972e:	f007 f93c 	bl	80109aa <SX1276SetOpMode>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8009732:	2400      	movs	r4, #0
 8009734:	e00c      	b.n	8009750 <SX1276OnTimeoutIrq+0xa4>
            SX1276SetModem( RadioRegsInit[i].Modem );
 8009736:	4a14      	ldr	r2, [pc, #80]	; (8009788 <SX1276OnTimeoutIrq+0xdc>)
 8009738:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800973c:	18d5      	adds	r5, r2, r3
 800973e:	5cd0      	ldrb	r0, [r2, r3]
 8009740:	f7ff fc2e 	bl	8008fa0 <SX1276SetModem>
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8009744:	78a9      	ldrb	r1, [r5, #2]
 8009746:	7868      	ldrb	r0, [r5, #1]
 8009748:	f007 f917 	bl	801097a <SX1276Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 800974c:	3401      	adds	r4, #1
 800974e:	b2e4      	uxtb	r4, r4
 8009750:	2c0f      	cmp	r4, #15
 8009752:	d9f0      	bls.n	8009736 <SX1276OnTimeoutIrq+0x8a>
        SX1276SetModem( MODEM_FSK );
 8009754:	2000      	movs	r0, #0
 8009756:	f7ff fc23 	bl	8008fa0 <SX1276SetModem>
        SX1276SetPublicNetwork( SX1276.Settings.LoRa.PublicNetwork );
 800975a:	4c08      	ldr	r4, [pc, #32]	; (800977c <SX1276OnTimeoutIrq+0xd0>)
 800975c:	f894 0138 	ldrb.w	r0, [r4, #312]	; 0x138
 8009760:	f7ff ff8e 	bl	8009680 <SX1276SetPublicNetwork>
        SX1276.Settings.State = RF_IDLE;
 8009764:	2300      	movs	r3, #0
 8009766:	f884 30e0 	strb.w	r3, [r4, #224]	; 0xe0
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800976a:	4b05      	ldr	r3, [pc, #20]	; (8009780 <SX1276OnTimeoutIrq+0xd4>)
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d0a4      	beq.n	80096bc <SX1276OnTimeoutIrq+0x10>
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d0a1      	beq.n	80096bc <SX1276OnTimeoutIrq+0x10>
            RadioEvents->TxTimeout( );
 8009778:	4798      	blx	r3
}
 800977a:	e79f      	b.n	80096bc <SX1276OnTimeoutIrq+0x10>
 800977c:	200012b4 	.word	0x200012b4
 8009780:	20001180 	.word	0x20001180
 8009784:	20001184 	.word	0x20001184
 8009788:	08013e4c 	.word	0x08013e4c

0800978c <uart_stm32_configure>:
}

#ifdef CONFIG_UART_USE_RUNTIME_CONFIGURE
static int uart_stm32_configure(const struct device *dev,
				const struct uart_config *cfg)
{
 800978c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009790:	b090      	sub	sp, #64	; 0x40
 8009792:	460c      	mov	r4, r1
	struct uart_stm32_data *data = dev->data;
 8009794:	6906      	ldr	r6, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8009796:	6843      	ldr	r3, [r0, #4]
 8009798:	681d      	ldr	r5, [r3, #0]
	const uint32_t parity = uart_stm32_cfg2ll_parity(cfg->parity);
 800979a:	790a      	ldrb	r2, [r1, #4]
	switch (parity) {
 800979c:	2a01      	cmp	r2, #1
 800979e:	d015      	beq.n	80097cc <uart_stm32_configure+0x40>
 80097a0:	2a02      	cmp	r2, #2
 80097a2:	d116      	bne.n	80097d2 <uart_stm32_configure+0x46>
		return LL_USART_PARITY_EVEN;
 80097a4:	f44f 6e80 	mov.w	lr, #1024	; 0x400
	const uint32_t stopbits = uart_stm32_cfg2ll_stopbits(cfg->stop_bits);
 80097a8:	7963      	ldrb	r3, [r4, #5]
	switch (sb) {
 80097aa:	2b01      	cmp	r3, #1
 80097ac:	d017      	beq.n	80097de <uart_stm32_configure+0x52>
 80097ae:	2b02      	cmp	r3, #2
 80097b0:	d018      	beq.n	80097e4 <uart_stm32_configure+0x58>
 80097b2:	b18b      	cbz	r3, 80097d8 <uart_stm32_configure+0x4c>
		return LL_USART_STOPBITS_2;
 80097b4:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
	const uint32_t databits = uart_stm32_cfg2ll_databits(cfg->data_bits,
 80097b8:	79a1      	ldrb	r1, [r4, #6]
	switch (db) {
 80097ba:	2902      	cmp	r1, #2
 80097bc:	d015      	beq.n	80097ea <uart_stm32_configure+0x5e>
 80097be:	2904      	cmp	r1, #4
 80097c0:	d019      	beq.n	80097f6 <uart_stm32_configure+0x6a>
		if (p == UART_CFG_PARITY_NONE) {
 80097c2:	2a00      	cmp	r2, #0
 80097c4:	f040 8097 	bne.w	80098f6 <uart_stm32_configure+0x16a>
			return LL_USART_DATAWIDTH_8B;
 80097c8:	2700      	movs	r7, #0
 80097ca:	e016      	b.n	80097fa <uart_stm32_configure+0x6e>
	switch (parity) {
 80097cc:	f44f 6ec0 	mov.w	lr, #1536	; 0x600
 80097d0:	e7ea      	b.n	80097a8 <uart_stm32_configure+0x1c>
		return LL_USART_PARITY_NONE;
 80097d2:	f04f 0e00 	mov.w	lr, #0
 80097d6:	e7e7      	b.n	80097a8 <uart_stm32_configure+0x1c>
	switch (sb) {
 80097d8:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
 80097dc:	e7ec      	b.n	80097b8 <uart_stm32_configure+0x2c>
		return LL_USART_STOPBITS_1;
 80097de:	f04f 0c00 	mov.w	ip, #0
 80097e2:	e7e9      	b.n	80097b8 <uart_stm32_configure+0x2c>
		return LL_USART_STOPBITS_1_5;
 80097e4:	f44f 5c40 	mov.w	ip, #12288	; 0x3000
 80097e8:	e7e6      	b.n	80097b8 <uart_stm32_configure+0x2c>
		if (p == UART_CFG_PARITY_NONE) {
 80097ea:	b10a      	cbz	r2, 80097f0 <uart_stm32_configure+0x64>
			return LL_USART_DATAWIDTH_8B;
 80097ec:	2700      	movs	r7, #0
 80097ee:	e004      	b.n	80097fa <uart_stm32_configure+0x6e>
			return LL_USART_DATAWIDTH_7B;
 80097f0:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
 80097f4:	e001      	b.n	80097fa <uart_stm32_configure+0x6e>
	switch (db) {
 80097f6:	f44f 5780 	mov.w	r7, #4096	; 0x1000
							     cfg->parity);
	const uint32_t flowctrl = uart_stm32_cfg2ll_hwctrl(cfg->flow_ctrl);
 80097fa:	f894 a007 	ldrb.w	sl, [r4, #7]
	if (fc == UART_CFG_FLOW_CTRL_RTS_CTS) {
 80097fe:	f1ba 0f01 	cmp.w	sl, #1
 8009802:	d07b      	beq.n	80098fc <uart_stm32_configure+0x170>
	return LL_USART_HWCONTROL_NONE;
 8009804:	f04f 0800 	mov.w	r8, #0

	/* Hardware doesn't support mark or space parity */
	if ((cfg->parity == UART_CFG_PARITY_MARK) ||
 8009808:	f1a2 0903 	sub.w	r9, r2, #3
 800980c:	fa5f f989 	uxtb.w	r9, r9
 8009810:	f1b9 0f01 	cmp.w	r9, #1
 8009814:	f240 80c1 	bls.w	800999a <uart_stm32_configure+0x20e>
	    (cfg->parity == UART_CFG_PARITY_SPACE)) {
		return -ENOTSUP;
	}

	/* Driver does not supports parity + 9 databits */
	if ((cfg->parity != UART_CFG_PARITY_NONE) &&
 8009818:	b112      	cbz	r2, 8009820 <uart_stm32_configure+0x94>
 800981a:	2904      	cmp	r1, #4
 800981c:	f000 80c0 	beq.w	80099a0 <uart_stm32_configure+0x214>
	if (IS_LPUART_INSTANCE(UartInstance) &&
	    (cfg->stop_bits == UART_CFG_STOP_BITS_0_5)) {
		return -ENOTSUP;
	}
#else
	if (cfg->stop_bits == UART_CFG_STOP_BITS_0_5) {
 8009820:	2b00      	cmp	r3, #0
 8009822:	f000 80c0 	beq.w	80099a6 <uart_stm32_configure+0x21a>
	if (IS_LPUART_INSTANCE(UartInstance) &&
	    (cfg->stop_bits == UART_CFG_STOP_BITS_1_5)) {
		return -ENOTSUP;
	}
#else
	if (cfg->stop_bits == UART_CFG_STOP_BITS_1_5) {
 8009826:	2b02      	cmp	r3, #2
 8009828:	f000 80c0 	beq.w	80099ac <uart_stm32_configure+0x220>
		return -ENOTSUP;
	}
#endif

	/* Driver doesn't support 5 or 6 databits and potentially 7 or 9 */
	if ((cfg->data_bits == UART_CFG_DATA_BITS_5) ||
 800982c:	2901      	cmp	r1, #1
 800982e:	f240 80c0 	bls.w	80099b2 <uart_stm32_configure+0x226>
	    (cfg->data_bits == UART_CFG_DATA_BITS_6)
#ifndef LL_USART_DATAWIDTH_7B
	    || (cfg->data_bits == UART_CFG_DATA_BITS_7)
#endif /* LL_USART_DATAWIDTH_7B */
	    || (cfg->data_bits == UART_CFG_DATA_BITS_9)) {
 8009832:	2904      	cmp	r1, #4
 8009834:	f000 80c0 	beq.w	80099b8 <uart_stm32_configure+0x22c>
		return -ENOTSUP;
	}

	/* Driver supports only RTS CTS flow control */
	if (cfg->flow_ctrl != UART_CFG_FLOW_CTRL_NONE) {
 8009838:	f1ba 0f00 	cmp.w	sl, #0
 800983c:	d017      	beq.n	800986e <uart_stm32_configure+0xe2>
		if (!IS_UART_HWFLOW_INSTANCE(UartInstance) ||
 800983e:	4b63      	ldr	r3, [pc, #396]	; (80099cc <uart_stm32_configure+0x240>)
 8009840:	429d      	cmp	r5, r3
 8009842:	d010      	beq.n	8009866 <uart_stm32_configure+0xda>
 8009844:	f5a3 4374 	sub.w	r3, r3, #62464	; 0xf400
 8009848:	429d      	cmp	r5, r3
 800984a:	d00c      	beq.n	8009866 <uart_stm32_configure+0xda>
 800984c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009850:	429d      	cmp	r5, r3
 8009852:	d008      	beq.n	8009866 <uart_stm32_configure+0xda>
 8009854:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009858:	429d      	cmp	r5, r3
 800985a:	d004      	beq.n	8009866 <uart_stm32_configure+0xda>
 800985c:	f503 5350 	add.w	r3, r3, #13312	; 0x3400
 8009860:	429d      	cmp	r5, r3
 8009862:	f040 80ac 	bne.w	80099be <uart_stm32_configure+0x232>
 8009866:	f1ba 0f01 	cmp.w	sl, #1
 800986a:	f040 80ab 	bne.w	80099c4 <uart_stm32_configure+0x238>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
{
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 800986e:	682b      	ldr	r3, [r5, #0]
 8009870:	f023 0301 	bic.w	r3, r3, #1
 8009874:	602b      	str	r3, [r5, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8009876:	6843      	ldr	r3, [r0, #4]
 8009878:	681a      	ldr	r2, [r3, #0]
  *         @arg @ref LL_USART_PARITY_EVEN
  *         @arg @ref LL_USART_PARITY_ODD
  */
__STATIC_INLINE uint32_t LL_USART_GetParity(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 800987a:	6813      	ldr	r3, [r2, #0]
 800987c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
		}
	}

	LL_USART_Disable(UartInstance);

	if (parity != uart_stm32_get_parity(dev)) {
 8009880:	459e      	cmp	lr, r3
 8009882:	d005      	beq.n	8009890 <uart_stm32_configure+0x104>
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 8009884:	6813      	ldr	r3, [r2, #0]
 8009886:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800988a:	ea4e 0303 	orr.w	r3, lr, r3
 800988e:	6013      	str	r3, [r2, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8009890:	6843      	ldr	r3, [r0, #4]
 8009892:	681a      	ldr	r2, [r3, #0]
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  */
__STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 8009894:	6853      	ldr	r3, [r2, #4]
 8009896:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
		uart_stm32_set_parity(dev, parity);
	}

	if (stopbits != uart_stm32_get_stopbits(dev)) {
 800989a:	459c      	cmp	ip, r3
 800989c:	d005      	beq.n	80098aa <uart_stm32_configure+0x11e>
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800989e:	6853      	ldr	r3, [r2, #4]
 80098a0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80098a4:	ea4c 0303 	orr.w	r3, ip, r3
 80098a8:	6053      	str	r3, [r2, #4]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80098aa:	6843      	ldr	r3, [r0, #4]
 80098ac:	681a      	ldr	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 80098ae:	6813      	ldr	r3, [r2, #0]
 80098b0:	f003 2310 	and.w	r3, r3, #268439552	; 0x10001000
		uart_stm32_set_stopbits(dev, stopbits);
	}

	if (databits != uart_stm32_get_databits(dev)) {
 80098b4:	429f      	cmp	r7, r3
 80098b6:	d004      	beq.n	80098c2 <uart_stm32_configure+0x136>
  MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
 80098b8:	6813      	ldr	r3, [r2, #0]
 80098ba:	f023 2310 	bic.w	r3, r3, #268439552	; 0x10001000
 80098be:	431f      	orrs	r7, r3
 80098c0:	6017      	str	r7, [r2, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80098c2:	6843      	ldr	r3, [r0, #4]
 80098c4:	681a      	ldr	r2, [r3, #0]
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  */
__STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 80098c6:	6893      	ldr	r3, [r2, #8]
 80098c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
		uart_stm32_set_databits(dev, databits);
	}

	if (flowctrl != uart_stm32_get_hwctrl(dev)) {
 80098cc:	4598      	cmp	r8, r3
 80098ce:	d005      	beq.n	80098dc <uart_stm32_configure+0x150>
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80098d0:	6893      	ldr	r3, [r2, #8]
 80098d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098d6:	ea48 0303 	orr.w	r3, r8, r3
 80098da:	6093      	str	r3, [r2, #8]
		uart_stm32_set_hwctrl(dev, flowctrl);
	}

	if (cfg->baudrate != data->baud_rate) {
 80098dc:	f8d4 8000 	ldr.w	r8, [r4]
 80098e0:	6833      	ldr	r3, [r6, #0]
 80098e2:	4598      	cmp	r8, r3
 80098e4:	d10d      	bne.n	8009902 <uart_stm32_configure+0x176>
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80098e6:	682b      	ldr	r3, [r5, #0]
 80098e8:	f043 0301 	orr.w	r3, r3, #1
 80098ec:	602b      	str	r3, [r5, #0]
		uart_stm32_set_baudrate(dev, cfg->baudrate);
		data->baud_rate = cfg->baudrate;
	}

	LL_USART_Enable(UartInstance);
	return 0;
 80098ee:	2000      	movs	r0, #0
};
 80098f0:	b010      	add	sp, #64	; 0x40
 80098f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			return LL_USART_DATAWIDTH_9B;
 80098f6:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 80098fa:	e77e      	b.n	80097fa <uart_stm32_configure+0x6e>
		return LL_USART_HWCONTROL_RTS_CTS;
 80098fc:	f44f 7840 	mov.w	r8, #768	; 0x300
 8009900:	e782      	b.n	8009808 <uart_stm32_configure+0x7c>
	struct uart_stm32_data *data = dev->data;
 8009902:	6903      	ldr	r3, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8009904:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8009908:	f859 7b08 	ldr.w	r7, [r9], #8
	if (clock_control_get_rate(data->clock,
 800990c:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8009910:	4650      	mov	r0, sl
 8009912:	f007 fe8b 	bl	801162c <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8009916:	b1b8      	cbz	r0, 8009948 <uart_stm32_configure+0x1bc>
	const struct clock_control_driver_api *api =
 8009918:	f8da 3008 	ldr.w	r3, [sl, #8]
	if (api->get_rate == NULL) {
 800991c:	68db      	ldr	r3, [r3, #12]
 800991e:	b1b3      	cbz	r3, 800994e <uart_stm32_configure+0x1c2>
	return api->get_rate(dev, sys, rate);
 8009920:	466a      	mov	r2, sp
 8009922:	4649      	mov	r1, r9
 8009924:	4650      	mov	r0, sl
 8009926:	4798      	blx	r3
 8009928:	2800      	cmp	r0, #0
 800992a:	db13      	blt.n	8009954 <uart_stm32_configure+0x1c8>
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009932:	603b      	str	r3, [r7, #0]
  else
  {
#if defined(USART_PRESC_PRESCALER)
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8009934:	9b00      	ldr	r3, [sp, #0]
 8009936:	eb03 0358 	add.w	r3, r3, r8, lsr #1
 800993a:	fbb3 f3f8 	udiv	r3, r3, r8
 800993e:	b29b      	uxth	r3, r3
 8009940:	60fb      	str	r3, [r7, #12]
		data->baud_rate = cfg->baudrate;
 8009942:	6823      	ldr	r3, [r4, #0]
 8009944:	6033      	str	r3, [r6, #0]
 8009946:	e7ce      	b.n	80098e6 <uart_stm32_configure+0x15a>
		return -ENODEV;
 8009948:	f06f 0012 	mvn.w	r0, #18
 800994c:	e7ec      	b.n	8009928 <uart_stm32_configure+0x19c>
		return -ENOSYS;
 800994e:	f06f 0057 	mvn.w	r0, #87	; 0x57
 8009952:	e7e9      	b.n	8009928 <uart_stm32_configure+0x19c>
		LOG_ERR("Failed call clock_control_get_rate");
 8009954:	2201      	movs	r2, #1
 8009956:	f8ad 2008 	strh.w	r2, [sp, #8]
 800995a:	4b1d      	ldr	r3, [pc, #116]	; (80099d0 <uart_stm32_configure+0x244>)
 800995c:	930e      	str	r3, [sp, #56]	; 0x38
 800995e:	2300      	movs	r3, #0
 8009960:	9301      	str	r3, [sp, #4]
 8009962:	2102      	movs	r1, #2
 8009964:	f88d 1004 	strb.w	r1, [sp, #4]
 8009968:	9901      	ldr	r1, [sp, #4]
 800996a:	910d      	str	r1, [sp, #52]	; 0x34
 800996c:	4619      	mov	r1, r3
 800996e:	f363 0100 	bfi	r1, r3, #0, #1
 8009972:	f363 0141 	bfi	r1, r3, #1, #1
 8009976:	f363 0182 	bfi	r1, r3, #2, #1
 800997a:	f363 01c5 	bfi	r1, r3, #3, #3
 800997e:	f362 1188 	bfi	r1, r2, #6, #3
 8009982:	2208      	movs	r2, #8
 8009984:	f362 2152 	bfi	r1, r2, #9, #10
 8009988:	f363 41de 	bfi	r1, r3, #19, #12
 800998c:	f363 71df 	bfi	r1, r3, #31, #1
 8009990:	aa0d      	add	r2, sp, #52	; 0x34
 8009992:	4810      	ldr	r0, [pc, #64]	; (80099d4 <uart_stm32_configure+0x248>)
 8009994:	f006 f84d 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return;
 8009998:	e7d3      	b.n	8009942 <uart_stm32_configure+0x1b6>
		return -ENOTSUP;
 800999a:	f06f 0085 	mvn.w	r0, #133	; 0x85
 800999e:	e7a7      	b.n	80098f0 <uart_stm32_configure+0x164>
		return -ENOTSUP;
 80099a0:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80099a4:	e7a4      	b.n	80098f0 <uart_stm32_configure+0x164>
		return -ENOTSUP;
 80099a6:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80099aa:	e7a1      	b.n	80098f0 <uart_stm32_configure+0x164>
		return -ENOTSUP;
 80099ac:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80099b0:	e79e      	b.n	80098f0 <uart_stm32_configure+0x164>
		return -ENOTSUP;
 80099b2:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80099b6:	e79b      	b.n	80098f0 <uart_stm32_configure+0x164>
 80099b8:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80099bc:	e798      	b.n	80098f0 <uart_stm32_configure+0x164>
			return -ENOTSUP;
 80099be:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80099c2:	e795      	b.n	80098f0 <uart_stm32_configure+0x164>
 80099c4:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80099c8:	e792      	b.n	80098f0 <uart_stm32_configure+0x164>
 80099ca:	bf00      	nop
 80099cc:	40013800 	.word	0x40013800
 80099d0:	080138dc 	.word	0x080138dc
 80099d4:	08012ba8 	.word	0x08012ba8

080099d8 <uart_stm32_init>:
 * @param dev UART device struct
 *
 * @return 0
 */
static int uart_stm32_init(const struct device *dev)
{
 80099d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099dc:	b096      	sub	sp, #88	; 0x58
 80099de:	4605      	mov	r5, r0
	const struct uart_stm32_config *config = dev->config;
 80099e0:	6847      	ldr	r7, [r0, #4]
	struct uart_stm32_data *data = dev->data;
 80099e2:	f8d0 8010 	ldr.w	r8, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80099e6:	463e      	mov	r6, r7
 80099e8:	f856 4b08 	ldr.w	r4, [r6], #8
	data->clock = clk;
 80099ec:	4870      	ldr	r0, [pc, #448]	; (8009bb0 <uart_stm32_init+0x1d8>)
 80099ee:	f8c8 0004 	str.w	r0, [r8, #4]
 80099f2:	f007 fe1b 	bl	801162c <z_device_is_ready>
	if (!device_is_ready(dev)) {
 80099f6:	b358      	cbz	r0, 8009a50 <uart_stm32_init+0x78>
	const struct clock_control_driver_api *api =
 80099f8:	486d      	ldr	r0, [pc, #436]	; (8009bb0 <uart_stm32_init+0x1d8>)
 80099fa:	6883      	ldr	r3, [r0, #8]
	return api->on(dev, sys);
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	4631      	mov	r1, r6
 8009a00:	4798      	blx	r3
 8009a02:	4606      	mov	r6, r0
	uint32_t ll_datawidth;
	int err;

	__uart_stm32_get_clock(dev);
	/* enable clock */
	if (clock_control_on(data->clock,
 8009a04:	2e00      	cmp	r6, #0
 8009a06:	f040 80ce 	bne.w	8009ba6 <uart_stm32_init+0x1ce>
	ret = pinctrl_lookup_state(config, id, &state);
 8009a0a:	aa02      	add	r2, sp, #8
 8009a0c:	2100      	movs	r1, #0
 8009a0e:	69f8      	ldr	r0, [r7, #28]
 8009a10:	f007 f8f4 	bl	8010bfc <pinctrl_lookup_state>
	if (ret < 0) {
 8009a14:	1e03      	subs	r3, r0, #0
 8009a16:	db06      	blt.n	8009a26 <uart_stm32_init+0x4e>
	return pinctrl_apply_state_direct(config, state);
 8009a18:	9b02      	ldr	r3, [sp, #8]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	7919      	ldrb	r1, [r3, #4]
 8009a1e:	6818      	ldr	r0, [r3, #0]
 8009a20:	f007 f906 	bl	8010c30 <pinctrl_configure_pins>
 8009a24:	4603      	mov	r3, r0
		return -EIO;
	}

	/* Configure dt provided device signals when available */
	err = pinctrl_apply_state(config->pcfg, PINCTRL_STATE_DEFAULT);
	if (err < 0) {
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	f2c0 80c0 	blt.w	8009bac <uart_stm32_init+0x1d4>
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8009a2c:	6823      	ldr	r3, [r4, #0]
 8009a2e:	f023 0301 	bic.w	r3, r3, #1
 8009a32:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 8009a34:	6823      	ldr	r3, [r4, #0]
 8009a36:	f043 030c 	orr.w	r3, r3, #12
 8009a3a:	6023      	str	r3, [r4, #0]
				      LL_USART_DIRECTION_TX_RX);

	/* Determine the datawidth and parity. If we use other parity than
	 * 'none' we must use datawidth = 9 (to get 8 databit + 1 parity bit).
	 */
	if (config->parity == 2) {
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	2b02      	cmp	r3, #2
 8009a40:	d033      	beq.n	8009aaa <uart_stm32_init+0xd2>
		/* 8 databit, 1 parity bit, parity even */
		ll_parity = LL_USART_PARITY_EVEN;
		ll_datawidth = LL_USART_DATAWIDTH_9B;
	} else if (config->parity == 1) {
 8009a42:	2b01      	cmp	r3, #1
 8009a44:	f000 8081 	beq.w	8009b4a <uart_stm32_init+0x172>
		/* 8 databit, 1 parity bit, parity odd */
		ll_parity = LL_USART_PARITY_ODD;
		ll_datawidth = LL_USART_DATAWIDTH_9B;
	} else {  /* Default to 8N0, but show warning if invalid value */
		if (config->parity != 0) {
 8009a48:	b92b      	cbnz	r3, 8009a56 <uart_stm32_init+0x7e>
			LOG_WRN("Invalid parity setting '%d'."
				"Defaulting to 'none'.", config->parity);
		}
		/* 8 databit, parity none */
		ll_parity = LL_USART_PARITY_NONE;
		ll_datawidth = LL_USART_DATAWIDTH_8B;
 8009a4a:	2100      	movs	r1, #0
		ll_parity = LL_USART_PARITY_NONE;
 8009a4c:	460b      	mov	r3, r1
 8009a4e:	e030      	b.n	8009ab2 <uart_stm32_init+0xda>
		return -ENODEV;
 8009a50:	f06f 0612 	mvn.w	r6, #18
 8009a54:	e7d6      	b.n	8009a04 <uart_stm32_init+0x2c>
			LOG_WRN("Invalid parity setting '%d'."
 8009a56:	2201      	movs	r2, #1
 8009a58:	f8ad 2008 	strh.w	r2, [sp, #8]
 8009a5c:	4a55      	ldr	r2, [pc, #340]	; (8009bb4 <uart_stm32_init+0x1dc>)
 8009a5e:	920e      	str	r2, [sp, #56]	; 0x38
 8009a60:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a62:	f04f 0900 	mov.w	r9, #0
 8009a66:	f8cd 9004 	str.w	r9, [sp, #4]
 8009a6a:	2303      	movs	r3, #3
 8009a6c:	f88d 3004 	strb.w	r3, [sp, #4]
 8009a70:	9b01      	ldr	r3, [sp, #4]
 8009a72:	930d      	str	r3, [sp, #52]	; 0x34
 8009a74:	4649      	mov	r1, r9
 8009a76:	f369 0100 	bfi	r1, r9, #0, #1
 8009a7a:	f369 0141 	bfi	r1, r9, #1, #1
 8009a7e:	f369 0182 	bfi	r1, r9, #2, #1
 8009a82:	f369 01c5 	bfi	r1, r9, #3, #3
 8009a86:	2302      	movs	r3, #2
 8009a88:	f363 1188 	bfi	r1, r3, #6, #3
 8009a8c:	230c      	movs	r3, #12
 8009a8e:	f363 2152 	bfi	r1, r3, #9, #10
 8009a92:	f369 41de 	bfi	r1, r9, #19, #12
 8009a96:	f369 71df 	bfi	r1, r9, #31, #1
 8009a9a:	464b      	mov	r3, r9
 8009a9c:	aa0d      	add	r2, sp, #52	; 0x34
 8009a9e:	4846      	ldr	r0, [pc, #280]	; (8009bb8 <uart_stm32_init+0x1e0>)
 8009aa0:	f005 ffc7 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		ll_datawidth = LL_USART_DATAWIDTH_8B;
 8009aa4:	4649      	mov	r1, r9
		ll_parity = LL_USART_PARITY_NONE;
 8009aa6:	464b      	mov	r3, r9
 8009aa8:	e003      	b.n	8009ab2 <uart_stm32_init+0xda>
		ll_datawidth = LL_USART_DATAWIDTH_9B;
 8009aaa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
		ll_parity = LL_USART_PARITY_EVEN;
 8009aae:	f44f 6380 	mov.w	r3, #1024	; 0x400
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 8009ab2:	6822      	ldr	r2, [r4, #0]
 8009ab4:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009ab8:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8009abc:	4319      	orrs	r1, r3
 8009abe:	430a      	orrs	r2, r1
 8009ac0:	6022      	str	r2, [r4, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8009ac2:	6863      	ldr	r3, [r4, #4]
 8009ac4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009ac8:	6063      	str	r3, [r4, #4]
	LL_USART_ConfigCharacter(UartInstance,
				 ll_datawidth,
				 ll_parity,
				 LL_USART_STOPBITS_1);

	if (config->hw_flow_control) {
 8009aca:	7c3b      	ldrb	r3, [r7, #16]
 8009acc:	b12b      	cbz	r3, 8009ada <uart_stm32_init+0x102>
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8009ace:	686b      	ldr	r3, [r5, #4]
 8009ad0:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8009ad2:	6893      	ldr	r3, [r2, #8]
 8009ad4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8009ad8:	6093      	str	r3, [r2, #8]
		uart_stm32_set_hwctrl(dev, LL_USART_HWCONTROL_RTS_CTS);
	}

	/* Set the default baudrate */
	uart_stm32_set_baudrate(dev, data->baud_rate);
 8009ada:	f8d8 8000 	ldr.w	r8, [r8]
	struct uart_stm32_data *data = dev->data;
 8009ade:	692b      	ldr	r3, [r5, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8009ae0:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8009ae4:	f859 5b08 	ldr.w	r5, [r9], #8
	if (clock_control_get_rate(data->clock,
 8009ae8:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8009aec:	4650      	mov	r0, sl
 8009aee:	f007 fd9d 	bl	801162c <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8009af2:	b378      	cbz	r0, 8009b54 <uart_stm32_init+0x17c>
	const struct clock_control_driver_api *api =
 8009af4:	f8da 3008 	ldr.w	r3, [sl, #8]
	if (api->get_rate == NULL) {
 8009af8:	68db      	ldr	r3, [r3, #12]
 8009afa:	b373      	cbz	r3, 8009b5a <uart_stm32_init+0x182>
	return api->get_rate(dev, sys, rate);
 8009afc:	466a      	mov	r2, sp
 8009afe:	4649      	mov	r1, r9
 8009b00:	4650      	mov	r0, sl
 8009b02:	4798      	blx	r3
 8009b04:	2800      	cmp	r0, #0
 8009b06:	db2b      	blt.n	8009b60 <uart_stm32_init+0x188>
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 8009b08:	682b      	ldr	r3, [r5, #0]
 8009b0a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009b0e:	602b      	str	r3, [r5, #0]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8009b10:	9b00      	ldr	r3, [sp, #0]
 8009b12:	eb03 0358 	add.w	r3, r3, r8, lsr #1
 8009b16:	fbb3 f3f8 	udiv	r3, r3, r8
 8009b1a:	b29b      	uxth	r3, r3
 8009b1c:	60eb      	str	r3, [r5, #12]

	/* Enable the single wire / half-duplex mode */
	if (config->single_wire) {
 8009b1e:	7e3b      	ldrb	r3, [r7, #24]
 8009b20:	b11b      	cbz	r3, 8009b2a <uart_stm32_init+0x152>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableHalfDuplex(USART_TypeDef *USARTx)
{
  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
 8009b22:	68a3      	ldr	r3, [r4, #8]
 8009b24:	f043 0308 	orr.w	r3, r3, #8
 8009b28:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8009b2a:	6823      	ldr	r3, [r4, #0]
 8009b2c:	f043 0301 	orr.w	r3, r3, #1
 8009b30:	6023      	str	r3, [r4, #0]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8009b32:	69e3      	ldr	r3, [r4, #28]
 8009b34:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8009b38:	d0fb      	beq.n	8009b32 <uart_stm32_init+0x15a>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8009b3a:	69e3      	ldr	r3, [r4, #28]
 8009b3c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8009b40:	d0fb      	beq.n	8009b3a <uart_stm32_init+0x162>
#ifdef CONFIG_UART_ASYNC_API
	return uart_stm32_async_init(dev);
#else
	return 0;
#endif
}
 8009b42:	4630      	mov	r0, r6
 8009b44:	b016      	add	sp, #88	; 0x58
 8009b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		ll_datawidth = LL_USART_DATAWIDTH_9B;
 8009b4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
		ll_parity = LL_USART_PARITY_ODD;
 8009b4e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8009b52:	e7ae      	b.n	8009ab2 <uart_stm32_init+0xda>
		return -ENODEV;
 8009b54:	f06f 0012 	mvn.w	r0, #18
 8009b58:	e7d4      	b.n	8009b04 <uart_stm32_init+0x12c>
		return -ENOSYS;
 8009b5a:	f06f 0057 	mvn.w	r0, #87	; 0x57
 8009b5e:	e7d1      	b.n	8009b04 <uart_stm32_init+0x12c>
		LOG_ERR("Failed call clock_control_get_rate");
 8009b60:	2201      	movs	r2, #1
 8009b62:	f8ad 2008 	strh.w	r2, [sp, #8]
 8009b66:	4b15      	ldr	r3, [pc, #84]	; (8009bbc <uart_stm32_init+0x1e4>)
 8009b68:	9314      	str	r3, [sp, #80]	; 0x50
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	9301      	str	r3, [sp, #4]
 8009b6e:	2102      	movs	r1, #2
 8009b70:	f88d 1004 	strb.w	r1, [sp, #4]
 8009b74:	9901      	ldr	r1, [sp, #4]
 8009b76:	9113      	str	r1, [sp, #76]	; 0x4c
 8009b78:	4619      	mov	r1, r3
 8009b7a:	f363 0100 	bfi	r1, r3, #0, #1
 8009b7e:	f363 0141 	bfi	r1, r3, #1, #1
 8009b82:	f363 0182 	bfi	r1, r3, #2, #1
 8009b86:	f363 01c5 	bfi	r1, r3, #3, #3
 8009b8a:	f362 1188 	bfi	r1, r2, #6, #3
 8009b8e:	2208      	movs	r2, #8
 8009b90:	f362 2152 	bfi	r1, r2, #9, #10
 8009b94:	f363 41de 	bfi	r1, r3, #19, #12
 8009b98:	f363 71df 	bfi	r1, r3, #31, #1
 8009b9c:	aa13      	add	r2, sp, #76	; 0x4c
 8009b9e:	4806      	ldr	r0, [pc, #24]	; (8009bb8 <uart_stm32_init+0x1e0>)
 8009ba0:	f005 ff47 	bl	800fa32 <z_impl_z_log_msg2_static_create>
		return;
 8009ba4:	e7bb      	b.n	8009b1e <uart_stm32_init+0x146>
		return -EIO;
 8009ba6:	f06f 0604 	mvn.w	r6, #4
 8009baa:	e7ca      	b.n	8009b42 <uart_stm32_init+0x16a>
		return err;
 8009bac:	461e      	mov	r6, r3
 8009bae:	e7c8      	b.n	8009b42 <uart_stm32_init+0x16a>
 8009bb0:	08012714 	.word	0x08012714
 8009bb4:	08013e7c 	.word	0x08013e7c
 8009bb8:	08012ba8 	.word	0x08012ba8
 8009bbc:	080138dc 	.word	0x080138dc

08009bc0 <elapsed>:
 *     - and until the current call of the function is completed.
 * - the function is invoked with interrupts disabled.
 */
static uint32_t elapsed(void)
{
	uint32_t val1 = SysTick->VAL;	/* A */
 8009bc0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009bc4:	6999      	ldr	r1, [r3, #24]
	uint32_t ctrl = SysTick->CTRL;	/* B */
 8009bc6:	691a      	ldr	r2, [r3, #16]
	uint32_t val2 = SysTick->VAL;	/* C */
 8009bc8:	6998      	ldr	r0, [r3, #24]
	 * 4) After C we'll see it next time
	 *
	 * So the count in val2 is post-wrap and last_load needs to be
	 * added if and only if COUNTFLAG is set or val1 < val2.
	 */
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
 8009bca:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8009bce:	d101      	bne.n	8009bd4 <elapsed+0x14>
	    || (val1 < val2)) {
 8009bd0:	4281      	cmp	r1, r0
 8009bd2:	d208      	bcs.n	8009be6 <elapsed+0x26>
		overflow_cyc += last_load;
 8009bd4:	4b07      	ldr	r3, [pc, #28]	; (8009bf4 <elapsed+0x34>)
 8009bd6:	681a      	ldr	r2, [r3, #0]
 8009bd8:	4907      	ldr	r1, [pc, #28]	; (8009bf8 <elapsed+0x38>)
 8009bda:	6809      	ldr	r1, [r1, #0]
 8009bdc:	440a      	add	r2, r1
 8009bde:	601a      	str	r2, [r3, #0]

		/* We know there was a wrap, but we might not have
		 * seen it in CTRL, so clear it. */
		(void)SysTick->CTRL;
 8009be0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009be4:	691b      	ldr	r3, [r3, #16]
	}

	return (last_load - val2) + overflow_cyc;
 8009be6:	4b04      	ldr	r3, [pc, #16]	; (8009bf8 <elapsed+0x38>)
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	1a1b      	subs	r3, r3, r0
 8009bec:	4a01      	ldr	r2, [pc, #4]	; (8009bf4 <elapsed+0x34>)
 8009bee:	6810      	ldr	r0, [r2, #0]
}
 8009bf0:	4418      	add	r0, r3
 8009bf2:	4770      	bx	lr
 8009bf4:	2000141c 	.word	0x2000141c
 8009bf8:	20001418 	.word	0x20001418

08009bfc <sys_clock_driver_init>:
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009bfc:	4b09      	ldr	r3, [pc, #36]	; (8009c24 <sys_clock_driver_init+0x28>)
 8009bfe:	2210      	movs	r2, #16
 8009c00:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
static int sys_clock_driver_init(const struct device *dev)
{
	ARG_UNUSED(dev);

	NVIC_SetPriority(SysTick_IRQn, _IRQ_PRIO_OFFSET);
	last_load = CYC_PER_TICK - 1;
 8009c04:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8009c08:	4b07      	ldr	r3, [pc, #28]	; (8009c28 <sys_clock_driver_init+0x2c>)
 8009c0a:	601a      	str	r2, [r3, #0]
	overflow_cyc = 0U;
 8009c0c:	2000      	movs	r0, #0
 8009c0e:	4b07      	ldr	r3, [pc, #28]	; (8009c2c <sys_clock_driver_init+0x30>)
 8009c10:	6018      	str	r0, [r3, #0]
	SysTick->LOAD = last_load;
 8009c12:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009c16:	615a      	str	r2, [r3, #20]
	SysTick->VAL = 0; /* resets timer to last_load */
 8009c18:	6198      	str	r0, [r3, #24]
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
 8009c1a:	691a      	ldr	r2, [r3, #16]
 8009c1c:	f042 0207 	orr.w	r2, r2, #7
 8009c20:	611a      	str	r2, [r3, #16]
			  SysTick_CTRL_TICKINT_Msk |
			  SysTick_CTRL_CLKSOURCE_Msk);
	return 0;
}
 8009c22:	4770      	bx	lr
 8009c24:	e000ed00 	.word	0xe000ed00
 8009c28:	20001418 	.word	0x20001418
 8009c2c:	2000141c 	.word	0x2000141c

08009c30 <sys_clock_isr>:
{
 8009c30:	b508      	push	{r3, lr}
	elapsed();
 8009c32:	f7ff ffc5 	bl	8009bc0 <elapsed>
	cycle_count += overflow_cyc;
 8009c36:	4b0c      	ldr	r3, [pc, #48]	; (8009c68 <sys_clock_isr+0x38>)
 8009c38:	6818      	ldr	r0, [r3, #0]
 8009c3a:	4a0c      	ldr	r2, [pc, #48]	; (8009c6c <sys_clock_isr+0x3c>)
 8009c3c:	6811      	ldr	r1, [r2, #0]
 8009c3e:	4408      	add	r0, r1
 8009c40:	6010      	str	r0, [r2, #0]
	overflow_cyc = 0;
 8009c42:	2200      	movs	r2, #0
 8009c44:	601a      	str	r2, [r3, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
 8009c46:	4a0a      	ldr	r2, [pc, #40]	; (8009c70 <sys_clock_isr+0x40>)
 8009c48:	6813      	ldr	r3, [r2, #0]
 8009c4a:	1ac0      	subs	r0, r0, r3
 8009c4c:	4909      	ldr	r1, [pc, #36]	; (8009c74 <sys_clock_isr+0x44>)
 8009c4e:	fba1 1000 	umull	r1, r0, r1, r0
 8009c52:	0a40      	lsrs	r0, r0, #9
		announced_cycles += dticks * CYC_PER_TICK;
 8009c54:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8009c58:	fb01 3300 	mla	r3, r1, r0, r3
 8009c5c:	6013      	str	r3, [r2, #0]
		sys_clock_announce(dticks);
 8009c5e:	f003 fac1 	bl	800d1e4 <sys_clock_announce>
	z_arm_int_exit();
 8009c62:	f7fb f9f7 	bl	8005054 <z_arm_exc_exit>
}
 8009c66:	bd08      	pop	{r3, pc}
 8009c68:	2000141c 	.word	0x2000141c
 8009c6c:	20001414 	.word	0x20001414
 8009c70:	20001410 	.word	0x20001410
 8009c74:	10624dd3 	.word	0x10624dd3

08009c78 <sys_clock_set_timeout>:
	if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && idle && ticks == K_TICKS_FOREVER) {
 8009c78:	b111      	cbz	r1, 8009c80 <sys_clock_set_timeout+0x8>
 8009c7a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009c7e:	d03a      	beq.n	8009cf6 <sys_clock_set_timeout+0x7e>
{
 8009c80:	b570      	push	{r4, r5, r6, lr}
	uint32_t last_load_ = last_load;
 8009c82:	4b38      	ldr	r3, [pc, #224]	; (8009d64 <sys_clock_set_timeout+0xec>)
 8009c84:	681d      	ldr	r5, [r3, #0]
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8009c86:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009c8a:	d03f      	beq.n	8009d0c <sys_clock_set_timeout+0x94>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8009c8c:	2801      	cmp	r0, #1
 8009c8e:	dd40      	ble.n	8009d12 <sys_clock_set_timeout+0x9a>
 8009c90:	f5b0 6f03 	cmp.w	r0, #2096	; 0x830
 8009c94:	dc3f      	bgt.n	8009d16 <sys_clock_set_timeout+0x9e>
 8009c96:	1e44      	subs	r4, r0, #1
	__asm__ volatile(
 8009c98:	f04f 0310 	mov.w	r3, #16
 8009c9c:	f3ef 8611 	mrs	r6, BASEPRI
 8009ca0:	f383 8812 	msr	BASEPRI_MAX, r3
 8009ca4:	f3bf 8f6f 	isb	sy
	uint32_t pending = elapsed();
 8009ca8:	f7ff ff8a 	bl	8009bc0 <elapsed>
	val1 = SysTick->VAL;
 8009cac:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009cb0:	6999      	ldr	r1, [r3, #24]
	cycle_count += pending;
 8009cb2:	4b2d      	ldr	r3, [pc, #180]	; (8009d68 <sys_clock_set_timeout+0xf0>)
 8009cb4:	681a      	ldr	r2, [r3, #0]
 8009cb6:	4410      	add	r0, r2
 8009cb8:	6018      	str	r0, [r3, #0]
	overflow_cyc = 0U;
 8009cba:	4b2c      	ldr	r3, [pc, #176]	; (8009d6c <sys_clock_set_timeout+0xf4>)
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	601a      	str	r2, [r3, #0]
	uint32_t unannounced = cycle_count - announced_cycles;
 8009cc0:	4b2b      	ldr	r3, [pc, #172]	; (8009d70 <sys_clock_set_timeout+0xf8>)
 8009cc2:	681a      	ldr	r2, [r3, #0]
	if ((int32_t)unannounced < 0) {
 8009cc4:	1a83      	subs	r3, r0, r2
 8009cc6:	d429      	bmi.n	8009d1c <sys_clock_set_timeout+0xa4>
		delay = ticks * CYC_PER_TICK;
 8009cc8:	f44f 5cfa 	mov.w	ip, #8000	; 0x1f40
		delay += unannounced;
 8009ccc:	fb0c 3304 	mla	r3, ip, r4, r3
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
 8009cd0:	f503 53f9 	add.w	r3, r3, #7968	; 0x1f20
 8009cd4:	331f      	adds	r3, #31
 8009cd6:	4c27      	ldr	r4, [pc, #156]	; (8009d74 <sys_clock_set_timeout+0xfc>)
 8009cd8:	fba4 4303 	umull	r4, r3, r4, r3
 8009cdc:	0a5b      	lsrs	r3, r3, #9
		delay -= unannounced;
 8009cde:	1a12      	subs	r2, r2, r0
 8009ce0:	fb0c 2303 	mla	r3, ip, r3, r2
		delay = MAX(delay, MIN_DELAY);
 8009ce4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ce8:	d91d      	bls.n	8009d26 <sys_clock_set_timeout+0xae>
		if (delay > MAX_CYCLES) {
 8009cea:	4a23      	ldr	r2, [pc, #140]	; (8009d78 <sys_clock_set_timeout+0x100>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d91c      	bls.n	8009d2a <sys_clock_set_timeout+0xb2>
			last_load = MAX_CYCLES;
 8009cf0:	4b1c      	ldr	r3, [pc, #112]	; (8009d64 <sys_clock_set_timeout+0xec>)
 8009cf2:	601a      	str	r2, [r3, #0]
 8009cf4:	e01b      	b.n	8009d2e <sys_clock_set_timeout+0xb6>
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8009cf6:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8009cfa:	6913      	ldr	r3, [r2, #16]
 8009cfc:	f023 0301 	bic.w	r3, r3, #1
 8009d00:	6113      	str	r3, [r2, #16]
		last_load = TIMER_STOPPED;
 8009d02:	4b18      	ldr	r3, [pc, #96]	; (8009d64 <sys_clock_set_timeout+0xec>)
 8009d04:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8009d08:	601a      	str	r2, [r3, #0]
		return;
 8009d0a:	4770      	bx	lr
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8009d0c:	f44f 6003 	mov.w	r0, #2096	; 0x830
 8009d10:	e7be      	b.n	8009c90 <sys_clock_set_timeout+0x18>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8009d12:	2400      	movs	r4, #0
 8009d14:	e7c0      	b.n	8009c98 <sys_clock_set_timeout+0x20>
 8009d16:	f44f 6403 	mov.w	r4, #2096	; 0x830
 8009d1a:	e7bd      	b.n	8009c98 <sys_clock_set_timeout+0x20>
		last_load = MIN_DELAY;
 8009d1c:	4b11      	ldr	r3, [pc, #68]	; (8009d64 <sys_clock_set_timeout+0xec>)
 8009d1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009d22:	601a      	str	r2, [r3, #0]
 8009d24:	e003      	b.n	8009d2e <sys_clock_set_timeout+0xb6>
		delay = MAX(delay, MIN_DELAY);
 8009d26:	f44f 6380 	mov.w	r3, #1024	; 0x400
			last_load = delay;
 8009d2a:	4a0e      	ldr	r2, [pc, #56]	; (8009d64 <sys_clock_set_timeout+0xec>)
 8009d2c:	6013      	str	r3, [r2, #0]
	val2 = SysTick->VAL;
 8009d2e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009d32:	699c      	ldr	r4, [r3, #24]
	SysTick->LOAD = last_load - 1;
 8009d34:	4a0b      	ldr	r2, [pc, #44]	; (8009d64 <sys_clock_set_timeout+0xec>)
 8009d36:	6812      	ldr	r2, [r2, #0]
 8009d38:	3a01      	subs	r2, #1
 8009d3a:	615a      	str	r2, [r3, #20]
	SysTick->VAL = 0; /* resets timer to last_load */
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	619a      	str	r2, [r3, #24]
	if (val1 < val2) {
 8009d40:	42a1      	cmp	r1, r4
 8009d42:	d209      	bcs.n	8009d58 <sys_clock_set_timeout+0xe0>
		cycle_count += (val1 + (last_load_ - val2));
 8009d44:	1b2d      	subs	r5, r5, r4
 8009d46:	440d      	add	r5, r1
 8009d48:	4428      	add	r0, r5
 8009d4a:	4b07      	ldr	r3, [pc, #28]	; (8009d68 <sys_clock_set_timeout+0xf0>)
 8009d4c:	6018      	str	r0, [r3, #0]
	__asm__ volatile(
 8009d4e:	f386 8811 	msr	BASEPRI, r6
 8009d52:	f3bf 8f6f 	isb	sy
}
 8009d56:	bd70      	pop	{r4, r5, r6, pc}
		cycle_count += (val1 - val2);
 8009d58:	1b0d      	subs	r5, r1, r4
 8009d5a:	4428      	add	r0, r5
 8009d5c:	4b02      	ldr	r3, [pc, #8]	; (8009d68 <sys_clock_set_timeout+0xf0>)
 8009d5e:	6018      	str	r0, [r3, #0]
 8009d60:	e7f5      	b.n	8009d4e <sys_clock_set_timeout+0xd6>
 8009d62:	bf00      	nop
 8009d64:	20001418 	.word	0x20001418
 8009d68:	20001414 	.word	0x20001414
 8009d6c:	2000141c 	.word	0x2000141c
 8009d70:	20001410 	.word	0x20001410
 8009d74:	10624dd3 	.word	0x10624dd3
 8009d78:	00ffdc00 	.word	0x00ffdc00

08009d7c <sys_clock_elapsed>:
{
 8009d7c:	b510      	push	{r4, lr}
	__asm__ volatile(
 8009d7e:	f04f 0310 	mov.w	r3, #16
 8009d82:	f3ef 8411 	mrs	r4, BASEPRI
 8009d86:	f383 8812 	msr	BASEPRI_MAX, r3
 8009d8a:	f3bf 8f6f 	isb	sy
	uint32_t cyc = elapsed() + cycle_count - announced_cycles;
 8009d8e:	f7ff ff17 	bl	8009bc0 <elapsed>
 8009d92:	4b07      	ldr	r3, [pc, #28]	; (8009db0 <sys_clock_elapsed+0x34>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4418      	add	r0, r3
 8009d98:	4b06      	ldr	r3, [pc, #24]	; (8009db4 <sys_clock_elapsed+0x38>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	1ac0      	subs	r0, r0, r3
	__asm__ volatile(
 8009d9e:	f384 8811 	msr	BASEPRI, r4
 8009da2:	f3bf 8f6f 	isb	sy
	return cyc / CYC_PER_TICK;
 8009da6:	4b04      	ldr	r3, [pc, #16]	; (8009db8 <sys_clock_elapsed+0x3c>)
 8009da8:	fba3 3000 	umull	r3, r0, r3, r0
}
 8009dac:	0a40      	lsrs	r0, r0, #9
 8009dae:	bd10      	pop	{r4, pc}
 8009db0:	20001414 	.word	0x20001414
 8009db4:	20001410 	.word	0x20001410
 8009db8:	10624dd3 	.word	0x10624dd3

08009dbc <sys_clock_cycle_get_32>:
{
 8009dbc:	b510      	push	{r4, lr}
	__asm__ volatile(
 8009dbe:	f04f 0310 	mov.w	r3, #16
 8009dc2:	f3ef 8411 	mrs	r4, BASEPRI
 8009dc6:	f383 8812 	msr	BASEPRI_MAX, r3
 8009dca:	f3bf 8f6f 	isb	sy
	uint32_t ret = elapsed() + cycle_count;
 8009dce:	f7ff fef7 	bl	8009bc0 <elapsed>
 8009dd2:	4b04      	ldr	r3, [pc, #16]	; (8009de4 <sys_clock_cycle_get_32+0x28>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	4418      	add	r0, r3
	__asm__ volatile(
 8009dd8:	f384 8811 	msr	BASEPRI, r4
 8009ddc:	f3bf 8f6f 	isb	sy
}
 8009de0:	bd10      	pop	{r4, pc}
 8009de2:	bf00      	nop
 8009de4:	20001414 	.word	0x20001414

08009de8 <stm32_pin_configure>:

static int stm32_pin_configure(uint32_t pin, uint32_t func, uint32_t altf)
{
	const struct device *port_device;

	if (STM32_PORT(pin) >= gpio_ports_cnt) {
 8009de8:	28af      	cmp	r0, #175	; 0xaf
 8009dea:	d817      	bhi.n	8009e1c <stm32_pin_configure+0x34>
{
 8009dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dee:	4604      	mov	r4, r0
 8009df0:	460d      	mov	r5, r1
 8009df2:	4616      	mov	r6, r2
 8009df4:	0903      	lsrs	r3, r0, #4
		return -EINVAL;
	}

	port_device = gpio_ports[STM32_PORT(pin)];
 8009df6:	4a0b      	ldr	r2, [pc, #44]	; (8009e24 <stm32_pin_configure+0x3c>)
 8009df8:	f852 7023 	ldr.w	r7, [r2, r3, lsl #2]

	if ((port_device == NULL) || (!device_is_ready(port_device))) {
 8009dfc:	b15f      	cbz	r7, 8009e16 <stm32_pin_configure+0x2e>
 8009dfe:	4638      	mov	r0, r7
 8009e00:	f007 fc14 	bl	801162c <z_device_is_ready>
 8009e04:	b138      	cbz	r0, 8009e16 <stm32_pin_configure+0x2e>
		return -ENODEV;
	}

	return gpio_stm32_configure(port_device, STM32_PIN(pin), func, altf);
 8009e06:	4633      	mov	r3, r6
 8009e08:	462a      	mov	r2, r5
 8009e0a:	f004 010f 	and.w	r1, r4, #15
 8009e0e:	4638      	mov	r0, r7
 8009e10:	f006 f93d 	bl	801008e <gpio_stm32_configure>
}
 8009e14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -ENODEV;
 8009e16:	f06f 0012 	mvn.w	r0, #18
 8009e1a:	e7fb      	b.n	8009e14 <stm32_pin_configure+0x2c>
		return -EINVAL;
 8009e1c:	f06f 0015 	mvn.w	r0, #21
}
 8009e20:	4770      	bx	lr
 8009e22:	bf00      	nop
 8009e24:	08013f18 	.word	0x08013f18

08009e28 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009e28:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8009e2a:	6a03      	ldr	r3, [r0, #32]
 8009e2c:	f023 0301 	bic.w	r3, r3, #1
 8009e30:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8009e32:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8009e34:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8009e36:	6984      	ldr	r4, [r0, #24]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8009e38:	f424 3c80 	bic.w	ip, r4, #65536	; 0x10000
 8009e3c:	f02c 0c73 	bic.w	ip, ip, #115	; 0x73
 8009e40:	680c      	ldr	r4, [r1, #0]
 8009e42:	ea4c 0404 	orr.w	r4, ip, r4

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8009e46:	f023 0302 	bic.w	r3, r3, #2
 8009e4a:	690d      	ldr	r5, [r1, #16]
 8009e4c:	432b      	orrs	r3, r5

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8009e4e:	f023 0301 	bic.w	r3, r3, #1
 8009e52:	684d      	ldr	r5, [r1, #4]
 8009e54:	432b      	orrs	r3, r5

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e56:	4d13      	ldr	r5, [pc, #76]	; (8009ea4 <OC1Config+0x7c>)
 8009e58:	42a8      	cmp	r0, r5
 8009e5a:	d007      	beq.n	8009e6c <OC1Config+0x44>
 8009e5c:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8009e60:	42a8      	cmp	r0, r5
 8009e62:	d003      	beq.n	8009e6c <OC1Config+0x44>
 8009e64:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009e68:	42a8      	cmp	r0, r5
 8009e6a:	d112      	bne.n	8009e92 <OC1Config+0x6a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8009e6c:	f023 0308 	bic.w	r3, r3, #8
 8009e70:	694d      	ldr	r5, [r1, #20]
 8009e72:	ea43 0385 	orr.w	r3, r3, r5, lsl #2

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8009e76:	f023 0304 	bic.w	r3, r3, #4
 8009e7a:	688d      	ldr	r5, [r1, #8]
 8009e7c:	ea43 0385 	orr.w	r3, r3, r5, lsl #2

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8009e80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009e84:	698d      	ldr	r5, [r1, #24]
 8009e86:	432a      	orrs	r2, r5

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8009e88:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009e8c:	69cd      	ldr	r5, [r1, #28]
 8009e8e:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009e92:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8009e94:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8009e96:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009e98:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009e9a:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8009e9c:	2000      	movs	r0, #0
 8009e9e:	bc30      	pop	{r4, r5}
 8009ea0:	4770      	bx	lr
 8009ea2:	bf00      	nop
 8009ea4:	40012c00 	.word	0x40012c00

08009ea8 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009ea8:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8009eaa:	6a03      	ldr	r3, [r0, #32]
 8009eac:	f023 0310 	bic.w	r3, r3, #16
 8009eb0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8009eb2:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8009eb4:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8009eb6:	6984      	ldr	r4, [r0, #24]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8009eb8:	f024 7c80 	bic.w	ip, r4, #16777216	; 0x1000000
 8009ebc:	f42c 4ce6 	bic.w	ip, ip, #29440	; 0x7300
 8009ec0:	680c      	ldr	r4, [r1, #0]
 8009ec2:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8009ec6:	f023 0320 	bic.w	r3, r3, #32
 8009eca:	690d      	ldr	r5, [r1, #16]
 8009ecc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8009ed0:	f023 0310 	bic.w	r3, r3, #16
 8009ed4:	684d      	ldr	r5, [r1, #4]
 8009ed6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009eda:	4d13      	ldr	r5, [pc, #76]	; (8009f28 <OC2Config+0x80>)
 8009edc:	42a8      	cmp	r0, r5
 8009ede:	d007      	beq.n	8009ef0 <OC2Config+0x48>
 8009ee0:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8009ee4:	42a8      	cmp	r0, r5
 8009ee6:	d003      	beq.n	8009ef0 <OC2Config+0x48>
 8009ee8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009eec:	42a8      	cmp	r0, r5
 8009eee:	d113      	bne.n	8009f18 <OC2Config+0x70>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8009ef0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ef4:	694d      	ldr	r5, [r1, #20]
 8009ef6:	ea43 1385 	orr.w	r3, r3, r5, lsl #6

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8009efa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009efe:	688d      	ldr	r5, [r1, #8]
 8009f00:	ea43 1385 	orr.w	r3, r3, r5, lsl #6

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8009f04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009f08:	698d      	ldr	r5, [r1, #24]
 8009f0a:	ea42 0285 	orr.w	r2, r2, r5, lsl #2

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8009f0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009f12:	69cd      	ldr	r5, [r1, #28]
 8009f14:	ea42 02c5 	orr.w	r2, r2, r5, lsl #3
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009f18:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8009f1a:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8009f1c:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009f1e:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009f20:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8009f22:	2000      	movs	r0, #0
 8009f24:	bc30      	pop	{r4, r5}
 8009f26:	4770      	bx	lr
 8009f28:	40012c00 	.word	0x40012c00

08009f2c <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009f2c:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8009f2e:	6a03      	ldr	r3, [r0, #32]
 8009f30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f34:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8009f36:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8009f38:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8009f3a:	69c4      	ldr	r4, [r0, #28]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8009f3c:	f424 3c80 	bic.w	ip, r4, #65536	; 0x10000
 8009f40:	f02c 0c73 	bic.w	ip, ip, #115	; 0x73
 8009f44:	680c      	ldr	r4, [r1, #0]
 8009f46:	ea4c 0404 	orr.w	r4, ip, r4

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8009f4a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009f4e:	690d      	ldr	r5, [r1, #16]
 8009f50:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8009f54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f58:	684d      	ldr	r5, [r1, #4]
 8009f5a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f5e:	4d13      	ldr	r5, [pc, #76]	; (8009fac <OC3Config+0x80>)
 8009f60:	42a8      	cmp	r0, r5
 8009f62:	d007      	beq.n	8009f74 <OC3Config+0x48>
 8009f64:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8009f68:	42a8      	cmp	r0, r5
 8009f6a:	d003      	beq.n	8009f74 <OC3Config+0x48>
 8009f6c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009f70:	42a8      	cmp	r0, r5
 8009f72:	d113      	bne.n	8009f9c <OC3Config+0x70>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8009f74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009f78:	694d      	ldr	r5, [r1, #20]
 8009f7a:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8009f7e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009f82:	688d      	ldr	r5, [r1, #8]
 8009f84:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8009f88:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009f8c:	698d      	ldr	r5, [r1, #24]
 8009f8e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8009f92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009f96:	69cd      	ldr	r5, [r1, #28]
 8009f98:	ea42 1245 	orr.w	r2, r2, r5, lsl #5
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009f9c:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8009f9e:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8009fa0:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8009fa2:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009fa4:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8009fa6:	2000      	movs	r0, #0
 8009fa8:	bc30      	pop	{r4, r5}
 8009faa:	4770      	bx	lr
 8009fac:	40012c00 	.word	0x40012c00

08009fb0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009fb0:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8009fb2:	6a03      	ldr	r3, [r0, #32]
 8009fb4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009fb8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8009fba:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8009fbc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8009fbe:	69c2      	ldr	r2, [r0, #28]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8009fc0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8009fc4:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8009fc8:	680d      	ldr	r5, [r1, #0]
 8009fca:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8009fce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009fd2:	690d      	ldr	r5, [r1, #16]
 8009fd4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8009fd8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009fdc:	684d      	ldr	r5, [r1, #4]
 8009fde:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009fe2:	4d0c      	ldr	r5, [pc, #48]	; (800a014 <OC4Config+0x64>)
 8009fe4:	42a8      	cmp	r0, r5
 8009fe6:	d007      	beq.n	8009ff8 <OC4Config+0x48>
 8009fe8:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8009fec:	42a8      	cmp	r0, r5
 8009fee:	d003      	beq.n	8009ff8 <OC4Config+0x48>
 8009ff0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009ff4:	42a8      	cmp	r0, r5
 8009ff6:	d104      	bne.n	800a002 <OC4Config+0x52>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8009ff8:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
 8009ffc:	698d      	ldr	r5, [r1, #24]
 8009ffe:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800a002:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800a004:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800a006:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800a008:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800a00a:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 800a00c:	2000      	movs	r0, #0
 800a00e:	bc30      	pop	{r4, r5}
 800a010:	4770      	bx	lr
 800a012:	bf00      	nop
 800a014:	40012c00 	.word	0x40012c00

0800a018 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800a018:	b410      	push	{r4}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 800a01a:	6a03      	ldr	r3, [r0, #32]
 800a01c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a020:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800a022:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800a024:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800a026:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a02a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a02e:	680c      	ldr	r4, [r1, #0]
 800a030:	4322      	orrs	r2, r4

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 800a032:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a036:	690c      	ldr	r4, [r1, #16]
 800a038:	ea43 4304 	orr.w	r3, r3, r4, lsl #16

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 800a03c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a040:	684c      	ldr	r4, [r1, #4]
 800a042:	ea43 4304 	orr.w	r3, r3, r4, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a046:	4c0d      	ldr	r4, [pc, #52]	; (800a07c <OC5Config+0x64>)
 800a048:	42a0      	cmp	r0, r4
 800a04a:	d007      	beq.n	800a05c <OC5Config+0x44>
 800a04c:	f504 54a0 	add.w	r4, r4, #5120	; 0x1400
 800a050:	42a0      	cmp	r0, r4
 800a052:	d003      	beq.n	800a05c <OC5Config+0x44>
 800a054:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800a058:	42a0      	cmp	r0, r4
 800a05a:	d107      	bne.n	800a06c <OC5Config+0x54>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 800a05c:	6844      	ldr	r4, [r0, #4]
 800a05e:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 800a062:	f8d1 c018 	ldr.w	ip, [r1, #24]
 800a066:	ea44 240c 	orr.w	r4, r4, ip, lsl #8
 800a06a:	6044      	str	r4, [r0, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800a06c:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 800a06e:	68ca      	ldr	r2, [r1, #12]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800a070:	6d81      	ldr	r1, [r0, #88]	; 0x58
 800a072:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800a074:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 800a076:	2000      	movs	r0, #0
 800a078:	bc10      	pop	{r4}
 800a07a:	4770      	bx	lr
 800a07c:	40012c00 	.word	0x40012c00

0800a080 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800a080:	b410      	push	{r4}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800a082:	6a03      	ldr	r3, [r0, #32]
 800a084:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a088:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800a08a:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800a08c:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 800a08e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800a092:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800a096:	680c      	ldr	r4, [r1, #0]
 800a098:	ea42 2204 	orr.w	r2, r2, r4, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 800a09c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a0a0:	690c      	ldr	r4, [r1, #16]
 800a0a2:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 800a0a6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a0aa:	684c      	ldr	r4, [r1, #4]
 800a0ac:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a0b0:	4c0c      	ldr	r4, [pc, #48]	; (800a0e4 <OC6Config+0x64>)
 800a0b2:	42a0      	cmp	r0, r4
 800a0b4:	d007      	beq.n	800a0c6 <OC6Config+0x46>
 800a0b6:	f504 54a0 	add.w	r4, r4, #5120	; 0x1400
 800a0ba:	42a0      	cmp	r0, r4
 800a0bc:	d003      	beq.n	800a0c6 <OC6Config+0x46>
 800a0be:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800a0c2:	42a0      	cmp	r0, r4
 800a0c4:	d107      	bne.n	800a0d6 <OC6Config+0x56>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 800a0c6:	6844      	ldr	r4, [r0, #4]
 800a0c8:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 800a0cc:	f8d1 c018 	ldr.w	ip, [r1, #24]
 800a0d0:	ea44 248c 	orr.w	r4, r4, ip, lsl #10
 800a0d4:	6044      	str	r4, [r0, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800a0d6:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 800a0d8:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR6, CompareValue);
 800a0da:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800a0dc:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 800a0de:	2000      	movs	r0, #0
 800a0e0:	bc10      	pop	{r4}
 800a0e2:	4770      	bx	lr
 800a0e4:	40012c00 	.word	0x40012c00

0800a0e8 <LL_TIM_Init>:
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800a0e8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a0ea:	4a1e      	ldr	r2, [pc, #120]	; (800a164 <LL_TIM_Init+0x7c>)
 800a0ec:	4290      	cmp	r0, r2
 800a0ee:	d006      	beq.n	800a0fe <LL_TIM_Init+0x16>
 800a0f0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800a0f4:	d003      	beq.n	800a0fe <LL_TIM_Init+0x16>
 800a0f6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a0fa:	4290      	cmp	r0, r2
 800a0fc:	d103      	bne.n	800a106 <LL_TIM_Init+0x1e>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800a0fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a102:	684a      	ldr	r2, [r1, #4]
 800a104:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a106:	4a17      	ldr	r2, [pc, #92]	; (800a164 <LL_TIM_Init+0x7c>)
 800a108:	4290      	cmp	r0, r2
 800a10a:	d00e      	beq.n	800a12a <LL_TIM_Init+0x42>
 800a10c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800a110:	d00b      	beq.n	800a12a <LL_TIM_Init+0x42>
 800a112:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800a116:	4290      	cmp	r0, r2
 800a118:	d007      	beq.n	800a12a <LL_TIM_Init+0x42>
 800a11a:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 800a11e:	4290      	cmp	r0, r2
 800a120:	d003      	beq.n	800a12a <LL_TIM_Init+0x42>
 800a122:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a126:	4290      	cmp	r0, r2
 800a128:	d103      	bne.n	800a132 <LL_TIM_Init+0x4a>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800a12a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a12e:	68ca      	ldr	r2, [r1, #12]
 800a130:	4313      	orrs	r3, r2
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800a132:	6003      	str	r3, [r0, #0]
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800a134:	688b      	ldr	r3, [r1, #8]
  WRITE_REG(TIMx->ARR, AutoReload);
 800a136:	62c3      	str	r3, [r0, #44]	; 0x2c
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800a138:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800a13a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a13c:	4b09      	ldr	r3, [pc, #36]	; (800a164 <LL_TIM_Init+0x7c>)
 800a13e:	4298      	cmp	r0, r3
 800a140:	d007      	beq.n	800a152 <LL_TIM_Init+0x6a>
 800a142:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 800a146:	4298      	cmp	r0, r3
 800a148:	d003      	beq.n	800a152 <LL_TIM_Init+0x6a>
 800a14a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a14e:	4298      	cmp	r0, r3
 800a150:	d101      	bne.n	800a156 <LL_TIM_Init+0x6e>
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800a152:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800a154:	6303      	str	r3, [r0, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800a156:	6943      	ldr	r3, [r0, #20]
 800a158:	f043 0301 	orr.w	r3, r3, #1
 800a15c:	6143      	str	r3, [r0, #20]
}
 800a15e:	2000      	movs	r0, #0
 800a160:	4770      	bx	lr
 800a162:	bf00      	nop
 800a164:	40012c00 	.word	0x40012c00

0800a168 <UTILS_PLL_IsBusy>:
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 800a168:	4b07      	ldr	r3, [pc, #28]	; (800a188 <UTILS_PLL_IsBusy+0x20>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800a170:	d007      	beq.n	800a182 <UTILS_PLL_IsBusy+0x1a>

  /* Check if PLL is busy*/
  if(LL_RCC_PLL_IsReady() != 0U)
  {
    /* PLL configuration cannot be modified */
    status = ERROR;
 800a172:	2001      	movs	r0, #1
  * @rmtoll CR           PLLSAI1RDY    LL_RCC_PLLSAI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RCC_CR_PLLSAI1RDY) ? 1UL : 0UL);
 800a174:	4b04      	ldr	r3, [pc, #16]	; (800a188 <UTILS_PLL_IsBusy+0x20>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800a17c:	d000      	beq.n	800a180 <UTILS_PLL_IsBusy+0x18>
#if defined(RCC_PLLSAI1_SUPPORT)
  /* Check if PLLSAI1 is busy*/
  if(LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    /* PLLSAI1 configuration cannot be modified */
    status = ERROR;
 800a17e:	2001      	movs	r0, #1
    status = ERROR;
  }
#endif /*RCC_PLLSAI2_SUPPORT*/

  return status;
}
 800a180:	4770      	bx	lr
  ErrorStatus status = SUCCESS;
 800a182:	2000      	movs	r0, #0
 800a184:	e7f6      	b.n	800a174 <UTILS_PLL_IsBusy+0xc>
 800a186:	bf00      	nop
 800a188:	40021000 	.word	0x40021000

0800a18c <LL_SetSystemCoreClock>:
  SystemCoreClock = HCLKFrequency;
 800a18c:	4b01      	ldr	r3, [pc, #4]	; (800a194 <LL_SetSystemCoreClock+0x8>)
 800a18e:	6018      	str	r0, [r3, #0]
}
 800a190:	4770      	bx	lr
 800a192:	bf00      	nop
 800a194:	20000164 	.word	0x20000164

0800a198 <LL_SetFlashLatency>:
  if ((HCLKFrequency == 0U) || (HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE1))
 800a198:	1e42      	subs	r2, r0, #1
 800a19a:	4b29      	ldr	r3, [pc, #164]	; (800a240 <LL_SetFlashLatency+0xa8>)
 800a19c:	429a      	cmp	r2, r3
 800a19e:	d84c      	bhi.n	800a23a <LL_SetFlashLatency+0xa2>
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  */
__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
{
  return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 800a1a0:	4b28      	ldr	r3, [pc, #160]	; (800a244 <LL_SetFlashLatency+0xac>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)
 800a1a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a1ac:	d011      	beq.n	800a1d2 <LL_SetFlashLatency+0x3a>
      if(HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE2)
 800a1ae:	4b26      	ldr	r3, [pc, #152]	; (800a248 <LL_SetFlashLatency+0xb0>)
 800a1b0:	4298      	cmp	r0, r3
 800a1b2:	d829      	bhi.n	800a208 <LL_SetFlashLatency+0x70>
      else if(HCLKFrequency > UTILS_SCALE2_LATENCY3_FREQ)
 800a1b4:	f5a3 03f4 	sub.w	r3, r3, #7995392	; 0x7a0000
 800a1b8:	f5a3 5390 	sub.w	r3, r3, #4608	; 0x1200
 800a1bc:	4298      	cmp	r0, r3
 800a1be:	d832      	bhi.n	800a226 <LL_SetFlashLatency+0x8e>
      else if(HCLKFrequency > UTILS_SCALE2_LATENCY2_FREQ)
 800a1c0:	4b22      	ldr	r3, [pc, #136]	; (800a24c <LL_SetFlashLatency+0xb4>)
 800a1c2:	4298      	cmp	r0, r3
 800a1c4:	d832      	bhi.n	800a22c <LL_SetFlashLatency+0x94>
        if(HCLKFrequency > UTILS_SCALE2_LATENCY1_FREQ)
 800a1c6:	4b22      	ldr	r3, [pc, #136]	; (800a250 <LL_SetFlashLatency+0xb8>)
 800a1c8:	4298      	cmp	r0, r3
 800a1ca:	d832      	bhi.n	800a232 <LL_SetFlashLatency+0x9a>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 800a1cc:	2100      	movs	r1, #0
  ErrorStatus status = SUCCESS;
 800a1ce:	4608      	mov	r0, r1
 800a1d0:	e01c      	b.n	800a20c <LL_SetFlashLatency+0x74>
      if(HCLKFrequency > UTILS_SCALE1_LATENCY4_FREQ)
 800a1d2:	4b20      	ldr	r3, [pc, #128]	; (800a254 <LL_SetFlashLatency+0xbc>)
 800a1d4:	4298      	cmp	r0, r3
 800a1d6:	d80b      	bhi.n	800a1f0 <LL_SetFlashLatency+0x58>
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY3_FREQ)
 800a1d8:	4b1f      	ldr	r3, [pc, #124]	; (800a258 <LL_SetFlashLatency+0xc0>)
 800a1da:	4298      	cmp	r0, r3
 800a1dc:	d80b      	bhi.n	800a1f6 <LL_SetFlashLatency+0x5e>
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY2_FREQ)
 800a1de:	4b1f      	ldr	r3, [pc, #124]	; (800a25c <LL_SetFlashLatency+0xc4>)
 800a1e0:	4298      	cmp	r0, r3
 800a1e2:	d80b      	bhi.n	800a1fc <LL_SetFlashLatency+0x64>
        if(HCLKFrequency > UTILS_SCALE1_LATENCY1_FREQ)
 800a1e4:	4b1e      	ldr	r3, [pc, #120]	; (800a260 <LL_SetFlashLatency+0xc8>)
 800a1e6:	4298      	cmp	r0, r3
 800a1e8:	d80b      	bhi.n	800a202 <LL_SetFlashLatency+0x6a>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 800a1ea:	2100      	movs	r1, #0
  ErrorStatus status = SUCCESS;
 800a1ec:	4608      	mov	r0, r1
 800a1ee:	e00d      	b.n	800a20c <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_4;
 800a1f0:	2104      	movs	r1, #4
  ErrorStatus status = SUCCESS;
 800a1f2:	2000      	movs	r0, #0
 800a1f4:	e00a      	b.n	800a20c <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_3;
 800a1f6:	2103      	movs	r1, #3
  ErrorStatus status = SUCCESS;
 800a1f8:	2000      	movs	r0, #0
 800a1fa:	e007      	b.n	800a20c <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_2;
 800a1fc:	2102      	movs	r1, #2
  ErrorStatus status = SUCCESS;
 800a1fe:	2000      	movs	r0, #0
 800a200:	e004      	b.n	800a20c <LL_SetFlashLatency+0x74>
          latency = LL_FLASH_LATENCY_1;
 800a202:	2101      	movs	r1, #1
  ErrorStatus status = SUCCESS;
 800a204:	2000      	movs	r0, #0
 800a206:	e001      	b.n	800a20c <LL_SetFlashLatency+0x74>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 800a208:	2100      	movs	r1, #0
        status = ERROR;
 800a20a:	2001      	movs	r0, #1
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800a20c:	4a15      	ldr	r2, [pc, #84]	; (800a264 <LL_SetFlashLatency+0xcc>)
 800a20e:	6813      	ldr	r3, [r2, #0]
 800a210:	f023 0307 	bic.w	r3, r3, #7
 800a214:	430b      	orrs	r3, r1
 800a216:	6013      	str	r3, [r2, #0]
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800a218:	6813      	ldr	r3, [r2, #0]
 800a21a:	f003 0307 	and.w	r3, r3, #7
    if(LL_FLASH_GetLatency() != latency)
 800a21e:	4299      	cmp	r1, r3
 800a220:	d00a      	beq.n	800a238 <LL_SetFlashLatency+0xa0>
      status = ERROR;
 800a222:	2001      	movs	r0, #1
}
 800a224:	4770      	bx	lr
        latency = LL_FLASH_LATENCY_3;
 800a226:	2103      	movs	r1, #3
  ErrorStatus status = SUCCESS;
 800a228:	2000      	movs	r0, #0
 800a22a:	e7ef      	b.n	800a20c <LL_SetFlashLatency+0x74>
        latency = LL_FLASH_LATENCY_2;
 800a22c:	2102      	movs	r1, #2
  ErrorStatus status = SUCCESS;
 800a22e:	2000      	movs	r0, #0
 800a230:	e7ec      	b.n	800a20c <LL_SetFlashLatency+0x74>
          latency = LL_FLASH_LATENCY_1;
 800a232:	2101      	movs	r1, #1
  ErrorStatus status = SUCCESS;
 800a234:	2000      	movs	r0, #0
 800a236:	e7e9      	b.n	800a20c <LL_SetFlashLatency+0x74>
 800a238:	4770      	bx	lr
    status = ERROR;
 800a23a:	2001      	movs	r0, #1
 800a23c:	4770      	bx	lr
 800a23e:	bf00      	nop
 800a240:	04c4b3ff 	.word	0x04c4b3ff
 800a244:	40007000 	.word	0x40007000
 800a248:	018cba80 	.word	0x018cba80
 800a24c:	00b71b00 	.word	0x00b71b00
 800a250:	005b8d80 	.word	0x005b8d80
 800a254:	03d09000 	.word	0x03d09000
 800a258:	02dc6c00 	.word	0x02dc6c00
 800a25c:	01e84800 	.word	0x01e84800
 800a260:	00f42400 	.word	0x00f42400
 800a264:	40022000 	.word	0x40022000

0800a268 <UTILS_EnablePLLAndSwitchSystem>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: No problem to switch system to PLL
  *          - ERROR: Problem to switch system to PLL
  */
static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
{
 800a268:	b570      	push	{r4, r5, r6, lr}
 800a26a:	460c      	mov	r4, r1
  assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider));
  assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider));
  assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider));

  /* Calculate HCLK frequency */
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 800a26c:	680b      	ldr	r3, [r1, #0]
 800a26e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800a272:	4a26      	ldr	r2, [pc, #152]	; (800a30c <UTILS_EnablePLLAndSwitchSystem+0xa4>)
 800a274:	5cd3      	ldrb	r3, [r2, r3]
 800a276:	fa20 f503 	lsr.w	r5, r0, r3

  /* Increasing the number of wait states because of higher CPU frequency */
  if(SystemCoreClock < hclk_frequency)
 800a27a:	4b25      	ldr	r3, [pc, #148]	; (800a310 <UTILS_EnablePLLAndSwitchSystem+0xa8>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	42ab      	cmp	r3, r5
 800a280:	d333      	bcc.n	800a2ea <UTILS_EnablePLLAndSwitchSystem+0x82>
  ErrorStatus status = SUCCESS;
 800a282:	2600      	movs	r6, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800a284:	4b23      	ldr	r3, [pc, #140]	; (800a314 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 800a286:	681a      	ldr	r2, [r3, #0]
 800a288:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800a28c:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 800a28e:	68da      	ldr	r2, [r3, #12]
 800a290:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800a294:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 800a296:	4b1f      	ldr	r3, [pc, #124]	; (800a314 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800a29e:	d0fa      	beq.n	800a296 <UTILS_EnablePLLAndSwitchSystem+0x2e>
    {
      /* Wait for PLL ready */
    }

    /* Sysclk activation on the main PLL */
    LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);
 800a2a0:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800a2a2:	4b1c      	ldr	r3, [pc, #112]	; (800a314 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 800a2a4:	6899      	ldr	r1, [r3, #8]
 800a2a6:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
 800a2aa:	430a      	orrs	r2, r1
 800a2ac:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800a2ae:	689a      	ldr	r2, [r3, #8]
 800a2b0:	f042 0203 	orr.w	r2, r2, #3
 800a2b4:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800a2b6:	4b17      	ldr	r3, [pc, #92]	; (800a314 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 800a2b8:	689b      	ldr	r3, [r3, #8]
 800a2ba:	f003 030c 	and.w	r3, r3, #12
    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
    while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800a2be:	2b0c      	cmp	r3, #12
 800a2c0:	d1f9      	bne.n	800a2b6 <UTILS_EnablePLLAndSwitchSystem+0x4e>
    {
      /* Wait for system clock switch to PLL */
    }

    /* Set APB1 & APB2 prescaler*/
    LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider);
 800a2c2:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800a2c4:	4b13      	ldr	r3, [pc, #76]	; (800a314 <UTILS_EnablePLLAndSwitchSystem+0xac>)
 800a2c6:	6899      	ldr	r1, [r3, #8]
 800a2c8:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 800a2cc:	430a      	orrs	r2, r1
 800a2ce:	609a      	str	r2, [r3, #8]
    LL_RCC_SetAPB2Prescaler(UTILS_ClkInitStruct->APB2CLKDivider);
 800a2d0:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800a2d2:	6899      	ldr	r1, [r3, #8]
 800a2d4:	f421 5160 	bic.w	r1, r1, #14336	; 0x3800
 800a2d8:	430a      	orrs	r2, r1
 800a2da:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(SystemCoreClock > hclk_frequency)
 800a2dc:	4b0c      	ldr	r3, [pc, #48]	; (800a310 <UTILS_EnablePLLAndSwitchSystem+0xa8>)
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	42ab      	cmp	r3, r5
 800a2e2:	d809      	bhi.n	800a2f8 <UTILS_EnablePLLAndSwitchSystem+0x90>
    /* Set FLASH latency to lowest latency */
    status = LL_SetFlashLatency(hclk_frequency);
  }

  /* Update SystemCoreClock variable */
  if(status == SUCCESS)
 800a2e4:	b16e      	cbz	r6, 800a302 <UTILS_EnablePLLAndSwitchSystem+0x9a>
  {
    LL_SetSystemCoreClock(hclk_frequency);
  }

  return status;
}
 800a2e6:	4630      	mov	r0, r6
 800a2e8:	bd70      	pop	{r4, r5, r6, pc}
    status = LL_SetFlashLatency(hclk_frequency);
 800a2ea:	4628      	mov	r0, r5
 800a2ec:	f7ff ff54 	bl	800a198 <LL_SetFlashLatency>
  if(status == SUCCESS)
 800a2f0:	4606      	mov	r6, r0
 800a2f2:	2800      	cmp	r0, #0
 800a2f4:	d1f2      	bne.n	800a2dc <UTILS_EnablePLLAndSwitchSystem+0x74>
 800a2f6:	e7c5      	b.n	800a284 <UTILS_EnablePLLAndSwitchSystem+0x1c>
    status = LL_SetFlashLatency(hclk_frequency);
 800a2f8:	4628      	mov	r0, r5
 800a2fa:	f7ff ff4d 	bl	800a198 <LL_SetFlashLatency>
 800a2fe:	4606      	mov	r6, r0
 800a300:	e7f0      	b.n	800a2e4 <UTILS_EnablePLLAndSwitchSystem+0x7c>
    LL_SetSystemCoreClock(hclk_frequency);
 800a302:	4628      	mov	r0, r5
 800a304:	f7ff ff42 	bl	800a18c <LL_SetSystemCoreClock>
 800a308:	e7ed      	b.n	800a2e6 <UTILS_EnablePLLAndSwitchSystem+0x7e>
 800a30a:	bf00      	nop
 800a30c:	08013f44 	.word	0x08013f44
 800a310:	20000164 	.word	0x20000164
 800a314:	40021000 	.word	0x40021000

0800a318 <LL_PLL_ConfigSystemClock_HSI>:
{
 800a318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a31a:	4604      	mov	r4, r0
 800a31c:	460d      	mov	r5, r1
  if(UTILS_PLL_IsBusy() == SUCCESS)
 800a31e:	f7ff ff23 	bl	800a168 <UTILS_PLL_IsBusy>
 800a322:	bb20      	cbnz	r0, 800a36e <LL_PLL_ConfigSystemClock_HSI+0x56>
    pllfreq = UTILS_GetPLLOutputFrequency(HSI_VALUE, UTILS_PLLInitStruct);
 800a324:	4621      	mov	r1, r4
 800a326:	4813      	ldr	r0, [pc, #76]	; (800a374 <LL_PLL_ConfigSystemClock_HSI+0x5c>)
 800a328:	f006 fce9 	bl	8010cfe <UTILS_GetPLLOutputFrequency>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 800a32c:	4b12      	ldr	r3, [pc, #72]	; (800a378 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800a334:	d109      	bne.n	800a34a <LL_PLL_ConfigSystemClock_HSI+0x32>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800a336:	4a10      	ldr	r2, [pc, #64]	; (800a378 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 800a338:	6813      	ldr	r3, [r2, #0]
 800a33a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a33e:	6013      	str	r3, [r2, #0]
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 800a340:	4b0d      	ldr	r3, [pc, #52]	; (800a378 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800a348:	d0fa      	beq.n	800a340 <LL_PLL_ConfigSystemClock_HSI+0x28>
    LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, UTILS_PLLInitStruct->PLLM, UTILS_PLLInitStruct->PLLN,
 800a34a:	6822      	ldr	r2, [r4, #0]
 800a34c:	6866      	ldr	r6, [r4, #4]
 800a34e:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 800a350:	4c09      	ldr	r4, [pc, #36]	; (800a378 <LL_PLL_ConfigSystemClock_HSI+0x60>)
 800a352:	68e7      	ldr	r7, [r4, #12]
 800a354:	4b09      	ldr	r3, [pc, #36]	; (800a37c <LL_PLL_ConfigSystemClock_HSI+0x64>)
 800a356:	403b      	ands	r3, r7
 800a358:	f042 0202 	orr.w	r2, r2, #2
 800a35c:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
 800a360:	430a      	orrs	r2, r1
 800a362:	4313      	orrs	r3, r2
 800a364:	60e3      	str	r3, [r4, #12]
    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 800a366:	4629      	mov	r1, r5
 800a368:	f7ff ff7e 	bl	800a268 <UTILS_EnablePLLAndSwitchSystem>
}
 800a36c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    status = ERROR;
 800a36e:	2001      	movs	r0, #1
 800a370:	e7fc      	b.n	800a36c <LL_PLL_ConfigSystemClock_HSI+0x54>
 800a372:	bf00      	nop
 800a374:	00f42400 	.word	0x00f42400
 800a378:	40021000 	.word	0x40021000
 800a37c:	f9ff808c 	.word	0xf9ff808c

0800a380 <dwt_configure>:
 * output parameters
 *
 * no return value
 */
void dwt_configure(dwt_config_t *config)
{
 800a380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a384:	4604      	mov	r4, r0
    uint8 nsSfd_result  = 0;
    uint8 useDWnsSFD = 0;
    uint8 chan = config->chan ;
 800a386:	7805      	ldrb	r5, [r0, #0]
    uint32 regval ;
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
 800a388:	7942      	ldrb	r2, [r0, #5]
 800a38a:	4b79      	ldr	r3, [pc, #484]	; (800a570 <dwt_configure+0x1f0>)
 800a38c:	f833 8012 	ldrh.w	r8, [r3, r2, lsl #1]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 800a390:	7846      	ldrb	r6, [r0, #1]
 800a392:	3e01      	subs	r6, #1
 800a394:	b2f6      	uxtb	r6, r6
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 800a396:	2d04      	cmp	r5, #4
 800a398:	f000 80c6 	beq.w	800a528 <dwt_configure+0x1a8>
 800a39c:	2d07      	cmp	r5, #7
 800a39e:	f000 80c1 	beq.w	800a524 <dwt_configure+0x1a4>
 800a3a2:	2700      	movs	r7, #0
           || (config->txPreambLength == DWT_PLEN_2048) || (config->txPreambLength == DWT_PLEN_4096));
    assert((config->phrMode == DWT_PHRMODE_STD) || (config->phrMode == DWT_PHRMODE_EXT));
#endif

    // For 110 kbps we need a special setup
    if(DWT_BR_110K == config->dataRate)
 800a3a4:	79e3      	ldrb	r3, [r4, #7]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	f040 80c0 	bne.w	800a52c <dwt_configure+0x1ac>
    {
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 800a3ac:	4b71      	ldr	r3, [pc, #452]	; (800a574 <dwt_configure+0x1f4>)
 800a3ae:	681a      	ldr	r2, [r3, #0]
 800a3b0:	6913      	ldr	r3, [r2, #16]
 800a3b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a3b6:	6113      	str	r3, [r2, #16]
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
 800a3b8:	ea4f 08d8 	mov.w	r8, r8, lsr #3
    else
    {
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
    }

    pdw1000local->longFrames = config->phrMode ;
 800a3bc:	4b6d      	ldr	r3, [pc, #436]	; (800a574 <dwt_configure+0x1f4>)
 800a3be:	6819      	ldr	r1, [r3, #0]
 800a3c0:	7a23      	ldrb	r3, [r4, #8]
 800a3c2:	728b      	strb	r3, [r1, #10]

    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
 800a3c4:	690a      	ldr	r2, [r1, #16]
 800a3c6:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800a3ca:	610a      	str	r2, [r1, #16]
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
 800a3cc:	7a23      	ldrb	r3, [r4, #8]
 800a3ce:	041b      	lsls	r3, r3, #16
 800a3d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a3d4:	431a      	orrs	r2, r3
 800a3d6:	610a      	str	r2, [r1, #16]

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 800a3d8:	2100      	movs	r1, #0
 800a3da:	2004      	movs	r0, #4
 800a3dc:	f006 fd4e 	bl	8010e7c <dwt_write32bitoffsetreg>

    // Set the lde_replicaCoeff
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_REPC_OFFSET, reg16) ;
 800a3e0:	4642      	mov	r2, r8
 800a3e2:	f642 0104 	movw	r1, #10244	; 0x2804
 800a3e6:	202e      	movs	r0, #46	; 0x2e
 800a3e8:	f006 fd29 	bl	8010e3e <dwt_write16bitoffsetreg>

    _dwt_configlde(prfIndex);
 800a3ec:	4630      	mov	r0, r6
 800a3ee:	f006 fd7c 	bl	8010eea <_dwt_configlde>

    // Configure PLL2/RF PLL block CFG/TUNE (for a given channel)
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
 800a3f2:	4b61      	ldr	r3, [pc, #388]	; (800a578 <dwt_configure+0x1f8>)
 800a3f4:	f813 8005 	ldrb.w	r8, [r3, r5]
 800a3f8:	4b60      	ldr	r3, [pc, #384]	; (800a57c <dwt_configure+0x1fc>)
 800a3fa:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 800a3fe:	2107      	movs	r1, #7
 800a400:	202b      	movs	r0, #43	; 0x2b
 800a402:	f006 fd3b 	bl	8010e7c <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
 800a406:	4b5e      	ldr	r3, [pc, #376]	; (800a580 <dwt_configure+0x200>)
 800a408:	f813 2008 	ldrb.w	r2, [r3, r8]
 800a40c:	210b      	movs	r1, #11
 800a40e:	202b      	movs	r0, #43	; 0x2b
 800a410:	f006 fd07 	bl	8010e22 <dwt_write8bitoffsetreg>

    // Configure RF RX blocks (for specified channel/bandwidth)
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
 800a414:	b2ff      	uxtb	r7, r7
 800a416:	4b5b      	ldr	r3, [pc, #364]	; (800a584 <dwt_configure+0x204>)
 800a418:	5dda      	ldrb	r2, [r3, r7]
 800a41a:	210b      	movs	r1, #11
 800a41c:	2028      	movs	r0, #40	; 0x28
 800a41e:	f006 fd00 	bl	8010e22 <dwt_write8bitoffsetreg>

    // Configure RF TX blocks (for specified channel and PRF)
    // Configure RF TX control
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
 800a422:	4b59      	ldr	r3, [pc, #356]	; (800a588 <dwt_configure+0x208>)
 800a424:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 800a428:	210c      	movs	r1, #12
 800a42a:	2028      	movs	r0, #40	; 0x28
 800a42c:	f006 fd26 	bl	8010e7c <dwt_write32bitoffsetreg>

    // Configure the baseband parameters (for specified PRF, bit rate, PAC, and SFD settings)
    // DTUNE0
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
 800a430:	79e2      	ldrb	r2, [r4, #7]
 800a432:	79a3      	ldrb	r3, [r4, #6]
 800a434:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800a438:	4a54      	ldr	r2, [pc, #336]	; (800a58c <dwt_configure+0x20c>)
 800a43a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800a43e:	2102      	movs	r1, #2
 800a440:	2027      	movs	r0, #39	; 0x27
 800a442:	f006 fcfc 	bl	8010e3e <dwt_write16bitoffsetreg>

    // DTUNE1
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
 800a446:	4b52      	ldr	r3, [pc, #328]	; (800a590 <dwt_configure+0x210>)
 800a448:	f833 2016 	ldrh.w	r2, [r3, r6, lsl #1]
 800a44c:	2104      	movs	r1, #4
 800a44e:	2027      	movs	r0, #39	; 0x27
 800a450:	f006 fcf5 	bl	8010e3e <dwt_write16bitoffsetreg>

    if(config->dataRate == DWT_BR_110K)
 800a454:	79e3      	ldrb	r3, [r4, #7]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d06f      	beq.n	800a53a <dwt_configure+0x1ba>
    {
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
    }
    else
    {
        if(config->txPreambLength == DWT_PLEN_64)
 800a45a:	78a3      	ldrb	r3, [r4, #2]
 800a45c:	2b04      	cmp	r3, #4
 800a45e:	d072      	beq.n	800a546 <dwt_configure+0x1c6>
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
        }
        else
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_850K_6M8);
 800a460:	2220      	movs	r2, #32
 800a462:	2106      	movs	r1, #6
 800a464:	2027      	movs	r0, #39	; 0x27
 800a466:	f006 fcea 	bl	8010e3e <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
 800a46a:	2228      	movs	r2, #40	; 0x28
 800a46c:	2126      	movs	r1, #38	; 0x26
 800a46e:	2027      	movs	r0, #39	; 0x27
 800a470:	f006 fcd7 	bl	8010e22 <dwt_write8bitoffsetreg>
        }
    }

    // DTUNE2
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
 800a474:	78e3      	ldrb	r3, [r4, #3]
 800a476:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800a47a:	4a46      	ldr	r2, [pc, #280]	; (800a594 <dwt_configure+0x214>)
 800a47c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a480:	2108      	movs	r1, #8
 800a482:	2027      	movs	r0, #39	; 0x27
 800a484:	f006 fcfa 	bl	8010e7c <dwt_write32bitoffsetreg>

    // DTUNE3 (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if(config->sfdTO == 0)
 800a488:	8963      	ldrh	r3, [r4, #10]
 800a48a:	b913      	cbnz	r3, 800a492 <dwt_configure+0x112>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 800a48c:	f241 0341 	movw	r3, #4161	; 0x1041
 800a490:	8163      	strh	r3, [r4, #10]
    }
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
 800a492:	8962      	ldrh	r2, [r4, #10]
 800a494:	2120      	movs	r1, #32
 800a496:	2027      	movs	r0, #39	; 0x27
 800a498:	f006 fcd1 	bl	8010e3e <dwt_write16bitoffsetreg>

    // Configure AGC parameters
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
 800a49c:	4f3e      	ldr	r7, [pc, #248]	; (800a598 <dwt_configure+0x218>)
 800a49e:	683a      	ldr	r2, [r7, #0]
 800a4a0:	210c      	movs	r1, #12
 800a4a2:	2023      	movs	r0, #35	; 0x23
 800a4a4:	f006 fcea 	bl	8010e7c <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
 800a4a8:	eb07 0646 	add.w	r6, r7, r6, lsl #1
 800a4ac:	88b2      	ldrh	r2, [r6, #4]
 800a4ae:	2104      	movs	r1, #4
 800a4b0:	2023      	movs	r0, #35	; 0x23
 800a4b2:	f006 fcc4 	bl	8010e3e <dwt_write16bitoffsetreg>

    // Set (non-standard) user SFD for improved performance,
    if(config->nsSFD)
 800a4b6:	79a2      	ldrb	r2, [r4, #6]
 800a4b8:	2a00      	cmp	r2, #0
 800a4ba:	d14f      	bne.n	800a55c <dwt_configure+0x1dc>
    uint8 useDWnsSFD = 0;
 800a4bc:	4611      	mov	r1, r2
        // Write non standard (DW) SFD length
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
        nsSfd_result = 3 ;
        useDWnsSFD = 1 ;
    }
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 800a4be:	f005 030f 	and.w	r3, r5, #15
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 800a4c2:	012d      	lsls	r5, r5, #4
 800a4c4:	b2ed      	uxtb	r5, r5
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 800a4c6:	432b      	orrs	r3, r5
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 800a4c8:	7860      	ldrb	r0, [r4, #1]
 800a4ca:	0480      	lsls	r0, r0, #18
 800a4cc:	f400 2040 	and.w	r0, r0, #786432	; 0xc0000
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 800a4d0:	4303      	orrs	r3, r0
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 800a4d2:	0512      	lsls	r2, r2, #20
 800a4d4:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 800a4d8:	4313      	orrs	r3, r2
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 800a4da:	044a      	lsls	r2, r1, #17
 800a4dc:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 800a4e0:	4313      	orrs	r3, r2
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
 800a4e2:	7922      	ldrb	r2, [r4, #4]
 800a4e4:	0592      	lsls	r2, r2, #22
 800a4e6:	f002 62f8 	and.w	r2, r2, #130023424	; 0x7c00000
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 800a4ea:	4313      	orrs	r3, r2
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
 800a4ec:	7962      	ldrb	r2, [r4, #5]

    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
 800a4ee:	ea43 62c2 	orr.w	r2, r3, r2, lsl #27
 800a4f2:	2100      	movs	r1, #0
 800a4f4:	201f      	movs	r0, #31
 800a4f6:	f006 fcc1 	bl	8010e7c <dwt_write32bitoffsetreg>

    // Set up TX Preamble Size, PRF and Data Rate
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
 800a4fa:	78a2      	ldrb	r2, [r4, #2]
 800a4fc:	7863      	ldrb	r3, [r4, #1]
 800a4fe:	4313      	orrs	r3, r2
 800a500:	79e2      	ldrb	r2, [r4, #7]
 800a502:	0352      	lsls	r2, r2, #13
 800a504:	491b      	ldr	r1, [pc, #108]	; (800a574 <dwt_configure+0x1f4>)
 800a506:	6809      	ldr	r1, [r1, #0]
 800a508:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a50c:	60ca      	str	r2, [r1, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
 800a50e:	2100      	movs	r1, #0
 800a510:	2008      	movs	r0, #8
 800a512:	f006 fcb3 	bl	8010e7c <dwt_write32bitoffsetreg>

    // The SFD transmit pattern is initialised by the DW1000 upon a user TX request, but (due to an IC issue) it is not done for an auto-ACK TX. The
    // SYS_CTRL write below works around this issue, by simultaneously initiating and aborting a transmission, which correctly initialises the SFD
    // after its configuration or reconfiguration.
    // This issue is not documented at the time of writing this code. It should be in next release of DW1000 User Manual (v2.09, from July 2016).
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
 800a516:	2242      	movs	r2, #66	; 0x42
 800a518:	2100      	movs	r1, #0
 800a51a:	200d      	movs	r0, #13
 800a51c:	f006 fc81 	bl	8010e22 <dwt_write8bitoffsetreg>
} // end dwt_configure()
 800a520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 800a524:	2701      	movs	r7, #1
 800a526:	e73d      	b.n	800a3a4 <dwt_configure+0x24>
 800a528:	2701      	movs	r7, #1
 800a52a:	e73b      	b.n	800a3a4 <dwt_configure+0x24>
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
 800a52c:	4b11      	ldr	r3, [pc, #68]	; (800a574 <dwt_configure+0x1f4>)
 800a52e:	681a      	ldr	r2, [r3, #0]
 800a530:	6913      	ldr	r3, [r2, #16]
 800a532:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800a536:	6113      	str	r3, [r2, #16]
 800a538:	e740      	b.n	800a3bc <dwt_configure+0x3c>
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
 800a53a:	2264      	movs	r2, #100	; 0x64
 800a53c:	2106      	movs	r1, #6
 800a53e:	2027      	movs	r0, #39	; 0x27
 800a540:	f006 fc7d 	bl	8010e3e <dwt_write16bitoffsetreg>
 800a544:	e796      	b.n	800a474 <dwt_configure+0xf4>
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
 800a546:	2210      	movs	r2, #16
 800a548:	2106      	movs	r1, #6
 800a54a:	2027      	movs	r0, #39	; 0x27
 800a54c:	f006 fc77 	bl	8010e3e <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
 800a550:	2210      	movs	r2, #16
 800a552:	2126      	movs	r1, #38	; 0x26
 800a554:	2027      	movs	r0, #39	; 0x27
 800a556:	f006 fc64 	bl	8010e22 <dwt_write8bitoffsetreg>
 800a55a:	e78b      	b.n	800a474 <dwt_configure+0xf4>
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
 800a55c:	79e3      	ldrb	r3, [r4, #7]
 800a55e:	4a0f      	ldr	r2, [pc, #60]	; (800a59c <dwt_configure+0x21c>)
 800a560:	5cd2      	ldrb	r2, [r2, r3]
 800a562:	2100      	movs	r1, #0
 800a564:	2021      	movs	r0, #33	; 0x21
 800a566:	f006 fc5c 	bl	8010e22 <dwt_write8bitoffsetreg>
        useDWnsSFD = 1 ;
 800a56a:	2101      	movs	r1, #1
        nsSfd_result = 3 ;
 800a56c:	2203      	movs	r2, #3
 800a56e:	e7a6      	b.n	800a4be <dwt_configure+0x13e>
 800a570:	08013fcc 	.word	0x08013fcc
 800a574:	20000168 	.word	0x20000168
 800a578:	08013f7c 	.word	0x08013f7c
 800a57c:	08013fac 	.word	0x08013fac
 800a580:	08013fc4 	.word	0x08013fc4
 800a584:	08014000 	.word	0x08014000
 800a588:	08014010 	.word	0x08014010
 800a58c:	08014004 	.word	0x08014004
 800a590:	08013fa4 	.word	0x08013fa4
 800a594:	08013f84 	.word	0x08013f84
 800a598:	08013f74 	.word	0x08013f74
 800a59c:	08013fa8 	.word	0x08013fa8

0800a5a0 <dwt_forcetrxoff>:
 * output parameters
 *
 * no return value
 */
void dwt_forcetrxoff(void)
{
 800a5a0:	b538      	push	{r3, r4, r5, lr}
    decaIrqStatus_t stat ;
    uint32 mask;

    mask = dwt_read32bitreg(SYS_MASK_ID) ; // Read set interrupt mask
 800a5a2:	2100      	movs	r1, #0
 800a5a4:	200e      	movs	r0, #14
 800a5a6:	f006 fbff 	bl	8010da8 <dwt_read32bitoffsetreg>
 800a5aa:	4605      	mov	r5, r0

    // Need to beware of interrupts occurring in the middle of following read modify write cycle
    // We can disable the radio, but before the status is cleared an interrupt can be set (e.g. the
    // event has just happened before the radio was disabled)
    // thus we need to disable interrupt during this operation
    stat = decamutexon() ;
 800a5ac:	f006 fda1 	bl	80110f2 <decamutexon>
 800a5b0:	4604      	mov	r4, r0

    dwt_write32bitreg(SYS_MASK_ID, 0) ; // Clear interrupt mask - so we don't get any unwanted events
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	4611      	mov	r1, r2
 800a5b6:	200e      	movs	r0, #14
 800a5b8:	f006 fc60 	bl	8010e7c <dwt_write32bitoffsetreg>

    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF) ; // Disable the radio
 800a5bc:	2240      	movs	r2, #64	; 0x40
 800a5be:	2100      	movs	r1, #0
 800a5c0:	200d      	movs	r0, #13
 800a5c2:	f006 fc2e 	bl	8010e22 <dwt_write8bitoffsetreg>

    // Forcing Transceiver off - so we do not want to see any new events that may have happened
    dwt_write32bitreg(SYS_STATUS_ID, (SYS_STATUS_ALL_TX | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_GOOD));
 800a5c6:	4a0a      	ldr	r2, [pc, #40]	; (800a5f0 <dwt_forcetrxoff+0x50>)
 800a5c8:	2100      	movs	r1, #0
 800a5ca:	200f      	movs	r0, #15
 800a5cc:	f006 fc56 	bl	8010e7c <dwt_write32bitoffsetreg>

    dwt_syncrxbufptrs();
 800a5d0:	f006 fd38 	bl	8011044 <dwt_syncrxbufptrs>

    dwt_write32bitreg(SYS_MASK_ID, mask) ; // Set interrupt mask to what it was
 800a5d4:	462a      	mov	r2, r5
 800a5d6:	2100      	movs	r1, #0
 800a5d8:	200e      	movs	r0, #14
 800a5da:	f006 fc4f 	bl	8010e7c <dwt_write32bitoffsetreg>

    // Enable/restore interrupts again...
    decamutexoff(stat) ;
 800a5de:	4620      	mov	r0, r4
 800a5e0:	f006 fd89 	bl	80110f6 <decamutexoff>
    pdw1000local->wait4resp = 0;
 800a5e4:	4b03      	ldr	r3, [pc, #12]	; (800a5f4 <dwt_forcetrxoff+0x54>)
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	755a      	strb	r2, [r3, #21]

} // end deviceforcetrxoff()
 800a5ec:	bd38      	pop	{r3, r4, r5, pc}
 800a5ee:	bf00      	nop
 800a5f0:	2427fff8 	.word	0x2427fff8
 800a5f4:	20000168 	.word	0x20000168

0800a5f8 <dwt_isr>:
{
 800a5f8:	b538      	push	{r3, r4, r5, lr}
    uint32 status = pdw1000local->cbData.status = dwt_read32bitreg(SYS_STATUS_ID); // Read status register low 32bits
 800a5fa:	4b53      	ldr	r3, [pc, #332]	; (800a748 <dwt_isr+0x150>)
 800a5fc:	681d      	ldr	r5, [r3, #0]
 800a5fe:	2100      	movs	r1, #0
 800a600:	200f      	movs	r0, #15
 800a602:	f006 fbd1 	bl	8010da8 <dwt_read32bitoffsetreg>
 800a606:	4604      	mov	r4, r0
 800a608:	61e8      	str	r0, [r5, #28]
    if(status & SYS_STATUS_RXFCG)
 800a60a:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 800a60e:	d109      	bne.n	800a624 <dwt_isr+0x2c>
    if(status & SYS_STATUS_TXFRS)
 800a610:	f014 0f80 	tst.w	r4, #128	; 0x80
 800a614:	d155      	bne.n	800a6c2 <dwt_isr+0xca>
    if(status & SYS_STATUS_ALL_RX_TO)
 800a616:	f414 1f08 	tst.w	r4, #2228224	; 0x220000
 800a61a:	d16b      	bne.n	800a6f4 <dwt_isr+0xfc>
    if(status & SYS_STATUS_ALL_RX_ERR)
 800a61c:	4b4b      	ldr	r3, [pc, #300]	; (800a74c <dwt_isr+0x154>)
 800a61e:	421c      	tst	r4, r3
 800a620:	d17d      	bne.n	800a71e <dwt_isr+0x126>
}
 800a622:	bd38      	pop	{r3, r4, r5, pc}
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_GOOD); // Clear all receive status bits
 800a624:	f44f 42de 	mov.w	r2, #28416	; 0x6f00
 800a628:	2100      	movs	r1, #0
 800a62a:	200f      	movs	r0, #15
 800a62c:	f006 fc26 	bl	8010e7c <dwt_write32bitoffsetreg>
        pdw1000local->cbData.rx_flags = 0;
 800a630:	4d45      	ldr	r5, [pc, #276]	; (800a748 <dwt_isr+0x150>)
 800a632:	682b      	ldr	r3, [r5, #0]
 800a634:	2100      	movs	r1, #0
 800a636:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
        finfo16 = dwt_read16bitoffsetreg(RX_FINFO_ID, RX_FINFO_OFFSET);
 800a63a:	2010      	movs	r0, #16
 800a63c:	f006 fbd1 	bl	8010de2 <dwt_read16bitoffsetreg>
        len = finfo16 & RX_FINFO_RXFL_MASK_1023;
 800a640:	f3c0 0209 	ubfx	r2, r0, #0, #10
        if(pdw1000local->longFrames == 0)
 800a644:	682b      	ldr	r3, [r5, #0]
 800a646:	7a99      	ldrb	r1, [r3, #10]
 800a648:	b909      	cbnz	r1, 800a64e <dwt_isr+0x56>
            len &= RX_FINFO_RXFLEN_MASK;
 800a64a:	f000 027f 	and.w	r2, r0, #127	; 0x7f
        pdw1000local->cbData.datalength = len;
 800a64e:	841a      	strh	r2, [r3, #32]
        if(finfo16 & RX_FINFO_RNG)
 800a650:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 800a654:	d120      	bne.n	800a698 <dwt_isr+0xa0>
        dwt_readfromdevice(RX_BUFFER_ID, 0, FCTRL_LEN_MAX, pdw1000local->cbData.fctrl);
 800a656:	3322      	adds	r3, #34	; 0x22
 800a658:	2202      	movs	r2, #2
 800a65a:	2100      	movs	r1, #0
 800a65c:	2011      	movs	r0, #17
 800a65e:	f006 fb82 	bl	8010d66 <dwt_readfromdevice>
        if((status & SYS_STATUS_AAT) && ((pdw1000local->cbData.fctrl[0] & FCTRL_ACK_REQ_MASK) == 0))
 800a662:	f014 0f08 	tst.w	r4, #8
 800a666:	d006      	beq.n	800a676 <dwt_isr+0x7e>
 800a668:	4b37      	ldr	r3, [pc, #220]	; (800a748 <dwt_isr+0x150>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800a670:	f013 0f20 	tst.w	r3, #32
 800a674:	d017      	beq.n	800a6a6 <dwt_isr+0xae>
        if(pdw1000local->cbRxOk != NULL)
 800a676:	4b34      	ldr	r3, [pc, #208]	; (800a748 <dwt_isr+0x150>)
 800a678:	6818      	ldr	r0, [r3, #0]
 800a67a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800a67c:	b10b      	cbz	r3, 800a682 <dwt_isr+0x8a>
            pdw1000local->cbRxOk(&pdw1000local->cbData);
 800a67e:	301c      	adds	r0, #28
 800a680:	4798      	blx	r3
        if (pdw1000local->dblbuffon)
 800a682:	4b31      	ldr	r3, [pc, #196]	; (800a748 <dwt_isr+0x150>)
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	7d1b      	ldrb	r3, [r3, #20]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d0c1      	beq.n	800a610 <dwt_isr+0x18>
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET, 1);
 800a68c:	2201      	movs	r2, #1
 800a68e:	2103      	movs	r1, #3
 800a690:	200d      	movs	r0, #13
 800a692:	f006 fbc6 	bl	8010e22 <dwt_write8bitoffsetreg>
 800a696:	e7bb      	b.n	800a610 <dwt_isr+0x18>
            pdw1000local->cbData.rx_flags |= DWT_CB_DATA_RX_FLAG_RNG;
 800a698:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800a69c:	f042 0201 	orr.w	r2, r2, #1
 800a6a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800a6a4:	e7d7      	b.n	800a656 <dwt_isr+0x5e>
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_AAT); // Clear AAT status bit in register
 800a6a6:	2208      	movs	r2, #8
 800a6a8:	2100      	movs	r1, #0
 800a6aa:	200f      	movs	r0, #15
 800a6ac:	f006 fbe6 	bl	8010e7c <dwt_write32bitoffsetreg>
            pdw1000local->cbData.status &= ~SYS_STATUS_AAT; // Clear AAT status bit in callback data register copy
 800a6b0:	4b25      	ldr	r3, [pc, #148]	; (800a748 <dwt_isr+0x150>)
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	69da      	ldr	r2, [r3, #28]
 800a6b6:	f022 0208 	bic.w	r2, r2, #8
 800a6ba:	61da      	str	r2, [r3, #28]
            pdw1000local->wait4resp = 0;
 800a6bc:	2200      	movs	r2, #0
 800a6be:	755a      	strb	r2, [r3, #21]
 800a6c0:	e7d9      	b.n	800a676 <dwt_isr+0x7e>
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_TX); // Clear TX event bits
 800a6c2:	22f8      	movs	r2, #248	; 0xf8
 800a6c4:	2100      	movs	r1, #0
 800a6c6:	200f      	movs	r0, #15
 800a6c8:	f006 fbd8 	bl	8010e7c <dwt_write32bitoffsetreg>
        if((status & SYS_STATUS_AAT) && pdw1000local->wait4resp)
 800a6cc:	f014 0f08 	tst.w	r4, #8
 800a6d0:	d003      	beq.n	800a6da <dwt_isr+0xe2>
 800a6d2:	4b1d      	ldr	r3, [pc, #116]	; (800a748 <dwt_isr+0x150>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	7d5b      	ldrb	r3, [r3, #21]
 800a6d8:	b93b      	cbnz	r3, 800a6ea <dwt_isr+0xf2>
        if(pdw1000local->cbTxDone != NULL)
 800a6da:	4b1b      	ldr	r3, [pc, #108]	; (800a748 <dwt_isr+0x150>)
 800a6dc:	6818      	ldr	r0, [r3, #0]
 800a6de:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d098      	beq.n	800a616 <dwt_isr+0x1e>
            pdw1000local->cbTxDone(&pdw1000local->cbData);
 800a6e4:	301c      	adds	r0, #28
 800a6e6:	4798      	blx	r3
 800a6e8:	e795      	b.n	800a616 <dwt_isr+0x1e>
            dwt_forcetrxoff(); // Turn the RX off
 800a6ea:	f7ff ff59 	bl	800a5a0 <dwt_forcetrxoff>
            dwt_rxreset(); // Reset in case we were late and a frame was already being received
 800a6ee:	f006 fcba 	bl	8011066 <dwt_rxreset>
 800a6f2:	e7f2      	b.n	800a6da <dwt_isr+0xe2>
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXRFTO); // Clear RX timeout event bits
 800a6f4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a6f8:	2100      	movs	r1, #0
 800a6fa:	200f      	movs	r0, #15
 800a6fc:	f006 fbbe 	bl	8010e7c <dwt_write32bitoffsetreg>
        pdw1000local->wait4resp = 0;
 800a700:	4d11      	ldr	r5, [pc, #68]	; (800a748 <dwt_isr+0x150>)
 800a702:	682b      	ldr	r3, [r5, #0]
 800a704:	2200      	movs	r2, #0
 800a706:	755a      	strb	r2, [r3, #21]
        dwt_forcetrxoff();
 800a708:	f7ff ff4a 	bl	800a5a0 <dwt_forcetrxoff>
        dwt_rxreset();
 800a70c:	f006 fcab 	bl	8011066 <dwt_rxreset>
        if(pdw1000local->cbRxTo != NULL)
 800a710:	6828      	ldr	r0, [r5, #0]
 800a712:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800a714:	2b00      	cmp	r3, #0
 800a716:	d081      	beq.n	800a61c <dwt_isr+0x24>
            pdw1000local->cbRxTo(&pdw1000local->cbData);
 800a718:	301c      	adds	r0, #28
 800a71a:	4798      	blx	r3
 800a71c:	e77e      	b.n	800a61c <dwt_isr+0x24>
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_ERR); // Clear RX error event bits
 800a71e:	461a      	mov	r2, r3
 800a720:	2100      	movs	r1, #0
 800a722:	200f      	movs	r0, #15
 800a724:	f006 fbaa 	bl	8010e7c <dwt_write32bitoffsetreg>
        pdw1000local->wait4resp = 0;
 800a728:	4c07      	ldr	r4, [pc, #28]	; (800a748 <dwt_isr+0x150>)
 800a72a:	6823      	ldr	r3, [r4, #0]
 800a72c:	2200      	movs	r2, #0
 800a72e:	755a      	strb	r2, [r3, #21]
        dwt_forcetrxoff();
 800a730:	f7ff ff36 	bl	800a5a0 <dwt_forcetrxoff>
        dwt_rxreset();
 800a734:	f006 fc97 	bl	8011066 <dwt_rxreset>
        if(pdw1000local->cbRxErr != NULL)
 800a738:	6820      	ldr	r0, [r4, #0]
 800a73a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	f43f af70 	beq.w	800a622 <dwt_isr+0x2a>
            pdw1000local->cbRxErr(&pdw1000local->cbData);
 800a742:	301c      	adds	r0, #28
 800a744:	4798      	blx	r3
}
 800a746:	e76c      	b.n	800a622 <dwt_isr+0x2a>
 800a748:	20000168 	.word	0x20000168
 800a74c:	24059000 	.word	0x24059000

0800a750 <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
 800a750:	b508      	push	{r3, lr}
    _dwt_disablesequencing();
 800a752:	f006 fc6d 	bl	8011030 <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
 800a756:	2200      	movs	r2, #0
 800a758:	4611      	mov	r1, r2
 800a75a:	202c      	movs	r0, #44	; 0x2c
 800a75c:	f006 fb6f 	bl	8010e3e <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
 800a760:	2200      	movs	r2, #0
 800a762:	2106      	movs	r1, #6
 800a764:	202c      	movs	r0, #44	; 0x2c
 800a766:	f006 fb5c 	bl	8010e22 <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
 800a76a:	f006 fbb2 	bl	8010ed2 <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
 800a76e:	2200      	movs	r2, #0
 800a770:	2103      	movs	r1, #3
 800a772:	2036      	movs	r0, #54	; 0x36
 800a774:	f006 fb55 	bl	8010e22 <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
 800a778:	2001      	movs	r0, #1
 800a77a:	f006 fcaa 	bl	80110d2 <deca_sleep>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 800a77e:	22f0      	movs	r2, #240	; 0xf0
 800a780:	2103      	movs	r1, #3
 800a782:	2036      	movs	r0, #54	; 0x36
 800a784:	f006 fb4d 	bl	8010e22 <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
 800a788:	4b02      	ldr	r3, [pc, #8]	; (800a794 <dwt_softreset+0x44>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	2200      	movs	r2, #0
 800a78e:	755a      	strb	r2, [r3, #21]
}
 800a790:	bd08      	pop	{r3, pc}
 800a792:	bf00      	nop
 800a794:	20000168 	.word	0x20000168

0800a798 <dwt_initialise>:
{
 800a798:	b570      	push	{r4, r5, r6, lr}
 800a79a:	4604      	mov	r4, r0
    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
 800a79c:	4b6d      	ldr	r3, [pc, #436]	; (800a954 <dwt_initialise+0x1bc>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	751a      	strb	r2, [r3, #20]
    pdw1000local->wait4resp = 0; // - set to 0 - meaning wait for response not active
 800a7a4:	755a      	strb	r2, [r3, #21]
    pdw1000local->sleep_mode = 0; // - set to 0 - meaning sleep mode has not been configured
 800a7a6:	82da      	strh	r2, [r3, #22]
    pdw1000local->cbTxDone = NULL;
 800a7a8:	629a      	str	r2, [r3, #40]	; 0x28
    pdw1000local->cbRxOk = NULL;
 800a7aa:	62da      	str	r2, [r3, #44]	; 0x2c
    pdw1000local->cbRxTo = NULL;
 800a7ac:	631a      	str	r2, [r3, #48]	; 0x30
    pdw1000local->cbRxErr = NULL;
 800a7ae:	635a      	str	r2, [r3, #52]	; 0x34
    uint32_t device_id = dwt_readdevid();
 800a7b0:	f006 fb11 	bl	8010dd6 <dwt_readdevid>
    if (DWT_DEVICE_ID != device_id) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
 800a7b4:	4b68      	ldr	r3, [pc, #416]	; (800a958 <dwt_initialise+0x1c0>)
 800a7b6:	4298      	cmp	r0, r3
 800a7b8:	f040 80c8 	bne.w	800a94c <dwt_initialise+0x1b4>
 800a7bc:	4601      	mov	r1, r0
    printk("device_id: %08x\n", device_id);
 800a7be:	4867      	ldr	r0, [pc, #412]	; (800a95c <dwt_initialise+0x1c4>)
 800a7c0:	f004 fd74 	bl	800f2ac <printk>
    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
 800a7c4:	f014 0502 	ands.w	r5, r4, #2
 800a7c8:	d01c      	beq.n	800a804 <dwt_initialise+0x6c>
    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
 800a7ca:	b115      	cbz	r5, 800a7d2 <dwt_initialise+0x3a>
 800a7cc:	f014 0ff8 	tst.w	r4, #248	; 0xf8
 800a7d0:	d102      	bne.n	800a7d8 <dwt_initialise+0x40>
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
 800a7d2:	2000      	movs	r0, #0
 800a7d4:	f006 fba2 	bl	8010f1c <_dwt_enableclocks>
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
 800a7d8:	2204      	movs	r2, #4
 800a7da:	2100      	movs	r1, #0
 800a7dc:	2024      	movs	r0, #36	; 0x24
 800a7de:	f006 fb20 	bl	8010e22 <dwt_write8bitoffsetreg>
    if(!(DWT_DW_WAKE_UP & config))
 800a7e2:	b9f5      	cbnz	r5, 800a822 <dwt_initialise+0x8a>
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
 800a7e4:	2004      	movs	r0, #4
 800a7e6:	f006 fb5f 	bl	8010ea8 <_dwt_otpread>
        if((ldo_tune & 0xFF) != 0)
 800a7ea:	f010 0fff 	tst.w	r0, #255	; 0xff
 800a7ee:	d10c      	bne.n	800a80a <dwt_initialise+0x72>
    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
 800a7f0:	b32d      	cbz	r5, 800a83e <dwt_initialise+0xa6>
 800a7f2:	f004 030a 	and.w	r3, r4, #10
 800a7f6:	2b0a      	cmp	r3, #10
 800a7f8:	d021      	beq.n	800a83e <dwt_initialise+0xa6>
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
 800a7fa:	4b56      	ldr	r3, [pc, #344]	; (800a954 <dwt_initialise+0x1bc>)
 800a7fc:	681a      	ldr	r2, [r3, #0]
 800a7fe:	2300      	movs	r3, #0
 800a800:	72d3      	strb	r3, [r2, #11]
 800a802:	e025      	b.n	800a850 <dwt_initialise+0xb8>
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
 800a804:	f7ff ffa4 	bl	800a750 <dwt_softreset>
 800a808:	e7df      	b.n	800a7ca <dwt_initialise+0x32>
            dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDO kick bit
 800a80a:	2202      	movs	r2, #2
 800a80c:	2112      	movs	r1, #18
 800a80e:	202d      	movs	r0, #45	; 0x2d
 800a810:	f006 fb07 	bl	8010e22 <dwt_write8bitoffsetreg>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
 800a814:	4b4f      	ldr	r3, [pc, #316]	; (800a954 <dwt_initialise+0x1bc>)
 800a816:	681a      	ldr	r2, [r3, #0]
 800a818:	8ad3      	ldrh	r3, [r2, #22]
 800a81a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a81e:	82d3      	strh	r3, [r2, #22]
 800a820:	e7e6      	b.n	800a7f0 <dwt_initialise+0x58>
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
 800a822:	2130      	movs	r1, #48	; 0x30
 800a824:	2028      	movs	r0, #40	; 0x28
 800a826:	f006 fabf 	bl	8010da8 <dwt_read32bitoffsetreg>
 800a82a:	f1b0 3f88 	cmp.w	r0, #2290649224	; 0x88888888
 800a82e:	d0df      	beq.n	800a7f0 <dwt_initialise+0x58>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
 800a830:	4b48      	ldr	r3, [pc, #288]	; (800a954 <dwt_initialise+0x1bc>)
 800a832:	681a      	ldr	r2, [r3, #0]
 800a834:	8ad3      	ldrh	r3, [r2, #22]
 800a836:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a83a:	82d3      	strh	r3, [r2, #22]
 800a83c:	e7d8      	b.n	800a7f0 <dwt_initialise+0x58>
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
 800a83e:	201e      	movs	r0, #30
 800a840:	f006 fb32 	bl	8010ea8 <_dwt_otpread>
 800a844:	b283      	uxth	r3, r0
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
 800a846:	4a43      	ldr	r2, [pc, #268]	; (800a954 <dwt_initialise+0x1bc>)
 800a848:	6812      	ldr	r2, [r2, #0]
 800a84a:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800a84e:	72d0      	strb	r0, [r2, #11]
    if(!(DWT_DW_WAKE_UP & config))
 800a850:	b935      	cbnz	r5, 800a860 <dwt_initialise+0xc8>
        if ((otp_xtaltrim_and_rev & 0x1F) == 0) // A value of 0 means that the crystal has not been trimmed
 800a852:	f013 0f1f 	tst.w	r3, #31
 800a856:	d100      	bne.n	800a85a <dwt_initialise+0xc2>
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
 800a858:	2310      	movs	r3, #16
        dwt_setxtaltrim((uint8)otp_xtaltrim_and_rev);
 800a85a:	b2d8      	uxtb	r0, r3
 800a85c:	f006 fc0f 	bl	801107e <dwt_setxtaltrim>
    if(DWT_READ_OTP_PID & config)
 800a860:	f014 0f10 	tst.w	r4, #16
 800a864:	d140      	bne.n	800a8e8 <dwt_initialise+0x150>
        pdw1000local->partID = 0;
 800a866:	4b3b      	ldr	r3, [pc, #236]	; (800a954 <dwt_initialise+0x1bc>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	2200      	movs	r2, #0
 800a86c:	601a      	str	r2, [r3, #0]
    if(DWT_READ_OTP_LID & config)
 800a86e:	f014 0f20 	tst.w	r4, #32
 800a872:	d140      	bne.n	800a8f6 <dwt_initialise+0x15e>
        pdw1000local->lotID = 0;
 800a874:	4b37      	ldr	r3, [pc, #220]	; (800a954 <dwt_initialise+0x1bc>)
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	2200      	movs	r2, #0
 800a87a:	605a      	str	r2, [r3, #4]
    if(DWT_READ_OTP_BAT & config)
 800a87c:	f014 0f40 	tst.w	r4, #64	; 0x40
 800a880:	d140      	bne.n	800a904 <dwt_initialise+0x16c>
        pdw1000local->vBatP = 0;
 800a882:	4b34      	ldr	r3, [pc, #208]	; (800a954 <dwt_initialise+0x1bc>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	2200      	movs	r2, #0
 800a888:	721a      	strb	r2, [r3, #8]
    if(DWT_READ_OTP_TMP & config)
 800a88a:	f014 0f80 	tst.w	r4, #128	; 0x80
 800a88e:	d140      	bne.n	800a912 <dwt_initialise+0x17a>
        pdw1000local->tempP = 0;
 800a890:	4b30      	ldr	r3, [pc, #192]	; (800a954 <dwt_initialise+0x1bc>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	2200      	movs	r2, #0
 800a896:	725a      	strb	r2, [r3, #9]
    if(!(DWT_DW_WAKE_UP & config))
 800a898:	2d00      	cmp	r5, #0
 800a89a:	d14d      	bne.n	800a938 <dwt_initialise+0x1a0>
        if(DWT_LOADUCODE & config)
 800a89c:	f014 0f01 	tst.w	r4, #1
 800a8a0:	d03e      	beq.n	800a920 <dwt_initialise+0x188>
            _dwt_loaducodefromrom();
 800a8a2:	f006 fbb4 	bl	801100e <_dwt_loaducodefromrom>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up if loaded on initialisation
 800a8a6:	4b2b      	ldr	r3, [pc, #172]	; (800a954 <dwt_initialise+0x1bc>)
 800a8a8:	681a      	ldr	r2, [r3, #0]
 800a8aa:	8ad3      	ldrh	r3, [r2, #22]
 800a8ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a8b0:	82d3      	strh	r3, [r2, #22]
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 800a8b2:	2001      	movs	r0, #1
 800a8b4:	f006 fb32 	bl	8010f1c <_dwt_enableclocks>
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	210a      	movs	r1, #10
 800a8bc:	202c      	movs	r0, #44	; 0x2c
 800a8be:	f006 fab0 	bl	8010e22 <dwt_write8bitoffsetreg>
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 800a8c2:	4c24      	ldr	r4, [pc, #144]	; (800a954 <dwt_initialise+0x1bc>)
 800a8c4:	6825      	ldr	r5, [r4, #0]
 800a8c6:	2100      	movs	r1, #0
 800a8c8:	2004      	movs	r0, #4
 800a8ca:	f006 fa6d 	bl	8010da8 <dwt_read32bitoffsetreg>
 800a8ce:	6128      	str	r0, [r5, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 800a8d0:	6824      	ldr	r4, [r4, #0]
 800a8d2:	8a63      	ldrh	r3, [r4, #18]
 800a8d4:	f003 0303 	and.w	r3, r3, #3
 800a8d8:	72a3      	strb	r3, [r4, #10]
    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
 800a8da:	2100      	movs	r1, #0
 800a8dc:	2008      	movs	r0, #8
 800a8de:	f006 fa63 	bl	8010da8 <dwt_read32bitoffsetreg>
 800a8e2:	60e0      	str	r0, [r4, #12]
    return DWT_SUCCESS ;
 800a8e4:	2000      	movs	r0, #0
} // end dwt_initialise()
 800a8e6:	bd70      	pop	{r4, r5, r6, pc}
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 800a8e8:	4b1a      	ldr	r3, [pc, #104]	; (800a954 <dwt_initialise+0x1bc>)
 800a8ea:	681e      	ldr	r6, [r3, #0]
 800a8ec:	2006      	movs	r0, #6
 800a8ee:	f006 fadb 	bl	8010ea8 <_dwt_otpread>
 800a8f2:	6030      	str	r0, [r6, #0]
 800a8f4:	e7bb      	b.n	800a86e <dwt_initialise+0xd6>
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 800a8f6:	4b17      	ldr	r3, [pc, #92]	; (800a954 <dwt_initialise+0x1bc>)
 800a8f8:	681e      	ldr	r6, [r3, #0]
 800a8fa:	2007      	movs	r0, #7
 800a8fc:	f006 fad4 	bl	8010ea8 <_dwt_otpread>
 800a900:	6070      	str	r0, [r6, #4]
 800a902:	e7bb      	b.n	800a87c <dwt_initialise+0xe4>
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
 800a904:	2008      	movs	r0, #8
 800a906:	f006 facf 	bl	8010ea8 <_dwt_otpread>
 800a90a:	4b12      	ldr	r3, [pc, #72]	; (800a954 <dwt_initialise+0x1bc>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	7218      	strb	r0, [r3, #8]
 800a910:	e7bb      	b.n	800a88a <dwt_initialise+0xf2>
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
 800a912:	2009      	movs	r0, #9
 800a914:	f006 fac8 	bl	8010ea8 <_dwt_otpread>
 800a918:	4b0e      	ldr	r3, [pc, #56]	; (800a954 <dwt_initialise+0x1bc>)
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	7258      	strb	r0, [r3, #9]
 800a91e:	e7bb      	b.n	800a898 <dwt_initialise+0x100>
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
 800a920:	2105      	movs	r1, #5
 800a922:	2036      	movs	r0, #54	; 0x36
 800a924:	f006 fa5d 	bl	8010de2 <dwt_read16bitoffsetreg>
            rega &= 0xFDFF ; // Clear LDERUN bit
 800a928:	f420 7200 	bic.w	r2, r0, #512	; 0x200
 800a92c:	b292      	uxth	r2, r2
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
 800a92e:	2105      	movs	r1, #5
 800a930:	2036      	movs	r0, #54	; 0x36
 800a932:	f006 fa84 	bl	8010e3e <dwt_write16bitoffsetreg>
 800a936:	e7bc      	b.n	800a8b2 <dwt_initialise+0x11a>
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
 800a938:	f014 0f04 	tst.w	r4, #4
 800a93c:	d1b9      	bne.n	800a8b2 <dwt_initialise+0x11a>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
 800a93e:	4b05      	ldr	r3, [pc, #20]	; (800a954 <dwt_initialise+0x1bc>)
 800a940:	681a      	ldr	r2, [r3, #0]
 800a942:	8ad3      	ldrh	r3, [r2, #22]
 800a944:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a948:	82d3      	strh	r3, [r2, #22]
 800a94a:	e7b2      	b.n	800a8b2 <dwt_initialise+0x11a>
        return DWT_ERROR ;
 800a94c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a950:	e7c9      	b.n	800a8e6 <dwt_initialise+0x14e>
 800a952:	bf00      	nop
 800a954:	20000168 	.word	0x20000168
 800a958:	deca0130 	.word	0xdeca0130
 800a95c:	08013f54 	.word	0x08013f54

0800a960 <dwt_spi_write>:
}

static int dwt_spi_write(struct dw1000_dev_data *ctx,
                         uint16_t hdr_len, const uint8_t *hdr_buf,
                         uint32_t data_len, const uint8_t *data)
{
 800a960:	b510      	push	{r4, lr}
 800a962:	b096      	sub	sp, #88	; 0x58
 800a964:	4684      	mov	ip, r0
    struct spi_buf buf[2] = {
 800a966:	920c      	str	r2, [sp, #48]	; 0x30
 800a968:	910d      	str	r1, [sp, #52]	; 0x34
 800a96a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a96c:	920e      	str	r2, [sp, #56]	; 0x38
 800a96e:	930f      	str	r3, [sp, #60]	; 0x3c
        {.buf = (uint8_t *)hdr_buf, .len = hdr_len},
        {.buf = (uint8_t *)data, .len = data_len}
    };
    struct spi_buf_set buf_set = {.buffers = buf, .count = 2};
 800a970:	ab0c      	add	r3, sp, #48	; 0x30
 800a972:	930a      	str	r3, [sp, #40]	; 0x28
 800a974:	2302      	movs	r3, #2
 800a976:	930b      	str	r3, [sp, #44]	; 0x2c
    LOG_DBG("spi write, header length %u, data length %u",
            (uint16_t)hdr_len, (uint32_t)data_len);
    LOG_HEXDUMP_DBG(hdr_buf, (uint16_t)hdr_len, "wr: header");
    LOG_HEXDUMP_DBG(data, (uint32_t)data_len, "wr: data");

    if (spi_write(ctx->spi, ctx->spi_cfg, &buf_set)) {
 800a978:	6880      	ldr	r0, [r0, #8]
 800a97a:	f8dc 1018 	ldr.w	r1, [ip, #24]
	const struct spi_driver_api *api =
 800a97e:	6883      	ldr	r3, [r0, #8]
	return api->transceive(dev, config, tx_bufs, rx_bufs);
 800a980:	681c      	ldr	r4, [r3, #0]
 800a982:	2300      	movs	r3, #0
 800a984:	aa0a      	add	r2, sp, #40	; 0x28
 800a986:	47a0      	blx	r4
 800a988:	b908      	cbnz	r0, 800a98e <dwt_spi_write+0x2e>
        LOG_ERR("SPI read failed");
        return -EIO;
    }

    return 0;
}
 800a98a:	b016      	add	sp, #88	; 0x58
 800a98c:	bd10      	pop	{r4, pc}
        LOG_ERR("SPI read failed");
 800a98e:	2201      	movs	r2, #1
 800a990:	f8ad 2008 	strh.w	r2, [sp, #8]
 800a994:	4b10      	ldr	r3, [pc, #64]	; (800a9d8 <dwt_spi_write+0x78>)
 800a996:	9314      	str	r3, [sp, #80]	; 0x50
 800a998:	2300      	movs	r3, #0
 800a99a:	9301      	str	r3, [sp, #4]
 800a99c:	2102      	movs	r1, #2
 800a99e:	f88d 1004 	strb.w	r1, [sp, #4]
 800a9a2:	9901      	ldr	r1, [sp, #4]
 800a9a4:	9113      	str	r1, [sp, #76]	; 0x4c
 800a9a6:	4619      	mov	r1, r3
 800a9a8:	f363 0100 	bfi	r1, r3, #0, #1
 800a9ac:	f363 0141 	bfi	r1, r3, #1, #1
 800a9b0:	f363 0182 	bfi	r1, r3, #2, #1
 800a9b4:	f363 01c5 	bfi	r1, r3, #3, #3
 800a9b8:	f362 1188 	bfi	r1, r2, #6, #3
 800a9bc:	2208      	movs	r2, #8
 800a9be:	f362 2152 	bfi	r1, r2, #9, #10
 800a9c2:	f363 41de 	bfi	r1, r3, #19, #12
 800a9c6:	f363 71df 	bfi	r1, r3, #31, #1
 800a9ca:	aa13      	add	r2, sp, #76	; 0x4c
 800a9cc:	4803      	ldr	r0, [pc, #12]	; (800a9dc <dwt_spi_write+0x7c>)
 800a9ce:	f005 f830 	bl	800fa32 <z_impl_z_log_msg2_static_create>
        return -EIO;
 800a9d2:	f06f 0004 	mvn.w	r0, #4
 800a9d6:	e7d8      	b.n	800a98a <dwt_spi_write+0x2a>
 800a9d8:	08014028 	.word	0x08014028
 800a9dc:	08012b48 	.word	0x08012b48

0800a9e0 <dwt_spi_read>:
{
 800a9e0:	b510      	push	{r4, lr}
 800a9e2:	b09a      	sub	sp, #104	; 0x68
 800a9e4:	4684      	mov	ip, r0
    const struct spi_buf tx_buf = {
 800a9e6:	9212      	str	r2, [sp, #72]	; 0x48
 800a9e8:	9113      	str	r1, [sp, #76]	; 0x4c
    const struct spi_buf_set tx = {
 800a9ea:	aa12      	add	r2, sp, #72	; 0x48
 800a9ec:	9210      	str	r2, [sp, #64]	; 0x40
 800a9ee:	2201      	movs	r2, #1
 800a9f0:	9211      	str	r2, [sp, #68]	; 0x44
    struct spi_buf rx_buf[2] = {
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	920c      	str	r2, [sp, #48]	; 0x30
 800a9f6:	910d      	str	r1, [sp, #52]	; 0x34
 800a9f8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a9fa:	920e      	str	r2, [sp, #56]	; 0x38
 800a9fc:	930f      	str	r3, [sp, #60]	; 0x3c
    const struct spi_buf_set rx = {
 800a9fe:	ab0c      	add	r3, sp, #48	; 0x30
 800aa00:	930a      	str	r3, [sp, #40]	; 0x28
 800aa02:	2302      	movs	r3, #2
 800aa04:	930b      	str	r3, [sp, #44]	; 0x2c
    if (spi_transceive(ctx->spi, ctx->spi_cfg, &tx, &rx)) {
 800aa06:	6880      	ldr	r0, [r0, #8]
 800aa08:	f8dc 1018 	ldr.w	r1, [ip, #24]
	const struct spi_driver_api *api =
 800aa0c:	6883      	ldr	r3, [r0, #8]
	return api->transceive(dev, config, tx_bufs, rx_bufs);
 800aa0e:	681c      	ldr	r4, [r3, #0]
 800aa10:	ab0a      	add	r3, sp, #40	; 0x28
 800aa12:	aa10      	add	r2, sp, #64	; 0x40
 800aa14:	47a0      	blx	r4
 800aa16:	b908      	cbnz	r0, 800aa1c <dwt_spi_read+0x3c>
}
 800aa18:	b01a      	add	sp, #104	; 0x68
 800aa1a:	bd10      	pop	{r4, pc}
        LOG_ERR("SPI transfer failed");
 800aa1c:	2201      	movs	r2, #1
 800aa1e:	f8ad 2008 	strh.w	r2, [sp, #8]
 800aa22:	4b11      	ldr	r3, [pc, #68]	; (800aa68 <dwt_spi_read+0x88>)
 800aa24:	9318      	str	r3, [sp, #96]	; 0x60
 800aa26:	2300      	movs	r3, #0
 800aa28:	9301      	str	r3, [sp, #4]
 800aa2a:	2102      	movs	r1, #2
 800aa2c:	f88d 1004 	strb.w	r1, [sp, #4]
 800aa30:	9901      	ldr	r1, [sp, #4]
 800aa32:	9117      	str	r1, [sp, #92]	; 0x5c
 800aa34:	4619      	mov	r1, r3
 800aa36:	f363 0100 	bfi	r1, r3, #0, #1
 800aa3a:	f363 0141 	bfi	r1, r3, #1, #1
 800aa3e:	f363 0182 	bfi	r1, r3, #2, #1
 800aa42:	f363 01c5 	bfi	r1, r3, #3, #3
 800aa46:	f362 1188 	bfi	r1, r2, #6, #3
 800aa4a:	2208      	movs	r2, #8
 800aa4c:	f362 2152 	bfi	r1, r2, #9, #10
 800aa50:	f363 41de 	bfi	r1, r3, #19, #12
 800aa54:	f363 71df 	bfi	r1, r3, #31, #1
 800aa58:	aa17      	add	r2, sp, #92	; 0x5c
 800aa5a:	4804      	ldr	r0, [pc, #16]	; (800aa6c <dwt_spi_read+0x8c>)
 800aa5c:	f004 ffe9 	bl	800fa32 <z_impl_z_log_msg2_static_create>
        return -EIO;
 800aa60:	f06f 0004 	mvn.w	r0, #4
 800aa64:	e7d8      	b.n	800aa18 <dwt_spi_read+0x38>
 800aa66:	bf00      	nop
 800aa68:	08014038 	.word	0x08014038
 800aa6c:	08012b48 	.word	0x08012b48

0800aa70 <dwt_hw_reset>:
    return dwt_spi_read(ctx, headerLength, headerBuffer,
                        readLength, readBuffer);
}

static int dwt_hw_reset(const struct device *dev)
{
 800aa70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa72:	b097      	sub	sp, #92	; 0x5c
    struct dw1000_dev_data *ctx = dev->data;
 800aa74:	6905      	ldr	r5, [r0, #16]
    const struct dw1000_dev_config *cfg = dev->config;
 800aa76:	6844      	ldr	r4, [r0, #4]

    if (gpio_pin_configure(ctx->rst_gpio, cfg->rst_pin,
 800aa78:	6868      	ldr	r0, [r5, #4]
 800aa7a:	7b21      	ldrb	r1, [r4, #12]
                           GPIO_OUTPUT_ACTIVE | cfg->rst_flags)) {
 800aa7c:	7b63      	ldrb	r3, [r4, #13]
    if (gpio_pin_configure(ctx->rst_gpio, cfg->rst_pin,
 800aa7e:	f443 53d0 	orr.w	r3, r3, #6656	; 0x1a00
	const struct gpio_driver_api *api =
 800aa82:	6887      	ldr	r7, [r0, #8]
	struct gpio_driver_data *data =
 800aa84:	6906      	ldr	r6, [r0, #16]
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 800aa86:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 800aa8a:	d004      	beq.n	800aa96 <dwt_hw_reset+0x26>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 800aa8c:	f013 0f01 	tst.w	r3, #1
 800aa90:	d001      	beq.n	800aa96 <dwt_hw_reset+0x26>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 800aa92:	f483 6340 	eor.w	r3, r3, #3072	; 0xc00
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 800aa96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 800aa9a:	f013 0f01 	tst.w	r3, #1
 800aa9e:	d047      	beq.n	800ab30 <dwt_hw_reset+0xc0>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	fa03 fc01 	lsl.w	ip, r3, r1
 800aaa6:	6833      	ldr	r3, [r6, #0]
 800aaa8:	ea43 030c 	orr.w	r3, r3, ip
 800aaac:	6033      	str	r3, [r6, #0]
	return api->pin_configure(port, pin, flags);
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	4798      	blx	r3
 800aab2:	4606      	mov	r6, r0
 800aab4:	2800      	cmp	r0, #0
 800aab6:	d143      	bne.n	800ab40 <dwt_hw_reset+0xd0>
 800aab8:	200a      	movs	r0, #10
 800aaba:	2100      	movs	r1, #0
 800aabc:	f002 fa3a 	bl	800cf34 <z_impl_k_sleep>
        LOG_ERR("Failed to configure GPIO pin %u", cfg->rst_pin);
        return -EINVAL;
    }

    k_sleep(K_MSEC(1));
    gpio_pin_set(ctx->rst_gpio, cfg->rst_pin, 0);
 800aac0:	6868      	ldr	r0, [r5, #4]
 800aac2:	7b21      	ldrb	r1, [r4, #12]
	const struct gpio_driver_data *const data =
 800aac4:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800aac6:	681a      	ldr	r2, [r3, #0]
 800aac8:	2301      	movs	r3, #1
 800aaca:	408b      	lsls	r3, r1
 800aacc:	421a      	tst	r2, r3
 800aace:	d000      	beq.n	800aad2 <dwt_hw_reset+0x62>
		value = (value != 0) ? 0 : 1;
 800aad0:	2601      	movs	r6, #1
	if (value != 0)	{
 800aad2:	2e00      	cmp	r6, #0
 800aad4:	d05b      	beq.n	800ab8e <dwt_hw_reset+0x11e>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800aad6:	2301      	movs	r3, #1
 800aad8:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800aadc:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 800aade:	68db      	ldr	r3, [r3, #12]
 800aae0:	4798      	blx	r3
 800aae2:	2032      	movs	r0, #50	; 0x32
 800aae4:	2100      	movs	r1, #0
 800aae6:	f002 fa25 	bl	800cf34 <z_impl_k_sleep>
    k_sleep(K_MSEC(5));

    if (gpio_pin_configure(ctx->rst_gpio, cfg->rst_pin,
 800aaea:	6868      	ldr	r0, [r5, #4]
 800aaec:	7b21      	ldrb	r1, [r4, #12]
                           GPIO_INPUT | cfg->rst_flags)) {
 800aaee:	7b63      	ldrb	r3, [r4, #13]
    if (gpio_pin_configure(ctx->rst_gpio, cfg->rst_pin,
 800aaf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	const struct gpio_driver_api *api =
 800aaf4:	6886      	ldr	r6, [r0, #8]
	struct gpio_driver_data *data =
 800aaf6:	6905      	ldr	r5, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
 800aaf8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800aafc:	b13a      	cbz	r2, 800ab0e <dwt_hw_reset+0x9e>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 800aafe:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 800ab02:	d004      	beq.n	800ab0e <dwt_hw_reset+0x9e>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 800ab04:	f013 0f01 	tst.w	r3, #1
 800ab08:	d001      	beq.n	800ab0e <dwt_hw_reset+0x9e>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 800ab0a:	f483 6340 	eor.w	r3, r3, #3072	; 0xc00
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 800ab0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 800ab12:	f013 0f01 	tst.w	r3, #1
 800ab16:	d041      	beq.n	800ab9c <dwt_hw_reset+0x12c>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800ab18:	2301      	movs	r3, #1
 800ab1a:	fa03 f701 	lsl.w	r7, r3, r1
 800ab1e:	682b      	ldr	r3, [r5, #0]
 800ab20:	433b      	orrs	r3, r7
 800ab22:	602b      	str	r3, [r5, #0]
	return api->pin_configure(port, pin, flags);
 800ab24:	6833      	ldr	r3, [r6, #0]
 800ab26:	4798      	blx	r3
 800ab28:	2800      	cmp	r0, #0
 800ab2a:	d13f      	bne.n	800abac <dwt_hw_reset+0x13c>
        LOG_ERR("Failed to configure GPIO pin %u", cfg->rst_pin);
        return -EINVAL;
    }

    return 0;
}
 800ab2c:	b017      	add	sp, #92	; 0x5c
 800ab2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 800ab30:	2301      	movs	r3, #1
 800ab32:	fa03 fc01 	lsl.w	ip, r3, r1
 800ab36:	6833      	ldr	r3, [r6, #0]
 800ab38:	ea23 030c 	bic.w	r3, r3, ip
 800ab3c:	6033      	str	r3, [r6, #0]
 800ab3e:	e7b6      	b.n	800aaae <dwt_hw_reset+0x3e>
        LOG_ERR("Failed to configure GPIO pin %u", cfg->rst_pin);
 800ab40:	2201      	movs	r2, #1
 800ab42:	f8ad 2008 	strh.w	r2, [sp, #8]
 800ab46:	4b2d      	ldr	r3, [pc, #180]	; (800abfc <dwt_hw_reset+0x18c>)
 800ab48:	9314      	str	r3, [sp, #80]	; 0x50
 800ab4a:	7b23      	ldrb	r3, [r4, #12]
 800ab4c:	9315      	str	r3, [sp, #84]	; 0x54
 800ab4e:	2300      	movs	r3, #0
 800ab50:	9301      	str	r3, [sp, #4]
 800ab52:	2103      	movs	r1, #3
 800ab54:	f88d 1004 	strb.w	r1, [sp, #4]
 800ab58:	9901      	ldr	r1, [sp, #4]
 800ab5a:	9113      	str	r1, [sp, #76]	; 0x4c
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	f363 0100 	bfi	r1, r3, #0, #1
 800ab62:	f363 0141 	bfi	r1, r3, #1, #1
 800ab66:	f363 0182 	bfi	r1, r3, #2, #1
 800ab6a:	f363 01c5 	bfi	r1, r3, #3, #3
 800ab6e:	f362 1188 	bfi	r1, r2, #6, #3
 800ab72:	220c      	movs	r2, #12
 800ab74:	f362 2152 	bfi	r1, r2, #9, #10
 800ab78:	f363 41de 	bfi	r1, r3, #19, #12
 800ab7c:	f363 71df 	bfi	r1, r3, #31, #1
 800ab80:	aa13      	add	r2, sp, #76	; 0x4c
 800ab82:	481f      	ldr	r0, [pc, #124]	; (800ac00 <dwt_hw_reset+0x190>)
 800ab84:	f004 ff55 	bl	800fa32 <z_impl_z_log_msg2_static_create>
        return -EINVAL;
 800ab88:	f06f 0015 	mvn.w	r0, #21
 800ab8c:	e7ce      	b.n	800ab2c <dwt_hw_reset+0xbc>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 800ab8e:	2301      	movs	r3, #1
 800ab90:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 800ab94:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 800ab96:	691b      	ldr	r3, [r3, #16]
 800ab98:	4798      	blx	r3
 800ab9a:	e7a2      	b.n	800aae2 <dwt_hw_reset+0x72>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 800ab9c:	2301      	movs	r3, #1
 800ab9e:	fa03 f701 	lsl.w	r7, r3, r1
 800aba2:	682b      	ldr	r3, [r5, #0]
 800aba4:	ea23 0307 	bic.w	r3, r3, r7
 800aba8:	602b      	str	r3, [r5, #0]
 800abaa:	e7bb      	b.n	800ab24 <dwt_hw_reset+0xb4>
        LOG_ERR("Failed to configure GPIO pin %u", cfg->rst_pin);
 800abac:	2201      	movs	r2, #1
 800abae:	f8ad 2008 	strh.w	r2, [sp, #8]
 800abb2:	4b12      	ldr	r3, [pc, #72]	; (800abfc <dwt_hw_reset+0x18c>)
 800abb4:	930e      	str	r3, [sp, #56]	; 0x38
 800abb6:	7b23      	ldrb	r3, [r4, #12]
 800abb8:	930f      	str	r3, [sp, #60]	; 0x3c
 800abba:	2300      	movs	r3, #0
 800abbc:	9301      	str	r3, [sp, #4]
 800abbe:	2103      	movs	r1, #3
 800abc0:	f88d 1004 	strb.w	r1, [sp, #4]
 800abc4:	9901      	ldr	r1, [sp, #4]
 800abc6:	910d      	str	r1, [sp, #52]	; 0x34
 800abc8:	4619      	mov	r1, r3
 800abca:	f363 0100 	bfi	r1, r3, #0, #1
 800abce:	f363 0141 	bfi	r1, r3, #1, #1
 800abd2:	f363 0182 	bfi	r1, r3, #2, #1
 800abd6:	f363 01c5 	bfi	r1, r3, #3, #3
 800abda:	f362 1188 	bfi	r1, r2, #6, #3
 800abde:	220c      	movs	r2, #12
 800abe0:	f362 2152 	bfi	r1, r2, #9, #10
 800abe4:	f363 41de 	bfi	r1, r3, #19, #12
 800abe8:	f363 71df 	bfi	r1, r3, #31, #1
 800abec:	aa0d      	add	r2, sp, #52	; 0x34
 800abee:	4804      	ldr	r0, [pc, #16]	; (800ac00 <dwt_hw_reset+0x190>)
 800abf0:	f004 ff1f 	bl	800fa32 <z_impl_z_log_msg2_static_create>
        return -EINVAL;
 800abf4:	f06f 0015 	mvn.w	r0, #21
 800abf8:	e798      	b.n	800ab2c <dwt_hw_reset+0xbc>
 800abfa:	bf00      	nop
 800abfc:	0801404c 	.word	0x0801404c
 800ac00:	08012b48 	.word	0x08012b48

0800ac04 <dw1000_init>:

static int dw1000_init(const struct device *dev)
{
 800ac04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac08:	b0be      	sub	sp, #248	; 0xf8
 800ac0a:	4606      	mov	r6, r0
    struct dw1000_dev_data *ctx = dev->data;
 800ac0c:	6904      	ldr	r4, [r0, #16]
    const struct dw1000_dev_config *cfg = dev->config;
 800ac0e:	6845      	ldr	r5, [r0, #4]

    LOG_INF("Initialize DW1000 Transceiver");
 800ac10:	2301      	movs	r3, #1
 800ac12:	f8ad 3018 	strh.w	r3, [sp, #24]
 800ac16:	4baf      	ldr	r3, [pc, #700]	; (800aed4 <dw1000_init+0x2d0>)
 800ac18:	9312      	str	r3, [sp, #72]	; 0x48
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	9305      	str	r3, [sp, #20]
 800ac1e:	2202      	movs	r2, #2
 800ac20:	f88d 2014 	strb.w	r2, [sp, #20]
 800ac24:	9a05      	ldr	r2, [sp, #20]
 800ac26:	9211      	str	r2, [sp, #68]	; 0x44
 800ac28:	4619      	mov	r1, r3
 800ac2a:	f363 0100 	bfi	r1, r3, #0, #1
 800ac2e:	f363 0141 	bfi	r1, r3, #1, #1
 800ac32:	f363 0182 	bfi	r1, r3, #2, #1
 800ac36:	f363 01c5 	bfi	r1, r3, #3, #3
 800ac3a:	2203      	movs	r2, #3
 800ac3c:	f362 1188 	bfi	r1, r2, #6, #3
 800ac40:	2208      	movs	r2, #8
 800ac42:	f362 2152 	bfi	r1, r2, #9, #10
 800ac46:	f363 41de 	bfi	r1, r3, #19, #12
 800ac4a:	f363 71df 	bfi	r1, r3, #31, #1
 800ac4e:	aa11      	add	r2, sp, #68	; 0x44
 800ac50:	48a1      	ldr	r0, [pc, #644]	; (800aed8 <dw1000_init+0x2d4>)
 800ac52:	f004 feee 	bl	800fa32 <z_impl_z_log_msg2_static_create>

    /* SPI config */
    ctx->spi_cfg_slow.operation = SPI_WORD_SET(8);
 800ac56:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ac5a:	8423      	strh	r3, [r4, #32]
    ctx->spi_cfg_slow.frequency = DWT_SPI_SLOW_FREQ;
 800ac5c:	4a9f      	ldr	r2, [pc, #636]	; (800aedc <dw1000_init+0x2d8>)
 800ac5e:	61e2      	str	r2, [r4, #28]
    ctx->spi_cfg_slow.slave = cfg->spi_slave;
 800ac60:	f895 2020 	ldrb.w	r2, [r5, #32]
 800ac64:	8462      	strh	r2, [r4, #34]	; 0x22

    ctx->spi_cfg_fast.operation = SPI_WORD_SET(8);
 800ac66:	85a3      	strh	r3, [r4, #44]	; 0x2c
    ctx->spi_cfg_fast.frequency = cfg->spi_freq;
 800ac68:	69eb      	ldr	r3, [r5, #28]
 800ac6a:	62a3      	str	r3, [r4, #40]	; 0x28
    ctx->spi_cfg_fast.slave = cfg->spi_slave;
 800ac6c:	f895 3020 	ldrb.w	r3, [r5, #32]
 800ac70:	85e3      	strh	r3, [r4, #46]	; 0x2e

    ctx->spi = device_get_binding((char *)cfg->spi_port);
 800ac72:	6928      	ldr	r0, [r5, #16]
 800ac74:	f001 f81e 	bl	800bcb4 <z_impl_device_get_binding>
 800ac78:	60a0      	str	r0, [r4, #8]
    if (!ctx->spi) {
 800ac7a:	2800      	cmp	r0, #0
 800ac7c:	f000 80fa 	beq.w	800ae74 <dw1000_init+0x270>
        return -EINVAL;
    }

#if DT_INST_SPI_DEV_HAS_CS_GPIOS(0)
    ctx->spi_cs.gpio_dev =
		device_get_binding((char *)cfg->spi_cs_port);
 800ac80:	69a8      	ldr	r0, [r5, #24]
 800ac82:	f001 f817 	bl	800bcb4 <z_impl_device_get_binding>
    ctx->spi_cs.gpio_dev =
 800ac86:	60e0      	str	r0, [r4, #12]
	if (!ctx->spi_cs.gpio_dev) {
 800ac88:	2800      	cmp	r0, #0
 800ac8a:	f000 8100 	beq.w	800ae8e <dw1000_init+0x28a>
		LOG_ERR("SPI CS port %s not found", cfg->spi_cs_port);
		return -EINVAL;
	}

	ctx->spi_cs.gpio_pin = cfg->spi_cs_pin;
 800ac8e:	7d2b      	ldrb	r3, [r5, #20]
 800ac90:	7423      	strb	r3, [r4, #16]
	ctx->spi_cs.gpio_dt_flags = cfg->spi_cs_flags;
 800ac92:	7d6b      	ldrb	r3, [r5, #21]
 800ac94:	7463      	strb	r3, [r4, #17]
	ctx->spi_cfg_slow.cs = &ctx->spi_cs;
 800ac96:	f104 030c 	add.w	r3, r4, #12
 800ac9a:	6263      	str	r3, [r4, #36]	; 0x24
	ctx->spi_cfg_fast.cs = &ctx->spi_cs;
 800ac9c:	6323      	str	r3, [r4, #48]	; 0x30
#endif

    dwt_set_spi_slow(ctx, DWT_SPI_SLOW_FREQ);
 800ac9e:	498f      	ldr	r1, [pc, #572]	; (800aedc <dw1000_init+0x2d8>)
 800aca0:	4620      	mov	r0, r4
 800aca2:	f006 f9f6 	bl	8011092 <dwt_set_spi_slow>

    /* Initialize IRQ GPIO */
    ctx->irq_gpio = device_get_binding((char *)cfg->irq_port);
 800aca6:	6828      	ldr	r0, [r5, #0]
 800aca8:	f001 f804 	bl	800bcb4 <z_impl_device_get_binding>
 800acac:	6020      	str	r0, [r4, #0]
    if (!ctx->irq_gpio) {
 800acae:	2800      	cmp	r0, #0
 800acb0:	f000 80fa 	beq.w	800aea8 <dw1000_init+0x2a4>
        LOG_ERR("GPIO port %s not found", cfg->irq_port);
        return -EINVAL;
    }

    if (gpio_pin_configure(ctx->irq_gpio, cfg->irq_pin,
 800acb4:	7929      	ldrb	r1, [r5, #4]
                           GPIO_INPUT | cfg->irq_flags)) {
 800acb6:	796b      	ldrb	r3, [r5, #5]
    if (gpio_pin_configure(ctx->irq_gpio, cfg->irq_pin,
 800acb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	const struct gpio_driver_api *api =
 800acbc:	f8d0 c008 	ldr.w	ip, [r0, #8]
	struct gpio_driver_data *data =
 800acc0:	6907      	ldr	r7, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
 800acc2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800acc6:	b13a      	cbz	r2, 800acd8 <dw1000_init+0xd4>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 800acc8:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 800accc:	d004      	beq.n	800acd8 <dw1000_init+0xd4>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 800acce:	f013 0f01 	tst.w	r3, #1
 800acd2:	d001      	beq.n	800acd8 <dw1000_init+0xd4>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 800acd4:	f483 6340 	eor.w	r3, r3, #3072	; 0xc00
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 800acd8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 800acdc:	f013 0f01 	tst.w	r3, #1
 800ace0:	f000 80ef 	beq.w	800aec2 <dw1000_init+0x2be>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800ace4:	2301      	movs	r3, #1
 800ace6:	fa03 fe01 	lsl.w	lr, r3, r1
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	ea43 030e 	orr.w	r3, r3, lr
 800acf0:	603b      	str	r3, [r7, #0]
	return api->pin_configure(port, pin, flags);
 800acf2:	f8dc 3000 	ldr.w	r3, [ip]
 800acf6:	4798      	blx	r3
 800acf8:	2800      	cmp	r0, #0
 800acfa:	f040 80ff 	bne.w	800aefc <dw1000_init+0x2f8>
        LOG_ERR("Unable to configure GPIO pin %u", cfg->irq_pin);
        return -EINVAL;
    }

    gpio_init_callback(&(ctx->gpio_cb), dwt_gpio_callback,
 800acfe:	f104 0134 	add.w	r1, r4, #52	; 0x34
                       BIT(cfg->irq_pin));
 800ad02:	792a      	ldrb	r2, [r5, #4]
 800ad04:	2301      	movs	r3, #1
 800ad06:	4093      	lsls	r3, r2
	callback->handler = handler;
 800ad08:	4a75      	ldr	r2, [pc, #468]	; (800aee0 <dw1000_init+0x2dc>)
 800ad0a:	63a2      	str	r2, [r4, #56]	; 0x38
	callback->pin_mask = pin_mask;
 800ad0c:	63e3      	str	r3, [r4, #60]	; 0x3c

    if (gpio_add_callback(ctx->irq_gpio, &(ctx->gpio_cb))) {
 800ad0e:	6820      	ldr	r0, [r4, #0]
	const struct gpio_driver_api *api =
 800ad10:	6883      	ldr	r3, [r0, #8]
	if (api->manage_callback == NULL) {
 800ad12:	69db      	ldr	r3, [r3, #28]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	f000 8118 	beq.w	800af4a <dw1000_init+0x346>
	return api->manage_callback(port, callback, true);
 800ad1a:	2201      	movs	r2, #1
 800ad1c:	4798      	blx	r3
 800ad1e:	2800      	cmp	r0, #0
 800ad20:	f040 8116 	bne.w	800af50 <dw1000_init+0x34c>
        LOG_ERR("Failed to add IRQ callback");
        return -EINVAL;
    }

    /* Initialize RESET GPIO */
    ctx->rst_gpio = device_get_binding(cfg->rst_port);
 800ad24:	68a8      	ldr	r0, [r5, #8]
 800ad26:	f000 ffc5 	bl	800bcb4 <z_impl_device_get_binding>
 800ad2a:	6060      	str	r0, [r4, #4]
    if (ctx->rst_gpio == NULL) {
 800ad2c:	2800      	cmp	r0, #0
 800ad2e:	f000 8134 	beq.w	800af9a <dw1000_init+0x396>
        LOG_ERR("Could not get GPIO port for RESET");
        return -EIO;
    }

    if (gpio_pin_configure(ctx->rst_gpio, cfg->rst_pin,
 800ad32:	7b29      	ldrb	r1, [r5, #12]
                           GPIO_INPUT | cfg->rst_flags)) {
 800ad34:	7b6b      	ldrb	r3, [r5, #13]
    if (gpio_pin_configure(ctx->rst_gpio, cfg->rst_pin,
 800ad36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	const struct gpio_driver_api *api =
 800ad3a:	f8d0 c008 	ldr.w	ip, [r0, #8]
	struct gpio_driver_data *data =
 800ad3e:	6907      	ldr	r7, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
 800ad40:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800ad44:	b13a      	cbz	r2, 800ad56 <dw1000_init+0x152>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 800ad46:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 800ad4a:	d004      	beq.n	800ad56 <dw1000_init+0x152>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 800ad4c:	f013 0f01 	tst.w	r3, #1
 800ad50:	d001      	beq.n	800ad56 <dw1000_init+0x152>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 800ad52:	f483 6340 	eor.w	r3, r3, #3072	; 0xc00
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 800ad56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 800ad5a:	f013 0f01 	tst.w	r3, #1
 800ad5e:	f000 8141 	beq.w	800afe4 <dw1000_init+0x3e0>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800ad62:	2301      	movs	r3, #1
 800ad64:	fa03 fe01 	lsl.w	lr, r3, r1
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	ea43 030e 	orr.w	r3, r3, lr
 800ad6e:	603b      	str	r3, [r7, #0]
	return api->pin_configure(port, pin, flags);
 800ad70:	f8dc 3000 	ldr.w	r3, [ip]
 800ad74:	4798      	blx	r3
 800ad76:	4607      	mov	r7, r0
 800ad78:	2800      	cmp	r0, #0
 800ad7a:	f040 813b 	bne.w	800aff4 <dw1000_init+0x3f0>
        LOG_ERR("Unable to configure GPIO pin %u", cfg->rst_pin);
        return -EINVAL;
    }

    LOG_INF("GPIO and SPI configured");
 800ad7e:	f04f 0801 	mov.w	r8, #1
 800ad82:	f8ad 8018 	strh.w	r8, [sp, #24]
 800ad86:	4b57      	ldr	r3, [pc, #348]	; (800aee4 <dw1000_init+0x2e0>)
 800ad88:	9318      	str	r3, [sp, #96]	; 0x60
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	9305      	str	r3, [sp, #20]
 800ad8e:	2202      	movs	r2, #2
 800ad90:	f88d 2014 	strb.w	r2, [sp, #20]
 800ad94:	9a05      	ldr	r2, [sp, #20]
 800ad96:	9217      	str	r2, [sp, #92]	; 0x5c
 800ad98:	4619      	mov	r1, r3
 800ad9a:	f363 0100 	bfi	r1, r3, #0, #1
 800ad9e:	f363 0141 	bfi	r1, r3, #1, #1
 800ada2:	f363 0182 	bfi	r1, r3, #2, #1
 800ada6:	f363 01c5 	bfi	r1, r3, #3, #3
 800adaa:	2203      	movs	r2, #3
 800adac:	f362 1188 	bfi	r1, r2, #6, #3
 800adb0:	2208      	movs	r2, #8
 800adb2:	f362 2152 	bfi	r1, r2, #9, #10
 800adb6:	f363 41de 	bfi	r1, r3, #19, #12
 800adba:	f363 71df 	bfi	r1, r3, #31, #1
 800adbe:	aa17      	add	r2, sp, #92	; 0x5c
 800adc0:	4845      	ldr	r0, [pc, #276]	; (800aed8 <dw1000_init+0x2d4>)
 800adc2:	f004 fe36 	bl	800fa32 <z_impl_z_log_msg2_static_create>
#endif
#if defined(CONFIG_DW1000_STARTUP_READ_OTP_TMP)
    init_cfg |= DWT_READ_OTP_TMP;
#endif

    dwt_hw_reset(dev);
 800adc6:	4630      	mov	r0, r6
 800adc8:	f7ff fe52 	bl	800aa70 <dwt_hw_reset>

    if (dwt_initialise(init_cfg) == DWT_ERROR) {
 800adcc:	4640      	mov	r0, r8
 800adce:	f7ff fce3 	bl	800a798 <dwt_initialise>
 800add2:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800add6:	f000 8134 	beq.w	800b042 <dw1000_init+0x43e>
        LOG_ERR("Failed to initialize DW1000");
        return -EIO;
    }

    dwt_set_spi_fast(ctx);
 800adda:	4620      	mov	r0, r4
 800addc:	f006 f95e 	bl	801109c <dwt_set_spi_fast>
    dwt_configure(&ctx->phy_cfg);
 800ade0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ade4:	f7ff facc 	bl	800a380 <dwt_configure>
    dwt_setrxantennadelay(cfg->rx_ant_delay);
 800ade8:	8ca8      	ldrh	r0, [r5, #36]	; 0x24
 800adea:	f006 f838 	bl	8010e5e <dwt_setrxantennadelay>
    dwt_settxantennadelay(cfg->tx_ant_delay);
 800adee:	8c68      	ldrh	r0, [r5, #34]	; 0x22
 800adf0:	f006 f83d 	bl	8010e6e <dwt_settxantennadelay>

    k_work_init(&ctx->irq_cb_work, dwt_irq_work_handler);
 800adf4:	493c      	ldr	r1, [pc, #240]	; (800aee8 <dw1000_init+0x2e4>)
 800adf6:	f104 0040 	add.w	r0, r4, #64	; 0x40
 800adfa:	f006 fcd8 	bl	80117ae <k_work_init>
    struct dw1000_dev_data *ctx = dev->data;
 800adfe:	6932      	ldr	r2, [r6, #16]
    const struct dw1000_dev_config *cfg = dev->config;
 800ae00:	6873      	ldr	r3, [r6, #4]
    gpio_pin_interrupt_configure(ctx->irq_gpio, cfg->irq_pin, flags);
 800ae02:	6810      	ldr	r0, [r2, #0]
 800ae04:	7919      	ldrb	r1, [r3, #4]
	const struct gpio_driver_api *api =
 800ae06:	6884      	ldr	r4, [r0, #8]
	const struct gpio_driver_data *const data =
 800ae08:	6903      	ldr	r3, [r0, #16]
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
 800ae0a:	681a      	ldr	r2, [r3, #0]
 800ae0c:	2301      	movs	r3, #1
 800ae0e:	408b      	lsls	r3, r1
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
 800ae10:	421a      	tst	r2, r3
 800ae12:	f040 813a 	bne.w	800b08a <dw1000_init+0x486>
 800ae16:	f44f 22b8 	mov.w	r2, #376832	; 0x5c000
	return api->pin_interrupt_configure(port, pin, mode, trig);
 800ae1a:	69a4      	ldr	r4, [r4, #24]
 800ae1c:	f402 23c0 	and.w	r3, r2, #393216	; 0x60000
 800ae20:	f402 32a0 	and.w	r2, r2, #81920	; 0x14000
 800ae24:	47a0      	blx	r4

    dwt_setup_int(dev, true);

    LOG_INF("DW1000 device initialized and configured");
 800ae26:	2301      	movs	r3, #1
 800ae28:	f8ad 3018 	strh.w	r3, [sp, #24]
 800ae2c:	4b2f      	ldr	r3, [pc, #188]	; (800aeec <dw1000_init+0x2e8>)
 800ae2e:	931e      	str	r3, [sp, #120]	; 0x78
 800ae30:	2300      	movs	r3, #0
 800ae32:	9305      	str	r3, [sp, #20]
 800ae34:	2202      	movs	r2, #2
 800ae36:	f88d 2014 	strb.w	r2, [sp, #20]
 800ae3a:	9a05      	ldr	r2, [sp, #20]
 800ae3c:	921d      	str	r2, [sp, #116]	; 0x74
 800ae3e:	4619      	mov	r1, r3
 800ae40:	f363 0100 	bfi	r1, r3, #0, #1
 800ae44:	f363 0141 	bfi	r1, r3, #1, #1
 800ae48:	f363 0182 	bfi	r1, r3, #2, #1
 800ae4c:	f363 01c5 	bfi	r1, r3, #3, #3
 800ae50:	2203      	movs	r2, #3
 800ae52:	f362 1188 	bfi	r1, r2, #6, #3
 800ae56:	2208      	movs	r2, #8
 800ae58:	f362 2152 	bfi	r1, r2, #9, #10
 800ae5c:	f363 41de 	bfi	r1, r3, #19, #12
 800ae60:	f363 71df 	bfi	r1, r3, #31, #1
 800ae64:	aa1d      	add	r2, sp, #116	; 0x74
 800ae66:	481c      	ldr	r0, [pc, #112]	; (800aed8 <dw1000_init+0x2d4>)
 800ae68:	f004 fde3 	bl	800fa32 <z_impl_z_log_msg2_static_create>

    return 0;
}
 800ae6c:	4638      	mov	r0, r7
 800ae6e:	b03e      	add	sp, #248	; 0xf8
 800ae70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        LOG_ERR("SPI master port %s not found", cfg->spi_port);
 800ae74:	692b      	ldr	r3, [r5, #16]
 800ae76:	9302      	str	r3, [sp, #8]
 800ae78:	4b1d      	ldr	r3, [pc, #116]	; (800aef0 <dw1000_init+0x2ec>)
 800ae7a:	9301      	str	r3, [sp, #4]
 800ae7c:	9000      	str	r0, [sp, #0]
 800ae7e:	4603      	mov	r3, r0
 800ae80:	2201      	movs	r2, #1
 800ae82:	4915      	ldr	r1, [pc, #84]	; (800aed8 <dw1000_init+0x2d4>)
 800ae84:	f006 f90e 	bl	80110a4 <z_log_msg2_runtime_create>
        return -EINVAL;
 800ae88:	f06f 0715 	mvn.w	r7, #21
 800ae8c:	e7ee      	b.n	800ae6c <dw1000_init+0x268>
		LOG_ERR("SPI CS port %s not found", cfg->spi_cs_port);
 800ae8e:	69ab      	ldr	r3, [r5, #24]
 800ae90:	9302      	str	r3, [sp, #8]
 800ae92:	4b18      	ldr	r3, [pc, #96]	; (800aef4 <dw1000_init+0x2f0>)
 800ae94:	9301      	str	r3, [sp, #4]
 800ae96:	9000      	str	r0, [sp, #0]
 800ae98:	4603      	mov	r3, r0
 800ae9a:	2201      	movs	r2, #1
 800ae9c:	490e      	ldr	r1, [pc, #56]	; (800aed8 <dw1000_init+0x2d4>)
 800ae9e:	f006 f901 	bl	80110a4 <z_log_msg2_runtime_create>
		return -EINVAL;
 800aea2:	f06f 0715 	mvn.w	r7, #21
 800aea6:	e7e1      	b.n	800ae6c <dw1000_init+0x268>
        LOG_ERR("GPIO port %s not found", cfg->irq_port);
 800aea8:	682b      	ldr	r3, [r5, #0]
 800aeaa:	9302      	str	r3, [sp, #8]
 800aeac:	4b12      	ldr	r3, [pc, #72]	; (800aef8 <dw1000_init+0x2f4>)
 800aeae:	9301      	str	r3, [sp, #4]
 800aeb0:	9000      	str	r0, [sp, #0]
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	2201      	movs	r2, #1
 800aeb6:	4908      	ldr	r1, [pc, #32]	; (800aed8 <dw1000_init+0x2d4>)
 800aeb8:	f006 f8f4 	bl	80110a4 <z_log_msg2_runtime_create>
        return -EINVAL;
 800aebc:	f06f 0715 	mvn.w	r7, #21
 800aec0:	e7d4      	b.n	800ae6c <dw1000_init+0x268>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 800aec2:	2301      	movs	r3, #1
 800aec4:	fa03 fe01 	lsl.w	lr, r3, r1
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	ea23 030e 	bic.w	r3, r3, lr
 800aece:	603b      	str	r3, [r7, #0]
 800aed0:	e70f      	b.n	800acf2 <dw1000_init+0xee>
 800aed2:	bf00      	nop
 800aed4:	0801406c 	.word	0x0801406c
 800aed8:	08012b48 	.word	0x08012b48
 800aedc:	001e8480 	.word	0x001e8480
 800aee0:	080110c7 	.word	0x080110c7
 800aee4:	08014140 	.word	0x08014140
 800aee8:	080110bf 	.word	0x080110bf
 800aeec:	08014174 	.word	0x08014174
 800aef0:	0801408c 	.word	0x0801408c
 800aef4:	080140ac 	.word	0x080140ac
 800aef8:	080140c8 	.word	0x080140c8
        LOG_ERR("Unable to configure GPIO pin %u", cfg->irq_pin);
 800aefc:	2201      	movs	r2, #1
 800aefe:	f8ad 2018 	strh.w	r2, [sp, #24]
 800af02:	4b63      	ldr	r3, [pc, #396]	; (800b090 <dw1000_init+0x48c>)
 800af04:	933c      	str	r3, [sp, #240]	; 0xf0
 800af06:	792b      	ldrb	r3, [r5, #4]
 800af08:	933d      	str	r3, [sp, #244]	; 0xf4
 800af0a:	2300      	movs	r3, #0
 800af0c:	9305      	str	r3, [sp, #20]
 800af0e:	2103      	movs	r1, #3
 800af10:	f88d 1014 	strb.w	r1, [sp, #20]
 800af14:	9905      	ldr	r1, [sp, #20]
 800af16:	913b      	str	r1, [sp, #236]	; 0xec
 800af18:	4619      	mov	r1, r3
 800af1a:	f363 0100 	bfi	r1, r3, #0, #1
 800af1e:	f363 0141 	bfi	r1, r3, #1, #1
 800af22:	f363 0182 	bfi	r1, r3, #2, #1
 800af26:	f363 01c5 	bfi	r1, r3, #3, #3
 800af2a:	f362 1188 	bfi	r1, r2, #6, #3
 800af2e:	220c      	movs	r2, #12
 800af30:	f362 2152 	bfi	r1, r2, #9, #10
 800af34:	f363 41de 	bfi	r1, r3, #19, #12
 800af38:	f363 71df 	bfi	r1, r3, #31, #1
 800af3c:	aa3b      	add	r2, sp, #236	; 0xec
 800af3e:	4855      	ldr	r0, [pc, #340]	; (800b094 <dw1000_init+0x490>)
 800af40:	f004 fd77 	bl	800fa32 <z_impl_z_log_msg2_static_create>
        return -EINVAL;
 800af44:	f06f 0715 	mvn.w	r7, #21
 800af48:	e790      	b.n	800ae6c <dw1000_init+0x268>
		return -ENOTSUP;
 800af4a:	f06f 0085 	mvn.w	r0, #133	; 0x85
 800af4e:	e6e6      	b.n	800ad1e <dw1000_init+0x11a>
        LOG_ERR("Failed to add IRQ callback");
 800af50:	2201      	movs	r2, #1
 800af52:	f8ad 2018 	strh.w	r2, [sp, #24]
 800af56:	4b50      	ldr	r3, [pc, #320]	; (800b098 <dw1000_init+0x494>)
 800af58:	9336      	str	r3, [sp, #216]	; 0xd8
 800af5a:	2300      	movs	r3, #0
 800af5c:	9305      	str	r3, [sp, #20]
 800af5e:	2102      	movs	r1, #2
 800af60:	f88d 1014 	strb.w	r1, [sp, #20]
 800af64:	9905      	ldr	r1, [sp, #20]
 800af66:	9135      	str	r1, [sp, #212]	; 0xd4
 800af68:	4619      	mov	r1, r3
 800af6a:	f363 0100 	bfi	r1, r3, #0, #1
 800af6e:	f363 0141 	bfi	r1, r3, #1, #1
 800af72:	f363 0182 	bfi	r1, r3, #2, #1
 800af76:	f363 01c5 	bfi	r1, r3, #3, #3
 800af7a:	f362 1188 	bfi	r1, r2, #6, #3
 800af7e:	2208      	movs	r2, #8
 800af80:	f362 2152 	bfi	r1, r2, #9, #10
 800af84:	f363 41de 	bfi	r1, r3, #19, #12
 800af88:	f363 71df 	bfi	r1, r3, #31, #1
 800af8c:	aa35      	add	r2, sp, #212	; 0xd4
 800af8e:	4841      	ldr	r0, [pc, #260]	; (800b094 <dw1000_init+0x490>)
 800af90:	f004 fd4f 	bl	800fa32 <z_impl_z_log_msg2_static_create>
        return -EINVAL;
 800af94:	f06f 0715 	mvn.w	r7, #21
 800af98:	e768      	b.n	800ae6c <dw1000_init+0x268>
        LOG_ERR("Could not get GPIO port for RESET");
 800af9a:	2201      	movs	r2, #1
 800af9c:	f8ad 2018 	strh.w	r2, [sp, #24]
 800afa0:	4b3e      	ldr	r3, [pc, #248]	; (800b09c <dw1000_init+0x498>)
 800afa2:	9330      	str	r3, [sp, #192]	; 0xc0
 800afa4:	2300      	movs	r3, #0
 800afa6:	9305      	str	r3, [sp, #20]
 800afa8:	2102      	movs	r1, #2
 800afaa:	f88d 1014 	strb.w	r1, [sp, #20]
 800afae:	9905      	ldr	r1, [sp, #20]
 800afb0:	912f      	str	r1, [sp, #188]	; 0xbc
 800afb2:	4619      	mov	r1, r3
 800afb4:	f363 0100 	bfi	r1, r3, #0, #1
 800afb8:	f363 0141 	bfi	r1, r3, #1, #1
 800afbc:	f363 0182 	bfi	r1, r3, #2, #1
 800afc0:	f363 01c5 	bfi	r1, r3, #3, #3
 800afc4:	f362 1188 	bfi	r1, r2, #6, #3
 800afc8:	2208      	movs	r2, #8
 800afca:	f362 2152 	bfi	r1, r2, #9, #10
 800afce:	f363 41de 	bfi	r1, r3, #19, #12
 800afd2:	f363 71df 	bfi	r1, r3, #31, #1
 800afd6:	aa2f      	add	r2, sp, #188	; 0xbc
 800afd8:	482e      	ldr	r0, [pc, #184]	; (800b094 <dw1000_init+0x490>)
 800afda:	f004 fd2a 	bl	800fa32 <z_impl_z_log_msg2_static_create>
        return -EIO;
 800afde:	f06f 0704 	mvn.w	r7, #4
 800afe2:	e743      	b.n	800ae6c <dw1000_init+0x268>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 800afe4:	2301      	movs	r3, #1
 800afe6:	fa03 fe01 	lsl.w	lr, r3, r1
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	ea23 030e 	bic.w	r3, r3, lr
 800aff0:	603b      	str	r3, [r7, #0]
 800aff2:	e6bd      	b.n	800ad70 <dw1000_init+0x16c>
        LOG_ERR("Unable to configure GPIO pin %u", cfg->rst_pin);
 800aff4:	2201      	movs	r2, #1
 800aff6:	f8ad 2018 	strh.w	r2, [sp, #24]
 800affa:	4b25      	ldr	r3, [pc, #148]	; (800b090 <dw1000_init+0x48c>)
 800affc:	932a      	str	r3, [sp, #168]	; 0xa8
 800affe:	7b2b      	ldrb	r3, [r5, #12]
 800b000:	932b      	str	r3, [sp, #172]	; 0xac
 800b002:	2300      	movs	r3, #0
 800b004:	9305      	str	r3, [sp, #20]
 800b006:	2103      	movs	r1, #3
 800b008:	f88d 1014 	strb.w	r1, [sp, #20]
 800b00c:	9905      	ldr	r1, [sp, #20]
 800b00e:	9129      	str	r1, [sp, #164]	; 0xa4
 800b010:	4619      	mov	r1, r3
 800b012:	f363 0100 	bfi	r1, r3, #0, #1
 800b016:	f363 0141 	bfi	r1, r3, #1, #1
 800b01a:	f363 0182 	bfi	r1, r3, #2, #1
 800b01e:	f363 01c5 	bfi	r1, r3, #3, #3
 800b022:	f362 1188 	bfi	r1, r2, #6, #3
 800b026:	220c      	movs	r2, #12
 800b028:	f362 2152 	bfi	r1, r2, #9, #10
 800b02c:	f363 41de 	bfi	r1, r3, #19, #12
 800b030:	f363 71df 	bfi	r1, r3, #31, #1
 800b034:	aa29      	add	r2, sp, #164	; 0xa4
 800b036:	4817      	ldr	r0, [pc, #92]	; (800b094 <dw1000_init+0x490>)
 800b038:	f004 fcfb 	bl	800fa32 <z_impl_z_log_msg2_static_create>
        return -EINVAL;
 800b03c:	f06f 0715 	mvn.w	r7, #21
 800b040:	e714      	b.n	800ae6c <dw1000_init+0x268>
        LOG_ERR("Failed to initialize DW1000");
 800b042:	f8ad 8018 	strh.w	r8, [sp, #24]
 800b046:	4b16      	ldr	r3, [pc, #88]	; (800b0a0 <dw1000_init+0x49c>)
 800b048:	9324      	str	r3, [sp, #144]	; 0x90
 800b04a:	2300      	movs	r3, #0
 800b04c:	9305      	str	r3, [sp, #20]
 800b04e:	2102      	movs	r1, #2
 800b050:	f88d 1014 	strb.w	r1, [sp, #20]
 800b054:	9905      	ldr	r1, [sp, #20]
 800b056:	9123      	str	r1, [sp, #140]	; 0x8c
 800b058:	4619      	mov	r1, r3
 800b05a:	f363 0100 	bfi	r1, r3, #0, #1
 800b05e:	f363 0141 	bfi	r1, r3, #1, #1
 800b062:	f363 0182 	bfi	r1, r3, #2, #1
 800b066:	f363 01c5 	bfi	r1, r3, #3, #3
 800b06a:	f368 1188 	bfi	r1, r8, #6, #3
 800b06e:	2208      	movs	r2, #8
 800b070:	f362 2152 	bfi	r1, r2, #9, #10
 800b074:	f363 41de 	bfi	r1, r3, #19, #12
 800b078:	f363 71df 	bfi	r1, r3, #31, #1
 800b07c:	aa23      	add	r2, sp, #140	; 0x8c
 800b07e:	4805      	ldr	r0, [pc, #20]	; (800b094 <dw1000_init+0x490>)
 800b080:	f004 fcd7 	bl	800fa32 <z_impl_z_log_msg2_static_create>
        return -EIO;
 800b084:	f06f 0704 	mvn.w	r7, #4
 800b088:	e6f0      	b.n	800ae6c <dw1000_init+0x268>
		flags ^= (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1);
 800b08a:	f44f 3270 	mov.w	r2, #245760	; 0x3c000
 800b08e:	e6c4      	b.n	800ae1a <dw1000_init+0x216>
 800b090:	080140e0 	.word	0x080140e0
 800b094:	08012b48 	.word	0x08012b48
 800b098:	08014100 	.word	0x08014100
 800b09c:	0801411c 	.word	0x0801411c
 800b0a0:	08014158 	.word	0x08014158

0800b0a4 <writetospi>:
               uint32 bodyLength, const uint8 * bodyBuffer) {
 800b0a4:	b500      	push	{lr}
 800b0a6:	b083      	sub	sp, #12
    return dwt_spi_write(ctx, headerLength, headerBuffer,
 800b0a8:	9300      	str	r3, [sp, #0]
 800b0aa:	4613      	mov	r3, r2
 800b0ac:	460a      	mov	r2, r1
 800b0ae:	4601      	mov	r1, r0
 800b0b0:	4802      	ldr	r0, [pc, #8]	; (800b0bc <writetospi+0x18>)
 800b0b2:	f7ff fc55 	bl	800a960 <dwt_spi_write>
}
 800b0b6:	b003      	add	sp, #12
 800b0b8:	f85d fb04 	ldr.w	pc, [sp], #4
 800b0bc:	2000016c 	.word	0x2000016c

0800b0c0 <readfromspi>:
                uint32 readLength, uint8 * readBuffer) {
 800b0c0:	b500      	push	{lr}
 800b0c2:	b083      	sub	sp, #12
    return dwt_spi_read(ctx, headerLength, headerBuffer,
 800b0c4:	9300      	str	r3, [sp, #0]
 800b0c6:	4613      	mov	r3, r2
 800b0c8:	460a      	mov	r2, r1
 800b0ca:	4601      	mov	r1, r0
 800b0cc:	4802      	ldr	r0, [pc, #8]	; (800b0d8 <readfromspi+0x18>)
 800b0ce:	f7ff fc87 	bl	800a9e0 <dwt_spi_read>
}
 800b0d2:	b003      	add	sp, #12
 800b0d4:	f85d fb04 	ldr.w	pc, [sp], #4
 800b0d8:	2000016c 	.word	0x2000016c

0800b0dc <ws2812_strip_update_channels>:
                                        size_t num_channels) {
 800b0dc:	b500      	push	{lr}
 800b0de:	b091      	sub	sp, #68	; 0x44
    LOG_ERR("update_channels not implemented");
 800b0e0:	2201      	movs	r2, #1
 800b0e2:	f8ad 2008 	strh.w	r2, [sp, #8]
 800b0e6:	4b12      	ldr	r3, [pc, #72]	; (800b130 <ws2812_strip_update_channels+0x54>)
 800b0e8:	930e      	str	r3, [sp, #56]	; 0x38
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	9301      	str	r3, [sp, #4]
 800b0ee:	2102      	movs	r1, #2
 800b0f0:	f88d 1004 	strb.w	r1, [sp, #4]
 800b0f4:	9901      	ldr	r1, [sp, #4]
 800b0f6:	910d      	str	r1, [sp, #52]	; 0x34
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	f363 0100 	bfi	r1, r3, #0, #1
 800b0fe:	f363 0141 	bfi	r1, r3, #1, #1
 800b102:	f363 0182 	bfi	r1, r3, #2, #1
 800b106:	f363 01c5 	bfi	r1, r3, #3, #3
 800b10a:	f362 1188 	bfi	r1, r2, #6, #3
 800b10e:	2208      	movs	r2, #8
 800b110:	f362 2152 	bfi	r1, r2, #9, #10
 800b114:	f363 41de 	bfi	r1, r3, #19, #12
 800b118:	f363 71df 	bfi	r1, r3, #31, #1
 800b11c:	aa0d      	add	r2, sp, #52	; 0x34
 800b11e:	4805      	ldr	r0, [pc, #20]	; (800b134 <ws2812_strip_update_channels+0x58>)
 800b120:	f004 fc87 	bl	800fa32 <z_impl_z_log_msg2_static_create>
}
 800b124:	f06f 0085 	mvn.w	r0, #133	; 0x85
 800b128:	b011      	add	sp, #68	; 0x44
 800b12a:	f85d fb04 	ldr.w	pc, [sp], #4
 800b12e:	bf00      	nop
 800b130:	080141d8 	.word	0x080141d8
 800b134:	08012bb0 	.word	0x08012bb0

0800b138 <ws2812_pwm_write>:
static int ws2812_pwm_write(const struct device *dev) {
 800b138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b13c:	b09b      	sub	sp, #108	; 0x6c
    const struct ws2812_pwm_cfg *cfg = dev->config;
 800b13e:	6844      	ldr	r4, [r0, #4]
    struct ws2812_pwm_data *ctx = dev->data;
 800b140:	f8d0 8010 	ldr.w	r8, [r0, #16]
    const struct pwm_stm32_config *pwm_cfg = cfg->pwm.dev->config;
 800b144:	6823      	ldr	r3, [r4, #0]
 800b146:	685b      	ldr	r3, [r3, #4]
    TIM_TypeDef *tim = pwm_cfg->timer;
 800b148:	681d      	ldr	r5, [r3, #0]
    uint8_t *buf = cfg->px_buf;
 800b14a:	f8d4 9010 	ldr.w	r9, [r4, #16]
    uint32_t channel = ch2ll[cfg->pwm.channel - 1u];
 800b14e:	6863      	ldr	r3, [r4, #4]
 800b150:	3b01      	subs	r3, #1
 800b152:	4a6c      	ldr	r2, [pc, #432]	; (800b304 <ws2812_pwm_write+0x1cc>)
 800b154:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
    LL_TIM_OC_StructInit(&oc_init);
 800b158:	a80c      	add	r0, sp, #48	; 0x30
 800b15a:	f005 fd9c 	bl	8010c96 <LL_TIM_OC_StructInit>
    oc_init.OCMode = LL_TIM_OCMODE_PWM1;
 800b15e:	2360      	movs	r3, #96	; 0x60
 800b160:	930c      	str	r3, [sp, #48]	; 0x30
    oc_init.OCState = LL_TIM_OCSTATE_ENABLE;
 800b162:	2301      	movs	r3, #1
 800b164:	930d      	str	r3, [sp, #52]	; 0x34
    oc_init.OCPolarity = get_polarity(cfg->pwm.flags);
 800b166:	7b20      	ldrb	r0, [r4, #12]
 800b168:	f006 f80e 	bl	8011188 <get_polarity>
 800b16c:	9010      	str	r0, [sp, #64]	; 0x40
    if (LL_TIM_OC_Init(tim, channel, &oc_init) != SUCCESS) {
 800b16e:	aa0c      	add	r2, sp, #48	; 0x30
 800b170:	4659      	mov	r1, fp
 800b172:	4628      	mov	r0, r5
 800b174:	f005 fd99 	bl	8010caa <LL_TIM_OC_Init>
 800b178:	bb38      	cbnz	r0, 800b1ca <ws2812_pwm_write+0x92>
 800b17a:	4603      	mov	r3, r0
	__asm__ volatile(
 800b17c:	f04f 0210 	mov.w	r2, #16
 800b180:	f3ef 8111 	mrs	r1, BASEPRI
 800b184:	f382 8812 	msr	BASEPRI_MAX, r2
 800b188:	f3bf 8f6f 	isb	sy
 800b18c:	9101      	str	r1, [sp, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800b18e:	682a      	ldr	r2, [r5, #0]
 800b190:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b194:	602a      	str	r2, [r5, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800b196:	f1bb 0f01 	cmp.w	fp, #1
 800b19a:	d03e      	beq.n	800b21a <ws2812_pwm_write+0xe2>
 800b19c:	f1bb 0f04 	cmp.w	fp, #4
 800b1a0:	d03a      	beq.n	800b218 <ws2812_pwm_write+0xe0>
 800b1a2:	f1bb 0f10 	cmp.w	fp, #16
 800b1a6:	d05a      	beq.n	800b25e <ws2812_pwm_write+0x126>
 800b1a8:	f1bb 0f40 	cmp.w	fp, #64	; 0x40
 800b1ac:	d059      	beq.n	800b262 <ws2812_pwm_write+0x12a>
 800b1ae:	f5bb 7f80 	cmp.w	fp, #256	; 0x100
 800b1b2:	d058      	beq.n	800b266 <ws2812_pwm_write+0x12e>
 800b1b4:	f5bb 6f80 	cmp.w	fp, #1024	; 0x400
 800b1b8:	d057      	beq.n	800b26a <ws2812_pwm_write+0x132>
 800b1ba:	f5bb 5f80 	cmp.w	fp, #4096	; 0x1000
 800b1be:	d056      	beq.n	800b26e <ws2812_pwm_write+0x136>
 800b1c0:	f5bb 3f80 	cmp.w	fp, #65536	; 0x10000
 800b1c4:	d026      	beq.n	800b214 <ws2812_pwm_write+0xdc>
 800b1c6:	2308      	movs	r3, #8
 800b1c8:	e027      	b.n	800b21a <ws2812_pwm_write+0xe2>
        LOG_ERR("Could not initialize timer channel output");
 800b1ca:	2201      	movs	r2, #1
 800b1cc:	f8ad 2010 	strh.w	r2, [sp, #16]
 800b1d0:	4b4d      	ldr	r3, [pc, #308]	; (800b308 <ws2812_pwm_write+0x1d0>)
 800b1d2:	9318      	str	r3, [sp, #96]	; 0x60
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	9303      	str	r3, [sp, #12]
 800b1d8:	2102      	movs	r1, #2
 800b1da:	f88d 100c 	strb.w	r1, [sp, #12]
 800b1de:	9903      	ldr	r1, [sp, #12]
 800b1e0:	9117      	str	r1, [sp, #92]	; 0x5c
 800b1e2:	4619      	mov	r1, r3
 800b1e4:	f363 0100 	bfi	r1, r3, #0, #1
 800b1e8:	f363 0141 	bfi	r1, r3, #1, #1
 800b1ec:	f363 0182 	bfi	r1, r3, #2, #1
 800b1f0:	f363 01c5 	bfi	r1, r3, #3, #3
 800b1f4:	f362 1188 	bfi	r1, r2, #6, #3
 800b1f8:	2208      	movs	r2, #8
 800b1fa:	f362 2152 	bfi	r1, r2, #9, #10
 800b1fe:	f363 41de 	bfi	r1, r3, #19, #12
 800b202:	f363 71df 	bfi	r1, r3, #31, #1
 800b206:	aa17      	add	r2, sp, #92	; 0x5c
 800b208:	4840      	ldr	r0, [pc, #256]	; (800b30c <ws2812_pwm_write+0x1d4>)
 800b20a:	f004 fc12 	bl	800fa32 <z_impl_z_log_msg2_static_create>
        return -EIO;
 800b20e:	f06f 0004 	mvn.w	r0, #4
 800b212:	e073      	b.n	800b2fc <ws2812_pwm_write+0x1c4>
 800b214:	2307      	movs	r3, #7
 800b216:	e000      	b.n	800b21a <ws2812_pwm_write+0xe2>
 800b218:	2301      	movs	r3, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800b21a:	f105 0218 	add.w	r2, r5, #24
 800b21e:	493c      	ldr	r1, [pc, #240]	; (800b310 <ws2812_pwm_write+0x1d8>)
 800b220:	5cc8      	ldrb	r0, [r1, r3]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800b222:	5811      	ldr	r1, [r2, r0]
 800b224:	4e3b      	ldr	r6, [pc, #236]	; (800b314 <ws2812_pwm_write+0x1dc>)
 800b226:	5cf6      	ldrb	r6, [r6, r3]
 800b228:	2308      	movs	r3, #8
 800b22a:	40b3      	lsls	r3, r6
 800b22c:	430b      	orrs	r3, r1
 800b22e:	5013      	str	r3, [r2, r0]
    LL_TIM_SetAutoReload(tim, ctx->pwm_period_cycles - 1u);
 800b230:	f8d8 3000 	ldr.w	r3, [r8]
 800b234:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->ARR, AutoReload);
 800b236:	62eb      	str	r3, [r5, #44]	; 0x2c
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800b238:	696b      	ldr	r3, [r5, #20]
 800b23a:	f043 0301 	orr.w	r3, r3, #1
 800b23e:	616b      	str	r3, [r5, #20]
    generate_timer_event[cfg->pwm.channel](tim);
 800b240:	6862      	ldr	r2, [r4, #4]
 800b242:	4b35      	ldr	r3, [pc, #212]	; (800b318 <ws2812_pwm_write+0x1e0>)
 800b244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b248:	4628      	mov	r0, r5
 800b24a:	4798      	blx	r3
    clear_timer_flag[cfg->pwm.channel](tim);
 800b24c:	6862      	ldr	r2, [r4, #4]
 800b24e:	4b33      	ldr	r3, [pc, #204]	; (800b31c <ws2812_pwm_write+0x1e4>)
 800b250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b254:	4628      	mov	r0, r5
 800b256:	4798      	blx	r3
    for (size_t i = 0; i < cfg->px_buf_size; i++) {
 800b258:	f04f 0a00 	mov.w	sl, #0
 800b25c:	e02d      	b.n	800b2ba <ws2812_pwm_write+0x182>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800b25e:	2302      	movs	r3, #2
 800b260:	e7db      	b.n	800b21a <ws2812_pwm_write+0xe2>
 800b262:	2303      	movs	r3, #3
 800b264:	e7d9      	b.n	800b21a <ws2812_pwm_write+0xe2>
 800b266:	2304      	movs	r3, #4
 800b268:	e7d7      	b.n	800b21a <ws2812_pwm_write+0xe2>
 800b26a:	2305      	movs	r3, #5
 800b26c:	e7d5      	b.n	800b21a <ws2812_pwm_write+0xe2>
 800b26e:	2306      	movs	r3, #6
 800b270:	e7d3      	b.n	800b21a <ws2812_pwm_write+0xe2>
                (tmp & 0x80) ? ctx->pwm_t1h_cycles : ctx->pwm_t0h_cycles;
 800b272:	f8d8 1008 	ldr.w	r1, [r8, #8]
            set_timer_compare[cfg->pwm.channel - 1u](tim, value);
 800b276:	6863      	ldr	r3, [r4, #4]
 800b278:	3b01      	subs	r3, #1
 800b27a:	4a29      	ldr	r2, [pc, #164]	; (800b320 <ws2812_pwm_write+0x1e8>)
 800b27c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b280:	4628      	mov	r0, r5
 800b282:	4798      	blx	r3
            while (!is_active_timer_flag[cfg->pwm.channel](tim));
 800b284:	6862      	ldr	r2, [r4, #4]
 800b286:	4b27      	ldr	r3, [pc, #156]	; (800b324 <ws2812_pwm_write+0x1ec>)
 800b288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b28c:	4628      	mov	r0, r5
 800b28e:	4798      	blx	r3
 800b290:	2800      	cmp	r0, #0
 800b292:	d0f7      	beq.n	800b284 <ws2812_pwm_write+0x14c>
            clear_timer_flag[cfg->pwm.channel](tim);
 800b294:	6862      	ldr	r2, [r4, #4]
 800b296:	4b21      	ldr	r3, [pc, #132]	; (800b31c <ws2812_pwm_write+0x1e4>)
 800b298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b29c:	4628      	mov	r0, r5
 800b29e:	4798      	blx	r3
            tmp <<= 1;
 800b2a0:	0076      	lsls	r6, r6, #1
 800b2a2:	b2f6      	uxtb	r6, r6
        for(int j = 0; j < 8; j++) {
 800b2a4:	3701      	adds	r7, #1
 800b2a6:	2f07      	cmp	r7, #7
 800b2a8:	dc05      	bgt.n	800b2b6 <ws2812_pwm_write+0x17e>
                (tmp & 0x80) ? ctx->pwm_t1h_cycles : ctx->pwm_t0h_cycles;
 800b2aa:	f016 0f80 	tst.w	r6, #128	; 0x80
 800b2ae:	d1e0      	bne.n	800b272 <ws2812_pwm_write+0x13a>
 800b2b0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b2b4:	e7df      	b.n	800b276 <ws2812_pwm_write+0x13e>
    for (size_t i = 0; i < cfg->px_buf_size; i++) {
 800b2b6:	f10a 0a01 	add.w	sl, sl, #1
 800b2ba:	6963      	ldr	r3, [r4, #20]
 800b2bc:	459a      	cmp	sl, r3
 800b2be:	d203      	bcs.n	800b2c8 <ws2812_pwm_write+0x190>
        uint8_t tmp = *buf++;
 800b2c0:	f819 6b01 	ldrb.w	r6, [r9], #1
        for(int j = 0; j < 8; j++) {
 800b2c4:	2700      	movs	r7, #0
 800b2c6:	e7ee      	b.n	800b2a6 <ws2812_pwm_write+0x16e>
    set_timer_compare[cfg->pwm.channel - 1u](tim, 0);
 800b2c8:	6863      	ldr	r3, [r4, #4]
 800b2ca:	3b01      	subs	r3, #1
 800b2cc:	4a14      	ldr	r2, [pc, #80]	; (800b320 <ws2812_pwm_write+0x1e8>)
 800b2ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2d2:	2100      	movs	r1, #0
 800b2d4:	4628      	mov	r0, r5
 800b2d6:	4798      	blx	r3
    while (!is_active_timer_flag[cfg->pwm.channel](tim));
 800b2d8:	6862      	ldr	r2, [r4, #4]
 800b2da:	4b12      	ldr	r3, [pc, #72]	; (800b324 <ws2812_pwm_write+0x1ec>)
 800b2dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2e0:	4628      	mov	r0, r5
 800b2e2:	4798      	blx	r3
 800b2e4:	2800      	cmp	r0, #0
 800b2e6:	d0f7      	beq.n	800b2d8 <ws2812_pwm_write+0x1a0>
  CLEAR_BIT(TIMx->CCER, Channels);
 800b2e8:	6a2b      	ldr	r3, [r5, #32]
 800b2ea:	ea23 030b 	bic.w	r3, r3, fp
 800b2ee:	622b      	str	r3, [r5, #32]
	__asm__ volatile(
 800b2f0:	9b01      	ldr	r3, [sp, #4]
 800b2f2:	f383 8811 	msr	BASEPRI, r3
 800b2f6:	f3bf 8f6f 	isb	sy
    return 0;
 800b2fa:	2000      	movs	r0, #0
}
 800b2fc:	b01b      	add	sp, #108	; 0x6c
 800b2fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b302:	bf00      	nop
 800b304:	0801428c 	.word	0x0801428c
 800b308:	08013780 	.word	0x08013780
 800b30c:	08012bb0 	.word	0x08012bb0
 800b310:	08014274 	.word	0x08014274
 800b314:	08014280 	.word	0x08014280
 800b318:	080142bc 	.word	0x080142bc
 800b31c:	080142a4 	.word	0x080142a4
 800b320:	080142ec 	.word	0x080142ec
 800b324:	080142d4 	.word	0x080142d4

0800b328 <ws2812_strip_update_rgb>:
                                   size_t num_pixels) {
 800b328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    const struct ws2812_pwm_cfg *cfg = dev->config;
 800b32a:	6844      	ldr	r4, [r0, #4]
    uint8_t *px_buf = cfg->px_buf;
 800b32c:	6925      	ldr	r5, [r4, #16]
    overflow = size_mul_overflow(num_pixels, cfg->num_colors, &nbytes);
 800b32e:	7e23      	ldrb	r3, [r4, #24]
	return __builtin_mul_overflow(a, b, result);
}

static inline bool size_mul_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_mul_overflow(a, b, result);
 800b330:	2600      	movs	r6, #0
 800b332:	fba2 3703 	umull	r3, r7, r2, r3
 800b336:	b92f      	cbnz	r7, 800b344 <ws2812_strip_update_rgb+0x1c>
    return !overflow && (nbytes <= cfg->px_buf_size);
 800b338:	b936      	cbnz	r6, 800b348 <ws2812_strip_update_rgb+0x20>
 800b33a:	6966      	ldr	r6, [r4, #20]
 800b33c:	42b3      	cmp	r3, r6
 800b33e:	d90b      	bls.n	800b358 <ws2812_strip_update_rgb+0x30>
 800b340:	2300      	movs	r3, #0
 800b342:	e002      	b.n	800b34a <ws2812_strip_update_rgb+0x22>
 800b344:	2601      	movs	r6, #1
 800b346:	e7f7      	b.n	800b338 <ws2812_strip_update_rgb+0x10>
 800b348:	2300      	movs	r3, #0
    if (!num_pixels_ok(cfg, num_pixels)) {
 800b34a:	b13b      	cbz	r3, 800b35c <ws2812_strip_update_rgb+0x34>
    for (i = 0; i < num_pixels; i++) {
 800b34c:	f04f 0e00 	mov.w	lr, #0
 800b350:	4596      	cmp	lr, r2
 800b352:	d22e      	bcs.n	800b3b2 <ws2812_strip_update_rgb+0x8a>
        for (j = 0; j < cfg->num_colors; j++) {
 800b354:	2300      	movs	r3, #0
 800b356:	e009      	b.n	800b36c <ws2812_strip_update_rgb+0x44>
    return !overflow && (nbytes <= cfg->px_buf_size);
 800b358:	2301      	movs	r3, #1
 800b35a:	e7f6      	b.n	800b34a <ws2812_strip_update_rgb+0x22>
        return -ENOMEM;
 800b35c:	f06f 050b 	mvn.w	r5, #11
 800b360:	e02d      	b.n	800b3be <ws2812_strip_update_rgb+0x96>
                    *px_buf = 0;
 800b362:	2600      	movs	r6, #0
 800b364:	702e      	strb	r6, [r5, #0]
            px_buf++;
 800b366:	3501      	adds	r5, #1
        for (j = 0; j < cfg->num_colors; j++) {
 800b368:	3301      	adds	r3, #1
 800b36a:	b2db      	uxtb	r3, r3
 800b36c:	f894 c018 	ldrb.w	ip, [r4, #24]
 800b370:	459c      	cmp	ip, r3
 800b372:	d91a      	bls.n	800b3aa <ws2812_strip_update_rgb+0x82>
            switch (cfg->color_mapping[j]) {
 800b374:	69e6      	ldr	r6, [r4, #28]
 800b376:	f816 c003 	ldrb.w	ip, [r6, r3]
 800b37a:	f1bc 0f03 	cmp.w	ip, #3
 800b37e:	d820      	bhi.n	800b3c2 <ws2812_strip_update_rgb+0x9a>
 800b380:	a601      	add	r6, pc, #4	; (adr r6, 800b388 <ws2812_strip_update_rgb+0x60>)
 800b382:	f856 f02c 	ldr.w	pc, [r6, ip, lsl #2]
 800b386:	bf00      	nop
 800b388:	0800b363 	.word	0x0800b363
 800b38c:	0800b399 	.word	0x0800b399
 800b390:	0800b39f 	.word	0x0800b39f
 800b394:	0800b3a5 	.word	0x0800b3a5
                    *px_buf = pixels->r;
 800b398:	784e      	ldrb	r6, [r1, #1]
 800b39a:	702e      	strb	r6, [r5, #0]
                    break;
 800b39c:	e7e3      	b.n	800b366 <ws2812_strip_update_rgb+0x3e>
                    *px_buf = pixels->g;
 800b39e:	788e      	ldrb	r6, [r1, #2]
 800b3a0:	702e      	strb	r6, [r5, #0]
                    break;
 800b3a2:	e7e0      	b.n	800b366 <ws2812_strip_update_rgb+0x3e>
                    *px_buf = pixels->b;
 800b3a4:	78ce      	ldrb	r6, [r1, #3]
 800b3a6:	702e      	strb	r6, [r5, #0]
                    break;
 800b3a8:	e7dd      	b.n	800b366 <ws2812_strip_update_rgb+0x3e>
        pixels++;
 800b3aa:	3104      	adds	r1, #4
    for (i = 0; i < num_pixels; i++) {
 800b3ac:	f10e 0e01 	add.w	lr, lr, #1
 800b3b0:	e7ce      	b.n	800b350 <ws2812_strip_update_rgb+0x28>
    rc = ws2812_pwm_write(dev);
 800b3b2:	f7ff fec1 	bl	800b138 <ws2812_pwm_write>
 800b3b6:	4605      	mov	r5, r0
    ws2812_reset_delay(cfg->reset_delay);
 800b3b8:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
	return z_impl_k_usleep(us);
 800b3ba:	f006 fb8b 	bl	8011ad4 <z_impl_k_usleep>
}
 800b3be:	4628      	mov	r0, r5
 800b3c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            switch (cfg->color_mapping[j]) {
 800b3c2:	f06f 0515 	mvn.w	r5, #21
 800b3c6:	e7fa      	b.n	800b3be <ws2812_strip_update_rgb+0x96>

0800b3c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
      }

  template<typename _CharT, typename _Traits, typename _Alloc>
    template<typename _InIterator>
      void
      basic_string<_CharT, _Traits, _Alloc>::
 800b3c8:	b570      	push	{r4, r5, r6, lr}
 800b3ca:	b082      	sub	sp, #8
 800b3cc:	4605      	mov	r5, r0
      _M_construct(_InIterator __beg, _InIterator __end,
		   std::forward_iterator_tag)
      {
	// NB: Not required, but considered best practice.
	if (__gnu_cxx::__is_null_pointer(__beg) && __beg != __end)
 800b3ce:	460e      	mov	r6, r1
 800b3d0:	b161      	cbz	r1, 800b3ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
               random_access_iterator_tag)
    {
      // concept requirements
      __glibcxx_function_requires(_RandomAccessIteratorConcept<
				  _RandomAccessIterator>)
      return __last - __first;
 800b3d2:	1b94      	subs	r4, r2, r6
	  std::__throw_logic_error(__N("basic_string::"
				       "_M_construct null not valid"));

	size_type __dnew = static_cast<size_type>(std::distance(__beg, __end));
 800b3d4:	9401      	str	r4, [sp, #4]

	if (__dnew > size_type(_S_local_capacity))
 800b3d6:	2c0f      	cmp	r4, #15
 800b3d8:	d80d      	bhi.n	800b3f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2e>
      _M_length(size_type __length)
      { _M_string_length = __length; }

      pointer
      _M_data() const
      { return _M_dataplus._M_p; }
 800b3da:	6828      	ldr	r0, [r5, #0]
      // When __n = 1 way faster than the general multichar
      // traits_type::copy/move/assign.
      static void
      _S_copy(_CharT* __d, const _CharT* __s, size_type __n)
      {
	if (__n == 1)
 800b3dc:	2c01      	cmp	r4, #1
 800b3de:	d013      	beq.n	800b408 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x40>
      }

      static _GLIBCXX20_CONSTEXPR char_type*
      copy(char_type* __s1, const char_type* __s2, size_t __n)
      {
	if (__n == 0)
 800b3e0:	b1a4      	cbz	r4, 800b40c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>
	  return __s1;
#ifdef __cpp_lib_is_constant_evaluated
	if (std::is_constant_evaluated())
	  return __gnu_cxx::char_traits<char_type>::copy(__s1, __s2, __n);
#endif
	return static_cast<char_type*>(__builtin_memcpy(__s1, __s2, __n));
 800b3e2:	4622      	mov	r2, r4
 800b3e4:	4631      	mov	r1, r6
 800b3e6:	f006 fdfa 	bl	8011fde <memcpy>
 800b3ea:	e00f      	b.n	800b40c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>
	if (__gnu_cxx::__is_null_pointer(__beg) && __beg != __end)
 800b3ec:	4291      	cmp	r1, r2
 800b3ee:	d0f0      	beq.n	800b3d2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa>
	  std::__throw_logic_error(__N("basic_string::"
 800b3f0:	480a      	ldr	r0, [pc, #40]	; (800b41c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x54>)
 800b3f2:	f006 fddd 	bl	8011fb0 <_ZSt19__throw_logic_errorPKc>
	  {
	    _M_data(_M_create(__dnew, size_type(0)));
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	a901      	add	r1, sp, #4
 800b3fa:	4628      	mov	r0, r5
 800b3fc:	f002 fb38 	bl	800da70 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
      { _M_dataplus._M_p = __p; }
 800b400:	6028      	str	r0, [r5, #0]
	    _M_capacity(__dnew);
 800b402:	9b01      	ldr	r3, [sp, #4]
      { _M_allocated_capacity = __capacity; }
 800b404:	60ab      	str	r3, [r5, #8]
 800b406:	e7e8      	b.n	800b3da <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
      { __c1 = __c2; }
 800b408:	7833      	ldrb	r3, [r6, #0]
 800b40a:	7003      	strb	r3, [r0, #0]
	  {
	    _M_dispose();
	    __throw_exception_again;
	  }

	_M_set_length(__dnew);
 800b40c:	9b01      	ldr	r3, [sp, #4]
      { _M_string_length = __length; }
 800b40e:	606b      	str	r3, [r5, #4]
      { return _M_dataplus._M_p; }
 800b410:	682a      	ldr	r2, [r5, #0]
 800b412:	2100      	movs	r1, #0
 800b414:	54d1      	strb	r1, [r2, r3]
      }
 800b416:	b002      	add	sp, #8
 800b418:	bd70      	pop	{r4, r5, r6, pc}
 800b41a:	bf00      	nop
 800b41c:	08014338 	.word	0x08014338

0800b420 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
      basic_string<_CharT, _Traits, _Alloc>::
 800b420:	b570      	push	{r4, r5, r6, lr}
 800b422:	b082      	sub	sp, #8
 800b424:	4605      	mov	r5, r0
	if (__gnu_cxx::__is_null_pointer(__beg) && __beg != __end)
 800b426:	460e      	mov	r6, r1
 800b428:	b161      	cbz	r1, 800b444 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x24>
 800b42a:	1b94      	subs	r4, r2, r6
	size_type __dnew = static_cast<size_type>(std::distance(__beg, __end));
 800b42c:	9401      	str	r4, [sp, #4]
	if (__dnew > size_type(_S_local_capacity))
 800b42e:	2c0f      	cmp	r4, #15
 800b430:	d80d      	bhi.n	800b44e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x2e>
 800b432:	6828      	ldr	r0, [r5, #0]
	if (__n == 1)
 800b434:	2c01      	cmp	r4, #1
 800b436:	d013      	beq.n	800b460 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x40>
	if (__n == 0)
 800b438:	b1a4      	cbz	r4, 800b464 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x44>
	return static_cast<char_type*>(__builtin_memcpy(__s1, __s2, __n));
 800b43a:	4622      	mov	r2, r4
 800b43c:	4631      	mov	r1, r6
 800b43e:	f006 fdce 	bl	8011fde <memcpy>
 800b442:	e00f      	b.n	800b464 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x44>
	if (__gnu_cxx::__is_null_pointer(__beg) && __beg != __end)
 800b444:	4291      	cmp	r1, r2
 800b446:	d0f0      	beq.n	800b42a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xa>
	  std::__throw_logic_error(__N("basic_string::"
 800b448:	480a      	ldr	r0, [pc, #40]	; (800b474 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x54>)
 800b44a:	f006 fdb1 	bl	8011fb0 <_ZSt19__throw_logic_errorPKc>
	    _M_data(_M_create(__dnew, size_type(0)));
 800b44e:	2200      	movs	r2, #0
 800b450:	a901      	add	r1, sp, #4
 800b452:	4628      	mov	r0, r5
 800b454:	f002 fb0c 	bl	800da70 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
      { _M_dataplus._M_p = __p; }
 800b458:	6028      	str	r0, [r5, #0]
	    _M_capacity(__dnew);
 800b45a:	9b01      	ldr	r3, [sp, #4]
      { _M_allocated_capacity = __capacity; }
 800b45c:	60ab      	str	r3, [r5, #8]
 800b45e:	e7e8      	b.n	800b432 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
      { __c1 = __c2; }
 800b460:	7833      	ldrb	r3, [r6, #0]
 800b462:	7003      	strb	r3, [r0, #0]
	_M_set_length(__dnew);
 800b464:	9b01      	ldr	r3, [sp, #4]
      { _M_string_length = __length; }
 800b466:	606b      	str	r3, [r5, #4]
      { return _M_dataplus._M_p; }
 800b468:	682a      	ldr	r2, [r5, #0]
 800b46a:	2100      	movs	r1, #0
 800b46c:	54d1      	strb	r1, [r2, r3]
      }
 800b46e:	b002      	add	sp, #8
 800b470:	bd70      	pop	{r4, r5, r6, pc}
 800b472:	bf00      	nop
 800b474:	08014338 	.word	0x08014338

0800b478 <_Z41__static_initialization_and_destruction_0ii>:
    for (i = 4; i >= 0; i--) {
        ts <<= 8;
        ts |= ts_tab[i];
    }
    return ts;
}
 800b478:	2801      	cmp	r0, #1
 800b47a:	d000      	beq.n	800b47e <_Z41__static_initialization_and_destruction_0ii+0x6>
 800b47c:	4770      	bx	lr
 800b47e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b482:	4299      	cmp	r1, r3
 800b484:	d1fa      	bne.n	800b47c <_Z41__static_initialization_and_destruction_0ii+0x4>
 800b486:	b570      	push	{r4, r5, r6, lr}
 800b488:	f5ad 6db1 	sub.w	sp, sp, #1416	; 0x588
    _Rb_tree_node_base	_M_header;
    size_t		_M_node_count; // Keeps track of size of tree.

    _Rb_tree_header() _GLIBCXX_NOEXCEPT
    {
      _M_header._M_color = _S_red;
 800b48c:	48cc      	ldr	r0, [pc, #816]	; (800b7c0 <_Z41__static_initialization_and_destruction_0ii+0x348>)
 800b48e:	2500      	movs	r5, #0
 800b490:	7105      	strb	r5, [r0, #4]
    }

    void
    _M_reset()
    {
      _M_header._M_parent = 0;
 800b492:	6085      	str	r5, [r0, #8]
      _M_header._M_left = &_M_header;
 800b494:	1d03      	adds	r3, r0, #4
 800b496:	60c3      	str	r3, [r0, #12]
      _M_header._M_right = &_M_header;
 800b498:	6103      	str	r3, [r0, #16]
      _M_node_count = 0;
 800b49a:	6145      	str	r5, [r0, #20]
std::map<std::string,uint8_t> invmap_dataRate,invmap_rxPAC,invmap_txPreambLength;
 800b49c:	4ec9      	ldr	r6, [pc, #804]	; (800b7c4 <_Z41__static_initialization_and_destruction_0ii+0x34c>)
 800b49e:	4cca      	ldr	r4, [pc, #808]	; (800b7c8 <_Z41__static_initialization_and_destruction_0ii+0x350>)
 800b4a0:	4632      	mov	r2, r6
 800b4a2:	4621      	mov	r1, r4
 800b4a4:	f004 fb52 	bl	800fb4c <__aeabi_atexit>
      _M_header._M_color = _S_red;
 800b4a8:	48c8      	ldr	r0, [pc, #800]	; (800b7cc <_Z41__static_initialization_and_destruction_0ii+0x354>)
 800b4aa:	7105      	strb	r5, [r0, #4]
      _M_header._M_parent = 0;
 800b4ac:	6085      	str	r5, [r0, #8]
      _M_header._M_left = &_M_header;
 800b4ae:	1d03      	adds	r3, r0, #4
 800b4b0:	60c3      	str	r3, [r0, #12]
      _M_header._M_right = &_M_header;
 800b4b2:	6103      	str	r3, [r0, #16]
      _M_node_count = 0;
 800b4b4:	6145      	str	r5, [r0, #20]
 800b4b6:	4632      	mov	r2, r6
 800b4b8:	4621      	mov	r1, r4
 800b4ba:	f004 fb47 	bl	800fb4c <__aeabi_atexit>
      _M_header._M_color = _S_red;
 800b4be:	48c4      	ldr	r0, [pc, #784]	; (800b7d0 <_Z41__static_initialization_and_destruction_0ii+0x358>)
 800b4c0:	7105      	strb	r5, [r0, #4]
      _M_header._M_parent = 0;
 800b4c2:	6085      	str	r5, [r0, #8]
      _M_header._M_left = &_M_header;
 800b4c4:	1d03      	adds	r3, r0, #4
 800b4c6:	60c3      	str	r3, [r0, #12]
      _M_header._M_right = &_M_header;
 800b4c8:	6103      	str	r3, [r0, #16]
      _M_node_count = 0;
 800b4ca:	6145      	str	r5, [r0, #20]
 800b4cc:	4632      	mov	r2, r6
 800b4ce:	4621      	mov	r1, r4
 800b4d0:	f004 fb3c 	bl	800fb4c <__aeabi_atexit>
			   _MoveConstructiblePair<_U1, _U2>()
			  && _PCCP::template
			   _ImplicitlyMoveConvertiblePair<_U1, _U2>(),
                         bool>::type=true>
	constexpr pair(_U1&& __x, _U2&& __y)
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 800b4d4:	ac03      	add	r4, sp, #12
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	6023      	str	r3, [r4, #0]
 800b4da:	f50d 62a9 	add.w	r2, sp, #1352	; 0x548
 800b4de:	49bd      	ldr	r1, [pc, #756]	; (800b7d4 <_Z41__static_initialization_and_destruction_0ii+0x35c>)
 800b4e0:	a804      	add	r0, sp, #16
 800b4e2:	f005 fec8 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b4e6:	2302      	movs	r3, #2
 800b4e8:	61e3      	str	r3, [r4, #28]
 800b4ea:	f20d 5244 	addw	r2, sp, #1348	; 0x544
 800b4ee:	49ba      	ldr	r1, [pc, #744]	; (800b7d8 <_Z41__static_initialization_and_destruction_0ii+0x360>)
 800b4f0:	a80b      	add	r0, sp, #44	; 0x2c
 800b4f2:	f005 fec0 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b4f6:	2304      	movs	r3, #4
 800b4f8:	63a3      	str	r3, [r4, #56]	; 0x38
 800b4fa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
 800b4fe:	49b7      	ldr	r1, [pc, #732]	; (800b7dc <_Z41__static_initialization_and_destruction_0ii+0x364>)
 800b500:	a812      	add	r0, sp, #72	; 0x48
 800b502:	f005 feb8 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b506:	2308      	movs	r3, #8
 800b508:	6563      	str	r3, [r4, #84]	; 0x54
 800b50a:	f20d 523c 	addw	r2, sp, #1340	; 0x53c
 800b50e:	49b4      	ldr	r1, [pc, #720]	; (800b7e0 <_Z41__static_initialization_and_destruction_0ii+0x368>)
 800b510:	a819      	add	r0, sp, #100	; 0x64
 800b512:	f005 feb0 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b516:	2310      	movs	r3, #16
 800b518:	6723      	str	r3, [r4, #112]	; 0x70
 800b51a:	f50d 62a7 	add.w	r2, sp, #1336	; 0x538
 800b51e:	49b1      	ldr	r1, [pc, #708]	; (800b7e4 <_Z41__static_initialization_and_destruction_0ii+0x36c>)
 800b520:	a820      	add	r0, sp, #128	; 0x80
 800b522:	f005 fea8 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b526:	2320      	movs	r3, #32
 800b528:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 800b52c:	f20d 5234 	addw	r2, sp, #1332	; 0x534
 800b530:	49ad      	ldr	r1, [pc, #692]	; (800b7e8 <_Z41__static_initialization_and_destruction_0ii+0x370>)
 800b532:	a827      	add	r0, sp, #156	; 0x9c
 800b534:	f005 fe9f 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b538:	2340      	movs	r3, #64	; 0x40
 800b53a:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
 800b53e:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
 800b542:	49aa      	ldr	r1, [pc, #680]	; (800b7ec <_Z41__static_initialization_and_destruction_0ii+0x374>)
 800b544:	a82e      	add	r0, sp, #184	; 0xb8
 800b546:	f005 fe96 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b54a:	2380      	movs	r3, #128	; 0x80
 800b54c:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
 800b550:	f20d 522c 	addw	r2, sp, #1324	; 0x52c
 800b554:	49a6      	ldr	r1, [pc, #664]	; (800b7f0 <_Z41__static_initialization_and_destruction_0ii+0x378>)
 800b556:	a835      	add	r0, sp, #212	; 0xd4
 800b558:	f005 fe8d 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b55c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b560:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800b564:	f50d 62a5 	add.w	r2, sp, #1320	; 0x528
 800b568:	49a2      	ldr	r1, [pc, #648]	; (800b7f4 <_Z41__static_initialization_and_destruction_0ii+0x37c>)
 800b56a:	a83c      	add	r0, sp, #240	; 0xf0
 800b56c:	f005 fe83 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b570:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b574:	f8c4 30fc 	str.w	r3, [r4, #252]	; 0xfc
 800b578:	f20d 5224 	addw	r2, sp, #1316	; 0x524
 800b57c:	499e      	ldr	r1, [pc, #632]	; (800b7f8 <_Z41__static_initialization_and_destruction_0ii+0x380>)
 800b57e:	a843      	add	r0, sp, #268	; 0x10c
 800b580:	f005 fe79 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b584:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b588:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 800b58c:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
 800b590:	499a      	ldr	r1, [pc, #616]	; (800b7fc <_Z41__static_initialization_and_destruction_0ii+0x384>)
 800b592:	a84a      	add	r0, sp, #296	; 0x128
 800b594:	f005 fe6f 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b598:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b59c:	f8c4 3134 	str.w	r3, [r4, #308]	; 0x134
 800b5a0:	f20d 521c 	addw	r2, sp, #1308	; 0x51c
 800b5a4:	4996      	ldr	r1, [pc, #600]	; (800b800 <_Z41__static_initialization_and_destruction_0ii+0x388>)
 800b5a6:	a851      	add	r0, sp, #324	; 0x144
 800b5a8:	f005 fe65 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b5ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b5b0:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
 800b5b4:	f50d 62a3 	add.w	r2, sp, #1304	; 0x518
 800b5b8:	4992      	ldr	r1, [pc, #584]	; (800b804 <_Z41__static_initialization_and_destruction_0ii+0x38c>)
 800b5ba:	a858      	add	r0, sp, #352	; 0x160
 800b5bc:	f005 fe5b 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b5c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b5c4:	f8c4 316c 	str.w	r3, [r4, #364]	; 0x16c
 800b5c8:	f20d 5214 	addw	r2, sp, #1300	; 0x514
 800b5cc:	498e      	ldr	r1, [pc, #568]	; (800b808 <_Z41__static_initialization_and_destruction_0ii+0x390>)
 800b5ce:	a85f      	add	r0, sp, #380	; 0x17c
 800b5d0:	f005 fe51 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b5d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b5d8:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800b5dc:	f50d 62a2 	add.w	r2, sp, #1296	; 0x510
 800b5e0:	498a      	ldr	r1, [pc, #552]	; (800b80c <_Z41__static_initialization_and_destruction_0ii+0x394>)
 800b5e2:	a866      	add	r0, sp, #408	; 0x198
 800b5e4:	f005 fe47 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b5e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b5ec:	f8c4 31a4 	str.w	r3, [r4, #420]	; 0x1a4
 800b5f0:	f20d 520c 	addw	r2, sp, #1292	; 0x50c
 800b5f4:	4986      	ldr	r1, [pc, #536]	; (800b810 <_Z41__static_initialization_and_destruction_0ii+0x398>)
 800b5f6:	a86d      	add	r0, sp, #436	; 0x1b4
 800b5f8:	f005 fe3d 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b5fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b600:	f8c4 31c0 	str.w	r3, [r4, #448]	; 0x1c0
 800b604:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
 800b608:	4982      	ldr	r1, [pc, #520]	; (800b814 <_Z41__static_initialization_and_destruction_0ii+0x39c>)
 800b60a:	a874      	add	r0, sp, #464	; 0x1d0
 800b60c:	f005 fe33 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b610:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b614:	f8c4 31dc 	str.w	r3, [r4, #476]	; 0x1dc
 800b618:	f20d 5204 	addw	r2, sp, #1284	; 0x504
 800b61c:	497e      	ldr	r1, [pc, #504]	; (800b818 <_Z41__static_initialization_and_destruction_0ii+0x3a0>)
 800b61e:	a87b      	add	r0, sp, #492	; 0x1ec
 800b620:	f005 fe29 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b624:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b628:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
 800b62c:	f50d 62a0 	add.w	r2, sp, #1280	; 0x500
 800b630:	497a      	ldr	r1, [pc, #488]	; (800b81c <_Z41__static_initialization_and_destruction_0ii+0x3a4>)
 800b632:	a882      	add	r0, sp, #520	; 0x208
 800b634:	f005 fe1f 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b638:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b63c:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
 800b640:	f20d 42fc 	addw	r2, sp, #1276	; 0x4fc
 800b644:	4976      	ldr	r1, [pc, #472]	; (800b820 <_Z41__static_initialization_and_destruction_0ii+0x3a8>)
 800b646:	a889      	add	r0, sp, #548	; 0x224
 800b648:	f005 fe15 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b64c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b650:	f8c4 3230 	str.w	r3, [r4, #560]	; 0x230
 800b654:	f50d 629f 	add.w	r2, sp, #1272	; 0x4f8
 800b658:	4972      	ldr	r1, [pc, #456]	; (800b824 <_Z41__static_initialization_and_destruction_0ii+0x3ac>)
 800b65a:	a890      	add	r0, sp, #576	; 0x240
 800b65c:	f005 fe0b 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b660:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b664:	f8c4 324c 	str.w	r3, [r4, #588]	; 0x24c
 800b668:	f20d 42f4 	addw	r2, sp, #1268	; 0x4f4
 800b66c:	496e      	ldr	r1, [pc, #440]	; (800b828 <_Z41__static_initialization_and_destruction_0ii+0x3b0>)
 800b66e:	a897      	add	r0, sp, #604	; 0x25c
 800b670:	f005 fe01 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b674:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b678:	f8c4 3268 	str.w	r3, [r4, #616]	; 0x268
 800b67c:	f50d 629e 	add.w	r2, sp, #1264	; 0x4f0
 800b680:	496a      	ldr	r1, [pc, #424]	; (800b82c <_Z41__static_initialization_and_destruction_0ii+0x3b4>)
 800b682:	a89e      	add	r0, sp, #632	; 0x278
 800b684:	f005 fdf7 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b688:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b68c:	f8c4 3284 	str.w	r3, [r4, #644]	; 0x284
 800b690:	f20d 42ec 	addw	r2, sp, #1260	; 0x4ec
 800b694:	4966      	ldr	r1, [pc, #408]	; (800b830 <_Z41__static_initialization_and_destruction_0ii+0x3b8>)
 800b696:	a8a5      	add	r0, sp, #660	; 0x294
 800b698:	f005 fded 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b69c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b6a0:	f8c4 32a0 	str.w	r3, [r4, #672]	; 0x2a0
 800b6a4:	f50d 629d 	add.w	r2, sp, #1256	; 0x4e8
 800b6a8:	4962      	ldr	r1, [pc, #392]	; (800b834 <_Z41__static_initialization_and_destruction_0ii+0x3bc>)
 800b6aa:	a8ac      	add	r0, sp, #688	; 0x2b0
 800b6ac:	f005 fde3 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b6b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b6b4:	f8c4 32bc 	str.w	r3, [r4, #700]	; 0x2bc
 800b6b8:	f20d 42e4 	addw	r2, sp, #1252	; 0x4e4
 800b6bc:	495e      	ldr	r1, [pc, #376]	; (800b838 <_Z41__static_initialization_and_destruction_0ii+0x3c0>)
 800b6be:	a8b3      	add	r0, sp, #716	; 0x2cc
 800b6c0:	f005 fdd9 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b6c4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800b6c8:	f8c4 32d8 	str.w	r3, [r4, #728]	; 0x2d8
 800b6cc:	f50d 629c 	add.w	r2, sp, #1248	; 0x4e0
 800b6d0:	495a      	ldr	r1, [pc, #360]	; (800b83c <_Z41__static_initialization_and_destruction_0ii+0x3c4>)
 800b6d2:	a8ba      	add	r0, sp, #744	; 0x2e8
 800b6d4:	f005 fdcf 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b6d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b6dc:	f8c4 32f4 	str.w	r3, [r4, #756]	; 0x2f4
 800b6e0:	f20d 42dc 	addw	r2, sp, #1244	; 0x4dc
 800b6e4:	4956      	ldr	r1, [pc, #344]	; (800b840 <_Z41__static_initialization_and_destruction_0ii+0x3c8>)
 800b6e6:	a8c1      	add	r0, sp, #772	; 0x304
 800b6e8:	f005 fdc5 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b6ec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b6f0:	f8c4 3310 	str.w	r3, [r4, #784]	; 0x310
 800b6f4:	f50d 629b 	add.w	r2, sp, #1240	; 0x4d8
 800b6f8:	4952      	ldr	r1, [pc, #328]	; (800b844 <_Z41__static_initialization_and_destruction_0ii+0x3cc>)
 800b6fa:	a8c8      	add	r0, sp, #800	; 0x320
 800b6fc:	f005 fdbb 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b700:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800b704:	f8c4 332c 	str.w	r3, [r4, #812]	; 0x32c
 800b708:	f20d 42d4 	addw	r2, sp, #1236	; 0x4d4
 800b70c:	494e      	ldr	r1, [pc, #312]	; (800b848 <_Z41__static_initialization_and_destruction_0ii+0x3d0>)
 800b70e:	a8cf      	add	r0, sp, #828	; 0x33c
 800b710:	f005 fdb1 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b714:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b718:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
 800b71c:	f50d 629a 	add.w	r2, sp, #1232	; 0x4d0
 800b720:	494a      	ldr	r1, [pc, #296]	; (800b84c <_Z41__static_initialization_and_destruction_0ii+0x3d4>)
 800b722:	a8d6      	add	r0, sp, #856	; 0x358
 800b724:	f005 fda7 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b728:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b72c:	f8c4 3364 	str.w	r3, [r4, #868]	; 0x364
 800b730:	f20d 42cc 	addw	r2, sp, #1228	; 0x4cc
 800b734:	4946      	ldr	r1, [pc, #280]	; (800b850 <_Z41__static_initialization_and_destruction_0ii+0x3d8>)
 800b736:	a8dd      	add	r0, sp, #884	; 0x374
 800b738:	f005 fd9d 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b73c:	f8c4 5380 	str.w	r5, [r4, #896]	; 0x380
 800b740:	f50d 6299 	add.w	r2, sp, #1224	; 0x4c8
 800b744:	4943      	ldr	r1, [pc, #268]	; (800b854 <_Z41__static_initialization_and_destruction_0ii+0x3dc>)
 800b746:	a8e4      	add	r0, sp, #912	; 0x390
 800b748:	f005 fd95 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b74c:	f8c4 539c 	str.w	r5, [r4, #924]	; 0x39c
 800b750:	f20d 42c4 	addw	r2, sp, #1220	; 0x4c4
 800b754:	4940      	ldr	r1, [pc, #256]	; (800b858 <_Z41__static_initialization_and_destruction_0ii+0x3e0>)
 800b756:	a8eb      	add	r0, sp, #940	; 0x3ac
 800b758:	f005 fd8d 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b75c:	f8c4 53b8 	str.w	r5, [r4, #952]	; 0x3b8
 800b760:	f50d 6298 	add.w	r2, sp, #1216	; 0x4c0
 800b764:	493d      	ldr	r1, [pc, #244]	; (800b85c <_Z41__static_initialization_and_destruction_0ii+0x3e4>)
 800b766:	a8f2      	add	r0, sp, #968	; 0x3c8
 800b768:	f005 fd85 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b76c:	f44f 6381 	mov.w	r3, #1032	; 0x408
 800b770:	f8c4 33d4 	str.w	r3, [r4, #980]	; 0x3d4
 800b774:	f20d 42bc 	addw	r2, sp, #1212	; 0x4bc
 800b778:	4939      	ldr	r1, [pc, #228]	; (800b860 <_Z41__static_initialization_and_destruction_0ii+0x3e8>)
 800b77a:	a8f9      	add	r0, sp, #996	; 0x3e4
 800b77c:	f005 fd7b 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b780:	f44f 43de 	mov.w	r3, #28416	; 0x6f00
 800b784:	f8c4 33f0 	str.w	r3, [r4, #1008]	; 0x3f0
 800b788:	f50d 6297 	add.w	r2, sp, #1208	; 0x4b8
 800b78c:	4935      	ldr	r1, [pc, #212]	; (800b864 <_Z41__static_initialization_and_destruction_0ii+0x3ec>)
 800b78e:	f50d 6080 	add.w	r0, sp, #1024	; 0x400
 800b792:	f005 fd70 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b796:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800b79a:	f8c4 340c 	str.w	r3, [r4, #1036]	; 0x40c
 800b79e:	f20d 42b4 	addw	r2, sp, #1204	; 0x4b4
 800b7a2:	4931      	ldr	r1, [pc, #196]	; (800b868 <_Z41__static_initialization_and_destruction_0ii+0x3f0>)
 800b7a4:	f20d 401c 	addw	r0, sp, #1052	; 0x41c
 800b7a8:	f005 fd65 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b7ac:	4b2f      	ldr	r3, [pc, #188]	; (800b86c <_Z41__static_initialization_and_destruction_0ii+0x3f4>)
 800b7ae:	f8c4 3428 	str.w	r3, [r4, #1064]	; 0x428
 800b7b2:	f50d 6296 	add.w	r2, sp, #1200	; 0x4b0
 800b7b6:	492e      	ldr	r1, [pc, #184]	; (800b870 <_Z41__static_initialization_and_destruction_0ii+0x3f8>)
 800b7b8:	f50d 6087 	add.w	r0, sp, #1080	; 0x438
 800b7bc:	e05a      	b.n	800b874 <_Z41__static_initialization_and_destruction_0ii+0x3fc>
 800b7be:	bf00      	nop
 800b7c0:	200014dc 	.word	0x200014dc
 800b7c4:	20000f84 	.word	0x20000f84
 800b7c8:	080111e5 	.word	0x080111e5
 800b7cc:	20001494 	.word	0x20001494
 800b7d0:	2000150c 	.word	0x2000150c
 800b7d4:	08014364 	.word	0x08014364
 800b7d8:	08014388 	.word	0x08014388
 800b7dc:	08014398 	.word	0x08014398
 800b7e0:	080143b4 	.word	0x080143b4
 800b7e4:	080143d4 	.word	0x080143d4
 800b7e8:	080143ec 	.word	0x080143ec
 800b7ec:	08014404 	.word	0x08014404
 800b7f0:	08014420 	.word	0x08014420
 800b7f4:	08014434 	.word	0x08014434
 800b7f8:	08014458 	.word	0x08014458
 800b7fc:	08014484 	.word	0x08014484
 800b800:	08014498 	.word	0x08014498
 800b804:	080144b4 	.word	0x080144b4
 800b808:	080144d0 	.word	0x080144d0
 800b80c:	080144ec 	.word	0x080144ec
 800b810:	08014500 	.word	0x08014500
 800b814:	08014514 	.word	0x08014514
 800b818:	0801453c 	.word	0x0801453c
 800b81c:	08014558 	.word	0x08014558
 800b820:	08014580 	.word	0x08014580
 800b824:	08014590 	.word	0x08014590
 800b828:	080145a4 	.word	0x080145a4
 800b82c:	080145c0 	.word	0x080145c0
 800b830:	080145d0 	.word	0x080145d0
 800b834:	080145e0 	.word	0x080145e0
 800b838:	080145f4 	.word	0x080145f4
 800b83c:	0801460c 	.word	0x0801460c
 800b840:	08014620 	.word	0x08014620
 800b844:	0801463c 	.word	0x0801463c
 800b848:	08014654 	.word	0x08014654
 800b84c:	08014678 	.word	0x08014678
 800b850:	0801469c 	.word	0x0801469c
 800b854:	080146c8 	.word	0x080146c8
 800b858:	080146f0 	.word	0x080146f0
 800b85c:	0801470c 	.word	0x0801470c
 800b860:	0801472c 	.word	0x0801472c
 800b864:	08014750 	.word	0x08014750
 800b868:	08014760 	.word	0x08014760
 800b86c:	24059000 	.word	0x24059000
 800b870:	0801477c 	.word	0x0801477c
 800b874:	f005 fcff 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b878:	f44f 1308 	mov.w	r3, #2228224	; 0x220000
 800b87c:	f8c4 3444 	str.w	r3, [r4, #1092]	; 0x444
 800b880:	f20d 42ac 	addw	r2, sp, #1196	; 0x4ac
 800b884:	499c      	ldr	r1, [pc, #624]	; (800baf8 <_Z41__static_initialization_and_destruction_0ii+0x680>)
 800b886:	f20d 4054 	addw	r0, sp, #1108	; 0x454
 800b88a:	f005 fcf4 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b88e:	23f8      	movs	r3, #248	; 0xf8
 800b890:	f8c4 3460 	str.w	r3, [r4, #1120]	; 0x460
 800b894:	f50d 6295 	add.w	r2, sp, #1192	; 0x4a8
 800b898:	4998      	ldr	r1, [pc, #608]	; (800bafc <_Z41__static_initialization_and_destruction_0ii+0x684>)
 800b89a:	f50d 608e 	add.w	r0, sp, #1136	; 0x470
 800b89e:	f005 fcea 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
	};
 800b8a2:	f50d 6391 	add.w	r3, sp, #1160	; 0x488
 800b8a6:	f8cd 4488 	str.w	r4, [sp, #1160]	; 0x488
 800b8aa:	2229      	movs	r2, #41	; 0x29
 800b8ac:	f8cd 248c 	str.w	r2, [sp, #1164]	; 0x48c
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800b8b0:	aa01      	add	r2, sp, #4
 800b8b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b8b6:	e882 0003 	stmia.w	r2, {r0, r1}
      _M_header._M_color = _S_red;
 800b8ba:	4b91      	ldr	r3, [pc, #580]	; (800bb00 <_Z41__static_initialization_and_destruction_0ii+0x688>)
 800b8bc:	711d      	strb	r5, [r3, #4]
      _M_header._M_parent = 0;
 800b8be:	609d      	str	r5, [r3, #8]
      _M_header._M_left = &_M_header;
 800b8c0:	1d1a      	adds	r2, r3, #4
 800b8c2:	60da      	str	r2, [r3, #12]
      _M_header._M_right = &_M_header;
 800b8c4:	611a      	str	r2, [r3, #16]
      _M_node_count = 0;
 800b8c6:	615d      	str	r5, [r3, #20]
      // Functor similar to the previous one but without any pool of nodes to
      // recycle.
      struct _Alloc_node
      {
	_Alloc_node(_Rb_tree& __t)
	: _M_t(__t) { }
 800b8c8:	9300      	str	r3, [sp, #0]
      template<typename _InputIterator>
	__enable_if_t<__same_value_type<_InputIterator>::value>
	_M_insert_range_unique(_InputIterator __first, _InputIterator __last)
	{
	  _Alloc_node __an(*this);
	  for (; __first != __last; ++__first)
 800b8ca:	f50d 6391 	add.w	r3, sp, #1160	; 0x488
 800b8ce:	429c      	cmp	r4, r3
 800b8d0:	d007      	beq.n	800b8e2 <_Z41__static_initialization_and_destruction_0ii+0x46a>
      : _M_node(__it._M_node) { }
 800b8d2:	488b      	ldr	r0, [pc, #556]	; (800bb00 <_Z41__static_initialization_and_destruction_0ii+0x688>)
	    _M_insert_unique_(end(), *__first, __an);
 800b8d4:	466b      	mov	r3, sp
 800b8d6:	4622      	mov	r2, r4
 800b8d8:	1d01      	adds	r1, r0, #4
 800b8da:	f005 fe89 	bl	80115f0 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE17_M_insert_unique_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_ESt23_Rb_tree_const_iteratorIS8_EOT_RT0_>
	  for (; __first != __last; ++__first)
 800b8de:	341c      	adds	r4, #28
 800b8e0:	e7f3      	b.n	800b8ca <_Z41__static_initialization_and_destruction_0ii+0x452>
 800b8e2:	f50d 6491 	add.w	r4, sp, #1160	; 0x488
 800b8e6:	ab03      	add	r3, sp, #12
 800b8e8:	429c      	cmp	r4, r3
 800b8ea:	d00a      	beq.n	800b902 <_Z41__static_initialization_and_destruction_0ii+0x48a>
 800b8ec:	3c1c      	subs	r4, #28
 800b8ee:	6860      	ldr	r0, [r4, #4]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b8f0:	f104 030c 	add.w	r3, r4, #12
	if (!_M_is_local())
 800b8f4:	4298      	cmp	r0, r3
 800b8f6:	d0f6      	beq.n	800b8e6 <_Z41__static_initialization_and_destruction_0ii+0x46e>
	  _M_destroy(_M_allocated_capacity);
 800b8f8:	68e1      	ldr	r1, [r4, #12]
# endif
			      std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p
 800b8fa:	3101      	adds	r1, #1
 800b8fc:	f006 fa8e 	bl	8011e1c <_ZdlPvj>
    struct pair
 800b900:	e7f1      	b.n	800b8e6 <_Z41__static_initialization_and_destruction_0ii+0x46e>
std::map<unsigned long,std::string> map_reg_status {
 800b902:	4a80      	ldr	r2, [pc, #512]	; (800bb04 <_Z41__static_initialization_and_destruction_0ii+0x68c>)
 800b904:	4980      	ldr	r1, [pc, #512]	; (800bb08 <_Z41__static_initialization_and_destruction_0ii+0x690>)
 800b906:	487e      	ldr	r0, [pc, #504]	; (800bb00 <_Z41__static_initialization_and_destruction_0ii+0x688>)
 800b908:	f004 f920 	bl	800fb4c <__aeabi_atexit>
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 800b90c:	ac03      	add	r4, sp, #12
 800b90e:	230c      	movs	r3, #12
 800b910:	f88d 300c 	strb.w	r3, [sp, #12]
 800b914:	f50d 62ad 	add.w	r2, sp, #1384	; 0x568
 800b918:	497c      	ldr	r1, [pc, #496]	; (800bb0c <_Z41__static_initialization_and_destruction_0ii+0x694>)
 800b91a:	a804      	add	r0, sp, #16
 800b91c:	f005 fcab 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b920:	2328      	movs	r3, #40	; 0x28
 800b922:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
 800b926:	f20d 5264 	addw	r2, sp, #1380	; 0x564
 800b92a:	4979      	ldr	r1, [pc, #484]	; (800bb10 <_Z41__static_initialization_and_destruction_0ii+0x698>)
 800b92c:	a80b      	add	r0, sp, #44	; 0x2c
 800b92e:	f005 fca2 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b932:	2318      	movs	r3, #24
 800b934:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
 800b938:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
 800b93c:	4975      	ldr	r1, [pc, #468]	; (800bb14 <_Z41__static_initialization_and_destruction_0ii+0x69c>)
 800b93e:	a812      	add	r0, sp, #72	; 0x48
 800b940:	f005 fc99 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b944:	2508      	movs	r5, #8
 800b946:	f88d 5060 	strb.w	r5, [sp, #96]	; 0x60
 800b94a:	f20d 525c 	addw	r2, sp, #1372	; 0x55c
 800b94e:	4972      	ldr	r1, [pc, #456]	; (800bb18 <_Z41__static_initialization_and_destruction_0ii+0x6a0>)
 800b950:	a819      	add	r0, sp, #100	; 0x64
 800b952:	f005 fc90 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b956:	2334      	movs	r3, #52	; 0x34
 800b958:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800b95c:	f50d 62ab 	add.w	r2, sp, #1368	; 0x558
 800b960:	496e      	ldr	r1, [pc, #440]	; (800bb1c <_Z41__static_initialization_and_destruction_0ii+0x6a4>)
 800b962:	a820      	add	r0, sp, #128	; 0x80
 800b964:	f005 fc87 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b968:	2324      	movs	r3, #36	; 0x24
 800b96a:	f88d 3098 	strb.w	r3, [sp, #152]	; 0x98
 800b96e:	f20d 5254 	addw	r2, sp, #1364	; 0x554
 800b972:	496b      	ldr	r1, [pc, #428]	; (800bb20 <_Z41__static_initialization_and_destruction_0ii+0x6a8>)
 800b974:	a827      	add	r0, sp, #156	; 0x9c
 800b976:	f005 fc7e 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b97a:	2314      	movs	r3, #20
 800b97c:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 800b980:	f50d 62aa 	add.w	r2, sp, #1360	; 0x550
 800b984:	4967      	ldr	r1, [pc, #412]	; (800bb24 <_Z41__static_initialization_and_destruction_0ii+0x6ac>)
 800b986:	a82e      	add	r0, sp, #184	; 0xb8
 800b988:	f005 fc75 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b98c:	2304      	movs	r3, #4
 800b98e:	f88d 30d0 	strb.w	r3, [sp, #208]	; 0xd0
 800b992:	f20d 524c 	addw	r2, sp, #1356	; 0x54c
 800b996:	4964      	ldr	r1, [pc, #400]	; (800bb28 <_Z41__static_initialization_and_destruction_0ii+0x6b0>)
 800b998:	a835      	add	r0, sp, #212	; 0xd4
 800b99a:	f005 fc6c 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
	};
 800b99e:	f8cd 4490 	str.w	r4, [sp, #1168]	; 0x490
 800b9a2:	f8cd 5494 	str.w	r5, [sp, #1172]	; 0x494
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800b9a6:	ab01      	add	r3, sp, #4
 800b9a8:	4629      	mov	r1, r5
 800b9aa:	4620      	mov	r0, r4
 800b9ac:	e883 0003 	stmia.w	r3, {r0, r1}
      _M_header._M_color = _S_red;
 800b9b0:	485e      	ldr	r0, [pc, #376]	; (800bb2c <_Z41__static_initialization_and_destruction_0ii+0x6b4>)
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	7103      	strb	r3, [r0, #4]
      _M_header._M_parent = 0;
 800b9b6:	6083      	str	r3, [r0, #8]
      _M_header._M_left = &_M_header;
 800b9b8:	1d02      	adds	r2, r0, #4
 800b9ba:	60c2      	str	r2, [r0, #12]
      _M_header._M_right = &_M_header;
 800b9bc:	6102      	str	r2, [r0, #16]
      _M_node_count = 0;
 800b9be:	6143      	str	r3, [r0, #20]
       */
      map(initializer_list<value_type> __l,
	  const _Compare& __comp = _Compare(),
	  const allocator_type& __a = allocator_type())
      : _M_t(__comp, _Pair_alloc_type(__a))
      { _M_t._M_insert_range_unique(__l.begin(), __l.end()); }
 800b9c0:	aa3b      	add	r2, sp, #236	; 0xec
 800b9c2:	4621      	mov	r1, r4
 800b9c4:	f005 fd7d 	bl	80114c2 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_>
 800b9c8:	ac3b      	add	r4, sp, #236	; 0xec
 800b9ca:	ab03      	add	r3, sp, #12
 800b9cc:	429c      	cmp	r4, r3
 800b9ce:	d004      	beq.n	800b9da <_Z41__static_initialization_and_destruction_0ii+0x562>
 800b9d0:	3c1c      	subs	r4, #28

      /**
       *  @brief  Destroy the string instance.
       */
      ~basic_string()
      { _M_dispose(); }
 800b9d2:	1d20      	adds	r0, r4, #4
 800b9d4:	f006 faf2 	bl	8011fbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    struct pair
 800b9d8:	e7f7      	b.n	800b9ca <_Z41__static_initialization_and_destruction_0ii+0x552>
std::map<uint8_t,std::string> map_txPreambLength {
 800b9da:	4a4a      	ldr	r2, [pc, #296]	; (800bb04 <_Z41__static_initialization_and_destruction_0ii+0x68c>)
 800b9dc:	4954      	ldr	r1, [pc, #336]	; (800bb30 <_Z41__static_initialization_and_destruction_0ii+0x6b8>)
 800b9de:	4853      	ldr	r0, [pc, #332]	; (800bb2c <_Z41__static_initialization_and_destruction_0ii+0x6b4>)
 800b9e0:	f004 f8b4 	bl	800fb4c <__aeabi_atexit>
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 800b9e4:	ac03      	add	r4, sp, #12
 800b9e6:	2500      	movs	r5, #0
 800b9e8:	f88d 500c 	strb.w	r5, [sp, #12]
 800b9ec:	f50d 62af 	add.w	r2, sp, #1400	; 0x578
 800b9f0:	4950      	ldr	r1, [pc, #320]	; (800bb34 <_Z41__static_initialization_and_destruction_0ii+0x6bc>)
 800b9f2:	a804      	add	r0, sp, #16
 800b9f4:	f005 fc3f 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
 800b9fe:	f20d 5274 	addw	r2, sp, #1396	; 0x574
 800ba02:	494d      	ldr	r1, [pc, #308]	; (800bb38 <_Z41__static_initialization_and_destruction_0ii+0x6c0>)
 800ba04:	a80b      	add	r0, sp, #44	; 0x2c
 800ba06:	f005 fc36 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800ba0a:	2302      	movs	r3, #2
 800ba0c:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
 800ba10:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
 800ba14:	4949      	ldr	r1, [pc, #292]	; (800bb3c <_Z41__static_initialization_and_destruction_0ii+0x6c4>)
 800ba16:	a812      	add	r0, sp, #72	; 0x48
 800ba18:	f005 fc2d 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800ba1c:	2303      	movs	r3, #3
 800ba1e:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800ba22:	f20d 526c 	addw	r2, sp, #1388	; 0x56c
 800ba26:	4946      	ldr	r1, [pc, #280]	; (800bb40 <_Z41__static_initialization_and_destruction_0ii+0x6c8>)
 800ba28:	a819      	add	r0, sp, #100	; 0x64
 800ba2a:	f005 fc24 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
	};
 800ba2e:	f8cd 4498 	str.w	r4, [sp, #1176]	; 0x498
 800ba32:	2304      	movs	r3, #4
 800ba34:	f8cd 349c 	str.w	r3, [sp, #1180]	; 0x49c
 800ba38:	446b      	add	r3, sp
 800ba3a:	2104      	movs	r1, #4
 800ba3c:	4620      	mov	r0, r4
 800ba3e:	e883 0003 	stmia.w	r3, {r0, r1}
      _M_header._M_color = _S_red;
 800ba42:	4840      	ldr	r0, [pc, #256]	; (800bb44 <_Z41__static_initialization_and_destruction_0ii+0x6cc>)
 800ba44:	7105      	strb	r5, [r0, #4]
      _M_header._M_parent = 0;
 800ba46:	6085      	str	r5, [r0, #8]
      _M_header._M_left = &_M_header;
 800ba48:	1843      	adds	r3, r0, r1
 800ba4a:	60c3      	str	r3, [r0, #12]
      _M_header._M_right = &_M_header;
 800ba4c:	6103      	str	r3, [r0, #16]
      _M_node_count = 0;
 800ba4e:	6145      	str	r5, [r0, #20]
 800ba50:	aa1f      	add	r2, sp, #124	; 0x7c
 800ba52:	4621      	mov	r1, r4
 800ba54:	f005 fd35 	bl	80114c2 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_>
 800ba58:	ac1f      	add	r4, sp, #124	; 0x7c
 800ba5a:	ab03      	add	r3, sp, #12
 800ba5c:	429c      	cmp	r4, r3
 800ba5e:	d004      	beq.n	800ba6a <_Z41__static_initialization_and_destruction_0ii+0x5f2>
 800ba60:	3c1c      	subs	r4, #28
 800ba62:	1d20      	adds	r0, r4, #4
 800ba64:	f006 faaa 	bl	8011fbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    struct pair
 800ba68:	e7f7      	b.n	800ba5a <_Z41__static_initialization_and_destruction_0ii+0x5e2>
std::map<uint8_t,std::string> map_rxPAC {
 800ba6a:	4a26      	ldr	r2, [pc, #152]	; (800bb04 <_Z41__static_initialization_and_destruction_0ii+0x68c>)
 800ba6c:	4930      	ldr	r1, [pc, #192]	; (800bb30 <_Z41__static_initialization_and_destruction_0ii+0x6b8>)
 800ba6e:	4835      	ldr	r0, [pc, #212]	; (800bb44 <_Z41__static_initialization_and_destruction_0ii+0x6cc>)
 800ba70:	f004 f86c 	bl	800fb4c <__aeabi_atexit>
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 800ba74:	ac03      	add	r4, sp, #12
 800ba76:	2500      	movs	r5, #0
 800ba78:	f88d 500c 	strb.w	r5, [sp, #12]
 800ba7c:	f20d 5284 	addw	r2, sp, #1412	; 0x584
 800ba80:	4931      	ldr	r1, [pc, #196]	; (800bb48 <_Z41__static_initialization_and_destruction_0ii+0x6d0>)
 800ba82:	a804      	add	r0, sp, #16
 800ba84:	f005 fbf7 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800ba88:	2301      	movs	r3, #1
 800ba8a:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
 800ba8e:	f50d 62b0 	add.w	r2, sp, #1408	; 0x580
 800ba92:	492e      	ldr	r1, [pc, #184]	; (800bb4c <_Z41__static_initialization_and_destruction_0ii+0x6d4>)
 800ba94:	a80b      	add	r0, sp, #44	; 0x2c
 800ba96:	f005 fbee 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 800ba9a:	2302      	movs	r3, #2
 800ba9c:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
 800baa0:	f20d 527c 	addw	r2, sp, #1404	; 0x57c
 800baa4:	492a      	ldr	r1, [pc, #168]	; (800bb50 <_Z41__static_initialization_and_destruction_0ii+0x6d8>)
 800baa6:	a812      	add	r0, sp, #72	; 0x48
 800baa8:	f005 fbe5 	bl	8011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
	};
 800baac:	f8cd 44a0 	str.w	r4, [sp, #1184]	; 0x4a0
 800bab0:	2303      	movs	r3, #3
 800bab2:	f8cd 34a4 	str.w	r3, [sp, #1188]	; 0x4a4
 800bab6:	ab01      	add	r3, sp, #4
 800bab8:	2103      	movs	r1, #3
 800baba:	4620      	mov	r0, r4
 800babc:	e883 0003 	stmia.w	r3, {r0, r1}
      _M_header._M_color = _S_red;
 800bac0:	4824      	ldr	r0, [pc, #144]	; (800bb54 <_Z41__static_initialization_and_destruction_0ii+0x6dc>)
 800bac2:	7105      	strb	r5, [r0, #4]
      _M_header._M_parent = 0;
 800bac4:	6085      	str	r5, [r0, #8]
      _M_header._M_left = &_M_header;
 800bac6:	1d03      	adds	r3, r0, #4
 800bac8:	60c3      	str	r3, [r0, #12]
      _M_header._M_right = &_M_header;
 800baca:	6103      	str	r3, [r0, #16]
      _M_node_count = 0;
 800bacc:	6145      	str	r5, [r0, #20]
 800bace:	aa18      	add	r2, sp, #96	; 0x60
 800bad0:	4621      	mov	r1, r4
 800bad2:	f005 fcf6 	bl	80114c2 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_>
 800bad6:	ac18      	add	r4, sp, #96	; 0x60
 800bad8:	ab03      	add	r3, sp, #12
 800bada:	429c      	cmp	r4, r3
 800badc:	d004      	beq.n	800bae8 <_Z41__static_initialization_and_destruction_0ii+0x670>
 800bade:	3c1c      	subs	r4, #28
 800bae0:	1d20      	adds	r0, r4, #4
 800bae2:	f006 fa6b 	bl	8011fbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
    struct pair
 800bae6:	e7f7      	b.n	800bad8 <_Z41__static_initialization_and_destruction_0ii+0x660>
std::map<uint8_t,std::string> map_dataRate {
 800bae8:	4a06      	ldr	r2, [pc, #24]	; (800bb04 <_Z41__static_initialization_and_destruction_0ii+0x68c>)
 800baea:	4911      	ldr	r1, [pc, #68]	; (800bb30 <_Z41__static_initialization_and_destruction_0ii+0x6b8>)
 800baec:	4819      	ldr	r0, [pc, #100]	; (800bb54 <_Z41__static_initialization_and_destruction_0ii+0x6dc>)
 800baee:	f004 f82d 	bl	800fb4c <__aeabi_atexit>
}
 800baf2:	f50d 6db1 	add.w	sp, sp, #1416	; 0x588
 800baf6:	bd70      	pop	{r4, r5, r6, pc}
 800baf8:	0801478c 	.word	0x0801478c
 800bafc:	080147a8 	.word	0x080147a8
 800bb00:	200014c4 	.word	0x200014c4
 800bb04:	20000f84 	.word	0x20000f84
 800bb08:	08011227 	.word	0x08011227
 800bb0c:	080147b8 	.word	0x080147b8
 800bb10:	080147c8 	.word	0x080147c8
 800bb14:	080147d8 	.word	0x080147d8
 800bb18:	080147e8 	.word	0x080147e8
 800bb1c:	080147f8 	.word	0x080147f8
 800bb20:	08014808 	.word	0x08014808
 800bb24:	08014818 	.word	0x08014818
 800bb28:	08014828 	.word	0x08014828
 800bb2c:	200014f4 	.word	0x200014f4
 800bb30:	08011269 	.word	0x08011269
 800bb34:	08014834 	.word	0x08014834
 800bb38:	08014840 	.word	0x08014840
 800bb3c:	0801484c 	.word	0x0801484c
 800bb40:	08014858 	.word	0x08014858
 800bb44:	20001524 	.word	0x20001524
 800bb48:	08014864 	.word	0x08014864
 800bb4c:	08014870 	.word	0x08014870
 800bb50:	0801487c 	.word	0x0801487c
 800bb54:	200014ac 	.word	0x200014ac

0800bb58 <led_hsv2rgb>:
#include <led_utils/led_utils.h>

void led_hsv2rgb(const struct led_hsv *hsv, struct led_rgb *rgb)
{
 800bb58:	b430      	push	{r4, r5}
    if (!hsv->v)
 800bb5a:	78c4      	ldrb	r4, [r0, #3]
 800bb5c:	b92c      	cbnz	r4, 800bb6a <led_hsv2rgb+0x12>
    {
        rgb->r = rgb->g = rgb->b = 0;
 800bb5e:	2300      	movs	r3, #0
 800bb60:	70cb      	strb	r3, [r1, #3]
 800bb62:	708b      	strb	r3, [r1, #2]
 800bb64:	704b      	strb	r3, [r1, #1]

            default:
                break;
        }
    }
}
 800bb66:	bc30      	pop	{r4, r5}
 800bb68:	4770      	bx	lr
    else if (!hsv->s)
 800bb6a:	7883      	ldrb	r3, [r0, #2]
 800bb6c:	b91b      	cbnz	r3, 800bb76 <led_hsv2rgb+0x1e>
        rgb->r = rgb->g = rgb->b = hsv->v;
 800bb6e:	70cc      	strb	r4, [r1, #3]
 800bb70:	708c      	strb	r4, [r1, #2]
 800bb72:	704c      	strb	r4, [r1, #1]
 800bb74:	e7f7      	b.n	800bb66 <led_hsv2rgb+0xe>
        int hue = hsv->h % 360;
 800bb76:	f9b0 2000 	ldrsh.w	r2, [r0]
 800bb7a:	4831      	ldr	r0, [pc, #196]	; (800bc40 <led_hsv2rgb+0xe8>)
 800bb7c:	fb80 5002 	smull	r5, r0, r0, r2
 800bb80:	4410      	add	r0, r2
 800bb82:	17d5      	asrs	r5, r2, #31
 800bb84:	ebc5 2020 	rsb	r0, r5, r0, asr #8
 800bb88:	f44f 75b4 	mov.w	r5, #360	; 0x168
 800bb8c:	fb05 2210 	mls	r2, r5, r0, r2
 800bb90:	b212      	sxth	r2, r2
        hue = hue < 0 ? 360 + hue : hue;
 800bb92:	2a00      	cmp	r2, #0
 800bb94:	db2c      	blt.n	800bbf0 <led_hsv2rgb+0x98>
        int sector = hue / 60;
 800bb96:	482b      	ldr	r0, [pc, #172]	; (800bc44 <led_hsv2rgb+0xec>)
 800bb98:	fb80 5002 	smull	r5, r0, r0, r2
 800bb9c:	4410      	add	r0, r2
 800bb9e:	17d5      	asrs	r5, r2, #31
 800bba0:	ebc5 1060 	rsb	r0, r5, r0, asr #5
        int angle = sector & 1 ? 60 - hue % 60 : hue % 60;
 800bba4:	f010 0f01 	tst.w	r0, #1
 800bba8:	d024      	beq.n	800bbf4 <led_hsv2rgb+0x9c>
 800bbaa:	ebc0 1c00 	rsb	ip, r0, r0, lsl #4
 800bbae:	eba2 0c8c 	sub.w	ip, r2, ip, lsl #2
 800bbb2:	f1cc 0c3c 	rsb	ip, ip, #60	; 0x3c
        int low = (255 - hsv->s) * high / 255;
 800bbb6:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800bbba:	fb04 f303 	mul.w	r3, r4, r3
 800bbbe:	4a22      	ldr	r2, [pc, #136]	; (800bc48 <led_hsv2rgb+0xf0>)
 800bbc0:	fb82 5203 	smull	r5, r2, r2, r3
 800bbc4:	441a      	add	r2, r3
 800bbc6:	17db      	asrs	r3, r3, #31
 800bbc8:	ebc3 13e2 	rsb	r3, r3, r2, asr #7
        int middle = low + (high - low) * angle / 60;
 800bbcc:	1ae2      	subs	r2, r4, r3
 800bbce:	fb0c f202 	mul.w	r2, ip, r2
 800bbd2:	4d1c      	ldr	r5, [pc, #112]	; (800bc44 <led_hsv2rgb+0xec>)
 800bbd4:	fb85 5c02 	smull	r5, ip, r5, r2
 800bbd8:	4494      	add	ip, r2
 800bbda:	17d2      	asrs	r2, r2, #31
 800bbdc:	ebc2 126c 	rsb	r2, r2, ip, asr #5
 800bbe0:	441a      	add	r2, r3
        switch (sector)
 800bbe2:	2805      	cmp	r0, #5
 800bbe4:	d8bf      	bhi.n	800bb66 <led_hsv2rgb+0xe>
 800bbe6:	e8df f000 	tbb	[pc, r0]
 800bbea:	1713      	.short	0x1713
 800bbec:	27231f1b 	.word	0x27231f1b
        hue = hue < 0 ? 360 + hue : hue;
 800bbf0:	442a      	add	r2, r5
 800bbf2:	e7d0      	b.n	800bb96 <led_hsv2rgb+0x3e>
        int angle = sector & 1 ? 60 - hue % 60 : hue % 60;
 800bbf4:	4d13      	ldr	r5, [pc, #76]	; (800bc44 <led_hsv2rgb+0xec>)
 800bbf6:	fb85 5c02 	smull	r5, ip, r5, r2
 800bbfa:	eb0c 0502 	add.w	r5, ip, r2
 800bbfe:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 800bc02:	ebcc 1c65 	rsb	ip, ip, r5, asr #5
 800bc06:	ebcc 1c0c 	rsb	ip, ip, ip, lsl #4
 800bc0a:	eba2 0c8c 	sub.w	ip, r2, ip, lsl #2
 800bc0e:	e7d2      	b.n	800bbb6 <led_hsv2rgb+0x5e>
                rgb->r = high;
 800bc10:	704c      	strb	r4, [r1, #1]
                rgb->g = middle;
 800bc12:	708a      	strb	r2, [r1, #2]
                rgb->b = low;
 800bc14:	70cb      	strb	r3, [r1, #3]
                break;
 800bc16:	e7a6      	b.n	800bb66 <led_hsv2rgb+0xe>
                rgb->r = middle;
 800bc18:	704a      	strb	r2, [r1, #1]
                rgb->g = high;
 800bc1a:	708c      	strb	r4, [r1, #2]
                rgb->b = low;
 800bc1c:	70cb      	strb	r3, [r1, #3]
                break;
 800bc1e:	e7a2      	b.n	800bb66 <led_hsv2rgb+0xe>
                rgb->r = low;
 800bc20:	704b      	strb	r3, [r1, #1]
                rgb->g = high;
 800bc22:	708c      	strb	r4, [r1, #2]
                rgb->b = middle;
 800bc24:	70ca      	strb	r2, [r1, #3]
                break;
 800bc26:	e79e      	b.n	800bb66 <led_hsv2rgb+0xe>
                rgb->r = low;
 800bc28:	704b      	strb	r3, [r1, #1]
                rgb->g = middle;
 800bc2a:	708a      	strb	r2, [r1, #2]
                rgb->b = high;
 800bc2c:	70cc      	strb	r4, [r1, #3]
                break;
 800bc2e:	e79a      	b.n	800bb66 <led_hsv2rgb+0xe>
                rgb->r = middle;
 800bc30:	704a      	strb	r2, [r1, #1]
                rgb->g = low;
 800bc32:	708b      	strb	r3, [r1, #2]
                rgb->b = high;
 800bc34:	70cc      	strb	r4, [r1, #3]
                break;
 800bc36:	e796      	b.n	800bb66 <led_hsv2rgb+0xe>
                rgb->r = high;
 800bc38:	704c      	strb	r4, [r1, #1]
                rgb->g = low;
 800bc3a:	708b      	strb	r3, [r1, #2]
                rgb->b = middle;
 800bc3c:	70ca      	strb	r2, [r1, #3]
}
 800bc3e:	e792      	b.n	800bb66 <led_hsv2rgb+0xe>
 800bc40:	b60b60b7 	.word	0xb60b60b7
 800bc44:	88888889 	.word	0x88888889
 800bc48:	80808081 	.word	0x80808081

0800bc4c <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
 800bc4c:	4b03      	ldr	r3, [pc, #12]	; (800bc5c <z_device_state_init+0x10>)

	while (dev < __device_end) {
 800bc4e:	e000      	b.n	800bc52 <z_device_state_init+0x6>
		z_object_init(dev);
		++dev;
 800bc50:	3318      	adds	r3, #24
	while (dev < __device_end) {
 800bc52:	4a03      	ldr	r2, [pc, #12]	; (800bc60 <z_device_state_init+0x14>)
 800bc54:	4293      	cmp	r3, r2
 800bc56:	d3fb      	bcc.n	800bc50 <z_device_state_init+0x4>
	}
}
 800bc58:	4770      	bx	lr
 800bc5a:	bf00      	nop
 800bc5c:	08012714 	.word	0x08012714
 800bc60:	0801287c 	.word	0x0801287c

0800bc64 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
 800bc64:	b570      	push	{r4, r5, r6, lr}
 800bc66:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 800bc68:	4b11      	ldr	r3, [pc, #68]	; (800bcb0 <z_sys_init_run_level+0x4c>)
 800bc6a:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 800bc6e:	e009      	b.n	800bc84 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
 800bc70:	4240      	negs	r0, r0
 800bc72:	e017      	b.n	800bca4 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
 800bc74:	68eb      	ldr	r3, [r5, #12]
 800bc76:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
 800bc78:	68ea      	ldr	r2, [r5, #12]
 800bc7a:	7853      	ldrb	r3, [r2, #1]
 800bc7c:	f043 0301 	orr.w	r3, r3, #1
 800bc80:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 800bc82:	3408      	adds	r4, #8
 800bc84:	1c73      	adds	r3, r6, #1
 800bc86:	4a0a      	ldr	r2, [pc, #40]	; (800bcb0 <z_sys_init_run_level+0x4c>)
 800bc88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc8c:	42a3      	cmp	r3, r4
 800bc8e:	d90d      	bls.n	800bcac <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
 800bc90:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
 800bc92:	6823      	ldr	r3, [r4, #0]
 800bc94:	4628      	mov	r0, r5
 800bc96:	4798      	blx	r3
		if (dev != NULL) {
 800bc98:	2d00      	cmp	r5, #0
 800bc9a:	d0f2      	beq.n	800bc82 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
 800bc9c:	2800      	cmp	r0, #0
 800bc9e:	d0eb      	beq.n	800bc78 <z_sys_init_run_level+0x14>
				if (rc < 0) {
 800bca0:	2800      	cmp	r0, #0
 800bca2:	dbe5      	blt.n	800bc70 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
 800bca4:	28ff      	cmp	r0, #255	; 0xff
 800bca6:	dde5      	ble.n	800bc74 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
 800bca8:	20ff      	movs	r0, #255	; 0xff
 800bcaa:	e7e3      	b.n	800bc74 <z_sys_init_run_level+0x10>
		}
	}
}
 800bcac:	bd70      	pop	{r4, r5, r6, pc}
 800bcae:	bf00      	nop
 800bcb0:	080148a4 	.word	0x080148a4

0800bcb4 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
 800bcb4:	b538      	push	{r3, r4, r5, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
 800bcb6:	4605      	mov	r5, r0
 800bcb8:	b328      	cbz	r0, 800bd06 <z_impl_device_get_binding+0x52>
 800bcba:	7803      	ldrb	r3, [r0, #0]
 800bcbc:	b32b      	cbz	r3, 800bd0a <z_impl_device_get_binding+0x56>
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed. Reserve string comparisons for a fallback.
	 */
	for (dev = __device_start; dev != __device_end; dev++) {
 800bcbe:	4c14      	ldr	r4, [pc, #80]	; (800bd10 <z_impl_device_get_binding+0x5c>)
 800bcc0:	e000      	b.n	800bcc4 <z_impl_device_get_binding+0x10>
 800bcc2:	3418      	adds	r4, #24
 800bcc4:	4b13      	ldr	r3, [pc, #76]	; (800bd14 <z_impl_device_get_binding+0x60>)
 800bcc6:	429c      	cmp	r4, r3
 800bcc8:	d008      	beq.n	800bcdc <z_impl_device_get_binding+0x28>
		if (z_device_is_ready(dev) && (dev->name == name)) {
 800bcca:	4620      	mov	r0, r4
 800bccc:	f005 fcae 	bl	801162c <z_device_is_ready>
 800bcd0:	2800      	cmp	r0, #0
 800bcd2:	d0f6      	beq.n	800bcc2 <z_impl_device_get_binding+0xe>
 800bcd4:	6823      	ldr	r3, [r4, #0]
 800bcd6:	42ab      	cmp	r3, r5
 800bcd8:	d1f3      	bne.n	800bcc2 <z_impl_device_get_binding+0xe>
 800bcda:	e012      	b.n	800bd02 <z_impl_device_get_binding+0x4e>
			return dev;
		}
	}

	for (dev = __device_start; dev != __device_end; dev++) {
 800bcdc:	4c0c      	ldr	r4, [pc, #48]	; (800bd10 <z_impl_device_get_binding+0x5c>)
 800bcde:	e000      	b.n	800bce2 <z_impl_device_get_binding+0x2e>
 800bce0:	3418      	adds	r4, #24
 800bce2:	4b0c      	ldr	r3, [pc, #48]	; (800bd14 <z_impl_device_get_binding+0x60>)
 800bce4:	429c      	cmp	r4, r3
 800bce6:	d00b      	beq.n	800bd00 <z_impl_device_get_binding+0x4c>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
 800bce8:	4620      	mov	r0, r4
 800bcea:	f005 fc9f 	bl	801162c <z_device_is_ready>
 800bcee:	2800      	cmp	r0, #0
 800bcf0:	d0f6      	beq.n	800bce0 <z_impl_device_get_binding+0x2c>
 800bcf2:	6821      	ldr	r1, [r4, #0]
 800bcf4:	4628      	mov	r0, r5
 800bcf6:	f7f5 f8a4 	bl	8000e42 <strcmp>
 800bcfa:	2800      	cmp	r0, #0
 800bcfc:	d1f0      	bne.n	800bce0 <z_impl_device_get_binding+0x2c>
 800bcfe:	e000      	b.n	800bd02 <z_impl_device_get_binding+0x4e>
			return dev;
		}
	}

	return NULL;
 800bd00:	2400      	movs	r4, #0
}
 800bd02:	4620      	mov	r0, r4
 800bd04:	bd38      	pop	{r3, r4, r5, pc}
		return NULL;
 800bd06:	4604      	mov	r4, r0
 800bd08:	e7fb      	b.n	800bd02 <z_impl_device_get_binding+0x4e>
 800bd0a:	2400      	movs	r4, #0
 800bd0c:	e7f9      	b.n	800bd02 <z_impl_device_get_binding+0x4e>
 800bd0e:	bf00      	nop
 800bd10:	08012714 	.word	0x08012714
 800bd14:	0801287c 	.word	0x0801287c

0800bd18 <reason_to_str>:
	return thread_name;
}

static const char *reason_to_str(unsigned int reason)
{
	switch (reason) {
 800bd18:	2804      	cmp	r0, #4
 800bd1a:	d80c      	bhi.n	800bd36 <reason_to_str+0x1e>
 800bd1c:	e8df f000 	tbb	[pc, r0]
 800bd20:	07050d03 	.word	0x07050d03
 800bd24:	09          	.byte	0x09
 800bd25:	00          	.byte	0x00
 800bd26:	4806      	ldr	r0, [pc, #24]	; (800bd40 <reason_to_str+0x28>)
 800bd28:	4770      	bx	lr
	case K_ERR_CPU_EXCEPTION:
		return "CPU exception";
	case K_ERR_SPURIOUS_IRQ:
		return "Unhandled interrupt";
	case K_ERR_STACK_CHK_FAIL:
		return "Stack overflow";
 800bd2a:	4806      	ldr	r0, [pc, #24]	; (800bd44 <reason_to_str+0x2c>)
 800bd2c:	4770      	bx	lr
	case K_ERR_KERNEL_OOPS:
		return "Kernel oops";
 800bd2e:	4806      	ldr	r0, [pc, #24]	; (800bd48 <reason_to_str+0x30>)
 800bd30:	4770      	bx	lr
	case K_ERR_KERNEL_PANIC:
		return "Kernel panic";
 800bd32:	4806      	ldr	r0, [pc, #24]	; (800bd4c <reason_to_str+0x34>)
 800bd34:	4770      	bx	lr
	default:
		return "Unknown error";
 800bd36:	4806      	ldr	r0, [pc, #24]	; (800bd50 <reason_to_str+0x38>)
 800bd38:	4770      	bx	lr
		return "Unhandled interrupt";
 800bd3a:	4806      	ldr	r0, [pc, #24]	; (800bd54 <reason_to_str+0x3c>)
	}
}
 800bd3c:	4770      	bx	lr
 800bd3e:	bf00      	nop
 800bd40:	0801490c 	.word	0x0801490c
 800bd44:	080148e0 	.word	0x080148e0
 800bd48:	080148f0 	.word	0x080148f0
 800bd4c:	080148fc 	.word	0x080148fc
 800bd50:	080148bc 	.word	0x080148bc
 800bd54:	080148cc 	.word	0x080148cc

0800bd58 <thread_name_get>:
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
 800bd58:	b130      	cbz	r0, 800bd68 <thread_name_get+0x10>
{
 800bd5a:	b508      	push	{r3, lr}
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
 800bd5c:	f005 fcb8 	bl	80116d0 <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
 800bd60:	b120      	cbz	r0, 800bd6c <thread_name_get+0x14>
 800bd62:	7803      	ldrb	r3, [r0, #0]
 800bd64:	b123      	cbz	r3, 800bd70 <thread_name_get+0x18>
}
 800bd66:	bd08      	pop	{r3, pc}
		thread_name = "unknown";
 800bd68:	4802      	ldr	r0, [pc, #8]	; (800bd74 <thread_name_get+0x1c>)
}
 800bd6a:	4770      	bx	lr
		thread_name = "unknown";
 800bd6c:	4801      	ldr	r0, [pc, #4]	; (800bd74 <thread_name_get+0x1c>)
 800bd6e:	e7fa      	b.n	800bd66 <thread_name_get+0xe>
 800bd70:	4800      	ldr	r0, [pc, #0]	; (800bd74 <thread_name_get+0x1c>)
	return thread_name;
 800bd72:	e7f8      	b.n	800bd66 <thread_name_get+0xe>
 800bd74:	0801491c 	.word	0x0801491c

0800bd78 <k_sys_fatal_error_handler>:
{
 800bd78:	b510      	push	{r4, lr}
 800bd7a:	b090      	sub	sp, #64	; 0x40
 800bd7c:	4604      	mov	r4, r0
	z_impl_log_panic();
 800bd7e:	f7f8 fcab 	bl	80046d8 <z_impl_log_panic>
	LOG_ERR("Halting system");
 800bd82:	2201      	movs	r2, #1
 800bd84:	f8ad 2008 	strh.w	r2, [sp, #8]
 800bd88:	4b10      	ldr	r3, [pc, #64]	; (800bdcc <k_sys_fatal_error_handler+0x54>)
 800bd8a:	930e      	str	r3, [sp, #56]	; 0x38
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	9301      	str	r3, [sp, #4]
 800bd90:	2102      	movs	r1, #2
 800bd92:	f88d 1004 	strb.w	r1, [sp, #4]
 800bd96:	9901      	ldr	r1, [sp, #4]
 800bd98:	910d      	str	r1, [sp, #52]	; 0x34
 800bd9a:	4619      	mov	r1, r3
 800bd9c:	f363 0100 	bfi	r1, r3, #0, #1
 800bda0:	f363 0141 	bfi	r1, r3, #1, #1
 800bda4:	f363 0182 	bfi	r1, r3, #2, #1
 800bda8:	f363 01c5 	bfi	r1, r3, #3, #3
 800bdac:	f362 1188 	bfi	r1, r2, #6, #3
 800bdb0:	2208      	movs	r2, #8
 800bdb2:	f362 2152 	bfi	r1, r2, #9, #10
 800bdb6:	f363 41de 	bfi	r1, r3, #19, #12
 800bdba:	f363 71df 	bfi	r1, r3, #31, #1
 800bdbe:	aa0d      	add	r2, sp, #52	; 0x34
 800bdc0:	4803      	ldr	r0, [pc, #12]	; (800bdd0 <k_sys_fatal_error_handler+0x58>)
 800bdc2:	f003 fe36 	bl	800fa32 <z_impl_z_log_msg2_static_create>
	arch_system_halt(reason);
 800bdc6:	4620      	mov	r0, r4
 800bdc8:	f005 fc4a 	bl	8011660 <arch_system_halt>
 800bdcc:	08014924 	.word	0x08014924
 800bdd0:	08012b78 	.word	0x08012b78

0800bdd4 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 800bdd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bdd6:	b097      	sub	sp, #92	; 0x5c
 800bdd8:	4605      	mov	r5, r0
 800bdda:	460e      	mov	r6, r1
	__asm__ volatile(
 800bddc:	f04f 0310 	mov.w	r3, #16
 800bde0:	f3ef 8711 	mrs	r7, BASEPRI
 800bde4:	f383 8812 	msr	BASEPRI_MAX, r3
 800bde8:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
 800bdec:	f001 f8ba 	bl	800cf64 <z_impl_z_current_get>
 800bdf0:	4604      	mov	r4, r0
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
 800bdf2:	4628      	mov	r0, r5
 800bdf4:	f7ff ff90 	bl	800bd18 <reason_to_str>
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	9304      	str	r3, [sp, #16]
 800bdfc:	9003      	str	r0, [sp, #12]
 800bdfe:	9502      	str	r5, [sp, #8]
 800be00:	4a25      	ldr	r2, [pc, #148]	; (800be98 <z_fatal_error+0xc4>)
 800be02:	9201      	str	r2, [sp, #4]
 800be04:	9300      	str	r3, [sp, #0]
 800be06:	2201      	movs	r2, #1
 800be08:	4924      	ldr	r1, [pc, #144]	; (800be9c <z_fatal_error+0xc8>)
 800be0a:	4618      	mov	r0, r3
 800be0c:	f005 fc1b 	bl	8011646 <z_log_msg2_runtime_create>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
 800be10:	b11e      	cbz	r6, 800be1a <z_fatal_error+0x46>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
 800be12:	69f3      	ldr	r3, [r6, #28]
 800be14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be18:	b9d3      	cbnz	r3, 800be50 <z_fatal_error+0x7c>
		LOG_ERR("Fault during interrupt handling\n");
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
 800be1a:	4620      	mov	r0, r4
 800be1c:	f7ff ff9c 	bl	800bd58 <thread_name_get>
 800be20:	9003      	str	r0, [sp, #12]
 800be22:	9402      	str	r4, [sp, #8]
 800be24:	4b1e      	ldr	r3, [pc, #120]	; (800bea0 <z_fatal_error+0xcc>)
 800be26:	9301      	str	r3, [sp, #4]
 800be28:	2000      	movs	r0, #0
 800be2a:	9000      	str	r0, [sp, #0]
 800be2c:	4603      	mov	r3, r0
 800be2e:	2201      	movs	r2, #1
 800be30:	491a      	ldr	r1, [pc, #104]	; (800be9c <z_fatal_error+0xc8>)
 800be32:	f005 fc08 	bl	8011646 <z_log_msg2_runtime_create>
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
 800be36:	4631      	mov	r1, r6
 800be38:	4628      	mov	r0, r5
 800be3a:	f7ff ff9d 	bl	800bd78 <k_sys_fatal_error_handler>
	__asm__ volatile(
 800be3e:	f387 8811 	msr	BASEPRI, r7
 800be42:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
 800be46:	4620      	mov	r0, r4
 800be48:	f7f9 ff18 	bl	8005c7c <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
 800be4c:	b017      	add	sp, #92	; 0x5c
 800be4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		LOG_ERR("Fault during interrupt handling\n");
 800be50:	2201      	movs	r2, #1
 800be52:	f8ad 2020 	strh.w	r2, [sp, #32]
 800be56:	4b13      	ldr	r3, [pc, #76]	; (800bea4 <z_fatal_error+0xd0>)
 800be58:	9314      	str	r3, [sp, #80]	; 0x50
 800be5a:	2300      	movs	r3, #0
 800be5c:	9307      	str	r3, [sp, #28]
 800be5e:	2102      	movs	r1, #2
 800be60:	f88d 101c 	strb.w	r1, [sp, #28]
 800be64:	9907      	ldr	r1, [sp, #28]
 800be66:	9113      	str	r1, [sp, #76]	; 0x4c
 800be68:	4619      	mov	r1, r3
 800be6a:	f363 0100 	bfi	r1, r3, #0, #1
 800be6e:	f363 0141 	bfi	r1, r3, #1, #1
 800be72:	f363 0182 	bfi	r1, r3, #2, #1
 800be76:	f363 01c5 	bfi	r1, r3, #3, #3
 800be7a:	f362 1188 	bfi	r1, r2, #6, #3
 800be7e:	2208      	movs	r2, #8
 800be80:	f362 2152 	bfi	r1, r2, #9, #10
 800be84:	f363 41de 	bfi	r1, r3, #19, #12
 800be88:	f363 71df 	bfi	r1, r3, #31, #1
 800be8c:	aa13      	add	r2, sp, #76	; 0x4c
 800be8e:	4803      	ldr	r0, [pc, #12]	; (800be9c <z_fatal_error+0xc8>)
 800be90:	f003 fdcf 	bl	800fa32 <z_impl_z_log_msg2_static_create>
 800be94:	e7c1      	b.n	800be1a <z_fatal_error+0x46>
 800be96:	bf00      	nop
 800be98:	08014934 	.word	0x08014934
 800be9c:	08012b78 	.word	0x08012b78
 800bea0:	08014980 	.word	0x08014980
 800bea4:	0801495c 	.word	0x0801495c

0800bea8 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
 800bea8:	b510      	push	{r4, lr}
 800beaa:	b086      	sub	sp, #24
	struct k_thread *thread = &z_idle_threads[i];
 800beac:	4c10      	ldr	r4, [pc, #64]	; (800bef0 <init_idle_thread+0x48>)
 800beae:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
 800beb2:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 800beb6:	4b0f      	ldr	r3, [pc, #60]	; (800bef4 <init_idle_thread+0x4c>)
 800beb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	z_setup_new_thread(thread, stack,
 800bebc:	2200      	movs	r2, #0
 800bebe:	9205      	str	r2, [sp, #20]
 800bec0:	2101      	movs	r1, #1
 800bec2:	9104      	str	r1, [sp, #16]
 800bec4:	210f      	movs	r1, #15
 800bec6:	9103      	str	r1, [sp, #12]
 800bec8:	9202      	str	r2, [sp, #8]
 800beca:	9201      	str	r2, [sp, #4]
 800becc:	9300      	str	r3, [sp, #0]
 800bece:	4b0a      	ldr	r3, [pc, #40]	; (800bef8 <init_idle_thread+0x50>)
 800bed0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800bed4:	4909      	ldr	r1, [pc, #36]	; (800befc <init_idle_thread+0x54>)
 800bed6:	f44f 7cb0 	mov.w	ip, #352	; 0x160
 800beda:	fb0c 1100 	mla	r1, ip, r0, r1
 800bede:	4620      	mov	r0, r4
 800bee0:	f000 f8ee 	bl	800c0c0 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
 800bee4:	7b63      	ldrb	r3, [r4, #13]
 800bee6:	f023 0304 	bic.w	r3, r3, #4
 800beea:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
 800beec:	b006      	add	sp, #24
 800beee:	bd10      	pop	{r4, pc}
 800bef0:	20000c78 	.word	0x20000c78
 800bef4:	2000153c 	.word	0x2000153c
 800bef8:	08011737 	.word	0x08011737
 800befc:	20003560 	.word	0x20003560

0800bf00 <prepare_multithreading>:
 *
 * @return initial stack pointer for the main thread
 */
__boot_func
static char *prepare_multithreading(void)
{
 800bf00:	b570      	push	{r4, r5, r6, lr}
 800bf02:	b086      	sub	sp, #24
	char *stack_ptr;

	/* _kernel.ready_q is all zeroes */
	z_sched_init();
 800bf04:	f000 ff7a 	bl	800cdfc <z_sched_init>
	 * - the main thread will be the one to run first
	 * - no other thread is initialized yet and thus their priority fields
	 *   contain garbage, which would prevent the cache loading algorithm
	 *   to work as intended
	 */
	_kernel.ready_q.cache = &z_main_thread;
 800bf08:	4d1b      	ldr	r5, [pc, #108]	; (800bf78 <prepare_multithreading+0x78>)
 800bf0a:	4b1c      	ldr	r3, [pc, #112]	; (800bf7c <prepare_multithreading+0x7c>)
 800bf0c:	619d      	str	r5, [r3, #24]
#endif
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 800bf0e:	4b1c      	ldr	r3, [pc, #112]	; (800bf80 <prepare_multithreading+0x80>)
 800bf10:	9305      	str	r3, [sp, #20]
 800bf12:	2301      	movs	r3, #1
 800bf14:	9304      	str	r3, [sp, #16]
 800bf16:	2400      	movs	r4, #0
 800bf18:	9403      	str	r4, [sp, #12]
 800bf1a:	9402      	str	r4, [sp, #8]
 800bf1c:	9401      	str	r4, [sp, #4]
 800bf1e:	9400      	str	r4, [sp, #0]
 800bf20:	4b18      	ldr	r3, [pc, #96]	; (800bf84 <prepare_multithreading+0x84>)
 800bf22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bf26:	4918      	ldr	r1, [pc, #96]	; (800bf88 <prepare_multithreading+0x88>)
 800bf28:	4628      	mov	r0, r5
 800bf2a:	f000 f8c9 	bl	800c0c0 <z_setup_new_thread>
 800bf2e:	4606      	mov	r6, r0
 800bf30:	7b6b      	ldrb	r3, [r5, #13]
 800bf32:	f023 0304 	bic.w	r3, r3, #4
 800bf36:	736b      	strb	r3, [r5, #13]
				       CONFIG_MAIN_STACK_SIZE, bg_thread_main,
				       NULL, NULL, NULL,
				       CONFIG_MAIN_THREAD_PRIORITY,
				       K_ESSENTIAL, "main");
	z_mark_thread_as_started(&z_main_thread);
	z_ready_thread(&z_main_thread);
 800bf38:	4628      	mov	r0, r5
 800bf3a:	f005 fcd5 	bl	80118e8 <z_ready_thread>

	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
 800bf3e:	2c00      	cmp	r4, #0
 800bf40:	dd02      	ble.n	800bf48 <prepare_multithreading+0x48>
			CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
	}

	return stack_ptr;
}
 800bf42:	4630      	mov	r0, r6
 800bf44:	b006      	add	sp, #24
 800bf46:	bd70      	pop	{r4, r5, r6, pc}
		init_idle_thread(i);
 800bf48:	4620      	mov	r0, r4
 800bf4a:	f7ff ffad 	bl	800bea8 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
 800bf4e:	4a0f      	ldr	r2, [pc, #60]	; (800bf8c <prepare_multithreading+0x8c>)
 800bf50:	eb02 12c4 	add.w	r2, r2, r4, lsl #7
 800bf54:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 800bf58:	4b08      	ldr	r3, [pc, #32]	; (800bf7c <prepare_multithreading+0x7c>)
 800bf5a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800bf5e:	60da      	str	r2, [r3, #12]
		_kernel.cpus[i].id = i;
 800bf60:	751c      	strb	r4, [r3, #20]
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
 800bf62:	eb04 1184 	add.w	r1, r4, r4, lsl #6
 800bf66:	4a0a      	ldr	r2, [pc, #40]	; (800bf90 <prepare_multithreading+0x90>)
 800bf68:	eb02 1241 	add.w	r2, r2, r1, lsl #5
 800bf6c:	f502 6202 	add.w	r2, r2, #2080	; 0x820
		_kernel.cpus[i].irq_stack =
 800bf70:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
 800bf72:	3401      	adds	r4, #1
 800bf74:	e7e3      	b.n	800bf3e <prepare_multithreading+0x3e>
 800bf76:	bf00      	nop
 800bf78:	20000cf8 	.word	0x20000cf8
 800bf7c:	2000153c 	.word	0x2000153c
 800bf80:	08014998 	.word	0x08014998
 800bf84:	0800bf95 	.word	0x0800bf95
 800bf88:	20002540 	.word	0x20002540
 800bf8c:	20000c78 	.word	0x20000c78
 800bf90:	200036c0 	.word	0x200036c0

0800bf94 <bg_thread_main>:
{
 800bf94:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
 800bf96:	4b0b      	ldr	r3, [pc, #44]	; (800bfc4 <bg_thread_main+0x30>)
 800bf98:	2201      	movs	r2, #1
 800bf9a:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
 800bf9c:	2002      	movs	r0, #2
 800bf9e:	f7ff fe61 	bl	800bc64 <z_sys_init_run_level>
	boot_banner();
 800bfa2:	f001 fd2b 	bl	800d9fc <boot_banner>
	z_cpp_init_static();
 800bfa6:	f003 fdab 	bl	800fb00 <z_cpp_init_static>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
 800bfaa:	2003      	movs	r0, #3
 800bfac:	f7ff fe5a 	bl	800bc64 <z_sys_init_run_level>
	z_init_static_threads();
 800bfb0:	f000 f8b6 	bl	800c120 <z_init_static_threads>
	main();
 800bfb4:	f005 ff28 	bl	8011e08 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
 800bfb8:	4a03      	ldr	r2, [pc, #12]	; (800bfc8 <bg_thread_main+0x34>)
 800bfba:	7b13      	ldrb	r3, [r2, #12]
 800bfbc:	f023 0301 	bic.w	r3, r3, #1
 800bfc0:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
 800bfc2:	bd08      	pop	{r3, pc}
 800bfc4:	200015a0 	.word	0x200015a0
 800bfc8:	20000cf8 	.word	0x20000cf8

0800bfcc <switch_to_main_thread>:

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
 800bfcc:	b508      	push	{r3, lr}
 800bfce:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
 800bfd0:	4a01      	ldr	r2, [pc, #4]	; (800bfd8 <switch_to_main_thread+0xc>)
 800bfd2:	4802      	ldr	r0, [pc, #8]	; (800bfdc <switch_to_main_thread+0x10>)
 800bfd4:	f7f9 f814 	bl	8005000 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
 800bfd8:	0800bf95 	.word	0x0800bf95
 800bfdc:	20000cf8 	.word	0x20000cf8

0800bfe0 <z_bss_zero>:
{
 800bfe0:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
 800bfe2:	4803      	ldr	r0, [pc, #12]	; (800bff0 <z_bss_zero+0x10>)
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
 800bfe4:	4a03      	ldr	r2, [pc, #12]	; (800bff4 <z_bss_zero+0x14>)
 800bfe6:	1a12      	subs	r2, r2, r0
 800bfe8:	2100      	movs	r1, #0
 800bfea:	f006 f806 	bl	8011ffa <memset>
}
 800bfee:	bd08      	pop	{r3, pc}
 800bff0:	20000608 	.word	0x20000608
 800bff4:	200015a4 	.word	0x200015a4

0800bff8 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
 800bff8:	b500      	push	{lr}
 800bffa:	b0a1      	sub	sp, #132	; 0x84
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
 800bffc:	4b1d      	ldr	r3, [pc, #116]	; (800c074 <z_cstart+0x7c>)
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800bffe:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
 800c002:	4c1d      	ldr	r4, [pc, #116]	; (800c078 <z_cstart+0x80>)
 800c004:	6963      	ldr	r3, [r4, #20]
 800c006:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c00a:	6163      	str	r3, [r4, #20]
 800c00c:	23f0      	movs	r3, #240	; 0xf0
 800c00e:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
 800c012:	2500      	movs	r5, #0
 800c014:	77e5      	strb	r5, [r4, #31]
 800c016:	7625      	strb	r5, [r4, #24]
 800c018:	7665      	strb	r5, [r4, #25]
 800c01a:	76a5      	strb	r5, [r4, #26]
 800c01c:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
 800c020:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c022:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800c026:	6263      	str	r3, [r4, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
 800c028:	f7f9 fde6 	bl	8005bf8 <z_arm_fault_init>
	z_arm_cpu_idle_init();
 800c02c:	f7f8 fe00 	bl	8004c30 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
 800c030:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c034:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
 800c036:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
 800c038:	f7f9 ff2a 	bl	8005e90 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
 800c03c:	f7f9 fe34 	bl	8005ca8 <z_arm_configure_static_mpu_regions>
	gcov_static_init();

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
 800c040:	f7f8 fa66 	bl	8004510 <log_core_init>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
 800c044:	2401      	movs	r4, #1
 800c046:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
 800c04a:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
 800c04e:	951a      	str	r5, [sp, #104]	; 0x68
	dummy_thread->stack_info.size = 0U;
 800c050:	951b      	str	r5, [sp, #108]	; 0x6c
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
 800c052:	951d      	str	r5, [sp, #116]	; 0x74
#endif

	_current_cpu->current = dummy_thread;
 800c054:	4b09      	ldr	r3, [pc, #36]	; (800c07c <z_cstart+0x84>)
 800c056:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
 800c05a:	f7ff fdf7 	bl	800bc4c <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
 800c05e:	4628      	mov	r0, r5
 800c060:	f7ff fe00 	bl	800bc64 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
 800c064:	4620      	mov	r0, r4
 800c066:	f7ff fdfd 	bl	800bc64 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
 800c06a:	f7ff ff49 	bl	800bf00 <prepare_multithreading>
 800c06e:	f7ff ffad 	bl	800bfcc <switch_to_main_thread>
 800c072:	bf00      	nop
 800c074:	20003ee0 	.word	0x20003ee0
 800c078:	e000ed00 	.word	0xe000ed00
 800c07c:	2000153c 	.word	0x2000153c

0800c080 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
 800c080:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
 800c082:	4c06      	ldr	r4, [pc, #24]	; (800c09c <init_mem_slab_module+0x1c>)
	int rc = 0;
 800c084:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
 800c086:	e000      	b.n	800c08a <init_mem_slab_module+0xa>
 800c088:	3420      	adds	r4, #32
 800c08a:	4b05      	ldr	r3, [pc, #20]	; (800c0a0 <init_mem_slab_module+0x20>)
 800c08c:	429c      	cmp	r4, r3
 800c08e:	d204      	bcs.n	800c09a <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
 800c090:	4620      	mov	r0, r4
 800c092:	f005 faee 	bl	8011672 <create_free_list>
		if (rc < 0) {
 800c096:	2800      	cmp	r0, #0
 800c098:	daf6      	bge.n	800c088 <init_mem_slab_module+0x8>
		z_object_init(slab);
	}

out:
	return rc;
}
 800c09a:	bd10      	pop	{r4, pc}
 800c09c:	200004b0 	.word	0x200004b0
 800c0a0:	200004b0 	.word	0x200004b0

0800c0a4 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
 800c0a4:	b508      	push	{r3, lr}
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 800c0a6:	ea53 0102 	orrs.w	r1, r3, r2
 800c0aa:	d102      	bne.n	800c0b2 <schedule_new_thread+0xe>
	z_impl_k_thread_start(thread);
 800c0ac:	f005 fb12 	bl	80116d4 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
 800c0b0:	bd08      	pop	{r3, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 800c0b2:	4902      	ldr	r1, [pc, #8]	; (800c0bc <schedule_new_thread+0x18>)
 800c0b4:	3018      	adds	r0, #24
 800c0b6:	f001 f809 	bl	800d0cc <z_add_timeout>
 800c0ba:	e7f9      	b.n	800c0b0 <schedule_new_thread+0xc>
 800c0bc:	08011921 	.word	0x08011921

0800c0c0 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
 800c0c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0c2:	b085      	sub	sp, #20
 800c0c4:	4604      	mov	r4, r0
 800c0c6:	460e      	mov	r6, r1
 800c0c8:	4615      	mov	r5, r2
 800c0ca:	461f      	mov	r7, r3
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
 800c0cc:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
 800c0d0:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
 800c0d2:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
 800c0d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c0d6:	2204      	movs	r2, #4
 800c0d8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c0da:	f005 faff 	bl	80116dc <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
 800c0de:	462a      	mov	r2, r5
 800c0e0:	4631      	mov	r1, r6
 800c0e2:	4620      	mov	r0, r4
 800c0e4:	f005 fadc 	bl	80116a0 <setup_thread_stack>
 800c0e8:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800c0ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c0ec:	9302      	str	r3, [sp, #8]
 800c0ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0f0:	9301      	str	r3, [sp, #4]
 800c0f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0f4:	9300      	str	r3, [sp, #0]
 800c0f6:	463b      	mov	r3, r7
 800c0f8:	4602      	mov	r2, r0
 800c0fa:	4631      	mov	r1, r6
 800c0fc:	4620      	mov	r0, r4
 800c0fe:	f7f8 ff39 	bl	8004f74 <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
 800c102:	2300      	movs	r3, #0
 800c104:	6563      	str	r3, [r4, #84]	; 0x54
		new_thread->base.cpu_mask = -1; /* allow all cpus */
	}
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
 800c106:	4b05      	ldr	r3, [pc, #20]	; (800c11c <z_setup_new_thread+0x5c>)
 800c108:	689b      	ldr	r3, [r3, #8]
 800c10a:	b123      	cbz	r3, 800c116 <z_setup_new_thread+0x56>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
 800c10c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c10e:	6763      	str	r3, [r4, #116]	; 0x74
#endif

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, create, new_thread);

	return stack_ptr;
}
 800c110:	4628      	mov	r0, r5
 800c112:	b005      	add	sp, #20
 800c114:	bdf0      	pop	{r4, r5, r6, r7, pc}
		new_thread->resource_pool = NULL;
 800c116:	6763      	str	r3, [r4, #116]	; 0x74
		return stack_ptr;
 800c118:	e7fa      	b.n	800c110 <z_setup_new_thread+0x50>
 800c11a:	bf00      	nop
 800c11c:	2000153c 	.word	0x2000153c

0800c120 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
 800c120:	b510      	push	{r4, lr}
 800c122:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
 800c124:	4c1d      	ldr	r4, [pc, #116]	; (800c19c <z_init_static_threads+0x7c>)
 800c126:	e014      	b.n	800c152 <z_init_static_threads+0x32>
		z_setup_new_thread(
 800c128:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c12a:	9305      	str	r3, [sp, #20]
 800c12c:	6a23      	ldr	r3, [r4, #32]
 800c12e:	9304      	str	r3, [sp, #16]
 800c130:	69e3      	ldr	r3, [r4, #28]
 800c132:	9303      	str	r3, [sp, #12]
 800c134:	69a3      	ldr	r3, [r4, #24]
 800c136:	9302      	str	r3, [sp, #8]
 800c138:	6963      	ldr	r3, [r4, #20]
 800c13a:	9301      	str	r3, [sp, #4]
 800c13c:	6923      	ldr	r3, [r4, #16]
 800c13e:	9300      	str	r3, [sp, #0]
 800c140:	68e3      	ldr	r3, [r4, #12]
 800c142:	68a2      	ldr	r2, [r4, #8]
 800c144:	6861      	ldr	r1, [r4, #4]
 800c146:	6820      	ldr	r0, [r4, #0]
 800c148:	f7ff ffba 	bl	800c0c0 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
 800c14c:	6823      	ldr	r3, [r4, #0]
 800c14e:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
 800c150:	3430      	adds	r4, #48	; 0x30
 800c152:	4b13      	ldr	r3, [pc, #76]	; (800c1a0 <z_init_static_threads+0x80>)
 800c154:	429c      	cmp	r4, r3
 800c156:	d3e7      	bcc.n	800c128 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
 800c158:	f000 fbd4 	bl	800c904 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
 800c15c:	4c0f      	ldr	r4, [pc, #60]	; (800c19c <z_init_static_threads+0x7c>)
 800c15e:	e000      	b.n	800c162 <z_init_static_threads+0x42>
 800c160:	3430      	adds	r4, #48	; 0x30
 800c162:	4b0f      	ldr	r3, [pc, #60]	; (800c1a0 <z_init_static_threads+0x80>)
 800c164:	429c      	cmp	r4, r3
 800c166:	d214      	bcs.n	800c192 <z_init_static_threads+0x72>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
 800c168:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c16a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c16e:	d0f7      	beq.n	800c160 <z_init_static_threads+0x40>
			schedule_new_thread(thread_data->init_thread,
					    K_MSEC(thread_data->init_delay));
 800c170:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c174:	17d8      	asrs	r0, r3, #31
 800c176:	0082      	lsls	r2, r0, #2
 800c178:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 800c17c:	0099      	lsls	r1, r3, #2
 800c17e:	18c9      	adds	r1, r1, r3
 800c180:	eb40 0002 	adc.w	r0, r0, r2
 800c184:	184a      	adds	r2, r1, r1
 800c186:	eb40 0300 	adc.w	r3, r0, r0
			schedule_new_thread(thread_data->init_thread,
 800c18a:	6820      	ldr	r0, [r4, #0]
 800c18c:	f7ff ff8a 	bl	800c0a4 <schedule_new_thread>
 800c190:	e7e6      	b.n	800c160 <z_init_static_threads+0x40>
		}
	}
	k_sched_unlock();
 800c192:	f000 fdc1 	bl	800cd18 <k_sched_unlock>
}
 800c196:	b006      	add	sp, #24
 800c198:	bd10      	pop	{r4, pc}
 800c19a:	bf00      	nop
 800c19c:	200003e8 	.word	0x200003e8
 800c1a0:	20000478 	.word	0x20000478

0800c1a4 <z_impl_k_msgq_put>:
	return 0;
}


int z_impl_k_msgq_put(struct k_msgq *msgq, const void *data, k_timeout_t timeout)
{
 800c1a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1a8:	b082      	sub	sp, #8
 800c1aa:	4604      	mov	r4, r0
 800c1ac:	460d      	mov	r5, r1

	struct k_thread *pending_thread;
	k_spinlock_key_t key;
	int result;

	key = k_spin_lock(&msgq->lock);
 800c1ae:	f100 0708 	add.w	r7, r0, #8
	__asm__ volatile(
 800c1b2:	f04f 0110 	mov.w	r1, #16
 800c1b6:	f3ef 8611 	mrs	r6, BASEPRI
 800c1ba:	f381 8812 	msr	BASEPRI_MAX, r1
 800c1be:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_msgq, put, msgq, timeout);

	if (msgq->used_msgs < msgq->max_msgs) {
 800c1c2:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800c1c4:	6921      	ldr	r1, [r4, #16]
 800c1c6:	4288      	cmp	r0, r1
 800c1c8:	d30b      	bcc.n	800c1e2 <z_impl_k_msgq_put+0x3e>
#ifdef CONFIG_POLL
			handle_poll_events(msgq, K_POLL_STATE_MSGQ_DATA_AVAILABLE);
#endif /* CONFIG_POLL */
		}
		result = 0;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800c1ca:	ea53 0102 	orrs.w	r1, r3, r2
 800c1ce:	d137      	bne.n	800c240 <z_impl_k_msgq_put+0x9c>
		/* don't wait for message space to become available */
		result = -ENOMSG;
 800c1d0:	f06f 0022 	mvn.w	r0, #34	; 0x22
	__asm__ volatile(
 800c1d4:	f386 8811 	msr	BASEPRI, r6
 800c1d8:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_msgq, put, msgq, timeout, result);

	k_spin_unlock(&msgq->lock, key);

	return result;
}
 800c1dc:	b002      	add	sp, #8
 800c1de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pending_thread = z_unpend_first_thread(&msgq->wait_q);
 800c1e2:	4620      	mov	r0, r4
 800c1e4:	f005 fc47 	bl	8011a76 <z_unpend_first_thread>
		if (pending_thread != NULL) {
 800c1e8:	4680      	mov	r8, r0
 800c1ea:	b180      	cbz	r0, 800c20e <z_impl_k_msgq_put+0x6a>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
 800c1ec:	68e2      	ldr	r2, [r4, #12]
 800c1ee:	4629      	mov	r1, r5
 800c1f0:	6940      	ldr	r0, [r0, #20]
 800c1f2:	f005 fef4 	bl	8011fde <memcpy>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
 800c1f6:	2400      	movs	r4, #0
 800c1f8:	f8c8 407c 	str.w	r4, [r8, #124]	; 0x7c
			z_ready_thread(pending_thread);
 800c1fc:	4640      	mov	r0, r8
 800c1fe:	f005 fb73 	bl	80118e8 <z_ready_thread>
			z_reschedule(&msgq->lock, key);
 800c202:	4631      	mov	r1, r6
 800c204:	4638      	mov	r0, r7
 800c206:	f000 fb61 	bl	800c8cc <z_reschedule>
			return 0;
 800c20a:	4620      	mov	r0, r4
 800c20c:	e7e6      	b.n	800c1dc <z_impl_k_msgq_put+0x38>
 800c20e:	68e2      	ldr	r2, [r4, #12]
 800c210:	4629      	mov	r1, r5
 800c212:	6a20      	ldr	r0, [r4, #32]
 800c214:	f005 fee3 	bl	8011fde <memcpy>
			msgq->write_ptr += msgq->msg_size;
 800c218:	68e2      	ldr	r2, [r4, #12]
 800c21a:	6a23      	ldr	r3, [r4, #32]
 800c21c:	4413      	add	r3, r2
 800c21e:	6223      	str	r3, [r4, #32]
			if (msgq->write_ptr == msgq->buffer_end) {
 800c220:	69a2      	ldr	r2, [r4, #24]
 800c222:	4293      	cmp	r3, r2
 800c224:	d009      	beq.n	800c23a <z_impl_k_msgq_put+0x96>
			msgq->used_msgs++;
 800c226:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c228:	3301      	adds	r3, #1
 800c22a:	6263      	str	r3, [r4, #36]	; 0x24
	z_handle_obj_poll_events(&msgq->poll_events, state);
 800c22c:	2110      	movs	r1, #16
 800c22e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c232:	f005 fdd4 	bl	8011dde <z_handle_obj_poll_events>
		result = 0;
 800c236:	2000      	movs	r0, #0
 800c238:	e7cc      	b.n	800c1d4 <z_impl_k_msgq_put+0x30>
				msgq->write_ptr = msgq->buffer_start;
 800c23a:	6963      	ldr	r3, [r4, #20]
 800c23c:	6223      	str	r3, [r4, #32]
 800c23e:	e7f2      	b.n	800c226 <z_impl_k_msgq_put+0x82>
		_current->base.swap_data = (void *) data;
 800c240:	4905      	ldr	r1, [pc, #20]	; (800c258 <z_impl_k_msgq_put+0xb4>)
 800c242:	6889      	ldr	r1, [r1, #8]
 800c244:	614d      	str	r5, [r1, #20]
		result = z_pend_curr(&msgq->lock, key, &msgq->wait_q, timeout);
 800c246:	9200      	str	r2, [sp, #0]
 800c248:	9301      	str	r3, [sp, #4]
 800c24a:	4622      	mov	r2, r4
 800c24c:	4631      	mov	r1, r6
 800c24e:	4638      	mov	r0, r7
 800c250:	f000 fcac 	bl	800cbac <z_pend_curr>
		return result;
 800c254:	e7c2      	b.n	800c1dc <z_impl_k_msgq_put+0x38>
 800c256:	bf00      	nop
 800c258:	2000153c 	.word	0x2000153c

0800c25c <z_impl_k_msgq_get>:
}
#include <syscalls/k_msgq_get_attrs_mrsh.c>
#endif

int z_impl_k_msgq_get(struct k_msgq *msgq, void *data, k_timeout_t timeout)
{
 800c25c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c25e:	b083      	sub	sp, #12
 800c260:	4604      	mov	r4, r0
 800c262:	4608      	mov	r0, r1

	k_spinlock_key_t key;
	struct k_thread *pending_thread;
	int result;

	key = k_spin_lock(&msgq->lock);
 800c264:	f104 0608 	add.w	r6, r4, #8
	__asm__ volatile(
 800c268:	f04f 0110 	mov.w	r1, #16
 800c26c:	f3ef 8511 	mrs	r5, BASEPRI
 800c270:	f381 8812 	msr	BASEPRI_MAX, r1
 800c274:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_msgq, get, msgq, timeout);

	if (msgq->used_msgs > 0U) {
 800c278:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c27a:	2900      	cmp	r1, #0
 800c27c:	d033      	beq.n	800c2e6 <z_impl_k_msgq_get+0x8a>
 800c27e:	68e2      	ldr	r2, [r4, #12]
 800c280:	69e1      	ldr	r1, [r4, #28]
 800c282:	f005 feac 	bl	8011fde <memcpy>
		/* take first available message from queue */
		(void)memcpy(data, msgq->read_ptr, msgq->msg_size);
		msgq->read_ptr += msgq->msg_size;
 800c286:	68e2      	ldr	r2, [r4, #12]
 800c288:	69e3      	ldr	r3, [r4, #28]
 800c28a:	4413      	add	r3, r2
 800c28c:	61e3      	str	r3, [r4, #28]
		if (msgq->read_ptr == msgq->buffer_end) {
 800c28e:	69a2      	ldr	r2, [r4, #24]
 800c290:	4293      	cmp	r3, r2
 800c292:	d022      	beq.n	800c2da <z_impl_k_msgq_get+0x7e>
			msgq->read_ptr = msgq->buffer_start;
		}
		msgq->used_msgs--;
 800c294:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c296:	3b01      	subs	r3, #1
 800c298:	6263      	str	r3, [r4, #36]	; 0x24

		/* handle first thread waiting to write (if any) */
		pending_thread = z_unpend_first_thread(&msgq->wait_q);
 800c29a:	4620      	mov	r0, r4
 800c29c:	f005 fbeb 	bl	8011a76 <z_unpend_first_thread>
		if (pending_thread != NULL) {
 800c2a0:	4607      	mov	r7, r0
 800c2a2:	2800      	cmp	r0, #0
 800c2a4:	d035      	beq.n	800c312 <z_impl_k_msgq_get+0xb6>
 800c2a6:	68e2      	ldr	r2, [r4, #12]
 800c2a8:	6941      	ldr	r1, [r0, #20]
 800c2aa:	6a20      	ldr	r0, [r4, #32]
 800c2ac:	f005 fe97 	bl	8011fde <memcpy>
			SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_msgq, get, msgq, timeout);

			/* add thread's message to queue */
			(void)memcpy(msgq->write_ptr, pending_thread->base.swap_data,
			       msgq->msg_size);
			msgq->write_ptr += msgq->msg_size;
 800c2b0:	68e2      	ldr	r2, [r4, #12]
 800c2b2:	6a23      	ldr	r3, [r4, #32]
 800c2b4:	4413      	add	r3, r2
 800c2b6:	6223      	str	r3, [r4, #32]
			if (msgq->write_ptr == msgq->buffer_end) {
 800c2b8:	69a2      	ldr	r2, [r4, #24]
 800c2ba:	4293      	cmp	r3, r2
 800c2bc:	d010      	beq.n	800c2e0 <z_impl_k_msgq_get+0x84>
				msgq->write_ptr = msgq->buffer_start;
			}
			msgq->used_msgs++;
 800c2be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c2c0:	3301      	adds	r3, #1
 800c2c2:	6263      	str	r3, [r4, #36]	; 0x24
 800c2c4:	2400      	movs	r4, #0
 800c2c6:	67fc      	str	r4, [r7, #124]	; 0x7c

			/* wake up waiting thread */
			arch_thread_return_value_set(pending_thread, 0);
			z_ready_thread(pending_thread);
 800c2c8:	4638      	mov	r0, r7
 800c2ca:	f005 fb0d 	bl	80118e8 <z_ready_thread>
			z_reschedule(&msgq->lock, key);
 800c2ce:	4629      	mov	r1, r5
 800c2d0:	4630      	mov	r0, r6
 800c2d2:	f000 fafb 	bl	800c8cc <z_reschedule>

			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_msgq, get, msgq, timeout, 0);

			return 0;
 800c2d6:	4620      	mov	r0, r4
 800c2d8:	e00e      	b.n	800c2f8 <z_impl_k_msgq_get+0x9c>
			msgq->read_ptr = msgq->buffer_start;
 800c2da:	6963      	ldr	r3, [r4, #20]
 800c2dc:	61e3      	str	r3, [r4, #28]
 800c2de:	e7d9      	b.n	800c294 <z_impl_k_msgq_get+0x38>
				msgq->write_ptr = msgq->buffer_start;
 800c2e0:	6963      	ldr	r3, [r4, #20]
 800c2e2:	6223      	str	r3, [r4, #32]
 800c2e4:	e7eb      	b.n	800c2be <z_impl_k_msgq_get+0x62>
		}
		result = 0;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800c2e6:	ea53 0102 	orrs.w	r1, r3, r2
 800c2ea:	d107      	bne.n	800c2fc <z_impl_k_msgq_get+0xa0>
		/* don't wait for a message to become available */
		result = -ENOMSG;
 800c2ec:	f06f 0022 	mvn.w	r0, #34	; 0x22
	__asm__ volatile(
 800c2f0:	f385 8811 	msr	BASEPRI, r5
 800c2f4:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_msgq, get, msgq, timeout, result);

	k_spin_unlock(&msgq->lock, key);

	return result;
}
 800c2f8:	b003      	add	sp, #12
 800c2fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_current->base.swap_data = data;
 800c2fc:	4906      	ldr	r1, [pc, #24]	; (800c318 <z_impl_k_msgq_get+0xbc>)
 800c2fe:	6889      	ldr	r1, [r1, #8]
 800c300:	6148      	str	r0, [r1, #20]
		result = z_pend_curr(&msgq->lock, key, &msgq->wait_q, timeout);
 800c302:	9200      	str	r2, [sp, #0]
 800c304:	9301      	str	r3, [sp, #4]
 800c306:	4622      	mov	r2, r4
 800c308:	4629      	mov	r1, r5
 800c30a:	4630      	mov	r0, r6
 800c30c:	f000 fc4e 	bl	800cbac <z_pend_curr>
		return result;
 800c310:	e7f2      	b.n	800c2f8 <z_impl_k_msgq_get+0x9c>
		result = 0;
 800c312:	2000      	movs	r0, #0
 800c314:	e7ec      	b.n	800c2f0 <z_impl_k_msgq_get+0x94>
 800c316:	bf00      	nop
 800c318:	2000153c 	.word	0x2000153c

0800c31c <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
 800c31c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c320:	b083      	sub	sp, #12
 800c322:	4604      	mov	r4, r0
 800c324:	461d      	mov	r5, r3
	__asm__ volatile(
 800c326:	f04f 0310 	mov.w	r3, #16
 800c32a:	f3ef 8711 	mrs	r7, BASEPRI
 800c32e:	f383 8812 	msr	BASEPRI_MAX, r3
 800c332:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
 800c336:	68c1      	ldr	r1, [r0, #12]
 800c338:	b999      	cbnz	r1, 800c362 <z_impl_k_mutex_lock+0x46>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
 800c33a:	2900      	cmp	r1, #0
 800c33c:	d14f      	bne.n	800c3de <z_impl_k_mutex_lock+0xc2>
 800c33e:	4b3a      	ldr	r3, [pc, #232]	; (800c428 <z_impl_k_mutex_lock+0x10c>)
 800c340:	689b      	ldr	r3, [r3, #8]
 800c342:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
 800c346:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
 800c348:	3101      	adds	r1, #1
 800c34a:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
 800c34c:	4b36      	ldr	r3, [pc, #216]	; (800c428 <z_impl_k_mutex_lock+0x10c>)
 800c34e:	689b      	ldr	r3, [r3, #8]
 800c350:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
 800c352:	f387 8811 	msr	BASEPRI, r7
 800c356:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
 800c35a:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
 800c35c:	b003      	add	sp, #12
 800c35e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c362:	4616      	mov	r6, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
 800c364:	6882      	ldr	r2, [r0, #8]
 800c366:	4b30      	ldr	r3, [pc, #192]	; (800c428 <z_impl_k_mutex_lock+0x10c>)
 800c368:	689b      	ldr	r3, [r3, #8]
 800c36a:	429a      	cmp	r2, r3
 800c36c:	d0e5      	beq.n	800c33a <z_impl_k_mutex_lock+0x1e>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
 800c36e:	ea55 0106 	orrs.w	r1, r5, r6
 800c372:	bf0c      	ite	eq
 800c374:	f04f 0801 	moveq.w	r8, #1
 800c378:	f04f 0800 	movne.w	r8, #0
 800c37c:	d031      	beq.n	800c3e2 <z_impl_k_mutex_lock+0xc6>
					    mutex->owner->base.prio);
 800c37e:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
 800c382:	4649      	mov	r1, r9
 800c384:	f993 000e 	ldrsb.w	r0, [r3, #14]
 800c388:	f005 f9e1 	bl	801174e <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
 800c38c:	4581      	cmp	r9, r0
 800c38e:	dc2f      	bgt.n	800c3f0 <z_impl_k_mutex_lock+0xd4>
	bool resched = false;
 800c390:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
 800c394:	9600      	str	r6, [sp, #0]
 800c396:	9501      	str	r5, [sp, #4]
 800c398:	4622      	mov	r2, r4
 800c39a:	4639      	mov	r1, r7
 800c39c:	4823      	ldr	r0, [pc, #140]	; (800c42c <z_impl_k_mutex_lock+0x110>)
 800c39e:	f000 fc05 	bl	800cbac <z_pend_curr>
	if (got_mutex == 0) {
 800c3a2:	2800      	cmp	r0, #0
 800c3a4:	d0da      	beq.n	800c35c <z_impl_k_mutex_lock+0x40>
	__asm__ volatile(
 800c3a6:	f04f 0310 	mov.w	r3, #16
 800c3aa:	f3ef 8511 	mrs	r5, BASEPRI
 800c3ae:	f383 8812 	msr	BASEPRI_MAX, r3
 800c3b2:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
 800c3b6:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800c3b8:	42a3      	cmp	r3, r4
 800c3ba:	d01f      	beq.n	800c3fc <z_impl_k_mutex_lock+0xe0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
 800c3bc:	b1f3      	cbz	r3, 800c3fc <z_impl_k_mutex_lock+0xe0>
 800c3be:	6921      	ldr	r1, [r4, #16]
 800c3c0:	f993 000e 	ldrsb.w	r0, [r3, #14]
 800c3c4:	f005 f9c3 	bl	801174e <new_prio_for_inheritance>
 800c3c8:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
 800c3ca:	4620      	mov	r0, r4
 800c3cc:	f005 f9ca 	bl	8011764 <adjust_owner_prio>
 800c3d0:	b9b0      	cbnz	r0, 800c400 <z_impl_k_mutex_lock+0xe4>
 800c3d2:	f1b9 0f00 	cmp.w	r9, #0
 800c3d6:	d015      	beq.n	800c404 <z_impl_k_mutex_lock+0xe8>
 800c3d8:	f04f 0801 	mov.w	r8, #1
 800c3dc:	e012      	b.n	800c404 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
 800c3de:	6923      	ldr	r3, [r4, #16]
 800c3e0:	e7b1      	b.n	800c346 <z_impl_k_mutex_lock+0x2a>
	__asm__ volatile(
 800c3e2:	f387 8811 	msr	BASEPRI, r7
 800c3e6:	f3bf 8f6f 	isb	sy
		return -EBUSY;
 800c3ea:	f06f 000f 	mvn.w	r0, #15
 800c3ee:	e7b5      	b.n	800c35c <z_impl_k_mutex_lock+0x40>
		resched = adjust_owner_prio(mutex, new_prio);
 800c3f0:	4601      	mov	r1, r0
 800c3f2:	4620      	mov	r0, r4
 800c3f4:	f005 f9b6 	bl	8011764 <adjust_owner_prio>
 800c3f8:	4681      	mov	r9, r0
 800c3fa:	e7cb      	b.n	800c394 <z_impl_k_mutex_lock+0x78>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
 800c3fc:	6921      	ldr	r1, [r4, #16]
 800c3fe:	e7e4      	b.n	800c3ca <z_impl_k_mutex_lock+0xae>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
 800c400:	f04f 0801 	mov.w	r8, #1
	if (resched) {
 800c404:	f1b8 0f00 	cmp.w	r8, #0
 800c408:	d106      	bne.n	800c418 <z_impl_k_mutex_lock+0xfc>
 800c40a:	f385 8811 	msr	BASEPRI, r5
 800c40e:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
 800c412:	f06f 000a 	mvn.w	r0, #10
 800c416:	e7a1      	b.n	800c35c <z_impl_k_mutex_lock+0x40>
		z_reschedule(&lock, key);
 800c418:	4629      	mov	r1, r5
 800c41a:	4804      	ldr	r0, [pc, #16]	; (800c42c <z_impl_k_mutex_lock+0x110>)
 800c41c:	f000 fa56 	bl	800c8cc <z_reschedule>
	return -EAGAIN;
 800c420:	f06f 000a 	mvn.w	r0, #10
 800c424:	e79a      	b.n	800c35c <z_impl_k_mutex_lock+0x40>
 800c426:	bf00      	nop
 800c428:	2000153c 	.word	0x2000153c
 800c42c:	20001560 	.word	0x20001560

0800c430 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
 800c430:	6882      	ldr	r2, [r0, #8]
 800c432:	2a00      	cmp	r2, #0
 800c434:	d034      	beq.n	800c4a0 <z_impl_k_mutex_unlock+0x70>
{
 800c436:	b538      	push	{r3, r4, r5, lr}
 800c438:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
 800c43a:	4b1c      	ldr	r3, [pc, #112]	; (800c4ac <z_impl_k_mutex_unlock+0x7c>)
 800c43c:	689b      	ldr	r3, [r3, #8]
 800c43e:	429a      	cmp	r2, r3
 800c440:	d131      	bne.n	800c4a6 <z_impl_k_mutex_unlock+0x76>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
 800c442:	7bda      	ldrb	r2, [r3, #15]
 800c444:	3a01      	subs	r2, #1
 800c446:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
 800c448:	68c3      	ldr	r3, [r0, #12]
 800c44a:	2b01      	cmp	r3, #1
 800c44c:	d905      	bls.n	800c45a <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
 800c44e:	3b01      	subs	r3, #1
 800c450:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
 800c452:	f000 fc61 	bl	800cd18 <k_sched_unlock>

	return 0;
 800c456:	2000      	movs	r0, #0
}
 800c458:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
 800c45a:	f04f 0310 	mov.w	r3, #16
 800c45e:	f3ef 8511 	mrs	r5, BASEPRI
 800c462:	f383 8812 	msr	BASEPRI_MAX, r3
 800c466:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
 800c46a:	6901      	ldr	r1, [r0, #16]
 800c46c:	f005 f97a 	bl	8011764 <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
 800c470:	4620      	mov	r0, r4
 800c472:	f005 fb00 	bl	8011a76 <z_unpend_first_thread>
	mutex->owner = new_owner;
 800c476:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
 800c478:	b158      	cbz	r0, 800c492 <z_impl_k_mutex_unlock+0x62>
		mutex->owner_orig_prio = new_owner->base.prio;
 800c47a:	f990 300e 	ldrsb.w	r3, [r0, #14]
 800c47e:	6123      	str	r3, [r4, #16]
 800c480:	2300      	movs	r3, #0
 800c482:	67c3      	str	r3, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
 800c484:	f005 fa30 	bl	80118e8 <z_ready_thread>
		z_reschedule(&lock, key);
 800c488:	4629      	mov	r1, r5
 800c48a:	4809      	ldr	r0, [pc, #36]	; (800c4b0 <z_impl_k_mutex_unlock+0x80>)
 800c48c:	f000 fa1e 	bl	800c8cc <z_reschedule>
 800c490:	e7df      	b.n	800c452 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
 800c492:	2300      	movs	r3, #0
 800c494:	60e3      	str	r3, [r4, #12]
	__asm__ volatile(
 800c496:	f385 8811 	msr	BASEPRI, r5
 800c49a:	f3bf 8f6f 	isb	sy
 800c49e:	e7d8      	b.n	800c452 <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
 800c4a0:	f06f 0015 	mvn.w	r0, #21
}
 800c4a4:	4770      	bx	lr
		return -EPERM;
 800c4a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c4aa:	e7d5      	b.n	800c458 <z_impl_k_mutex_unlock+0x28>
 800c4ac:	2000153c 	.word	0x2000153c
 800c4b0:	20001560 	.word	0x20001560

0800c4b4 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
 800c4b4:	b538      	push	{r3, r4, r5, lr}
 800c4b6:	4604      	mov	r4, r0
	__asm__ volatile(
 800c4b8:	f04f 0310 	mov.w	r3, #16
 800c4bc:	f3ef 8511 	mrs	r5, BASEPRI
 800c4c0:	f383 8812 	msr	BASEPRI_MAX, r3
 800c4c4:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
 800c4c8:	f005 fad5 	bl	8011a76 <z_unpend_first_thread>

	if (thread != NULL) {
 800c4cc:	b140      	cbz	r0, 800c4e0 <z_impl_k_sem_give+0x2c>
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
 800c4d2:	f005 fa09 	bl	80118e8 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
 800c4d6:	4629      	mov	r1, r5
 800c4d8:	4809      	ldr	r0, [pc, #36]	; (800c500 <z_impl_k_sem_give+0x4c>)
 800c4da:	f000 f9f7 	bl	800c8cc <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
 800c4de:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
 800c4e0:	68a3      	ldr	r3, [r4, #8]
 800c4e2:	68e2      	ldr	r2, [r4, #12]
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	d008      	beq.n	800c4fa <z_impl_k_sem_give+0x46>
 800c4e8:	2201      	movs	r2, #1
 800c4ea:	4413      	add	r3, r2
 800c4ec:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
 800c4ee:	2102      	movs	r1, #2
 800c4f0:	f104 0010 	add.w	r0, r4, #16
 800c4f4:	f005 fc73 	bl	8011dde <z_handle_obj_poll_events>
}
 800c4f8:	e7ed      	b.n	800c4d6 <z_impl_k_sem_give+0x22>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	e7f5      	b.n	800c4ea <z_impl_k_sem_give+0x36>
 800c4fe:	bf00      	nop
 800c500:	20001564 	.word	0x20001564

0800c504 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
 800c504:	b510      	push	{r4, lr}
 800c506:	b082      	sub	sp, #8
 800c508:	f04f 0410 	mov.w	r4, #16
 800c50c:	f3ef 8111 	mrs	r1, BASEPRI
 800c510:	f384 8812 	msr	BASEPRI_MAX, r4
 800c514:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
 800c518:	6884      	ldr	r4, [r0, #8]
 800c51a:	b144      	cbz	r4, 800c52e <z_impl_k_sem_take+0x2a>
		sem->count--;
 800c51c:	3c01      	subs	r4, #1
 800c51e:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
 800c520:	f381 8811 	msr	BASEPRI, r1
 800c524:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
 800c528:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
 800c52a:	b002      	add	sp, #8
 800c52c:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800c52e:	ea53 0402 	orrs.w	r4, r3, r2
 800c532:	d006      	beq.n	800c542 <z_impl_k_sem_take+0x3e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
 800c534:	9200      	str	r2, [sp, #0]
 800c536:	9301      	str	r3, [sp, #4]
 800c538:	4602      	mov	r2, r0
 800c53a:	4805      	ldr	r0, [pc, #20]	; (800c550 <z_impl_k_sem_take+0x4c>)
 800c53c:	f000 fb36 	bl	800cbac <z_pend_curr>
	return ret;
 800c540:	e7f3      	b.n	800c52a <z_impl_k_sem_take+0x26>
 800c542:	f381 8811 	msr	BASEPRI, r1
 800c546:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
 800c54a:	f06f 000f 	mvn.w	r0, #15
 800c54e:	e7ec      	b.n	800c52a <z_impl_k_sem_take+0x26>
 800c550:	20001564 	.word	0x20001564

0800c554 <submit_to_queue_locked>:
 * @retval -EINVAL if no queue is provided
 * @retval -ENODEV if the queue is not started
 */
static int submit_to_queue_locked(struct k_work *work,
				  struct k_work_q **queuep)
{
 800c554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c556:	460d      	mov	r5, r1
	return (*flagp & BIT(bit)) != 0U;
 800c558:	68c3      	ldr	r3, [r0, #12]
	int ret = 0;

	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
 800c55a:	f013 0f02 	tst.w	r3, #2
 800c55e:	d15c      	bne.n	800c61a <submit_to_queue_locked+0xc6>
 800c560:	4604      	mov	r4, r0
		/* Disallowed */
		ret = -EBUSY;
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
 800c562:	f013 0f04 	tst.w	r3, #4
 800c566:	d15d      	bne.n	800c624 <submit_to_queue_locked+0xd0>
		/* Not currently queued */
		ret = 1;

		/* If no queue specified resubmit to last queue.
		 */
		if (*queuep == NULL) {
 800c568:	680b      	ldr	r3, [r1, #0]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d038      	beq.n	800c5e0 <submit_to_queue_locked+0x8c>
	return (*flagp & BIT(bit)) != 0U;
 800c56e:	68e3      	ldr	r3, [r4, #12]

		/* If the work is currently running we have to use the
		 * queue it's running on to prevent handler
		 * re-entrancy.
		 */
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
 800c570:	f013 0f01 	tst.w	r3, #1
 800c574:	d037      	beq.n	800c5e6 <submit_to_queue_locked+0x92>
			__ASSERT_NO_MSG(work->queue != NULL);
			*queuep = work->queue;
 800c576:	68a3      	ldr	r3, [r4, #8]
 800c578:	602b      	str	r3, [r5, #0]
			ret = 2;
 800c57a:	2702      	movs	r7, #2
		}

		int rc = queue_submit_locked(*queuep, work);
 800c57c:	682e      	ldr	r6, [r5, #0]
	if (queue == NULL) {
 800c57e:	2e00      	cmp	r6, #0
 800c580:	d03f      	beq.n	800c602 <submit_to_queue_locked+0xae>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
 800c582:	4b29      	ldr	r3, [pc, #164]	; (800c628 <submit_to_queue_locked+0xd4>)
 800c584:	689b      	ldr	r3, [r3, #8]
 800c586:	42b3      	cmp	r3, r6
 800c588:	d02f      	beq.n	800c5ea <submit_to_queue_locked+0x96>
 800c58a:	2300      	movs	r3, #0
 800c58c:	461a      	mov	r2, r3
	return (*flagp & BIT(bit)) != 0U;
 800c58e:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
 800c592:	f3c3 0180 	ubfx	r1, r3, #2, #1
 800c596:	f3c3 00c0 	ubfx	r0, r3, #3, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
 800c59a:	f013 0f01 	tst.w	r3, #1
 800c59e:	d033      	beq.n	800c608 <submit_to_queue_locked+0xb4>
	} else if (draining && !chained) {
 800c5a0:	b101      	cbz	r1, 800c5a4 <submit_to_queue_locked+0x50>
 800c5a2:	b3a2      	cbz	r2, 800c60e <submit_to_queue_locked+0xba>
	} else if (plugged && !draining) {
 800c5a4:	b100      	cbz	r0, 800c5a8 <submit_to_queue_locked+0x54>
 800c5a6:	b3a9      	cbz	r1, 800c614 <submit_to_queue_locked+0xc0>
	return node->next;
}

static inline void z_snode_next_set(sys_snode_t *parent, sys_snode_t *child)
{
	parent->next = child;
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	6023      	str	r3, [r4, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
 800c5ac:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
 800c5b0:	b313      	cbz	r3, 800c5f8 <submit_to_queue_locked+0xa4>
	parent->next = child;
 800c5b2:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800c5b4:	f8c6 4084 	str.w	r4, [r6, #132]	; 0x84
	if (queue != NULL) {
 800c5b8:	b12e      	cbz	r6, 800c5c6 <submit_to_queue_locked+0x72>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	4611      	mov	r1, r2
 800c5be:	f106 0088 	add.w	r0, r6, #136	; 0x88
 800c5c2:	f005 fac0 	bl	8011b46 <z_sched_wake>
		ret = 1;
 800c5c6:	2001      	movs	r0, #1

		if (rc < 0) {
 800c5c8:	2800      	cmp	r0, #0
 800c5ca:	db06      	blt.n	800c5da <submit_to_queue_locked+0x86>
	*flagp |= BIT(bit);
 800c5cc:	68e3      	ldr	r3, [r4, #12]
 800c5ce:	f043 0304 	orr.w	r3, r3, #4
 800c5d2:	60e3      	str	r3, [r4, #12]
			ret = rc;
		} else {
			flag_set(&work->flags, K_WORK_QUEUED_BIT);
			work->queue = *queuep;
 800c5d4:	682b      	ldr	r3, [r5, #0]
 800c5d6:	60a3      	str	r3, [r4, #8]
 800c5d8:	4638      	mov	r0, r7
		}
	} else {
		/* Already queued, do nothing. */
	}

	if (ret <= 0) {
 800c5da:	2800      	cmp	r0, #0
 800c5dc:	dc21      	bgt.n	800c622 <submit_to_queue_locked+0xce>
 800c5de:	e01e      	b.n	800c61e <submit_to_queue_locked+0xca>
			*queuep = work->queue;
 800c5e0:	6883      	ldr	r3, [r0, #8]
 800c5e2:	600b      	str	r3, [r1, #0]
 800c5e4:	e7c3      	b.n	800c56e <submit_to_queue_locked+0x1a>
		ret = 1;
 800c5e6:	2701      	movs	r7, #1
 800c5e8:	e7c8      	b.n	800c57c <submit_to_queue_locked+0x28>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
 800c5ea:	f005 f868 	bl	80116be <k_is_in_isr>
 800c5ee:	b908      	cbnz	r0, 800c5f4 <submit_to_queue_locked+0xa0>
 800c5f0:	2301      	movs	r3, #1
 800c5f2:	e7cb      	b.n	800c58c <submit_to_queue_locked+0x38>
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	e7c9      	b.n	800c58c <submit_to_queue_locked+0x38>
 800c5f8:	f8c6 4084 	str.w	r4, [r6, #132]	; 0x84
	list->head = node;
 800c5fc:	f8c6 4080 	str.w	r4, [r6, #128]	; 0x80
}
 800c600:	e7da      	b.n	800c5b8 <submit_to_queue_locked+0x64>
		return -EINVAL;
 800c602:	f06f 0015 	mvn.w	r0, #21
 800c606:	e7df      	b.n	800c5c8 <submit_to_queue_locked+0x74>
		ret = -ENODEV;
 800c608:	f06f 0012 	mvn.w	r0, #18
 800c60c:	e7dc      	b.n	800c5c8 <submit_to_queue_locked+0x74>
		ret = -EBUSY;
 800c60e:	f06f 000f 	mvn.w	r0, #15
 800c612:	e7d9      	b.n	800c5c8 <submit_to_queue_locked+0x74>
		ret = -EBUSY;
 800c614:	f06f 000f 	mvn.w	r0, #15
 800c618:	e7d6      	b.n	800c5c8 <submit_to_queue_locked+0x74>
		ret = -EBUSY;
 800c61a:	f06f 000f 	mvn.w	r0, #15
		*queuep = NULL;
 800c61e:	2300      	movs	r3, #0
 800c620:	602b      	str	r3, [r5, #0]
	}

	return ret;
}
 800c622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	int ret = 0;
 800c624:	2000      	movs	r0, #0
 800c626:	e7fa      	b.n	800c61e <submit_to_queue_locked+0xca>
 800c628:	2000153c 	.word	0x2000153c

0800c62c <finalize_cancel_locked>:
{
 800c62c:	b570      	push	{r4, r5, r6, lr}
 800c62e:	4605      	mov	r5, r0
	*flagp &= ~BIT(bit);
 800c630:	68c3      	ldr	r3, [r0, #12]
 800c632:	f023 0302 	bic.w	r3, r3, #2
 800c636:	60c3      	str	r3, [r0, #12]
	return list->head;
 800c638:	4b1a      	ldr	r3, [pc, #104]	; (800c6a4 <finalize_cancel_locked+0x78>)
 800c63a:	681b      	ldr	r3, [r3, #0]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
 800c63c:	b1fb      	cbz	r3, 800c67e <finalize_cancel_locked+0x52>
 800c63e:	461c      	mov	r4, r3
Z_GENLIST_PEEK_NEXT(slist, snode)
 800c640:	b103      	cbz	r3, 800c644 <finalize_cancel_locked+0x18>
	return node->next;
 800c642:	681c      	ldr	r4, [r3, #0]
 800c644:	2600      	movs	r6, #0
 800c646:	e01f      	b.n	800c688 <finalize_cancel_locked+0x5c>
			sys_slist_remove(&pending_cancels, prev, &wc->node);
 800c648:	461a      	mov	r2, r3
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
 800c64a:	b166      	cbz	r6, 800c666 <finalize_cancel_locked+0x3a>
	return node->next;
 800c64c:	6819      	ldr	r1, [r3, #0]
	parent->next = child;
 800c64e:	6031      	str	r1, [r6, #0]
	return list->tail;
 800c650:	4914      	ldr	r1, [pc, #80]	; (800c6a4 <finalize_cancel_locked+0x78>)
 800c652:	6849      	ldr	r1, [r1, #4]
Z_GENLIST_REMOVE(slist, snode)
 800c654:	428b      	cmp	r3, r1
 800c656:	d00f      	beq.n	800c678 <finalize_cancel_locked+0x4c>
	parent->next = child;
 800c658:	2100      	movs	r1, #0
 800c65a:	6011      	str	r1, [r2, #0]
			k_sem_give(&wc->sem);
 800c65c:	f103 0008 	add.w	r0, r3, #8
	z_impl_k_sem_give(sem);
 800c660:	f7ff ff28 	bl	800c4b4 <z_impl_k_sem_give>
}
 800c664:	e015      	b.n	800c692 <finalize_cancel_locked+0x66>
	return node->next;
 800c666:	6818      	ldr	r0, [r3, #0]
	list->head = node;
 800c668:	490e      	ldr	r1, [pc, #56]	; (800c6a4 <finalize_cancel_locked+0x78>)
 800c66a:	6008      	str	r0, [r1, #0]
	return list->tail;
 800c66c:	6849      	ldr	r1, [r1, #4]
Z_GENLIST_REMOVE(slist, snode)
 800c66e:	428b      	cmp	r3, r1
 800c670:	d1f2      	bne.n	800c658 <finalize_cancel_locked+0x2c>
	list->tail = node;
 800c672:	490c      	ldr	r1, [pc, #48]	; (800c6a4 <finalize_cancel_locked+0x78>)
 800c674:	6048      	str	r0, [r1, #4]
}
 800c676:	e7ef      	b.n	800c658 <finalize_cancel_locked+0x2c>
	list->tail = node;
 800c678:	490a      	ldr	r1, [pc, #40]	; (800c6a4 <finalize_cancel_locked+0x78>)
 800c67a:	604e      	str	r6, [r1, #4]
}
 800c67c:	e7ec      	b.n	800c658 <finalize_cancel_locked+0x2c>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
 800c67e:	461c      	mov	r4, r3
 800c680:	e7e0      	b.n	800c644 <finalize_cancel_locked+0x18>
 800c682:	4622      	mov	r2, r4
 800c684:	4623      	mov	r3, r4
 800c686:	4614      	mov	r4, r2
 800c688:	b153      	cbz	r3, 800c6a0 <finalize_cancel_locked+0x74>
		if (wc->work == work) {
 800c68a:	685a      	ldr	r2, [r3, #4]
 800c68c:	42aa      	cmp	r2, r5
 800c68e:	d0db      	beq.n	800c648 <finalize_cancel_locked+0x1c>
			prev = &wc->node;
 800c690:	461e      	mov	r6, r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
 800c692:	2c00      	cmp	r4, #0
 800c694:	d0f5      	beq.n	800c682 <finalize_cancel_locked+0x56>
 800c696:	4622      	mov	r2, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
 800c698:	2c00      	cmp	r4, #0
 800c69a:	d0f3      	beq.n	800c684 <finalize_cancel_locked+0x58>
	return node->next;
 800c69c:	6822      	ldr	r2, [r4, #0]
 800c69e:	e7f1      	b.n	800c684 <finalize_cancel_locked+0x58>
}
 800c6a0:	bd70      	pop	{r4, r5, r6, pc}
 800c6a2:	bf00      	nop
 800c6a4:	2000156c 	.word	0x2000156c

0800c6a8 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
 800c6a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6aa:	b085      	sub	sp, #20
 800c6ac:	4605      	mov	r5, r0
	struct k_work_q *queue = (struct k_work_q *)workq_ptr;
 800c6ae:	e016      	b.n	800c6de <work_queue_main+0x36>
	return (*flagp & BIT(bit)) != 0U;
 800c6b0:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
	*flagp &= ~BIT(bit);
 800c6b4:	f023 0204 	bic.w	r2, r3, #4
 800c6b8:	f8c5 2098 	str.w	r2, [r5, #152]	; 0x98
			 * which should never happen, even line 'if (work != NULL)'
			 * ensures that.
			 * This means that if node is not NULL, then work will not be NULL.
			 */
			handler = work->handler;
		} else if (flag_test_and_clear(&queue->flags,
 800c6bc:	f013 0f04 	tst.w	r3, #4
 800c6c0:	d159      	bne.n	800c776 <work_queue_main+0xce>
			 * the lock, and we didn't find work nor got asked to
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	9302      	str	r3, [sp, #8]
 800c6c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c6ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c6ce:	e9cd 2300 	strd	r2, r3, [sp]
 800c6d2:	f105 0288 	add.w	r2, r5, #136	; 0x88
 800c6d6:	4631      	mov	r1, r6
 800c6d8:	482e      	ldr	r0, [pc, #184]	; (800c794 <work_queue_main+0xec>)
 800c6da:	f000 fc81 	bl	800cfe0 <z_sched_wait>
	__asm__ volatile(
 800c6de:	f04f 0310 	mov.w	r3, #16
 800c6e2:	f3ef 8611 	mrs	r6, BASEPRI
 800c6e6:	f383 8812 	msr	BASEPRI_MAX, r3
 800c6ea:	f3bf 8f6f 	isb	sy
	return list->head;
 800c6ee:	f8d5 4080 	ldr.w	r4, [r5, #128]	; 0x80
Z_GENLIST_GET(slist, snode)
 800c6f2:	2c00      	cmp	r4, #0
 800c6f4:	d0dc      	beq.n	800c6b0 <work_queue_main+0x8>
	return node->next;
 800c6f6:	6823      	ldr	r3, [r4, #0]
	list->head = node;
 800c6f8:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
	return list->tail;
 800c6fc:	f8d5 2084 	ldr.w	r2, [r5, #132]	; 0x84
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
 800c700:	4294      	cmp	r4, r2
 800c702:	d035      	beq.n	800c770 <work_queue_main+0xc8>
	*flagp |= BIT(bit);
 800c704:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800c708:	f043 0302 	orr.w	r3, r3, #2
 800c70c:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
 800c710:	68e3      	ldr	r3, [r4, #12]
 800c712:	f043 0301 	orr.w	r3, r3, #1
 800c716:	60e3      	str	r3, [r4, #12]
	*flagp &= ~BIT(bit);
 800c718:	f023 0304 	bic.w	r3, r3, #4
 800c71c:	60e3      	str	r3, [r4, #12]
			handler = work->handler;
 800c71e:	6863      	ldr	r3, [r4, #4]
		if (work == NULL) {
 800c720:	2c00      	cmp	r4, #0
 800c722:	d0ce      	beq.n	800c6c2 <work_queue_main+0x1a>
	__asm__ volatile(
 800c724:	f386 8811 	msr	BASEPRI, r6
 800c728:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
		handler(work);
 800c72c:	4620      	mov	r0, r4
 800c72e:	4798      	blx	r3
	__asm__ volatile(
 800c730:	f04f 0310 	mov.w	r3, #16
 800c734:	f3ef 8611 	mrs	r6, BASEPRI
 800c738:	f383 8812 	msr	BASEPRI_MAX, r3
 800c73c:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
 800c740:	68e3      	ldr	r3, [r4, #12]
 800c742:	f023 0301 	bic.w	r3, r3, #1
 800c746:	60e3      	str	r3, [r4, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
 800c748:	f013 0f02 	tst.w	r3, #2
 800c74c:	d11e      	bne.n	800c78c <work_queue_main+0xe4>
	*flagp &= ~BIT(bit);
 800c74e:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800c752:	f023 0302 	bic.w	r3, r3, #2
 800c756:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
	return (*flagp & BIT(bit)) != 0U;
 800c75a:	f3c3 2300 	ubfx	r3, r3, #8, #1
	__asm__ volatile(
 800c75e:	f386 8811 	msr	BASEPRI, r6
 800c762:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
 800c766:	2b00      	cmp	r3, #0
 800c768:	d1b9      	bne.n	800c6de <work_queue_main+0x36>
	z_impl_k_yield();
 800c76a:	f000 fb53 	bl	800ce14 <z_impl_k_yield>
}
 800c76e:	e7b6      	b.n	800c6de <work_queue_main+0x36>
	list->tail = node;
 800c770:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
}
 800c774:	e7c6      	b.n	800c704 <work_queue_main+0x5c>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
 800c776:	f105 0790 	add.w	r7, r5, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
 800c77a:	2200      	movs	r2, #0
 800c77c:	2101      	movs	r1, #1
 800c77e:	4638      	mov	r0, r7
 800c780:	f005 f9e1 	bl	8011b46 <z_sched_wake>
 800c784:	2800      	cmp	r0, #0
 800c786:	d1f8      	bne.n	800c77a <work_queue_main+0xd2>
		k_work_handler_t handler = NULL;
 800c788:	2300      	movs	r3, #0
 800c78a:	e7c9      	b.n	800c720 <work_queue_main+0x78>
			finalize_cancel_locked(work);
 800c78c:	4620      	mov	r0, r4
 800c78e:	f7ff ff4d 	bl	800c62c <finalize_cancel_locked>
 800c792:	e7dc      	b.n	800c74e <work_queue_main+0xa6>
 800c794:	20001568 	.word	0x20001568

0800c798 <k_work_submit>:
{
 800c798:	b508      	push	{r3, lr}
 800c79a:	4601      	mov	r1, r0
	int ret = k_work_submit_to_queue(&k_sys_work_q, work);
 800c79c:	4801      	ldr	r0, [pc, #4]	; (800c7a4 <k_work_submit+0xc>)
 800c79e:	f005 f80d 	bl	80117bc <k_work_submit_to_queue>
}
 800c7a2:	bd08      	pop	{r3, pc}
 800c7a4:	20000d80 	.word	0x20000d80

0800c7a8 <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
 800c7a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7aa:	b089      	sub	sp, #36	; 0x24
 800c7ac:	4604      	mov	r4, r0
 800c7ae:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	list->head = NULL;
 800c7b0:	2000      	movs	r0, #0
 800c7b2:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
	list->tail = NULL;
 800c7b6:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
 800c7ba:	f104 0088 	add.w	r0, r4, #136	; 0x88
	list->head = (sys_dnode_t *)list;
 800c7be:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
	list->tail = (sys_dnode_t *)list;
 800c7c2:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
 800c7c6:	f104 0090 	add.w	r0, r4, #144	; 0x90
	list->head = (sys_dnode_t *)list;
 800c7ca:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
	list->tail = (sys_dnode_t *)list;
 800c7ce:	f8c4 0094 	str.w	r0, [r4, #148]	; 0x94

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
 800c7d2:	b1fd      	cbz	r5, 800c814 <k_work_queue_start+0x6c>
 800c7d4:	7928      	ldrb	r0, [r5, #4]
 800c7d6:	b9f8      	cbnz	r0, 800c818 <k_work_queue_start+0x70>
	uint32_t flags = K_WORK_QUEUE_STARTED;
 800c7d8:	2001      	movs	r0, #1
	*flagp = flags;
 800c7da:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
 800c7de:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800c7e2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c7e6:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c7ea:	2000      	movs	r0, #0
 800c7ec:	9004      	str	r0, [sp, #16]
 800c7ee:	9303      	str	r3, [sp, #12]
 800c7f0:	9002      	str	r0, [sp, #8]
 800c7f2:	9001      	str	r0, [sp, #4]
 800c7f4:	9400      	str	r4, [sp, #0]
 800c7f6:	4b0a      	ldr	r3, [pc, #40]	; (800c820 <k_work_queue_start+0x78>)
 800c7f8:	4620      	mov	r0, r4
 800c7fa:	f004 ff7a 	bl	80116f2 <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
 800c7fe:	b125      	cbz	r5, 800c80a <k_work_queue_start+0x62>
 800c800:	6829      	ldr	r1, [r5, #0]
 800c802:	b111      	cbz	r1, 800c80a <k_work_queue_start+0x62>
	return z_impl_k_thread_name_set(thread, str);
 800c804:	4620      	mov	r0, r4
 800c806:	f004 ff60 	bl	80116ca <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
 800c80a:	4620      	mov	r0, r4
 800c80c:	f004 ff62 	bl	80116d4 <z_impl_k_thread_start>
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
 800c810:	b009      	add	sp, #36	; 0x24
 800c812:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t flags = K_WORK_QUEUE_STARTED;
 800c814:	2001      	movs	r0, #1
 800c816:	e7e0      	b.n	800c7da <k_work_queue_start+0x32>
		flags |= K_WORK_QUEUE_NO_YIELD;
 800c818:	f240 1001 	movw	r0, #257	; 0x101
 800c81c:	e7dd      	b.n	800c7da <k_work_queue_start+0x32>
 800c81e:	bf00      	nop
 800c820:	0800c6a9 	.word	0x0800c6a9

0800c824 <add_thread_timeout>:
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800c824:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c828:	bf08      	it	eq
 800c82a:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800c82e:	d100      	bne.n	800c832 <add_thread_timeout+0xe>
 800c830:	4770      	bx	lr
{
 800c832:	b508      	push	{r3, lr}
 800c834:	4902      	ldr	r1, [pc, #8]	; (800c840 <add_thread_timeout+0x1c>)
 800c836:	3018      	adds	r0, #24
 800c838:	f000 fc48 	bl	800d0cc <z_add_timeout>
		z_add_thread_timeout(thread, timeout);
	}
}
 800c83c:	bd08      	pop	{r3, pc}
 800c83e:	bf00      	nop
 800c840:	08011921 	.word	0x08011921

0800c844 <z_reset_time_slice>:
{
 800c844:	b508      	push	{r3, lr}
	if (slice_time != 0) {
 800c846:	4b08      	ldr	r3, [pc, #32]	; (800c868 <z_reset_time_slice+0x24>)
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	b903      	cbnz	r3, 800c84e <z_reset_time_slice+0xa>
}
 800c84c:	bd08      	pop	{r3, pc}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
 800c84e:	f7fd fa95 	bl	8009d7c <sys_clock_elapsed>
 800c852:	4603      	mov	r3, r0
 800c854:	4a04      	ldr	r2, [pc, #16]	; (800c868 <z_reset_time_slice+0x24>)
 800c856:	6810      	ldr	r0, [r2, #0]
 800c858:	4403      	add	r3, r0
 800c85a:	4a04      	ldr	r2, [pc, #16]	; (800c86c <z_reset_time_slice+0x28>)
 800c85c:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
 800c85e:	2100      	movs	r1, #0
 800c860:	f005 f9dd 	bl	8011c1e <z_set_timeout_expiry>
}
 800c864:	e7f2      	b.n	800c84c <z_reset_time_slice+0x8>
 800c866:	bf00      	nop
 800c868:	20001580 	.word	0x20001580
 800c86c:	2000153c 	.word	0x2000153c

0800c870 <k_sched_time_slice_set>:
{
 800c870:	b570      	push	{r4, r5, r6, lr}
 800c872:	4604      	mov	r4, r0
 800c874:	460d      	mov	r5, r1
	LOCKED(&sched_spinlock) {
 800c876:	2300      	movs	r3, #0
	__asm__ volatile(
 800c878:	f04f 0210 	mov.w	r2, #16
 800c87c:	f3ef 8611 	mrs	r6, BASEPRI
 800c880:	f382 8812 	msr	BASEPRI_MAX, r2
 800c884:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
 800c888:	e00c      	b.n	800c8a4 <k_sched_time_slice_set+0x34>
			slice_time = MAX(2, slice_time);
 800c88a:	2b02      	cmp	r3, #2
 800c88c:	bfb8      	it	lt
 800c88e:	2302      	movlt	r3, #2
 800c890:	6013      	str	r3, [r2, #0]
		slice_max_prio = prio;
 800c892:	4b0b      	ldr	r3, [pc, #44]	; (800c8c0 <k_sched_time_slice_set+0x50>)
 800c894:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
 800c896:	f7ff ffd5 	bl	800c844 <z_reset_time_slice>
	__asm__ volatile(
 800c89a:	f386 8811 	msr	BASEPRI, r6
 800c89e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800c8a2:	2301      	movs	r3, #1
 800c8a4:	b953      	cbnz	r3, 800c8bc <k_sched_time_slice_set+0x4c>
		_current_cpu->slice_ticks = 0;
 800c8a6:	4b07      	ldr	r3, [pc, #28]	; (800c8c4 <k_sched_time_slice_set+0x54>)
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	611a      	str	r2, [r3, #16]
			return ((uint32_t)t) * (to_hz / from_hz);
 800c8ac:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800c8b0:	005b      	lsls	r3, r3, #1
		slice_time = k_ms_to_ticks_ceil32(slice);
 800c8b2:	4a05      	ldr	r2, [pc, #20]	; (800c8c8 <k_sched_time_slice_set+0x58>)
 800c8b4:	6013      	str	r3, [r2, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
 800c8b6:	2c00      	cmp	r4, #0
 800c8b8:	dce7      	bgt.n	800c88a <k_sched_time_slice_set+0x1a>
 800c8ba:	e7ea      	b.n	800c892 <k_sched_time_slice_set+0x22>
}
 800c8bc:	bd70      	pop	{r4, r5, r6, pc}
 800c8be:	bf00      	nop
 800c8c0:	2000157c 	.word	0x2000157c
 800c8c4:	2000153c 	.word	0x2000153c
 800c8c8:	20001580 	.word	0x20001580

0800c8cc <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
 800c8cc:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
 800c8ce:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800c8d0:	b921      	cbnz	r1, 800c8dc <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c8d2:	f3ef 8305 	mrs	r3, IPSR
 800c8d6:	b913      	cbnz	r3, 800c8de <z_reschedule+0x12>
 800c8d8:	2101      	movs	r1, #1
 800c8da:	e000      	b.n	800c8de <z_reschedule+0x12>
 800c8dc:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
 800c8de:	f011 0f01 	tst.w	r1, #1
 800c8e2:	d007      	beq.n	800c8f4 <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
 800c8e4:	4b06      	ldr	r3, [pc, #24]	; (800c900 <z_reschedule+0x34>)
 800c8e6:	699a      	ldr	r2, [r3, #24]
	return new_thread != _current;
 800c8e8:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	d002      	beq.n	800c8f4 <z_reschedule+0x28>
	ret = arch_swap(key);
 800c8ee:	f7f8 faed 	bl	8004ecc <arch_swap>
		z_swap(lock, key);
 800c8f2:	e003      	b.n	800c8fc <z_reschedule+0x30>
 800c8f4:	f380 8811 	msr	BASEPRI, r0
 800c8f8:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
 800c8fc:	bd08      	pop	{r3, pc}
 800c8fe:	bf00      	nop
 800c900:	2000153c 	.word	0x2000153c

0800c904 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
 800c904:	2300      	movs	r3, #0
	__asm__ volatile(
 800c906:	f04f 0210 	mov.w	r2, #16
 800c90a:	f3ef 8111 	mrs	r1, BASEPRI
 800c90e:	f382 8812 	msr	BASEPRI_MAX, r2
 800c912:	f3bf 8f6f 	isb	sy
 800c916:	e009      	b.n	800c92c <k_sched_lock+0x28>
	--_current->base.sched_locked;
 800c918:	4b06      	ldr	r3, [pc, #24]	; (800c934 <k_sched_lock+0x30>)
 800c91a:	689a      	ldr	r2, [r3, #8]
 800c91c:	7bd3      	ldrb	r3, [r2, #15]
 800c91e:	3b01      	subs	r3, #1
 800c920:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
 800c922:	f381 8811 	msr	BASEPRI, r1
 800c926:	f3bf 8f6f 	isb	sy
 800c92a:	2301      	movs	r3, #1
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d0f3      	beq.n	800c918 <k_sched_lock+0x14>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
 800c930:	4770      	bx	lr
 800c932:	bf00      	nop
 800c934:	2000153c 	.word	0x2000153c

0800c938 <update_cache>:
{
 800c938:	b538      	push	{r3, r4, r5, lr}
 800c93a:	4604      	mov	r4, r0
	return _priq_run_best(curr_cpu_runq());
 800c93c:	480f      	ldr	r0, [pc, #60]	; (800c97c <update_cache+0x44>)
 800c93e:	f004 ffcc 	bl	80118da <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
 800c942:	4605      	mov	r5, r0
 800c944:	b170      	cbz	r0, 800c964 <update_cache+0x2c>
	if (preempt_ok != 0) {
 800c946:	b984      	cbnz	r4, 800c96a <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
 800c948:	4b0d      	ldr	r3, [pc, #52]	; (800c980 <update_cache+0x48>)
 800c94a:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
 800c94c:	7b5a      	ldrb	r2, [r3, #13]
 800c94e:	f012 0f1f 	tst.w	r2, #31
 800c952:	d10a      	bne.n	800c96a <update_cache+0x32>
	return node->next != NULL;
 800c954:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
 800c956:	b942      	cbnz	r2, 800c96a <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
 800c958:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
 800c95a:	2a7f      	cmp	r2, #127	; 0x7f
 800c95c:	d905      	bls.n	800c96a <update_cache+0x32>
		_kernel.ready_q.cache = _current;
 800c95e:	4a08      	ldr	r2, [pc, #32]	; (800c980 <update_cache+0x48>)
 800c960:	6193      	str	r3, [r2, #24]
 800c962:	e00a      	b.n	800c97a <update_cache+0x42>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
 800c964:	4b06      	ldr	r3, [pc, #24]	; (800c980 <update_cache+0x48>)
 800c966:	68dd      	ldr	r5, [r3, #12]
 800c968:	e7ed      	b.n	800c946 <update_cache+0xe>
		if (thread != _current) {
 800c96a:	4b05      	ldr	r3, [pc, #20]	; (800c980 <update_cache+0x48>)
 800c96c:	689b      	ldr	r3, [r3, #8]
 800c96e:	42ab      	cmp	r3, r5
 800c970:	d001      	beq.n	800c976 <update_cache+0x3e>
			z_reset_time_slice();
 800c972:	f7ff ff67 	bl	800c844 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
 800c976:	4b02      	ldr	r3, [pc, #8]	; (800c980 <update_cache+0x48>)
 800c978:	619d      	str	r5, [r3, #24]
}
 800c97a:	bd38      	pop	{r3, r4, r5, pc}
 800c97c:	20001558 	.word	0x20001558
 800c980:	2000153c 	.word	0x2000153c

0800c984 <move_thread_to_end_of_prio_q>:
{
 800c984:	b538      	push	{r3, r4, r5, lr}
 800c986:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
 800c988:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
 800c98a:	f990 300d 	ldrsb.w	r3, [r0, #13]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	db28      	blt.n	800c9e4 <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
 800c992:	7b6b      	ldrb	r3, [r5, #13]
 800c994:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c998:	736b      	strb	r3, [r5, #13]
	return list->head == list;
 800c99a:	4b1a      	ldr	r3, [pc, #104]	; (800ca04 <move_thread_to_end_of_prio_q+0x80>)
 800c99c:	f853 4f1c 	ldr.w	r4, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800c9a0:	429c      	cmp	r4, r3
 800c9a2:	d02d      	beq.n	800ca00 <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800c9a4:	b16c      	cbz	r4, 800c9c2 <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800c9a6:	4621      	mov	r1, r4
 800c9a8:	4628      	mov	r0, r5
 800c9aa:	f004 ff2b 	bl	8011804 <z_sched_prio_cmp>
 800c9ae:	2800      	cmp	r0, #0
 800c9b0:	dc20      	bgt.n	800c9f4 <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800c9b2:	b134      	cbz	r4, 800c9c2 <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
 800c9b4:	4b13      	ldr	r3, [pc, #76]	; (800ca04 <move_thread_to_end_of_prio_q+0x80>)
 800c9b6:	6a1b      	ldr	r3, [r3, #32]
 800c9b8:	429c      	cmp	r4, r3
 800c9ba:	d002      	beq.n	800c9c2 <move_thread_to_end_of_prio_q+0x3e>
 800c9bc:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800c9be:	2c00      	cmp	r4, #0
 800c9c0:	d1f0      	bne.n	800c9a4 <move_thread_to_end_of_prio_q+0x20>
 * @param node the element to append
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
 800c9c2:	4b10      	ldr	r3, [pc, #64]	; (800ca04 <move_thread_to_end_of_prio_q+0x80>)
 800c9c4:	6a1a      	ldr	r2, [r3, #32]

	node->next = list;
 800c9c6:	f103 011c 	add.w	r1, r3, #28
 800c9ca:	6029      	str	r1, [r5, #0]
	node->prev = tail;
 800c9cc:	606a      	str	r2, [r5, #4]

	tail->next = node;
 800c9ce:	6015      	str	r5, [r2, #0]
	list->tail = node;
 800c9d0:	621d      	str	r5, [r3, #32]
	update_cache(thread == _current);
 800c9d2:	4b0c      	ldr	r3, [pc, #48]	; (800ca04 <move_thread_to_end_of_prio_q+0x80>)
 800c9d4:	6898      	ldr	r0, [r3, #8]
 800c9d6:	42a8      	cmp	r0, r5
 800c9d8:	bf14      	ite	ne
 800c9da:	2000      	movne	r0, #0
 800c9dc:	2001      	moveq	r0, #1
 800c9de:	f7ff ffab 	bl	800c938 <update_cache>
}
 800c9e2:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800c9e4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c9e8:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800c9ea:	4601      	mov	r1, r0
 800c9ec:	4806      	ldr	r0, [pc, #24]	; (800ca08 <move_thread_to_end_of_prio_q+0x84>)
 800c9ee:	f004 ff48 	bl	8011882 <z_priq_dumb_remove>
}
 800c9f2:	e7ce      	b.n	800c992 <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
 800c9f4:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
 800c9f6:	606b      	str	r3, [r5, #4]
	node->next = successor;
 800c9f8:	602c      	str	r4, [r5, #0]
	prev->next = node;
 800c9fa:	601d      	str	r5, [r3, #0]
	successor->prev = node;
 800c9fc:	6065      	str	r5, [r4, #4]
}
 800c9fe:	e7e8      	b.n	800c9d2 <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800ca00:	2400      	movs	r4, #0
 800ca02:	e7cf      	b.n	800c9a4 <move_thread_to_end_of_prio_q+0x20>
 800ca04:	2000153c 	.word	0x2000153c
 800ca08:	20001558 	.word	0x20001558

0800ca0c <z_time_slice>:
{
 800ca0c:	b510      	push	{r4, lr}
	__asm__ volatile(
 800ca0e:	f04f 0310 	mov.w	r3, #16
 800ca12:	f3ef 8411 	mrs	r4, BASEPRI
 800ca16:	f383 8812 	msr	BASEPRI_MAX, r3
 800ca1a:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
 800ca1e:	4b21      	ldr	r3, [pc, #132]	; (800caa4 <z_time_slice+0x98>)
 800ca20:	689b      	ldr	r3, [r3, #8]
 800ca22:	4a21      	ldr	r2, [pc, #132]	; (800caa8 <z_time_slice+0x9c>)
 800ca24:	6812      	ldr	r2, [r2, #0]
 800ca26:	4293      	cmp	r3, r2
 800ca28:	d017      	beq.n	800ca5a <z_time_slice+0x4e>
	pending_current = NULL;
 800ca2a:	4a1f      	ldr	r2, [pc, #124]	; (800caa8 <z_time_slice+0x9c>)
 800ca2c:	2100      	movs	r1, #0
 800ca2e:	6011      	str	r1, [r2, #0]
	if (slice_time && sliceable(_current)) {
 800ca30:	4a1e      	ldr	r2, [pc, #120]	; (800caac <z_time_slice+0xa0>)
 800ca32:	6812      	ldr	r2, [r2, #0]
 800ca34:	b372      	cbz	r2, 800ca94 <z_time_slice+0x88>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
 800ca36:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
 800ca38:	2a7f      	cmp	r2, #127	; 0x7f
 800ca3a:	d815      	bhi.n	800ca68 <z_time_slice+0x5c>
	uint8_t state = thread->base.thread_state;
 800ca3c:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
 800ca3e:	f012 0f1f 	tst.w	r2, #31
 800ca42:	d11b      	bne.n	800ca7c <z_time_slice+0x70>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
 800ca44:	f993 100e 	ldrsb.w	r1, [r3, #14]
 800ca48:	4a19      	ldr	r2, [pc, #100]	; (800cab0 <z_time_slice+0xa4>)
 800ca4a:	6812      	ldr	r2, [r2, #0]
 800ca4c:	4291      	cmp	r1, r2
 800ca4e:	db17      	blt.n	800ca80 <z_time_slice+0x74>
		&& !z_is_idle_thread_object(thread);
 800ca50:	4a18      	ldr	r2, [pc, #96]	; (800cab4 <z_time_slice+0xa8>)
 800ca52:	4293      	cmp	r3, r2
 800ca54:	d016      	beq.n	800ca84 <z_time_slice+0x78>
 800ca56:	2201      	movs	r2, #1
 800ca58:	e007      	b.n	800ca6a <z_time_slice+0x5e>
		z_reset_time_slice();
 800ca5a:	f7ff fef3 	bl	800c844 <z_reset_time_slice>
	__asm__ volatile(
 800ca5e:	f384 8811 	msr	BASEPRI, r4
 800ca62:	f3bf 8f6f 	isb	sy
		return;
 800ca66:	e01c      	b.n	800caa2 <z_time_slice+0x96>
		&& !z_is_idle_thread_object(thread);
 800ca68:	2200      	movs	r2, #0
	if (slice_time && sliceable(_current)) {
 800ca6a:	b19a      	cbz	r2, 800ca94 <z_time_slice+0x88>
		if (ticks >= _current_cpu->slice_ticks) {
 800ca6c:	4a0d      	ldr	r2, [pc, #52]	; (800caa4 <z_time_slice+0x98>)
 800ca6e:	6912      	ldr	r2, [r2, #16]
 800ca70:	4282      	cmp	r2, r0
 800ca72:	dd09      	ble.n	800ca88 <z_time_slice+0x7c>
			_current_cpu->slice_ticks -= ticks;
 800ca74:	1a10      	subs	r0, r2, r0
 800ca76:	4b0b      	ldr	r3, [pc, #44]	; (800caa4 <z_time_slice+0x98>)
 800ca78:	6118      	str	r0, [r3, #16]
 800ca7a:	e00e      	b.n	800ca9a <z_time_slice+0x8e>
		&& !z_is_idle_thread_object(thread);
 800ca7c:	2200      	movs	r2, #0
 800ca7e:	e7f4      	b.n	800ca6a <z_time_slice+0x5e>
 800ca80:	2200      	movs	r2, #0
 800ca82:	e7f2      	b.n	800ca6a <z_time_slice+0x5e>
 800ca84:	2200      	movs	r2, #0
 800ca86:	e7f0      	b.n	800ca6a <z_time_slice+0x5e>
			move_thread_to_end_of_prio_q(_current);
 800ca88:	4618      	mov	r0, r3
 800ca8a:	f7ff ff7b 	bl	800c984 <move_thread_to_end_of_prio_q>
			z_reset_time_slice();
 800ca8e:	f7ff fed9 	bl	800c844 <z_reset_time_slice>
 800ca92:	e002      	b.n	800ca9a <z_time_slice+0x8e>
		_current_cpu->slice_ticks = 0;
 800ca94:	4b03      	ldr	r3, [pc, #12]	; (800caa4 <z_time_slice+0x98>)
 800ca96:	2200      	movs	r2, #0
 800ca98:	611a      	str	r2, [r3, #16]
 800ca9a:	f384 8811 	msr	BASEPRI, r4
 800ca9e:	f3bf 8f6f 	isb	sy
}
 800caa2:	bd10      	pop	{r4, pc}
 800caa4:	2000153c 	.word	0x2000153c
 800caa8:	20001574 	.word	0x20001574
 800caac:	20001580 	.word	0x20001580
 800cab0:	2000157c 	.word	0x2000157c
 800cab4:	20000c78 	.word	0x20000c78

0800cab8 <ready_thread>:
{
 800cab8:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
 800caba:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
 800cabc:	f990 200d 	ldrsb.w	r2, [r0, #13]
 800cac0:	2a00      	cmp	r2, #0
 800cac2:	db2d      	blt.n	800cb20 <ready_thread+0x68>
 800cac4:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 800cac6:	f013 0f1f 	tst.w	r3, #31
 800caca:	d105      	bne.n	800cad8 <ready_thread+0x20>
	return node->next != NULL;
 800cacc:	6982      	ldr	r2, [r0, #24]
 800cace:	b10a      	cbz	r2, 800cad4 <ready_thread+0x1c>
 800cad0:	2200      	movs	r2, #0
 800cad2:	e002      	b.n	800cada <ready_thread+0x22>
 800cad4:	2201      	movs	r2, #1
 800cad6:	e000      	b.n	800cada <ready_thread+0x22>
 800cad8:	2200      	movs	r2, #0
 800cada:	b30a      	cbz	r2, 800cb20 <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
 800cadc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cae0:	7363      	strb	r3, [r4, #13]
	return list->head == list;
 800cae2:	4b14      	ldr	r3, [pc, #80]	; (800cb34 <ready_thread+0x7c>)
 800cae4:	f853 5f1c 	ldr.w	r5, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800cae8:	429d      	cmp	r5, r3
 800caea:	d020      	beq.n	800cb2e <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800caec:	b16d      	cbz	r5, 800cb0a <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800caee:	4629      	mov	r1, r5
 800caf0:	4620      	mov	r0, r4
 800caf2:	f004 fe87 	bl	8011804 <z_sched_prio_cmp>
 800caf6:	2800      	cmp	r0, #0
 800caf8:	dc13      	bgt.n	800cb22 <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800cafa:	b135      	cbz	r5, 800cb0a <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
 800cafc:	4b0d      	ldr	r3, [pc, #52]	; (800cb34 <ready_thread+0x7c>)
 800cafe:	6a1b      	ldr	r3, [r3, #32]
 800cb00:	429d      	cmp	r5, r3
 800cb02:	d002      	beq.n	800cb0a <ready_thread+0x52>
 800cb04:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800cb06:	2d00      	cmp	r5, #0
 800cb08:	d1f0      	bne.n	800caec <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
 800cb0a:	4b0a      	ldr	r3, [pc, #40]	; (800cb34 <ready_thread+0x7c>)
 800cb0c:	6a1a      	ldr	r2, [r3, #32]
	node->next = list;
 800cb0e:	f103 011c 	add.w	r1, r3, #28
 800cb12:	6021      	str	r1, [r4, #0]
	node->prev = tail;
 800cb14:	6062      	str	r2, [r4, #4]
	tail->next = node;
 800cb16:	6014      	str	r4, [r2, #0]
	list->tail = node;
 800cb18:	621c      	str	r4, [r3, #32]
		update_cache(0);
 800cb1a:	2000      	movs	r0, #0
 800cb1c:	f7ff ff0c 	bl	800c938 <update_cache>
}
 800cb20:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
 800cb22:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
 800cb24:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800cb26:	6025      	str	r5, [r4, #0]
	prev->next = node;
 800cb28:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800cb2a:	606c      	str	r4, [r5, #4]
}
 800cb2c:	e7f5      	b.n	800cb1a <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800cb2e:	2500      	movs	r5, #0
 800cb30:	e7dc      	b.n	800caec <ready_thread+0x34>
 800cb32:	bf00      	nop
 800cb34:	2000153c 	.word	0x2000153c

0800cb38 <z_sched_start>:
{
 800cb38:	b510      	push	{r4, lr}
	__asm__ volatile(
 800cb3a:	f04f 0310 	mov.w	r3, #16
 800cb3e:	f3ef 8411 	mrs	r4, BASEPRI
 800cb42:	f383 8812 	msr	BASEPRI_MAX, r3
 800cb46:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
 800cb4a:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
 800cb4c:	f013 0f04 	tst.w	r3, #4
 800cb50:	d104      	bne.n	800cb5c <z_sched_start+0x24>
	__asm__ volatile(
 800cb52:	f384 8811 	msr	BASEPRI, r4
 800cb56:	f3bf 8f6f 	isb	sy
}
 800cb5a:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
 800cb5c:	f023 0304 	bic.w	r3, r3, #4
 800cb60:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
 800cb62:	f7ff ffa9 	bl	800cab8 <ready_thread>
	z_reschedule(&sched_spinlock, key);
 800cb66:	4621      	mov	r1, r4
 800cb68:	4801      	ldr	r0, [pc, #4]	; (800cb70 <z_sched_start+0x38>)
 800cb6a:	f7ff feaf 	bl	800c8cc <z_reschedule>
 800cb6e:	e7f4      	b.n	800cb5a <z_sched_start+0x22>
 800cb70:	20001578 	.word	0x20001578

0800cb74 <unready_thread>:
{
 800cb74:	b510      	push	{r4, lr}
 800cb76:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
 800cb78:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
 800cb7a:	f990 300d 	ldrsb.w	r3, [r0, #13]
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	db08      	blt.n	800cb94 <unready_thread+0x20>
	update_cache(thread == _current);
 800cb82:	4b08      	ldr	r3, [pc, #32]	; (800cba4 <unready_thread+0x30>)
 800cb84:	6898      	ldr	r0, [r3, #8]
 800cb86:	42a0      	cmp	r0, r4
 800cb88:	bf14      	ite	ne
 800cb8a:	2000      	movne	r0, #0
 800cb8c:	2001      	moveq	r0, #1
 800cb8e:	f7ff fed3 	bl	800c938 <update_cache>
}
 800cb92:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800cb94:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800cb98:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800cb9a:	4601      	mov	r1, r0
 800cb9c:	4802      	ldr	r0, [pc, #8]	; (800cba8 <unready_thread+0x34>)
 800cb9e:	f004 fe70 	bl	8011882 <z_priq_dumb_remove>
}
 800cba2:	e7ee      	b.n	800cb82 <unready_thread+0xe>
 800cba4:	2000153c 	.word	0x2000153c
 800cba8:	20001558 	.word	0x20001558

0800cbac <z_pend_curr>:
{
 800cbac:	b510      	push	{r4, lr}
 800cbae:	460c      	mov	r4, r1
 800cbb0:	4611      	mov	r1, r2
	pending_current = _current;
 800cbb2:	4b06      	ldr	r3, [pc, #24]	; (800cbcc <z_pend_curr+0x20>)
 800cbb4:	6898      	ldr	r0, [r3, #8]
 800cbb6:	4b06      	ldr	r3, [pc, #24]	; (800cbd0 <z_pend_curr+0x24>)
 800cbb8:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
 800cbba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cbbe:	f004 ff11 	bl	80119e4 <pend>
 800cbc2:	4620      	mov	r0, r4
 800cbc4:	f7f8 f982 	bl	8004ecc <arch_swap>
}
 800cbc8:	bd10      	pop	{r4, pc}
 800cbca:	bf00      	nop
 800cbcc:	2000153c 	.word	0x2000153c
 800cbd0:	20001574 	.word	0x20001574

0800cbd4 <z_set_prio>:
{
 800cbd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbd8:	4604      	mov	r4, r0
 800cbda:	460e      	mov	r6, r1
	LOCKED(&sched_spinlock) {
 800cbdc:	2300      	movs	r3, #0
	__asm__ volatile(
 800cbde:	f04f 0210 	mov.w	r2, #16
 800cbe2:	f3ef 8811 	mrs	r8, BASEPRI
 800cbe6:	f382 8812 	msr	BASEPRI_MAX, r2
 800cbea:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
 800cbee:	461f      	mov	r7, r3
 800cbf0:	e008      	b.n	800cc04 <z_set_prio+0x30>
		if (need_sched) {
 800cbf2:	f012 0701 	ands.w	r7, r2, #1
 800cbf6:	d111      	bne.n	800cc1c <z_set_prio+0x48>
			thread->base.prio = prio;
 800cbf8:	73a6      	strb	r6, [r4, #14]
	__asm__ volatile(
 800cbfa:	f388 8811 	msr	BASEPRI, r8
 800cbfe:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800cc02:	2301      	movs	r3, #1
 800cc04:	461a      	mov	r2, r3
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d13d      	bne.n	800cc86 <z_set_prio+0xb2>
	uint8_t state = thread->base.thread_state;
 800cc0a:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 800cc0c:	f013 0f1f 	tst.w	r3, #31
 800cc10:	d1ef      	bne.n	800cbf2 <z_set_prio+0x1e>
	return node->next != NULL;
 800cc12:	69a1      	ldr	r1, [r4, #24]
 800cc14:	2900      	cmp	r1, #0
 800cc16:	d1ec      	bne.n	800cbf2 <z_set_prio+0x1e>
 800cc18:	2201      	movs	r2, #1
 800cc1a:	e7ea      	b.n	800cbf2 <z_set_prio+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800cc1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc20:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800cc22:	f8df 9068 	ldr.w	r9, [pc, #104]	; 800cc8c <z_set_prio+0xb8>
 800cc26:	4621      	mov	r1, r4
 800cc28:	4648      	mov	r0, r9
 800cc2a:	f004 fe2a 	bl	8011882 <z_priq_dumb_remove>
				thread->base.prio = prio;
 800cc2e:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
 800cc30:	7b63      	ldrb	r3, [r4, #13]
 800cc32:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cc36:	7363      	strb	r3, [r4, #13]
	return list->head == list;
 800cc38:	f8d9 5000 	ldr.w	r5, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800cc3c:	454d      	cmp	r5, r9
 800cc3e:	d020      	beq.n	800cc82 <z_set_prio+0xae>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800cc40:	b16d      	cbz	r5, 800cc5e <z_set_prio+0x8a>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800cc42:	4629      	mov	r1, r5
 800cc44:	4620      	mov	r0, r4
 800cc46:	f004 fddd 	bl	8011804 <z_sched_prio_cmp>
 800cc4a:	2800      	cmp	r0, #0
 800cc4c:	dc13      	bgt.n	800cc76 <z_set_prio+0xa2>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800cc4e:	b135      	cbz	r5, 800cc5e <z_set_prio+0x8a>
	return (node == list->tail) ? NULL : node->next;
 800cc50:	4b0f      	ldr	r3, [pc, #60]	; (800cc90 <z_set_prio+0xbc>)
 800cc52:	6a1b      	ldr	r3, [r3, #32]
 800cc54:	429d      	cmp	r5, r3
 800cc56:	d002      	beq.n	800cc5e <z_set_prio+0x8a>
 800cc58:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800cc5a:	2d00      	cmp	r5, #0
 800cc5c:	d1f0      	bne.n	800cc40 <z_set_prio+0x6c>
	sys_dnode_t *const tail = list->tail;
 800cc5e:	4b0c      	ldr	r3, [pc, #48]	; (800cc90 <z_set_prio+0xbc>)
 800cc60:	6a1a      	ldr	r2, [r3, #32]
	node->next = list;
 800cc62:	f103 011c 	add.w	r1, r3, #28
 800cc66:	6021      	str	r1, [r4, #0]
	node->prev = tail;
 800cc68:	6062      	str	r2, [r4, #4]
	tail->next = node;
 800cc6a:	6014      	str	r4, [r2, #0]
	list->tail = node;
 800cc6c:	621c      	str	r4, [r3, #32]
			update_cache(1);
 800cc6e:	2001      	movs	r0, #1
 800cc70:	f7ff fe62 	bl	800c938 <update_cache>
 800cc74:	e7c1      	b.n	800cbfa <z_set_prio+0x26>
	sys_dnode_t *const prev = successor->prev;
 800cc76:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
 800cc78:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800cc7a:	6025      	str	r5, [r4, #0]
	prev->next = node;
 800cc7c:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800cc7e:	606c      	str	r4, [r5, #4]
}
 800cc80:	e7f5      	b.n	800cc6e <z_set_prio+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800cc82:	2500      	movs	r5, #0
 800cc84:	e7dc      	b.n	800cc40 <z_set_prio+0x6c>
}
 800cc86:	4638      	mov	r0, r7
 800cc88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc8c:	20001558 	.word	0x20001558
 800cc90:	2000153c 	.word	0x2000153c

0800cc94 <z_impl_k_thread_suspend>:
{
 800cc94:	b538      	push	{r3, r4, r5, lr}
 800cc96:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
 800cc98:	3018      	adds	r0, #24
 800cc9a:	f004 ffa2 	bl	8011be2 <z_abort_timeout>
	LOCKED(&sched_spinlock) {
 800cc9e:	2300      	movs	r3, #0
	__asm__ volatile(
 800cca0:	f04f 0210 	mov.w	r2, #16
 800cca4:	f3ef 8511 	mrs	r5, BASEPRI
 800cca8:	f382 8812 	msr	BASEPRI_MAX, r2
 800ccac:	f3bf 8f6f 	isb	sy
 800ccb0:	e010      	b.n	800ccd4 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
 800ccb2:	7b63      	ldrb	r3, [r4, #13]
 800ccb4:	f043 0310 	orr.w	r3, r3, #16
 800ccb8:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
 800ccba:	4b15      	ldr	r3, [pc, #84]	; (800cd10 <z_impl_k_thread_suspend+0x7c>)
 800ccbc:	6898      	ldr	r0, [r3, #8]
 800ccbe:	42a0      	cmp	r0, r4
 800ccc0:	bf14      	ite	ne
 800ccc2:	2000      	movne	r0, #0
 800ccc4:	2001      	moveq	r0, #1
 800ccc6:	f7ff fe37 	bl	800c938 <update_cache>
	__asm__ volatile(
 800ccca:	f385 8811 	msr	BASEPRI, r5
 800ccce:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800ccd2:	2301      	movs	r3, #1
 800ccd4:	b963      	cbnz	r3, 800ccf0 <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
 800ccd6:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
 800ccd8:	f994 300d 	ldrsb.w	r3, [r4, #13]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	dae8      	bge.n	800ccb2 <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800cce0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800cce4:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800cce6:	4621      	mov	r1, r4
 800cce8:	480a      	ldr	r0, [pc, #40]	; (800cd14 <z_impl_k_thread_suspend+0x80>)
 800ccea:	f004 fdca 	bl	8011882 <z_priq_dumb_remove>
}
 800ccee:	e7e0      	b.n	800ccb2 <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
 800ccf0:	4b07      	ldr	r3, [pc, #28]	; (800cd10 <z_impl_k_thread_suspend+0x7c>)
 800ccf2:	689b      	ldr	r3, [r3, #8]
 800ccf4:	42a3      	cmp	r3, r4
 800ccf6:	d000      	beq.n	800ccfa <z_impl_k_thread_suspend+0x66>
}
 800ccf8:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
 800ccfa:	f04f 0310 	mov.w	r3, #16
 800ccfe:	f3ef 8011 	mrs	r0, BASEPRI
 800cd02:	f383 8812 	msr	BASEPRI_MAX, r3
 800cd06:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 800cd0a:	f004 fda5 	bl	8011858 <z_reschedule_irqlock>
 800cd0e:	e7f3      	b.n	800ccf8 <z_impl_k_thread_suspend+0x64>
 800cd10:	2000153c 	.word	0x2000153c
 800cd14:	20001558 	.word	0x20001558

0800cd18 <k_sched_unlock>:

void k_sched_unlock(void)
{
 800cd18:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	f04f 0210 	mov.w	r2, #16
 800cd20:	f3ef 8411 	mrs	r4, BASEPRI
 800cd24:	f382 8812 	msr	BASEPRI_MAX, r2
 800cd28:	f3bf 8f6f 	isb	sy
 800cd2c:	e00c      	b.n	800cd48 <k_sched_unlock+0x30>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
 800cd2e:	4b0d      	ldr	r3, [pc, #52]	; (800cd64 <k_sched_unlock+0x4c>)
 800cd30:	689a      	ldr	r2, [r3, #8]
 800cd32:	7bd3      	ldrb	r3, [r2, #15]
 800cd34:	3301      	adds	r3, #1
 800cd36:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
 800cd38:	2000      	movs	r0, #0
 800cd3a:	f7ff fdfd 	bl	800c938 <update_cache>
	__asm__ volatile(
 800cd3e:	f384 8811 	msr	BASEPRI, r4
 800cd42:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 800cd46:	2301      	movs	r3, #1
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d0f0      	beq.n	800cd2e <k_sched_unlock+0x16>
	__asm__ volatile(
 800cd4c:	f04f 0310 	mov.w	r3, #16
 800cd50:	f3ef 8011 	mrs	r0, BASEPRI
 800cd54:	f383 8812 	msr	BASEPRI_MAX, r3
 800cd58:	f3bf 8f6f 	isb	sy
 800cd5c:	f004 fd7c 	bl	8011858 <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
 800cd60:	bd10      	pop	{r4, pc}
 800cd62:	bf00      	nop
 800cd64:	2000153c 	.word	0x2000153c

0800cd68 <end_thread>:
static void end_thread(struct k_thread *thread)
{
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
 800cd68:	7b43      	ldrb	r3, [r0, #13]
 800cd6a:	f013 0f08 	tst.w	r3, #8
 800cd6e:	d142      	bne.n	800cdf6 <end_thread+0x8e>
{
 800cd70:	b570      	push	{r4, r5, r6, lr}
 800cd72:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
 800cd74:	f043 0308 	orr.w	r3, r3, #8
 800cd78:	7343      	strb	r3, [r0, #13]
		thread->base.thread_state &= ~_THREAD_ABORTING;
 800cd7a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cd7e:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
 800cd80:	f013 0f80 	tst.w	r3, #128	; 0x80
 800cd84:	d12b      	bne.n	800cdde <end_thread+0x76>
			dequeue_thread(thread);
		}
		if (thread->base.pended_on != NULL) {
 800cd86:	68ab      	ldr	r3, [r5, #8]
 800cd88:	b15b      	cbz	r3, 800cda2 <end_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800cd8a:	4628      	mov	r0, r5
 800cd8c:	f004 fd38 	bl	8011800 <pended_on_thread>
 800cd90:	4629      	mov	r1, r5
 800cd92:	f004 fd76 	bl	8011882 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800cd96:	7b6b      	ldrb	r3, [r5, #13]
 800cd98:	f023 0302 	bic.w	r3, r3, #2
 800cd9c:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
 800cd9e:	2300      	movs	r3, #0
 800cda0:	60ab      	str	r3, [r5, #8]
 800cda2:	f105 0018 	add.w	r0, r5, #24
 800cda6:	f004 ff1c 	bl	8011be2 <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
 800cdaa:	3558      	adds	r5, #88	; 0x58
	return list->head == list;
 800cdac:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800cdae:	42ac      	cmp	r4, r5
 800cdb0:	d01d      	beq.n	800cdee <end_thread+0x86>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
 800cdb2:	b1e4      	cbz	r4, 800cdee <end_thread+0x86>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 800cdb4:	4620      	mov	r0, r4
 800cdb6:	f004 fd23 	bl	8011800 <pended_on_thread>
 800cdba:	4621      	mov	r1, r4
 800cdbc:	f004 fd61 	bl	8011882 <z_priq_dumb_remove>
 800cdc0:	7b63      	ldrb	r3, [r4, #13]
 800cdc2:	f023 0302 	bic.w	r3, r3, #2
 800cdc6:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 800cdc8:	2600      	movs	r6, #0
 800cdca:	60a6      	str	r6, [r4, #8]
 800cdcc:	f104 0018 	add.w	r0, r4, #24
 800cdd0:	f004 ff07 	bl	8011be2 <z_abort_timeout>
 800cdd4:	67e6      	str	r6, [r4, #124]	; 0x7c
		ready_thread(thread);
 800cdd6:	4620      	mov	r0, r4
 800cdd8:	f7ff fe6e 	bl	800cab8 <ready_thread>
 800cddc:	e7e6      	b.n	800cdac <end_thread+0x44>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800cdde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cde2:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800cde4:	4601      	mov	r1, r0
 800cde6:	4804      	ldr	r0, [pc, #16]	; (800cdf8 <end_thread+0x90>)
 800cde8:	f004 fd4b 	bl	8011882 <z_priq_dumb_remove>
}
 800cdec:	e7cb      	b.n	800cd86 <end_thread+0x1e>
		update_cache(1);
 800cdee:	2001      	movs	r0, #1
 800cdf0:	f7ff fda2 	bl	800c938 <update_cache>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
 800cdf4:	bd70      	pop	{r4, r5, r6, pc}
 800cdf6:	4770      	bx	lr
 800cdf8:	20001558 	.word	0x20001558

0800cdfc <z_sched_init>:
{
 800cdfc:	b508      	push	{r3, lr}
	init_ready_q(&_kernel.ready_q);
 800cdfe:	4804      	ldr	r0, [pc, #16]	; (800ce10 <z_sched_init+0x14>)
 800ce00:	f004 fe64 	bl	8011acc <init_ready_q>
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
 800ce04:	2100      	movs	r1, #0
 800ce06:	4608      	mov	r0, r1
 800ce08:	f7ff fd32 	bl	800c870 <k_sched_time_slice_set>
}
 800ce0c:	bd08      	pop	{r3, pc}
 800ce0e:	bf00      	nop
 800ce10:	20001554 	.word	0x20001554

0800ce14 <z_impl_k_yield>:
{
 800ce14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce16:	f04f 0310 	mov.w	r3, #16
 800ce1a:	f3ef 8611 	mrs	r6, BASEPRI
 800ce1e:	f383 8812 	msr	BASEPRI_MAX, r3
 800ce22:	f3bf 8f6f 	isb	sy
		dequeue_thread(_current);
 800ce26:	4c1c      	ldr	r4, [pc, #112]	; (800ce98 <z_impl_k_yield+0x84>)
 800ce28:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800ce2a:	7b4b      	ldrb	r3, [r1, #13]
 800ce2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce30:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
 800ce32:	f104 071c 	add.w	r7, r4, #28
 800ce36:	4638      	mov	r0, r7
 800ce38:	f004 fd23 	bl	8011882 <z_priq_dumb_remove>
	queue_thread(_current);
 800ce3c:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
 800ce3e:	7b6b      	ldrb	r3, [r5, #13]
 800ce40:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ce44:	736b      	strb	r3, [r5, #13]
	return list->head == list;
 800ce46:	69e4      	ldr	r4, [r4, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800ce48:	42bc      	cmp	r4, r7
 800ce4a:	d023      	beq.n	800ce94 <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800ce4c:	b16c      	cbz	r4, 800ce6a <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800ce4e:	4621      	mov	r1, r4
 800ce50:	4628      	mov	r0, r5
 800ce52:	f004 fcd7 	bl	8011804 <z_sched_prio_cmp>
 800ce56:	2800      	cmp	r0, #0
 800ce58:	dc16      	bgt.n	800ce88 <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800ce5a:	b134      	cbz	r4, 800ce6a <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
 800ce5c:	4b0e      	ldr	r3, [pc, #56]	; (800ce98 <z_impl_k_yield+0x84>)
 800ce5e:	6a1b      	ldr	r3, [r3, #32]
 800ce60:	429c      	cmp	r4, r3
 800ce62:	d002      	beq.n	800ce6a <z_impl_k_yield+0x56>
 800ce64:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800ce66:	2c00      	cmp	r4, #0
 800ce68:	d1f0      	bne.n	800ce4c <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
 800ce6a:	4b0b      	ldr	r3, [pc, #44]	; (800ce98 <z_impl_k_yield+0x84>)
 800ce6c:	6a1a      	ldr	r2, [r3, #32]
	node->next = list;
 800ce6e:	f103 011c 	add.w	r1, r3, #28
 800ce72:	6029      	str	r1, [r5, #0]
	node->prev = tail;
 800ce74:	606a      	str	r2, [r5, #4]
	tail->next = node;
 800ce76:	6015      	str	r5, [r2, #0]
	list->tail = node;
 800ce78:	621d      	str	r5, [r3, #32]
	update_cache(1);
 800ce7a:	2001      	movs	r0, #1
 800ce7c:	f7ff fd5c 	bl	800c938 <update_cache>
 800ce80:	4630      	mov	r0, r6
 800ce82:	f7f8 f823 	bl	8004ecc <arch_swap>
}
 800ce86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
 800ce88:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
 800ce8a:	606b      	str	r3, [r5, #4]
	node->next = successor;
 800ce8c:	602c      	str	r4, [r5, #0]
	prev->next = node;
 800ce8e:	601d      	str	r5, [r3, #0]
	successor->prev = node;
 800ce90:	6065      	str	r5, [r4, #4]
}
 800ce92:	e7f2      	b.n	800ce7a <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800ce94:	2400      	movs	r4, #0
 800ce96:	e7d9      	b.n	800ce4c <z_impl_k_yield+0x38>
 800ce98:	2000153c 	.word	0x2000153c

0800ce9c <z_tick_sleep>:
{
 800ce9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (ticks == 0) {
 800cea0:	ea50 0301 	orrs.w	r3, r0, r1
 800cea4:	d038      	beq.n	800cf18 <z_tick_sleep+0x7c>
 800cea6:	4604      	mov	r4, r0
 800cea8:	460e      	mov	r6, r1
	if (Z_TICK_ABS(ticks) <= 0) {
 800ceaa:	f06f 0301 	mvn.w	r3, #1
 800ceae:	1a1b      	subs	r3, r3, r0
 800ceb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ceb4:	eb62 0201 	sbc.w	r2, r2, r1
 800ceb8:	2b01      	cmp	r3, #1
 800ceba:	f172 0300 	sbcs.w	r3, r2, #0
 800cebe:	db2f      	blt.n	800cf20 <z_tick_sleep+0x84>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
 800cec0:	f06f 0501 	mvn.w	r5, #1
 800cec4:	1a2d      	subs	r5, r5, r0
 800cec6:	f04f 0310 	mov.w	r3, #16
 800ceca:	f3ef 8811 	mrs	r8, BASEPRI
 800cece:	f383 8812 	msr	BASEPRI_MAX, r3
 800ced2:	f3bf 8f6f 	isb	sy
	pending_current = _current;
 800ced6:	4f14      	ldr	r7, [pc, #80]	; (800cf28 <z_tick_sleep+0x8c>)
 800ced8:	68b8      	ldr	r0, [r7, #8]
 800ceda:	4b14      	ldr	r3, [pc, #80]	; (800cf2c <z_tick_sleep+0x90>)
 800cedc:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
 800cede:	f7ff fe49 	bl	800cb74 <unready_thread>
	z_add_thread_timeout(_current, timeout);
 800cee2:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 800cee4:	4622      	mov	r2, r4
 800cee6:	4633      	mov	r3, r6
 800cee8:	4911      	ldr	r1, [pc, #68]	; (800cf30 <z_tick_sleep+0x94>)
 800ceea:	3018      	adds	r0, #24
 800ceec:	f000 f8ee 	bl	800d0cc <z_add_timeout>
	z_mark_thread_as_suspended(_current);
 800cef0:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
 800cef2:	7b53      	ldrb	r3, [r2, #13]
 800cef4:	f043 0310 	orr.w	r3, r3, #16
 800cef8:	7353      	strb	r3, [r2, #13]
 800cefa:	4640      	mov	r0, r8
 800cefc:	f7f7 ffe6 	bl	8004ecc <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
 800cf00:	f004 feb8 	bl	8011c74 <sys_clock_tick_get_32>
 800cf04:	1a28      	subs	r0, r5, r0
 800cf06:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
 800cf0a:	2801      	cmp	r0, #1
 800cf0c:	f173 0300 	sbcs.w	r3, r3, #0
 800cf10:	da00      	bge.n	800cf14 <z_tick_sleep+0x78>
	return 0;
 800cf12:	2000      	movs	r0, #0
}
 800cf14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
 800cf18:	f7ff ff7c 	bl	800ce14 <z_impl_k_yield>
		return 0;
 800cf1c:	2000      	movs	r0, #0
 800cf1e:	e7f9      	b.n	800cf14 <z_tick_sleep+0x78>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
 800cf20:	f004 fea8 	bl	8011c74 <sys_clock_tick_get_32>
 800cf24:	1905      	adds	r5, r0, r4
 800cf26:	e7ce      	b.n	800cec6 <z_tick_sleep+0x2a>
 800cf28:	2000153c 	.word	0x2000153c
 800cf2c:	20001574 	.word	0x20001574
 800cf30:	08011921 	.word	0x08011921

0800cf34 <z_impl_k_sleep>:
{
 800cf34:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800cf36:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800cf3a:	bf08      	it	eq
 800cf3c:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
 800cf40:	d007      	beq.n	800cf52 <z_impl_k_sleep+0x1e>
	ticks = z_tick_sleep(ticks);
 800cf42:	f7ff ffab 	bl	800ce9c <z_tick_sleep>
			return t / ((uint64_t)from_hz / to_hz);
 800cf46:	220a      	movs	r2, #10
 800cf48:	2300      	movs	r3, #0
 800cf4a:	17c1      	asrs	r1, r0, #31
 800cf4c:	f7f3 fdf6 	bl	8000b3c <__aeabi_uldivmod>
}
 800cf50:	bd08      	pop	{r3, pc}
		k_thread_suspend(_current);
 800cf52:	4b03      	ldr	r3, [pc, #12]	; (800cf60 <z_impl_k_sleep+0x2c>)
 800cf54:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
 800cf56:	f7ff fe9d 	bl	800cc94 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
 800cf5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cf5e:	e7f7      	b.n	800cf50 <z_impl_k_sleep+0x1c>
 800cf60:	2000153c 	.word	0x2000153c

0800cf64 <z_impl_z_current_get>:
}
 800cf64:	4b01      	ldr	r3, [pc, #4]	; (800cf6c <z_impl_z_current_get+0x8>)
 800cf66:	6898      	ldr	r0, [r3, #8]
 800cf68:	4770      	bx	lr
 800cf6a:	bf00      	nop
 800cf6c:	2000153c 	.word	0x2000153c

0800cf70 <z_impl_k_is_preempt_thread>:
 800cf70:	f3ef 8305 	mrs	r3, IPSR
	return !arch_is_in_isr() && is_preempt(_current);
 800cf74:	b933      	cbnz	r3, 800cf84 <z_impl_k_is_preempt_thread+0x14>
 800cf76:	4b05      	ldr	r3, [pc, #20]	; (800cf8c <z_impl_k_is_preempt_thread+0x1c>)
 800cf78:	689b      	ldr	r3, [r3, #8]
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
 800cf7a:	89db      	ldrh	r3, [r3, #14]
	return !arch_is_in_isr() && is_preempt(_current);
 800cf7c:	2b7f      	cmp	r3, #127	; 0x7f
 800cf7e:	d803      	bhi.n	800cf88 <z_impl_k_is_preempt_thread+0x18>
 800cf80:	2001      	movs	r0, #1
 800cf82:	4770      	bx	lr
 800cf84:	2000      	movs	r0, #0
 800cf86:	4770      	bx	lr
 800cf88:	2000      	movs	r0, #0
}
 800cf8a:	4770      	bx	lr
 800cf8c:	2000153c 	.word	0x2000153c

0800cf90 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
 800cf90:	b538      	push	{r3, r4, r5, lr}
 800cf92:	f04f 0310 	mov.w	r3, #16
 800cf96:	f3ef 8511 	mrs	r5, BASEPRI
 800cf9a:	f383 8812 	msr	BASEPRI_MAX, r3
 800cf9e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
 800cfa2:	7b43      	ldrb	r3, [r0, #13]
 800cfa4:	f013 0f08 	tst.w	r3, #8
 800cfa8:	d004      	beq.n	800cfb4 <z_thread_abort+0x24>
	__asm__ volatile(
 800cfaa:	f385 8811 	msr	BASEPRI, r5
 800cfae:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
 800cfb2:	bd38      	pop	{r3, r4, r5, pc}
 800cfb4:	4604      	mov	r4, r0
	end_thread(thread);
 800cfb6:	f7ff fed7 	bl	800cd68 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
 800cfba:	4b08      	ldr	r3, [pc, #32]	; (800cfdc <z_thread_abort+0x4c>)
 800cfbc:	689b      	ldr	r3, [r3, #8]
 800cfbe:	42a3      	cmp	r3, r4
 800cfc0:	d004      	beq.n	800cfcc <z_thread_abort+0x3c>
 800cfc2:	f385 8811 	msr	BASEPRI, r5
 800cfc6:	f3bf 8f6f 	isb	sy
 800cfca:	e7f2      	b.n	800cfb2 <z_thread_abort+0x22>
 800cfcc:	f3ef 8305 	mrs	r3, IPSR
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d1f6      	bne.n	800cfc2 <z_thread_abort+0x32>
 800cfd4:	4628      	mov	r0, r5
 800cfd6:	f7f7 ff79 	bl	8004ecc <arch_swap>
	return ret;
 800cfda:	e7f2      	b.n	800cfc2 <z_thread_abort+0x32>
 800cfdc:	2000153c 	.word	0x2000153c

0800cfe0 <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
 800cfe0:	e92d 4810 	stmdb	sp!, {r4, fp, lr}
 800cfe4:	b083      	sub	sp, #12
 800cfe6:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
 800cfe8:	e9dd bc06 	ldrd	fp, ip, [sp, #24]
 800cfec:	e9cd bc00 	strd	fp, ip, [sp]
 800cff0:	f7ff fddc 	bl	800cbac <z_pend_curr>

	if (data != NULL) {
 800cff4:	b11c      	cbz	r4, 800cffe <z_sched_wait+0x1e>
		*data = _current->base.swap_data;
 800cff6:	4b03      	ldr	r3, [pc, #12]	; (800d004 <z_sched_wait+0x24>)
 800cff8:	689b      	ldr	r3, [r3, #8]
 800cffa:	695b      	ldr	r3, [r3, #20]
 800cffc:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
 800cffe:	b003      	add	sp, #12
 800d000:	e8bd 8810 	ldmia.w	sp!, {r4, fp, pc}
 800d004:	2000153c 	.word	0x2000153c

0800d008 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
 800d008:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
 800d00a:	4806      	ldr	r0, [pc, #24]	; (800d024 <z_data_copy+0x1c>)
 800d00c:	4a06      	ldr	r2, [pc, #24]	; (800d028 <z_data_copy+0x20>)
 800d00e:	1a12      	subs	r2, r2, r0
 800d010:	4906      	ldr	r1, [pc, #24]	; (800d02c <z_data_copy+0x24>)
 800d012:	f004 ffe4 	bl	8011fde <memcpy>
 800d016:	4a06      	ldr	r2, [pc, #24]	; (800d030 <z_data_copy+0x28>)
 800d018:	4906      	ldr	r1, [pc, #24]	; (800d034 <z_data_copy+0x2c>)
 800d01a:	4807      	ldr	r0, [pc, #28]	; (800d038 <z_data_copy+0x30>)
 800d01c:	f004 ffdf 	bl	8011fde <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
 800d020:	bd08      	pop	{r3, pc}
 800d022:	bf00      	nop
 800d024:	20000000 	.word	0x20000000
 800d028:	20000608 	.word	0x20000608
 800d02c:	08014cf8 	.word	0x08014cf8
 800d030:	00000000 	.word	0x00000000
 800d034:	08014cf8 	.word	0x08014cf8
 800d038:	20000000 	.word	0x20000000

0800d03c <first>:
	return list->head == list;
 800d03c:	4b03      	ldr	r3, [pc, #12]	; (800d04c <first+0x10>)
 800d03e:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800d040:	4298      	cmp	r0, r3
 800d042:	d000      	beq.n	800d046 <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
 800d044:	4770      	bx	lr
 800d046:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
 800d048:	e7fc      	b.n	800d044 <first+0x8>
 800d04a:	bf00      	nop
 800d04c:	200001c8 	.word	0x200001c8

0800d050 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800d050:	b130      	cbz	r0, 800d060 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
 800d052:	4a04      	ldr	r2, [pc, #16]	; (800d064 <next+0x14>)
 800d054:	6852      	ldr	r2, [r2, #4]
 800d056:	4290      	cmp	r0, r2
 800d058:	d001      	beq.n	800d05e <next+0xe>
 800d05a:	6800      	ldr	r0, [r0, #0]
 800d05c:	4770      	bx	lr
 800d05e:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
 800d060:	4770      	bx	lr
 800d062:	bf00      	nop
 800d064:	200001c8 	.word	0x200001c8

0800d068 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
 800d068:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 800d06a:	4b04      	ldr	r3, [pc, #16]	; (800d07c <elapsed+0x14>)
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	b10b      	cbz	r3, 800d074 <elapsed+0xc>
 800d070:	2000      	movs	r0, #0
}
 800d072:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 800d074:	f7fc fe82 	bl	8009d7c <sys_clock_elapsed>
 800d078:	e7fb      	b.n	800d072 <elapsed+0xa>
 800d07a:	bf00      	nop
 800d07c:	20001584 	.word	0x20001584

0800d080 <next_timeout>:

static int32_t next_timeout(void)
{
 800d080:	b510      	push	{r4, lr}
	struct _timeout *to = first();
 800d082:	f7ff ffdb 	bl	800d03c <first>
 800d086:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
 800d088:	f7ff ffee 	bl	800d068 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
 800d08c:	b17c      	cbz	r4, 800d0ae <next_timeout+0x2e>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
 800d08e:	6923      	ldr	r3, [r4, #16]
 800d090:	6962      	ldr	r2, [r4, #20]
 800d092:	1a1b      	subs	r3, r3, r0
 800d094:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
 800d098:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d09c:	f170 0200 	sbcs.w	r2, r0, #0
 800d0a0:	da08      	bge.n	800d0b4 <next_timeout+0x34>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
 800d0a2:	2800      	cmp	r0, #0
 800d0a4:	db01      	blt.n	800d0aa <next_timeout+0x2a>
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	e006      	b.n	800d0b8 <next_timeout+0x38>
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	e7fb      	b.n	800d0a6 <next_timeout+0x26>
		ret = MAX_WAIT;
 800d0ae:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800d0b2:	e001      	b.n	800d0b8 <next_timeout+0x38>
 800d0b4:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
 800d0b8:	4b03      	ldr	r3, [pc, #12]	; (800d0c8 <next_timeout+0x48>)
 800d0ba:	691b      	ldr	r3, [r3, #16]
 800d0bc:	b113      	cbz	r3, 800d0c4 <next_timeout+0x44>
 800d0be:	4283      	cmp	r3, r0
 800d0c0:	da00      	bge.n	800d0c4 <next_timeout+0x44>
		ret = _current_cpu->slice_ticks;
 800d0c2:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
 800d0c4:	bd10      	pop	{r4, pc}
 800d0c6:	bf00      	nop
 800d0c8:	2000153c 	.word	0x2000153c

0800d0cc <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800d0cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d0d0:	bf08      	it	eq
 800d0d2:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800d0d6:	d07d      	beq.n	800d1d4 <z_add_timeout+0x108>
{
 800d0d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0dc:	4604      	mov	r4, r0
 800d0de:	4692      	mov	sl, r2
 800d0e0:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
 800d0e2:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
 800d0e4:	2300      	movs	r3, #0
	__asm__ volatile(
 800d0e6:	f04f 0210 	mov.w	r2, #16
 800d0ea:	f3ef 8711 	mrs	r7, BASEPRI
 800d0ee:	f382 8812 	msr	BASEPRI_MAX, r2
 800d0f2:	f3bf 8f6f 	isb	sy
 800d0f6:	e021      	b.n	800d13c <z_add_timeout+0x70>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
 800d0f8:	f11a 0801 	adds.w	r8, sl, #1
 800d0fc:	f145 0900 	adc.w	r9, r5, #0
 800d100:	f7ff ffb2 	bl	800d068 <elapsed>
 800d104:	eb18 0300 	adds.w	r3, r8, r0
 800d108:	eb49 70e0 	adc.w	r0, r9, r0, asr #31
 800d10c:	6123      	str	r3, [r4, #16]
 800d10e:	6160      	str	r0, [r4, #20]
 800d110:	e036      	b.n	800d180 <z_add_timeout+0xb4>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
 800d112:	1a51      	subs	r1, r2, r1
 800d114:	eb66 0303 	sbc.w	r3, r6, r3
 800d118:	6101      	str	r1, [r0, #16]
 800d11a:	6143      	str	r3, [r0, #20]
	sys_dnode_t *const prev = successor->prev;
 800d11c:	6843      	ldr	r3, [r0, #4]
	node->prev = prev;
 800d11e:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800d120:	6020      	str	r0, [r4, #0]
	prev->next = node;
 800d122:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800d124:	6044      	str	r4, [r0, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
 800d126:	2800      	cmp	r0, #0
 800d128:	d03e      	beq.n	800d1a8 <z_add_timeout+0xdc>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
 800d12a:	f7ff ff87 	bl	800d03c <first>
 800d12e:	4284      	cmp	r4, r0
 800d130:	d041      	beq.n	800d1b6 <z_add_timeout+0xea>
	__asm__ volatile(
 800d132:	f387 8811 	msr	BASEPRI, r7
 800d136:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800d13a:	2301      	movs	r3, #1
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d147      	bne.n	800d1d0 <z_add_timeout+0x104>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
 800d140:	4653      	mov	r3, sl
 800d142:	f06f 0101 	mvn.w	r1, #1
 800d146:	ebb1 010a 	subs.w	r1, r1, sl
 800d14a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d14e:	eb60 0205 	sbc.w	r2, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
 800d152:	2a00      	cmp	r2, #0
 800d154:	dbd0      	blt.n	800d0f8 <z_add_timeout+0x2c>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
 800d156:	4a20      	ldr	r2, [pc, #128]	; (800d1d8 <z_add_timeout+0x10c>)
 800d158:	6811      	ldr	r1, [r2, #0]
 800d15a:	6852      	ldr	r2, [r2, #4]
 800d15c:	185b      	adds	r3, r3, r1
 800d15e:	eb42 0205 	adc.w	r2, r2, r5
 800d162:	f06f 0101 	mvn.w	r1, #1
 800d166:	1acb      	subs	r3, r1, r3
 800d168:	eb60 0202 	sbc.w	r2, r0, r2
			to->dticks = MAX(1, ticks);
 800d16c:	4618      	mov	r0, r3
 800d16e:	4611      	mov	r1, r2
 800d170:	2b01      	cmp	r3, #1
 800d172:	f172 0300 	sbcs.w	r3, r2, #0
 800d176:	da01      	bge.n	800d17c <z_add_timeout+0xb0>
 800d178:	2001      	movs	r0, #1
 800d17a:	2100      	movs	r1, #0
 800d17c:	6120      	str	r0, [r4, #16]
 800d17e:	6161      	str	r1, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
 800d180:	f7ff ff5c 	bl	800d03c <first>
 800d184:	2800      	cmp	r0, #0
 800d186:	d0ce      	beq.n	800d126 <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
 800d188:	6902      	ldr	r2, [r0, #16]
 800d18a:	6946      	ldr	r6, [r0, #20]
 800d18c:	6921      	ldr	r1, [r4, #16]
 800d18e:	6963      	ldr	r3, [r4, #20]
 800d190:	4291      	cmp	r1, r2
 800d192:	eb73 0c06 	sbcs.w	ip, r3, r6
 800d196:	dbbc      	blt.n	800d112 <z_add_timeout+0x46>
			to->dticks -= t->dticks;
 800d198:	1a89      	subs	r1, r1, r2
 800d19a:	eb63 0306 	sbc.w	r3, r3, r6
 800d19e:	6121      	str	r1, [r4, #16]
 800d1a0:	6163      	str	r3, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
 800d1a2:	f7ff ff55 	bl	800d050 <next>
 800d1a6:	e7ed      	b.n	800d184 <z_add_timeout+0xb8>
	sys_dnode_t *const tail = list->tail;
 800d1a8:	4b0c      	ldr	r3, [pc, #48]	; (800d1dc <z_add_timeout+0x110>)
 800d1aa:	685a      	ldr	r2, [r3, #4]
	node->next = list;
 800d1ac:	6023      	str	r3, [r4, #0]
	node->prev = tail;
 800d1ae:	6062      	str	r2, [r4, #4]
	tail->next = node;
 800d1b0:	6014      	str	r4, [r2, #0]
	list->tail = node;
 800d1b2:	605c      	str	r4, [r3, #4]
}
 800d1b4:	e7b9      	b.n	800d12a <z_add_timeout+0x5e>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
 800d1b6:	f7ff ff63 	bl	800d080 <next_timeout>

			if (next_time == 0 ||
 800d1ba:	4603      	mov	r3, r0
 800d1bc:	b118      	cbz	r0, 800d1c6 <z_add_timeout+0xfa>
			    _current_cpu->slice_ticks != next_time) {
 800d1be:	4a08      	ldr	r2, [pc, #32]	; (800d1e0 <z_add_timeout+0x114>)
 800d1c0:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
 800d1c2:	4282      	cmp	r2, r0
 800d1c4:	d0b5      	beq.n	800d132 <z_add_timeout+0x66>
				sys_clock_set_timeout(next_time, false);
 800d1c6:	2100      	movs	r1, #0
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	f7fc fd55 	bl	8009c78 <sys_clock_set_timeout>
 800d1ce:	e7b0      	b.n	800d132 <z_add_timeout+0x66>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
 800d1d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1d4:	4770      	bx	lr
 800d1d6:	bf00      	nop
 800d1d8:	20000d78 	.word	0x20000d78
 800d1dc:	200001c8 	.word	0x200001c8
 800d1e0:	2000153c 	.word	0x2000153c

0800d1e4 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
 800d1e4:	b570      	push	{r4, r5, r6, lr}
 800d1e6:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
 800d1e8:	f7ff fc10 	bl	800ca0c <z_time_slice>
	__asm__ volatile(
 800d1ec:	f04f 0310 	mov.w	r3, #16
 800d1f0:	f3ef 8511 	mrs	r5, BASEPRI
 800d1f4:	f383 8812 	msr	BASEPRI_MAX, r3
 800d1f8:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
 800d1fc:	4b28      	ldr	r3, [pc, #160]	; (800d2a0 <sys_clock_announce+0xbc>)
 800d1fe:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
 800d200:	e020      	b.n	800d244 <sys_clock_announce+0x60>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
 800d202:	4828      	ldr	r0, [pc, #160]	; (800d2a4 <sys_clock_announce+0xc0>)
 800d204:	6801      	ldr	r1, [r0, #0]
 800d206:	6846      	ldr	r6, [r0, #4]
 800d208:	1889      	adds	r1, r1, r2
 800d20a:	eb46 76e2 	adc.w	r6, r6, r2, asr #31
 800d20e:	6001      	str	r1, [r0, #0]
 800d210:	6046      	str	r6, [r0, #4]
		announce_remaining -= dt;
 800d212:	1a9b      	subs	r3, r3, r2
 800d214:	4a22      	ldr	r2, [pc, #136]	; (800d2a0 <sys_clock_announce+0xbc>)
 800d216:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
 800d218:	2200      	movs	r2, #0
 800d21a:	2300      	movs	r3, #0
 800d21c:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
 800d220:	4620      	mov	r0, r4
 800d222:	f004 fcc7 	bl	8011bb4 <remove_timeout>
	__asm__ volatile(
 800d226:	f385 8811 	msr	BASEPRI, r5
 800d22a:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
 800d22e:	68a3      	ldr	r3, [r4, #8]
 800d230:	4620      	mov	r0, r4
 800d232:	4798      	blx	r3
	__asm__ volatile(
 800d234:	f04f 0310 	mov.w	r3, #16
 800d238:	f3ef 8511 	mrs	r5, BASEPRI
 800d23c:	f383 8812 	msr	BASEPRI_MAX, r3
 800d240:	f3bf 8f6f 	isb	sy
	while (first() != NULL && first()->dticks <= announce_remaining) {
 800d244:	f7ff fefa 	bl	800d03c <first>
 800d248:	4604      	mov	r4, r0
 800d24a:	b140      	cbz	r0, 800d25e <sys_clock_announce+0x7a>
 800d24c:	6902      	ldr	r2, [r0, #16]
 800d24e:	6941      	ldr	r1, [r0, #20]
 800d250:	4b13      	ldr	r3, [pc, #76]	; (800d2a0 <sys_clock_announce+0xbc>)
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	17d8      	asrs	r0, r3, #31
 800d256:	4293      	cmp	r3, r2
 800d258:	eb70 0101 	sbcs.w	r1, r0, r1
 800d25c:	dad1      	bge.n	800d202 <sys_clock_announce+0x1e>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
 800d25e:	b144      	cbz	r4, 800d272 <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
 800d260:	4b0f      	ldr	r3, [pc, #60]	; (800d2a0 <sys_clock_announce+0xbc>)
 800d262:	6819      	ldr	r1, [r3, #0]
 800d264:	6923      	ldr	r3, [r4, #16]
 800d266:	6962      	ldr	r2, [r4, #20]
 800d268:	1a5b      	subs	r3, r3, r1
 800d26a:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
 800d26e:	6123      	str	r3, [r4, #16]
 800d270:	6162      	str	r2, [r4, #20]
	}

	curr_tick += announce_remaining;
 800d272:	4a0c      	ldr	r2, [pc, #48]	; (800d2a4 <sys_clock_announce+0xc0>)
 800d274:	4e0a      	ldr	r6, [pc, #40]	; (800d2a0 <sys_clock_announce+0xbc>)
 800d276:	6830      	ldr	r0, [r6, #0]
 800d278:	6813      	ldr	r3, [r2, #0]
 800d27a:	6851      	ldr	r1, [r2, #4]
 800d27c:	181b      	adds	r3, r3, r0
 800d27e:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
 800d282:	6013      	str	r3, [r2, #0]
 800d284:	6051      	str	r1, [r2, #4]
	announce_remaining = 0;
 800d286:	2400      	movs	r4, #0
 800d288:	6034      	str	r4, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
 800d28a:	f7ff fef9 	bl	800d080 <next_timeout>
 800d28e:	4621      	mov	r1, r4
 800d290:	f7fc fcf2 	bl	8009c78 <sys_clock_set_timeout>
	__asm__ volatile(
 800d294:	f385 8811 	msr	BASEPRI, r5
 800d298:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
 800d29c:	bd70      	pop	{r4, r5, r6, pc}
 800d29e:	bf00      	nop
 800d2a0:	20001584 	.word	0x20001584
 800d2a4:	20000d78 	.word	0x20000d78

0800d2a8 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
 800d2a8:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
 800d2aa:	2300      	movs	r3, #0
	__asm__ volatile(
 800d2ac:	f04f 0210 	mov.w	r2, #16
 800d2b0:	f3ef 8411 	mrs	r4, BASEPRI
 800d2b4:	f382 8812 	msr	BASEPRI_MAX, r2
 800d2b8:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
 800d2bc:	4618      	mov	r0, r3
 800d2be:	4619      	mov	r1, r3
 800d2c0:	e00c      	b.n	800d2dc <sys_clock_tick_get+0x34>
		t = curr_tick + sys_clock_elapsed();
 800d2c2:	f7fc fd5b 	bl	8009d7c <sys_clock_elapsed>
 800d2c6:	4a07      	ldr	r2, [pc, #28]	; (800d2e4 <sys_clock_tick_get+0x3c>)
 800d2c8:	6813      	ldr	r3, [r2, #0]
 800d2ca:	6851      	ldr	r1, [r2, #4]
 800d2cc:	18c0      	adds	r0, r0, r3
 800d2ce:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
 800d2d2:	f384 8811 	msr	BASEPRI, r4
 800d2d6:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 800d2da:	2301      	movs	r3, #1
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d0f0      	beq.n	800d2c2 <sys_clock_tick_get+0x1a>
	}
	return t;
}
 800d2e0:	bd10      	pop	{r4, pc}
 800d2e2:	bf00      	nop
 800d2e4:	20000d78 	.word	0x20000d78

0800d2e8 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
 800d2e8:	b900      	cbnz	r0, 800d2ec <z_impl_k_busy_wait+0x4>
 800d2ea:	4770      	bx	lr
{
 800d2ec:	b538      	push	{r3, r4, r5, lr}
 800d2ee:	4604      	mov	r4, r0
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
 800d2f0:	f7fc fd64 	bl	8009dbc <sys_clock_cycle_get_32>
 800d2f4:	4605      	mov	r5, r0
#if !defined(CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT)
	uint32_t start_cycles = k_cycle_get_32();

	/* use 64-bit math to prevent overflow when multiplying */
	uint32_t cycles_to_wait = (uint32_t)(
		(uint64_t)usec_to_wait *
 800d2f6:	4907      	ldr	r1, [pc, #28]	; (800d314 <z_impl_k_busy_wait+0x2c>)
		(uint64_t)sys_clock_hw_cycles_per_sec() /
 800d2f8:	4a07      	ldr	r2, [pc, #28]	; (800d318 <z_impl_k_busy_wait+0x30>)
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	fba4 0101 	umull	r0, r1, r4, r1
 800d300:	f7f3 fc1c 	bl	8000b3c <__aeabi_uldivmod>
	uint32_t cycles_to_wait = (uint32_t)(
 800d304:	4604      	mov	r4, r0
 800d306:	f7fc fd59 	bl	8009dbc <sys_clock_cycle_get_32>

	for (;;) {
		uint32_t current_cycles = k_cycle_get_32();

		/* this handles the rollover on an unsigned 32-bit value */
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
 800d30a:	1b40      	subs	r0, r0, r5
 800d30c:	42a0      	cmp	r0, r4
 800d30e:	d3fa      	bcc.n	800d306 <z_impl_k_busy_wait+0x1e>
	}
#else
	arch_busy_wait(usec_to_wait);
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
 800d310:	bd38      	pop	{r3, r4, r5, pc}
 800d312:	bf00      	nop
 800d314:	04c4b400 	.word	0x04c4b400
 800d318:	000f4240 	.word	0x000f4240

0800d31c <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
 800d31c:	b570      	push	{r4, r5, r6, lr}
 800d31e:	4604      	mov	r4, r0
	__asm__ volatile(
 800d320:	f04f 0310 	mov.w	r3, #16
 800d324:	f3ef 8611 	mrs	r6, BASEPRI
 800d328:	f383 8812 	msr	BASEPRI_MAX, r3
 800d32c:	f3bf 8f6f 	isb	sy
 800d330:	4635      	mov	r5, r6

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
 800d332:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800d334:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800d336:	ea52 0103 	orrs.w	r1, r2, r3
 800d33a:	d005      	beq.n	800d348 <z_timer_expiration_handler+0x2c>
 800d33c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d340:	bf08      	it	eq
 800d342:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800d346:	d126      	bne.n	800d396 <z_timer_expiration_handler+0x7a>
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
 800d348:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d34a:	3301      	adds	r3, #1
 800d34c:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
 800d34e:	6a23      	ldr	r3, [r4, #32]
 800d350:	b173      	cbz	r3, 800d370 <z_timer_expiration_handler+0x54>
	__asm__ volatile(
 800d352:	f386 8811 	msr	BASEPRI, r6
 800d356:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
 800d35a:	6a23      	ldr	r3, [r4, #32]
 800d35c:	4620      	mov	r0, r4
 800d35e:	4798      	blx	r3
	__asm__ volatile(
 800d360:	f04f 0310 	mov.w	r3, #16
 800d364:	f3ef 8511 	mrs	r5, BASEPRI
 800d368:	f383 8812 	msr	BASEPRI_MAX, r3
 800d36c:	f3bf 8f6f 	isb	sy
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
 800d370:	f104 0318 	add.w	r3, r4, #24
	return list->head == list;
 800d374:	69a4      	ldr	r4, [r4, #24]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800d376:	42a3      	cmp	r3, r4
 800d378:	d013      	beq.n	800d3a2 <z_timer_expiration_handler+0x86>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
 800d37a:	b194      	cbz	r4, 800d3a2 <z_timer_expiration_handler+0x86>
		k_spin_unlock(&lock, key);
		return;
	}

	z_unpend_thread_no_timeout(thread);
 800d37c:	4620      	mov	r0, r4
 800d37e:	f004 fa4b 	bl	8011818 <z_unpend_thread_no_timeout>
 800d382:	2300      	movs	r3, #0
 800d384:	67e3      	str	r3, [r4, #124]	; 0x7c
	__asm__ volatile(
 800d386:	f385 8811 	msr	BASEPRI, r5
 800d38a:	f3bf 8f6f 	isb	sy

	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
 800d38e:	4620      	mov	r0, r4
 800d390:	f004 faaa 	bl	80118e8 <z_ready_thread>
}
 800d394:	bd70      	pop	{r4, r5, r6, pc}
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
 800d396:	e9d0 230a 	ldrd	r2, r3, [r0, #40]	; 0x28
 800d39a:	4904      	ldr	r1, [pc, #16]	; (800d3ac <z_timer_expiration_handler+0x90>)
 800d39c:	f7ff fe96 	bl	800d0cc <z_add_timeout>
 800d3a0:	e7d2      	b.n	800d348 <z_timer_expiration_handler+0x2c>
 800d3a2:	f385 8811 	msr	BASEPRI, r5
 800d3a6:	f3bf 8f6f 	isb	sy
		return;
 800d3aa:	e7f3      	b.n	800d394 <z_timer_expiration_handler+0x78>
 800d3ac:	0800d31d 	.word	0x0800d31d

0800d3b0 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
 800d3b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3b4:	9f06      	ldr	r7, [sp, #24]
 800d3b6:	f8dd 801c 	ldr.w	r8, [sp, #28]
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
 800d3ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d3be:	bf08      	it	eq
 800d3c0:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800d3c4:	d02f      	beq.n	800d426 <z_impl_k_timer_start+0x76>
 800d3c6:	4605      	mov	r5, r0
 800d3c8:	4614      	mov	r4, r2
 800d3ca:	461e      	mov	r6, r3
 800d3cc:	4611      	mov	r1, r2
 800d3ce:	4618      	mov	r0, r3
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
 800d3d0:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800d3d4:	bf08      	it	eq
 800d3d6:	f1b7 3fff 	cmpeq.w	r7, #4294967295	; 0xffffffff
 800d3da:	d00d      	beq.n	800d3f8 <z_impl_k_timer_start+0x48>
 800d3dc:	ea57 0c08 	orrs.w	ip, r7, r8
 800d3e0:	d00a      	beq.n	800d3f8 <z_impl_k_timer_start+0x48>
	    Z_TICK_ABS(period.ticks) < 0) {
 800d3e2:	f06f 0c01 	mvn.w	ip, #1
 800d3e6:	ebbc 0c07 	subs.w	ip, ip, r7
 800d3ea:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800d3ee:	eb6c 0c08 	sbc.w	ip, ip, r8
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
 800d3f2:	f1bc 0f00 	cmp.w	ip, #0
 800d3f6:	db18      	blt.n	800d42a <z_impl_k_timer_start+0x7a>
		period.ticks = MAX(period.ticks - 1, 1);
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
 800d3f8:	f06f 0301 	mvn.w	r3, #1
 800d3fc:	1a5b      	subs	r3, r3, r1
 800d3fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d402:	eb63 0300 	sbc.w	r3, r3, r0
 800d406:	2b00      	cmp	r3, #0
 800d408:	db1a      	blt.n	800d440 <z_impl_k_timer_start+0x90>
		duration.ticks = MAX(duration.ticks - 1, 0);
	}

	(void)z_abort_timeout(&timer->timeout);
 800d40a:	4628      	mov	r0, r5
 800d40c:	f004 fbe9 	bl	8011be2 <z_abort_timeout>
	timer->period = period;
 800d410:	62af      	str	r7, [r5, #40]	; 0x28
 800d412:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
	timer->status = 0U;
 800d416:	2300      	movs	r3, #0
 800d418:	632b      	str	r3, [r5, #48]	; 0x30

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
 800d41a:	4622      	mov	r2, r4
 800d41c:	4633      	mov	r3, r6
 800d41e:	490e      	ldr	r1, [pc, #56]	; (800d458 <z_impl_k_timer_start+0xa8>)
 800d420:	4628      	mov	r0, r5
 800d422:	f7ff fe53 	bl	800d0cc <z_add_timeout>
		     duration);
}
 800d426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		period.ticks = MAX(period.ticks - 1, 1);
 800d42a:	2f02      	cmp	r7, #2
 800d42c:	f178 0300 	sbcs.w	r3, r8, #0
 800d430:	da02      	bge.n	800d438 <z_impl_k_timer_start+0x88>
 800d432:	2702      	movs	r7, #2
 800d434:	f04f 0800 	mov.w	r8, #0
 800d438:	3f01      	subs	r7, #1
 800d43a:	f148 38ff 	adc.w	r8, r8, #4294967295	; 0xffffffff
 800d43e:	e7db      	b.n	800d3f8 <z_impl_k_timer_start+0x48>
		duration.ticks = MAX(duration.ticks - 1, 0);
 800d440:	460c      	mov	r4, r1
 800d442:	4606      	mov	r6, r0
 800d444:	2901      	cmp	r1, #1
 800d446:	f170 0300 	sbcs.w	r3, r0, #0
 800d44a:	da01      	bge.n	800d450 <z_impl_k_timer_start+0xa0>
 800d44c:	2401      	movs	r4, #1
 800d44e:	2600      	movs	r6, #0
 800d450:	3c01      	subs	r4, #1
 800d452:	f146 36ff 	adc.w	r6, r6, #4294967295	; 0xffffffff
 800d456:	e7d8      	b.n	800d40a <z_impl_k_timer_start+0x5a>
 800d458:	0800d31d 	.word	0x0800d31d

0800d45c <register_events>:

static inline int register_events(struct k_poll_event *events,
				  int num_events,
				  struct z_poller *poller,
				  bool just_check)
{
 800d45c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d460:	b087      	sub	sp, #28
 800d462:	4682      	mov	sl, r0
 800d464:	460f      	mov	r7, r1
 800d466:	4693      	mov	fp, r2
 800d468:	9300      	str	r3, [sp, #0]
	int events_registered = 0;

	for (int ii = 0; ii < num_events; ii++) {
 800d46a:	2500      	movs	r5, #0
	int events_registered = 0;
 800d46c:	9501      	str	r5, [sp, #4]
	for (int ii = 0; ii < num_events; ii++) {
 800d46e:	e02f      	b.n	800d4d0 <register_events+0x74>
		if (k_sem_count_get(event->sem) > 0U) {
 800d470:	6923      	ldr	r3, [r4, #16]
 800d472:	689b      	ldr	r3, [r3, #8]
 800d474:	b1cb      	cbz	r3, 800d4aa <register_events+0x4e>
			*state = K_POLL_STATE_SEM_AVAILABLE;
 800d476:	f04f 0902 	mov.w	r9, #2
			return true;
 800d47a:	2301      	movs	r3, #1
 800d47c:	e015      	b.n	800d4aa <register_events+0x4e>
		if (!k_queue_is_empty(event->queue)) {
 800d47e:	6923      	ldr	r3, [r4, #16]
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_head(sys_sflist_t *list)
{
	return list->head;
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	b193      	cbz	r3, 800d4aa <register_events+0x4e>
			*state = K_POLL_STATE_FIFO_DATA_AVAILABLE;
 800d484:	f04f 0904 	mov.w	r9, #4
			return true;
 800d488:	2301      	movs	r3, #1
 800d48a:	e00e      	b.n	800d4aa <register_events+0x4e>
		if (event->signal->signaled != 0U) {
 800d48c:	6923      	ldr	r3, [r4, #16]
 800d48e:	689b      	ldr	r3, [r3, #8]
 800d490:	b15b      	cbz	r3, 800d4aa <register_events+0x4e>
			*state = K_POLL_STATE_SIGNALED;
 800d492:	f04f 0901 	mov.w	r9, #1
			return true;
 800d496:	464b      	mov	r3, r9
 800d498:	e007      	b.n	800d4aa <register_events+0x4e>
		if (event->msgq->used_msgs > 0) {
 800d49a:	6923      	ldr	r3, [r4, #16]
 800d49c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d49e:	b123      	cbz	r3, 800d4aa <register_events+0x4e>
			*state = K_POLL_STATE_MSGQ_DATA_AVAILABLE;
 800d4a0:	f04f 0910 	mov.w	r9, #16
			return true;
 800d4a4:	2301      	movs	r3, #1
 800d4a6:	e000      	b.n	800d4aa <register_events+0x4e>
	switch (event->type) {
 800d4a8:	2300      	movs	r3, #0
		k_spinlock_key_t key;
		uint32_t state;

		key = k_spin_lock(&lock);
		if (is_condition_met(&events[ii], &state)) {
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d03a      	beq.n	800d524 <register_events+0xc8>
	event->poller = NULL;
 800d4ae:	2100      	movs	r1, #0
 800d4b0:	60a1      	str	r1, [r4, #8]
	event->state |= state;
 800d4b2:	68e3      	ldr	r3, [r4, #12]
 800d4b4:	f3c3 3245 	ubfx	r2, r3, #13, #6
 800d4b8:	ea49 0202 	orr.w	r2, r9, r2
 800d4bc:	f362 3352 	bfi	r3, r2, #13, #6
 800d4c0:	60e3      	str	r3, [r4, #12]
			set_event_ready(&events[ii], state);
			poller->is_polling = false;
 800d4c2:	f88b 1000 	strb.w	r1, [fp]
 800d4c6:	f386 8811 	msr	BASEPRI, r6
 800d4ca:	f3bf 8f6f 	isb	sy
	for (int ii = 0; ii < num_events; ii++) {
 800d4ce:	3501      	adds	r5, #1
 800d4d0:	42bd      	cmp	r5, r7
 800d4d2:	f280 81b9 	bge.w	800d848 <register_events+0x3ec>
	__asm__ volatile(
 800d4d6:	f04f 0310 	mov.w	r3, #16
 800d4da:	f3ef 8611 	mrs	r6, BASEPRI
 800d4de:	f383 8812 	msr	BASEPRI_MAX, r3
 800d4e2:	f3bf 8f6f 	isb	sy
		if (is_condition_met(&events[ii], &state)) {
 800d4e6:	eb05 0485 	add.w	r4, r5, r5, lsl #2
 800d4ea:	ea4f 0884 	mov.w	r8, r4, lsl #2
 800d4ee:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
	switch (event->type) {
 800d4f2:	7b63      	ldrb	r3, [r4, #13]
 800d4f4:	f003 031f 	and.w	r3, r3, #31
 800d4f8:	3b01      	subs	r3, #1
 800d4fa:	2b07      	cmp	r3, #7
 800d4fc:	d8d4      	bhi.n	800d4a8 <register_events+0x4c>
 800d4fe:	a201      	add	r2, pc, #4	; (adr r2, 800d504 <register_events+0xa8>)
 800d500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d504:	0800d48d 	.word	0x0800d48d
 800d508:	0800d471 	.word	0x0800d471
 800d50c:	0800d4a9 	.word	0x0800d4a9
 800d510:	0800d47f 	.word	0x0800d47f
 800d514:	0800d4a9 	.word	0x0800d4a9
 800d518:	0800d4a9 	.word	0x0800d4a9
 800d51c:	0800d4a9 	.word	0x0800d4a9
 800d520:	0800d49b 	.word	0x0800d49b
		} else if (!just_check && poller->is_polling) {
 800d524:	9b00      	ldr	r3, [sp, #0]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d1cd      	bne.n	800d4c6 <register_events+0x6a>
 800d52a:	f89b 3000 	ldrb.w	r3, [fp]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d0c9      	beq.n	800d4c6 <register_events+0x6a>
	switch (event->type) {
 800d532:	7b63      	ldrb	r3, [r4, #13]
 800d534:	f003 031f 	and.w	r3, r3, #31
 800d538:	3b01      	subs	r3, #1
 800d53a:	2b07      	cmp	r3, #7
 800d53c:	d848      	bhi.n	800d5d0 <register_events+0x174>
 800d53e:	e8df f013 	tbh	[pc, r3, lsl #1]
 800d542:	00cb      	.short	0x00cb
 800d544:	00470008 	.word	0x00470008
 800d548:	0047006d 	.word	0x0047006d
 800d54c:	00470047 	.word	0x00470047
 800d550:	0125      	.short	0x0125
		add_event(&event->sem->poll_events, event, poller);
 800d552:	6923      	ldr	r3, [r4, #16]
 800d554:	9304      	str	r3, [sp, #16]
 800d556:	f103 0210 	add.w	r2, r3, #16
 800d55a:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800d55c:	691b      	ldr	r3, [r3, #16]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800d55e:	429a      	cmp	r2, r3
 800d560:	d02f      	beq.n	800d5c2 <register_events+0x166>
 800d562:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800d564:	2b00      	cmp	r3, #0
 800d566:	d02c      	beq.n	800d5c2 <register_events+0x166>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800d568:	6898      	ldr	r0, [r3, #8]
 800d56a:	f004 fbb2 	bl	8011cd2 <poller_thread>
 800d56e:	9005      	str	r0, [sp, #20]
 800d570:	4658      	mov	r0, fp
 800d572:	f004 fbae 	bl	8011cd2 <poller_thread>
 800d576:	4601      	mov	r1, r0
 800d578:	9003      	str	r0, [sp, #12]
 800d57a:	9805      	ldr	r0, [sp, #20]
 800d57c:	f004 f942 	bl	8011804 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800d580:	2800      	cmp	r0, #0
 800d582:	dc1e      	bgt.n	800d5c2 <register_events+0x166>
	return list->head == list;
 800d584:	9b04      	ldr	r3, [sp, #16]
 800d586:	691b      	ldr	r3, [r3, #16]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800d588:	9a02      	ldr	r2, [sp, #8]
 800d58a:	429a      	cmp	r2, r3
 800d58c:	d030      	beq.n	800d5f0 <register_events+0x194>
 800d58e:	9404      	str	r4, [sp, #16]
 800d590:	9505      	str	r5, [sp, #20]
 800d592:	9d02      	ldr	r5, [sp, #8]
 800d594:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800d596:	2c00      	cmp	r4, #0
 800d598:	d030      	beq.n	800d5fc <register_events+0x1a0>
		if (z_sched_prio_cmp(poller_thread(poller),
 800d59a:	68a0      	ldr	r0, [r4, #8]
 800d59c:	f004 fb99 	bl	8011cd2 <poller_thread>
 800d5a0:	4601      	mov	r1, r0
 800d5a2:	9803      	ldr	r0, [sp, #12]
 800d5a4:	f004 f92e 	bl	8011804 <z_sched_prio_cmp>
 800d5a8:	2800      	cmp	r0, #0
 800d5aa:	dc17      	bgt.n	800d5dc <register_events+0x180>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800d5ac:	2c00      	cmp	r4, #0
 800d5ae:	d028      	beq.n	800d602 <register_events+0x1a6>
	return (node == list->tail) ? NULL : node->next;
 800d5b0:	686b      	ldr	r3, [r5, #4]
 800d5b2:	429c      	cmp	r4, r3
 800d5b4:	d02f      	beq.n	800d616 <register_events+0x1ba>
 800d5b6:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800d5b8:	2c00      	cmp	r4, #0
 800d5ba:	d1ec      	bne.n	800d596 <register_events+0x13a>
 800d5bc:	9c04      	ldr	r4, [sp, #16]
 800d5be:	9d05      	ldr	r5, [sp, #20]
 800d5c0:	e021      	b.n	800d606 <register_events+0x1aa>
	sys_dnode_t *const tail = list->tail;
 800d5c2:	9a02      	ldr	r2, [sp, #8]
 800d5c4:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800d5c6:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800d5ca:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800d5cc:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800d5ce:	6054      	str	r4, [r2, #4]
	event->poller = poller;
 800d5d0:	f8c4 b008 	str.w	fp, [r4, #8]
			register_event(&events[ii], poller);
			events_registered += 1;
 800d5d4:	9b01      	ldr	r3, [sp, #4]
 800d5d6:	3301      	adds	r3, #1
 800d5d8:	9301      	str	r3, [sp, #4]
 800d5da:	e774      	b.n	800d4c6 <register_events+0x6a>
	sys_dnode_t *const prev = successor->prev;
 800d5dc:	9d05      	ldr	r5, [sp, #20]
 800d5de:	4622      	mov	r2, r4
 800d5e0:	9c04      	ldr	r4, [sp, #16]
 800d5e2:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800d5e4:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800d5e6:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800d5ea:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800d5ec:	6054      	str	r4, [r2, #4]
			return;
 800d5ee:	e7ef      	b.n	800d5d0 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800d5f0:	2300      	movs	r3, #0
 800d5f2:	9404      	str	r4, [sp, #16]
 800d5f4:	9505      	str	r5, [sp, #20]
 800d5f6:	9d02      	ldr	r5, [sp, #8]
 800d5f8:	461c      	mov	r4, r3
 800d5fa:	e7cc      	b.n	800d596 <register_events+0x13a>
 800d5fc:	9c04      	ldr	r4, [sp, #16]
 800d5fe:	9d05      	ldr	r5, [sp, #20]
 800d600:	e001      	b.n	800d606 <register_events+0x1aa>
 800d602:	9c04      	ldr	r4, [sp, #16]
 800d604:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800d606:	9a02      	ldr	r2, [sp, #8]
 800d608:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800d60a:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800d60e:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800d610:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800d612:	6054      	str	r4, [r2, #4]
}
 800d614:	e7dc      	b.n	800d5d0 <register_events+0x174>
 800d616:	9c04      	ldr	r4, [sp, #16]
 800d618:	9d05      	ldr	r5, [sp, #20]
 800d61a:	e7f4      	b.n	800d606 <register_events+0x1aa>
		add_event(&event->queue->poll_events, event, poller);
 800d61c:	6923      	ldr	r3, [r4, #16]
 800d61e:	9304      	str	r3, [sp, #16]
 800d620:	f103 0214 	add.w	r2, r3, #20
 800d624:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800d626:	695b      	ldr	r3, [r3, #20]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800d628:	429a      	cmp	r2, r3
 800d62a:	d02d      	beq.n	800d688 <register_events+0x22c>
 800d62c:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800d62e:	b35b      	cbz	r3, 800d688 <register_events+0x22c>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800d630:	6898      	ldr	r0, [r3, #8]
 800d632:	f004 fb4e 	bl	8011cd2 <poller_thread>
 800d636:	9005      	str	r0, [sp, #20]
 800d638:	4658      	mov	r0, fp
 800d63a:	f004 fb4a 	bl	8011cd2 <poller_thread>
 800d63e:	4601      	mov	r1, r0
 800d640:	9003      	str	r0, [sp, #12]
 800d642:	9805      	ldr	r0, [sp, #20]
 800d644:	f004 f8de 	bl	8011804 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800d648:	2800      	cmp	r0, #0
 800d64a:	dc1d      	bgt.n	800d688 <register_events+0x22c>
	return list->head == list;
 800d64c:	9b04      	ldr	r3, [sp, #16]
 800d64e:	695b      	ldr	r3, [r3, #20]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800d650:	9a02      	ldr	r2, [sp, #8]
 800d652:	429a      	cmp	r2, r3
 800d654:	d02a      	beq.n	800d6ac <register_events+0x250>
 800d656:	9404      	str	r4, [sp, #16]
 800d658:	9505      	str	r5, [sp, #20]
 800d65a:	9d02      	ldr	r5, [sp, #8]
 800d65c:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800d65e:	2c00      	cmp	r4, #0
 800d660:	d02a      	beq.n	800d6b8 <register_events+0x25c>
		if (z_sched_prio_cmp(poller_thread(poller),
 800d662:	68a0      	ldr	r0, [r4, #8]
 800d664:	f004 fb35 	bl	8011cd2 <poller_thread>
 800d668:	4601      	mov	r1, r0
 800d66a:	9803      	ldr	r0, [sp, #12]
 800d66c:	f004 f8ca 	bl	8011804 <z_sched_prio_cmp>
 800d670:	2800      	cmp	r0, #0
 800d672:	dc11      	bgt.n	800d698 <register_events+0x23c>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800d674:	b31c      	cbz	r4, 800d6be <register_events+0x262>
	return (node == list->tail) ? NULL : node->next;
 800d676:	686b      	ldr	r3, [r5, #4]
 800d678:	429c      	cmp	r4, r3
 800d67a:	d02a      	beq.n	800d6d2 <register_events+0x276>
 800d67c:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800d67e:	2c00      	cmp	r4, #0
 800d680:	d1ed      	bne.n	800d65e <register_events+0x202>
 800d682:	9c04      	ldr	r4, [sp, #16]
 800d684:	9d05      	ldr	r5, [sp, #20]
 800d686:	e01c      	b.n	800d6c2 <register_events+0x266>
	sys_dnode_t *const tail = list->tail;
 800d688:	9a02      	ldr	r2, [sp, #8]
 800d68a:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800d68c:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800d690:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800d692:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800d694:	6054      	str	r4, [r2, #4]
		return;
 800d696:	e79b      	b.n	800d5d0 <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
 800d698:	9d05      	ldr	r5, [sp, #20]
 800d69a:	4622      	mov	r2, r4
 800d69c:	9c04      	ldr	r4, [sp, #16]
 800d69e:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800d6a0:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800d6a2:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800d6a6:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800d6a8:	6054      	str	r4, [r2, #4]
			return;
 800d6aa:	e791      	b.n	800d5d0 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800d6ac:	2300      	movs	r3, #0
 800d6ae:	9404      	str	r4, [sp, #16]
 800d6b0:	9505      	str	r5, [sp, #20]
 800d6b2:	9d02      	ldr	r5, [sp, #8]
 800d6b4:	461c      	mov	r4, r3
 800d6b6:	e7d2      	b.n	800d65e <register_events+0x202>
 800d6b8:	9c04      	ldr	r4, [sp, #16]
 800d6ba:	9d05      	ldr	r5, [sp, #20]
 800d6bc:	e001      	b.n	800d6c2 <register_events+0x266>
 800d6be:	9c04      	ldr	r4, [sp, #16]
 800d6c0:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800d6c2:	9a02      	ldr	r2, [sp, #8]
 800d6c4:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800d6c6:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800d6ca:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800d6cc:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800d6ce:	6054      	str	r4, [r2, #4]
}
 800d6d0:	e77e      	b.n	800d5d0 <register_events+0x174>
 800d6d2:	9c04      	ldr	r4, [sp, #16]
 800d6d4:	9d05      	ldr	r5, [sp, #20]
 800d6d6:	e7f4      	b.n	800d6c2 <register_events+0x266>
		add_event(&event->signal->poll_events, event, poller);
 800d6d8:	6922      	ldr	r2, [r4, #16]
 800d6da:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800d6dc:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800d6de:	429a      	cmp	r2, r3
 800d6e0:	d02c      	beq.n	800d73c <register_events+0x2e0>
 800d6e2:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800d6e4:	b353      	cbz	r3, 800d73c <register_events+0x2e0>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800d6e6:	6898      	ldr	r0, [r3, #8]
 800d6e8:	f004 faf3 	bl	8011cd2 <poller_thread>
 800d6ec:	9004      	str	r0, [sp, #16]
 800d6ee:	4658      	mov	r0, fp
 800d6f0:	f004 faef 	bl	8011cd2 <poller_thread>
 800d6f4:	4601      	mov	r1, r0
 800d6f6:	9003      	str	r0, [sp, #12]
 800d6f8:	9804      	ldr	r0, [sp, #16]
 800d6fa:	f004 f883 	bl	8011804 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800d6fe:	2800      	cmp	r0, #0
 800d700:	dc1c      	bgt.n	800d73c <register_events+0x2e0>
	return list->head == list;
 800d702:	9b02      	ldr	r3, [sp, #8]
 800d704:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800d706:	4293      	cmp	r3, r2
 800d708:	d02a      	beq.n	800d760 <register_events+0x304>
 800d70a:	9404      	str	r4, [sp, #16]
 800d70c:	9505      	str	r5, [sp, #20]
 800d70e:	9d02      	ldr	r5, [sp, #8]
 800d710:	4614      	mov	r4, r2
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800d712:	2c00      	cmp	r4, #0
 800d714:	d02a      	beq.n	800d76c <register_events+0x310>
		if (z_sched_prio_cmp(poller_thread(poller),
 800d716:	68a0      	ldr	r0, [r4, #8]
 800d718:	f004 fadb 	bl	8011cd2 <poller_thread>
 800d71c:	4601      	mov	r1, r0
 800d71e:	9803      	ldr	r0, [sp, #12]
 800d720:	f004 f870 	bl	8011804 <z_sched_prio_cmp>
 800d724:	2800      	cmp	r0, #0
 800d726:	dc11      	bgt.n	800d74c <register_events+0x2f0>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800d728:	b31c      	cbz	r4, 800d772 <register_events+0x316>
	return (node == list->tail) ? NULL : node->next;
 800d72a:	686b      	ldr	r3, [r5, #4]
 800d72c:	429c      	cmp	r4, r3
 800d72e:	d02a      	beq.n	800d786 <register_events+0x32a>
 800d730:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800d732:	2c00      	cmp	r4, #0
 800d734:	d1ed      	bne.n	800d712 <register_events+0x2b6>
 800d736:	9c04      	ldr	r4, [sp, #16]
 800d738:	9d05      	ldr	r5, [sp, #20]
 800d73a:	e01c      	b.n	800d776 <register_events+0x31a>
	sys_dnode_t *const tail = list->tail;
 800d73c:	9a02      	ldr	r2, [sp, #8]
 800d73e:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800d740:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800d744:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800d746:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800d748:	6054      	str	r4, [r2, #4]
		return;
 800d74a:	e741      	b.n	800d5d0 <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
 800d74c:	9d05      	ldr	r5, [sp, #20]
 800d74e:	4622      	mov	r2, r4
 800d750:	9c04      	ldr	r4, [sp, #16]
 800d752:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800d754:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800d756:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800d75a:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800d75c:	6054      	str	r4, [r2, #4]
			return;
 800d75e:	e737      	b.n	800d5d0 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800d760:	2300      	movs	r3, #0
 800d762:	9404      	str	r4, [sp, #16]
 800d764:	9505      	str	r5, [sp, #20]
 800d766:	9d02      	ldr	r5, [sp, #8]
 800d768:	461c      	mov	r4, r3
 800d76a:	e7d2      	b.n	800d712 <register_events+0x2b6>
 800d76c:	9c04      	ldr	r4, [sp, #16]
 800d76e:	9d05      	ldr	r5, [sp, #20]
 800d770:	e001      	b.n	800d776 <register_events+0x31a>
 800d772:	9c04      	ldr	r4, [sp, #16]
 800d774:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800d776:	9a02      	ldr	r2, [sp, #8]
 800d778:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800d77a:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800d77e:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800d780:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800d782:	6054      	str	r4, [r2, #4]
}
 800d784:	e724      	b.n	800d5d0 <register_events+0x174>
 800d786:	9c04      	ldr	r4, [sp, #16]
 800d788:	9d05      	ldr	r5, [sp, #20]
 800d78a:	e7f4      	b.n	800d776 <register_events+0x31a>
		add_event(&event->msgq->poll_events, event, poller);
 800d78c:	6923      	ldr	r3, [r4, #16]
 800d78e:	9304      	str	r3, [sp, #16]
 800d790:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800d794:	9202      	str	r2, [sp, #8]
	return list->head == list;
 800d796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800d798:	429a      	cmp	r2, r3
 800d79a:	d02d      	beq.n	800d7f8 <register_events+0x39c>
 800d79c:	6853      	ldr	r3, [r2, #4]
	if ((pending == NULL) ||
 800d79e:	b35b      	cbz	r3, 800d7f8 <register_events+0x39c>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800d7a0:	6898      	ldr	r0, [r3, #8]
 800d7a2:	f004 fa96 	bl	8011cd2 <poller_thread>
 800d7a6:	9005      	str	r0, [sp, #20]
 800d7a8:	4658      	mov	r0, fp
 800d7aa:	f004 fa92 	bl	8011cd2 <poller_thread>
 800d7ae:	4601      	mov	r1, r0
 800d7b0:	9003      	str	r0, [sp, #12]
 800d7b2:	9805      	ldr	r0, [sp, #20]
 800d7b4:	f004 f826 	bl	8011804 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800d7b8:	2800      	cmp	r0, #0
 800d7ba:	dc1d      	bgt.n	800d7f8 <register_events+0x39c>
	return list->head == list;
 800d7bc:	9b04      	ldr	r3, [sp, #16]
 800d7be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800d7c0:	9a02      	ldr	r2, [sp, #8]
 800d7c2:	429a      	cmp	r2, r3
 800d7c4:	d02a      	beq.n	800d81c <register_events+0x3c0>
 800d7c6:	9404      	str	r4, [sp, #16]
 800d7c8:	9505      	str	r5, [sp, #20]
 800d7ca:	9d02      	ldr	r5, [sp, #8]
 800d7cc:	461c      	mov	r4, r3
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800d7ce:	2c00      	cmp	r4, #0
 800d7d0:	d02a      	beq.n	800d828 <register_events+0x3cc>
		if (z_sched_prio_cmp(poller_thread(poller),
 800d7d2:	68a0      	ldr	r0, [r4, #8]
 800d7d4:	f004 fa7d 	bl	8011cd2 <poller_thread>
 800d7d8:	4601      	mov	r1, r0
 800d7da:	9803      	ldr	r0, [sp, #12]
 800d7dc:	f004 f812 	bl	8011804 <z_sched_prio_cmp>
 800d7e0:	2800      	cmp	r0, #0
 800d7e2:	dc11      	bgt.n	800d808 <register_events+0x3ac>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800d7e4:	b31c      	cbz	r4, 800d82e <register_events+0x3d2>
	return (node == list->tail) ? NULL : node->next;
 800d7e6:	686b      	ldr	r3, [r5, #4]
 800d7e8:	429c      	cmp	r4, r3
 800d7ea:	d02a      	beq.n	800d842 <register_events+0x3e6>
 800d7ec:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800d7ee:	2c00      	cmp	r4, #0
 800d7f0:	d1ed      	bne.n	800d7ce <register_events+0x372>
 800d7f2:	9c04      	ldr	r4, [sp, #16]
 800d7f4:	9d05      	ldr	r5, [sp, #20]
 800d7f6:	e01c      	b.n	800d832 <register_events+0x3d6>
	sys_dnode_t *const tail = list->tail;
 800d7f8:	9a02      	ldr	r2, [sp, #8]
 800d7fa:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800d7fc:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800d800:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800d802:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800d804:	6054      	str	r4, [r2, #4]
		return;
 800d806:	e6e3      	b.n	800d5d0 <register_events+0x174>
	sys_dnode_t *const prev = successor->prev;
 800d808:	9d05      	ldr	r5, [sp, #20]
 800d80a:	4622      	mov	r2, r4
 800d80c:	9c04      	ldr	r4, [sp, #16]
 800d80e:	6853      	ldr	r3, [r2, #4]
	node->prev = prev;
 800d810:	6063      	str	r3, [r4, #4]
	node->next = successor;
 800d812:	f84a 2008 	str.w	r2, [sl, r8]
	prev->next = node;
 800d816:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800d818:	6054      	str	r4, [r2, #4]
			return;
 800d81a:	e6d9      	b.n	800d5d0 <register_events+0x174>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800d81c:	2300      	movs	r3, #0
 800d81e:	9404      	str	r4, [sp, #16]
 800d820:	9505      	str	r5, [sp, #20]
 800d822:	9d02      	ldr	r5, [sp, #8]
 800d824:	461c      	mov	r4, r3
 800d826:	e7d2      	b.n	800d7ce <register_events+0x372>
 800d828:	9c04      	ldr	r4, [sp, #16]
 800d82a:	9d05      	ldr	r5, [sp, #20]
 800d82c:	e001      	b.n	800d832 <register_events+0x3d6>
 800d82e:	9c04      	ldr	r4, [sp, #16]
 800d830:	9d05      	ldr	r5, [sp, #20]
	sys_dnode_t *const tail = list->tail;
 800d832:	9a02      	ldr	r2, [sp, #8]
 800d834:	6853      	ldr	r3, [r2, #4]
	node->next = list;
 800d836:	f84a 2008 	str.w	r2, [sl, r8]
	node->prev = tail;
 800d83a:	6063      	str	r3, [r4, #4]
	tail->next = node;
 800d83c:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800d83e:	6054      	str	r4, [r2, #4]
}
 800d840:	e6c6      	b.n	800d5d0 <register_events+0x174>
 800d842:	9c04      	ldr	r4, [sp, #16]
 800d844:	9d05      	ldr	r5, [sp, #20]
 800d846:	e7f4      	b.n	800d832 <register_events+0x3d6>
		}
		k_spin_unlock(&lock, key);
	}

	return events_registered;
}
 800d848:	9801      	ldr	r0, [sp, #4]
 800d84a:	b007      	add	sp, #28
 800d84c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d850 <z_impl_k_poll>:
	return 0;
}

int z_impl_k_poll(struct k_poll_event *events, int num_events,
		  k_timeout_t timeout)
{
 800d850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d854:	b082      	sub	sp, #8
 800d856:	4605      	mov	r5, r0
 800d858:	4690      	mov	r8, r2
 800d85a:	461f      	mov	r7, r3
	int events_registered;
	k_spinlock_key_t key;
	struct z_poller *poller = &_current->poller;
 800d85c:	4b4f      	ldr	r3, [pc, #316]	; (800d99c <z_impl_k_poll+0x14c>)
 800d85e:	689e      	ldr	r6, [r3, #8]

	poller->is_polling = true;
 800d860:	2301      	movs	r3, #1
 800d862:	f886 3060 	strb.w	r3, [r6, #96]	; 0x60
	poller->mode = MODE_POLL;
 800d866:	f886 3061 	strb.w	r3, [r6, #97]	; 0x61
	__ASSERT(events != NULL, "NULL events\n");
	__ASSERT(num_events >= 0, "<0 events\n");

	SYS_PORT_TRACING_FUNC_ENTER(k_poll_api, poll, events);

	events_registered = register_events(events, num_events, poller,
 800d86a:	ea57 0302 	orrs.w	r3, r7, r2
 800d86e:	bf0c      	ite	eq
 800d870:	2301      	moveq	r3, #1
 800d872:	2300      	movne	r3, #0
 800d874:	f106 0260 	add.w	r2, r6, #96	; 0x60
 800d878:	f7ff fdf0 	bl	800d45c <register_events>
 800d87c:	4604      	mov	r4, r0
 800d87e:	f04f 0310 	mov.w	r3, #16
 800d882:	f3ef 8111 	mrs	r1, BASEPRI
 800d886:	f383 8812 	msr	BASEPRI_MAX, r3
 800d88a:	f3bf 8f6f 	isb	sy
	/*
	 * If we're not polling anymore, it means that at least one event
	 * condition is met, either when looping through the events here or
	 * because one of the events registered has had its state changed.
	 */
	if (!poller->is_polling) {
 800d88e:	f896 3060 	ldrb.w	r3, [r6, #96]	; 0x60
 800d892:	b1b3      	cbz	r3, 800d8c2 <z_impl_k_poll+0x72>
		SYS_PORT_TRACING_FUNC_EXIT(k_poll_api, poll, events, 0);

		return 0;
	}

	poller->is_polling = false;
 800d894:	2300      	movs	r3, #0
 800d896:	f886 3060 	strb.w	r3, [r6, #96]	; 0x60

	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800d89a:	ea57 0308 	orrs.w	r3, r7, r8
 800d89e:	d043      	beq.n	800d928 <z_impl_k_poll+0xd8>
		return -EAGAIN;
	}

	static _wait_q_t wait_q = Z_WAIT_Q_INIT(&wait_q);

	int swap_rc = z_pend_curr(&lock, key, &wait_q, timeout);
 800d8a0:	f8cd 8000 	str.w	r8, [sp]
 800d8a4:	9701      	str	r7, [sp, #4]
 800d8a6:	4a3e      	ldr	r2, [pc, #248]	; (800d9a0 <z_impl_k_poll+0x150>)
 800d8a8:	483e      	ldr	r0, [pc, #248]	; (800d9a4 <z_impl_k_poll+0x154>)
 800d8aa:	f7ff f97f 	bl	800cbac <z_pend_curr>
 800d8ae:	f04f 0310 	mov.w	r3, #16
 800d8b2:	f3ef 8611 	mrs	r6, BASEPRI
 800d8b6:	f383 8812 	msr	BASEPRI_MAX, r3
 800d8ba:	f3bf 8f6f 	isb	sy
 800d8be:	46b4      	mov	ip, r6
	while (num_events--) {
 800d8c0:	e04c      	b.n	800d95c <z_impl_k_poll+0x10c>
		clear_event_registrations(events, events_registered, key);
 800d8c2:	460e      	mov	r6, r1
	while (num_events--) {
 800d8c4:	e00c      	b.n	800d8e0 <z_impl_k_poll+0x90>
	__asm__ volatile(
 800d8c6:	f386 8811 	msr	BASEPRI, r6
 800d8ca:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
 800d8ce:	f04f 0310 	mov.w	r3, #16
 800d8d2:	f3ef 8611 	mrs	r6, BASEPRI
 800d8d6:	f383 8812 	msr	BASEPRI_MAX, r3
 800d8da:	f3bf 8f6f 	isb	sy
 800d8de:	4604      	mov	r4, r0
 800d8e0:	1e60      	subs	r0, r4, #1
 800d8e2:	b1dc      	cbz	r4, 800d91c <z_impl_k_poll+0xcc>
		clear_event_registration(&events[num_events]);
 800d8e4:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 800d8e8:	009f      	lsls	r7, r3, #2
 800d8ea:	eb05 0383 	add.w	r3, r5, r3, lsl #2
	event->poller = NULL;
 800d8ee:	2200      	movs	r2, #0
 800d8f0:	609a      	str	r2, [r3, #8]
	switch (event->type) {
 800d8f2:	7b5a      	ldrb	r2, [r3, #13]
 800d8f4:	f002 021f 	and.w	r2, r2, #31
 800d8f8:	2a08      	cmp	r2, #8
 800d8fa:	d8e4      	bhi.n	800d8c6 <z_impl_k_poll+0x76>
 800d8fc:	2401      	movs	r4, #1
 800d8fe:	fa04 f202 	lsl.w	r2, r4, r2
 800d902:	f412 7f8b 	tst.w	r2, #278	; 0x116
 800d906:	d0de      	beq.n	800d8c6 <z_impl_k_poll+0x76>
	return node->next != NULL;
 800d908:	59ea      	ldr	r2, [r5, r7]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
 800d90a:	2a00      	cmp	r2, #0
 800d90c:	d0db      	beq.n	800d8c6 <z_impl_k_poll+0x76>
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
 800d90e:	685c      	ldr	r4, [r3, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
 800d910:	6022      	str	r2, [r4, #0]
	next->prev = prev;
 800d912:	6054      	str	r4, [r2, #4]
	node->next = NULL;
 800d914:	2200      	movs	r2, #0
 800d916:	51ea      	str	r2, [r5, r7]
	node->prev = NULL;
 800d918:	605a      	str	r2, [r3, #4]
	sys_dnode_init(node);
}
 800d91a:	e7d4      	b.n	800d8c6 <z_impl_k_poll+0x76>
	__asm__ volatile(
 800d91c:	f381 8811 	msr	BASEPRI, r1
 800d920:	f3bf 8f6f 	isb	sy
		return 0;
 800d924:	4620      	mov	r0, r4
 800d926:	e036      	b.n	800d996 <z_impl_k_poll+0x146>
 800d928:	f381 8811 	msr	BASEPRI, r1
 800d92c:	f3bf 8f6f 	isb	sy
		return -EAGAIN;
 800d930:	f06f 000a 	mvn.w	r0, #10
 800d934:	e02f      	b.n	800d996 <z_impl_k_poll+0x146>
	sys_dnode_t *const prev = node->prev;
 800d936:	6859      	ldr	r1, [r3, #4]
	prev->next = next;
 800d938:	600a      	str	r2, [r1, #0]
	next->prev = prev;
 800d93a:	6051      	str	r1, [r2, #4]
	node->next = NULL;
 800d93c:	2200      	movs	r2, #0
 800d93e:	512a      	str	r2, [r5, r4]
	node->prev = NULL;
 800d940:	605a      	str	r2, [r3, #4]
 800d942:	f38c 8811 	msr	BASEPRI, ip
 800d946:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
 800d94a:	f04f 0310 	mov.w	r3, #16
 800d94e:	f3ef 8c11 	mrs	ip, BASEPRI
 800d952:	f383 8812 	msr	BASEPRI_MAX, r3
 800d956:	f3bf 8f6f 	isb	sy
	while (num_events--) {
 800d95a:	4674      	mov	r4, lr
 800d95c:	f104 3eff 	add.w	lr, r4, #4294967295	; 0xffffffff
 800d960:	b1ac      	cbz	r4, 800d98e <z_impl_k_poll+0x13e>
		clear_event_registration(&events[num_events]);
 800d962:	eb0e 038e 	add.w	r3, lr, lr, lsl #2
 800d966:	009c      	lsls	r4, r3, #2
 800d968:	eb05 0383 	add.w	r3, r5, r3, lsl #2
	event->poller = NULL;
 800d96c:	2200      	movs	r2, #0
 800d96e:	609a      	str	r2, [r3, #8]
	switch (event->type) {
 800d970:	7b5a      	ldrb	r2, [r3, #13]
 800d972:	f002 021f 	and.w	r2, r2, #31
 800d976:	2a08      	cmp	r2, #8
 800d978:	d8e3      	bhi.n	800d942 <z_impl_k_poll+0xf2>
 800d97a:	2101      	movs	r1, #1
 800d97c:	fa01 f202 	lsl.w	r2, r1, r2
 800d980:	f412 7f8b 	tst.w	r2, #278	; 0x116
 800d984:	d0dd      	beq.n	800d942 <z_impl_k_poll+0xf2>
	return node->next != NULL;
 800d986:	592a      	ldr	r2, [r5, r4]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
 800d988:	2a00      	cmp	r2, #0
 800d98a:	d1d4      	bne.n	800d936 <z_impl_k_poll+0xe6>
 800d98c:	e7d9      	b.n	800d942 <z_impl_k_poll+0xf2>
	__asm__ volatile(
 800d98e:	f386 8811 	msr	BASEPRI, r6
 800d992:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_FUNC_EXIT(k_poll_api, poll, events, swap_rc);

	return swap_rc;
}
 800d996:	b002      	add	sp, #8
 800d998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d99c:	2000153c 	.word	0x2000153c
 800d9a0:	200001d0 	.word	0x200001d0
 800d9a4:	20001588 	.word	0x20001588

0800d9a8 <z_impl_k_poll_signal_raise>:
}
#include <syscalls/k_poll_signal_check_mrsh.c>
#endif

int z_impl_k_poll_signal_raise(struct k_poll_signal *sig, int result)
{
 800d9a8:	b538      	push	{r3, r4, r5, lr}
 800d9aa:	4603      	mov	r3, r0
	__asm__ volatile(
 800d9ac:	f04f 0210 	mov.w	r2, #16
 800d9b0:	f3ef 8511 	mrs	r5, BASEPRI
 800d9b4:	f382 8812 	msr	BASEPRI_MAX, r2
 800d9b8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_poll_event *poll_event;

	sig->result = result;
 800d9bc:	60c1      	str	r1, [r0, #12]
	sig->signaled = 1U;
 800d9be:	2201      	movs	r2, #1
 800d9c0:	6082      	str	r2, [r0, #8]
	return list->head == list;
 800d9c2:	6800      	ldr	r0, [r0, #0]

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
 800d9c4:	4283      	cmp	r3, r0
 800d9c6:	d011      	beq.n	800d9ec <z_impl_k_poll_signal_raise+0x44>
	sys_dnode_t *const prev = node->prev;
 800d9c8:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;
 800d9ca:	6803      	ldr	r3, [r0, #0]
	prev->next = next;
 800d9cc:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800d9ce:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
 800d9d4:	6043      	str	r3, [r0, #4]

	poll_event = (struct k_poll_event *)sys_dlist_get(&sig->poll_events);
	if (poll_event == NULL) {
 800d9d6:	b148      	cbz	r0, 800d9ec <z_impl_k_poll_signal_raise+0x44>
		SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, 0);

		return 0;
	}

	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
 800d9d8:	2101      	movs	r1, #1
 800d9da:	f004 f9c6 	bl	8011d6a <signal_poll_event>
 800d9de:	4604      	mov	r4, r0

	SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, rc);

	z_reschedule(&lock, key);
 800d9e0:	4629      	mov	r1, r5
 800d9e2:	4805      	ldr	r0, [pc, #20]	; (800d9f8 <z_impl_k_poll_signal_raise+0x50>)
 800d9e4:	f7fe ff72 	bl	800c8cc <z_reschedule>
	return rc;
}
 800d9e8:	4620      	mov	r0, r4
 800d9ea:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
 800d9ec:	f385 8811 	msr	BASEPRI, r5
 800d9f0:	f3bf 8f6f 	isb	sy
		return 0;
 800d9f4:	2400      	movs	r4, #0
 800d9f6:	e7f7      	b.n	800d9e8 <z_impl_k_poll_signal_raise+0x40>
 800d9f8:	20001588 	.word	0x20001588

0800d9fc <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
 800d9fc:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
 800d9fe:	4a03      	ldr	r2, [pc, #12]	; (800da0c <boot_banner+0x10>)
 800da00:	4903      	ldr	r1, [pc, #12]	; (800da10 <boot_banner+0x14>)
 800da02:	4804      	ldr	r0, [pc, #16]	; (800da14 <boot_banner+0x18>)
 800da04:	f001 fc52 	bl	800f2ac <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
 800da08:	bd08      	pop	{r3, pc}
 800da0a:	bf00      	nop
 800da0c:	0801497c 	.word	0x0801497c
 800da10:	080149a4 	.word	0x080149a4
 800da14:	080149c4 	.word	0x080149c4

0800da18 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
 800da18:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
 800da1a:	4c06      	ldr	r4, [pc, #24]	; (800da34 <statics_init+0x1c>)
 800da1c:	e005      	b.n	800da2a <statics_init+0x12>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
 800da1e:	68a2      	ldr	r2, [r4, #8]
 800da20:	6861      	ldr	r1, [r4, #4]
 800da22:	4620      	mov	r0, r4
 800da24:	f004 f9f2 	bl	8011e0c <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
 800da28:	3418      	adds	r4, #24
 800da2a:	4b03      	ldr	r3, [pc, #12]	; (800da38 <statics_init+0x20>)
 800da2c:	429c      	cmp	r4, r3
 800da2e:	d3f6      	bcc.n	800da1e <statics_init+0x6>
		}
	}
	return 0;
}
 800da30:	2000      	movs	r0, #0
 800da32:	bd10      	pop	{r4, pc}
 800da34:	200004b0 	.word	0x200004b0
 800da38:	200004b0 	.word	0x200004b0

0800da3c <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
 800da3c:	b510      	push	{r4, lr}
 800da3e:	b084      	sub	sp, #16
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
 800da40:	4b08      	ldr	r3, [pc, #32]	; (800da64 <k_sys_work_q_init+0x28>)
 800da42:	9302      	str	r3, [sp, #8]
 800da44:	2400      	movs	r4, #0
 800da46:	f88d 400c 	strb.w	r4, [sp, #12]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
 800da4a:	ab02      	add	r3, sp, #8
 800da4c:	9300      	str	r3, [sp, #0]
 800da4e:	4623      	mov	r3, r4
 800da50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800da54:	4904      	ldr	r1, [pc, #16]	; (800da68 <k_sys_work_q_init+0x2c>)
 800da56:	4805      	ldr	r0, [pc, #20]	; (800da6c <k_sys_work_q_init+0x30>)
 800da58:	f7fe fea6 	bl	800c7a8 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
 800da5c:	4620      	mov	r0, r4
 800da5e:	b004      	add	sp, #16
 800da60:	bd10      	pop	{r4, pc}
 800da62:	bf00      	nop
 800da64:	080149ec 	.word	0x080149ec
 800da68:	20003ee0 	.word	0x20003ee0
 800da6c:	20000d80 	.word	0x20000d80

0800da70 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800da70:	b508      	push	{r3, lr}
 800da72:	680b      	ldr	r3, [r1, #0]
 800da74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800da78:	d302      	bcc.n	800da80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 800da7a:	480d      	ldr	r0, [pc, #52]	; (800dab0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x40>)
 800da7c:	f004 fa9b 	bl	8011fb6 <_ZSt20__throw_length_errorPKc>
 800da80:	4293      	cmp	r3, r2
 800da82:	d90b      	bls.n	800da9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800da84:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800da88:	ea4f 0042 	mov.w	r0, r2, lsl #1
 800da8c:	d206      	bcs.n	800da9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800da8e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800da92:	bf2a      	itet	cs
 800da94:	f06f 4340 	mvncs.w	r3, #3221225472	; 0xc0000000
 800da98:	6008      	strcc	r0, [r1, #0]
 800da9a:	600b      	strcs	r3, [r1, #0]
 800da9c:	6808      	ldr	r0, [r1, #0]
 800da9e:	3001      	adds	r0, #1
 800daa0:	d501      	bpl.n	800daa6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x36>
 800daa2:	f004 fa82 	bl	8011faa <_ZSt17__throw_bad_allocv>
 800daa6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800daaa:	f004 b9b9 	b.w	8011e20 <_Znwj>
 800daae:	bf00      	nop
 800dab0:	08014a68 	.word	0x08014a68

0800dab4 <_ZSt15get_new_handlerv>:
 800dab4:	4b02      	ldr	r3, [pc, #8]	; (800dac0 <_ZSt15get_new_handlerv+0xc>)
 800dab6:	6818      	ldr	r0, [r3, #0]
 800dab8:	f3bf 8f5b 	dmb	ish
 800dabc:	4770      	bx	lr
 800dabe:	bf00      	nop
 800dac0:	2000158c 	.word	0x2000158c

0800dac4 <__assert_func>:
 800dac4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dac6:	4614      	mov	r4, r2
 800dac8:	461a      	mov	r2, r3
 800daca:	4b09      	ldr	r3, [pc, #36]	; (800daf0 <__assert_func+0x2c>)
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	4605      	mov	r5, r0
 800dad0:	68d8      	ldr	r0, [r3, #12]
 800dad2:	b14c      	cbz	r4, 800dae8 <__assert_func+0x24>
 800dad4:	4b07      	ldr	r3, [pc, #28]	; (800daf4 <__assert_func+0x30>)
 800dad6:	9100      	str	r1, [sp, #0]
 800dad8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dadc:	4906      	ldr	r1, [pc, #24]	; (800daf8 <__assert_func+0x34>)
 800dade:	462b      	mov	r3, r5
 800dae0:	f000 f80e 	bl	800db00 <fiprintf>
 800dae4:	f004 fa74 	bl	8011fd0 <abort>
 800dae8:	4b04      	ldr	r3, [pc, #16]	; (800dafc <__assert_func+0x38>)
 800daea:	461c      	mov	r4, r3
 800daec:	e7f3      	b.n	800dad6 <__assert_func+0x12>
 800daee:	bf00      	nop
 800daf0:	200001d8 	.word	0x200001d8
 800daf4:	08014a80 	.word	0x08014a80
 800daf8:	08014a8d 	.word	0x08014a8d
 800dafc:	08014abb 	.word	0x08014abb

0800db00 <fiprintf>:
 800db00:	b40e      	push	{r1, r2, r3}
 800db02:	b503      	push	{r0, r1, lr}
 800db04:	4601      	mov	r1, r0
 800db06:	ab03      	add	r3, sp, #12
 800db08:	4805      	ldr	r0, [pc, #20]	; (800db20 <fiprintf+0x20>)
 800db0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800db0e:	6800      	ldr	r0, [r0, #0]
 800db10:	9301      	str	r3, [sp, #4]
 800db12:	f000 f8bb 	bl	800dc8c <_vfiprintf_r>
 800db16:	b002      	add	sp, #8
 800db18:	f85d eb04 	ldr.w	lr, [sp], #4
 800db1c:	b003      	add	sp, #12
 800db1e:	4770      	bx	lr
 800db20:	200001d8 	.word	0x200001d8

0800db24 <malloc>:
 800db24:	4b02      	ldr	r3, [pc, #8]	; (800db30 <malloc+0xc>)
 800db26:	4601      	mov	r1, r0
 800db28:	6818      	ldr	r0, [r3, #0]
 800db2a:	f000 b855 	b.w	800dbd8 <_malloc_r>
 800db2e:	bf00      	nop
 800db30:	200001d8 	.word	0x200001d8

0800db34 <free>:
 800db34:	4b02      	ldr	r3, [pc, #8]	; (800db40 <free+0xc>)
 800db36:	4601      	mov	r1, r0
 800db38:	6818      	ldr	r0, [r3, #0]
 800db3a:	f000 b803 	b.w	800db44 <_free_r>
 800db3e:	bf00      	nop
 800db40:	200001d8 	.word	0x200001d8

0800db44 <_free_r>:
 800db44:	b538      	push	{r3, r4, r5, lr}
 800db46:	4605      	mov	r5, r0
 800db48:	2900      	cmp	r1, #0
 800db4a:	d041      	beq.n	800dbd0 <_free_r+0x8c>
 800db4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db50:	1f0c      	subs	r4, r1, #4
 800db52:	2b00      	cmp	r3, #0
 800db54:	bfb8      	it	lt
 800db56:	18e4      	addlt	r4, r4, r3
 800db58:	f000 ffc4 	bl	800eae4 <__malloc_lock>
 800db5c:	4a1d      	ldr	r2, [pc, #116]	; (800dbd4 <_free_r+0x90>)
 800db5e:	6813      	ldr	r3, [r2, #0]
 800db60:	b933      	cbnz	r3, 800db70 <_free_r+0x2c>
 800db62:	6063      	str	r3, [r4, #4]
 800db64:	6014      	str	r4, [r2, #0]
 800db66:	4628      	mov	r0, r5
 800db68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800db6c:	f000 bfc0 	b.w	800eaf0 <__malloc_unlock>
 800db70:	42a3      	cmp	r3, r4
 800db72:	d908      	bls.n	800db86 <_free_r+0x42>
 800db74:	6820      	ldr	r0, [r4, #0]
 800db76:	1821      	adds	r1, r4, r0
 800db78:	428b      	cmp	r3, r1
 800db7a:	bf01      	itttt	eq
 800db7c:	6819      	ldreq	r1, [r3, #0]
 800db7e:	685b      	ldreq	r3, [r3, #4]
 800db80:	1809      	addeq	r1, r1, r0
 800db82:	6021      	streq	r1, [r4, #0]
 800db84:	e7ed      	b.n	800db62 <_free_r+0x1e>
 800db86:	461a      	mov	r2, r3
 800db88:	685b      	ldr	r3, [r3, #4]
 800db8a:	b10b      	cbz	r3, 800db90 <_free_r+0x4c>
 800db8c:	42a3      	cmp	r3, r4
 800db8e:	d9fa      	bls.n	800db86 <_free_r+0x42>
 800db90:	6811      	ldr	r1, [r2, #0]
 800db92:	1850      	adds	r0, r2, r1
 800db94:	42a0      	cmp	r0, r4
 800db96:	d10b      	bne.n	800dbb0 <_free_r+0x6c>
 800db98:	6820      	ldr	r0, [r4, #0]
 800db9a:	4401      	add	r1, r0
 800db9c:	1850      	adds	r0, r2, r1
 800db9e:	4283      	cmp	r3, r0
 800dba0:	6011      	str	r1, [r2, #0]
 800dba2:	d1e0      	bne.n	800db66 <_free_r+0x22>
 800dba4:	6818      	ldr	r0, [r3, #0]
 800dba6:	685b      	ldr	r3, [r3, #4]
 800dba8:	6053      	str	r3, [r2, #4]
 800dbaa:	4401      	add	r1, r0
 800dbac:	6011      	str	r1, [r2, #0]
 800dbae:	e7da      	b.n	800db66 <_free_r+0x22>
 800dbb0:	d902      	bls.n	800dbb8 <_free_r+0x74>
 800dbb2:	230c      	movs	r3, #12
 800dbb4:	602b      	str	r3, [r5, #0]
 800dbb6:	e7d6      	b.n	800db66 <_free_r+0x22>
 800dbb8:	6820      	ldr	r0, [r4, #0]
 800dbba:	1821      	adds	r1, r4, r0
 800dbbc:	428b      	cmp	r3, r1
 800dbbe:	bf04      	itt	eq
 800dbc0:	6819      	ldreq	r1, [r3, #0]
 800dbc2:	685b      	ldreq	r3, [r3, #4]
 800dbc4:	6063      	str	r3, [r4, #4]
 800dbc6:	bf04      	itt	eq
 800dbc8:	1809      	addeq	r1, r1, r0
 800dbca:	6021      	streq	r1, [r4, #0]
 800dbcc:	6054      	str	r4, [r2, #4]
 800dbce:	e7ca      	b.n	800db66 <_free_r+0x22>
 800dbd0:	bd38      	pop	{r3, r4, r5, pc}
 800dbd2:	bf00      	nop
 800dbd4:	20001590 	.word	0x20001590

0800dbd8 <_malloc_r>:
 800dbd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbda:	1ccd      	adds	r5, r1, #3
 800dbdc:	f025 0503 	bic.w	r5, r5, #3
 800dbe0:	3508      	adds	r5, #8
 800dbe2:	2d0c      	cmp	r5, #12
 800dbe4:	bf38      	it	cc
 800dbe6:	250c      	movcc	r5, #12
 800dbe8:	2d00      	cmp	r5, #0
 800dbea:	4606      	mov	r6, r0
 800dbec:	db01      	blt.n	800dbf2 <_malloc_r+0x1a>
 800dbee:	42a9      	cmp	r1, r5
 800dbf0:	d903      	bls.n	800dbfa <_malloc_r+0x22>
 800dbf2:	230c      	movs	r3, #12
 800dbf4:	6033      	str	r3, [r6, #0]
 800dbf6:	2000      	movs	r0, #0
 800dbf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dbfa:	f000 ff73 	bl	800eae4 <__malloc_lock>
 800dbfe:	4921      	ldr	r1, [pc, #132]	; (800dc84 <_malloc_r+0xac>)
 800dc00:	680a      	ldr	r2, [r1, #0]
 800dc02:	4614      	mov	r4, r2
 800dc04:	b99c      	cbnz	r4, 800dc2e <_malloc_r+0x56>
 800dc06:	4f20      	ldr	r7, [pc, #128]	; (800dc88 <_malloc_r+0xb0>)
 800dc08:	683b      	ldr	r3, [r7, #0]
 800dc0a:	b923      	cbnz	r3, 800dc16 <_malloc_r+0x3e>
 800dc0c:	4621      	mov	r1, r4
 800dc0e:	4630      	mov	r0, r6
 800dc10:	f000 fcbc 	bl	800e58c <_sbrk_r>
 800dc14:	6038      	str	r0, [r7, #0]
 800dc16:	4629      	mov	r1, r5
 800dc18:	4630      	mov	r0, r6
 800dc1a:	f000 fcb7 	bl	800e58c <_sbrk_r>
 800dc1e:	1c43      	adds	r3, r0, #1
 800dc20:	d123      	bne.n	800dc6a <_malloc_r+0x92>
 800dc22:	230c      	movs	r3, #12
 800dc24:	6033      	str	r3, [r6, #0]
 800dc26:	4630      	mov	r0, r6
 800dc28:	f000 ff62 	bl	800eaf0 <__malloc_unlock>
 800dc2c:	e7e3      	b.n	800dbf6 <_malloc_r+0x1e>
 800dc2e:	6823      	ldr	r3, [r4, #0]
 800dc30:	1b5b      	subs	r3, r3, r5
 800dc32:	d417      	bmi.n	800dc64 <_malloc_r+0x8c>
 800dc34:	2b0b      	cmp	r3, #11
 800dc36:	d903      	bls.n	800dc40 <_malloc_r+0x68>
 800dc38:	6023      	str	r3, [r4, #0]
 800dc3a:	441c      	add	r4, r3
 800dc3c:	6025      	str	r5, [r4, #0]
 800dc3e:	e004      	b.n	800dc4a <_malloc_r+0x72>
 800dc40:	6863      	ldr	r3, [r4, #4]
 800dc42:	42a2      	cmp	r2, r4
 800dc44:	bf0c      	ite	eq
 800dc46:	600b      	streq	r3, [r1, #0]
 800dc48:	6053      	strne	r3, [r2, #4]
 800dc4a:	4630      	mov	r0, r6
 800dc4c:	f000 ff50 	bl	800eaf0 <__malloc_unlock>
 800dc50:	f104 000b 	add.w	r0, r4, #11
 800dc54:	1d23      	adds	r3, r4, #4
 800dc56:	f020 0007 	bic.w	r0, r0, #7
 800dc5a:	1ac2      	subs	r2, r0, r3
 800dc5c:	d0cc      	beq.n	800dbf8 <_malloc_r+0x20>
 800dc5e:	1a1b      	subs	r3, r3, r0
 800dc60:	50a3      	str	r3, [r4, r2]
 800dc62:	e7c9      	b.n	800dbf8 <_malloc_r+0x20>
 800dc64:	4622      	mov	r2, r4
 800dc66:	6864      	ldr	r4, [r4, #4]
 800dc68:	e7cc      	b.n	800dc04 <_malloc_r+0x2c>
 800dc6a:	1cc4      	adds	r4, r0, #3
 800dc6c:	f024 0403 	bic.w	r4, r4, #3
 800dc70:	42a0      	cmp	r0, r4
 800dc72:	d0e3      	beq.n	800dc3c <_malloc_r+0x64>
 800dc74:	1a21      	subs	r1, r4, r0
 800dc76:	4630      	mov	r0, r6
 800dc78:	f000 fc88 	bl	800e58c <_sbrk_r>
 800dc7c:	3001      	adds	r0, #1
 800dc7e:	d1dd      	bne.n	800dc3c <_malloc_r+0x64>
 800dc80:	e7cf      	b.n	800dc22 <_malloc_r+0x4a>
 800dc82:	bf00      	nop
 800dc84:	20001590 	.word	0x20001590
 800dc88:	20001594 	.word	0x20001594

0800dc8c <_vfiprintf_r>:
 800dc8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc90:	460d      	mov	r5, r1
 800dc92:	b09d      	sub	sp, #116	; 0x74
 800dc94:	4614      	mov	r4, r2
 800dc96:	4698      	mov	r8, r3
 800dc98:	4606      	mov	r6, r0
 800dc9a:	b118      	cbz	r0, 800dca4 <_vfiprintf_r+0x18>
 800dc9c:	6983      	ldr	r3, [r0, #24]
 800dc9e:	b90b      	cbnz	r3, 800dca4 <_vfiprintf_r+0x18>
 800dca0:	f000 fe5e 	bl	800e960 <__sinit>
 800dca4:	4b89      	ldr	r3, [pc, #548]	; (800decc <_vfiprintf_r+0x240>)
 800dca6:	429d      	cmp	r5, r3
 800dca8:	d11b      	bne.n	800dce2 <_vfiprintf_r+0x56>
 800dcaa:	6875      	ldr	r5, [r6, #4]
 800dcac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dcae:	07d9      	lsls	r1, r3, #31
 800dcb0:	d405      	bmi.n	800dcbe <_vfiprintf_r+0x32>
 800dcb2:	89ab      	ldrh	r3, [r5, #12]
 800dcb4:	059a      	lsls	r2, r3, #22
 800dcb6:	d402      	bmi.n	800dcbe <_vfiprintf_r+0x32>
 800dcb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dcba:	f001 ffe9 	bl	800fc90 <__retarget_lock_acquire_recursive>
 800dcbe:	89ab      	ldrh	r3, [r5, #12]
 800dcc0:	071b      	lsls	r3, r3, #28
 800dcc2:	d501      	bpl.n	800dcc8 <_vfiprintf_r+0x3c>
 800dcc4:	692b      	ldr	r3, [r5, #16]
 800dcc6:	b9eb      	cbnz	r3, 800dd04 <_vfiprintf_r+0x78>
 800dcc8:	4629      	mov	r1, r5
 800dcca:	4630      	mov	r0, r6
 800dccc:	f000 fcda 	bl	800e684 <__swsetup_r>
 800dcd0:	b1c0      	cbz	r0, 800dd04 <_vfiprintf_r+0x78>
 800dcd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dcd4:	07dc      	lsls	r4, r3, #31
 800dcd6:	d50e      	bpl.n	800dcf6 <_vfiprintf_r+0x6a>
 800dcd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dcdc:	b01d      	add	sp, #116	; 0x74
 800dcde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dce2:	4b7b      	ldr	r3, [pc, #492]	; (800ded0 <_vfiprintf_r+0x244>)
 800dce4:	429d      	cmp	r5, r3
 800dce6:	d101      	bne.n	800dcec <_vfiprintf_r+0x60>
 800dce8:	68b5      	ldr	r5, [r6, #8]
 800dcea:	e7df      	b.n	800dcac <_vfiprintf_r+0x20>
 800dcec:	4b79      	ldr	r3, [pc, #484]	; (800ded4 <_vfiprintf_r+0x248>)
 800dcee:	429d      	cmp	r5, r3
 800dcf0:	bf08      	it	eq
 800dcf2:	68f5      	ldreq	r5, [r6, #12]
 800dcf4:	e7da      	b.n	800dcac <_vfiprintf_r+0x20>
 800dcf6:	89ab      	ldrh	r3, [r5, #12]
 800dcf8:	0598      	lsls	r0, r3, #22
 800dcfa:	d4ed      	bmi.n	800dcd8 <_vfiprintf_r+0x4c>
 800dcfc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dcfe:	f001 ffcf 	bl	800fca0 <__retarget_lock_release_recursive>
 800dd02:	e7e9      	b.n	800dcd8 <_vfiprintf_r+0x4c>
 800dd04:	2300      	movs	r3, #0
 800dd06:	9309      	str	r3, [sp, #36]	; 0x24
 800dd08:	2320      	movs	r3, #32
 800dd0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dd0e:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd12:	2330      	movs	r3, #48	; 0x30
 800dd14:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ded8 <_vfiprintf_r+0x24c>
 800dd18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dd1c:	f04f 0901 	mov.w	r9, #1
 800dd20:	4623      	mov	r3, r4
 800dd22:	469a      	mov	sl, r3
 800dd24:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd28:	b10a      	cbz	r2, 800dd2e <_vfiprintf_r+0xa2>
 800dd2a:	2a25      	cmp	r2, #37	; 0x25
 800dd2c:	d1f9      	bne.n	800dd22 <_vfiprintf_r+0x96>
 800dd2e:	ebba 0b04 	subs.w	fp, sl, r4
 800dd32:	d00b      	beq.n	800dd4c <_vfiprintf_r+0xc0>
 800dd34:	465b      	mov	r3, fp
 800dd36:	4622      	mov	r2, r4
 800dd38:	4629      	mov	r1, r5
 800dd3a:	4630      	mov	r0, r6
 800dd3c:	f004 f97a 	bl	8012034 <__sfputs_r>
 800dd40:	3001      	adds	r0, #1
 800dd42:	f000 80aa 	beq.w	800de9a <_vfiprintf_r+0x20e>
 800dd46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd48:	445a      	add	r2, fp
 800dd4a:	9209      	str	r2, [sp, #36]	; 0x24
 800dd4c:	f89a 3000 	ldrb.w	r3, [sl]
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	f000 80a2 	beq.w	800de9a <_vfiprintf_r+0x20e>
 800dd56:	2300      	movs	r3, #0
 800dd58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dd5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dd60:	f10a 0a01 	add.w	sl, sl, #1
 800dd64:	9304      	str	r3, [sp, #16]
 800dd66:	9307      	str	r3, [sp, #28]
 800dd68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dd6c:	931a      	str	r3, [sp, #104]	; 0x68
 800dd6e:	4654      	mov	r4, sl
 800dd70:	2205      	movs	r2, #5
 800dd72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd76:	4858      	ldr	r0, [pc, #352]	; (800ded8 <_vfiprintf_r+0x24c>)
 800dd78:	f7f2 fa12 	bl	80001a0 <memchr>
 800dd7c:	9a04      	ldr	r2, [sp, #16]
 800dd7e:	b9d8      	cbnz	r0, 800ddb8 <_vfiprintf_r+0x12c>
 800dd80:	06d1      	lsls	r1, r2, #27
 800dd82:	bf44      	itt	mi
 800dd84:	2320      	movmi	r3, #32
 800dd86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd8a:	0713      	lsls	r3, r2, #28
 800dd8c:	bf44      	itt	mi
 800dd8e:	232b      	movmi	r3, #43	; 0x2b
 800dd90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd94:	f89a 3000 	ldrb.w	r3, [sl]
 800dd98:	2b2a      	cmp	r3, #42	; 0x2a
 800dd9a:	d015      	beq.n	800ddc8 <_vfiprintf_r+0x13c>
 800dd9c:	9a07      	ldr	r2, [sp, #28]
 800dd9e:	4654      	mov	r4, sl
 800dda0:	2000      	movs	r0, #0
 800dda2:	f04f 0c0a 	mov.w	ip, #10
 800dda6:	4621      	mov	r1, r4
 800dda8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ddac:	3b30      	subs	r3, #48	; 0x30
 800ddae:	2b09      	cmp	r3, #9
 800ddb0:	d94e      	bls.n	800de50 <_vfiprintf_r+0x1c4>
 800ddb2:	b1b0      	cbz	r0, 800dde2 <_vfiprintf_r+0x156>
 800ddb4:	9207      	str	r2, [sp, #28]
 800ddb6:	e014      	b.n	800dde2 <_vfiprintf_r+0x156>
 800ddb8:	eba0 0308 	sub.w	r3, r0, r8
 800ddbc:	fa09 f303 	lsl.w	r3, r9, r3
 800ddc0:	4313      	orrs	r3, r2
 800ddc2:	9304      	str	r3, [sp, #16]
 800ddc4:	46a2      	mov	sl, r4
 800ddc6:	e7d2      	b.n	800dd6e <_vfiprintf_r+0xe2>
 800ddc8:	9b03      	ldr	r3, [sp, #12]
 800ddca:	1d19      	adds	r1, r3, #4
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	9103      	str	r1, [sp, #12]
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	bfbb      	ittet	lt
 800ddd4:	425b      	neglt	r3, r3
 800ddd6:	f042 0202 	orrlt.w	r2, r2, #2
 800ddda:	9307      	strge	r3, [sp, #28]
 800dddc:	9307      	strlt	r3, [sp, #28]
 800ddde:	bfb8      	it	lt
 800dde0:	9204      	strlt	r2, [sp, #16]
 800dde2:	7823      	ldrb	r3, [r4, #0]
 800dde4:	2b2e      	cmp	r3, #46	; 0x2e
 800dde6:	d10c      	bne.n	800de02 <_vfiprintf_r+0x176>
 800dde8:	7863      	ldrb	r3, [r4, #1]
 800ddea:	2b2a      	cmp	r3, #42	; 0x2a
 800ddec:	d135      	bne.n	800de5a <_vfiprintf_r+0x1ce>
 800ddee:	9b03      	ldr	r3, [sp, #12]
 800ddf0:	1d1a      	adds	r2, r3, #4
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	9203      	str	r2, [sp, #12]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	bfb8      	it	lt
 800ddfa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ddfe:	3402      	adds	r4, #2
 800de00:	9305      	str	r3, [sp, #20]
 800de02:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800dedc <_vfiprintf_r+0x250>
 800de06:	7821      	ldrb	r1, [r4, #0]
 800de08:	2203      	movs	r2, #3
 800de0a:	4650      	mov	r0, sl
 800de0c:	f7f2 f9c8 	bl	80001a0 <memchr>
 800de10:	b140      	cbz	r0, 800de24 <_vfiprintf_r+0x198>
 800de12:	2340      	movs	r3, #64	; 0x40
 800de14:	eba0 000a 	sub.w	r0, r0, sl
 800de18:	fa03 f000 	lsl.w	r0, r3, r0
 800de1c:	9b04      	ldr	r3, [sp, #16]
 800de1e:	4303      	orrs	r3, r0
 800de20:	3401      	adds	r4, #1
 800de22:	9304      	str	r3, [sp, #16]
 800de24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de28:	482d      	ldr	r0, [pc, #180]	; (800dee0 <_vfiprintf_r+0x254>)
 800de2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800de2e:	2206      	movs	r2, #6
 800de30:	f7f2 f9b6 	bl	80001a0 <memchr>
 800de34:	2800      	cmp	r0, #0
 800de36:	d03f      	beq.n	800deb8 <_vfiprintf_r+0x22c>
 800de38:	4b2a      	ldr	r3, [pc, #168]	; (800dee4 <_vfiprintf_r+0x258>)
 800de3a:	bb1b      	cbnz	r3, 800de84 <_vfiprintf_r+0x1f8>
 800de3c:	9b03      	ldr	r3, [sp, #12]
 800de3e:	3307      	adds	r3, #7
 800de40:	f023 0307 	bic.w	r3, r3, #7
 800de44:	3308      	adds	r3, #8
 800de46:	9303      	str	r3, [sp, #12]
 800de48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de4a:	443b      	add	r3, r7
 800de4c:	9309      	str	r3, [sp, #36]	; 0x24
 800de4e:	e767      	b.n	800dd20 <_vfiprintf_r+0x94>
 800de50:	fb0c 3202 	mla	r2, ip, r2, r3
 800de54:	460c      	mov	r4, r1
 800de56:	2001      	movs	r0, #1
 800de58:	e7a5      	b.n	800dda6 <_vfiprintf_r+0x11a>
 800de5a:	2300      	movs	r3, #0
 800de5c:	3401      	adds	r4, #1
 800de5e:	9305      	str	r3, [sp, #20]
 800de60:	4619      	mov	r1, r3
 800de62:	f04f 0c0a 	mov.w	ip, #10
 800de66:	4620      	mov	r0, r4
 800de68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de6c:	3a30      	subs	r2, #48	; 0x30
 800de6e:	2a09      	cmp	r2, #9
 800de70:	d903      	bls.n	800de7a <_vfiprintf_r+0x1ee>
 800de72:	2b00      	cmp	r3, #0
 800de74:	d0c5      	beq.n	800de02 <_vfiprintf_r+0x176>
 800de76:	9105      	str	r1, [sp, #20]
 800de78:	e7c3      	b.n	800de02 <_vfiprintf_r+0x176>
 800de7a:	fb0c 2101 	mla	r1, ip, r1, r2
 800de7e:	4604      	mov	r4, r0
 800de80:	2301      	movs	r3, #1
 800de82:	e7f0      	b.n	800de66 <_vfiprintf_r+0x1da>
 800de84:	ab03      	add	r3, sp, #12
 800de86:	9300      	str	r3, [sp, #0]
 800de88:	462a      	mov	r2, r5
 800de8a:	4b17      	ldr	r3, [pc, #92]	; (800dee8 <_vfiprintf_r+0x25c>)
 800de8c:	a904      	add	r1, sp, #16
 800de8e:	4630      	mov	r0, r6
 800de90:	f000 f82c 	bl	800deec <_printf_float>
 800de94:	4607      	mov	r7, r0
 800de96:	1c78      	adds	r0, r7, #1
 800de98:	d1d6      	bne.n	800de48 <_vfiprintf_r+0x1bc>
 800de9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800de9c:	07d9      	lsls	r1, r3, #31
 800de9e:	d405      	bmi.n	800deac <_vfiprintf_r+0x220>
 800dea0:	89ab      	ldrh	r3, [r5, #12]
 800dea2:	059a      	lsls	r2, r3, #22
 800dea4:	d402      	bmi.n	800deac <_vfiprintf_r+0x220>
 800dea6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dea8:	f001 fefa 	bl	800fca0 <__retarget_lock_release_recursive>
 800deac:	89ab      	ldrh	r3, [r5, #12]
 800deae:	065b      	lsls	r3, r3, #25
 800deb0:	f53f af12 	bmi.w	800dcd8 <_vfiprintf_r+0x4c>
 800deb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800deb6:	e711      	b.n	800dcdc <_vfiprintf_r+0x50>
 800deb8:	ab03      	add	r3, sp, #12
 800deba:	9300      	str	r3, [sp, #0]
 800debc:	462a      	mov	r2, r5
 800debe:	4b0a      	ldr	r3, [pc, #40]	; (800dee8 <_vfiprintf_r+0x25c>)
 800dec0:	a904      	add	r1, sp, #16
 800dec2:	4630      	mov	r0, r6
 800dec4:	f000 fa3c 	bl	800e340 <_printf_i>
 800dec8:	e7e4      	b.n	800de94 <_vfiprintf_r+0x208>
 800deca:	bf00      	nop
 800decc:	08014a1c 	.word	0x08014a1c
 800ded0:	08014a3c 	.word	0x08014a3c
 800ded4:	080149fc 	.word	0x080149fc
 800ded8:	08014bbd 	.word	0x08014bbd
 800dedc:	08014bc3 	.word	0x08014bc3
 800dee0:	08014bc7 	.word	0x08014bc7
 800dee4:	0800deed 	.word	0x0800deed
 800dee8:	08012035 	.word	0x08012035

0800deec <_printf_float>:
 800deec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800def0:	b091      	sub	sp, #68	; 0x44
 800def2:	460c      	mov	r4, r1
 800def4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800def8:	4616      	mov	r6, r2
 800defa:	461f      	mov	r7, r3
 800defc:	4605      	mov	r5, r0
 800defe:	f000 fdad 	bl	800ea5c <_localeconv_r>
 800df02:	6803      	ldr	r3, [r0, #0]
 800df04:	9309      	str	r3, [sp, #36]	; 0x24
 800df06:	4618      	mov	r0, r3
 800df08:	f7f2 ffa5 	bl	8000e56 <strlen>
 800df0c:	2300      	movs	r3, #0
 800df0e:	930e      	str	r3, [sp, #56]	; 0x38
 800df10:	f8d8 3000 	ldr.w	r3, [r8]
 800df14:	900a      	str	r0, [sp, #40]	; 0x28
 800df16:	3307      	adds	r3, #7
 800df18:	f023 0307 	bic.w	r3, r3, #7
 800df1c:	f103 0208 	add.w	r2, r3, #8
 800df20:	f894 9018 	ldrb.w	r9, [r4, #24]
 800df24:	f8d4 b000 	ldr.w	fp, [r4]
 800df28:	f8c8 2000 	str.w	r2, [r8]
 800df2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df30:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800df34:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800df38:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800df3c:	930b      	str	r3, [sp, #44]	; 0x2c
 800df3e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df40:	4b9c      	ldr	r3, [pc, #624]	; (800e1b4 <_printf_float+0x2c8>)
 800df42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800df46:	4640      	mov	r0, r8
 800df48:	f7f2 fe12 	bl	8000b70 <__aeabi_dcmpun>
 800df4c:	bb70      	cbnz	r0, 800dfac <_printf_float+0xc0>
 800df4e:	4b99      	ldr	r3, [pc, #612]	; (800e1b4 <_printf_float+0x2c8>)
 800df50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800df56:	4640      	mov	r0, r8
 800df58:	f7f2 fdaa 	bl	8000ab0 <__aeabi_dcmple>
 800df5c:	bb30      	cbnz	r0, 800dfac <_printf_float+0xc0>
 800df5e:	2200      	movs	r2, #0
 800df60:	2300      	movs	r3, #0
 800df62:	4640      	mov	r0, r8
 800df64:	4651      	mov	r1, sl
 800df66:	f7f2 fd99 	bl	8000a9c <__aeabi_dcmplt>
 800df6a:	b110      	cbz	r0, 800df72 <_printf_float+0x86>
 800df6c:	232d      	movs	r3, #45	; 0x2d
 800df6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800df72:	4b91      	ldr	r3, [pc, #580]	; (800e1b8 <_printf_float+0x2cc>)
 800df74:	4891      	ldr	r0, [pc, #580]	; (800e1bc <_printf_float+0x2d0>)
 800df76:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800df7a:	bf94      	ite	ls
 800df7c:	4698      	movls	r8, r3
 800df7e:	4680      	movhi	r8, r0
 800df80:	2303      	movs	r3, #3
 800df82:	6123      	str	r3, [r4, #16]
 800df84:	f02b 0304 	bic.w	r3, fp, #4
 800df88:	6023      	str	r3, [r4, #0]
 800df8a:	f04f 0a00 	mov.w	sl, #0
 800df8e:	9700      	str	r7, [sp, #0]
 800df90:	4633      	mov	r3, r6
 800df92:	aa0f      	add	r2, sp, #60	; 0x3c
 800df94:	4621      	mov	r1, r4
 800df96:	4628      	mov	r0, r5
 800df98:	f004 f8fc 	bl	8012194 <_printf_common>
 800df9c:	3001      	adds	r0, #1
 800df9e:	f040 808f 	bne.w	800e0c0 <_printf_float+0x1d4>
 800dfa2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dfa6:	b011      	add	sp, #68	; 0x44
 800dfa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfac:	4642      	mov	r2, r8
 800dfae:	4653      	mov	r3, sl
 800dfb0:	4640      	mov	r0, r8
 800dfb2:	4651      	mov	r1, sl
 800dfb4:	f7f2 fddc 	bl	8000b70 <__aeabi_dcmpun>
 800dfb8:	b140      	cbz	r0, 800dfcc <_printf_float+0xe0>
 800dfba:	f1ba 0f00 	cmp.w	sl, #0
 800dfbe:	bfbc      	itt	lt
 800dfc0:	232d      	movlt	r3, #45	; 0x2d
 800dfc2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800dfc6:	487e      	ldr	r0, [pc, #504]	; (800e1c0 <_printf_float+0x2d4>)
 800dfc8:	4b7e      	ldr	r3, [pc, #504]	; (800e1c4 <_printf_float+0x2d8>)
 800dfca:	e7d4      	b.n	800df76 <_printf_float+0x8a>
 800dfcc:	6863      	ldr	r3, [r4, #4]
 800dfce:	1c5a      	adds	r2, r3, #1
 800dfd0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800dfd4:	d142      	bne.n	800e05c <_printf_float+0x170>
 800dfd6:	2306      	movs	r3, #6
 800dfd8:	6063      	str	r3, [r4, #4]
 800dfda:	2200      	movs	r2, #0
 800dfdc:	9206      	str	r2, [sp, #24]
 800dfde:	aa0e      	add	r2, sp, #56	; 0x38
 800dfe0:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800dfe4:	aa0d      	add	r2, sp, #52	; 0x34
 800dfe6:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800dfea:	9203      	str	r2, [sp, #12]
 800dfec:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800dff0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800dff4:	6023      	str	r3, [r4, #0]
 800dff6:	6863      	ldr	r3, [r4, #4]
 800dff8:	9300      	str	r3, [sp, #0]
 800dffa:	4642      	mov	r2, r8
 800dffc:	4653      	mov	r3, sl
 800dffe:	4628      	mov	r0, r5
 800e000:	910b      	str	r1, [sp, #44]	; 0x2c
 800e002:	f004 f829 	bl	8012058 <__cvt>
 800e006:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e008:	2947      	cmp	r1, #71	; 0x47
 800e00a:	4680      	mov	r8, r0
 800e00c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e00e:	d108      	bne.n	800e022 <_printf_float+0x136>
 800e010:	1cc8      	adds	r0, r1, #3
 800e012:	db02      	blt.n	800e01a <_printf_float+0x12e>
 800e014:	6863      	ldr	r3, [r4, #4]
 800e016:	4299      	cmp	r1, r3
 800e018:	dd40      	ble.n	800e09c <_printf_float+0x1b0>
 800e01a:	f1a9 0902 	sub.w	r9, r9, #2
 800e01e:	fa5f f989 	uxtb.w	r9, r9
 800e022:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e026:	d81f      	bhi.n	800e068 <_printf_float+0x17c>
 800e028:	3901      	subs	r1, #1
 800e02a:	464a      	mov	r2, r9
 800e02c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e030:	910d      	str	r1, [sp, #52]	; 0x34
 800e032:	f004 f871 	bl	8012118 <__exponent>
 800e036:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e038:	1813      	adds	r3, r2, r0
 800e03a:	2a01      	cmp	r2, #1
 800e03c:	4682      	mov	sl, r0
 800e03e:	6123      	str	r3, [r4, #16]
 800e040:	dc02      	bgt.n	800e048 <_printf_float+0x15c>
 800e042:	6822      	ldr	r2, [r4, #0]
 800e044:	07d2      	lsls	r2, r2, #31
 800e046:	d501      	bpl.n	800e04c <_printf_float+0x160>
 800e048:	3301      	adds	r3, #1
 800e04a:	6123      	str	r3, [r4, #16]
 800e04c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e050:	2b00      	cmp	r3, #0
 800e052:	d09c      	beq.n	800df8e <_printf_float+0xa2>
 800e054:	232d      	movs	r3, #45	; 0x2d
 800e056:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e05a:	e798      	b.n	800df8e <_printf_float+0xa2>
 800e05c:	2947      	cmp	r1, #71	; 0x47
 800e05e:	d1bc      	bne.n	800dfda <_printf_float+0xee>
 800e060:	2b00      	cmp	r3, #0
 800e062:	d1ba      	bne.n	800dfda <_printf_float+0xee>
 800e064:	2301      	movs	r3, #1
 800e066:	e7b7      	b.n	800dfd8 <_printf_float+0xec>
 800e068:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800e06c:	d118      	bne.n	800e0a0 <_printf_float+0x1b4>
 800e06e:	2900      	cmp	r1, #0
 800e070:	6863      	ldr	r3, [r4, #4]
 800e072:	dd0b      	ble.n	800e08c <_printf_float+0x1a0>
 800e074:	6121      	str	r1, [r4, #16]
 800e076:	b913      	cbnz	r3, 800e07e <_printf_float+0x192>
 800e078:	6822      	ldr	r2, [r4, #0]
 800e07a:	07d0      	lsls	r0, r2, #31
 800e07c:	d502      	bpl.n	800e084 <_printf_float+0x198>
 800e07e:	3301      	adds	r3, #1
 800e080:	440b      	add	r3, r1
 800e082:	6123      	str	r3, [r4, #16]
 800e084:	65a1      	str	r1, [r4, #88]	; 0x58
 800e086:	f04f 0a00 	mov.w	sl, #0
 800e08a:	e7df      	b.n	800e04c <_printf_float+0x160>
 800e08c:	b913      	cbnz	r3, 800e094 <_printf_float+0x1a8>
 800e08e:	6822      	ldr	r2, [r4, #0]
 800e090:	07d2      	lsls	r2, r2, #31
 800e092:	d501      	bpl.n	800e098 <_printf_float+0x1ac>
 800e094:	3302      	adds	r3, #2
 800e096:	e7f4      	b.n	800e082 <_printf_float+0x196>
 800e098:	2301      	movs	r3, #1
 800e09a:	e7f2      	b.n	800e082 <_printf_float+0x196>
 800e09c:	f04f 0967 	mov.w	r9, #103	; 0x67
 800e0a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e0a2:	4299      	cmp	r1, r3
 800e0a4:	db05      	blt.n	800e0b2 <_printf_float+0x1c6>
 800e0a6:	6823      	ldr	r3, [r4, #0]
 800e0a8:	6121      	str	r1, [r4, #16]
 800e0aa:	07d8      	lsls	r0, r3, #31
 800e0ac:	d5ea      	bpl.n	800e084 <_printf_float+0x198>
 800e0ae:	1c4b      	adds	r3, r1, #1
 800e0b0:	e7e7      	b.n	800e082 <_printf_float+0x196>
 800e0b2:	2900      	cmp	r1, #0
 800e0b4:	bfd4      	ite	le
 800e0b6:	f1c1 0202 	rsble	r2, r1, #2
 800e0ba:	2201      	movgt	r2, #1
 800e0bc:	4413      	add	r3, r2
 800e0be:	e7e0      	b.n	800e082 <_printf_float+0x196>
 800e0c0:	6823      	ldr	r3, [r4, #0]
 800e0c2:	055a      	lsls	r2, r3, #21
 800e0c4:	d407      	bmi.n	800e0d6 <_printf_float+0x1ea>
 800e0c6:	6923      	ldr	r3, [r4, #16]
 800e0c8:	4642      	mov	r2, r8
 800e0ca:	4631      	mov	r1, r6
 800e0cc:	4628      	mov	r0, r5
 800e0ce:	47b8      	blx	r7
 800e0d0:	3001      	adds	r0, #1
 800e0d2:	d12b      	bne.n	800e12c <_printf_float+0x240>
 800e0d4:	e765      	b.n	800dfa2 <_printf_float+0xb6>
 800e0d6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e0da:	f240 80dc 	bls.w	800e296 <_printf_float+0x3aa>
 800e0de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e0e2:	2200      	movs	r2, #0
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	f7f2 fccf 	bl	8000a88 <__aeabi_dcmpeq>
 800e0ea:	2800      	cmp	r0, #0
 800e0ec:	d033      	beq.n	800e156 <_printf_float+0x26a>
 800e0ee:	4a36      	ldr	r2, [pc, #216]	; (800e1c8 <_printf_float+0x2dc>)
 800e0f0:	2301      	movs	r3, #1
 800e0f2:	4631      	mov	r1, r6
 800e0f4:	4628      	mov	r0, r5
 800e0f6:	47b8      	blx	r7
 800e0f8:	3001      	adds	r0, #1
 800e0fa:	f43f af52 	beq.w	800dfa2 <_printf_float+0xb6>
 800e0fe:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e102:	429a      	cmp	r2, r3
 800e104:	db02      	blt.n	800e10c <_printf_float+0x220>
 800e106:	6823      	ldr	r3, [r4, #0]
 800e108:	07d8      	lsls	r0, r3, #31
 800e10a:	d50f      	bpl.n	800e12c <_printf_float+0x240>
 800e10c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e110:	4631      	mov	r1, r6
 800e112:	4628      	mov	r0, r5
 800e114:	47b8      	blx	r7
 800e116:	3001      	adds	r0, #1
 800e118:	f43f af43 	beq.w	800dfa2 <_printf_float+0xb6>
 800e11c:	f04f 0800 	mov.w	r8, #0
 800e120:	f104 091a 	add.w	r9, r4, #26
 800e124:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e126:	3b01      	subs	r3, #1
 800e128:	4543      	cmp	r3, r8
 800e12a:	dc09      	bgt.n	800e140 <_printf_float+0x254>
 800e12c:	6823      	ldr	r3, [r4, #0]
 800e12e:	079b      	lsls	r3, r3, #30
 800e130:	f100 8101 	bmi.w	800e336 <_printf_float+0x44a>
 800e134:	68e0      	ldr	r0, [r4, #12]
 800e136:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e138:	4298      	cmp	r0, r3
 800e13a:	bfb8      	it	lt
 800e13c:	4618      	movlt	r0, r3
 800e13e:	e732      	b.n	800dfa6 <_printf_float+0xba>
 800e140:	2301      	movs	r3, #1
 800e142:	464a      	mov	r2, r9
 800e144:	4631      	mov	r1, r6
 800e146:	4628      	mov	r0, r5
 800e148:	47b8      	blx	r7
 800e14a:	3001      	adds	r0, #1
 800e14c:	f43f af29 	beq.w	800dfa2 <_printf_float+0xb6>
 800e150:	f108 0801 	add.w	r8, r8, #1
 800e154:	e7e6      	b.n	800e124 <_printf_float+0x238>
 800e156:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e158:	2b00      	cmp	r3, #0
 800e15a:	dc37      	bgt.n	800e1cc <_printf_float+0x2e0>
 800e15c:	4a1a      	ldr	r2, [pc, #104]	; (800e1c8 <_printf_float+0x2dc>)
 800e15e:	2301      	movs	r3, #1
 800e160:	4631      	mov	r1, r6
 800e162:	4628      	mov	r0, r5
 800e164:	47b8      	blx	r7
 800e166:	3001      	adds	r0, #1
 800e168:	f43f af1b 	beq.w	800dfa2 <_printf_float+0xb6>
 800e16c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e170:	4313      	orrs	r3, r2
 800e172:	d102      	bne.n	800e17a <_printf_float+0x28e>
 800e174:	6823      	ldr	r3, [r4, #0]
 800e176:	07d9      	lsls	r1, r3, #31
 800e178:	d5d8      	bpl.n	800e12c <_printf_float+0x240>
 800e17a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e17e:	4631      	mov	r1, r6
 800e180:	4628      	mov	r0, r5
 800e182:	47b8      	blx	r7
 800e184:	3001      	adds	r0, #1
 800e186:	f43f af0c 	beq.w	800dfa2 <_printf_float+0xb6>
 800e18a:	f04f 0900 	mov.w	r9, #0
 800e18e:	f104 0a1a 	add.w	sl, r4, #26
 800e192:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e194:	425b      	negs	r3, r3
 800e196:	454b      	cmp	r3, r9
 800e198:	dc01      	bgt.n	800e19e <_printf_float+0x2b2>
 800e19a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e19c:	e794      	b.n	800e0c8 <_printf_float+0x1dc>
 800e19e:	2301      	movs	r3, #1
 800e1a0:	4652      	mov	r2, sl
 800e1a2:	4631      	mov	r1, r6
 800e1a4:	4628      	mov	r0, r5
 800e1a6:	47b8      	blx	r7
 800e1a8:	3001      	adds	r0, #1
 800e1aa:	f43f aefa 	beq.w	800dfa2 <_printf_float+0xb6>
 800e1ae:	f109 0901 	add.w	r9, r9, #1
 800e1b2:	e7ee      	b.n	800e192 <_printf_float+0x2a6>
 800e1b4:	7fefffff 	.word	0x7fefffff
 800e1b8:	08014bce 	.word	0x08014bce
 800e1bc:	08014bd2 	.word	0x08014bd2
 800e1c0:	08014bda 	.word	0x08014bda
 800e1c4:	08014bd6 	.word	0x08014bd6
 800e1c8:	08014bde 	.word	0x08014bde
 800e1cc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e1ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e1d0:	429a      	cmp	r2, r3
 800e1d2:	bfa8      	it	ge
 800e1d4:	461a      	movge	r2, r3
 800e1d6:	2a00      	cmp	r2, #0
 800e1d8:	4691      	mov	r9, r2
 800e1da:	dc37      	bgt.n	800e24c <_printf_float+0x360>
 800e1dc:	f04f 0b00 	mov.w	fp, #0
 800e1e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e1e4:	f104 021a 	add.w	r2, r4, #26
 800e1e8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800e1ec:	ebaa 0309 	sub.w	r3, sl, r9
 800e1f0:	455b      	cmp	r3, fp
 800e1f2:	dc33      	bgt.n	800e25c <_printf_float+0x370>
 800e1f4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e1f8:	429a      	cmp	r2, r3
 800e1fa:	db3b      	blt.n	800e274 <_printf_float+0x388>
 800e1fc:	6823      	ldr	r3, [r4, #0]
 800e1fe:	07da      	lsls	r2, r3, #31
 800e200:	d438      	bmi.n	800e274 <_printf_float+0x388>
 800e202:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e204:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e206:	eba3 020a 	sub.w	r2, r3, sl
 800e20a:	eba3 0901 	sub.w	r9, r3, r1
 800e20e:	4591      	cmp	r9, r2
 800e210:	bfa8      	it	ge
 800e212:	4691      	movge	r9, r2
 800e214:	f1b9 0f00 	cmp.w	r9, #0
 800e218:	dc34      	bgt.n	800e284 <_printf_float+0x398>
 800e21a:	f04f 0800 	mov.w	r8, #0
 800e21e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e222:	f104 0a1a 	add.w	sl, r4, #26
 800e226:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e22a:	1a9b      	subs	r3, r3, r2
 800e22c:	eba3 0309 	sub.w	r3, r3, r9
 800e230:	4543      	cmp	r3, r8
 800e232:	f77f af7b 	ble.w	800e12c <_printf_float+0x240>
 800e236:	2301      	movs	r3, #1
 800e238:	4652      	mov	r2, sl
 800e23a:	4631      	mov	r1, r6
 800e23c:	4628      	mov	r0, r5
 800e23e:	47b8      	blx	r7
 800e240:	3001      	adds	r0, #1
 800e242:	f43f aeae 	beq.w	800dfa2 <_printf_float+0xb6>
 800e246:	f108 0801 	add.w	r8, r8, #1
 800e24a:	e7ec      	b.n	800e226 <_printf_float+0x33a>
 800e24c:	4613      	mov	r3, r2
 800e24e:	4631      	mov	r1, r6
 800e250:	4642      	mov	r2, r8
 800e252:	4628      	mov	r0, r5
 800e254:	47b8      	blx	r7
 800e256:	3001      	adds	r0, #1
 800e258:	d1c0      	bne.n	800e1dc <_printf_float+0x2f0>
 800e25a:	e6a2      	b.n	800dfa2 <_printf_float+0xb6>
 800e25c:	2301      	movs	r3, #1
 800e25e:	4631      	mov	r1, r6
 800e260:	4628      	mov	r0, r5
 800e262:	920b      	str	r2, [sp, #44]	; 0x2c
 800e264:	47b8      	blx	r7
 800e266:	3001      	adds	r0, #1
 800e268:	f43f ae9b 	beq.w	800dfa2 <_printf_float+0xb6>
 800e26c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e26e:	f10b 0b01 	add.w	fp, fp, #1
 800e272:	e7b9      	b.n	800e1e8 <_printf_float+0x2fc>
 800e274:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e278:	4631      	mov	r1, r6
 800e27a:	4628      	mov	r0, r5
 800e27c:	47b8      	blx	r7
 800e27e:	3001      	adds	r0, #1
 800e280:	d1bf      	bne.n	800e202 <_printf_float+0x316>
 800e282:	e68e      	b.n	800dfa2 <_printf_float+0xb6>
 800e284:	464b      	mov	r3, r9
 800e286:	eb08 020a 	add.w	r2, r8, sl
 800e28a:	4631      	mov	r1, r6
 800e28c:	4628      	mov	r0, r5
 800e28e:	47b8      	blx	r7
 800e290:	3001      	adds	r0, #1
 800e292:	d1c2      	bne.n	800e21a <_printf_float+0x32e>
 800e294:	e685      	b.n	800dfa2 <_printf_float+0xb6>
 800e296:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e298:	2a01      	cmp	r2, #1
 800e29a:	dc01      	bgt.n	800e2a0 <_printf_float+0x3b4>
 800e29c:	07db      	lsls	r3, r3, #31
 800e29e:	d537      	bpl.n	800e310 <_printf_float+0x424>
 800e2a0:	2301      	movs	r3, #1
 800e2a2:	4642      	mov	r2, r8
 800e2a4:	4631      	mov	r1, r6
 800e2a6:	4628      	mov	r0, r5
 800e2a8:	47b8      	blx	r7
 800e2aa:	3001      	adds	r0, #1
 800e2ac:	f43f ae79 	beq.w	800dfa2 <_printf_float+0xb6>
 800e2b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e2b4:	4631      	mov	r1, r6
 800e2b6:	4628      	mov	r0, r5
 800e2b8:	47b8      	blx	r7
 800e2ba:	3001      	adds	r0, #1
 800e2bc:	f43f ae71 	beq.w	800dfa2 <_printf_float+0xb6>
 800e2c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e2c4:	2200      	movs	r2, #0
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	f7f2 fbde 	bl	8000a88 <__aeabi_dcmpeq>
 800e2cc:	b9d8      	cbnz	r0, 800e306 <_printf_float+0x41a>
 800e2ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e2d0:	f108 0201 	add.w	r2, r8, #1
 800e2d4:	3b01      	subs	r3, #1
 800e2d6:	4631      	mov	r1, r6
 800e2d8:	4628      	mov	r0, r5
 800e2da:	47b8      	blx	r7
 800e2dc:	3001      	adds	r0, #1
 800e2de:	d10e      	bne.n	800e2fe <_printf_float+0x412>
 800e2e0:	e65f      	b.n	800dfa2 <_printf_float+0xb6>
 800e2e2:	2301      	movs	r3, #1
 800e2e4:	464a      	mov	r2, r9
 800e2e6:	4631      	mov	r1, r6
 800e2e8:	4628      	mov	r0, r5
 800e2ea:	47b8      	blx	r7
 800e2ec:	3001      	adds	r0, #1
 800e2ee:	f43f ae58 	beq.w	800dfa2 <_printf_float+0xb6>
 800e2f2:	f108 0801 	add.w	r8, r8, #1
 800e2f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e2f8:	3b01      	subs	r3, #1
 800e2fa:	4543      	cmp	r3, r8
 800e2fc:	dcf1      	bgt.n	800e2e2 <_printf_float+0x3f6>
 800e2fe:	4653      	mov	r3, sl
 800e300:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e304:	e6e1      	b.n	800e0ca <_printf_float+0x1de>
 800e306:	f04f 0800 	mov.w	r8, #0
 800e30a:	f104 091a 	add.w	r9, r4, #26
 800e30e:	e7f2      	b.n	800e2f6 <_printf_float+0x40a>
 800e310:	2301      	movs	r3, #1
 800e312:	4642      	mov	r2, r8
 800e314:	e7df      	b.n	800e2d6 <_printf_float+0x3ea>
 800e316:	2301      	movs	r3, #1
 800e318:	464a      	mov	r2, r9
 800e31a:	4631      	mov	r1, r6
 800e31c:	4628      	mov	r0, r5
 800e31e:	47b8      	blx	r7
 800e320:	3001      	adds	r0, #1
 800e322:	f43f ae3e 	beq.w	800dfa2 <_printf_float+0xb6>
 800e326:	f108 0801 	add.w	r8, r8, #1
 800e32a:	68e3      	ldr	r3, [r4, #12]
 800e32c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e32e:	1a5b      	subs	r3, r3, r1
 800e330:	4543      	cmp	r3, r8
 800e332:	dcf0      	bgt.n	800e316 <_printf_float+0x42a>
 800e334:	e6fe      	b.n	800e134 <_printf_float+0x248>
 800e336:	f04f 0800 	mov.w	r8, #0
 800e33a:	f104 0919 	add.w	r9, r4, #25
 800e33e:	e7f4      	b.n	800e32a <_printf_float+0x43e>

0800e340 <_printf_i>:
 800e340:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e344:	7e0f      	ldrb	r7, [r1, #24]
 800e346:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e348:	2f78      	cmp	r7, #120	; 0x78
 800e34a:	4691      	mov	r9, r2
 800e34c:	4680      	mov	r8, r0
 800e34e:	460c      	mov	r4, r1
 800e350:	469a      	mov	sl, r3
 800e352:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e356:	d807      	bhi.n	800e368 <_printf_i+0x28>
 800e358:	2f62      	cmp	r7, #98	; 0x62
 800e35a:	d80a      	bhi.n	800e372 <_printf_i+0x32>
 800e35c:	2f00      	cmp	r7, #0
 800e35e:	f000 80d8 	beq.w	800e512 <_printf_i+0x1d2>
 800e362:	2f58      	cmp	r7, #88	; 0x58
 800e364:	f000 80a3 	beq.w	800e4ae <_printf_i+0x16e>
 800e368:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e36c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e370:	e03a      	b.n	800e3e8 <_printf_i+0xa8>
 800e372:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e376:	2b15      	cmp	r3, #21
 800e378:	d8f6      	bhi.n	800e368 <_printf_i+0x28>
 800e37a:	a101      	add	r1, pc, #4	; (adr r1, 800e380 <_printf_i+0x40>)
 800e37c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e380:	0800e3d9 	.word	0x0800e3d9
 800e384:	0800e3ed 	.word	0x0800e3ed
 800e388:	0800e369 	.word	0x0800e369
 800e38c:	0800e369 	.word	0x0800e369
 800e390:	0800e369 	.word	0x0800e369
 800e394:	0800e369 	.word	0x0800e369
 800e398:	0800e3ed 	.word	0x0800e3ed
 800e39c:	0800e369 	.word	0x0800e369
 800e3a0:	0800e369 	.word	0x0800e369
 800e3a4:	0800e369 	.word	0x0800e369
 800e3a8:	0800e369 	.word	0x0800e369
 800e3ac:	0800e4f9 	.word	0x0800e4f9
 800e3b0:	0800e41d 	.word	0x0800e41d
 800e3b4:	0800e4db 	.word	0x0800e4db
 800e3b8:	0800e369 	.word	0x0800e369
 800e3bc:	0800e369 	.word	0x0800e369
 800e3c0:	0800e51b 	.word	0x0800e51b
 800e3c4:	0800e369 	.word	0x0800e369
 800e3c8:	0800e41d 	.word	0x0800e41d
 800e3cc:	0800e369 	.word	0x0800e369
 800e3d0:	0800e369 	.word	0x0800e369
 800e3d4:	0800e4e3 	.word	0x0800e4e3
 800e3d8:	682b      	ldr	r3, [r5, #0]
 800e3da:	1d1a      	adds	r2, r3, #4
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	602a      	str	r2, [r5, #0]
 800e3e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e3e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e3e8:	2301      	movs	r3, #1
 800e3ea:	e0a3      	b.n	800e534 <_printf_i+0x1f4>
 800e3ec:	6820      	ldr	r0, [r4, #0]
 800e3ee:	6829      	ldr	r1, [r5, #0]
 800e3f0:	0606      	lsls	r6, r0, #24
 800e3f2:	f101 0304 	add.w	r3, r1, #4
 800e3f6:	d50a      	bpl.n	800e40e <_printf_i+0xce>
 800e3f8:	680e      	ldr	r6, [r1, #0]
 800e3fa:	602b      	str	r3, [r5, #0]
 800e3fc:	2e00      	cmp	r6, #0
 800e3fe:	da03      	bge.n	800e408 <_printf_i+0xc8>
 800e400:	232d      	movs	r3, #45	; 0x2d
 800e402:	4276      	negs	r6, r6
 800e404:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e408:	485e      	ldr	r0, [pc, #376]	; (800e584 <_printf_i+0x244>)
 800e40a:	230a      	movs	r3, #10
 800e40c:	e019      	b.n	800e442 <_printf_i+0x102>
 800e40e:	680e      	ldr	r6, [r1, #0]
 800e410:	602b      	str	r3, [r5, #0]
 800e412:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e416:	bf18      	it	ne
 800e418:	b236      	sxthne	r6, r6
 800e41a:	e7ef      	b.n	800e3fc <_printf_i+0xbc>
 800e41c:	682b      	ldr	r3, [r5, #0]
 800e41e:	6820      	ldr	r0, [r4, #0]
 800e420:	1d19      	adds	r1, r3, #4
 800e422:	6029      	str	r1, [r5, #0]
 800e424:	0601      	lsls	r1, r0, #24
 800e426:	d501      	bpl.n	800e42c <_printf_i+0xec>
 800e428:	681e      	ldr	r6, [r3, #0]
 800e42a:	e002      	b.n	800e432 <_printf_i+0xf2>
 800e42c:	0646      	lsls	r6, r0, #25
 800e42e:	d5fb      	bpl.n	800e428 <_printf_i+0xe8>
 800e430:	881e      	ldrh	r6, [r3, #0]
 800e432:	4854      	ldr	r0, [pc, #336]	; (800e584 <_printf_i+0x244>)
 800e434:	2f6f      	cmp	r7, #111	; 0x6f
 800e436:	bf0c      	ite	eq
 800e438:	2308      	moveq	r3, #8
 800e43a:	230a      	movne	r3, #10
 800e43c:	2100      	movs	r1, #0
 800e43e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e442:	6865      	ldr	r5, [r4, #4]
 800e444:	60a5      	str	r5, [r4, #8]
 800e446:	2d00      	cmp	r5, #0
 800e448:	bfa2      	ittt	ge
 800e44a:	6821      	ldrge	r1, [r4, #0]
 800e44c:	f021 0104 	bicge.w	r1, r1, #4
 800e450:	6021      	strge	r1, [r4, #0]
 800e452:	b90e      	cbnz	r6, 800e458 <_printf_i+0x118>
 800e454:	2d00      	cmp	r5, #0
 800e456:	d04d      	beq.n	800e4f4 <_printf_i+0x1b4>
 800e458:	4615      	mov	r5, r2
 800e45a:	fbb6 f1f3 	udiv	r1, r6, r3
 800e45e:	fb03 6711 	mls	r7, r3, r1, r6
 800e462:	5dc7      	ldrb	r7, [r0, r7]
 800e464:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e468:	4637      	mov	r7, r6
 800e46a:	42bb      	cmp	r3, r7
 800e46c:	460e      	mov	r6, r1
 800e46e:	d9f4      	bls.n	800e45a <_printf_i+0x11a>
 800e470:	2b08      	cmp	r3, #8
 800e472:	d10b      	bne.n	800e48c <_printf_i+0x14c>
 800e474:	6823      	ldr	r3, [r4, #0]
 800e476:	07de      	lsls	r6, r3, #31
 800e478:	d508      	bpl.n	800e48c <_printf_i+0x14c>
 800e47a:	6923      	ldr	r3, [r4, #16]
 800e47c:	6861      	ldr	r1, [r4, #4]
 800e47e:	4299      	cmp	r1, r3
 800e480:	bfde      	ittt	le
 800e482:	2330      	movle	r3, #48	; 0x30
 800e484:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e488:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800e48c:	1b52      	subs	r2, r2, r5
 800e48e:	6122      	str	r2, [r4, #16]
 800e490:	f8cd a000 	str.w	sl, [sp]
 800e494:	464b      	mov	r3, r9
 800e496:	aa03      	add	r2, sp, #12
 800e498:	4621      	mov	r1, r4
 800e49a:	4640      	mov	r0, r8
 800e49c:	f003 fe7a 	bl	8012194 <_printf_common>
 800e4a0:	3001      	adds	r0, #1
 800e4a2:	d14c      	bne.n	800e53e <_printf_i+0x1fe>
 800e4a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e4a8:	b004      	add	sp, #16
 800e4aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4ae:	4835      	ldr	r0, [pc, #212]	; (800e584 <_printf_i+0x244>)
 800e4b0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e4b4:	6829      	ldr	r1, [r5, #0]
 800e4b6:	6823      	ldr	r3, [r4, #0]
 800e4b8:	f851 6b04 	ldr.w	r6, [r1], #4
 800e4bc:	6029      	str	r1, [r5, #0]
 800e4be:	061d      	lsls	r5, r3, #24
 800e4c0:	d514      	bpl.n	800e4ec <_printf_i+0x1ac>
 800e4c2:	07df      	lsls	r7, r3, #31
 800e4c4:	bf44      	itt	mi
 800e4c6:	f043 0320 	orrmi.w	r3, r3, #32
 800e4ca:	6023      	strmi	r3, [r4, #0]
 800e4cc:	b91e      	cbnz	r6, 800e4d6 <_printf_i+0x196>
 800e4ce:	6823      	ldr	r3, [r4, #0]
 800e4d0:	f023 0320 	bic.w	r3, r3, #32
 800e4d4:	6023      	str	r3, [r4, #0]
 800e4d6:	2310      	movs	r3, #16
 800e4d8:	e7b0      	b.n	800e43c <_printf_i+0xfc>
 800e4da:	6823      	ldr	r3, [r4, #0]
 800e4dc:	f043 0320 	orr.w	r3, r3, #32
 800e4e0:	6023      	str	r3, [r4, #0]
 800e4e2:	2378      	movs	r3, #120	; 0x78
 800e4e4:	4828      	ldr	r0, [pc, #160]	; (800e588 <_printf_i+0x248>)
 800e4e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e4ea:	e7e3      	b.n	800e4b4 <_printf_i+0x174>
 800e4ec:	0659      	lsls	r1, r3, #25
 800e4ee:	bf48      	it	mi
 800e4f0:	b2b6      	uxthmi	r6, r6
 800e4f2:	e7e6      	b.n	800e4c2 <_printf_i+0x182>
 800e4f4:	4615      	mov	r5, r2
 800e4f6:	e7bb      	b.n	800e470 <_printf_i+0x130>
 800e4f8:	682b      	ldr	r3, [r5, #0]
 800e4fa:	6826      	ldr	r6, [r4, #0]
 800e4fc:	6961      	ldr	r1, [r4, #20]
 800e4fe:	1d18      	adds	r0, r3, #4
 800e500:	6028      	str	r0, [r5, #0]
 800e502:	0635      	lsls	r5, r6, #24
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	d501      	bpl.n	800e50c <_printf_i+0x1cc>
 800e508:	6019      	str	r1, [r3, #0]
 800e50a:	e002      	b.n	800e512 <_printf_i+0x1d2>
 800e50c:	0670      	lsls	r0, r6, #25
 800e50e:	d5fb      	bpl.n	800e508 <_printf_i+0x1c8>
 800e510:	8019      	strh	r1, [r3, #0]
 800e512:	2300      	movs	r3, #0
 800e514:	6123      	str	r3, [r4, #16]
 800e516:	4615      	mov	r5, r2
 800e518:	e7ba      	b.n	800e490 <_printf_i+0x150>
 800e51a:	682b      	ldr	r3, [r5, #0]
 800e51c:	1d1a      	adds	r2, r3, #4
 800e51e:	602a      	str	r2, [r5, #0]
 800e520:	681d      	ldr	r5, [r3, #0]
 800e522:	6862      	ldr	r2, [r4, #4]
 800e524:	2100      	movs	r1, #0
 800e526:	4628      	mov	r0, r5
 800e528:	f7f1 fe3a 	bl	80001a0 <memchr>
 800e52c:	b108      	cbz	r0, 800e532 <_printf_i+0x1f2>
 800e52e:	1b40      	subs	r0, r0, r5
 800e530:	6060      	str	r0, [r4, #4]
 800e532:	6863      	ldr	r3, [r4, #4]
 800e534:	6123      	str	r3, [r4, #16]
 800e536:	2300      	movs	r3, #0
 800e538:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e53c:	e7a8      	b.n	800e490 <_printf_i+0x150>
 800e53e:	6923      	ldr	r3, [r4, #16]
 800e540:	462a      	mov	r2, r5
 800e542:	4649      	mov	r1, r9
 800e544:	4640      	mov	r0, r8
 800e546:	47d0      	blx	sl
 800e548:	3001      	adds	r0, #1
 800e54a:	d0ab      	beq.n	800e4a4 <_printf_i+0x164>
 800e54c:	6823      	ldr	r3, [r4, #0]
 800e54e:	079b      	lsls	r3, r3, #30
 800e550:	d413      	bmi.n	800e57a <_printf_i+0x23a>
 800e552:	68e0      	ldr	r0, [r4, #12]
 800e554:	9b03      	ldr	r3, [sp, #12]
 800e556:	4298      	cmp	r0, r3
 800e558:	bfb8      	it	lt
 800e55a:	4618      	movlt	r0, r3
 800e55c:	e7a4      	b.n	800e4a8 <_printf_i+0x168>
 800e55e:	2301      	movs	r3, #1
 800e560:	4632      	mov	r2, r6
 800e562:	4649      	mov	r1, r9
 800e564:	4640      	mov	r0, r8
 800e566:	47d0      	blx	sl
 800e568:	3001      	adds	r0, #1
 800e56a:	d09b      	beq.n	800e4a4 <_printf_i+0x164>
 800e56c:	3501      	adds	r5, #1
 800e56e:	68e3      	ldr	r3, [r4, #12]
 800e570:	9903      	ldr	r1, [sp, #12]
 800e572:	1a5b      	subs	r3, r3, r1
 800e574:	42ab      	cmp	r3, r5
 800e576:	dcf2      	bgt.n	800e55e <_printf_i+0x21e>
 800e578:	e7eb      	b.n	800e552 <_printf_i+0x212>
 800e57a:	2500      	movs	r5, #0
 800e57c:	f104 0619 	add.w	r6, r4, #25
 800e580:	e7f5      	b.n	800e56e <_printf_i+0x22e>
 800e582:	bf00      	nop
 800e584:	08014be0 	.word	0x08014be0
 800e588:	08014bf1 	.word	0x08014bf1

0800e58c <_sbrk_r>:
 800e58c:	b538      	push	{r3, r4, r5, lr}
 800e58e:	4d06      	ldr	r5, [pc, #24]	; (800e5a8 <_sbrk_r+0x1c>)
 800e590:	2300      	movs	r3, #0
 800e592:	4604      	mov	r4, r0
 800e594:	4608      	mov	r0, r1
 800e596:	602b      	str	r3, [r5, #0]
 800e598:	f7f7 fcdc 	bl	8005f54 <_sbrk>
 800e59c:	1c43      	adds	r3, r0, #1
 800e59e:	d102      	bne.n	800e5a6 <_sbrk_r+0x1a>
 800e5a0:	682b      	ldr	r3, [r5, #0]
 800e5a2:	b103      	cbz	r3, 800e5a6 <_sbrk_r+0x1a>
 800e5a4:	6023      	str	r3, [r4, #0]
 800e5a6:	bd38      	pop	{r3, r4, r5, pc}
 800e5a8:	20001598 	.word	0x20001598

0800e5ac <raise>:
 800e5ac:	4b02      	ldr	r3, [pc, #8]	; (800e5b8 <raise+0xc>)
 800e5ae:	4601      	mov	r1, r0
 800e5b0:	6818      	ldr	r0, [r3, #0]
 800e5b2:	f003 be5c 	b.w	801226e <_raise_r>
 800e5b6:	bf00      	nop
 800e5b8:	200001d8 	.word	0x200001d8

0800e5bc <_kill_r>:
 800e5bc:	b538      	push	{r3, r4, r5, lr}
 800e5be:	4d07      	ldr	r5, [pc, #28]	; (800e5dc <_kill_r+0x20>)
 800e5c0:	2300      	movs	r3, #0
 800e5c2:	4604      	mov	r4, r0
 800e5c4:	4608      	mov	r0, r1
 800e5c6:	4611      	mov	r1, r2
 800e5c8:	602b      	str	r3, [r5, #0]
 800e5ca:	f001 fb4f 	bl	800fc6c <_kill>
 800e5ce:	1c43      	adds	r3, r0, #1
 800e5d0:	d102      	bne.n	800e5d8 <_kill_r+0x1c>
 800e5d2:	682b      	ldr	r3, [r5, #0]
 800e5d4:	b103      	cbz	r3, 800e5d8 <_kill_r+0x1c>
 800e5d6:	6023      	str	r3, [r4, #0]
 800e5d8:	bd38      	pop	{r3, r4, r5, pc}
 800e5da:	bf00      	nop
 800e5dc:	20001598 	.word	0x20001598

0800e5e0 <__swbuf_r>:
 800e5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5e2:	460e      	mov	r6, r1
 800e5e4:	4614      	mov	r4, r2
 800e5e6:	4605      	mov	r5, r0
 800e5e8:	b118      	cbz	r0, 800e5f2 <__swbuf_r+0x12>
 800e5ea:	6983      	ldr	r3, [r0, #24]
 800e5ec:	b90b      	cbnz	r3, 800e5f2 <__swbuf_r+0x12>
 800e5ee:	f000 f9b7 	bl	800e960 <__sinit>
 800e5f2:	4b21      	ldr	r3, [pc, #132]	; (800e678 <__swbuf_r+0x98>)
 800e5f4:	429c      	cmp	r4, r3
 800e5f6:	d12b      	bne.n	800e650 <__swbuf_r+0x70>
 800e5f8:	686c      	ldr	r4, [r5, #4]
 800e5fa:	69a3      	ldr	r3, [r4, #24]
 800e5fc:	60a3      	str	r3, [r4, #8]
 800e5fe:	89a3      	ldrh	r3, [r4, #12]
 800e600:	071a      	lsls	r2, r3, #28
 800e602:	d52f      	bpl.n	800e664 <__swbuf_r+0x84>
 800e604:	6923      	ldr	r3, [r4, #16]
 800e606:	b36b      	cbz	r3, 800e664 <__swbuf_r+0x84>
 800e608:	6923      	ldr	r3, [r4, #16]
 800e60a:	6820      	ldr	r0, [r4, #0]
 800e60c:	1ac0      	subs	r0, r0, r3
 800e60e:	6963      	ldr	r3, [r4, #20]
 800e610:	b2f6      	uxtb	r6, r6
 800e612:	4283      	cmp	r3, r0
 800e614:	4637      	mov	r7, r6
 800e616:	dc04      	bgt.n	800e622 <__swbuf_r+0x42>
 800e618:	4621      	mov	r1, r4
 800e61a:	4628      	mov	r0, r5
 800e61c:	f000 f922 	bl	800e864 <_fflush_r>
 800e620:	bb30      	cbnz	r0, 800e670 <__swbuf_r+0x90>
 800e622:	68a3      	ldr	r3, [r4, #8]
 800e624:	3b01      	subs	r3, #1
 800e626:	60a3      	str	r3, [r4, #8]
 800e628:	6823      	ldr	r3, [r4, #0]
 800e62a:	1c5a      	adds	r2, r3, #1
 800e62c:	6022      	str	r2, [r4, #0]
 800e62e:	701e      	strb	r6, [r3, #0]
 800e630:	6963      	ldr	r3, [r4, #20]
 800e632:	3001      	adds	r0, #1
 800e634:	4283      	cmp	r3, r0
 800e636:	d004      	beq.n	800e642 <__swbuf_r+0x62>
 800e638:	89a3      	ldrh	r3, [r4, #12]
 800e63a:	07db      	lsls	r3, r3, #31
 800e63c:	d506      	bpl.n	800e64c <__swbuf_r+0x6c>
 800e63e:	2e0a      	cmp	r6, #10
 800e640:	d104      	bne.n	800e64c <__swbuf_r+0x6c>
 800e642:	4621      	mov	r1, r4
 800e644:	4628      	mov	r0, r5
 800e646:	f000 f90d 	bl	800e864 <_fflush_r>
 800e64a:	b988      	cbnz	r0, 800e670 <__swbuf_r+0x90>
 800e64c:	4638      	mov	r0, r7
 800e64e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e650:	4b0a      	ldr	r3, [pc, #40]	; (800e67c <__swbuf_r+0x9c>)
 800e652:	429c      	cmp	r4, r3
 800e654:	d101      	bne.n	800e65a <__swbuf_r+0x7a>
 800e656:	68ac      	ldr	r4, [r5, #8]
 800e658:	e7cf      	b.n	800e5fa <__swbuf_r+0x1a>
 800e65a:	4b09      	ldr	r3, [pc, #36]	; (800e680 <__swbuf_r+0xa0>)
 800e65c:	429c      	cmp	r4, r3
 800e65e:	bf08      	it	eq
 800e660:	68ec      	ldreq	r4, [r5, #12]
 800e662:	e7ca      	b.n	800e5fa <__swbuf_r+0x1a>
 800e664:	4621      	mov	r1, r4
 800e666:	4628      	mov	r0, r5
 800e668:	f000 f80c 	bl	800e684 <__swsetup_r>
 800e66c:	2800      	cmp	r0, #0
 800e66e:	d0cb      	beq.n	800e608 <__swbuf_r+0x28>
 800e670:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800e674:	e7ea      	b.n	800e64c <__swbuf_r+0x6c>
 800e676:	bf00      	nop
 800e678:	08014a1c 	.word	0x08014a1c
 800e67c:	08014a3c 	.word	0x08014a3c
 800e680:	080149fc 	.word	0x080149fc

0800e684 <__swsetup_r>:
 800e684:	4b32      	ldr	r3, [pc, #200]	; (800e750 <__swsetup_r+0xcc>)
 800e686:	b570      	push	{r4, r5, r6, lr}
 800e688:	681d      	ldr	r5, [r3, #0]
 800e68a:	4606      	mov	r6, r0
 800e68c:	460c      	mov	r4, r1
 800e68e:	b125      	cbz	r5, 800e69a <__swsetup_r+0x16>
 800e690:	69ab      	ldr	r3, [r5, #24]
 800e692:	b913      	cbnz	r3, 800e69a <__swsetup_r+0x16>
 800e694:	4628      	mov	r0, r5
 800e696:	f000 f963 	bl	800e960 <__sinit>
 800e69a:	4b2e      	ldr	r3, [pc, #184]	; (800e754 <__swsetup_r+0xd0>)
 800e69c:	429c      	cmp	r4, r3
 800e69e:	d10f      	bne.n	800e6c0 <__swsetup_r+0x3c>
 800e6a0:	686c      	ldr	r4, [r5, #4]
 800e6a2:	89a3      	ldrh	r3, [r4, #12]
 800e6a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e6a8:	0719      	lsls	r1, r3, #28
 800e6aa:	d42c      	bmi.n	800e706 <__swsetup_r+0x82>
 800e6ac:	06dd      	lsls	r5, r3, #27
 800e6ae:	d411      	bmi.n	800e6d4 <__swsetup_r+0x50>
 800e6b0:	2309      	movs	r3, #9
 800e6b2:	6033      	str	r3, [r6, #0]
 800e6b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e6b8:	81a3      	strh	r3, [r4, #12]
 800e6ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e6be:	e03e      	b.n	800e73e <__swsetup_r+0xba>
 800e6c0:	4b25      	ldr	r3, [pc, #148]	; (800e758 <__swsetup_r+0xd4>)
 800e6c2:	429c      	cmp	r4, r3
 800e6c4:	d101      	bne.n	800e6ca <__swsetup_r+0x46>
 800e6c6:	68ac      	ldr	r4, [r5, #8]
 800e6c8:	e7eb      	b.n	800e6a2 <__swsetup_r+0x1e>
 800e6ca:	4b24      	ldr	r3, [pc, #144]	; (800e75c <__swsetup_r+0xd8>)
 800e6cc:	429c      	cmp	r4, r3
 800e6ce:	bf08      	it	eq
 800e6d0:	68ec      	ldreq	r4, [r5, #12]
 800e6d2:	e7e6      	b.n	800e6a2 <__swsetup_r+0x1e>
 800e6d4:	0758      	lsls	r0, r3, #29
 800e6d6:	d512      	bpl.n	800e6fe <__swsetup_r+0x7a>
 800e6d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e6da:	b141      	cbz	r1, 800e6ee <__swsetup_r+0x6a>
 800e6dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e6e0:	4299      	cmp	r1, r3
 800e6e2:	d002      	beq.n	800e6ea <__swsetup_r+0x66>
 800e6e4:	4630      	mov	r0, r6
 800e6e6:	f7ff fa2d 	bl	800db44 <_free_r>
 800e6ea:	2300      	movs	r3, #0
 800e6ec:	6363      	str	r3, [r4, #52]	; 0x34
 800e6ee:	89a3      	ldrh	r3, [r4, #12]
 800e6f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e6f4:	81a3      	strh	r3, [r4, #12]
 800e6f6:	2300      	movs	r3, #0
 800e6f8:	6063      	str	r3, [r4, #4]
 800e6fa:	6923      	ldr	r3, [r4, #16]
 800e6fc:	6023      	str	r3, [r4, #0]
 800e6fe:	89a3      	ldrh	r3, [r4, #12]
 800e700:	f043 0308 	orr.w	r3, r3, #8
 800e704:	81a3      	strh	r3, [r4, #12]
 800e706:	6923      	ldr	r3, [r4, #16]
 800e708:	b94b      	cbnz	r3, 800e71e <__swsetup_r+0x9a>
 800e70a:	89a3      	ldrh	r3, [r4, #12]
 800e70c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e710:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e714:	d003      	beq.n	800e71e <__swsetup_r+0x9a>
 800e716:	4621      	mov	r1, r4
 800e718:	4630      	mov	r0, r6
 800e71a:	f000 f9a3 	bl	800ea64 <__smakebuf_r>
 800e71e:	89a0      	ldrh	r0, [r4, #12]
 800e720:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e724:	f010 0301 	ands.w	r3, r0, #1
 800e728:	d00a      	beq.n	800e740 <__swsetup_r+0xbc>
 800e72a:	2300      	movs	r3, #0
 800e72c:	60a3      	str	r3, [r4, #8]
 800e72e:	6963      	ldr	r3, [r4, #20]
 800e730:	425b      	negs	r3, r3
 800e732:	61a3      	str	r3, [r4, #24]
 800e734:	6923      	ldr	r3, [r4, #16]
 800e736:	b943      	cbnz	r3, 800e74a <__swsetup_r+0xc6>
 800e738:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e73c:	d1ba      	bne.n	800e6b4 <__swsetup_r+0x30>
 800e73e:	bd70      	pop	{r4, r5, r6, pc}
 800e740:	0781      	lsls	r1, r0, #30
 800e742:	bf58      	it	pl
 800e744:	6963      	ldrpl	r3, [r4, #20]
 800e746:	60a3      	str	r3, [r4, #8]
 800e748:	e7f4      	b.n	800e734 <__swsetup_r+0xb0>
 800e74a:	2000      	movs	r0, #0
 800e74c:	e7f7      	b.n	800e73e <__swsetup_r+0xba>
 800e74e:	bf00      	nop
 800e750:	200001d8 	.word	0x200001d8
 800e754:	08014a1c 	.word	0x08014a1c
 800e758:	08014a3c 	.word	0x08014a3c
 800e75c:	080149fc 	.word	0x080149fc

0800e760 <__sflush_r>:
 800e760:	898a      	ldrh	r2, [r1, #12]
 800e762:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e764:	4605      	mov	r5, r0
 800e766:	0710      	lsls	r0, r2, #28
 800e768:	460c      	mov	r4, r1
 800e76a:	d457      	bmi.n	800e81c <__sflush_r+0xbc>
 800e76c:	684b      	ldr	r3, [r1, #4]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	dc04      	bgt.n	800e77c <__sflush_r+0x1c>
 800e772:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e774:	2b00      	cmp	r3, #0
 800e776:	dc01      	bgt.n	800e77c <__sflush_r+0x1c>
 800e778:	2000      	movs	r0, #0
 800e77a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e77c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e77e:	2e00      	cmp	r6, #0
 800e780:	d0fa      	beq.n	800e778 <__sflush_r+0x18>
 800e782:	2300      	movs	r3, #0
 800e784:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e788:	682f      	ldr	r7, [r5, #0]
 800e78a:	602b      	str	r3, [r5, #0]
 800e78c:	d032      	beq.n	800e7f4 <__sflush_r+0x94>
 800e78e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e790:	89a3      	ldrh	r3, [r4, #12]
 800e792:	075a      	lsls	r2, r3, #29
 800e794:	d505      	bpl.n	800e7a2 <__sflush_r+0x42>
 800e796:	6863      	ldr	r3, [r4, #4]
 800e798:	1ac0      	subs	r0, r0, r3
 800e79a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e79c:	b10b      	cbz	r3, 800e7a2 <__sflush_r+0x42>
 800e79e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e7a0:	1ac0      	subs	r0, r0, r3
 800e7a2:	2300      	movs	r3, #0
 800e7a4:	4602      	mov	r2, r0
 800e7a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e7a8:	6a21      	ldr	r1, [r4, #32]
 800e7aa:	4628      	mov	r0, r5
 800e7ac:	47b0      	blx	r6
 800e7ae:	1c43      	adds	r3, r0, #1
 800e7b0:	89a3      	ldrh	r3, [r4, #12]
 800e7b2:	d106      	bne.n	800e7c2 <__sflush_r+0x62>
 800e7b4:	6829      	ldr	r1, [r5, #0]
 800e7b6:	291d      	cmp	r1, #29
 800e7b8:	d82c      	bhi.n	800e814 <__sflush_r+0xb4>
 800e7ba:	4a29      	ldr	r2, [pc, #164]	; (800e860 <__sflush_r+0x100>)
 800e7bc:	40ca      	lsrs	r2, r1
 800e7be:	07d6      	lsls	r6, r2, #31
 800e7c0:	d528      	bpl.n	800e814 <__sflush_r+0xb4>
 800e7c2:	2200      	movs	r2, #0
 800e7c4:	6062      	str	r2, [r4, #4]
 800e7c6:	04d9      	lsls	r1, r3, #19
 800e7c8:	6922      	ldr	r2, [r4, #16]
 800e7ca:	6022      	str	r2, [r4, #0]
 800e7cc:	d504      	bpl.n	800e7d8 <__sflush_r+0x78>
 800e7ce:	1c42      	adds	r2, r0, #1
 800e7d0:	d101      	bne.n	800e7d6 <__sflush_r+0x76>
 800e7d2:	682b      	ldr	r3, [r5, #0]
 800e7d4:	b903      	cbnz	r3, 800e7d8 <__sflush_r+0x78>
 800e7d6:	6560      	str	r0, [r4, #84]	; 0x54
 800e7d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e7da:	602f      	str	r7, [r5, #0]
 800e7dc:	2900      	cmp	r1, #0
 800e7de:	d0cb      	beq.n	800e778 <__sflush_r+0x18>
 800e7e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e7e4:	4299      	cmp	r1, r3
 800e7e6:	d002      	beq.n	800e7ee <__sflush_r+0x8e>
 800e7e8:	4628      	mov	r0, r5
 800e7ea:	f7ff f9ab 	bl	800db44 <_free_r>
 800e7ee:	2000      	movs	r0, #0
 800e7f0:	6360      	str	r0, [r4, #52]	; 0x34
 800e7f2:	e7c2      	b.n	800e77a <__sflush_r+0x1a>
 800e7f4:	6a21      	ldr	r1, [r4, #32]
 800e7f6:	2301      	movs	r3, #1
 800e7f8:	4628      	mov	r0, r5
 800e7fa:	47b0      	blx	r6
 800e7fc:	1c41      	adds	r1, r0, #1
 800e7fe:	d1c7      	bne.n	800e790 <__sflush_r+0x30>
 800e800:	682b      	ldr	r3, [r5, #0]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d0c4      	beq.n	800e790 <__sflush_r+0x30>
 800e806:	2b1d      	cmp	r3, #29
 800e808:	d001      	beq.n	800e80e <__sflush_r+0xae>
 800e80a:	2b16      	cmp	r3, #22
 800e80c:	d101      	bne.n	800e812 <__sflush_r+0xb2>
 800e80e:	602f      	str	r7, [r5, #0]
 800e810:	e7b2      	b.n	800e778 <__sflush_r+0x18>
 800e812:	89a3      	ldrh	r3, [r4, #12]
 800e814:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e818:	81a3      	strh	r3, [r4, #12]
 800e81a:	e7ae      	b.n	800e77a <__sflush_r+0x1a>
 800e81c:	690f      	ldr	r7, [r1, #16]
 800e81e:	2f00      	cmp	r7, #0
 800e820:	d0aa      	beq.n	800e778 <__sflush_r+0x18>
 800e822:	0793      	lsls	r3, r2, #30
 800e824:	680e      	ldr	r6, [r1, #0]
 800e826:	bf08      	it	eq
 800e828:	694b      	ldreq	r3, [r1, #20]
 800e82a:	600f      	str	r7, [r1, #0]
 800e82c:	bf18      	it	ne
 800e82e:	2300      	movne	r3, #0
 800e830:	1bf6      	subs	r6, r6, r7
 800e832:	608b      	str	r3, [r1, #8]
 800e834:	2e00      	cmp	r6, #0
 800e836:	dd9f      	ble.n	800e778 <__sflush_r+0x18>
 800e838:	6a21      	ldr	r1, [r4, #32]
 800e83a:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800e83e:	4633      	mov	r3, r6
 800e840:	463a      	mov	r2, r7
 800e842:	4628      	mov	r0, r5
 800e844:	47e0      	blx	ip
 800e846:	2800      	cmp	r0, #0
 800e848:	dc06      	bgt.n	800e858 <__sflush_r+0xf8>
 800e84a:	89a3      	ldrh	r3, [r4, #12]
 800e84c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e850:	81a3      	strh	r3, [r4, #12]
 800e852:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e856:	e790      	b.n	800e77a <__sflush_r+0x1a>
 800e858:	4407      	add	r7, r0
 800e85a:	1a36      	subs	r6, r6, r0
 800e85c:	e7ea      	b.n	800e834 <__sflush_r+0xd4>
 800e85e:	bf00      	nop
 800e860:	20400001 	.word	0x20400001

0800e864 <_fflush_r>:
 800e864:	b538      	push	{r3, r4, r5, lr}
 800e866:	690b      	ldr	r3, [r1, #16]
 800e868:	4605      	mov	r5, r0
 800e86a:	460c      	mov	r4, r1
 800e86c:	b913      	cbnz	r3, 800e874 <_fflush_r+0x10>
 800e86e:	2500      	movs	r5, #0
 800e870:	4628      	mov	r0, r5
 800e872:	bd38      	pop	{r3, r4, r5, pc}
 800e874:	b118      	cbz	r0, 800e87e <_fflush_r+0x1a>
 800e876:	6983      	ldr	r3, [r0, #24]
 800e878:	b90b      	cbnz	r3, 800e87e <_fflush_r+0x1a>
 800e87a:	f000 f871 	bl	800e960 <__sinit>
 800e87e:	4b14      	ldr	r3, [pc, #80]	; (800e8d0 <_fflush_r+0x6c>)
 800e880:	429c      	cmp	r4, r3
 800e882:	d11b      	bne.n	800e8bc <_fflush_r+0x58>
 800e884:	686c      	ldr	r4, [r5, #4]
 800e886:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d0ef      	beq.n	800e86e <_fflush_r+0xa>
 800e88e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e890:	07d0      	lsls	r0, r2, #31
 800e892:	d404      	bmi.n	800e89e <_fflush_r+0x3a>
 800e894:	0599      	lsls	r1, r3, #22
 800e896:	d402      	bmi.n	800e89e <_fflush_r+0x3a>
 800e898:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e89a:	f001 f9f9 	bl	800fc90 <__retarget_lock_acquire_recursive>
 800e89e:	4628      	mov	r0, r5
 800e8a0:	4621      	mov	r1, r4
 800e8a2:	f7ff ff5d 	bl	800e760 <__sflush_r>
 800e8a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e8a8:	07da      	lsls	r2, r3, #31
 800e8aa:	4605      	mov	r5, r0
 800e8ac:	d4e0      	bmi.n	800e870 <_fflush_r+0xc>
 800e8ae:	89a3      	ldrh	r3, [r4, #12]
 800e8b0:	059b      	lsls	r3, r3, #22
 800e8b2:	d4dd      	bmi.n	800e870 <_fflush_r+0xc>
 800e8b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e8b6:	f001 f9f3 	bl	800fca0 <__retarget_lock_release_recursive>
 800e8ba:	e7d9      	b.n	800e870 <_fflush_r+0xc>
 800e8bc:	4b05      	ldr	r3, [pc, #20]	; (800e8d4 <_fflush_r+0x70>)
 800e8be:	429c      	cmp	r4, r3
 800e8c0:	d101      	bne.n	800e8c6 <_fflush_r+0x62>
 800e8c2:	68ac      	ldr	r4, [r5, #8]
 800e8c4:	e7df      	b.n	800e886 <_fflush_r+0x22>
 800e8c6:	4b04      	ldr	r3, [pc, #16]	; (800e8d8 <_fflush_r+0x74>)
 800e8c8:	429c      	cmp	r4, r3
 800e8ca:	bf08      	it	eq
 800e8cc:	68ec      	ldreq	r4, [r5, #12]
 800e8ce:	e7da      	b.n	800e886 <_fflush_r+0x22>
 800e8d0:	08014a1c 	.word	0x08014a1c
 800e8d4:	08014a3c 	.word	0x08014a3c
 800e8d8:	080149fc 	.word	0x080149fc

0800e8dc <std>:
 800e8dc:	2300      	movs	r3, #0
 800e8de:	b510      	push	{r4, lr}
 800e8e0:	4604      	mov	r4, r0
 800e8e2:	e9c0 3300 	strd	r3, r3, [r0]
 800e8e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e8ea:	6083      	str	r3, [r0, #8]
 800e8ec:	8181      	strh	r1, [r0, #12]
 800e8ee:	6643      	str	r3, [r0, #100]	; 0x64
 800e8f0:	81c2      	strh	r2, [r0, #14]
 800e8f2:	6183      	str	r3, [r0, #24]
 800e8f4:	4619      	mov	r1, r3
 800e8f6:	2208      	movs	r2, #8
 800e8f8:	305c      	adds	r0, #92	; 0x5c
 800e8fa:	f003 fb7e 	bl	8011ffa <memset>
 800e8fe:	4b05      	ldr	r3, [pc, #20]	; (800e914 <std+0x38>)
 800e900:	6263      	str	r3, [r4, #36]	; 0x24
 800e902:	4b05      	ldr	r3, [pc, #20]	; (800e918 <std+0x3c>)
 800e904:	62a3      	str	r3, [r4, #40]	; 0x28
 800e906:	4b05      	ldr	r3, [pc, #20]	; (800e91c <std+0x40>)
 800e908:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e90a:	4b05      	ldr	r3, [pc, #20]	; (800e920 <std+0x44>)
 800e90c:	6224      	str	r4, [r4, #32]
 800e90e:	6323      	str	r3, [r4, #48]	; 0x30
 800e910:	bd10      	pop	{r4, pc}
 800e912:	bf00      	nop
 800e914:	08012589 	.word	0x08012589
 800e918:	080125ab 	.word	0x080125ab
 800e91c:	080125e3 	.word	0x080125e3
 800e920:	08012607 	.word	0x08012607

0800e924 <_cleanup_r>:
 800e924:	4901      	ldr	r1, [pc, #4]	; (800e92c <_cleanup_r+0x8>)
 800e926:	f003 bd75 	b.w	8012414 <_fwalk_reent>
 800e92a:	bf00      	nop
 800e92c:	0800e865 	.word	0x0800e865

0800e930 <__sfp_lock_acquire>:
 800e930:	4801      	ldr	r0, [pc, #4]	; (800e938 <__sfp_lock_acquire+0x8>)
 800e932:	f001 b9ad 	b.w	800fc90 <__retarget_lock_acquire_recursive>
 800e936:	bf00      	nop
 800e938:	200004c4 	.word	0x200004c4

0800e93c <__sfp_lock_release>:
 800e93c:	4801      	ldr	r0, [pc, #4]	; (800e944 <__sfp_lock_release+0x8>)
 800e93e:	f001 b9af 	b.w	800fca0 <__retarget_lock_release_recursive>
 800e942:	bf00      	nop
 800e944:	200004c4 	.word	0x200004c4

0800e948 <__sinit_lock_acquire>:
 800e948:	4801      	ldr	r0, [pc, #4]	; (800e950 <__sinit_lock_acquire+0x8>)
 800e94a:	f001 b9a1 	b.w	800fc90 <__retarget_lock_acquire_recursive>
 800e94e:	bf00      	nop
 800e950:	200004d8 	.word	0x200004d8

0800e954 <__sinit_lock_release>:
 800e954:	4801      	ldr	r0, [pc, #4]	; (800e95c <__sinit_lock_release+0x8>)
 800e956:	f001 b9a3 	b.w	800fca0 <__retarget_lock_release_recursive>
 800e95a:	bf00      	nop
 800e95c:	200004d8 	.word	0x200004d8

0800e960 <__sinit>:
 800e960:	b510      	push	{r4, lr}
 800e962:	4604      	mov	r4, r0
 800e964:	f7ff fff0 	bl	800e948 <__sinit_lock_acquire>
 800e968:	69a3      	ldr	r3, [r4, #24]
 800e96a:	b11b      	cbz	r3, 800e974 <__sinit+0x14>
 800e96c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e970:	f7ff bff0 	b.w	800e954 <__sinit_lock_release>
 800e974:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e978:	6523      	str	r3, [r4, #80]	; 0x50
 800e97a:	4b13      	ldr	r3, [pc, #76]	; (800e9c8 <__sinit+0x68>)
 800e97c:	4a13      	ldr	r2, [pc, #76]	; (800e9cc <__sinit+0x6c>)
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	62a2      	str	r2, [r4, #40]	; 0x28
 800e982:	42a3      	cmp	r3, r4
 800e984:	bf04      	itt	eq
 800e986:	2301      	moveq	r3, #1
 800e988:	61a3      	streq	r3, [r4, #24]
 800e98a:	4620      	mov	r0, r4
 800e98c:	f000 f820 	bl	800e9d0 <__sfp>
 800e990:	6060      	str	r0, [r4, #4]
 800e992:	4620      	mov	r0, r4
 800e994:	f000 f81c 	bl	800e9d0 <__sfp>
 800e998:	60a0      	str	r0, [r4, #8]
 800e99a:	4620      	mov	r0, r4
 800e99c:	f000 f818 	bl	800e9d0 <__sfp>
 800e9a0:	2200      	movs	r2, #0
 800e9a2:	60e0      	str	r0, [r4, #12]
 800e9a4:	2104      	movs	r1, #4
 800e9a6:	6860      	ldr	r0, [r4, #4]
 800e9a8:	f7ff ff98 	bl	800e8dc <std>
 800e9ac:	68a0      	ldr	r0, [r4, #8]
 800e9ae:	2201      	movs	r2, #1
 800e9b0:	2109      	movs	r1, #9
 800e9b2:	f7ff ff93 	bl	800e8dc <std>
 800e9b6:	68e0      	ldr	r0, [r4, #12]
 800e9b8:	2202      	movs	r2, #2
 800e9ba:	2112      	movs	r1, #18
 800e9bc:	f7ff ff8e 	bl	800e8dc <std>
 800e9c0:	2301      	movs	r3, #1
 800e9c2:	61a3      	str	r3, [r4, #24]
 800e9c4:	e7d2      	b.n	800e96c <__sinit+0xc>
 800e9c6:	bf00      	nop
 800e9c8:	080149f8 	.word	0x080149f8
 800e9cc:	0800e925 	.word	0x0800e925

0800e9d0 <__sfp>:
 800e9d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9d2:	4607      	mov	r7, r0
 800e9d4:	f7ff ffac 	bl	800e930 <__sfp_lock_acquire>
 800e9d8:	4b1e      	ldr	r3, [pc, #120]	; (800ea54 <__sfp+0x84>)
 800e9da:	681e      	ldr	r6, [r3, #0]
 800e9dc:	69b3      	ldr	r3, [r6, #24]
 800e9de:	b913      	cbnz	r3, 800e9e6 <__sfp+0x16>
 800e9e0:	4630      	mov	r0, r6
 800e9e2:	f7ff ffbd 	bl	800e960 <__sinit>
 800e9e6:	3648      	adds	r6, #72	; 0x48
 800e9e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e9ec:	3b01      	subs	r3, #1
 800e9ee:	d503      	bpl.n	800e9f8 <__sfp+0x28>
 800e9f0:	6833      	ldr	r3, [r6, #0]
 800e9f2:	b30b      	cbz	r3, 800ea38 <__sfp+0x68>
 800e9f4:	6836      	ldr	r6, [r6, #0]
 800e9f6:	e7f7      	b.n	800e9e8 <__sfp+0x18>
 800e9f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e9fc:	b9d5      	cbnz	r5, 800ea34 <__sfp+0x64>
 800e9fe:	4b16      	ldr	r3, [pc, #88]	; (800ea58 <__sfp+0x88>)
 800ea00:	60e3      	str	r3, [r4, #12]
 800ea02:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ea06:	6665      	str	r5, [r4, #100]	; 0x64
 800ea08:	f001 f939 	bl	800fc7e <__retarget_lock_init_recursive>
 800ea0c:	f7ff ff96 	bl	800e93c <__sfp_lock_release>
 800ea10:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ea14:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ea18:	6025      	str	r5, [r4, #0]
 800ea1a:	61a5      	str	r5, [r4, #24]
 800ea1c:	2208      	movs	r2, #8
 800ea1e:	4629      	mov	r1, r5
 800ea20:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ea24:	f003 fae9 	bl	8011ffa <memset>
 800ea28:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ea2c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ea30:	4620      	mov	r0, r4
 800ea32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea34:	3468      	adds	r4, #104	; 0x68
 800ea36:	e7d9      	b.n	800e9ec <__sfp+0x1c>
 800ea38:	2104      	movs	r1, #4
 800ea3a:	4638      	mov	r0, r7
 800ea3c:	f003 fcd4 	bl	80123e8 <__sfmoreglue>
 800ea40:	4604      	mov	r4, r0
 800ea42:	6030      	str	r0, [r6, #0]
 800ea44:	2800      	cmp	r0, #0
 800ea46:	d1d5      	bne.n	800e9f4 <__sfp+0x24>
 800ea48:	f7ff ff78 	bl	800e93c <__sfp_lock_release>
 800ea4c:	230c      	movs	r3, #12
 800ea4e:	603b      	str	r3, [r7, #0]
 800ea50:	e7ee      	b.n	800ea30 <__sfp+0x60>
 800ea52:	bf00      	nop
 800ea54:	080149f8 	.word	0x080149f8
 800ea58:	ffff0001 	.word	0xffff0001

0800ea5c <_localeconv_r>:
 800ea5c:	4800      	ldr	r0, [pc, #0]	; (800ea60 <_localeconv_r+0x4>)
 800ea5e:	4770      	bx	lr
 800ea60:	2000032c 	.word	0x2000032c

0800ea64 <__smakebuf_r>:
 800ea64:	898b      	ldrh	r3, [r1, #12]
 800ea66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ea68:	079d      	lsls	r5, r3, #30
 800ea6a:	4606      	mov	r6, r0
 800ea6c:	460c      	mov	r4, r1
 800ea6e:	d507      	bpl.n	800ea80 <__smakebuf_r+0x1c>
 800ea70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ea74:	6023      	str	r3, [r4, #0]
 800ea76:	6123      	str	r3, [r4, #16]
 800ea78:	2301      	movs	r3, #1
 800ea7a:	6163      	str	r3, [r4, #20]
 800ea7c:	b002      	add	sp, #8
 800ea7e:	bd70      	pop	{r4, r5, r6, pc}
 800ea80:	ab01      	add	r3, sp, #4
 800ea82:	466a      	mov	r2, sp
 800ea84:	f003 fce5 	bl	8012452 <__swhatbuf_r>
 800ea88:	9900      	ldr	r1, [sp, #0]
 800ea8a:	4605      	mov	r5, r0
 800ea8c:	4630      	mov	r0, r6
 800ea8e:	f7ff f8a3 	bl	800dbd8 <_malloc_r>
 800ea92:	b948      	cbnz	r0, 800eaa8 <__smakebuf_r+0x44>
 800ea94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea98:	059a      	lsls	r2, r3, #22
 800ea9a:	d4ef      	bmi.n	800ea7c <__smakebuf_r+0x18>
 800ea9c:	f023 0303 	bic.w	r3, r3, #3
 800eaa0:	f043 0302 	orr.w	r3, r3, #2
 800eaa4:	81a3      	strh	r3, [r4, #12]
 800eaa6:	e7e3      	b.n	800ea70 <__smakebuf_r+0xc>
 800eaa8:	4b0d      	ldr	r3, [pc, #52]	; (800eae0 <__smakebuf_r+0x7c>)
 800eaaa:	62b3      	str	r3, [r6, #40]	; 0x28
 800eaac:	89a3      	ldrh	r3, [r4, #12]
 800eaae:	6020      	str	r0, [r4, #0]
 800eab0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eab4:	81a3      	strh	r3, [r4, #12]
 800eab6:	9b00      	ldr	r3, [sp, #0]
 800eab8:	6163      	str	r3, [r4, #20]
 800eaba:	9b01      	ldr	r3, [sp, #4]
 800eabc:	6120      	str	r0, [r4, #16]
 800eabe:	b15b      	cbz	r3, 800ead8 <__smakebuf_r+0x74>
 800eac0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eac4:	4630      	mov	r0, r6
 800eac6:	f000 fb61 	bl	800f18c <_isatty_r>
 800eaca:	b128      	cbz	r0, 800ead8 <__smakebuf_r+0x74>
 800eacc:	89a3      	ldrh	r3, [r4, #12]
 800eace:	f023 0303 	bic.w	r3, r3, #3
 800ead2:	f043 0301 	orr.w	r3, r3, #1
 800ead6:	81a3      	strh	r3, [r4, #12]
 800ead8:	89a0      	ldrh	r0, [r4, #12]
 800eada:	4305      	orrs	r5, r0
 800eadc:	81a5      	strh	r5, [r4, #12]
 800eade:	e7cd      	b.n	800ea7c <__smakebuf_r+0x18>
 800eae0:	0800e925 	.word	0x0800e925

0800eae4 <__malloc_lock>:
 800eae4:	4801      	ldr	r0, [pc, #4]	; (800eaec <__malloc_lock+0x8>)
 800eae6:	f001 b8d3 	b.w	800fc90 <__retarget_lock_acquire_recursive>
 800eaea:	bf00      	nop
 800eaec:	200004b0 	.word	0x200004b0

0800eaf0 <__malloc_unlock>:
 800eaf0:	4801      	ldr	r0, [pc, #4]	; (800eaf8 <__malloc_unlock+0x8>)
 800eaf2:	f001 b8d5 	b.w	800fca0 <__retarget_lock_release_recursive>
 800eaf6:	bf00      	nop
 800eaf8:	200004b0 	.word	0x200004b0

0800eafc <_Balloc>:
 800eafc:	b570      	push	{r4, r5, r6, lr}
 800eafe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800eb00:	4604      	mov	r4, r0
 800eb02:	460d      	mov	r5, r1
 800eb04:	b976      	cbnz	r6, 800eb24 <_Balloc+0x28>
 800eb06:	2010      	movs	r0, #16
 800eb08:	f7ff f80c 	bl	800db24 <malloc>
 800eb0c:	4602      	mov	r2, r0
 800eb0e:	6260      	str	r0, [r4, #36]	; 0x24
 800eb10:	b920      	cbnz	r0, 800eb1c <_Balloc+0x20>
 800eb12:	4b18      	ldr	r3, [pc, #96]	; (800eb74 <_Balloc+0x78>)
 800eb14:	4818      	ldr	r0, [pc, #96]	; (800eb78 <_Balloc+0x7c>)
 800eb16:	2166      	movs	r1, #102	; 0x66
 800eb18:	f7fe ffd4 	bl	800dac4 <__assert_func>
 800eb1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eb20:	6006      	str	r6, [r0, #0]
 800eb22:	60c6      	str	r6, [r0, #12]
 800eb24:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800eb26:	68f3      	ldr	r3, [r6, #12]
 800eb28:	b183      	cbz	r3, 800eb4c <_Balloc+0x50>
 800eb2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eb2c:	68db      	ldr	r3, [r3, #12]
 800eb2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eb32:	b9b8      	cbnz	r0, 800eb64 <_Balloc+0x68>
 800eb34:	2101      	movs	r1, #1
 800eb36:	fa01 f605 	lsl.w	r6, r1, r5
 800eb3a:	1d72      	adds	r2, r6, #5
 800eb3c:	0092      	lsls	r2, r2, #2
 800eb3e:	4620      	mov	r0, r4
 800eb40:	f003 fd14 	bl	801256c <_calloc_r>
 800eb44:	b160      	cbz	r0, 800eb60 <_Balloc+0x64>
 800eb46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800eb4a:	e00e      	b.n	800eb6a <_Balloc+0x6e>
 800eb4c:	2221      	movs	r2, #33	; 0x21
 800eb4e:	2104      	movs	r1, #4
 800eb50:	4620      	mov	r0, r4
 800eb52:	f003 fd0b 	bl	801256c <_calloc_r>
 800eb56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eb58:	60f0      	str	r0, [r6, #12]
 800eb5a:	68db      	ldr	r3, [r3, #12]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d1e4      	bne.n	800eb2a <_Balloc+0x2e>
 800eb60:	2000      	movs	r0, #0
 800eb62:	bd70      	pop	{r4, r5, r6, pc}
 800eb64:	6802      	ldr	r2, [r0, #0]
 800eb66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800eb70:	e7f7      	b.n	800eb62 <_Balloc+0x66>
 800eb72:	bf00      	nop
 800eb74:	08014c0f 	.word	0x08014c0f
 800eb78:	08014c91 	.word	0x08014c91

0800eb7c <_Bfree>:
 800eb7c:	b570      	push	{r4, r5, r6, lr}
 800eb7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800eb80:	4605      	mov	r5, r0
 800eb82:	460c      	mov	r4, r1
 800eb84:	b976      	cbnz	r6, 800eba4 <_Bfree+0x28>
 800eb86:	2010      	movs	r0, #16
 800eb88:	f7fe ffcc 	bl	800db24 <malloc>
 800eb8c:	4602      	mov	r2, r0
 800eb8e:	6268      	str	r0, [r5, #36]	; 0x24
 800eb90:	b920      	cbnz	r0, 800eb9c <_Bfree+0x20>
 800eb92:	4b09      	ldr	r3, [pc, #36]	; (800ebb8 <_Bfree+0x3c>)
 800eb94:	4809      	ldr	r0, [pc, #36]	; (800ebbc <_Bfree+0x40>)
 800eb96:	218a      	movs	r1, #138	; 0x8a
 800eb98:	f7fe ff94 	bl	800dac4 <__assert_func>
 800eb9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eba0:	6006      	str	r6, [r0, #0]
 800eba2:	60c6      	str	r6, [r0, #12]
 800eba4:	b13c      	cbz	r4, 800ebb6 <_Bfree+0x3a>
 800eba6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800eba8:	6862      	ldr	r2, [r4, #4]
 800ebaa:	68db      	ldr	r3, [r3, #12]
 800ebac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ebb0:	6021      	str	r1, [r4, #0]
 800ebb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ebb6:	bd70      	pop	{r4, r5, r6, pc}
 800ebb8:	08014c0f 	.word	0x08014c0f
 800ebbc:	08014c91 	.word	0x08014c91

0800ebc0 <__multadd>:
 800ebc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebc4:	690d      	ldr	r5, [r1, #16]
 800ebc6:	4607      	mov	r7, r0
 800ebc8:	460c      	mov	r4, r1
 800ebca:	461e      	mov	r6, r3
 800ebcc:	f101 0c14 	add.w	ip, r1, #20
 800ebd0:	2000      	movs	r0, #0
 800ebd2:	f8dc 3000 	ldr.w	r3, [ip]
 800ebd6:	b299      	uxth	r1, r3
 800ebd8:	fb02 6101 	mla	r1, r2, r1, r6
 800ebdc:	0c1e      	lsrs	r6, r3, #16
 800ebde:	0c0b      	lsrs	r3, r1, #16
 800ebe0:	fb02 3306 	mla	r3, r2, r6, r3
 800ebe4:	b289      	uxth	r1, r1
 800ebe6:	3001      	adds	r0, #1
 800ebe8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ebec:	4285      	cmp	r5, r0
 800ebee:	f84c 1b04 	str.w	r1, [ip], #4
 800ebf2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ebf6:	dcec      	bgt.n	800ebd2 <__multadd+0x12>
 800ebf8:	b30e      	cbz	r6, 800ec3e <__multadd+0x7e>
 800ebfa:	68a3      	ldr	r3, [r4, #8]
 800ebfc:	42ab      	cmp	r3, r5
 800ebfe:	dc19      	bgt.n	800ec34 <__multadd+0x74>
 800ec00:	6861      	ldr	r1, [r4, #4]
 800ec02:	4638      	mov	r0, r7
 800ec04:	3101      	adds	r1, #1
 800ec06:	f7ff ff79 	bl	800eafc <_Balloc>
 800ec0a:	4680      	mov	r8, r0
 800ec0c:	b928      	cbnz	r0, 800ec1a <__multadd+0x5a>
 800ec0e:	4602      	mov	r2, r0
 800ec10:	4b0c      	ldr	r3, [pc, #48]	; (800ec44 <__multadd+0x84>)
 800ec12:	480d      	ldr	r0, [pc, #52]	; (800ec48 <__multadd+0x88>)
 800ec14:	21b5      	movs	r1, #181	; 0xb5
 800ec16:	f7fe ff55 	bl	800dac4 <__assert_func>
 800ec1a:	6922      	ldr	r2, [r4, #16]
 800ec1c:	3202      	adds	r2, #2
 800ec1e:	f104 010c 	add.w	r1, r4, #12
 800ec22:	0092      	lsls	r2, r2, #2
 800ec24:	300c      	adds	r0, #12
 800ec26:	f003 f9da 	bl	8011fde <memcpy>
 800ec2a:	4621      	mov	r1, r4
 800ec2c:	4638      	mov	r0, r7
 800ec2e:	f7ff ffa5 	bl	800eb7c <_Bfree>
 800ec32:	4644      	mov	r4, r8
 800ec34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ec38:	3501      	adds	r5, #1
 800ec3a:	615e      	str	r6, [r3, #20]
 800ec3c:	6125      	str	r5, [r4, #16]
 800ec3e:	4620      	mov	r0, r4
 800ec40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec44:	08014c80 	.word	0x08014c80
 800ec48:	08014c91 	.word	0x08014c91

0800ec4c <__i2b>:
 800ec4c:	b510      	push	{r4, lr}
 800ec4e:	460c      	mov	r4, r1
 800ec50:	2101      	movs	r1, #1
 800ec52:	f7ff ff53 	bl	800eafc <_Balloc>
 800ec56:	4602      	mov	r2, r0
 800ec58:	b928      	cbnz	r0, 800ec66 <__i2b+0x1a>
 800ec5a:	4b05      	ldr	r3, [pc, #20]	; (800ec70 <__i2b+0x24>)
 800ec5c:	4805      	ldr	r0, [pc, #20]	; (800ec74 <__i2b+0x28>)
 800ec5e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ec62:	f7fe ff2f 	bl	800dac4 <__assert_func>
 800ec66:	2301      	movs	r3, #1
 800ec68:	6144      	str	r4, [r0, #20]
 800ec6a:	6103      	str	r3, [r0, #16]
 800ec6c:	bd10      	pop	{r4, pc}
 800ec6e:	bf00      	nop
 800ec70:	08014c80 	.word	0x08014c80
 800ec74:	08014c91 	.word	0x08014c91

0800ec78 <__multiply>:
 800ec78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec7c:	4691      	mov	r9, r2
 800ec7e:	690a      	ldr	r2, [r1, #16]
 800ec80:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ec84:	429a      	cmp	r2, r3
 800ec86:	bfb8      	it	lt
 800ec88:	460b      	movlt	r3, r1
 800ec8a:	460c      	mov	r4, r1
 800ec8c:	bfbc      	itt	lt
 800ec8e:	464c      	movlt	r4, r9
 800ec90:	4699      	movlt	r9, r3
 800ec92:	6927      	ldr	r7, [r4, #16]
 800ec94:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ec98:	68a3      	ldr	r3, [r4, #8]
 800ec9a:	6861      	ldr	r1, [r4, #4]
 800ec9c:	eb07 060a 	add.w	r6, r7, sl
 800eca0:	42b3      	cmp	r3, r6
 800eca2:	b085      	sub	sp, #20
 800eca4:	bfb8      	it	lt
 800eca6:	3101      	addlt	r1, #1
 800eca8:	f7ff ff28 	bl	800eafc <_Balloc>
 800ecac:	b930      	cbnz	r0, 800ecbc <__multiply+0x44>
 800ecae:	4602      	mov	r2, r0
 800ecb0:	4b43      	ldr	r3, [pc, #268]	; (800edc0 <__multiply+0x148>)
 800ecb2:	4844      	ldr	r0, [pc, #272]	; (800edc4 <__multiply+0x14c>)
 800ecb4:	f240 115d 	movw	r1, #349	; 0x15d
 800ecb8:	f7fe ff04 	bl	800dac4 <__assert_func>
 800ecbc:	f100 0514 	add.w	r5, r0, #20
 800ecc0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ecc4:	462b      	mov	r3, r5
 800ecc6:	2200      	movs	r2, #0
 800ecc8:	4543      	cmp	r3, r8
 800ecca:	d321      	bcc.n	800ed10 <__multiply+0x98>
 800eccc:	f104 0314 	add.w	r3, r4, #20
 800ecd0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ecd4:	f109 0314 	add.w	r3, r9, #20
 800ecd8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ecdc:	9202      	str	r2, [sp, #8]
 800ecde:	1b3a      	subs	r2, r7, r4
 800ece0:	3a15      	subs	r2, #21
 800ece2:	f022 0203 	bic.w	r2, r2, #3
 800ece6:	3204      	adds	r2, #4
 800ece8:	f104 0115 	add.w	r1, r4, #21
 800ecec:	428f      	cmp	r7, r1
 800ecee:	bf38      	it	cc
 800ecf0:	2204      	movcc	r2, #4
 800ecf2:	9201      	str	r2, [sp, #4]
 800ecf4:	9a02      	ldr	r2, [sp, #8]
 800ecf6:	9303      	str	r3, [sp, #12]
 800ecf8:	429a      	cmp	r2, r3
 800ecfa:	d80c      	bhi.n	800ed16 <__multiply+0x9e>
 800ecfc:	2e00      	cmp	r6, #0
 800ecfe:	dd03      	ble.n	800ed08 <__multiply+0x90>
 800ed00:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d059      	beq.n	800edbc <__multiply+0x144>
 800ed08:	6106      	str	r6, [r0, #16]
 800ed0a:	b005      	add	sp, #20
 800ed0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed10:	f843 2b04 	str.w	r2, [r3], #4
 800ed14:	e7d8      	b.n	800ecc8 <__multiply+0x50>
 800ed16:	f8b3 a000 	ldrh.w	sl, [r3]
 800ed1a:	f1ba 0f00 	cmp.w	sl, #0
 800ed1e:	d023      	beq.n	800ed68 <__multiply+0xf0>
 800ed20:	f104 0e14 	add.w	lr, r4, #20
 800ed24:	46a9      	mov	r9, r5
 800ed26:	f04f 0c00 	mov.w	ip, #0
 800ed2a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ed2e:	f8d9 1000 	ldr.w	r1, [r9]
 800ed32:	fa1f fb82 	uxth.w	fp, r2
 800ed36:	b289      	uxth	r1, r1
 800ed38:	fb0a 110b 	mla	r1, sl, fp, r1
 800ed3c:	4461      	add	r1, ip
 800ed3e:	f8d9 c000 	ldr.w	ip, [r9]
 800ed42:	0c12      	lsrs	r2, r2, #16
 800ed44:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800ed48:	fb0a c202 	mla	r2, sl, r2, ip
 800ed4c:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ed50:	b289      	uxth	r1, r1
 800ed52:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ed56:	4577      	cmp	r7, lr
 800ed58:	f849 1b04 	str.w	r1, [r9], #4
 800ed5c:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ed60:	d8e3      	bhi.n	800ed2a <__multiply+0xb2>
 800ed62:	9a01      	ldr	r2, [sp, #4]
 800ed64:	f845 c002 	str.w	ip, [r5, r2]
 800ed68:	9a03      	ldr	r2, [sp, #12]
 800ed6a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ed6e:	3304      	adds	r3, #4
 800ed70:	f1b9 0f00 	cmp.w	r9, #0
 800ed74:	d020      	beq.n	800edb8 <__multiply+0x140>
 800ed76:	6829      	ldr	r1, [r5, #0]
 800ed78:	f104 0c14 	add.w	ip, r4, #20
 800ed7c:	46ae      	mov	lr, r5
 800ed7e:	f04f 0a00 	mov.w	sl, #0
 800ed82:	f8bc b000 	ldrh.w	fp, [ip]
 800ed86:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ed8a:	fb09 220b 	mla	r2, r9, fp, r2
 800ed8e:	4492      	add	sl, r2
 800ed90:	b289      	uxth	r1, r1
 800ed92:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ed96:	f84e 1b04 	str.w	r1, [lr], #4
 800ed9a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ed9e:	f8be 1000 	ldrh.w	r1, [lr]
 800eda2:	0c12      	lsrs	r2, r2, #16
 800eda4:	fb09 1102 	mla	r1, r9, r2, r1
 800eda8:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800edac:	4567      	cmp	r7, ip
 800edae:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800edb2:	d8e6      	bhi.n	800ed82 <__multiply+0x10a>
 800edb4:	9a01      	ldr	r2, [sp, #4]
 800edb6:	50a9      	str	r1, [r5, r2]
 800edb8:	3504      	adds	r5, #4
 800edba:	e79b      	b.n	800ecf4 <__multiply+0x7c>
 800edbc:	3e01      	subs	r6, #1
 800edbe:	e79d      	b.n	800ecfc <__multiply+0x84>
 800edc0:	08014c80 	.word	0x08014c80
 800edc4:	08014c91 	.word	0x08014c91

0800edc8 <__pow5mult>:
 800edc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800edcc:	4615      	mov	r5, r2
 800edce:	f012 0203 	ands.w	r2, r2, #3
 800edd2:	4606      	mov	r6, r0
 800edd4:	460f      	mov	r7, r1
 800edd6:	d007      	beq.n	800ede8 <__pow5mult+0x20>
 800edd8:	4c25      	ldr	r4, [pc, #148]	; (800ee70 <__pow5mult+0xa8>)
 800edda:	3a01      	subs	r2, #1
 800eddc:	2300      	movs	r3, #0
 800edde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ede2:	f7ff feed 	bl	800ebc0 <__multadd>
 800ede6:	4607      	mov	r7, r0
 800ede8:	10ad      	asrs	r5, r5, #2
 800edea:	d03d      	beq.n	800ee68 <__pow5mult+0xa0>
 800edec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800edee:	b97c      	cbnz	r4, 800ee10 <__pow5mult+0x48>
 800edf0:	2010      	movs	r0, #16
 800edf2:	f7fe fe97 	bl	800db24 <malloc>
 800edf6:	4602      	mov	r2, r0
 800edf8:	6270      	str	r0, [r6, #36]	; 0x24
 800edfa:	b928      	cbnz	r0, 800ee08 <__pow5mult+0x40>
 800edfc:	4b1d      	ldr	r3, [pc, #116]	; (800ee74 <__pow5mult+0xac>)
 800edfe:	481e      	ldr	r0, [pc, #120]	; (800ee78 <__pow5mult+0xb0>)
 800ee00:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ee04:	f7fe fe5e 	bl	800dac4 <__assert_func>
 800ee08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ee0c:	6004      	str	r4, [r0, #0]
 800ee0e:	60c4      	str	r4, [r0, #12]
 800ee10:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ee14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ee18:	b94c      	cbnz	r4, 800ee2e <__pow5mult+0x66>
 800ee1a:	f240 2171 	movw	r1, #625	; 0x271
 800ee1e:	4630      	mov	r0, r6
 800ee20:	f7ff ff14 	bl	800ec4c <__i2b>
 800ee24:	2300      	movs	r3, #0
 800ee26:	f8c8 0008 	str.w	r0, [r8, #8]
 800ee2a:	4604      	mov	r4, r0
 800ee2c:	6003      	str	r3, [r0, #0]
 800ee2e:	f04f 0900 	mov.w	r9, #0
 800ee32:	07eb      	lsls	r3, r5, #31
 800ee34:	d50a      	bpl.n	800ee4c <__pow5mult+0x84>
 800ee36:	4639      	mov	r1, r7
 800ee38:	4622      	mov	r2, r4
 800ee3a:	4630      	mov	r0, r6
 800ee3c:	f7ff ff1c 	bl	800ec78 <__multiply>
 800ee40:	4639      	mov	r1, r7
 800ee42:	4680      	mov	r8, r0
 800ee44:	4630      	mov	r0, r6
 800ee46:	f7ff fe99 	bl	800eb7c <_Bfree>
 800ee4a:	4647      	mov	r7, r8
 800ee4c:	106d      	asrs	r5, r5, #1
 800ee4e:	d00b      	beq.n	800ee68 <__pow5mult+0xa0>
 800ee50:	6820      	ldr	r0, [r4, #0]
 800ee52:	b938      	cbnz	r0, 800ee64 <__pow5mult+0x9c>
 800ee54:	4622      	mov	r2, r4
 800ee56:	4621      	mov	r1, r4
 800ee58:	4630      	mov	r0, r6
 800ee5a:	f7ff ff0d 	bl	800ec78 <__multiply>
 800ee5e:	6020      	str	r0, [r4, #0]
 800ee60:	f8c0 9000 	str.w	r9, [r0]
 800ee64:	4604      	mov	r4, r0
 800ee66:	e7e4      	b.n	800ee32 <__pow5mult+0x6a>
 800ee68:	4638      	mov	r0, r7
 800ee6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee6e:	bf00      	nop
 800ee70:	08014a5c 	.word	0x08014a5c
 800ee74:	08014c0f 	.word	0x08014c0f
 800ee78:	08014c91 	.word	0x08014c91

0800ee7c <__lshift>:
 800ee7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee80:	460c      	mov	r4, r1
 800ee82:	6849      	ldr	r1, [r1, #4]
 800ee84:	6923      	ldr	r3, [r4, #16]
 800ee86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ee8a:	68a3      	ldr	r3, [r4, #8]
 800ee8c:	4607      	mov	r7, r0
 800ee8e:	4691      	mov	r9, r2
 800ee90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ee94:	f108 0601 	add.w	r6, r8, #1
 800ee98:	42b3      	cmp	r3, r6
 800ee9a:	db0b      	blt.n	800eeb4 <__lshift+0x38>
 800ee9c:	4638      	mov	r0, r7
 800ee9e:	f7ff fe2d 	bl	800eafc <_Balloc>
 800eea2:	4605      	mov	r5, r0
 800eea4:	b948      	cbnz	r0, 800eeba <__lshift+0x3e>
 800eea6:	4602      	mov	r2, r0
 800eea8:	4b2a      	ldr	r3, [pc, #168]	; (800ef54 <__lshift+0xd8>)
 800eeaa:	482b      	ldr	r0, [pc, #172]	; (800ef58 <__lshift+0xdc>)
 800eeac:	f240 11d9 	movw	r1, #473	; 0x1d9
 800eeb0:	f7fe fe08 	bl	800dac4 <__assert_func>
 800eeb4:	3101      	adds	r1, #1
 800eeb6:	005b      	lsls	r3, r3, #1
 800eeb8:	e7ee      	b.n	800ee98 <__lshift+0x1c>
 800eeba:	2300      	movs	r3, #0
 800eebc:	f100 0114 	add.w	r1, r0, #20
 800eec0:	f100 0210 	add.w	r2, r0, #16
 800eec4:	4618      	mov	r0, r3
 800eec6:	4553      	cmp	r3, sl
 800eec8:	db37      	blt.n	800ef3a <__lshift+0xbe>
 800eeca:	6920      	ldr	r0, [r4, #16]
 800eecc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800eed0:	f104 0314 	add.w	r3, r4, #20
 800eed4:	f019 091f 	ands.w	r9, r9, #31
 800eed8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800eedc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800eee0:	d02f      	beq.n	800ef42 <__lshift+0xc6>
 800eee2:	f1c9 0e20 	rsb	lr, r9, #32
 800eee6:	468a      	mov	sl, r1
 800eee8:	f04f 0c00 	mov.w	ip, #0
 800eeec:	681a      	ldr	r2, [r3, #0]
 800eeee:	fa02 f209 	lsl.w	r2, r2, r9
 800eef2:	ea42 020c 	orr.w	r2, r2, ip
 800eef6:	f84a 2b04 	str.w	r2, [sl], #4
 800eefa:	f853 2b04 	ldr.w	r2, [r3], #4
 800eefe:	4298      	cmp	r0, r3
 800ef00:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ef04:	d8f2      	bhi.n	800eeec <__lshift+0x70>
 800ef06:	1b03      	subs	r3, r0, r4
 800ef08:	3b15      	subs	r3, #21
 800ef0a:	f023 0303 	bic.w	r3, r3, #3
 800ef0e:	3304      	adds	r3, #4
 800ef10:	f104 0215 	add.w	r2, r4, #21
 800ef14:	4290      	cmp	r0, r2
 800ef16:	bf38      	it	cc
 800ef18:	2304      	movcc	r3, #4
 800ef1a:	f841 c003 	str.w	ip, [r1, r3]
 800ef1e:	f1bc 0f00 	cmp.w	ip, #0
 800ef22:	d001      	beq.n	800ef28 <__lshift+0xac>
 800ef24:	f108 0602 	add.w	r6, r8, #2
 800ef28:	3e01      	subs	r6, #1
 800ef2a:	4638      	mov	r0, r7
 800ef2c:	612e      	str	r6, [r5, #16]
 800ef2e:	4621      	mov	r1, r4
 800ef30:	f7ff fe24 	bl	800eb7c <_Bfree>
 800ef34:	4628      	mov	r0, r5
 800ef36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef3a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ef3e:	3301      	adds	r3, #1
 800ef40:	e7c1      	b.n	800eec6 <__lshift+0x4a>
 800ef42:	3904      	subs	r1, #4
 800ef44:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef48:	f841 2f04 	str.w	r2, [r1, #4]!
 800ef4c:	4298      	cmp	r0, r3
 800ef4e:	d8f9      	bhi.n	800ef44 <__lshift+0xc8>
 800ef50:	e7ea      	b.n	800ef28 <__lshift+0xac>
 800ef52:	bf00      	nop
 800ef54:	08014c80 	.word	0x08014c80
 800ef58:	08014c91 	.word	0x08014c91

0800ef5c <__mdiff>:
 800ef5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef60:	460d      	mov	r5, r1
 800ef62:	4607      	mov	r7, r0
 800ef64:	4611      	mov	r1, r2
 800ef66:	4628      	mov	r0, r5
 800ef68:	4614      	mov	r4, r2
 800ef6a:	f003 fae4 	bl	8012536 <__mcmp>
 800ef6e:	1e06      	subs	r6, r0, #0
 800ef70:	d111      	bne.n	800ef96 <__mdiff+0x3a>
 800ef72:	4631      	mov	r1, r6
 800ef74:	4638      	mov	r0, r7
 800ef76:	f7ff fdc1 	bl	800eafc <_Balloc>
 800ef7a:	4602      	mov	r2, r0
 800ef7c:	b928      	cbnz	r0, 800ef8a <__mdiff+0x2e>
 800ef7e:	4b39      	ldr	r3, [pc, #228]	; (800f064 <__mdiff+0x108>)
 800ef80:	f240 2132 	movw	r1, #562	; 0x232
 800ef84:	4838      	ldr	r0, [pc, #224]	; (800f068 <__mdiff+0x10c>)
 800ef86:	f7fe fd9d 	bl	800dac4 <__assert_func>
 800ef8a:	2301      	movs	r3, #1
 800ef8c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ef90:	4610      	mov	r0, r2
 800ef92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef96:	bfa4      	itt	ge
 800ef98:	4623      	movge	r3, r4
 800ef9a:	462c      	movge	r4, r5
 800ef9c:	4638      	mov	r0, r7
 800ef9e:	6861      	ldr	r1, [r4, #4]
 800efa0:	bfa6      	itte	ge
 800efa2:	461d      	movge	r5, r3
 800efa4:	2600      	movge	r6, #0
 800efa6:	2601      	movlt	r6, #1
 800efa8:	f7ff fda8 	bl	800eafc <_Balloc>
 800efac:	4602      	mov	r2, r0
 800efae:	b918      	cbnz	r0, 800efb8 <__mdiff+0x5c>
 800efb0:	4b2c      	ldr	r3, [pc, #176]	; (800f064 <__mdiff+0x108>)
 800efb2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800efb6:	e7e5      	b.n	800ef84 <__mdiff+0x28>
 800efb8:	6927      	ldr	r7, [r4, #16]
 800efba:	60c6      	str	r6, [r0, #12]
 800efbc:	692e      	ldr	r6, [r5, #16]
 800efbe:	f104 0014 	add.w	r0, r4, #20
 800efc2:	f105 0914 	add.w	r9, r5, #20
 800efc6:	f102 0e14 	add.w	lr, r2, #20
 800efca:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
 800efce:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800efd2:	3410      	adds	r4, #16
 800efd4:	46f2      	mov	sl, lr
 800efd6:	2100      	movs	r1, #0
 800efd8:	f859 3b04 	ldr.w	r3, [r9], #4
 800efdc:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800efe0:	fa1f f883 	uxth.w	r8, r3
 800efe4:	fa11 f18b 	uxtah	r1, r1, fp
 800efe8:	0c1b      	lsrs	r3, r3, #16
 800efea:	eba1 0808 	sub.w	r8, r1, r8
 800efee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800eff2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800eff6:	fa1f f888 	uxth.w	r8, r8
 800effa:	1419      	asrs	r1, r3, #16
 800effc:	454e      	cmp	r6, r9
 800effe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f002:	f84a 3b04 	str.w	r3, [sl], #4
 800f006:	d8e7      	bhi.n	800efd8 <__mdiff+0x7c>
 800f008:	1b73      	subs	r3, r6, r5
 800f00a:	3b15      	subs	r3, #21
 800f00c:	f023 0303 	bic.w	r3, r3, #3
 800f010:	3304      	adds	r3, #4
 800f012:	3515      	adds	r5, #21
 800f014:	42ae      	cmp	r6, r5
 800f016:	bf38      	it	cc
 800f018:	2304      	movcc	r3, #4
 800f01a:	4418      	add	r0, r3
 800f01c:	4473      	add	r3, lr
 800f01e:	469e      	mov	lr, r3
 800f020:	4606      	mov	r6, r0
 800f022:	4566      	cmp	r6, ip
 800f024:	d30e      	bcc.n	800f044 <__mdiff+0xe8>
 800f026:	f10c 0103 	add.w	r1, ip, #3
 800f02a:	1a09      	subs	r1, r1, r0
 800f02c:	f021 0103 	bic.w	r1, r1, #3
 800f030:	3803      	subs	r0, #3
 800f032:	4584      	cmp	ip, r0
 800f034:	bf38      	it	cc
 800f036:	2100      	movcc	r1, #0
 800f038:	4419      	add	r1, r3
 800f03a:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800f03e:	b17b      	cbz	r3, 800f060 <__mdiff+0x104>
 800f040:	6117      	str	r7, [r2, #16]
 800f042:	e7a5      	b.n	800ef90 <__mdiff+0x34>
 800f044:	f856 8b04 	ldr.w	r8, [r6], #4
 800f048:	fa11 f488 	uxtah	r4, r1, r8
 800f04c:	1425      	asrs	r5, r4, #16
 800f04e:	eb05 4518 	add.w	r5, r5, r8, lsr #16
 800f052:	b2a4      	uxth	r4, r4
 800f054:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800f058:	f84e 4b04 	str.w	r4, [lr], #4
 800f05c:	1429      	asrs	r1, r5, #16
 800f05e:	e7e0      	b.n	800f022 <__mdiff+0xc6>
 800f060:	3f01      	subs	r7, #1
 800f062:	e7ea      	b.n	800f03a <__mdiff+0xde>
 800f064:	08014c80 	.word	0x08014c80
 800f068:	08014c91 	.word	0x08014c91

0800f06c <__d2b>:
 800f06c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800f070:	2101      	movs	r1, #1
 800f072:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800f076:	4690      	mov	r8, r2
 800f078:	461d      	mov	r5, r3
 800f07a:	f7ff fd3f 	bl	800eafc <_Balloc>
 800f07e:	4604      	mov	r4, r0
 800f080:	b930      	cbnz	r0, 800f090 <__d2b+0x24>
 800f082:	4602      	mov	r2, r0
 800f084:	4b25      	ldr	r3, [pc, #148]	; (800f11c <__d2b+0xb0>)
 800f086:	4826      	ldr	r0, [pc, #152]	; (800f120 <__d2b+0xb4>)
 800f088:	f240 310a 	movw	r1, #778	; 0x30a
 800f08c:	f7fe fd1a 	bl	800dac4 <__assert_func>
 800f090:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800f094:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800f098:	bb2d      	cbnz	r5, 800f0e6 <__d2b+0x7a>
 800f09a:	9301      	str	r3, [sp, #4]
 800f09c:	f1b8 0300 	subs.w	r3, r8, #0
 800f0a0:	d026      	beq.n	800f0f0 <__d2b+0x84>
 800f0a2:	4668      	mov	r0, sp
 800f0a4:	9300      	str	r3, [sp, #0]
 800f0a6:	f003 fa19 	bl	80124dc <__lo0bits>
 800f0aa:	9900      	ldr	r1, [sp, #0]
 800f0ac:	b1f0      	cbz	r0, 800f0ec <__d2b+0x80>
 800f0ae:	9a01      	ldr	r2, [sp, #4]
 800f0b0:	f1c0 0320 	rsb	r3, r0, #32
 800f0b4:	fa02 f303 	lsl.w	r3, r2, r3
 800f0b8:	430b      	orrs	r3, r1
 800f0ba:	40c2      	lsrs	r2, r0
 800f0bc:	6163      	str	r3, [r4, #20]
 800f0be:	9201      	str	r2, [sp, #4]
 800f0c0:	9b01      	ldr	r3, [sp, #4]
 800f0c2:	61a3      	str	r3, [r4, #24]
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	bf14      	ite	ne
 800f0c8:	2102      	movne	r1, #2
 800f0ca:	2101      	moveq	r1, #1
 800f0cc:	6121      	str	r1, [r4, #16]
 800f0ce:	b1c5      	cbz	r5, 800f102 <__d2b+0x96>
 800f0d0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f0d4:	4405      	add	r5, r0
 800f0d6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f0da:	603d      	str	r5, [r7, #0]
 800f0dc:	6030      	str	r0, [r6, #0]
 800f0de:	4620      	mov	r0, r4
 800f0e0:	b002      	add	sp, #8
 800f0e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f0e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f0ea:	e7d6      	b.n	800f09a <__d2b+0x2e>
 800f0ec:	6161      	str	r1, [r4, #20]
 800f0ee:	e7e7      	b.n	800f0c0 <__d2b+0x54>
 800f0f0:	a801      	add	r0, sp, #4
 800f0f2:	f003 f9f3 	bl	80124dc <__lo0bits>
 800f0f6:	9b01      	ldr	r3, [sp, #4]
 800f0f8:	6163      	str	r3, [r4, #20]
 800f0fa:	2101      	movs	r1, #1
 800f0fc:	6121      	str	r1, [r4, #16]
 800f0fe:	3020      	adds	r0, #32
 800f100:	e7e5      	b.n	800f0ce <__d2b+0x62>
 800f102:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800f106:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f10a:	6038      	str	r0, [r7, #0]
 800f10c:	6918      	ldr	r0, [r3, #16]
 800f10e:	f003 f9c5 	bl	801249c <__hi0bits>
 800f112:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800f116:	6031      	str	r1, [r6, #0]
 800f118:	e7e1      	b.n	800f0de <__d2b+0x72>
 800f11a:	bf00      	nop
 800f11c:	08014c80 	.word	0x08014c80
 800f120:	08014c91 	.word	0x08014c91

0800f124 <_write_r>:
 800f124:	b538      	push	{r3, r4, r5, lr}
 800f126:	4d07      	ldr	r5, [pc, #28]	; (800f144 <_write_r+0x20>)
 800f128:	4604      	mov	r4, r0
 800f12a:	4608      	mov	r0, r1
 800f12c:	4611      	mov	r1, r2
 800f12e:	2200      	movs	r2, #0
 800f130:	602a      	str	r2, [r5, #0]
 800f132:	461a      	mov	r2, r3
 800f134:	f000 fd8a 	bl	800fc4c <_write>
 800f138:	1c43      	adds	r3, r0, #1
 800f13a:	d102      	bne.n	800f142 <_write_r+0x1e>
 800f13c:	682b      	ldr	r3, [r5, #0]
 800f13e:	b103      	cbz	r3, 800f142 <_write_r+0x1e>
 800f140:	6023      	str	r3, [r4, #0]
 800f142:	bd38      	pop	{r3, r4, r5, pc}
 800f144:	20001598 	.word	0x20001598

0800f148 <_close_r>:
 800f148:	b538      	push	{r3, r4, r5, lr}
 800f14a:	4d06      	ldr	r5, [pc, #24]	; (800f164 <_close_r+0x1c>)
 800f14c:	2300      	movs	r3, #0
 800f14e:	4604      	mov	r4, r0
 800f150:	4608      	mov	r0, r1
 800f152:	602b      	str	r3, [r5, #0]
 800f154:	f000 fd80 	bl	800fc58 <_close>
 800f158:	1c43      	adds	r3, r0, #1
 800f15a:	d102      	bne.n	800f162 <_close_r+0x1a>
 800f15c:	682b      	ldr	r3, [r5, #0]
 800f15e:	b103      	cbz	r3, 800f162 <_close_r+0x1a>
 800f160:	6023      	str	r3, [r4, #0]
 800f162:	bd38      	pop	{r3, r4, r5, pc}
 800f164:	20001598 	.word	0x20001598

0800f168 <_fstat_r>:
 800f168:	b538      	push	{r3, r4, r5, lr}
 800f16a:	4d07      	ldr	r5, [pc, #28]	; (800f188 <_fstat_r+0x20>)
 800f16c:	2300      	movs	r3, #0
 800f16e:	4604      	mov	r4, r0
 800f170:	4608      	mov	r0, r1
 800f172:	4611      	mov	r1, r2
 800f174:	602b      	str	r3, [r5, #0]
 800f176:	f000 fd7d 	bl	800fc74 <_fstat>
 800f17a:	1c43      	adds	r3, r0, #1
 800f17c:	d102      	bne.n	800f184 <_fstat_r+0x1c>
 800f17e:	682b      	ldr	r3, [r5, #0]
 800f180:	b103      	cbz	r3, 800f184 <_fstat_r+0x1c>
 800f182:	6023      	str	r3, [r4, #0]
 800f184:	bd38      	pop	{r3, r4, r5, pc}
 800f186:	bf00      	nop
 800f188:	20001598 	.word	0x20001598

0800f18c <_isatty_r>:
 800f18c:	b538      	push	{r3, r4, r5, lr}
 800f18e:	4d06      	ldr	r5, [pc, #24]	; (800f1a8 <_isatty_r+0x1c>)
 800f190:	2300      	movs	r3, #0
 800f192:	4604      	mov	r4, r0
 800f194:	4608      	mov	r0, r1
 800f196:	602b      	str	r3, [r5, #0]
 800f198:	f000 fd63 	bl	800fc62 <_isatty>
 800f19c:	1c43      	adds	r3, r0, #1
 800f19e:	d102      	bne.n	800f1a6 <_isatty_r+0x1a>
 800f1a0:	682b      	ldr	r3, [r5, #0]
 800f1a2:	b103      	cbz	r3, 800f1a6 <_isatty_r+0x1a>
 800f1a4:	6023      	str	r3, [r4, #0]
 800f1a6:	bd38      	pop	{r3, r4, r5, pc}
 800f1a8:	20001598 	.word	0x20001598

0800f1ac <_lseek_r>:
 800f1ac:	b538      	push	{r3, r4, r5, lr}
 800f1ae:	4d07      	ldr	r5, [pc, #28]	; (800f1cc <_lseek_r+0x20>)
 800f1b0:	4604      	mov	r4, r0
 800f1b2:	4608      	mov	r0, r1
 800f1b4:	4611      	mov	r1, r2
 800f1b6:	2200      	movs	r2, #0
 800f1b8:	602a      	str	r2, [r5, #0]
 800f1ba:	461a      	mov	r2, r3
 800f1bc:	f000 fd4f 	bl	800fc5e <_lseek>
 800f1c0:	1c43      	adds	r3, r0, #1
 800f1c2:	d102      	bne.n	800f1ca <_lseek_r+0x1e>
 800f1c4:	682b      	ldr	r3, [r5, #0]
 800f1c6:	b103      	cbz	r3, 800f1ca <_lseek_r+0x1e>
 800f1c8:	6023      	str	r3, [r4, #0]
 800f1ca:	bd38      	pop	{r3, r4, r5, pc}
 800f1cc:	20001598 	.word	0x20001598

0800f1d0 <_read_r>:
 800f1d0:	b538      	push	{r3, r4, r5, lr}
 800f1d2:	4d07      	ldr	r5, [pc, #28]	; (800f1f0 <_read_r+0x20>)
 800f1d4:	4604      	mov	r4, r0
 800f1d6:	4608      	mov	r0, r1
 800f1d8:	4611      	mov	r1, r2
 800f1da:	2200      	movs	r2, #0
 800f1dc:	602a      	str	r2, [r5, #0]
 800f1de:	461a      	mov	r2, r3
 800f1e0:	f000 fd2e 	bl	800fc40 <_read>
 800f1e4:	1c43      	adds	r3, r0, #1
 800f1e6:	d102      	bne.n	800f1ee <_read_r+0x1e>
 800f1e8:	682b      	ldr	r3, [r5, #0]
 800f1ea:	b103      	cbz	r3, 800f1ee <_read_r+0x1e>
 800f1ec:	6023      	str	r3, [r4, #0]
 800f1ee:	bd38      	pop	{r3, r4, r5, pc}
 800f1f0:	20001598 	.word	0x20001598

0800f1f4 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
 800f1f4:	4770      	bx	lr

0800f1f6 <z_log_msg2_runtime_create>:
{
 800f1f6:	b510      	push	{r4, lr}
 800f1f8:	b086      	sub	sp, #24
	va_start(ap, fmt);
 800f1fa:	ac0a      	add	r4, sp, #40	; 0x28
 800f1fc:	9405      	str	r4, [sp, #20]
		arch_syscall_invoke6(*(uintptr_t *)&domain_id, *(uintptr_t *)&source, *(uintptr_t *)&level, *(uintptr_t *)&data, *(uintptr_t *)&dlen, (uintptr_t) &more, K_SYSCALL_Z_LOG_MSG2_RUNTIME_VCREATE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg2_runtime_vcreate(domain_id, source, level, data, dlen, fmt, ap);
 800f1fe:	9402      	str	r4, [sp, #8]
 800f200:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800f202:	9401      	str	r4, [sp, #4]
 800f204:	9c08      	ldr	r4, [sp, #32]
 800f206:	9400      	str	r4, [sp, #0]
 800f208:	f000 fc36 	bl	800fa78 <z_impl_z_log_msg2_runtime_vcreate>
}
 800f20c:	b006      	add	sp, #24
 800f20e:	bd10      	pop	{r4, pc}

0800f210 <cbprintf_via_va_list>:
{
 800f210:	b510      	push	{r4, lr}
 800f212:	460c      	mov	r4, r1
 800f214:	4611      	mov	r1, r2
 800f216:	461a      	mov	r2, r3
	return formatter(out, ctx, fmt, u.ap);
 800f218:	9b02      	ldr	r3, [sp, #8]
 800f21a:	47a0      	blx	r4
}
 800f21c:	bd10      	pop	{r4, pc}

0800f21e <cbpprintf_external>:
{
	uint8_t *buf = packaged;
	char *fmt, *s, **ps;
	unsigned int i, args_size, s_nbr, ros_nbr, s_idx;

	if (buf == NULL) {
 800f21e:	b343      	cbz	r3, 800f272 <cbpprintf_external+0x54>
{
 800f220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f224:	b082      	sub	sp, #8
 800f226:	4607      	mov	r7, r0
 800f228:	4688      	mov	r8, r1
 800f22a:	4691      	mov	r9, r2
 800f22c:	461d      	mov	r5, r3
		return -EINVAL;
	}

	/* Retrieve the size of the arg list and number of strings. */
	args_size = buf[0] * sizeof(int);
 800f22e:	781b      	ldrb	r3, [r3, #0]
	s_nbr     = buf[1];
 800f230:	786e      	ldrb	r6, [r5, #1]
	ros_nbr   = buf[2];
 800f232:	78ac      	ldrb	r4, [r5, #2]

	/* Locate the string table */
	s = (char *)(buf + args_size + ros_nbr);
 800f234:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800f238:	442c      	add	r4, r5

	/*
	 * Patch in string pointers.
	 */
	for (i = 0; i < s_nbr; i++) {
 800f23a:	f04f 0a00 	mov.w	sl, #0
 800f23e:	e00a      	b.n	800f256 <cbpprintf_external+0x38>
		/* Locate pointer location for this string */
		s_idx = *(uint8_t *)s++;
 800f240:	f814 3b01 	ldrb.w	r3, [r4], #1
		ps = (char **)(buf + s_idx * sizeof(int));
		/* update the pointer with current string location */
		*ps = s;
 800f244:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
		/* move to next string */
		s += strlen(s) + 1;
 800f248:	4620      	mov	r0, r4
 800f24a:	f7f1 fe04 	bl	8000e56 <strlen>
 800f24e:	3001      	adds	r0, #1
 800f250:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
 800f252:	f10a 0a01 	add.w	sl, sl, #1
 800f256:	45b2      	cmp	sl, r6
 800f258:	d3f2      	bcc.n	800f240 <cbpprintf_external+0x22>

	/* Retrieve format string */
	fmt = ((char **)buf)[1];

	/* skip past format string pointer */
	buf += sizeof(char *) * 2;
 800f25a:	f105 0308 	add.w	r3, r5, #8

	/* Turn this into a va_list and  print it */
	return cbprintf_via_va_list(out, formatter, ctx, fmt, buf);
 800f25e:	9300      	str	r3, [sp, #0]
 800f260:	686b      	ldr	r3, [r5, #4]
 800f262:	464a      	mov	r2, r9
 800f264:	4641      	mov	r1, r8
 800f266:	4638      	mov	r0, r7
 800f268:	f7ff ffd2 	bl	800f210 <cbprintf_via_va_list>
}
 800f26c:	b002      	add	sp, #8
 800f26e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return -EINVAL;
 800f272:	f06f 0015 	mvn.w	r0, #21
}
 800f276:	4770      	bx	lr

0800f278 <arch_printk_char_out>:
}
 800f278:	2000      	movs	r0, #0
 800f27a:	4770      	bx	lr

0800f27c <str_out>:
{
 800f27c:	b410      	push	{r4}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
 800f27e:	680c      	ldr	r4, [r1, #0]
 800f280:	b154      	cbz	r4, 800f298 <str_out+0x1c>
 800f282:	688a      	ldr	r2, [r1, #8]
 800f284:	684b      	ldr	r3, [r1, #4]
 800f286:	429a      	cmp	r2, r3
 800f288:	da06      	bge.n	800f298 <str_out+0x1c>
	if (ctx->count == ctx->max - 1) {
 800f28a:	3b01      	subs	r3, #1
 800f28c:	429a      	cmp	r2, r3
 800f28e:	d008      	beq.n	800f2a2 <str_out+0x26>
		ctx->str[ctx->count++] = c;
 800f290:	1c53      	adds	r3, r2, #1
 800f292:	608b      	str	r3, [r1, #8]
 800f294:	54a0      	strb	r0, [r4, r2]
 800f296:	e002      	b.n	800f29e <str_out+0x22>
		ctx->count++;
 800f298:	688b      	ldr	r3, [r1, #8]
 800f29a:	3301      	adds	r3, #1
 800f29c:	608b      	str	r3, [r1, #8]
}
 800f29e:	bc10      	pop	{r4}
 800f2a0:	4770      	bx	lr
		ctx->str[ctx->count++] = '\0';
 800f2a2:	1c53      	adds	r3, r2, #1
 800f2a4:	608b      	str	r3, [r1, #8]
 800f2a6:	2300      	movs	r3, #0
 800f2a8:	54a3      	strb	r3, [r4, r2]
 800f2aa:	e7f8      	b.n	800f29e <str_out+0x22>

0800f2ac <printk>:
{
 800f2ac:	b40f      	push	{r0, r1, r2, r3}
 800f2ae:	b500      	push	{lr}
 800f2b0:	b083      	sub	sp, #12
 800f2b2:	a904      	add	r1, sp, #16
 800f2b4:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
 800f2b8:	9101      	str	r1, [sp, #4]
	vprintk(fmt, ap);
 800f2ba:	f7f4 faef 	bl	800389c <vprintk>
}
 800f2be:	b003      	add	sp, #12
 800f2c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f2c4:	b004      	add	sp, #16
 800f2c6:	4770      	bx	lr

0800f2c8 <snprintk>:
{
 800f2c8:	b40c      	push	{r2, r3}
 800f2ca:	b500      	push	{lr}
 800f2cc:	b083      	sub	sp, #12
 800f2ce:	ab04      	add	r3, sp, #16
 800f2d0:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
 800f2d4:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
 800f2d6:	f7f4 faf1 	bl	80038bc <vsnprintk>
}
 800f2da:	b003      	add	sp, #12
 800f2dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800f2e0:	b002      	add	sp, #8
 800f2e2:	4770      	bx	lr

0800f2e4 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
 800f2e4:	b508      	push	{r3, lr}
 800f2e6:	4604      	mov	r4, r0
 800f2e8:	4608      	mov	r0, r1
 800f2ea:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
 800f2ec:	461a      	mov	r2, r3
 800f2ee:	47a0      	blx	r4
	return z_impl_z_current_get();
 800f2f0:	f7fd fe38 	bl	800cf64 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
 800f2f4:	f7f6 fcc2 	bl	8005c7c <z_impl_k_thread_abort>

0800f2f8 <free_list_add_bidx>:
		free_list_remove_bidx(h, c, bidx);
	}
}

static void free_list_add_bidx(struct z_heap *h, chunkid_t c, int bidx)
{
 800f2f8:	b510      	push	{r4, lr}
	struct z_heap_bucket *b = &h->buckets[bidx];

	if (b->next == 0U) {
 800f2fa:	1d13      	adds	r3, r2, #4
 800f2fc:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 800f300:	b97c      	cbnz	r4, 800f322 <free_list_add_bidx+0x2a>
		CHECK((h->avail_buckets & BIT(bidx)) == 0);

		/* Empty list, first item */
		h->avail_buckets |= BIT(bidx);
 800f302:	2301      	movs	r3, #1
 800f304:	fa03 f402 	lsl.w	r4, r3, r2
 800f308:	68c3      	ldr	r3, [r0, #12]
 800f30a:	4323      	orrs	r3, r4
 800f30c:	60c3      	str	r3, [r0, #12]
		b->next = c;
 800f30e:	3204      	adds	r2, #4
 800f310:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->end_chunk);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
 800f314:	00cb      	lsls	r3, r1, #3
	if (big_heap(h)) {
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
 800f316:	1d1a      	adds	r2, r3, #4
 800f318:	b289      	uxth	r1, r1
 800f31a:	5281      	strh	r1, [r0, r2]
 800f31c:	3306      	adds	r3, #6
 800f31e:	52c1      	strh	r1, [r0, r3]
	}

#ifdef CONFIG_SYS_HEAP_RUNTIME_STATS
	h->free_bytes += chunksz_to_bytes(h, chunk_size(h, c));
#endif
}
 800f320:	bd10      	pop	{r4, pc}
	void *cmem = &buf[c];
 800f322:	00e2      	lsls	r2, r4, #3
		return ((uint16_t *)cmem)[f];
 800f324:	3204      	adds	r2, #4
 800f326:	5a83      	ldrh	r3, [r0, r2]
	void *cmem = &buf[c];
 800f328:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
		((uint16_t *)cmem)[f] = val;
 800f32c:	f10c 0e04 	add.w	lr, ip, #4
 800f330:	f820 300e 	strh.w	r3, [r0, lr]
 800f334:	f10c 0c06 	add.w	ip, ip, #6
 800f338:	f820 400c 	strh.w	r4, [r0, ip]
	void *cmem = &buf[c];
 800f33c:	00db      	lsls	r3, r3, #3
		((uint16_t *)cmem)[f] = val;
 800f33e:	3306      	adds	r3, #6
 800f340:	b289      	uxth	r1, r1
 800f342:	52c1      	strh	r1, [r0, r3]
 800f344:	5281      	strh	r1, [r0, r2]
 800f346:	e7eb      	b.n	800f320 <free_list_add_bidx+0x28>

0800f348 <free_list_add>:

static void free_list_add(struct z_heap *h, chunkid_t c)
{
 800f348:	b508      	push	{r3, lr}
		return ((uint16_t *)cmem)[f];
 800f34a:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
 800f34e:	885a      	ldrh	r2, [r3, #2]
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
}

static inline chunksz_t chunk_size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
 800f350:	0852      	lsrs	r2, r2, #1
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
 800f352:	fab2 f282 	clz	r2, r2
	if (!solo_free_header(h, c)) {
		int bidx = bucket_idx(h, chunk_size(h, c));
		free_list_add_bidx(h, c, bidx);
 800f356:	f1c2 021f 	rsb	r2, r2, #31
 800f35a:	f7ff ffcd 	bl	800f2f8 <free_list_add_bidx>
	}
}
 800f35e:	bd08      	pop	{r3, pc}

0800f360 <sys_heap_init>:
	}
	return ptr2;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
 800f360:	b570      	push	{r4, r5, r6, lr}
 800f362:	4603      	mov	r3, r0
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
 800f364:	3a04      	subs	r2, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
 800f366:	1dc8      	adds	r0, r1, #7
 800f368:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
 800f36c:	440a      	add	r2, r1
 800f36e:	f022 0207 	bic.w	r2, r2, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
 800f372:	1a12      	subs	r2, r2, r0
 800f374:	08d5      	lsrs	r5, r2, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
 800f376:	6018      	str	r0, [r3, #0]
	h->end_chunk = heap_sz;
 800f378:	6085      	str	r5, [r0, #8]
	h->avail_buckets = 0;
 800f37a:	2300      	movs	r3, #0
 800f37c:	60c3      	str	r3, [r0, #12]
 800f37e:	fab5 f185 	clz	r1, r5
#ifdef CONFIG_SYS_HEAP_RUNTIME_STATS
	h->free_bytes = 0;
	h->allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
 800f382:	f1c1 0e20 	rsb	lr, r1, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
 800f386:	f1c1 0124 	rsb	r1, r1, #36	; 0x24
 800f38a:	0089      	lsls	r1, r1, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
 800f38c:	1dce      	adds	r6, r1, #7
 800f38e:	08f1      	lsrs	r1, r6, #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
 800f390:	e005      	b.n	800f39e <sys_heap_init+0x3e>
		h->buckets[i].next = 0;
 800f392:	f103 0c04 	add.w	ip, r3, #4
 800f396:	2400      	movs	r4, #0
 800f398:	f840 402c 	str.w	r4, [r0, ip, lsl #2]
	for (int i = 0; i < nb_buckets; i++) {
 800f39c:	3301      	adds	r3, #1
 800f39e:	4573      	cmp	r3, lr
 800f3a0:	dbf7      	blt.n	800f392 <sys_heap_init+0x32>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
 800f3a2:	004c      	lsls	r4, r1, #1
		((uint16_t *)cmem)[f] = val;
 800f3a4:	b2a4      	uxth	r4, r4
 800f3a6:	8044      	strh	r4, [r0, #2]
 800f3a8:	f04f 0c00 	mov.w	ip, #0
 800f3ac:	f8a0 c000 	strh.w	ip, [r0]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
 800f3b0:	f044 0401 	orr.w	r4, r4, #1
 800f3b4:	8044      	strh	r4, [r0, #2]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
 800f3b6:	1a6b      	subs	r3, r5, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
 800f3b8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
	void *cmem = &buf[c];
 800f3bc:	f026 0407 	bic.w	r4, r6, #7
		((uint16_t *)cmem)[f] = val;
 800f3c0:	1ca5      	adds	r5, r4, #2
 800f3c2:	f820 e005 	strh.w	lr, [r0, r5]
 800f3c6:	5301      	strh	r1, [r0, r4]
	void *cmem = &buf[c];
 800f3c8:	f022 0407 	bic.w	r4, r2, #7
		((uint16_t *)cmem)[f] = val;
 800f3cc:	1c95      	adds	r5, r2, #2
 800f3ce:	f820 c005 	strh.w	ip, [r0, r5]
 800f3d2:	4402      	add	r2, r0
 800f3d4:	5303      	strh	r3, [r0, r4]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
 800f3d6:	8853      	ldrh	r3, [r2, #2]
 800f3d8:	f043 0301 	orr.w	r3, r3, #1
 800f3dc:	8053      	strh	r3, [r2, #2]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
 800f3de:	f7ff ffb3 	bl	800f348 <free_list_add>
}
 800f3e2:	bd70      	pop	{r4, r5, r6, pc}

0800f3e4 <outs>:
{
 800f3e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3e8:	4607      	mov	r7, r0
 800f3ea:	460e      	mov	r6, r1
 800f3ec:	4614      	mov	r4, r2
 800f3ee:	4698      	mov	r8, r3
	size_t count = 0;
 800f3f0:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 800f3f2:	e006      	b.n	800f402 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
 800f3f4:	4631      	mov	r1, r6
 800f3f6:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f3fa:	47b8      	blx	r7
		if (rc < 0) {
 800f3fc:	2800      	cmp	r0, #0
 800f3fe:	db09      	blt.n	800f414 <outs+0x30>
		++count;
 800f400:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 800f402:	4544      	cmp	r4, r8
 800f404:	d3f6      	bcc.n	800f3f4 <outs+0x10>
 800f406:	f1b8 0f00 	cmp.w	r8, #0
 800f40a:	d102      	bne.n	800f412 <outs+0x2e>
 800f40c:	7823      	ldrb	r3, [r4, #0]
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d1f0      	bne.n	800f3f4 <outs+0x10>
	return (int)count;
 800f412:	4628      	mov	r0, r5
}
 800f414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f418 <add_skip_item>:

	return 0;
}

static void add_skip_item(struct mpsc_pbuf_buffer *buffer, uint32_t wlen)
{
 800f418:	b410      	push	{r4}
	union mpsc_pbuf_generic skip = {
 800f41a:	2300      	movs	r3, #0
 800f41c:	f36f 0300 	bfc	r3, #0, #1
 800f420:	f043 0302 	orr.w	r3, r3, #2
 800f424:	f361 039f 	bfi	r3, r1, #2, #30
		.skip = { .valid = 0, .busy = 1, .len = wlen }
	};

	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
 800f428:	6a02      	ldr	r2, [r0, #32]
 800f42a:	6804      	ldr	r4, [r0, #0]
 800f42c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
 800f430:	6803      	ldr	r3, [r0, #0]
	uint32_t i = idx + val;
 800f432:	440b      	add	r3, r1
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800f434:	6902      	ldr	r2, [r0, #16]
 800f436:	f012 0201 	ands.w	r2, r2, #1
 800f43a:	d104      	bne.n	800f446 <add_skip_item+0x2e>
	return (i >= buffer->size) ? i - buffer->size : i;
 800f43c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f43e:	42a3      	cmp	r3, r4
 800f440:	d304      	bcc.n	800f44c <add_skip_item+0x34>
 800f442:	1b1b      	subs	r3, r3, r4
 800f444:	e002      	b.n	800f44c <add_skip_item+0x34>
		return i & (buffer->size - 1);
 800f446:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f448:	3c01      	subs	r4, #1
 800f44a:	4023      	ands	r3, r4
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
 800f44c:	6003      	str	r3, [r0, #0]
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
 800f44e:	6843      	ldr	r3, [r0, #4]
	uint32_t i = idx + val;
 800f450:	4419      	add	r1, r3
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800f452:	b922      	cbnz	r2, 800f45e <add_skip_item+0x46>
	return (i >= buffer->size) ? i - buffer->size : i;
 800f454:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f456:	4299      	cmp	r1, r3
 800f458:	d304      	bcc.n	800f464 <add_skip_item+0x4c>
 800f45a:	1ac9      	subs	r1, r1, r3
 800f45c:	e002      	b.n	800f464 <add_skip_item+0x4c>
		return i & (buffer->size - 1);
 800f45e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f460:	3b01      	subs	r3, #1
 800f462:	4019      	ands	r1, r3
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
 800f464:	6041      	str	r1, [r0, #4]
}
 800f466:	bc10      	pop	{r4}
 800f468:	4770      	bx	lr

0800f46a <drop_item_locked>:
 */
static union mpsc_pbuf_generic *drop_item_locked(struct mpsc_pbuf_buffer *buffer,
						 uint32_t free_wlen,
						 bool allow_drop,
						 bool *user_packet)
{
 800f46a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f46e:	b083      	sub	sp, #12
 800f470:	4604      	mov	r4, r0
 800f472:	9101      	str	r1, [sp, #4]
 800f474:	4615      	mov	r5, r2
 800f476:	461e      	mov	r6, r3
	union mpsc_pbuf_generic *item;
	uint32_t rd_wlen;
	uint32_t skip_wlen;

	*user_packet = false;
 800f478:	2300      	movs	r3, #0
 800f47a:	7033      	strb	r3, [r6, #0]
	item = (union mpsc_pbuf_generic *)&buffer->buf[buffer->rd_idx];
 800f47c:	f8d0 8020 	ldr.w	r8, [r0, #32]
 800f480:	f8d0 900c 	ldr.w	r9, [r0, #12]
 800f484:	eb08 0a89 	add.w	sl, r8, r9, lsl #2
	if (item->hdr.busy && !item->hdr.valid) {
 800f488:	f818 3029 	ldrb.w	r3, [r8, r9, lsl #2]
 800f48c:	f003 0303 	and.w	r3, r3, #3
 800f490:	2b02      	cmp	r3, #2
 800f492:	d012      	beq.n	800f4ba <drop_item_locked+0x50>
	return 0;
 800f494:	f04f 0b00 	mov.w	fp, #0
	skip_wlen = get_skip(item);

	rd_wlen = skip_wlen ? skip_wlen : buffer->get_wlen(item);
 800f498:	69e3      	ldr	r3, [r4, #28]
 800f49a:	4650      	mov	r0, sl
 800f49c:	4798      	blx	r3
 800f49e:	4607      	mov	r7, r0
	if (skip_wlen) {
 800f4a0:	f1bb 0f00 	cmp.w	fp, #0
 800f4a4:	d151      	bne.n	800f54a <drop_item_locked+0xe0>
		allow_drop = true;
	} else if (allow_drop) {
 800f4a6:	2d00      	cmp	r5, #0
 800f4a8:	d05c      	beq.n	800f564 <drop_item_locked+0xfa>
		if (item->hdr.busy) {
 800f4aa:	f818 3029 	ldrb.w	r3, [r8, r9, lsl #2]
 800f4ae:	f013 0f02 	tst.w	r3, #2
 800f4b2:	d109      	bne.n	800f4c8 <drop_item_locked+0x5e>
			} else {
				rd_wlen += buffer->get_wlen(item);
				*user_packet = true;
			}
		} else {
			*user_packet = true;
 800f4b4:	2301      	movs	r3, #1
 800f4b6:	7033      	strb	r3, [r6, #0]
 800f4b8:	e048      	b.n	800f54c <drop_item_locked+0xe2>
		return item->skip.len;
 800f4ba:	f858 3029 	ldr.w	r3, [r8, r9, lsl #2]
	rd_wlen = skip_wlen ? skip_wlen : buffer->get_wlen(item);
 800f4be:	ea5f 0b93 	movs.w	fp, r3, lsr #2
 800f4c2:	d0e9      	beq.n	800f498 <drop_item_locked+0x2e>
		return item->skip.len;
 800f4c4:	465f      	mov	r7, fp
 800f4c6:	e7eb      	b.n	800f4a0 <drop_item_locked+0x36>
			add_skip_item(buffer, free_wlen + 1);
 800f4c8:	9901      	ldr	r1, [sp, #4]
 800f4ca:	3101      	adds	r1, #1
 800f4cc:	4620      	mov	r0, r4
 800f4ce:	f7ff ffa3 	bl	800f418 <add_skip_item>
			buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, rd_wlen);
 800f4d2:	6863      	ldr	r3, [r4, #4]
	uint32_t i = idx + val;
 800f4d4:	443b      	add	r3, r7
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800f4d6:	6922      	ldr	r2, [r4, #16]
 800f4d8:	f012 0201 	ands.w	r2, r2, #1
 800f4dc:	d104      	bne.n	800f4e8 <drop_item_locked+0x7e>
	return (i >= buffer->size) ? i - buffer->size : i;
 800f4de:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f4e0:	428b      	cmp	r3, r1
 800f4e2:	d304      	bcc.n	800f4ee <drop_item_locked+0x84>
 800f4e4:	1a5b      	subs	r3, r3, r1
 800f4e6:	e002      	b.n	800f4ee <drop_item_locked+0x84>
		return i & (buffer->size - 1);
 800f4e8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f4ea:	3901      	subs	r1, #1
 800f4ec:	400b      	ands	r3, r1
			buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, rd_wlen);
 800f4ee:	6063      	str	r3, [r4, #4]
			buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, rd_wlen);
 800f4f0:	6823      	ldr	r3, [r4, #0]
	uint32_t i = idx + val;
 800f4f2:	443b      	add	r3, r7
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800f4f4:	b922      	cbnz	r2, 800f500 <drop_item_locked+0x96>
	return (i >= buffer->size) ? i - buffer->size : i;
 800f4f6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f4f8:	428b      	cmp	r3, r1
 800f4fa:	d304      	bcc.n	800f506 <drop_item_locked+0x9c>
 800f4fc:	1a5b      	subs	r3, r3, r1
 800f4fe:	e002      	b.n	800f506 <drop_item_locked+0x9c>
		return i & (buffer->size - 1);
 800f500:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f502:	3901      	subs	r1, #1
 800f504:	400b      	ands	r3, r1
			buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, rd_wlen);
 800f506:	6023      	str	r3, [r4, #0]
			uint32_t next_rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
 800f508:	68e3      	ldr	r3, [r4, #12]
	uint32_t i = idx + val;
 800f50a:	443b      	add	r3, r7
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800f50c:	b922      	cbnz	r2, 800f518 <drop_item_locked+0xae>
	return (i >= buffer->size) ? i - buffer->size : i;
 800f50e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800f510:	4293      	cmp	r3, r2
 800f512:	d304      	bcc.n	800f51e <drop_item_locked+0xb4>
 800f514:	1a9b      	subs	r3, r3, r2
 800f516:	e002      	b.n	800f51e <drop_item_locked+0xb4>
		return i & (buffer->size - 1);
 800f518:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800f51a:	3a01      	subs	r2, #1
 800f51c:	4013      	ands	r3, r2
			item = (union mpsc_pbuf_generic *)&buffer->buf[next_rd_idx];
 800f51e:	6a21      	ldr	r1, [r4, #32]
 800f520:	eb01 0a83 	add.w	sl, r1, r3, lsl #2
	if (item->hdr.busy && !item->hdr.valid) {
 800f524:	f811 2023 	ldrb.w	r2, [r1, r3, lsl #2]
 800f528:	f002 0203 	and.w	r2, r2, #3
 800f52c:	2a02      	cmp	r2, #2
 800f52e:	d006      	beq.n	800f53e <drop_item_locked+0xd4>
				rd_wlen += buffer->get_wlen(item);
 800f530:	69e3      	ldr	r3, [r4, #28]
 800f532:	4650      	mov	r0, sl
 800f534:	4798      	blx	r3
 800f536:	4407      	add	r7, r0
				*user_packet = true;
 800f538:	2301      	movs	r3, #1
 800f53a:	7033      	strb	r3, [r6, #0]
 800f53c:	e006      	b.n	800f54c <drop_item_locked+0xe2>
		return item->skip.len;
 800f53e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
			if (skip_wlen) {
 800f542:	089b      	lsrs	r3, r3, #2
 800f544:	d0f4      	beq.n	800f530 <drop_item_locked+0xc6>
				rd_wlen += skip_wlen;
 800f546:	441f      	add	r7, r3
 800f548:	e000      	b.n	800f54c <drop_item_locked+0xe2>
		allow_drop = true;
 800f54a:	2501      	movs	r5, #1
		}
	} else {
		item = NULL;
	}

	if (allow_drop) {
 800f54c:	b195      	cbz	r5, 800f574 <drop_item_locked+0x10a>
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
 800f54e:	68e0      	ldr	r0, [r4, #12]
	uint32_t i = idx + val;
 800f550:	4407      	add	r7, r0
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800f552:	6923      	ldr	r3, [r4, #16]
 800f554:	f013 0f01 	tst.w	r3, #1
 800f558:	d107      	bne.n	800f56a <drop_item_locked+0x100>
	return (i >= buffer->size) ? i - buffer->size : i;
 800f55a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f55c:	429f      	cmp	r7, r3
 800f55e:	d307      	bcc.n	800f570 <drop_item_locked+0x106>
 800f560:	1aff      	subs	r7, r7, r3
 800f562:	e005      	b.n	800f570 <drop_item_locked+0x106>
		item = NULL;
 800f564:	f04f 0a00 	mov.w	sl, #0
 800f568:	e7f0      	b.n	800f54c <drop_item_locked+0xe2>
		return i & (buffer->size - 1);
 800f56a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f56c:	3b01      	subs	r3, #1
 800f56e:	401f      	ands	r7, r3
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
 800f570:	60e7      	str	r7, [r4, #12]
		buffer->tmp_rd_idx = buffer->rd_idx;
 800f572:	60a7      	str	r7, [r4, #8]
	}

	return item;
}
 800f574:	4650      	mov	r0, sl
 800f576:	b003      	add	sp, #12
 800f578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f57c <mpsc_pbuf_init>:
{
 800f57c:	b538      	push	{r3, r4, r5, lr}
 800f57e:	4604      	mov	r4, r0
 800f580:	460d      	mov	r5, r1
__ssp_bos_icheck3(memset, void *, int)
 800f582:	2220      	movs	r2, #32
 800f584:	2100      	movs	r1, #0
 800f586:	f002 fd38 	bl	8011ffa <memset>
	buffer->get_wlen = cfg->get_wlen;
 800f58a:	68eb      	ldr	r3, [r5, #12]
 800f58c:	61e3      	str	r3, [r4, #28]
	buffer->notify_drop = cfg->notify_drop;
 800f58e:	68ab      	ldr	r3, [r5, #8]
 800f590:	61a3      	str	r3, [r4, #24]
	buffer->buf = cfg->buf;
 800f592:	682b      	ldr	r3, [r5, #0]
 800f594:	6223      	str	r3, [r4, #32]
	buffer->size = cfg->size;
 800f596:	686b      	ldr	r3, [r5, #4]
 800f598:	6263      	str	r3, [r4, #36]	; 0x24
	buffer->flags = cfg->flags;
 800f59a:	692a      	ldr	r2, [r5, #16]
 800f59c:	6122      	str	r2, [r4, #16]
 * @param x value to check
 * @return true if @p x is a power of two, false otherwise
 */
static inline bool is_power_of_two(unsigned int x)
{
	return (x != 0U) && ((x & (x - 1U)) == 0U);
 800f59e:	b123      	cbz	r3, 800f5aa <mpsc_pbuf_init+0x2e>
 800f5a0:	1e59      	subs	r1, r3, #1
 800f5a2:	420b      	tst	r3, r1
 800f5a4:	d00d      	beq.n	800f5c2 <mpsc_pbuf_init+0x46>
 800f5a6:	2300      	movs	r3, #0
 800f5a8:	e000      	b.n	800f5ac <mpsc_pbuf_init+0x30>
 800f5aa:	2300      	movs	r3, #0
	if (is_power_of_two(buffer->size)) {
 800f5ac:	b113      	cbz	r3, 800f5b4 <mpsc_pbuf_init+0x38>
		buffer->flags |= MPSC_PBUF_SIZE_POW2;
 800f5ae:	f042 0201 	orr.w	r2, r2, #1
 800f5b2:	6122      	str	r2, [r4, #16]
	err = k_sem_init(&buffer->sem, 0, 1);
 800f5b4:	f104 0028 	add.w	r0, r4, #40	; 0x28
	return z_impl_k_sem_init(sem, initial_count, limit);
 800f5b8:	2201      	movs	r2, #1
 800f5ba:	2100      	movs	r1, #0
 800f5bc:	f002 f8e4 	bl	8011788 <z_impl_k_sem_init>
}
 800f5c0:	bd38      	pop	{r3, r4, r5, pc}
 800f5c2:	2301      	movs	r3, #1
 800f5c4:	e7f2      	b.n	800f5ac <mpsc_pbuf_init+0x30>

0800f5c6 <mpsc_pbuf_alloc>:

}

union mpsc_pbuf_generic *mpsc_pbuf_alloc(struct mpsc_pbuf_buffer *buffer,
					 size_t wlen, k_timeout_t timeout)
{
 800f5c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5ca:	b085      	sub	sp, #20
 800f5cc:	9200      	str	r2, [sp, #0]
 800f5ce:	9301      	str	r3, [sp, #4]
	uint32_t free_wlen;
	bool valid_drop;

	MPSC_PBUF_DBG(buffer, "alloc %d words, ", (int)wlen);

	if (wlen > (buffer->size - 1)) {
 800f5d0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f5d2:	3b01      	subs	r3, #1
 800f5d4:	428b      	cmp	r3, r1
 800f5d6:	f0c0 8087 	bcc.w	800f6e8 <mpsc_pbuf_alloc+0x122>
 800f5da:	4605      	mov	r5, r0
 800f5dc:	4689      	mov	r9, r1
	union mpsc_pbuf_generic *dropped_item = NULL;
 800f5de:	f04f 0a00 	mov.w	sl, #0
	union mpsc_pbuf_generic *item = NULL;
 800f5e2:	46d3      	mov	fp, sl
 800f5e4:	e020      	b.n	800f628 <mpsc_pbuf_alloc+0x62>
		*res =  buffer->rd_idx - buffer->tmp_wr_idx - 1;
 800f5e6:	1b1c      	subs	r4, r3, r4
 800f5e8:	3c01      	subs	r4, #1
		return false;
 800f5ea:	2600      	movs	r6, #0
 800f5ec:	e02e      	b.n	800f64c <mpsc_pbuf_alloc+0x86>
		*res = buffer->size - buffer->tmp_wr_idx - 1;
 800f5ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f5f0:	1b1c      	subs	r4, r3, r4
 800f5f2:	3c01      	subs	r4, #1
		return false;
 800f5f4:	2600      	movs	r6, #0
 800f5f6:	e029      	b.n	800f64c <mpsc_pbuf_alloc+0x86>
		return i & (buffer->size - 1);
 800f5f8:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800f5fa:	3a01      	subs	r2, #1
 800f5fc:	4013      	ands	r3, r2
		if (free_wlen >= wlen) {
			item =
			    (union mpsc_pbuf_generic *)&buffer->buf[buffer->tmp_wr_idx];
			item->hdr.valid = 0;
			item->hdr.busy = 0;
			buffer->tmp_wr_idx = idx_inc(buffer,
 800f5fe:	602b      	str	r3, [r5, #0]
		cont = false;
 800f600:	2600      	movs	r6, #0
 800f602:	f387 8811 	msr	BASEPRI, r7
 800f606:	f3bf 8f6f 	isb	sy
			cont = dropped_item != NULL;
		}

		k_spin_unlock(&buffer->lock, key);

		if (cont && dropped_item && valid_drop) {
 800f60a:	b15e      	cbz	r6, 800f624 <mpsc_pbuf_alloc+0x5e>
 800f60c:	f1ba 0f00 	cmp.w	sl, #0
 800f610:	d008      	beq.n	800f624 <mpsc_pbuf_alloc+0x5e>
 800f612:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800f616:	b12b      	cbz	r3, 800f624 <mpsc_pbuf_alloc+0x5e>
			/* Notify about item being dropped. */
			buffer->notify_drop(buffer, dropped_item);
 800f618:	69ab      	ldr	r3, [r5, #24]
 800f61a:	4651      	mov	r1, sl
 800f61c:	4628      	mov	r0, r5
 800f61e:	4798      	blx	r3
			dropped_item = NULL;
 800f620:	f04f 0a00 	mov.w	sl, #0
		}
	} while (cont);
 800f624:	2e00      	cmp	r6, #0
 800f626:	d061      	beq.n	800f6ec <mpsc_pbuf_alloc+0x126>
	__asm__ volatile(
 800f628:	f04f 0310 	mov.w	r3, #16
 800f62c:	f3ef 8811 	mrs	r8, BASEPRI
 800f630:	f383 8812 	msr	BASEPRI_MAX, r3
 800f634:	f3bf 8f6f 	isb	sy
 800f638:	4647      	mov	r7, r8
	if (buffer->rd_idx > buffer->tmp_wr_idx) {
 800f63a:	68eb      	ldr	r3, [r5, #12]
 800f63c:	682c      	ldr	r4, [r5, #0]
 800f63e:	42a3      	cmp	r3, r4
 800f640:	d8d1      	bhi.n	800f5e6 <mpsc_pbuf_alloc+0x20>
	} else if (!buffer->rd_idx) {
 800f642:	2b00      	cmp	r3, #0
 800f644:	d0d3      	beq.n	800f5ee <mpsc_pbuf_alloc+0x28>
	*res = buffer->size - buffer->tmp_wr_idx;
 800f646:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f648:	1b1c      	subs	r4, r3, r4
	return true;
 800f64a:	2601      	movs	r6, #1
		if (free_wlen >= wlen) {
 800f64c:	45a1      	cmp	r9, r4
 800f64e:	d819      	bhi.n	800f684 <mpsc_pbuf_alloc+0xbe>
			    (union mpsc_pbuf_generic *)&buffer->buf[buffer->tmp_wr_idx];
 800f650:	6a2b      	ldr	r3, [r5, #32]
 800f652:	682a      	ldr	r2, [r5, #0]
			item =
 800f654:	eb03 0b82 	add.w	fp, r3, r2, lsl #2
			item->hdr.valid = 0;
 800f658:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
 800f65c:	f36f 0100 	bfc	r1, #0, #1
 800f660:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
			item->hdr.busy = 0;
 800f664:	b2c9      	uxtb	r1, r1
 800f666:	f36f 0141 	bfc	r1, #1, #1
 800f66a:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
			buffer->tmp_wr_idx = idx_inc(buffer,
 800f66e:	682b      	ldr	r3, [r5, #0]
	uint32_t i = idx + val;
 800f670:	444b      	add	r3, r9
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800f672:	692a      	ldr	r2, [r5, #16]
 800f674:	f012 0f01 	tst.w	r2, #1
 800f678:	d1be      	bne.n	800f5f8 <mpsc_pbuf_alloc+0x32>
	return (i >= buffer->size) ? i - buffer->size : i;
 800f67a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800f67c:	4293      	cmp	r3, r2
 800f67e:	d3be      	bcc.n	800f5fe <mpsc_pbuf_alloc+0x38>
 800f680:	1a9b      	subs	r3, r3, r2
 800f682:	e7bc      	b.n	800f5fe <mpsc_pbuf_alloc+0x38>
		} else if (wrap) {
 800f684:	b9ae      	cbnz	r6, 800f6b2 <mpsc_pbuf_alloc+0xec>
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
 800f686:	9b01      	ldr	r3, [sp, #4]
 800f688:	9a00      	ldr	r2, [sp, #0]
 800f68a:	4313      	orrs	r3, r2
 800f68c:	d003      	beq.n	800f696 <mpsc_pbuf_alloc+0xd0>
			   !k_is_in_isr()) {
 800f68e:	f002 f816 	bl	80116be <k_is_in_isr>
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
 800f692:	4606      	mov	r6, r0
 800f694:	b190      	cbz	r0, 800f6bc <mpsc_pbuf_alloc+0xf6>
			bool user_drop = buffer->flags & MPSC_PBUF_MODE_OVERWRITE;
 800f696:	692a      	ldr	r2, [r5, #16]
			dropped_item = drop_item_locked(buffer, free_wlen,
 800f698:	f10d 030f 	add.w	r3, sp, #15
 800f69c:	f3c2 0240 	ubfx	r2, r2, #1, #1
 800f6a0:	4621      	mov	r1, r4
 800f6a2:	4628      	mov	r0, r5
 800f6a4:	f7ff fee1 	bl	800f46a <drop_item_locked>
			cont = dropped_item != NULL;
 800f6a8:	4682      	mov	sl, r0
 800f6aa:	1e06      	subs	r6, r0, #0
 800f6ac:	bf18      	it	ne
 800f6ae:	2601      	movne	r6, #1
 800f6b0:	e7a7      	b.n	800f602 <mpsc_pbuf_alloc+0x3c>
			add_skip_item(buffer, free_wlen);
 800f6b2:	4621      	mov	r1, r4
 800f6b4:	4628      	mov	r0, r5
 800f6b6:	f7ff feaf 	bl	800f418 <add_skip_item>
			cont = true;
 800f6ba:	e7a2      	b.n	800f602 <mpsc_pbuf_alloc+0x3c>
	__asm__ volatile(
 800f6bc:	f388 8811 	msr	BASEPRI, r8
 800f6c0:	f3bf 8f6f 	isb	sy
			err = k_sem_take(&buffer->sem, timeout);
 800f6c4:	f105 0028 	add.w	r0, r5, #40	; 0x28
	return z_impl_k_sem_take(sem, timeout);
 800f6c8:	9a00      	ldr	r2, [sp, #0]
 800f6ca:	9b01      	ldr	r3, [sp, #4]
 800f6cc:	f7fc ff1a 	bl	800c504 <z_impl_k_sem_take>
	__asm__ volatile(
 800f6d0:	f04f 0310 	mov.w	r3, #16
 800f6d4:	f3ef 8711 	mrs	r7, BASEPRI
 800f6d8:	f383 8812 	msr	BASEPRI_MAX, r3
 800f6dc:	f3bf 8f6f 	isb	sy
			if (err == 0) {
 800f6e0:	2800      	cmp	r0, #0
 800f6e2:	d18e      	bne.n	800f602 <mpsc_pbuf_alloc+0x3c>
				cont = true;
 800f6e4:	2601      	movs	r6, #1
 800f6e6:	e78c      	b.n	800f602 <mpsc_pbuf_alloc+0x3c>
		return NULL;
 800f6e8:	f04f 0b00 	mov.w	fp, #0
		/* During test fill with 0's to simplify message comparison */
		memset(item, 0, sizeof(int) * wlen);
	}

	return item;
}
 800f6ec:	4658      	mov	r0, fp
 800f6ee:	b005      	add	sp, #20
 800f6f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f6f4 <mpsc_pbuf_commit>:

void mpsc_pbuf_commit(struct mpsc_pbuf_buffer *buffer,
		       union mpsc_pbuf_generic *item)
{
 800f6f4:	b538      	push	{r3, r4, r5, lr}
 800f6f6:	4604      	mov	r4, r0
 800f6f8:	460d      	mov	r5, r1
	uint32_t wlen = buffer->get_wlen(item);
 800f6fa:	69c3      	ldr	r3, [r0, #28]
 800f6fc:	4608      	mov	r0, r1
 800f6fe:	4798      	blx	r3
 800f700:	f04f 0310 	mov.w	r3, #16
 800f704:	f3ef 8211 	mrs	r2, BASEPRI
 800f708:	f383 8812 	msr	BASEPRI_MAX, r3
 800f70c:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&buffer->lock);

	item->hdr.valid = 1;
 800f710:	782b      	ldrb	r3, [r5, #0]
 800f712:	f043 0301 	orr.w	r3, r3, #1
 800f716:	702b      	strb	r3, [r5, #0]
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
 800f718:	6863      	ldr	r3, [r4, #4]
	uint32_t i = idx + val;
 800f71a:	4418      	add	r0, r3
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800f71c:	6923      	ldr	r3, [r4, #16]
 800f71e:	f013 0f01 	tst.w	r3, #1
 800f722:	d104      	bne.n	800f72e <mpsc_pbuf_commit+0x3a>
	return (i >= buffer->size) ? i - buffer->size : i;
 800f724:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f726:	4298      	cmp	r0, r3
 800f728:	d304      	bcc.n	800f734 <mpsc_pbuf_commit+0x40>
 800f72a:	1ac0      	subs	r0, r0, r3
 800f72c:	e002      	b.n	800f734 <mpsc_pbuf_commit+0x40>
		return i & (buffer->size - 1);
 800f72e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f730:	3b01      	subs	r3, #1
 800f732:	4018      	ands	r0, r3
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
 800f734:	6060      	str	r0, [r4, #4]
	__asm__ volatile(
 800f736:	f382 8811 	msr	BASEPRI, r2
 800f73a:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&buffer->lock, key);
	MPSC_PBUF_DBG(buffer, "committed %p ", item);
}
 800f73e:	bd38      	pop	{r3, r4, r5, pc}

0800f740 <mpsc_pbuf_claim>:
		}
	} while (cont);
}

const union mpsc_pbuf_generic *mpsc_pbuf_claim(struct mpsc_pbuf_buffer *buffer)
{
 800f740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f742:	4604      	mov	r4, r0
 800f744:	e039      	b.n	800f7ba <mpsc_pbuf_claim+0x7a>
		*res = (buffer->wr_idx - buffer->tmp_rd_idx);
 800f746:	1a9b      	subs	r3, r3, r2
		return false;
 800f748:	e045      	b.n	800f7d6 <mpsc_pbuf_claim+0x96>
		return item->skip.len;
 800f74a:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
		if (!a || is_invalid(item)) {
			item = NULL;
		} else {
			uint32_t skip = get_skip(item);

			if (skip || !is_valid(item)) {
 800f74e:	0880      	lsrs	r0, r0, #2
 800f750:	d153      	bne.n	800f7fa <mpsc_pbuf_claim+0xba>
 800f752:	e04d      	b.n	800f7f0 <mpsc_pbuf_claim+0xb0>
		return i & (buffer->size - 1);
 800f754:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f756:	3901      	subs	r1, #1
 800f758:	400b      	ands	r3, r1
				uint32_t inc =
					skip ? skip : buffer->get_wlen(item);

				buffer->tmp_rd_idx =
 800f75a:	60a3      	str	r3, [r4, #8]
				      idx_inc(buffer, buffer->tmp_rd_idx, inc);
				buffer->rd_idx =
					idx_inc(buffer, buffer->rd_idx, inc);
 800f75c:	68e3      	ldr	r3, [r4, #12]
	uint32_t i = idx + val;
 800f75e:	4418      	add	r0, r3
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800f760:	b922      	cbnz	r2, 800f76c <mpsc_pbuf_claim+0x2c>
	return (i >= buffer->size) ? i - buffer->size : i;
 800f762:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f764:	4298      	cmp	r0, r3
 800f766:	d304      	bcc.n	800f772 <mpsc_pbuf_claim+0x32>
 800f768:	1ac0      	subs	r0, r0, r3
 800f76a:	e002      	b.n	800f772 <mpsc_pbuf_claim+0x32>
		return i & (buffer->size - 1);
 800f76c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f76e:	3b01      	subs	r3, #1
 800f770:	4018      	ands	r0, r3
				buffer->rd_idx =
 800f772:	60e0      	str	r0, [r4, #12]
				cont = true;
 800f774:	2301      	movs	r3, #1
			if (skip || !is_valid(item)) {
 800f776:	e01b      	b.n	800f7b0 <mpsc_pbuf_claim+0x70>
			} else {
				item->hdr.busy = 1;
 800f778:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 800f77c:	f043 0302 	orr.w	r3, r3, #2
 800f780:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
				buffer->tmp_rd_idx =
					idx_inc(buffer, buffer->tmp_rd_idx,
 800f784:	68a7      	ldr	r7, [r4, #8]
						buffer->get_wlen(item));
 800f786:	69e3      	ldr	r3, [r4, #28]
					idx_inc(buffer, buffer->tmp_rd_idx,
 800f788:	4630      	mov	r0, r6
 800f78a:	4798      	blx	r3
	uint32_t i = idx + val;
 800f78c:	4438      	add	r0, r7
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800f78e:	6923      	ldr	r3, [r4, #16]
 800f790:	f013 0f01 	tst.w	r3, #1
 800f794:	d104      	bne.n	800f7a0 <mpsc_pbuf_claim+0x60>
	return (i >= buffer->size) ? i - buffer->size : i;
 800f796:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f798:	4298      	cmp	r0, r3
 800f79a:	d304      	bcc.n	800f7a6 <mpsc_pbuf_claim+0x66>
 800f79c:	1ac0      	subs	r0, r0, r3
 800f79e:	e002      	b.n	800f7a6 <mpsc_pbuf_claim+0x66>
		return i & (buffer->size - 1);
 800f7a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f7a2:	3b01      	subs	r3, #1
 800f7a4:	4018      	ands	r0, r3
				buffer->tmp_rd_idx =
 800f7a6:	60a0      	str	r0, [r4, #8]
		cont = false;
 800f7a8:	2300      	movs	r3, #0
 800f7aa:	e001      	b.n	800f7b0 <mpsc_pbuf_claim+0x70>
 800f7ac:	2300      	movs	r3, #0
			item = NULL;
 800f7ae:	461e      	mov	r6, r3
 800f7b0:	f385 8811 	msr	BASEPRI, r5
 800f7b4:	f3bf 8f6f 	isb	sy

		if (!cont) {
			MPSC_PBUF_DBG(buffer, "claimed: %p ", item);
		}
		k_spin_unlock(&buffer->lock, key);
	} while (cont);
 800f7b8:	b38b      	cbz	r3, 800f81e <mpsc_pbuf_claim+0xde>
	__asm__ volatile(
 800f7ba:	f04f 0310 	mov.w	r3, #16
 800f7be:	f3ef 8511 	mrs	r5, BASEPRI
 800f7c2:	f383 8812 	msr	BASEPRI_MAX, r3
 800f7c6:	f3bf 8f6f 	isb	sy
	if (buffer->tmp_rd_idx <= buffer->wr_idx) {
 800f7ca:	68a2      	ldr	r2, [r4, #8]
 800f7cc:	6863      	ldr	r3, [r4, #4]
 800f7ce:	429a      	cmp	r2, r3
 800f7d0:	d9b9      	bls.n	800f746 <mpsc_pbuf_claim+0x6>
	*res = buffer->size - buffer->tmp_rd_idx;
 800f7d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f7d4:	1a9b      	subs	r3, r3, r2
			&buffer->buf[buffer->tmp_rd_idx];
 800f7d6:	6a21      	ldr	r1, [r4, #32]
		item = (union mpsc_pbuf_generic *)
 800f7d8:	eb01 0682 	add.w	r6, r1, r2, lsl #2
		if (!a || is_invalid(item)) {
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d0e5      	beq.n	800f7ac <mpsc_pbuf_claim+0x6c>
	return !item->hdr.valid && !item->hdr.busy;
 800f7e0:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
		if (!a || is_invalid(item)) {
 800f7e4:	f013 0303 	ands.w	r3, r3, #3
 800f7e8:	d016      	beq.n	800f818 <mpsc_pbuf_claim+0xd8>
	if (item->hdr.busy && !item->hdr.valid) {
 800f7ea:	2b02      	cmp	r3, #2
 800f7ec:	d0ad      	beq.n	800f74a <mpsc_pbuf_claim+0xa>
	return 0;
 800f7ee:	2000      	movs	r0, #0
	return item->hdr.valid;
 800f7f0:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
			if (skip || !is_valid(item)) {
 800f7f4:	f013 0f01 	tst.w	r3, #1
 800f7f8:	d1be      	bne.n	800f778 <mpsc_pbuf_claim+0x38>
					skip ? skip : buffer->get_wlen(item);
 800f7fa:	b910      	cbnz	r0, 800f802 <mpsc_pbuf_claim+0xc2>
 800f7fc:	69e3      	ldr	r3, [r4, #28]
 800f7fe:	4630      	mov	r0, r6
 800f800:	4798      	blx	r3
				      idx_inc(buffer, buffer->tmp_rd_idx, inc);
 800f802:	68a3      	ldr	r3, [r4, #8]
	uint32_t i = idx + val;
 800f804:	4403      	add	r3, r0
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800f806:	6922      	ldr	r2, [r4, #16]
 800f808:	f012 0201 	ands.w	r2, r2, #1
 800f80c:	d1a2      	bne.n	800f754 <mpsc_pbuf_claim+0x14>
	return (i >= buffer->size) ? i - buffer->size : i;
 800f80e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f810:	428b      	cmp	r3, r1
 800f812:	d3a2      	bcc.n	800f75a <mpsc_pbuf_claim+0x1a>
 800f814:	1a5b      	subs	r3, r3, r1
 800f816:	e7a0      	b.n	800f75a <mpsc_pbuf_claim+0x1a>
		cont = false;
 800f818:	2300      	movs	r3, #0
			item = NULL;
 800f81a:	461e      	mov	r6, r3
 800f81c:	e7c8      	b.n	800f7b0 <mpsc_pbuf_claim+0x70>

	return item;
}
 800f81e:	4630      	mov	r0, r6
 800f820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f822 <mpsc_pbuf_free>:

void mpsc_pbuf_free(struct mpsc_pbuf_buffer *buffer,
		     const union mpsc_pbuf_generic *item)
{
 800f822:	b538      	push	{r3, r4, r5, lr}
 800f824:	4604      	mov	r4, r0
 800f826:	460d      	mov	r5, r1
	uint32_t wlen = buffer->get_wlen(item);
 800f828:	69c3      	ldr	r3, [r0, #28]
 800f82a:	4608      	mov	r0, r1
 800f82c:	4798      	blx	r3
 800f82e:	f04f 0310 	mov.w	r3, #16
 800f832:	f3ef 8211 	mrs	r2, BASEPRI
 800f836:	f383 8812 	msr	BASEPRI_MAX, r3
 800f83a:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&buffer->lock);
	union mpsc_pbuf_generic *witem = (union mpsc_pbuf_generic *)item;

	witem->hdr.valid = 0;
 800f83e:	782b      	ldrb	r3, [r5, #0]
 800f840:	f36f 0300 	bfc	r3, #0, #1
 800f844:	702b      	strb	r3, [r5, #0]
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE) ||
 800f846:	6923      	ldr	r3, [r4, #16]
 800f848:	f013 0f02 	tst.w	r3, #2
 800f84c:	d00a      	beq.n	800f864 <mpsc_pbuf_free+0x42>
		 ((uint32_t *)item == &buffer->buf[buffer->rd_idx])) {
 800f84e:	6a23      	ldr	r3, [r4, #32]
 800f850:	68e1      	ldr	r1, [r4, #12]
 800f852:	eb03 0381 	add.w	r3, r3, r1, lsl #2
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE) ||
 800f856:	42ab      	cmp	r3, r5
 800f858:	d004      	beq.n	800f864 <mpsc_pbuf_free+0x42>
		witem->hdr.busy = 0;
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
	} else {
		witem->skip.len = wlen;
 800f85a:	682b      	ldr	r3, [r5, #0]
 800f85c:	f360 039f 	bfi	r3, r0, #2, #30
 800f860:	602b      	str	r3, [r5, #0]
 800f862:	e012      	b.n	800f88a <mpsc_pbuf_free+0x68>
		witem->hdr.busy = 0;
 800f864:	782b      	ldrb	r3, [r5, #0]
 800f866:	f36f 0341 	bfc	r3, #1, #1
 800f86a:	702b      	strb	r3, [r5, #0]
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
 800f86c:	68e3      	ldr	r3, [r4, #12]
	uint32_t i = idx + val;
 800f86e:	4418      	add	r0, r3
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
 800f870:	6923      	ldr	r3, [r4, #16]
 800f872:	f013 0f01 	tst.w	r3, #1
 800f876:	d104      	bne.n	800f882 <mpsc_pbuf_free+0x60>
	return (i >= buffer->size) ? i - buffer->size : i;
 800f878:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f87a:	4298      	cmp	r0, r3
 800f87c:	d304      	bcc.n	800f888 <mpsc_pbuf_free+0x66>
 800f87e:	1ac0      	subs	r0, r0, r3
 800f880:	e002      	b.n	800f888 <mpsc_pbuf_free+0x66>
		return i & (buffer->size - 1);
 800f882:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f884:	3b01      	subs	r3, #1
 800f886:	4018      	ands	r0, r3
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
 800f888:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
 800f88a:	f382 8811 	msr	BASEPRI, r2
 800f88e:	f3bf 8f6f 	isb	sy
	}
	MPSC_PBUF_DBG(buffer, "freed: %p ", item);

	k_spin_unlock(&buffer->lock, key);
	k_sem_give(&buffer->sem);
 800f892:	f104 0028 	add.w	r0, r4, #40	; 0x28
	z_impl_k_sem_give(sem);
 800f896:	f7fc fe0d 	bl	800c4b4 <z_impl_k_sem_give>
}
 800f89a:	bd38      	pop	{r3, r4, r5, pc}

0800f89c <mpsc_pbuf_is_pending>:
	if (buffer->tmp_rd_idx <= buffer->wr_idx) {
 800f89c:	6883      	ldr	r3, [r0, #8]
 800f89e:	6842      	ldr	r2, [r0, #4]
 800f8a0:	4293      	cmp	r3, r2
 800f8a2:	d905      	bls.n	800f8b0 <mpsc_pbuf_is_pending+0x14>
	*res = buffer->size - buffer->tmp_rd_idx;
 800f8a4:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800f8a6:	1ac0      	subs	r0, r0, r3
	uint32_t a;

	(void)available(buffer, &a);

	return a ? true : false;
}
 800f8a8:	3800      	subs	r0, #0
 800f8aa:	bf18      	it	ne
 800f8ac:	2001      	movne	r0, #1
 800f8ae:	4770      	bx	lr
		*res = (buffer->wr_idx - buffer->tmp_rd_idx);
 800f8b0:	1ad0      	subs	r0, r2, r3
		return false;
 800f8b2:	e7f9      	b.n	800f8a8 <mpsc_pbuf_is_pending+0xc>

0800f8b4 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_EXPERIMENTAL, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
 800f8b4:	4770      	bx	lr

0800f8b6 <st_stm32_common_config>:
#endif /* CONFIG_SOC_SERIES_STM32H7X || CONFIG_SOC_SERIES_STM32MP1X */

#endif /* CONFIG_USE_SEGGER_RTT */

	return 0;
}
 800f8b6:	2000      	movs	r0, #0
 800f8b8:	4770      	bx	lr

0800f8ba <log_msg2_generic_get_wlen>:
	return msg->generic.type == Z_LOG_MSG2_LOG;
 800f8ba:	7803      	ldrb	r3, [r0, #0]
	if (z_log_item_is_msg(generic_msg)) {
 800f8bc:	f013 0f04 	tst.w	r3, #4
 800f8c0:	d001      	beq.n	800f8c6 <log_msg2_generic_get_wlen+0xc>
	return 0;
 800f8c2:	2000      	movs	r0, #0
}
 800f8c4:	4770      	bx	lr
		return log_msg2_get_total_wlen(msg->hdr.desc);
 800f8c6:	6803      	ldr	r3, [r0, #0]
	return Z_LOG_MSG2_ALIGNED_WLEN(desc.package_len, desc.data_len);
 800f8c8:	f3c3 2049 	ubfx	r0, r3, #9, #10
 800f8cc:	f3c3 43cb 	ubfx	r3, r3, #19, #12
 800f8d0:	4418      	add	r0, r3
 800f8d2:	3013      	adds	r0, #19
 800f8d4:	f020 0007 	bic.w	r0, r0, #7
 800f8d8:	0880      	lsrs	r0, r0, #2
		return log_msg2_get_total_wlen(msg->hdr.desc);
 800f8da:	4770      	bx	lr

0800f8dc <dummy_timestamp>:
}
 800f8dc:	2000      	movs	r0, #0
 800f8de:	4770      	bx	lr

0800f8e0 <msg_filter_check>:
}
 800f8e0:	2001      	movs	r0, #1
 800f8e2:	4770      	bx	lr

0800f8e4 <default_lf_get_timestamp>:
{
 800f8e4:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 800f8e6:	f002 f9c9 	bl	8011c7c <z_impl_k_uptime_ticks>
 800f8ea:	220a      	movs	r2, #10
 800f8ec:	2300      	movs	r3, #0
 800f8ee:	f7f1 f925 	bl	8000b3c <__aeabi_uldivmod>
}
 800f8f2:	bd08      	pop	{r3, pc}

0800f8f4 <notify_drop>:
{
 800f8f4:	b508      	push	{r3, lr}
	z_log_dropped(true);
 800f8f6:	2001      	movs	r0, #1
 800f8f8:	f7f4 fda4 	bl	8004444 <z_log_dropped>
}
 800f8fc:	bd08      	pop	{r3, pc}

0800f8fe <get_msg>:
{
 800f8fe:	b508      	push	{r3, lr}
		msg.msg2 = z_log_msg2_claim();
 800f900:	f7f4 fe24 	bl	800454c <z_log_msg2_claim>
}
 800f904:	bd08      	pop	{r3, pc}

0800f906 <next_pending>:
{
 800f906:	b508      	push	{r3, lr}
		return z_log_msg2_pending();
 800f908:	f7f4 fe5a 	bl	80045c0 <z_log_msg2_pending>
}
 800f90c:	bd08      	pop	{r3, pc}

0800f90e <z_log_get_tag>:
}
 800f90e:	2000      	movs	r0, #0
 800f910:	4770      	bx	lr

0800f912 <buffer_write>:
{
 800f912:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f914:	4607      	mov	r7, r0
 800f916:	460d      	mov	r5, r1
 800f918:	4614      	mov	r4, r2
 800f91a:	461e      	mov	r6, r3
		processed = outf(buf, len, ctx);
 800f91c:	4632      	mov	r2, r6
 800f91e:	4621      	mov	r1, r4
 800f920:	4628      	mov	r0, r5
 800f922:	47b8      	blx	r7
		buf += processed;
 800f924:	4405      	add	r5, r0
	} while (len != 0);
 800f926:	1a24      	subs	r4, r4, r0
 800f928:	d1f8      	bne.n	800f91c <buffer_write+0xa>
}
 800f92a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f92c <color_prefix>:
{
 800f92c:	b508      	push	{r3, lr}
 800f92e:	4613      	mov	r3, r2
	color_print(output, color, true, level);
 800f930:	2201      	movs	r2, #1
 800f932:	f7f4 ff8d 	bl	8004850 <color_print>
}
 800f936:	bd08      	pop	{r3, pc}

0800f938 <color_postfix>:
{
 800f938:	b508      	push	{r3, lr}
 800f93a:	4613      	mov	r3, r2
	color_print(output, color, false, level);
 800f93c:	2200      	movs	r2, #0
 800f93e:	f7f4 ff87 	bl	8004850 <color_print>
}
 800f942:	bd08      	pop	{r3, pc}

0800f944 <postfix_print>:
{
 800f944:	b538      	push	{r3, r4, r5, lr}
 800f946:	4605      	mov	r5, r0
 800f948:	460c      	mov	r4, r1
	color_postfix(output, (flags & LOG_OUTPUT_FLAG_COLORS),
 800f94a:	f001 0101 	and.w	r1, r1, #1
 800f94e:	f7ff fff3 	bl	800f938 <color_postfix>
	newline_print(output, flags);
 800f952:	4621      	mov	r1, r4
 800f954:	4628      	mov	r0, r5
 800f956:	f7f4 ff91 	bl	800487c <newline_print>
}
 800f95a:	bd38      	pop	{r3, r4, r5, pc}

0800f95c <log_msg2_hexdump>:
{
 800f95c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f960:	b083      	sub	sp, #12
 800f962:	4680      	mov	r8, r0
 800f964:	460e      	mov	r6, r1
 800f966:	4615      	mov	r5, r2
 800f968:	461f      	mov	r7, r3
 800f96a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
 800f96e:	462c      	mov	r4, r5
 800f970:	2d10      	cmp	r5, #16
 800f972:	bf28      	it	cs
 800f974:	2410      	movcs	r4, #16
		hexdump_line_print(output, data, length,
 800f976:	f8cd 9000 	str.w	r9, [sp]
 800f97a:	463b      	mov	r3, r7
 800f97c:	4622      	mov	r2, r4
 800f97e:	4631      	mov	r1, r6
 800f980:	4640      	mov	r0, r8
 800f982:	f7f4 ff8f 	bl	80048a4 <hexdump_line_print>
		data += length;
 800f986:	4426      	add	r6, r4
	} while (len);
 800f988:	1b2d      	subs	r5, r5, r4
 800f98a:	d1f0      	bne.n	800f96e <log_msg2_hexdump+0x12>
}
 800f98c:	b003      	add	sp, #12
 800f98e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800f992 <log_output_flush>:
{
 800f992:	b510      	push	{r4, lr}
 800f994:	4604      	mov	r4, r0
		     output->control_block->offset,
 800f996:	6842      	ldr	r2, [r0, #4]
	buffer_write(output->func, output->buf,
 800f998:	6853      	ldr	r3, [r2, #4]
 800f99a:	6812      	ldr	r2, [r2, #0]
 800f99c:	6881      	ldr	r1, [r0, #8]
 800f99e:	6800      	ldr	r0, [r0, #0]
 800f9a0:	f7ff ffb7 	bl	800f912 <buffer_write>
	output->control_block->offset = 0;
 800f9a4:	6863      	ldr	r3, [r4, #4]
 800f9a6:	2200      	movs	r2, #0
 800f9a8:	601a      	str	r2, [r3, #0]
}
 800f9aa:	bd10      	pop	{r4, pc}

0800f9ac <out_func>:
{
 800f9ac:	b538      	push	{r3, r4, r5, lr}
 800f9ae:	4605      	mov	r5, r0
 800f9b0:	460c      	mov	r4, r1
	if (out_ctx->control_block->offset == out_ctx->size) {
 800f9b2:	684b      	ldr	r3, [r1, #4]
 800f9b4:	681a      	ldr	r2, [r3, #0]
 800f9b6:	68cb      	ldr	r3, [r1, #12]
 800f9b8:	429a      	cmp	r2, r3
 800f9ba:	d00f      	beq.n	800f9dc <out_func+0x30>
	idx = atomic_inc(&out_ctx->control_block->offset);
 800f9bc:	6863      	ldr	r3, [r4, #4]
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
 800f9be:	f3bf 8f5b 	dmb	ish
 800f9c2:	e853 2f00 	ldrex	r2, [r3]
 800f9c6:	1c51      	adds	r1, r2, #1
 800f9c8:	e843 1000 	strex	r0, r1, [r3]
 800f9cc:	2800      	cmp	r0, #0
 800f9ce:	d1f8      	bne.n	800f9c2 <out_func+0x16>
 800f9d0:	f3bf 8f5b 	dmb	ish
	out_ctx->buf[idx] = (uint8_t)c;
 800f9d4:	68a3      	ldr	r3, [r4, #8]
 800f9d6:	549d      	strb	r5, [r3, r2]
}
 800f9d8:	2000      	movs	r0, #0
 800f9da:	bd38      	pop	{r3, r4, r5, pc}
		log_output_flush(out_ctx);
 800f9dc:	4608      	mov	r0, r1
 800f9de:	f7ff ffd8 	bl	800f992 <log_output_flush>
 800f9e2:	e7eb      	b.n	800f9bc <out_func+0x10>

0800f9e4 <cr_out_func>:
{
 800f9e4:	b538      	push	{r3, r4, r5, lr}
 800f9e6:	4604      	mov	r4, r0
 800f9e8:	460d      	mov	r5, r1
	out_func(c, ctx);
 800f9ea:	f7ff ffdf 	bl	800f9ac <out_func>
	if (c == '\n') {
 800f9ee:	2c0a      	cmp	r4, #10
 800f9f0:	d001      	beq.n	800f9f6 <cr_out_func+0x12>
}
 800f9f2:	2000      	movs	r0, #0
 800f9f4:	bd38      	pop	{r3, r4, r5, pc}
		out_func((int)'\r', ctx);
 800f9f6:	4629      	mov	r1, r5
 800f9f8:	200d      	movs	r0, #13
 800f9fa:	f7ff ffd7 	bl	800f9ac <out_func>
 800f9fe:	e7f8      	b.n	800f9f2 <cr_out_func+0xe>

0800fa00 <z_log_msg2_finalize>:
#include <logging/log_internal.h>
#include <logging/log_ctrl.h>

void z_log_msg2_finalize(struct log_msg2 *msg, const void *source,
			 const struct log_msg2_desc desc, const void *data)
{
 800fa00:	b570      	push	{r4, r5, r6, lr}
	if (!msg) {
 800fa02:	b198      	cbz	r0, 800fa2c <z_log_msg2_finalize+0x2c>
 800fa04:	460e      	mov	r6, r1
 800fa06:	4614      	mov	r4, r2
 800fa08:	4619      	mov	r1, r3
 800fa0a:	4605      	mov	r5, r0
		z_log_dropped(false);

		return;
	}

	if (data) {
 800fa0c:	b143      	cbz	r3, 800fa20 <z_log_msg2_finalize+0x20>
		uint8_t *d = msg->data + desc.package_len;
 800fa0e:	f100 030c 	add.w	r3, r0, #12
 800fa12:	f3c2 2049 	ubfx	r0, r2, #9, #10
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
 800fa16:	f3c2 42cb 	ubfx	r2, r2, #19, #12
 800fa1a:	4418      	add	r0, r3
 800fa1c:	f002 fadf 	bl	8011fde <memcpy>

		memcpy(d, data, desc.data_len);
	}

	msg->hdr.desc = desc;
 800fa20:	602c      	str	r4, [r5, #0]
	msg->hdr.source = source;
 800fa22:	606e      	str	r6, [r5, #4]
	z_log_msg2_commit(msg);
 800fa24:	4628      	mov	r0, r5
 800fa26:	f7f4 fe45 	bl	80046b4 <z_log_msg2_commit>
}
 800fa2a:	bd70      	pop	{r4, r5, r6, pc}
		z_log_dropped(false);
 800fa2c:	f7f4 fd0a 	bl	8004444 <z_log_dropped>
		return;
 800fa30:	e7fb      	b.n	800fa2a <z_log_msg2_finalize+0x2a>

0800fa32 <z_impl_z_log_msg2_static_create>:

void z_impl_z_log_msg2_static_create(const void *source,
			      const struct log_msg2_desc desc,
			      uint8_t *package, const void *data)
{
 800fa32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa36:	4605      	mov	r5, r0
 800fa38:	460c      	mov	r4, r1
 800fa3a:	4617      	mov	r7, r2
 800fa3c:	461e      	mov	r6, r3
	return Z_LOG_MSG2_ALIGNED_WLEN(desc.package_len, desc.data_len);
 800fa3e:	f3c1 2c49 	ubfx	ip, r1, #9, #10
 800fa42:	f3c1 40cb 	ubfx	r0, r1, #19, #12
 800fa46:	4484      	add	ip, r0
 800fa48:	f10c 0c13 	add.w	ip, ip, #19
 800fa4c:	f02c 0c07 	bic.w	ip, ip, #7
	uint32_t msg_wlen = log_msg2_get_total_wlen(desc);
	struct log_msg2 *msg = z_log_msg2_alloc(msg_wlen);
 800fa50:	ea4f 009c 	mov.w	r0, ip, lsr #2
 800fa54:	f7f4 fd70 	bl	8004538 <z_log_msg2_alloc>

	if (msg) {
 800fa58:	4680      	mov	r8, r0
 800fa5a:	b128      	cbz	r0, 800fa68 <z_impl_z_log_msg2_static_create+0x36>
 800fa5c:	f3c4 2249 	ubfx	r2, r4, #9, #10
 800fa60:	4639      	mov	r1, r7
 800fa62:	300c      	adds	r0, #12
 800fa64:	f002 fabb 	bl	8011fde <memcpy>
		memcpy(msg->data, package, desc.package_len);
	}

	z_log_msg2_finalize(msg, source, desc, data);
 800fa68:	4633      	mov	r3, r6
 800fa6a:	4622      	mov	r2, r4
 800fa6c:	4629      	mov	r1, r5
 800fa6e:	4640      	mov	r0, r8
 800fa70:	f7ff ffc6 	bl	800fa00 <z_log_msg2_finalize>
}
 800fa74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800fa78 <z_impl_z_log_msg2_runtime_vcreate>:
#endif

void z_impl_z_log_msg2_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				const char *fmt, va_list ap)
{
 800fa78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa7c:	b085      	sub	sp, #20
 800fa7e:	4681      	mov	r9, r0
 800fa80:	460d      	mov	r5, r1
 800fa82:	4690      	mov	r8, r2
 800fa84:	461e      	mov	r6, r3
 800fa86:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800fa8a:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
	int plen;

	if (fmt) {
 800fa8c:	b3b7      	cbz	r7, 800fafc <z_impl_z_log_msg2_runtime_vcreate+0x84>
		va_list ap2;

		va_copy(ap2, ap);
 800fa8e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fa90:	9303      	str	r3, [sp, #12]
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET, 0,
 800fa92:	9300      	str	r3, [sp, #0]
 800fa94:	463b      	mov	r3, r7
 800fa96:	2200      	movs	r2, #0
 800fa98:	210c      	movs	r1, #12
 800fa9a:	4610      	mov	r0, r2
 800fa9c:	f7f3 fcb6 	bl	800340c <cbvprintf_package>
		va_end(ap2);
	} else {
		plen = 0;
	}

	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
 800faa0:	4682      	mov	sl, r0
 800faa2:	eb00 030b 	add.w	r3, r0, fp
 800faa6:	3313      	adds	r3, #19
 800faa8:	f023 0307 	bic.w	r3, r3, #7
	struct log_msg2 *msg;
	struct log_msg2_desc desc =
 800faac:	2400      	movs	r4, #0
 800faae:	f36f 0400 	bfc	r4, #0, #1
 800fab2:	f36f 0441 	bfc	r4, #1, #1
 800fab6:	f36f 0482 	bfc	r4, #2, #1
 800faba:	f369 04c5 	bfi	r4, r9, #3, #3
 800fabe:	f368 1488 	bfi	r4, r8, #6, #3
 800fac2:	f360 2452 	bfi	r4, r0, #9, #10
 800fac6:	f36b 44de 	bfi	r4, fp, #19, #12
 800faca:	f36f 74df 	bfc	r4, #31, #1
		Z_LOG_MSG_DESC_INITIALIZER(domain_id, level, plen, dlen);

	if (IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE)) {
		msg = alloca(msg_wlen * sizeof(int));
	} else {
		msg = z_log_msg2_alloc(msg_wlen);
 800face:	0898      	lsrs	r0, r3, #2
 800fad0:	f7f4 fd32 	bl	8004538 <z_log_msg2_alloc>
	}

	if (msg && fmt) {
 800fad4:	4680      	mov	r8, r0
 800fad6:	b140      	cbz	r0, 800faea <z_impl_z_log_msg2_runtime_vcreate+0x72>
 800fad8:	b13f      	cbz	r7, 800faea <z_impl_z_log_msg2_runtime_vcreate+0x72>
		plen = cbvprintf_package(msg->data, (size_t)plen, 0, fmt, ap);
 800fada:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fadc:	9300      	str	r3, [sp, #0]
 800fade:	463b      	mov	r3, r7
 800fae0:	2200      	movs	r2, #0
 800fae2:	4651      	mov	r1, sl
 800fae4:	300c      	adds	r0, #12
 800fae6:	f7f3 fc91 	bl	800340c <cbvprintf_package>
		__ASSERT_NO_MSG(plen >= 0);
	}

	z_log_msg2_finalize(msg, source, desc, data);
 800faea:	4633      	mov	r3, r6
 800faec:	4622      	mov	r2, r4
 800faee:	4629      	mov	r1, r5
 800faf0:	4640      	mov	r0, r8
 800faf2:	f7ff ff85 	bl	800fa00 <z_log_msg2_finalize>
}
 800faf6:	b005      	add	sp, #20
 800faf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		plen = 0;
 800fafc:	2000      	movs	r0, #0
 800fafe:	e7cf      	b.n	800faa0 <z_impl_z_log_msg2_runtime_vcreate+0x28>

0800fb00 <z_cpp_init_static>:

void __do_global_ctors_aux(void);
void __do_init_array_aux(void);

void z_cpp_init_static(void)
{
 800fb00:	b508      	push	{r3, lr}
	__do_global_ctors_aux();
 800fb02:	f7f5 f885 	bl	8004c10 <__do_global_ctors_aux>
	__do_init_array_aux();
 800fb06:	f7f5 f875 	bl	8004bf4 <__do_init_array_aux>
}
 800fb0a:	bd08      	pop	{r3, pc}

0800fb0c <__cxa_atexit>:
{
	ARG_UNUSED(destructor);
	ARG_UNUSED(objptr);
	ARG_UNUSED(dso);
	return 0;
}
 800fb0c:	2000      	movs	r0, #0
 800fb0e:	4770      	bx	lr

0800fb10 <z_arm_fatal_error>:

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 800fb10:	b538      	push	{r3, r4, r5, lr}
 800fb12:	4604      	mov	r4, r0

	if (esf != NULL) {
 800fb14:	460d      	mov	r5, r1
 800fb16:	b111      	cbz	r1, 800fb1e <z_arm_fatal_error+0xe>
		esf_dump(esf);
 800fb18:	4608      	mov	r0, r1
 800fb1a:	f7f5 f89d 	bl	8004c58 <esf_dump>
	}
	z_fatal_error(reason, esf);
 800fb1e:	4629      	mov	r1, r5
 800fb20:	4620      	mov	r0, r4
 800fb22:	f7fc f957 	bl	800bdd4 <z_fatal_error>
}
 800fb26:	bd38      	pop	{r3, r4, r5, pc}

0800fb28 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
 800fb28:	b508      	push	{r3, lr}
 800fb2a:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
 800fb2c:	6800      	ldr	r0, [r0, #0]
 800fb2e:	f7ff ffef 	bl	800fb10 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
 800fb32:	bd08      	pop	{r3, pc}

0800fb34 <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
 800fb34:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
 800fb36:	2100      	movs	r1, #0
 800fb38:	2001      	movs	r0, #1
 800fb3a:	f7ff ffe9 	bl	800fb10 <z_arm_fatal_error>
}
 800fb3e:	bd08      	pop	{r3, pc}

0800fb40 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
 800fb40:	b508      	push	{r3, lr}
	handler();
 800fb42:	f7f5 f99b 	bl	8004e7c <z_SysNmiOnReset>
	z_arm_int_exit();
 800fb46:	f7f5 fa85 	bl	8005054 <z_arm_exc_exit>
}
 800fb4a:	bd08      	pop	{r3, pc}

0800fb4c <__aeabi_atexit>:
 * @param dso Dynamic Shared Object handle for shared libraries
 *
 * Wrapper for __cxa_atexit()
 */
int __aeabi_atexit(void *objptr, void (*destructor)(void *), void *dso)
{
 800fb4c:	b508      	push	{r3, lr}
 800fb4e:	460b      	mov	r3, r1
	return __cxa_atexit(destructor, objptr, dso);
 800fb50:	4601      	mov	r1, r0
 800fb52:	4618      	mov	r0, r3
 800fb54:	f7ff ffda 	bl	800fb0c <__cxa_atexit>
}
 800fb58:	bd08      	pop	{r3, pc}

0800fb5a <memory_fault_recoverable>:
}
 800fb5a:	2000      	movs	r0, #0
 800fb5c:	4770      	bx	lr

0800fb5e <z_log_msg2_runtime_create>:
{
 800fb5e:	b510      	push	{r4, lr}
 800fb60:	b086      	sub	sp, #24
	va_start(ap, fmt);
 800fb62:	ac0a      	add	r4, sp, #40	; 0x28
 800fb64:	9405      	str	r4, [sp, #20]
 800fb66:	9402      	str	r4, [sp, #8]
 800fb68:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800fb6a:	9401      	str	r4, [sp, #4]
 800fb6c:	9c08      	ldr	r4, [sp, #32]
 800fb6e:	9400      	str	r4, [sp, #0]
 800fb70:	f7ff ff82 	bl	800fa78 <z_impl_z_log_msg2_runtime_vcreate>
}
 800fb74:	b006      	add	sp, #24
 800fb76:	bd10      	pop	{r4, pc}

0800fb78 <fault_handle>:
{
 800fb78:	b508      	push	{r3, lr}
	*recoverable = false;
 800fb7a:	2300      	movs	r3, #0
 800fb7c:	7013      	strb	r3, [r2, #0]
	switch (fault) {
 800fb7e:	1ecb      	subs	r3, r1, #3
 800fb80:	2b09      	cmp	r3, #9
 800fb82:	d81a      	bhi.n	800fbba <fault_handle+0x42>
 800fb84:	e8df f003 	tbb	[pc, r3]
 800fb88:	110d0905 	.word	0x110d0905
 800fb8c:	19191919 	.word	0x19191919
 800fb90:	1419      	.short	0x1419
		reason = hard_fault(esf, recoverable);
 800fb92:	4611      	mov	r1, r2
 800fb94:	f7f5 feba 	bl	800590c <hard_fault>
}
 800fb98:	bd08      	pop	{r3, pc}
		reason = mem_manage_fault(esf, 0, recoverable);
 800fb9a:	2100      	movs	r1, #0
 800fb9c:	f7f5 fd54 	bl	8005648 <mem_manage_fault>
		break;
 800fba0:	e7fa      	b.n	800fb98 <fault_handle+0x20>
		reason = bus_fault(esf, 0, recoverable);
 800fba2:	2100      	movs	r1, #0
 800fba4:	f7f5 fa82 	bl	80050ac <bus_fault>
		break;
 800fba8:	e7f6      	b.n	800fb98 <fault_handle+0x20>
		reason = usage_fault(esf);
 800fbaa:	f7f5 fbed 	bl	8005388 <usage_fault>
		break;
 800fbae:	e7f3      	b.n	800fb98 <fault_handle+0x20>
		debug_monitor(esf, recoverable);
 800fbb0:	4611      	mov	r1, r2
 800fbb2:	f7f5 fd1d 	bl	80055f0 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 800fbb6:	2000      	movs	r0, #0
		break;
 800fbb8:	e7ee      	b.n	800fb98 <fault_handle+0x20>
		reserved_exception(esf, fault);
 800fbba:	f7f5 fa59 	bl	8005070 <reserved_exception>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 800fbbe:	2000      	movs	r0, #0
	return reason;
 800fbc0:	e7ea      	b.n	800fb98 <fault_handle+0x20>

0800fbc2 <mpu_partition_is_valid>:
		((part->size & (part->size - 1U)) == 0U)
 800fbc2:	6843      	ldr	r3, [r0, #4]
 800fbc4:	1e5a      	subs	r2, r3, #1
		&&
 800fbc6:	4213      	tst	r3, r2
 800fbc8:	d106      	bne.n	800fbd8 <mpu_partition_is_valid+0x16>
		&&
 800fbca:	2b1f      	cmp	r3, #31
 800fbcc:	d906      	bls.n	800fbdc <mpu_partition_is_valid+0x1a>
		((part->start & (part->size - 1U)) == 0U);
 800fbce:	6803      	ldr	r3, [r0, #0]
		&&
 800fbd0:	421a      	tst	r2, r3
 800fbd2:	d005      	beq.n	800fbe0 <mpu_partition_is_valid+0x1e>
 800fbd4:	2000      	movs	r0, #0
 800fbd6:	4770      	bx	lr
 800fbd8:	2000      	movs	r0, #0
 800fbda:	4770      	bx	lr
 800fbdc:	2000      	movs	r0, #0
 800fbde:	4770      	bx	lr
 800fbe0:	2001      	movs	r0, #1
}
 800fbe2:	4770      	bx	lr

0800fbe4 <mpu_configure_region>:
{
 800fbe4:	b500      	push	{lr}
 800fbe6:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
 800fbe8:	680b      	ldr	r3, [r1, #0]
 800fbea:	9301      	str	r3, [sp, #4]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
 800fbec:	684b      	ldr	r3, [r1, #4]
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 800fbee:	688a      	ldr	r2, [r1, #8]
	if (size <= 32U) {
 800fbf0:	2b20      	cmp	r3, #32
 800fbf2:	d912      	bls.n	800fc1a <mpu_configure_region+0x36>
	if (size > (1UL << 31)) {
 800fbf4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fbf8:	d811      	bhi.n	800fc1e <mpu_configure_region+0x3a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
 800fbfa:	3b01      	subs	r3, #1
 800fbfc:	fab3 f383 	clz	r3, r3
 800fc00:	f1c3 031f 	rsb	r3, r3, #31
 800fc04:	005b      	lsls	r3, r3, #1
 800fc06:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 800fc0a:	4313      	orrs	r3, r2
 800fc0c:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
 800fc0e:	a901      	add	r1, sp, #4
 800fc10:	f7f6 f87e 	bl	8005d10 <region_allocate_and_init>
}
 800fc14:	b005      	add	sp, #20
 800fc16:	f85d fb04 	ldr.w	pc, [sp], #4
		return REGION_32B;
 800fc1a:	2308      	movs	r3, #8
 800fc1c:	e7f5      	b.n	800fc0a <mpu_configure_region+0x26>
		return REGION_4G;
 800fc1e:	233e      	movs	r3, #62	; 0x3e
 800fc20:	e7f3      	b.n	800fc0a <mpu_configure_region+0x26>

0800fc22 <arm_core_mpu_configure_static_mpu_regions>:
{
 800fc22:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
 800fc24:	f7f6 f8fa 	bl	8005e1c <mpu_configure_static_mpu_regions>
}
 800fc28:	bd08      	pop	{r3, pc}

0800fc2a <arm_core_mpu_configure_dynamic_mpu_regions>:
{
 800fc2a:	b508      	push	{r3, lr}
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
 800fc2c:	f7f6 f900 	bl	8005e30 <mpu_configure_dynamic_mpu_regions>
}
 800fc30:	bd08      	pop	{r3, pc}

0800fc32 <malloc_prepare>:
}
 800fc32:	2000      	movs	r0, #0
 800fc34:	4770      	bx	lr

0800fc36 <_stdout_hook_default>:
}
 800fc36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fc3a:	4770      	bx	lr

0800fc3c <_stdin_hook_default>:
}
 800fc3c:	2000      	movs	r0, #0
 800fc3e:	4770      	bx	lr

0800fc40 <_read>:
{
 800fc40:	b508      	push	{r3, lr}
 800fc42:	4608      	mov	r0, r1
 800fc44:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_READ_STDIN);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_read_stdin(buf, nbytes);
 800fc46:	f7f6 f94b 	bl	8005ee0 <z_impl_zephyr_read_stdin>
}
 800fc4a:	bd08      	pop	{r3, pc}

0800fc4c <_write>:
{
 800fc4c:	b508      	push	{r3, lr}
 800fc4e:	4608      	mov	r0, r1
 800fc50:	4611      	mov	r1, r2
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&buf, *(uintptr_t *)&nbytes, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
 800fc52:	f7f6 f95b 	bl	8005f0c <z_impl_zephyr_write_stdout>
}
 800fc56:	bd08      	pop	{r3, pc}

0800fc58 <_close>:
}
 800fc58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fc5c:	4770      	bx	lr

0800fc5e <_lseek>:
}
 800fc5e:	2000      	movs	r0, #0
 800fc60:	4770      	bx	lr

0800fc62 <_isatty>:
}
 800fc62:	2802      	cmp	r0, #2
 800fc64:	bfcc      	ite	gt
 800fc66:	2000      	movgt	r0, #0
 800fc68:	2001      	movle	r0, #1
 800fc6a:	4770      	bx	lr

0800fc6c <_kill>:
}
 800fc6c:	2000      	movs	r0, #0
 800fc6e:	4770      	bx	lr

0800fc70 <_getpid>:
}
 800fc70:	2000      	movs	r0, #0
 800fc72:	4770      	bx	lr

0800fc74 <_fstat>:
	st->st_mode = S_IFCHR;
 800fc74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800fc78:	604b      	str	r3, [r1, #4]
}
 800fc7a:	2000      	movs	r0, #0
 800fc7c:	4770      	bx	lr

0800fc7e <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 800fc7e:	b510      	push	{r4, lr}
 800fc80:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(lock != NULL);

	/* Allocate mutex object */
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
 800fc82:	2014      	movs	r0, #20
 800fc84:	f7fd ff4e 	bl	800db24 <malloc>
 800fc88:	6020      	str	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
 800fc8a:	f001 fd76 	bl	801177a <z_impl_k_mutex_init>
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");

	k_mutex_init((struct k_mutex *)*lock);
}
 800fc8e:	bd10      	pop	{r4, pc}

0800fc90 <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 800fc90:	b508      	push	{r3, lr}
	return z_impl_k_mutex_lock(mutex, timeout);
 800fc92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fc96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fc9a:	f7fc fb3f 	bl	800c31c <z_impl_k_mutex_lock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
 800fc9e:	bd08      	pop	{r3, pc}

0800fca0 <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 800fca0:	b508      	push	{r3, lr}
	return z_impl_k_mutex_unlock(mutex);
 800fca2:	f7fc fbc5 	bl	800c430 <z_impl_k_mutex_unlock>
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_unlock((struct k_mutex *)lock);
}
 800fca6:	bd08      	pop	{r3, pc}

0800fca8 <__stm32_exti_isr_0>:
{
 800fca8:	b508      	push	{r3, lr}
 800fcaa:	4602      	mov	r2, r0
	__stm32_exti_isr(0, 1, arg);
 800fcac:	2101      	movs	r1, #1
 800fcae:	2000      	movs	r0, #0
 800fcb0:	f7f6 f966 	bl	8005f80 <__stm32_exti_isr>
}
 800fcb4:	bd08      	pop	{r3, pc}

0800fcb6 <__stm32_exti_isr_1>:
{
 800fcb6:	b508      	push	{r3, lr}
 800fcb8:	4602      	mov	r2, r0
	__stm32_exti_isr(1, 2, arg);
 800fcba:	2102      	movs	r1, #2
 800fcbc:	2001      	movs	r0, #1
 800fcbe:	f7f6 f95f 	bl	8005f80 <__stm32_exti_isr>
}
 800fcc2:	bd08      	pop	{r3, pc}

0800fcc4 <__stm32_exti_isr_2>:
{
 800fcc4:	b508      	push	{r3, lr}
 800fcc6:	4602      	mov	r2, r0
	__stm32_exti_isr(2, 3, arg);
 800fcc8:	2103      	movs	r1, #3
 800fcca:	2002      	movs	r0, #2
 800fccc:	f7f6 f958 	bl	8005f80 <__stm32_exti_isr>
}
 800fcd0:	bd08      	pop	{r3, pc}

0800fcd2 <__stm32_exti_isr_3>:
{
 800fcd2:	b508      	push	{r3, lr}
 800fcd4:	4602      	mov	r2, r0
	__stm32_exti_isr(3, 4, arg);
 800fcd6:	2104      	movs	r1, #4
 800fcd8:	2003      	movs	r0, #3
 800fcda:	f7f6 f951 	bl	8005f80 <__stm32_exti_isr>
}
 800fcde:	bd08      	pop	{r3, pc}

0800fce0 <__stm32_exti_isr_4>:
{
 800fce0:	b508      	push	{r3, lr}
 800fce2:	4602      	mov	r2, r0
	__stm32_exti_isr(4, 5, arg);
 800fce4:	2105      	movs	r1, #5
 800fce6:	2004      	movs	r0, #4
 800fce8:	f7f6 f94a 	bl	8005f80 <__stm32_exti_isr>
}
 800fcec:	bd08      	pop	{r3, pc}

0800fcee <__stm32_exti_isr_9_5>:
{
 800fcee:	b508      	push	{r3, lr}
 800fcf0:	4602      	mov	r2, r0
	__stm32_exti_isr(5, 10, arg);
 800fcf2:	210a      	movs	r1, #10
 800fcf4:	2005      	movs	r0, #5
 800fcf6:	f7f6 f943 	bl	8005f80 <__stm32_exti_isr>
}
 800fcfa:	bd08      	pop	{r3, pc}

0800fcfc <__stm32_exti_isr_15_10>:
{
 800fcfc:	b508      	push	{r3, lr}
 800fcfe:	4602      	mov	r2, r0
	__stm32_exti_isr(10, 16, arg);
 800fd00:	2110      	movs	r1, #16
 800fd02:	200a      	movs	r0, #10
 800fd04:	f7f6 f93c 	bl	8005f80 <__stm32_exti_isr>
}
 800fd08:	bd08      	pop	{r3, pc}

0800fd0a <__stm32_exti_connect_irqs>:

/**
 * @brief connect all interrupts
 */
static void __stm32_exti_connect_irqs(const struct device *dev)
{
 800fd0a:	b508      	push	{r3, lr}
	defined(CONFIG_SOC_SERIES_STM32MP1X) || \
	defined(CONFIG_SOC_SERIES_STM32U5X) || \
	defined(CONFIG_SOC_SERIES_STM32WBX) || \
	defined(CONFIG_SOC_SERIES_STM32G4X) || \
	defined(CONFIG_SOC_SERIES_STM32WLX)
	IRQ_CONNECT(EXTI0_IRQn,
 800fd0c:	2200      	movs	r2, #0
 800fd0e:	4611      	mov	r1, r2
 800fd10:	2006      	movs	r0, #6
 800fd12:	f7f5 f89d 	bl	8004e50 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI0_IRQ_PRI,
		__stm32_exti_isr_0, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI1_IRQn,
 800fd16:	2200      	movs	r2, #0
 800fd18:	4611      	mov	r1, r2
 800fd1a:	2007      	movs	r0, #7
 800fd1c:	f7f5 f898 	bl	8004e50 <z_arm_irq_priority_set>
	IRQ_CONNECT(EXTI2_TSC_IRQn,
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#else
	IRQ_CONNECT(EXTI2_IRQn,
 800fd20:	2200      	movs	r2, #0
 800fd22:	4611      	mov	r1, r2
 800fd24:	2008      	movs	r0, #8
 800fd26:	f7f5 f893 	bl	8004e50 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif /* CONFIG_SOC_SERIES_STM32F3X */
	IRQ_CONNECT(EXTI3_IRQn,
 800fd2a:	2200      	movs	r2, #0
 800fd2c:	4611      	mov	r1, r2
 800fd2e:	2009      	movs	r0, #9
 800fd30:	f7f5 f88e 	bl	8004e50 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI3_IRQ_PRI,
		__stm32_exti_isr_3, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI4_IRQn,
 800fd34:	2200      	movs	r2, #0
 800fd36:	4611      	mov	r1, r2
 800fd38:	200a      	movs	r0, #10
 800fd3a:	f7f5 f889 	bl	8004e50 <z_arm_irq_priority_set>
		__stm32_exti_isr_4, DEVICE_DT_GET(EXTI_NODE),
		0);
#if !defined(CONFIG_SOC_SERIES_STM32MP1X) && \
	!defined(CONFIG_SOC_SERIES_STM32L5X) && \
	!defined(CONFIG_SOC_SERIES_STM32U5X)
	IRQ_CONNECT(EXTI9_5_IRQn,
 800fd3e:	2200      	movs	r2, #0
 800fd40:	4611      	mov	r1, r2
 800fd42:	2017      	movs	r0, #23
 800fd44:	f7f5 f884 	bl	8004e50 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI9_5_IRQ_PRI,
		__stm32_exti_isr_9_5, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI15_10_IRQn,
 800fd48:	2200      	movs	r2, #0
 800fd4a:	4611      	mov	r1, r2
 800fd4c:	2028      	movs	r0, #40	; 0x28
 800fd4e:	f7f5 f87f 	bl	8004e50 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_LPTIM1_IRQ_PRI,
		__stm32_exti_isr_23, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif /* CONFIG_SOC_SERIES_STM32F7X */
#endif
}
 800fd52:	bd08      	pop	{r3, pc}

0800fd54 <stm32_exti_init>:
{
 800fd54:	b508      	push	{r3, lr}
	__stm32_exti_connect_irqs(dev);
 800fd56:	f7ff ffd8 	bl	800fd0a <__stm32_exti_connect_irqs>
}
 800fd5a:	2000      	movs	r0, #0
 800fd5c:	bd08      	pop	{r3, pc}

0800fd5e <config_bus_clk_init>:
	clk_init->AHBCLKDivider = ahb_prescaler(STM32_AHB_PRESCALER);
 800fd5e:	2300      	movs	r3, #0
 800fd60:	6003      	str	r3, [r0, #0]
	clk_init->APB1CLKDivider = apb1_prescaler(STM32_APB1_PRESCALER);
 800fd62:	6043      	str	r3, [r0, #4]
	clk_init->APB2CLKDivider = apb2_prescaler(STM32_APB2_PRESCALER);
 800fd64:	6083      	str	r3, [r0, #8]
}
 800fd66:	4770      	bx	lr

0800fd68 <get_bus_clock>:
}
 800fd68:	fbb0 f0f1 	udiv	r0, r0, r1
 800fd6c:	4770      	bx	lr

0800fd6e <config_pll_init>:
	pllinit->PLLM = pllm(STM32_PLL_M_DIVISOR);
 800fd6e:	2300      	movs	r3, #0
 800fd70:	6003      	str	r3, [r0, #0]
	pllinit->PLLN = STM32_PLL_N_MULTIPLIER;
 800fd72:	2314      	movs	r3, #20
 800fd74:	6043      	str	r3, [r0, #4]
	pllinit->PLLR = pllr(STM32_PLL_R_DIVISOR);
 800fd76:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800fd7a:	6083      	str	r3, [r0, #8]
}
 800fd7c:	4770      	bx	lr

0800fd7e <gpio_stm32_isr>:
{
 800fd7e:	b570      	push	{r4, r5, r6, lr}
	gpio_fire_callbacks(&data->cb, data->dev, BIT(line));
 800fd80:	684e      	ldr	r6, [r1, #4]
 800fd82:	2501      	movs	r5, #1
 800fd84:	4085      	lsls	r5, r0
	return list->head;
 800fd86:	6889      	ldr	r1, [r1, #8]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 800fd88:	b119      	cbz	r1, 800fd92 <gpio_stm32_isr+0x14>
 800fd8a:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
 800fd8c:	b149      	cbz	r1, 800fda2 <gpio_stm32_isr+0x24>
	return node->next;
 800fd8e:	680c      	ldr	r4, [r1, #0]
 800fd90:	e007      	b.n	800fda2 <gpio_stm32_isr+0x24>
 800fd92:	460c      	mov	r4, r1
 800fd94:	e005      	b.n	800fda2 <gpio_stm32_isr+0x24>
 800fd96:	b164      	cbz	r4, 800fdb2 <gpio_stm32_isr+0x34>
 800fd98:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
 800fd9a:	b104      	cbz	r4, 800fd9e <gpio_stm32_isr+0x20>
	return node->next;
 800fd9c:	6823      	ldr	r3, [r4, #0]
 800fd9e:	4621      	mov	r1, r4
 800fda0:	461c      	mov	r4, r3
 800fda2:	b141      	cbz	r1, 800fdb6 <gpio_stm32_isr+0x38>
		if (cb->pin_mask & pins) {
 800fda4:	688a      	ldr	r2, [r1, #8]
 800fda6:	402a      	ands	r2, r5
 800fda8:	d0f5      	beq.n	800fd96 <gpio_stm32_isr+0x18>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
 800fdaa:	684b      	ldr	r3, [r1, #4]
 800fdac:	4630      	mov	r0, r6
 800fdae:	4798      	blx	r3
 800fdb0:	e7f1      	b.n	800fd96 <gpio_stm32_isr+0x18>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 800fdb2:	4623      	mov	r3, r4
 800fdb4:	e7f3      	b.n	800fd9e <gpio_stm32_isr+0x20>
}
 800fdb6:	bd70      	pop	{r4, r5, r6, pc}

0800fdb8 <gpio_stm32_flags_to_conf>:
	if ((flags & GPIO_OUTPUT) != 0) {
 800fdb8:	f410 7f00 	tst.w	r0, #512	; 0x200
 800fdbc:	d01b      	beq.n	800fdf6 <gpio_stm32_flags_to_conf+0x3e>
		*pincfg = STM32_PINCFG_MODE_OUTPUT;
 800fdbe:	2310      	movs	r3, #16
 800fdc0:	600b      	str	r3, [r1, #0]
		if ((flags & GPIO_SINGLE_ENDED) != 0) {
 800fdc2:	f010 0f02 	tst.w	r0, #2
 800fdc6:	d004      	beq.n	800fdd2 <gpio_stm32_flags_to_conf+0x1a>
			if (flags & GPIO_LINE_OPEN_DRAIN) {
 800fdc8:	f010 0f04 	tst.w	r0, #4
 800fdcc:	d02c      	beq.n	800fe28 <gpio_stm32_flags_to_conf+0x70>
				*pincfg |= STM32_PINCFG_OPEN_DRAIN;
 800fdce:	2350      	movs	r3, #80	; 0x50
 800fdd0:	600b      	str	r3, [r1, #0]
		if ((flags & GPIO_PULL_UP) != 0) {
 800fdd2:	f010 0310 	ands.w	r3, r0, #16
 800fdd6:	d005      	beq.n	800fde4 <gpio_stm32_flags_to_conf+0x2c>
			*pincfg |= STM32_PINCFG_PULL_UP;
 800fdd8:	680b      	ldr	r3, [r1, #0]
 800fdda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800fdde:	600b      	str	r3, [r1, #0]
	return 0;
 800fde0:	2000      	movs	r0, #0
 800fde2:	4770      	bx	lr
		} else if ((flags & GPIO_PULL_DOWN) != 0) {
 800fde4:	f010 0020 	ands.w	r0, r0, #32
 800fde8:	d020      	beq.n	800fe2c <gpio_stm32_flags_to_conf+0x74>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 800fdea:	680a      	ldr	r2, [r1, #0]
 800fdec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800fdf0:	600a      	str	r2, [r1, #0]
	return 0;
 800fdf2:	4618      	mov	r0, r3
 800fdf4:	4770      	bx	lr
	} else if  ((flags & GPIO_INPUT) != 0) {
 800fdf6:	f410 7f80 	tst.w	r0, #256	; 0x100
 800fdfa:	d011      	beq.n	800fe20 <gpio_stm32_flags_to_conf+0x68>
		*pincfg = STM32_PINCFG_MODE_INPUT;
 800fdfc:	2300      	movs	r3, #0
 800fdfe:	600b      	str	r3, [r1, #0]
		if ((flags & GPIO_PULL_UP) != 0) {
 800fe00:	f010 0310 	ands.w	r3, r0, #16
 800fe04:	d004      	beq.n	800fe10 <gpio_stm32_flags_to_conf+0x58>
			*pincfg |= STM32_PINCFG_PULL_UP;
 800fe06:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fe0a:	600b      	str	r3, [r1, #0]
	return 0;
 800fe0c:	2000      	movs	r0, #0
 800fe0e:	4770      	bx	lr
		} else if ((flags & GPIO_PULL_DOWN) != 0) {
 800fe10:	f010 0020 	ands.w	r0, r0, #32
 800fe14:	d00a      	beq.n	800fe2c <gpio_stm32_flags_to_conf+0x74>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 800fe16:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800fe1a:	600a      	str	r2, [r1, #0]
	return 0;
 800fe1c:	4618      	mov	r0, r3
 800fe1e:	4770      	bx	lr
		*pincfg = STM32_PINCFG_MODE_ANALOG;
 800fe20:	2330      	movs	r3, #48	; 0x30
 800fe22:	600b      	str	r3, [r1, #0]
	return 0;
 800fe24:	2000      	movs	r0, #0
 800fe26:	4770      	bx	lr
				return -ENOTSUP;
 800fe28:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 800fe2c:	4770      	bx	lr

0800fe2e <gpio_stm32_port_get_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800fe2e:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800fe30:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Input data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->IDR));
 800fe32:	691b      	ldr	r3, [r3, #16]
	*value = LL_GPIO_ReadInputPort(gpio);
 800fe34:	600b      	str	r3, [r1, #0]
}
 800fe36:	2000      	movs	r0, #0
 800fe38:	4770      	bx	lr

0800fe3a <gpio_stm32_port_set_masked_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800fe3a:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800fe3c:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Output data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->ODR));
 800fe3e:	6958      	ldr	r0, [r3, #20]
	LL_GPIO_WriteOutputPort(gpio, (port_value & ~mask) | (mask & value));
 800fe40:	4042      	eors	r2, r0
 800fe42:	400a      	ands	r2, r1
 800fe44:	4042      	eors	r2, r0
  WRITE_REG(GPIOx->ODR, PortValue);
 800fe46:	615a      	str	r2, [r3, #20]
}
 800fe48:	2000      	movs	r0, #0
 800fe4a:	4770      	bx	lr

0800fe4c <gpio_stm32_port_set_bits_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800fe4c:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800fe4e:	685b      	ldr	r3, [r3, #4]
	WRITE_REG(gpio->BSRR, pins);
 800fe50:	6199      	str	r1, [r3, #24]
}
 800fe52:	2000      	movs	r0, #0
 800fe54:	4770      	bx	lr

0800fe56 <gpio_stm32_port_clear_bits_raw>:
	const struct gpio_stm32_config *cfg = dev->config;
 800fe56:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800fe58:	685b      	ldr	r3, [r3, #4]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 800fe5a:	6299      	str	r1, [r3, #40]	; 0x28
}
 800fe5c:	2000      	movs	r0, #0
 800fe5e:	4770      	bx	lr

0800fe60 <gpio_stm32_port_toggle_bits>:
	const struct gpio_stm32_config *cfg = dev->config;
 800fe60:	6843      	ldr	r3, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800fe62:	685a      	ldr	r2, [r3, #4]
	WRITE_REG(gpio->ODR, READ_REG(gpio->ODR) ^ pins);
 800fe64:	6953      	ldr	r3, [r2, #20]
 800fe66:	404b      	eors	r3, r1
 800fe68:	6153      	str	r3, [r2, #20]
}
 800fe6a:	2000      	movs	r0, #0
 800fe6c:	4770      	bx	lr

0800fe6e <gpio_stm32_manage_callback>:

static int gpio_stm32_manage_callback(const struct device *dev,
				      struct gpio_callback *callback,
				      bool set)
{
 800fe6e:	b410      	push	{r4}
	struct gpio_stm32_data *data = dev->data;
 800fe70:	6904      	ldr	r4, [r0, #16]

	return gpio_manage_callback(&data->cb, callback, set);
 800fe72:	f104 0c08 	add.w	ip, r4, #8
	return list->head;
 800fe76:	68a3      	ldr	r3, [r4, #8]
	if (!sys_slist_is_empty(callbacks)) {
 800fe78:	b1fb      	cbz	r3, 800feba <gpio_stm32_manage_callback+0x4c>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 800fe7a:	2000      	movs	r0, #0
 800fe7c:	e00d      	b.n	800fe9a <gpio_stm32_manage_callback+0x2c>
	return node->next;
 800fe7e:	680b      	ldr	r3, [r1, #0]
	list->head = node;
 800fe80:	60a3      	str	r3, [r4, #8]
	return list->tail;
 800fe82:	f8dc 0004 	ldr.w	r0, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
 800fe86:	4281      	cmp	r1, r0
 800fe88:	d112      	bne.n	800feb0 <gpio_stm32_manage_callback+0x42>
	list->tail = node;
 800fe8a:	f8cc 3004 	str.w	r3, [ip, #4]
}
 800fe8e:	e00f      	b.n	800feb0 <gpio_stm32_manage_callback+0x42>
	list->tail = node;
 800fe90:	f8cc 0004 	str.w	r0, [ip, #4]
}
 800fe94:	e00c      	b.n	800feb0 <gpio_stm32_manage_callback+0x42>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 800fe96:	4618      	mov	r0, r3
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	b163      	cbz	r3, 800feb6 <gpio_stm32_manage_callback+0x48>
 800fe9c:	4299      	cmp	r1, r3
 800fe9e:	d1fa      	bne.n	800fe96 <gpio_stm32_manage_callback+0x28>
Z_GENLIST_REMOVE(slist, snode)
 800fea0:	2800      	cmp	r0, #0
 800fea2:	d0ec      	beq.n	800fe7e <gpio_stm32_manage_callback+0x10>
	return node->next;
 800fea4:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
 800fea6:	6003      	str	r3, [r0, #0]
	return list->tail;
 800fea8:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
 800feac:	4299      	cmp	r1, r3
 800feae:	d0ef      	beq.n	800fe90 <gpio_stm32_manage_callback+0x22>
	parent->next = child;
 800feb0:	2300      	movs	r3, #0
 800feb2:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 800feb4:	2301      	movs	r3, #1
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
 800feb6:	b903      	cbnz	r3, 800feba <gpio_stm32_manage_callback+0x4c>
			if (!set) {
 800feb8:	b162      	cbz	r2, 800fed4 <gpio_stm32_manage_callback+0x66>
	if (set) {
 800feba:	b172      	cbz	r2, 800feda <gpio_stm32_manage_callback+0x6c>
	return list->head;
 800febc:	68a3      	ldr	r3, [r4, #8]
	parent->next = child;
 800febe:	600b      	str	r3, [r1, #0]
	list->head = node;
 800fec0:	60a1      	str	r1, [r4, #8]
	return list->tail;
 800fec2:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_PREPEND(slist, snode)
 800fec6:	b10b      	cbz	r3, 800fecc <gpio_stm32_manage_callback+0x5e>
	return 0;
 800fec8:	2000      	movs	r0, #0
 800feca:	e007      	b.n	800fedc <gpio_stm32_manage_callback+0x6e>
	list->tail = node;
 800fecc:	f8cc 1004 	str.w	r1, [ip, #4]
 800fed0:	2000      	movs	r0, #0
}
 800fed2:	e003      	b.n	800fedc <gpio_stm32_manage_callback+0x6e>
				return -EINVAL;
 800fed4:	f06f 0015 	mvn.w	r0, #21
 800fed8:	e000      	b.n	800fedc <gpio_stm32_manage_callback+0x6e>
	return 0;
 800feda:	2000      	movs	r0, #0
}
 800fedc:	bc10      	pop	{r4}
 800fede:	4770      	bx	lr

0800fee0 <gpio_stm32_configure_raw>:
{
 800fee0:	b5f0      	push	{r4, r5, r6, r7, lr}
	const struct gpio_stm32_config *cfg = dev->config;
 800fee2:	6840      	ldr	r0, [r0, #4]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 800fee4:	6844      	ldr	r4, [r0, #4]
	pinval = 1 << pin;
 800fee6:	2001      	movs	r0, #1
 800fee8:	4088      	lsls	r0, r1
	mode = conf & (STM32_MODER_MASK << STM32_MODER_SHIFT);
 800feea:	f002 0c30 	and.w	ip, r2, #48	; 0x30
	LL_GPIO_SetPinOutputType(gpio, pin_ll, otype >> STM32_OTYPER_SHIFT);
 800feee:	f3c2 1680 	ubfx	r6, r2, #6, #1
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800fef2:	6865      	ldr	r5, [r4, #4]
 800fef4:	ea25 0500 	bic.w	r5, r5, r0
 800fef8:	408e      	lsls	r6, r1
 800fefa:	4335      	orrs	r5, r6
 800fefc:	6065      	str	r5, [r4, #4]
	LL_GPIO_SetPinSpeed(gpio, pin_ll, ospeed >> STM32_OSPEEDR_SHIFT);
 800fefe:	f3c2 1ec1 	ubfx	lr, r2, #7, #2
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800ff02:	68a6      	ldr	r6, [r4, #8]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ff04:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800ff08:	2d00      	cmp	r5, #0
 800ff0a:	d04a      	beq.n	800ffa2 <gpio_stm32_configure_raw+0xc2>
  return __builtin_clz(value);
 800ff0c:	fab5 f585 	clz	r5, r5
 800ff10:	006d      	lsls	r5, r5, #1
 800ff12:	2703      	movs	r7, #3
 800ff14:	fa07 f505 	lsl.w	r5, r7, r5
 800ff18:	ea26 0605 	bic.w	r6, r6, r5
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ff1c:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800ff20:	2d00      	cmp	r5, #0
 800ff22:	d040      	beq.n	800ffa6 <gpio_stm32_configure_raw+0xc6>
  return __builtin_clz(value);
 800ff24:	fab5 f585 	clz	r5, r5
 800ff28:	006d      	lsls	r5, r5, #1
 800ff2a:	fa0e f505 	lsl.w	r5, lr, r5
 800ff2e:	4335      	orrs	r5, r6
 800ff30:	60a5      	str	r5, [r4, #8]
	LL_GPIO_SetPinPull(gpio, pin_ll, pupd >> STM32_PUPDR_SHIFT);
 800ff32:	f3c2 2241 	ubfx	r2, r2, #9, #2
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800ff36:	68e6      	ldr	r6, [r4, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ff38:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800ff3c:	b3ad      	cbz	r5, 800ffaa <gpio_stm32_configure_raw+0xca>
  return __builtin_clz(value);
 800ff3e:	fab5 f585 	clz	r5, r5
 800ff42:	006d      	lsls	r5, r5, #1
 800ff44:	f04f 0e03 	mov.w	lr, #3
 800ff48:	fa0e f505 	lsl.w	r5, lr, r5
 800ff4c:	ea26 0e05 	bic.w	lr, r6, r5
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ff50:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800ff54:	b35d      	cbz	r5, 800ffae <gpio_stm32_configure_raw+0xce>
  return __builtin_clz(value);
 800ff56:	fab5 f585 	clz	r5, r5
 800ff5a:	006d      	lsls	r5, r5, #1
 800ff5c:	fa02 f505 	lsl.w	r5, r2, r5
 800ff60:	ea4e 0505 	orr.w	r5, lr, r5
 800ff64:	60e5      	str	r5, [r4, #12]
	if (mode == STM32_MODER_ALT_MODE) {
 800ff66:	f1bc 0f20 	cmp.w	ip, #32
 800ff6a:	d022      	beq.n	800ffb2 <gpio_stm32_configure_raw+0xd2>
	LL_GPIO_SetPinMode(gpio, pin_ll, mode >> STM32_MODER_SHIFT);
 800ff6c:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800ff70:	6822      	ldr	r2, [r4, #0]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ff72:	fa90 f3a0 	rbit	r3, r0
  if (value == 0U)
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d052      	beq.n	8010020 <gpio_stm32_configure_raw+0x140>
  return __builtin_clz(value);
 800ff7a:	fab3 f383 	clz	r3, r3
 800ff7e:	005b      	lsls	r3, r3, #1
 800ff80:	2103      	movs	r1, #3
 800ff82:	fa01 f303 	lsl.w	r3, r1, r3
 800ff86:	ea22 0303 	bic.w	r3, r2, r3
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ff8a:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800ff8e:	2800      	cmp	r0, #0
 800ff90:	d048      	beq.n	8010024 <gpio_stm32_configure_raw+0x144>
  return __builtin_clz(value);
 800ff92:	fab0 f080 	clz	r0, r0
 800ff96:	0040      	lsls	r0, r0, #1
 800ff98:	fa0c f000 	lsl.w	r0, ip, r0
 800ff9c:	4318      	orrs	r0, r3
 800ff9e:	6020      	str	r0, [r4, #0]
}
 800ffa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 32U;
 800ffa2:	2520      	movs	r5, #32
 800ffa4:	e7b4      	b.n	800ff10 <gpio_stm32_configure_raw+0x30>
 800ffa6:	2520      	movs	r5, #32
 800ffa8:	e7be      	b.n	800ff28 <gpio_stm32_configure_raw+0x48>
 800ffaa:	2520      	movs	r5, #32
 800ffac:	e7c9      	b.n	800ff42 <gpio_stm32_configure_raw+0x62>
 800ffae:	2520      	movs	r5, #32
 800ffb0:	e7d3      	b.n	800ff5a <gpio_stm32_configure_raw+0x7a>
		if (pin < 8) {
 800ffb2:	2907      	cmp	r1, #7
 800ffb4:	dc19      	bgt.n	800ffea <gpio_stm32_configure_raw+0x10a>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800ffb6:	6a21      	ldr	r1, [r4, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ffb8:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 800ffbc:	b18a      	cbz	r2, 800ffe2 <gpio_stm32_configure_raw+0x102>
  return __builtin_clz(value);
 800ffbe:	fab2 f282 	clz	r2, r2
 800ffc2:	0092      	lsls	r2, r2, #2
 800ffc4:	250f      	movs	r5, #15
 800ffc6:	fa05 f202 	lsl.w	r2, r5, r2
 800ffca:	ea21 0102 	bic.w	r1, r1, r2
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ffce:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 800ffd2:	b142      	cbz	r2, 800ffe6 <gpio_stm32_configure_raw+0x106>
  return __builtin_clz(value);
 800ffd4:	fab2 f282 	clz	r2, r2
 800ffd8:	0092      	lsls	r2, r2, #2
 800ffda:	4093      	lsls	r3, r2
 800ffdc:	430b      	orrs	r3, r1
 800ffde:	6223      	str	r3, [r4, #32]
}
 800ffe0:	e7c4      	b.n	800ff6c <gpio_stm32_configure_raw+0x8c>
    return 32U;
 800ffe2:	2220      	movs	r2, #32
 800ffe4:	e7ed      	b.n	800ffc2 <gpio_stm32_configure_raw+0xe2>
 800ffe6:	2220      	movs	r2, #32
 800ffe8:	e7f6      	b.n	800ffd8 <gpio_stm32_configure_raw+0xf8>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800ffea:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ffec:	0a02      	lsrs	r2, r0, #8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ffee:	fa92 f1a2 	rbit	r1, r2
  if (value == 0U)
 800fff2:	b189      	cbz	r1, 8010018 <gpio_stm32_configure_raw+0x138>
  return __builtin_clz(value);
 800fff4:	fab1 f181 	clz	r1, r1
 800fff8:	0089      	lsls	r1, r1, #2
 800fffa:	260f      	movs	r6, #15
 800fffc:	fa06 f101 	lsl.w	r1, r6, r1
 8010000:	ea25 0101 	bic.w	r1, r5, r1
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010004:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8010008:	b142      	cbz	r2, 801001c <gpio_stm32_configure_raw+0x13c>
  return __builtin_clz(value);
 801000a:	fab2 f282 	clz	r2, r2
 801000e:	0092      	lsls	r2, r2, #2
 8010010:	4093      	lsls	r3, r2
 8010012:	430b      	orrs	r3, r1
 8010014:	6263      	str	r3, [r4, #36]	; 0x24
}
 8010016:	e7a9      	b.n	800ff6c <gpio_stm32_configure_raw+0x8c>
    return 32U;
 8010018:	2120      	movs	r1, #32
 801001a:	e7ed      	b.n	800fff8 <gpio_stm32_configure_raw+0x118>
 801001c:	2220      	movs	r2, #32
 801001e:	e7f6      	b.n	801000e <gpio_stm32_configure_raw+0x12e>
 8010020:	2320      	movs	r3, #32
 8010022:	e7ac      	b.n	800ff7e <gpio_stm32_configure_raw+0x9e>
 8010024:	2020      	movs	r0, #32
 8010026:	e7b6      	b.n	800ff96 <gpio_stm32_configure_raw+0xb6>

08010028 <gpio_stm32_config>:
{
 8010028:	b5f0      	push	{r4, r5, r6, r7, lr}
 801002a:	b083      	sub	sp, #12
 801002c:	4607      	mov	r7, r0
 801002e:	460d      	mov	r5, r1
 8010030:	4614      	mov	r4, r2
	err = gpio_stm32_flags_to_conf(flags, &pincfg);
 8010032:	a901      	add	r1, sp, #4
 8010034:	4610      	mov	r0, r2
 8010036:	f7ff febf 	bl	800fdb8 <gpio_stm32_flags_to_conf>
	if (err != 0) {
 801003a:	4606      	mov	r6, r0
 801003c:	b970      	cbnz	r0, 801005c <gpio_stm32_config+0x34>
	if ((flags & GPIO_OUTPUT) != 0) {
 801003e:	f414 7f00 	tst.w	r4, #512	; 0x200
 8010042:	d005      	beq.n	8010050 <gpio_stm32_config+0x28>
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
 8010044:	f414 6f00 	tst.w	r4, #2048	; 0x800
 8010048:	d10b      	bne.n	8010062 <gpio_stm32_config+0x3a>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
 801004a:	f414 6f80 	tst.w	r4, #1024	; 0x400
 801004e:	d10e      	bne.n	801006e <gpio_stm32_config+0x46>
	gpio_stm32_configure_raw(dev, pin, pincfg, 0);
 8010050:	2300      	movs	r3, #0
 8010052:	9a01      	ldr	r2, [sp, #4]
 8010054:	4629      	mov	r1, r5
 8010056:	4638      	mov	r0, r7
 8010058:	f7ff ff42 	bl	800fee0 <gpio_stm32_configure_raw>
}
 801005c:	4630      	mov	r0, r6
 801005e:	b003      	add	sp, #12
 8010060:	bdf0      	pop	{r4, r5, r6, r7, pc}
			gpio_stm32_port_set_bits_raw(dev, BIT(pin));
 8010062:	2101      	movs	r1, #1
 8010064:	40a9      	lsls	r1, r5
 8010066:	4638      	mov	r0, r7
 8010068:	f7ff fef0 	bl	800fe4c <gpio_stm32_port_set_bits_raw>
 801006c:	e7f0      	b.n	8010050 <gpio_stm32_config+0x28>
			gpio_stm32_port_clear_bits_raw(dev, BIT(pin));
 801006e:	2101      	movs	r1, #1
 8010070:	40a9      	lsls	r1, r5
 8010072:	4638      	mov	r0, r7
 8010074:	f7ff feef 	bl	800fe56 <gpio_stm32_port_clear_bits_raw>
 8010078:	e7ea      	b.n	8010050 <gpio_stm32_config+0x28>

0801007a <gpio_stm32_init>:
 * @param dev GPIO device struct
 *
 * @return 0
 */
static int gpio_stm32_init(const struct device *dev)
{
 801007a:	b508      	push	{r3, lr}
	struct gpio_stm32_data *data = dev->data;
 801007c:	6902      	ldr	r2, [r0, #16]
	int ret;

	data->dev = dev;
 801007e:	6050      	str	r0, [r2, #4]
	/* Cf: L4/L5 RM, Chapter "Independent I/O supply rail" */
	LL_PWR_EnableVddIO2();
	z_stm32_hsem_unlock(CFG_HW_RCC_SEMID);
#endif
	/* enable port clock (if runtime PM is not enabled) */
	ret = gpio_stm32_clock_request(dev, !IS_ENABLED(CONFIG_PM_DEVICE_RUNTIME));
 8010080:	2101      	movs	r1, #1
 8010082:	f7f6 f9a9 	bl	80063d8 <gpio_stm32_clock_request>
	if (ret < 0) {
 8010086:	2800      	cmp	r0, #0
 8010088:	db00      	blt.n	801008c <gpio_stm32_init+0x12>
	}

	pm_device_runtime_init_suspended(dev);
	(void)pm_device_runtime_enable(dev);

	return 0;
 801008a:	2000      	movs	r0, #0
}
 801008c:	bd08      	pop	{r3, pc}

0801008e <gpio_stm32_configure>:
{
 801008e:	b508      	push	{r3, lr}
	gpio_stm32_configure_raw(dev, pin, conf, altf);
 8010090:	f7ff ff26 	bl	800fee0 <gpio_stm32_configure_raw>
}
 8010094:	2000      	movs	r0, #0
 8010096:	bd08      	pop	{r3, pc}

08010098 <LL_TIM_OC_SetCompareCH1>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 8010098:	6341      	str	r1, [r0, #52]	; 0x34
}
 801009a:	4770      	bx	lr

0801009c <LL_TIM_OC_SetCompareCH2>:
  WRITE_REG(TIMx->CCR2, CompareValue);
 801009c:	6381      	str	r1, [r0, #56]	; 0x38
}
 801009e:	4770      	bx	lr

080100a0 <LL_TIM_OC_SetCompareCH3>:
  WRITE_REG(TIMx->CCR3, CompareValue);
 80100a0:	63c1      	str	r1, [r0, #60]	; 0x3c
}
 80100a2:	4770      	bx	lr

080100a4 <LL_TIM_OC_SetCompareCH4>:
  WRITE_REG(TIMx->CCR4, CompareValue);
 80100a4:	6401      	str	r1, [r0, #64]	; 0x40
}
 80100a6:	4770      	bx	lr

080100a8 <LL_TIM_OC_SetCompareCH5>:
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 80100a8:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80100aa:	6581      	str	r1, [r0, #88]	; 0x58
}
 80100ac:	4770      	bx	lr

080100ae <LL_TIM_OC_SetCompareCH6>:
  WRITE_REG(TIMx->CCR6, CompareValue);
 80100ae:	65c1      	str	r1, [r0, #92]	; 0x5c
}
 80100b0:	4770      	bx	lr

080100b2 <get_polarity>:
	if ((flags & PWM_POLARITY_MASK) == PWM_POLARITY_NORMAL) {
 80100b2:	f010 0f01 	tst.w	r0, #1
 80100b6:	d001      	beq.n	80100bc <get_polarity+0xa>
	return LL_TIM_OCPOLARITY_LOW;
 80100b8:	2002      	movs	r0, #2
 80100ba:	4770      	bx	lr
		return LL_TIM_OCPOLARITY_HIGH;
 80100bc:	2000      	movs	r0, #0
}
 80100be:	4770      	bx	lr

080100c0 <pwm_stm32_get_cycles_per_sec>:
	struct pwm_stm32_data *data = dev->data;
 80100c0:	6903      	ldr	r3, [r0, #16]
	const struct pwm_stm32_config *cfg = dev->config;
 80100c2:	6841      	ldr	r1, [r0, #4]
	*cycles = (uint64_t)(data->tim_clk / (cfg->prescaler + 1));
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	6849      	ldr	r1, [r1, #4]
 80100c8:	3101      	adds	r1, #1
 80100ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80100ce:	2000      	movs	r0, #0
 80100d0:	6013      	str	r3, [r2, #0]
 80100d2:	6050      	str	r0, [r2, #4]
}
 80100d4:	4770      	bx	lr

080100d6 <spi_stm32_transfer_ongoing>:
}

static ALWAYS_INLINE
bool spi_context_tx_on(struct spi_context *ctx)
{
	return !!(ctx->tx_len);
 80100d6:	6d83      	ldr	r3, [r0, #88]	; 0x58
	return spi_context_tx_on(&data->ctx) || spi_context_rx_on(&data->ctx);
 80100d8:	b91b      	cbnz	r3, 80100e2 <spi_stm32_transfer_ongoing+0xc>
}

static ALWAYS_INLINE
bool spi_context_rx_on(struct spi_context *ctx)
{
	return !!(ctx->rx_len);
 80100da:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80100dc:	b91b      	cbnz	r3, 80100e6 <spi_stm32_transfer_ongoing+0x10>
 80100de:	2000      	movs	r0, #0
 80100e0:	4770      	bx	lr
 80100e2:	2001      	movs	r0, #1
 80100e4:	4770      	bx	lr
 80100e6:	2001      	movs	r0, #1
}
 80100e8:	4770      	bx	lr

080100ea <z_log_msg2_runtime_create>:
{
 80100ea:	b510      	push	{r4, lr}
 80100ec:	b086      	sub	sp, #24
	va_start(ap, fmt);
 80100ee:	ac0a      	add	r4, sp, #40	; 0x28
 80100f0:	9405      	str	r4, [sp, #20]
 80100f2:	9402      	str	r4, [sp, #8]
 80100f4:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80100f6:	9401      	str	r4, [sp, #4]
 80100f8:	9c08      	ldr	r4, [sp, #32]
 80100fa:	9400      	str	r4, [sp, #0]
 80100fc:	f7ff fcbc 	bl	800fa78 <z_impl_z_log_msg2_runtime_vcreate>
}
 8010100:	b006      	add	sp, #24
 8010102:	bd10      	pop	{r4, pc}

08010104 <spi_stm32_irq_config_func_0>:
		    POST_KERNEL, CONFIG_SPI_INIT_PRIORITY,		\
		    &api_funcs);					\
									\
STM32_SPI_IRQ_HANDLER(id)

DT_INST_FOREACH_STATUS_OKAY(STM32_SPI_INIT)
 8010104:	b508      	push	{r3, lr}
 8010106:	2200      	movs	r2, #0
 8010108:	2105      	movs	r1, #5
 801010a:	2023      	movs	r0, #35	; 0x23
 801010c:	f7f4 fea0 	bl	8004e50 <z_arm_irq_priority_set>
 8010110:	2023      	movs	r0, #35	; 0x23
 8010112:	f7f4 fe8f 	bl	8004e34 <arch_irq_enable>
 8010116:	bd08      	pop	{r3, pc}

08010118 <spi_stm32_irq_config_func_1>:
 8010118:	b508      	push	{r3, lr}
 801011a:	2200      	movs	r2, #0
 801011c:	2105      	movs	r1, #5
 801011e:	2024      	movs	r0, #36	; 0x24
 8010120:	f7f4 fe96 	bl	8004e50 <z_arm_irq_priority_set>
 8010124:	2024      	movs	r0, #36	; 0x24
 8010126:	f7f4 fe85 	bl	8004e34 <arch_irq_enable>
 801012a:	bd08      	pop	{r3, pc}

0801012c <spi_stm32_release>:
{
 801012c:	b510      	push	{r4, lr}
	struct spi_stm32_data *data = dev->data;
 801012e:	6904      	ldr	r4, [r0, #16]
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 8010130:	6823      	ldr	r3, [r4, #0]
 8010132:	b1c3      	cbz	r3, 8010166 <spi_stm32_release+0x3a>
 8010134:	689b      	ldr	r3, [r3, #8]
 8010136:	b1b3      	cbz	r3, 8010166 <spi_stm32_release+0x3a>
 8010138:	681a      	ldr	r2, [r3, #0]
 801013a:	b1a2      	cbz	r2, 8010166 <spi_stm32_release+0x3a>
			k_busy_wait(ctx->config->cs->delay);
 801013c:	6898      	ldr	r0, [r3, #8]
	z_impl_k_busy_wait(usec_to_wait);
 801013e:	f7fd f8d3 	bl	800d2e8 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
 8010142:	6823      	ldr	r3, [r4, #0]
 8010144:	689b      	ldr	r3, [r3, #8]
	return gpio_pin_set(spec->port, spec->pin, value);
 8010146:	6818      	ldr	r0, [r3, #0]
 8010148:	7919      	ldrb	r1, [r3, #4]
	const struct gpio_driver_data *const data =
 801014a:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 801014c:	681a      	ldr	r2, [r3, #0]
 801014e:	2301      	movs	r3, #1
 8010150:	408b      	lsls	r3, r1
 8010152:	421a      	tst	r2, r3
 8010154:	d10b      	bne.n	801016e <spi_stm32_release+0x42>
 8010156:	2300      	movs	r3, #0
	if (value != 0)	{
 8010158:	b15b      	cbz	r3, 8010172 <spi_stm32_release+0x46>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 801015a:	2301      	movs	r3, #1
 801015c:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 8010160:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 8010162:	68db      	ldr	r3, [r3, #12]
 8010164:	4798      	blx	r3
 8010166:	69a3      	ldr	r3, [r4, #24]
	if (!k_sem_count_get(&ctx->lock)) {
 8010168:	b153      	cbz	r3, 8010180 <spi_stm32_release+0x54>
}
 801016a:	2000      	movs	r0, #0
 801016c:	bd10      	pop	{r4, pc}
		value = (value != 0) ? 0 : 1;
 801016e:	2301      	movs	r3, #1
 8010170:	e7f2      	b.n	8010158 <spi_stm32_release+0x2c>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 8010172:	2301      	movs	r3, #1
 8010174:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 8010178:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 801017a:	691b      	ldr	r3, [r3, #16]
 801017c:	4798      	blx	r3
	return gpio_pin_set_raw(port, pin, value);
 801017e:	e7f2      	b.n	8010166 <spi_stm32_release+0x3a>
		ctx->owner = NULL;
 8010180:	6063      	str	r3, [r4, #4]
		k_sem_give(&ctx->lock);
 8010182:	f104 0010 	add.w	r0, r4, #16
	z_impl_k_sem_give(sem);
 8010186:	f7fc f995 	bl	800c4b4 <z_impl_k_sem_give>
}
 801018a:	e7ee      	b.n	801016a <spi_stm32_release+0x3e>

0801018c <spi_stm32_cs_control>:
{
 801018c:	b510      	push	{r4, lr}
	struct spi_stm32_data *data = dev->data;
 801018e:	6904      	ldr	r4, [r0, #16]
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 8010190:	6823      	ldr	r3, [r4, #0]
 8010192:	2b00      	cmp	r3, #0
 8010194:	d034      	beq.n	8010200 <spi_stm32_cs_control+0x74>
 8010196:	689a      	ldr	r2, [r3, #8]
 8010198:	2a00      	cmp	r2, #0
 801019a:	d031      	beq.n	8010200 <spi_stm32_cs_control+0x74>
 801019c:	6810      	ldr	r0, [r2, #0]
 801019e:	2800      	cmp	r0, #0
 80101a0:	d02e      	beq.n	8010200 <spi_stm32_cs_control+0x74>
		if (on) {
 80101a2:	b9c9      	cbnz	r1, 80101d8 <spi_stm32_cs_control+0x4c>
			    ctx->config->operation & SPI_HOLD_ON_CS) {
 80101a4:	889b      	ldrh	r3, [r3, #4]
			if (!force_off &&
 80101a6:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80101aa:	d129      	bne.n	8010200 <spi_stm32_cs_control+0x74>
			k_busy_wait(ctx->config->cs->delay);
 80101ac:	6890      	ldr	r0, [r2, #8]
	z_impl_k_busy_wait(usec_to_wait);
 80101ae:	f7fd f89b 	bl	800d2e8 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
 80101b2:	6823      	ldr	r3, [r4, #0]
 80101b4:	689b      	ldr	r3, [r3, #8]
	return gpio_pin_set(spec->port, spec->pin, value);
 80101b6:	6818      	ldr	r0, [r3, #0]
 80101b8:	7919      	ldrb	r1, [r3, #4]
	const struct gpio_driver_data *const data =
 80101ba:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 80101bc:	681a      	ldr	r2, [r3, #0]
 80101be:	2301      	movs	r3, #1
 80101c0:	408b      	lsls	r3, r1
 80101c2:	421a      	tst	r2, r3
 80101c4:	d126      	bne.n	8010214 <spi_stm32_cs_control+0x88>
 80101c6:	2300      	movs	r3, #0
	if (value != 0)	{
 80101c8:	b333      	cbz	r3, 8010218 <spi_stm32_cs_control+0x8c>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 80101ca:	2301      	movs	r3, #1
 80101cc:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 80101d0:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 80101d2:	68db      	ldr	r3, [r3, #12]
 80101d4:	4798      	blx	r3
 80101d6:	e013      	b.n	8010200 <spi_stm32_cs_control+0x74>
	return gpio_pin_set(spec->port, spec->pin, value);
 80101d8:	7911      	ldrb	r1, [r2, #4]
	const struct gpio_driver_data *const data =
 80101da:	6903      	ldr	r3, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 80101dc:	681a      	ldr	r2, [r3, #0]
 80101de:	2301      	movs	r3, #1
 80101e0:	408b      	lsls	r3, r1
 80101e2:	421a      	tst	r2, r3
 80101e4:	d10d      	bne.n	8010202 <spi_stm32_cs_control+0x76>
 80101e6:	2301      	movs	r3, #1
	if (value != 0)	{
 80101e8:	b16b      	cbz	r3, 8010206 <spi_stm32_cs_control+0x7a>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 80101ea:	2301      	movs	r3, #1
 80101ec:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 80101f0:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
 80101f2:	68db      	ldr	r3, [r3, #12]
 80101f4:	4798      	blx	r3
			k_busy_wait(ctx->config->cs->delay);
 80101f6:	6823      	ldr	r3, [r4, #0]
 80101f8:	689b      	ldr	r3, [r3, #8]
 80101fa:	6898      	ldr	r0, [r3, #8]
 80101fc:	f7fd f874 	bl	800d2e8 <z_impl_k_busy_wait>
}
 8010200:	bd10      	pop	{r4, pc}
		value = (value != 0) ? 0 : 1;
 8010202:	2300      	movs	r3, #0
 8010204:	e7f0      	b.n	80101e8 <spi_stm32_cs_control+0x5c>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 8010206:	2301      	movs	r3, #1
 8010208:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 801020c:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 801020e:	691b      	ldr	r3, [r3, #16]
 8010210:	4798      	blx	r3
 8010212:	e7f0      	b.n	80101f6 <spi_stm32_cs_control+0x6a>
		value = (value != 0) ? 0 : 1;
 8010214:	2301      	movs	r3, #1
 8010216:	e7d7      	b.n	80101c8 <spi_stm32_cs_control+0x3c>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
 8010218:	2301      	movs	r3, #1
 801021a:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
 801021e:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
 8010220:	691b      	ldr	r3, [r3, #16]
 8010222:	4798      	blx	r3
 8010224:	e7ec      	b.n	8010200 <spi_stm32_cs_control+0x74>

08010226 <spi_stm32_complete>:
{
 8010226:	b570      	push	{r4, r5, r6, lr}
 8010228:	b082      	sub	sp, #8
 801022a:	460e      	mov	r6, r1
	const struct spi_stm32_config *cfg = dev->config;
 801022c:	6842      	ldr	r2, [r0, #4]
	SPI_TypeDef *spi = cfg->spi;
 801022e:	6894      	ldr	r4, [r2, #8]
	struct spi_stm32_data *data = dev->data;
 8010230:	6905      	ldr	r5, [r0, #16]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 8010232:	6863      	ldr	r3, [r4, #4]
 8010234:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010238:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 801023a:	6863      	ldr	r3, [r4, #4]
 801023c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010240:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_ERRIE);
 8010242:	6863      	ldr	r3, [r4, #4]
 8010244:	f023 0320 	bic.w	r3, r3, #32
 8010248:	6063      	str	r3, [r4, #4]
	spi_stm32_cs_control(dev, false);
 801024a:	2100      	movs	r1, #0
 801024c:	f7ff ff9e 	bl	801018c <spi_stm32_cs_control>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8010250:	68a3      	ldr	r3, [r4, #8]
 8010252:	f013 0f01 	tst.w	r3, #1
 8010256:	d001      	beq.n	801025c <spi_stm32_complete+0x36>
  return (uint8_t)(READ_REG(SPIx->DR));
 8010258:	68e3      	ldr	r3, [r4, #12]
 801025a:	e7f9      	b.n	8010250 <spi_stm32_complete+0x2a>
  return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI));
 801025c:	6823      	ldr	r3, [r4, #0]
 801025e:	f403 7382 	and.w	r3, r3, #260	; 0x104
	if (LL_SPI_GetMode(spi) == LL_SPI_MODE_MASTER) {
 8010262:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8010266:	d015      	beq.n	8010294 <spi_stm32_complete+0x6e>
  return ((READ_BIT(SPIx->SR, SPI_SR_MODF) == (SPI_SR_MODF)) ? 1UL : 0UL);
 8010268:	68a3      	ldr	r3, [r4, #8]
 801026a:	f013 0f20 	tst.w	r3, #32
 801026e:	d006      	beq.n	801027e <spi_stm32_complete+0x58>
  tmpreg_sr = SPIx->SR;
 8010270:	68a3      	ldr	r3, [r4, #8]
 8010272:	9301      	str	r3, [sp, #4]
  (void) tmpreg_sr;
 8010274:	9b01      	ldr	r3, [sp, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8010276:	6823      	ldr	r3, [r4, #0]
 8010278:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801027c:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 801027e:	6823      	ldr	r3, [r4, #0]
 8010280:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010284:	6023      	str	r3, [r4, #0]
	ctx->sync_status = status;
 8010286:	642e      	str	r6, [r5, #64]	; 0x40
	k_sem_give(&ctx->sync);
 8010288:	f105 0028 	add.w	r0, r5, #40	; 0x28
	z_impl_k_sem_give(sem);
 801028c:	f7fc f912 	bl	800c4b4 <z_impl_k_sem_give>
}
 8010290:	b002      	add	sp, #8
 8010292:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8010294:	68a3      	ldr	r3, [r4, #8]
 8010296:	f013 0f80 	tst.w	r3, #128	; 0x80
 801029a:	d1fb      	bne.n	8010294 <spi_stm32_complete+0x6e>
 801029c:	e7e4      	b.n	8010268 <spi_stm32_complete+0x42>

0801029e <spi_stm32_transceive>:
{
 801029e:	b510      	push	{r4, lr}
 80102a0:	b082      	sub	sp, #8
	return transceive(dev, config, tx_bufs, rx_bufs, false, NULL);
 80102a2:	2400      	movs	r4, #0
 80102a4:	9401      	str	r4, [sp, #4]
 80102a6:	9400      	str	r4, [sp, #0]
 80102a8:	f7f6 fe0c 	bl	8006ec4 <transceive>
}
 80102ac:	b002      	add	sp, #8
 80102ae:	bd10      	pop	{r4, pc}

080102b0 <spi_stm32_shift_m>:
{
 80102b0:	b430      	push	{r4, r5}
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80102b2:	6883      	ldr	r3, [r0, #8]
 80102b4:	f013 0f02 	tst.w	r3, #2
 80102b8:	d0fb      	beq.n	80102b2 <spi_stm32_shift_m+0x2>
	if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 80102ba:	680b      	ldr	r3, [r1, #0]
 80102bc:	889b      	ldrh	r3, [r3, #4]
 80102be:	f3c3 1345 	ubfx	r3, r3, #5, #6
 80102c2:	2b08      	cmp	r3, #8
 80102c4:	d009      	beq.n	80102da <spi_stm32_shift_m+0x2a>
	return !!(ctx->tx_buf && ctx->tx_len);
 80102c6:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d03d      	beq.n	8010348 <spi_stm32_shift_m+0x98>
 80102cc:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80102ce:	2a00      	cmp	r2, #0
 80102d0:	d13c      	bne.n	801034c <spi_stm32_shift_m+0x9c>
		if (spi_context_tx_buf_on(&data->ctx)) {
 80102d2:	2a00      	cmp	r2, #0
 80102d4:	d03c      	beq.n	8010350 <spi_stm32_shift_m+0xa0>
			tx_frame = UNALIGNED_GET((uint16_t *)(data->ctx.tx_buf));
 80102d6:	881b      	ldrh	r3, [r3, #0]
 80102d8:	e03b      	b.n	8010352 <spi_stm32_shift_m+0xa2>
 80102da:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 80102dc:	b18b      	cbz	r3, 8010302 <spi_stm32_shift_m+0x52>
 80102de:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80102e0:	b98a      	cbnz	r2, 8010306 <spi_stm32_shift_m+0x56>
		if (spi_context_tx_buf_on(&data->ctx)) {
 80102e2:	b192      	cbz	r2, 801030a <spi_stm32_shift_m+0x5a>
			tx_frame = UNALIGNED_GET((uint8_t *)(data->ctx.tx_buf));
 80102e4:	781b      	ldrb	r3, [r3, #0]
		LL_SPI_TransmitData8(spi, tx_frame);
 80102e6:	b2db      	uxtb	r3, r3
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
  *spidr = TxData;
 80102e8:	7303      	strb	r3, [r0, #12]
	if (!ctx->tx_len) {
 80102ea:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d03a      	beq.n	8010366 <spi_stm32_shift_m+0xb6>
	ctx->tx_len -= len;
 80102f0:	3b01      	subs	r3, #1
 80102f2:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->tx_len) {
 80102f4:	b15b      	cbz	r3, 801030e <spi_stm32_shift_m+0x5e>
	} else if (ctx->tx_buf) {
 80102f6:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d034      	beq.n	8010366 <spi_stm32_shift_m+0xb6>
		ctx->tx_buf += dfs * len;
 80102fc:	3301      	adds	r3, #1
 80102fe:	654b      	str	r3, [r1, #84]	; 0x54
 8010300:	e031      	b.n	8010366 <spi_stm32_shift_m+0xb6>
	return !!(ctx->tx_buf && ctx->tx_len);
 8010302:	2200      	movs	r2, #0
 8010304:	e7ed      	b.n	80102e2 <spi_stm32_shift_m+0x32>
 8010306:	2201      	movs	r2, #1
 8010308:	e7eb      	b.n	80102e2 <spi_stm32_shift_m+0x32>
	uint16_t tx_frame = SPI_STM32_TX_NOP;
 801030a:	2300      	movs	r3, #0
 801030c:	e7eb      	b.n	80102e6 <spi_stm32_shift_m+0x36>
		++ctx->current_tx;
 801030e:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 8010310:	3308      	adds	r3, #8
 8010312:	644b      	str	r3, [r1, #68]	; 0x44
		--ctx->tx_count;
 8010314:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 8010316:	3b01      	subs	r3, #1
 8010318:	648b      	str	r3, [r1, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
 801031a:	f101 0444 	add.w	r4, r1, #68	; 0x44
 801031e:	f101 0248 	add.w	r2, r1, #72	; 0x48
	while (*count) {
 8010322:	e004      	b.n	801032e <spi_stm32_shift_m+0x7e>
		++(*current);
 8010324:	3308      	adds	r3, #8
 8010326:	6023      	str	r3, [r4, #0]
		--(*count);
 8010328:	6813      	ldr	r3, [r2, #0]
 801032a:	3b01      	subs	r3, #1
 801032c:	6013      	str	r3, [r2, #0]
	while (*count) {
 801032e:	6813      	ldr	r3, [r2, #0]
 8010330:	b13b      	cbz	r3, 8010342 <spi_stm32_shift_m+0x92>
		if (((*current)->len / dfs) != 0) {
 8010332:	6823      	ldr	r3, [r4, #0]
 8010334:	685d      	ldr	r5, [r3, #4]
 8010336:	2d00      	cmp	r5, #0
 8010338:	d0f4      	beq.n	8010324 <spi_stm32_shift_m+0x74>
			*buf_len = (*current)->len / dfs;
 801033a:	658d      	str	r5, [r1, #88]	; 0x58
			return (*current)->buf;
 801033c:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	e000      	b.n	8010344 <spi_stm32_shift_m+0x94>
	*buf_len = 0;
 8010342:	658b      	str	r3, [r1, #88]	; 0x58
		ctx->tx_buf = (const uint8_t *)
 8010344:	654b      	str	r3, [r1, #84]	; 0x54
 8010346:	e00e      	b.n	8010366 <spi_stm32_shift_m+0xb6>
	return !!(ctx->tx_buf && ctx->tx_len);
 8010348:	2200      	movs	r2, #0
 801034a:	e7c2      	b.n	80102d2 <spi_stm32_shift_m+0x22>
 801034c:	2201      	movs	r2, #1
 801034e:	e7c0      	b.n	80102d2 <spi_stm32_shift_m+0x22>
 8010350:	2300      	movs	r3, #0
  */
__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)
{
#if defined (__GNUC__)
  __IO uint16_t *spidr = ((__IO uint16_t *)&SPIx->DR);
  *spidr = TxData;
 8010352:	8183      	strh	r3, [r0, #12]
	if (!ctx->tx_len) {
 8010354:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 8010356:	b133      	cbz	r3, 8010366 <spi_stm32_shift_m+0xb6>
	ctx->tx_len -= len;
 8010358:	3b01      	subs	r3, #1
 801035a:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->tx_len) {
 801035c:	b31b      	cbz	r3, 80103a6 <spi_stm32_shift_m+0xf6>
	} else if (ctx->tx_buf) {
 801035e:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8010360:	b10b      	cbz	r3, 8010366 <spi_stm32_shift_m+0xb6>
		ctx->tx_buf += dfs * len;
 8010362:	3302      	adds	r3, #2
 8010364:	654b      	str	r3, [r1, #84]	; 0x54
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8010366:	6883      	ldr	r3, [r0, #8]
 8010368:	f013 0f01 	tst.w	r3, #1
 801036c:	d0fb      	beq.n	8010366 <spi_stm32_shift_m+0xb6>
	if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 801036e:	680b      	ldr	r3, [r1, #0]
 8010370:	889b      	ldrh	r3, [r3, #4]
 8010372:	f3c3 1345 	ubfx	r3, r3, #5, #6
 8010376:	2b08      	cmp	r3, #8
 8010378:	d035      	beq.n	80103e6 <spi_stm32_shift_m+0x136>
  return (uint16_t)(READ_REG(SPIx->DR));
 801037a:	68c3      	ldr	r3, [r0, #12]
 801037c:	b29b      	uxth	r3, r3
}

static ALWAYS_INLINE
bool spi_context_rx_buf_on(struct spi_context *ctx)
{
	return !!(ctx->rx_buf && ctx->rx_len);
 801037e:	6dca      	ldr	r2, [r1, #92]	; 0x5c
 8010380:	2a00      	cmp	r2, #0
 8010382:	d065      	beq.n	8010450 <spi_stm32_shift_m+0x1a0>
 8010384:	6e08      	ldr	r0, [r1, #96]	; 0x60
 8010386:	2800      	cmp	r0, #0
 8010388:	d164      	bne.n	8010454 <spi_stm32_shift_m+0x1a4>
		if (spi_context_rx_buf_on(&data->ctx)) {
 801038a:	b100      	cbz	r0, 801038e <spi_stm32_shift_m+0xde>
			UNALIGNED_PUT(rx_frame, (uint16_t *)data->ctx.rx_buf);
 801038c:	8013      	strh	r3, [r2, #0]
	if (!ctx->rx_len) {
 801038e:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 8010390:	b13b      	cbz	r3, 80103a2 <spi_stm32_shift_m+0xf2>
	ctx->rx_len -= len;
 8010392:	3b01      	subs	r3, #1
 8010394:	660b      	str	r3, [r1, #96]	; 0x60
	if (!ctx->rx_len) {
 8010396:	2b00      	cmp	r3, #0
 8010398:	d05e      	beq.n	8010458 <spi_stm32_shift_m+0x1a8>
	} else if (ctx->rx_buf) {
 801039a:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 801039c:	b10b      	cbz	r3, 80103a2 <spi_stm32_shift_m+0xf2>
		ctx->rx_buf += dfs * len;
 801039e:	3302      	adds	r3, #2
 80103a0:	65cb      	str	r3, [r1, #92]	; 0x5c
}
 80103a2:	bc30      	pop	{r4, r5}
 80103a4:	4770      	bx	lr
		++ctx->current_tx;
 80103a6:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 80103a8:	3308      	adds	r3, #8
 80103aa:	644b      	str	r3, [r1, #68]	; 0x44
		--ctx->tx_count;
 80103ac:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 80103ae:	3b01      	subs	r3, #1
 80103b0:	648b      	str	r3, [r1, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
 80103b2:	f101 0c44 	add.w	ip, r1, #68	; 0x44
 80103b6:	f101 0248 	add.w	r2, r1, #72	; 0x48
	while (*count) {
 80103ba:	e005      	b.n	80103c8 <spi_stm32_shift_m+0x118>
		++(*current);
 80103bc:	3308      	adds	r3, #8
 80103be:	f8cc 3000 	str.w	r3, [ip]
		--(*count);
 80103c2:	6813      	ldr	r3, [r2, #0]
 80103c4:	3b01      	subs	r3, #1
 80103c6:	6013      	str	r3, [r2, #0]
	while (*count) {
 80103c8:	6813      	ldr	r3, [r2, #0]
 80103ca:	b14b      	cbz	r3, 80103e0 <spi_stm32_shift_m+0x130>
		if (((*current)->len / dfs) != 0) {
 80103cc:	f8dc 3000 	ldr.w	r3, [ip]
 80103d0:	685c      	ldr	r4, [r3, #4]
 80103d2:	2c01      	cmp	r4, #1
 80103d4:	d9f2      	bls.n	80103bc <spi_stm32_shift_m+0x10c>
			*buf_len = (*current)->len / dfs;
 80103d6:	0864      	lsrs	r4, r4, #1
 80103d8:	658c      	str	r4, [r1, #88]	; 0x58
			return (*current)->buf;
 80103da:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 80103dc:	681b      	ldr	r3, [r3, #0]
 80103de:	e000      	b.n	80103e2 <spi_stm32_shift_m+0x132>
	*buf_len = 0;
 80103e0:	658b      	str	r3, [r1, #88]	; 0x58
		ctx->tx_buf = (const uint8_t *)
 80103e2:	654b      	str	r3, [r1, #84]	; 0x54
 80103e4:	e7bf      	b.n	8010366 <spi_stm32_shift_m+0xb6>
  return (uint8_t)(READ_REG(SPIx->DR));
 80103e6:	68c3      	ldr	r3, [r0, #12]
 80103e8:	b2db      	uxtb	r3, r3
	return !!(ctx->rx_buf && ctx->rx_len);
 80103ea:	6dca      	ldr	r2, [r1, #92]	; 0x5c
 80103ec:	b17a      	cbz	r2, 801040e <spi_stm32_shift_m+0x15e>
 80103ee:	6e08      	ldr	r0, [r1, #96]	; 0x60
 80103f0:	b978      	cbnz	r0, 8010412 <spi_stm32_shift_m+0x162>
		if (spi_context_rx_buf_on(&data->ctx)) {
 80103f2:	b100      	cbz	r0, 80103f6 <spi_stm32_shift_m+0x146>
			UNALIGNED_PUT(rx_frame, (uint8_t *)data->ctx.rx_buf);
 80103f4:	7013      	strb	r3, [r2, #0]
	if (!ctx->rx_len) {
 80103f6:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d0d2      	beq.n	80103a2 <spi_stm32_shift_m+0xf2>
	ctx->rx_len -= len;
 80103fc:	3b01      	subs	r3, #1
 80103fe:	660b      	str	r3, [r1, #96]	; 0x60
	if (!ctx->rx_len) {
 8010400:	b14b      	cbz	r3, 8010416 <spi_stm32_shift_m+0x166>
	} else if (ctx->rx_buf) {
 8010402:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 8010404:	2b00      	cmp	r3, #0
 8010406:	d0cc      	beq.n	80103a2 <spi_stm32_shift_m+0xf2>
		ctx->rx_buf += dfs * len;
 8010408:	3301      	adds	r3, #1
 801040a:	65cb      	str	r3, [r1, #92]	; 0x5c
 801040c:	e7c9      	b.n	80103a2 <spi_stm32_shift_m+0xf2>
	return !!(ctx->rx_buf && ctx->rx_len);
 801040e:	2000      	movs	r0, #0
 8010410:	e7ef      	b.n	80103f2 <spi_stm32_shift_m+0x142>
 8010412:	2001      	movs	r0, #1
 8010414:	e7ed      	b.n	80103f2 <spi_stm32_shift_m+0x142>
		++ctx->current_rx;
 8010416:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8010418:	3308      	adds	r3, #8
 801041a:	64cb      	str	r3, [r1, #76]	; 0x4c
		--ctx->rx_count;
 801041c:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 801041e:	3b01      	subs	r3, #1
 8010420:	650b      	str	r3, [r1, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
 8010422:	f101 004c 	add.w	r0, r1, #76	; 0x4c
 8010426:	f101 0250 	add.w	r2, r1, #80	; 0x50
	while (*count) {
 801042a:	e004      	b.n	8010436 <spi_stm32_shift_m+0x186>
		++(*current);
 801042c:	3308      	adds	r3, #8
 801042e:	6003      	str	r3, [r0, #0]
		--(*count);
 8010430:	6813      	ldr	r3, [r2, #0]
 8010432:	3b01      	subs	r3, #1
 8010434:	6013      	str	r3, [r2, #0]
	while (*count) {
 8010436:	6813      	ldr	r3, [r2, #0]
 8010438:	b13b      	cbz	r3, 801044a <spi_stm32_shift_m+0x19a>
		if (((*current)->len / dfs) != 0) {
 801043a:	6803      	ldr	r3, [r0, #0]
 801043c:	685c      	ldr	r4, [r3, #4]
 801043e:	2c00      	cmp	r4, #0
 8010440:	d0f4      	beq.n	801042c <spi_stm32_shift_m+0x17c>
			*buf_len = (*current)->len / dfs;
 8010442:	660c      	str	r4, [r1, #96]	; 0x60
			return (*current)->buf;
 8010444:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	e000      	b.n	801044c <spi_stm32_shift_m+0x19c>
	*buf_len = 0;
 801044a:	660b      	str	r3, [r1, #96]	; 0x60
		ctx->rx_buf = (uint8_t *)
 801044c:	65cb      	str	r3, [r1, #92]	; 0x5c
 801044e:	e7a8      	b.n	80103a2 <spi_stm32_shift_m+0xf2>
	return !!(ctx->rx_buf && ctx->rx_len);
 8010450:	2000      	movs	r0, #0
 8010452:	e79a      	b.n	801038a <spi_stm32_shift_m+0xda>
 8010454:	2001      	movs	r0, #1
 8010456:	e798      	b.n	801038a <spi_stm32_shift_m+0xda>
		++ctx->current_rx;
 8010458:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 801045a:	3308      	adds	r3, #8
 801045c:	64cb      	str	r3, [r1, #76]	; 0x4c
		--ctx->rx_count;
 801045e:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8010460:	3b01      	subs	r3, #1
 8010462:	650b      	str	r3, [r1, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
 8010464:	f101 044c 	add.w	r4, r1, #76	; 0x4c
 8010468:	f101 0250 	add.w	r2, r1, #80	; 0x50
	while (*count) {
 801046c:	e004      	b.n	8010478 <spi_stm32_shift_m+0x1c8>
		++(*current);
 801046e:	3308      	adds	r3, #8
 8010470:	6023      	str	r3, [r4, #0]
		--(*count);
 8010472:	6813      	ldr	r3, [r2, #0]
 8010474:	3b01      	subs	r3, #1
 8010476:	6013      	str	r3, [r2, #0]
	while (*count) {
 8010478:	6813      	ldr	r3, [r2, #0]
 801047a:	b143      	cbz	r3, 801048e <spi_stm32_shift_m+0x1de>
		if (((*current)->len / dfs) != 0) {
 801047c:	6823      	ldr	r3, [r4, #0]
 801047e:	6858      	ldr	r0, [r3, #4]
 8010480:	2801      	cmp	r0, #1
 8010482:	d9f4      	bls.n	801046e <spi_stm32_shift_m+0x1be>
			*buf_len = (*current)->len / dfs;
 8010484:	0840      	lsrs	r0, r0, #1
 8010486:	6608      	str	r0, [r1, #96]	; 0x60
			return (*current)->buf;
 8010488:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	e000      	b.n	8010490 <spi_stm32_shift_m+0x1e0>
	*buf_len = 0;
 801048e:	660b      	str	r3, [r1, #96]	; 0x60
		ctx->rx_buf = (uint8_t *)
 8010490:	65cb      	str	r3, [r1, #92]	; 0x5c
 8010492:	e786      	b.n	80103a2 <spi_stm32_shift_m+0xf2>

08010494 <spi_stm32_shift_s>:
{
 8010494:	b410      	push	{r4}
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8010496:	6883      	ldr	r3, [r0, #8]
 8010498:	f013 0f02 	tst.w	r3, #2
 801049c:	d065      	beq.n	801056a <spi_stm32_shift_s+0xd6>
	return !!(ctx->tx_len);
 801049e:	6d8b      	ldr	r3, [r1, #88]	; 0x58
	if (ll_func_tx_is_empty(spi) && spi_context_tx_on(&data->ctx)) {
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d062      	beq.n	801056a <spi_stm32_shift_s+0xd6>
		if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 80104a4:	680b      	ldr	r3, [r1, #0]
 80104a6:	889b      	ldrh	r3, [r3, #4]
 80104a8:	f3c3 1345 	ubfx	r3, r3, #5, #6
 80104ac:	2b08      	cmp	r3, #8
 80104ae:	d00f      	beq.n	80104d0 <spi_stm32_shift_s+0x3c>
			tx_frame = UNALIGNED_GET((uint16_t *)(data->ctx.tx_buf));
 80104b0:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 80104b2:	881b      	ldrh	r3, [r3, #0]
  *spidr = TxData;
 80104b4:	8183      	strh	r3, [r0, #12]
	if (!ctx->tx_len) {
 80104b6:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d05a      	beq.n	8010572 <spi_stm32_shift_s+0xde>
	ctx->tx_len -= len;
 80104bc:	3b01      	subs	r3, #1
 80104be:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->tx_len) {
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d032      	beq.n	801052a <spi_stm32_shift_s+0x96>
	} else if (ctx->tx_buf) {
 80104c4:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	d053      	beq.n	8010572 <spi_stm32_shift_s+0xde>
		ctx->tx_buf += dfs * len;
 80104ca:	3302      	adds	r3, #2
 80104cc:	654b      	str	r3, [r1, #84]	; 0x54
 80104ce:	e050      	b.n	8010572 <spi_stm32_shift_s+0xde>
			tx_frame = UNALIGNED_GET((uint8_t *)(data->ctx.tx_buf));
 80104d0:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 80104d2:	781b      	ldrb	r3, [r3, #0]
  *spidr = TxData;
 80104d4:	7303      	strb	r3, [r0, #12]
	if (!ctx->tx_len) {
 80104d6:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d04a      	beq.n	8010572 <spi_stm32_shift_s+0xde>
	ctx->tx_len -= len;
 80104dc:	3b01      	subs	r3, #1
 80104de:	658b      	str	r3, [r1, #88]	; 0x58
	if (!ctx->tx_len) {
 80104e0:	b12b      	cbz	r3, 80104ee <spi_stm32_shift_s+0x5a>
	} else if (ctx->tx_buf) {
 80104e2:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d044      	beq.n	8010572 <spi_stm32_shift_s+0xde>
		ctx->tx_buf += dfs * len;
 80104e8:	3301      	adds	r3, #1
 80104ea:	654b      	str	r3, [r1, #84]	; 0x54
 80104ec:	e041      	b.n	8010572 <spi_stm32_shift_s+0xde>
		++ctx->current_tx;
 80104ee:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 80104f0:	3308      	adds	r3, #8
 80104f2:	644b      	str	r3, [r1, #68]	; 0x44
		--ctx->tx_count;
 80104f4:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 80104f6:	3b01      	subs	r3, #1
 80104f8:	648b      	str	r3, [r1, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
 80104fa:	f101 0c44 	add.w	ip, r1, #68	; 0x44
 80104fe:	f101 0248 	add.w	r2, r1, #72	; 0x48
	while (*count) {
 8010502:	6813      	ldr	r3, [r2, #0]
 8010504:	b173      	cbz	r3, 8010524 <spi_stm32_shift_s+0x90>
		if (((*current)->len / dfs) != 0) {
 8010506:	f8dc 3000 	ldr.w	r3, [ip]
 801050a:	685c      	ldr	r4, [r3, #4]
 801050c:	b934      	cbnz	r4, 801051c <spi_stm32_shift_s+0x88>
		++(*current);
 801050e:	3308      	adds	r3, #8
 8010510:	f8cc 3000 	str.w	r3, [ip]
		--(*count);
 8010514:	6813      	ldr	r3, [r2, #0]
 8010516:	3b01      	subs	r3, #1
 8010518:	6013      	str	r3, [r2, #0]
 801051a:	e7f2      	b.n	8010502 <spi_stm32_shift_s+0x6e>
			*buf_len = (*current)->len / dfs;
 801051c:	658c      	str	r4, [r1, #88]	; 0x58
			return (*current)->buf;
 801051e:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	e000      	b.n	8010526 <spi_stm32_shift_s+0x92>
	*buf_len = 0;
 8010524:	658b      	str	r3, [r1, #88]	; 0x58
		ctx->tx_buf = (const uint8_t *)
 8010526:	654b      	str	r3, [r1, #84]	; 0x54
 8010528:	e023      	b.n	8010572 <spi_stm32_shift_s+0xde>
		++ctx->current_tx;
 801052a:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 801052c:	3308      	adds	r3, #8
 801052e:	644b      	str	r3, [r1, #68]	; 0x44
		--ctx->tx_count;
 8010530:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 8010532:	3b01      	subs	r3, #1
 8010534:	648b      	str	r3, [r1, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
 8010536:	f101 0c44 	add.w	ip, r1, #68	; 0x44
 801053a:	f101 0248 	add.w	r2, r1, #72	; 0x48
	while (*count) {
 801053e:	6813      	ldr	r3, [r2, #0]
 8010540:	b183      	cbz	r3, 8010564 <spi_stm32_shift_s+0xd0>
		if (((*current)->len / dfs) != 0) {
 8010542:	f8dc 3000 	ldr.w	r3, [ip]
 8010546:	685c      	ldr	r4, [r3, #4]
 8010548:	2c01      	cmp	r4, #1
 801054a:	d806      	bhi.n	801055a <spi_stm32_shift_s+0xc6>
		++(*current);
 801054c:	3308      	adds	r3, #8
 801054e:	f8cc 3000 	str.w	r3, [ip]
		--(*count);
 8010552:	6813      	ldr	r3, [r2, #0]
 8010554:	3b01      	subs	r3, #1
 8010556:	6013      	str	r3, [r2, #0]
 8010558:	e7f1      	b.n	801053e <spi_stm32_shift_s+0xaa>
			*buf_len = (*current)->len / dfs;
 801055a:	0864      	lsrs	r4, r4, #1
 801055c:	658c      	str	r4, [r1, #88]	; 0x58
			return (*current)->buf;
 801055e:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	e000      	b.n	8010566 <spi_stm32_shift_s+0xd2>
	*buf_len = 0;
 8010564:	658b      	str	r3, [r1, #88]	; 0x58
		ctx->tx_buf = (const uint8_t *)
 8010566:	654b      	str	r3, [r1, #84]	; 0x54
 8010568:	e003      	b.n	8010572 <spi_stm32_shift_s+0xde>
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 801056a:	6843      	ldr	r3, [r0, #4]
 801056c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010570:	6043      	str	r3, [r0, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8010572:	6883      	ldr	r3, [r0, #8]
 8010574:	f013 0f01 	tst.w	r3, #1
 8010578:	d016      	beq.n	80105a8 <spi_stm32_shift_s+0x114>
	return !!(ctx->rx_buf && ctx->rx_len);
 801057a:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 801057c:	b1b3      	cbz	r3, 80105ac <spi_stm32_shift_s+0x118>
 801057e:	6e0a      	ldr	r2, [r1, #96]	; 0x60
 8010580:	b9b2      	cbnz	r2, 80105b0 <spi_stm32_shift_s+0x11c>
	if (ll_func_rx_is_not_empty(spi) &&
 8010582:	b18a      	cbz	r2, 80105a8 <spi_stm32_shift_s+0x114>
		if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 8010584:	680a      	ldr	r2, [r1, #0]
 8010586:	8892      	ldrh	r2, [r2, #4]
 8010588:	f3c2 1245 	ubfx	r2, r2, #5, #6
 801058c:	2a08      	cmp	r2, #8
 801058e:	d011      	beq.n	80105b4 <spi_stm32_shift_s+0x120>
  return (uint16_t)(READ_REG(SPIx->DR));
 8010590:	68c2      	ldr	r2, [r0, #12]
			UNALIGNED_PUT(rx_frame, (uint16_t *)data->ctx.rx_buf);
 8010592:	801a      	strh	r2, [r3, #0]
	if (!ctx->rx_len) {
 8010594:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 8010596:	b13b      	cbz	r3, 80105a8 <spi_stm32_shift_s+0x114>
	ctx->rx_len -= len;
 8010598:	3b01      	subs	r3, #1
 801059a:	660b      	str	r3, [r1, #96]	; 0x60
	if (!ctx->rx_len) {
 801059c:	2b00      	cmp	r3, #0
 801059e:	d033      	beq.n	8010608 <spi_stm32_shift_s+0x174>
	} else if (ctx->rx_buf) {
 80105a0:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 80105a2:	b10b      	cbz	r3, 80105a8 <spi_stm32_shift_s+0x114>
		ctx->rx_buf += dfs * len;
 80105a4:	3302      	adds	r3, #2
 80105a6:	65cb      	str	r3, [r1, #92]	; 0x5c
}
 80105a8:	bc10      	pop	{r4}
 80105aa:	4770      	bx	lr
	return !!(ctx->rx_buf && ctx->rx_len);
 80105ac:	2200      	movs	r2, #0
 80105ae:	e7e8      	b.n	8010582 <spi_stm32_shift_s+0xee>
 80105b0:	2201      	movs	r2, #1
 80105b2:	e7e6      	b.n	8010582 <spi_stm32_shift_s+0xee>
  return (uint8_t)(READ_REG(SPIx->DR));
 80105b4:	68c2      	ldr	r2, [r0, #12]
			UNALIGNED_PUT(rx_frame, (uint8_t *)data->ctx.rx_buf);
 80105b6:	701a      	strb	r2, [r3, #0]
	if (!ctx->rx_len) {
 80105b8:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d0f4      	beq.n	80105a8 <spi_stm32_shift_s+0x114>
	ctx->rx_len -= len;
 80105be:	3b01      	subs	r3, #1
 80105c0:	660b      	str	r3, [r1, #96]	; 0x60
	if (!ctx->rx_len) {
 80105c2:	b12b      	cbz	r3, 80105d0 <spi_stm32_shift_s+0x13c>
	} else if (ctx->rx_buf) {
 80105c4:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d0ee      	beq.n	80105a8 <spi_stm32_shift_s+0x114>
		ctx->rx_buf += dfs * len;
 80105ca:	3301      	adds	r3, #1
 80105cc:	65cb      	str	r3, [r1, #92]	; 0x5c
 80105ce:	e7eb      	b.n	80105a8 <spi_stm32_shift_s+0x114>
		++ctx->current_rx;
 80105d0:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 80105d2:	3308      	adds	r3, #8
 80105d4:	64cb      	str	r3, [r1, #76]	; 0x4c
		--ctx->rx_count;
 80105d6:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 80105d8:	3b01      	subs	r3, #1
 80105da:	650b      	str	r3, [r1, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
 80105dc:	f101 044c 	add.w	r4, r1, #76	; 0x4c
 80105e0:	f101 0250 	add.w	r2, r1, #80	; 0x50
	while (*count) {
 80105e4:	6813      	ldr	r3, [r2, #0]
 80105e6:	b163      	cbz	r3, 8010602 <spi_stm32_shift_s+0x16e>
		if (((*current)->len / dfs) != 0) {
 80105e8:	6823      	ldr	r3, [r4, #0]
 80105ea:	6858      	ldr	r0, [r3, #4]
 80105ec:	b928      	cbnz	r0, 80105fa <spi_stm32_shift_s+0x166>
		++(*current);
 80105ee:	3308      	adds	r3, #8
 80105f0:	6023      	str	r3, [r4, #0]
		--(*count);
 80105f2:	6813      	ldr	r3, [r2, #0]
 80105f4:	3b01      	subs	r3, #1
 80105f6:	6013      	str	r3, [r2, #0]
 80105f8:	e7f4      	b.n	80105e4 <spi_stm32_shift_s+0x150>
			*buf_len = (*current)->len / dfs;
 80105fa:	6608      	str	r0, [r1, #96]	; 0x60
			return (*current)->buf;
 80105fc:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	e000      	b.n	8010604 <spi_stm32_shift_s+0x170>
	*buf_len = 0;
 8010602:	660b      	str	r3, [r1, #96]	; 0x60
		ctx->rx_buf = (uint8_t *)
 8010604:	65cb      	str	r3, [r1, #92]	; 0x5c
 8010606:	e7cf      	b.n	80105a8 <spi_stm32_shift_s+0x114>
		++ctx->current_rx;
 8010608:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 801060a:	3308      	adds	r3, #8
 801060c:	64cb      	str	r3, [r1, #76]	; 0x4c
		--ctx->rx_count;
 801060e:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8010610:	3b01      	subs	r3, #1
 8010612:	650b      	str	r3, [r1, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
 8010614:	f101 044c 	add.w	r4, r1, #76	; 0x4c
 8010618:	f101 0250 	add.w	r2, r1, #80	; 0x50
	while (*count) {
 801061c:	6813      	ldr	r3, [r2, #0]
 801061e:	b173      	cbz	r3, 801063e <spi_stm32_shift_s+0x1aa>
		if (((*current)->len / dfs) != 0) {
 8010620:	6823      	ldr	r3, [r4, #0]
 8010622:	6858      	ldr	r0, [r3, #4]
 8010624:	2801      	cmp	r0, #1
 8010626:	d805      	bhi.n	8010634 <spi_stm32_shift_s+0x1a0>
		++(*current);
 8010628:	3308      	adds	r3, #8
 801062a:	6023      	str	r3, [r4, #0]
		--(*count);
 801062c:	6813      	ldr	r3, [r2, #0]
 801062e:	3b01      	subs	r3, #1
 8010630:	6013      	str	r3, [r2, #0]
 8010632:	e7f3      	b.n	801061c <spi_stm32_shift_s+0x188>
			*buf_len = (*current)->len / dfs;
 8010634:	0840      	lsrs	r0, r0, #1
 8010636:	6608      	str	r0, [r1, #96]	; 0x60
			return (*current)->buf;
 8010638:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	e000      	b.n	8010640 <spi_stm32_shift_s+0x1ac>
	*buf_len = 0;
 801063e:	660b      	str	r3, [r1, #96]	; 0x60
		ctx->rx_buf = (uint8_t *)
 8010640:	65cb      	str	r3, [r1, #92]	; 0x5c
 8010642:	e7b1      	b.n	80105a8 <spi_stm32_shift_s+0x114>

08010644 <spi_stm32_shift_frames>:
{
 8010644:	b510      	push	{r4, lr}
 8010646:	4604      	mov	r4, r0
	uint16_t operation = data->ctx.config->operation;
 8010648:	680b      	ldr	r3, [r1, #0]
 801064a:	889b      	ldrh	r3, [r3, #4]
	if (SPI_OP_MODE_GET(operation) == SPI_OP_MODE_MASTER) {
 801064c:	f013 0f01 	tst.w	r3, #1
 8010650:	d105      	bne.n	801065e <spi_stm32_shift_frames+0x1a>
		spi_stm32_shift_m(spi, data);
 8010652:	f7ff fe2d 	bl	80102b0 <spi_stm32_shift_m>
	return spi_stm32_get_err(spi);
 8010656:	4620      	mov	r0, r4
 8010658:	f7f6 f9b0 	bl	80069bc <spi_stm32_get_err>
}
 801065c:	bd10      	pop	{r4, pc}
		spi_stm32_shift_s(spi, data);
 801065e:	f7ff ff19 	bl	8010494 <spi_stm32_shift_s>
 8010662:	e7f8      	b.n	8010656 <spi_stm32_shift_frames+0x12>

08010664 <spi_stm32_isr>:
{
 8010664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010666:	4604      	mov	r4, r0
	const struct spi_stm32_config *cfg = dev->config;
 8010668:	6843      	ldr	r3, [r0, #4]
	struct spi_stm32_data *data = dev->data;
 801066a:	6906      	ldr	r6, [r0, #16]
	SPI_TypeDef *spi = cfg->spi;
 801066c:	689f      	ldr	r7, [r3, #8]
	err = spi_stm32_get_err(spi);
 801066e:	4638      	mov	r0, r7
 8010670:	f7f6 f9a4 	bl	80069bc <spi_stm32_get_err>
	if (err) {
 8010674:	4605      	mov	r5, r0
 8010676:	b968      	cbnz	r0, 8010694 <spi_stm32_isr+0x30>
	if (spi_stm32_transfer_ongoing(data)) {
 8010678:	4630      	mov	r0, r6
 801067a:	f7ff fd2c 	bl	80100d6 <spi_stm32_transfer_ongoing>
 801067e:	b970      	cbnz	r0, 801069e <spi_stm32_isr+0x3a>
	if (err || !spi_stm32_transfer_ongoing(data)) {
 8010680:	b91d      	cbnz	r5, 801068a <spi_stm32_isr+0x26>
 8010682:	4630      	mov	r0, r6
 8010684:	f7ff fd27 	bl	80100d6 <spi_stm32_transfer_ongoing>
 8010688:	b918      	cbnz	r0, 8010692 <spi_stm32_isr+0x2e>
		spi_stm32_complete(dev, err);
 801068a:	4629      	mov	r1, r5
 801068c:	4620      	mov	r0, r4
 801068e:	f7ff fdca 	bl	8010226 <spi_stm32_complete>
}
 8010692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		spi_stm32_complete(dev, err);
 8010694:	4601      	mov	r1, r0
 8010696:	4620      	mov	r0, r4
 8010698:	f7ff fdc5 	bl	8010226 <spi_stm32_complete>
		return;
 801069c:	e7f9      	b.n	8010692 <spi_stm32_isr+0x2e>
		err = spi_stm32_shift_frames(spi, data);
 801069e:	4631      	mov	r1, r6
 80106a0:	4638      	mov	r0, r7
 80106a2:	f7ff ffcf 	bl	8010644 <spi_stm32_shift_frames>
 80106a6:	4605      	mov	r5, r0
 80106a8:	e7ea      	b.n	8010680 <spi_stm32_isr+0x1c>

080106aa <timer_work_handler>:
{
 80106aa:	b508      	push	{r3, lr}
	TimerIrqHandler();
 80106ac:	f7f7 fdc8 	bl	8008240 <TimerIrqHandler>
}
 80106b0:	bd08      	pop	{r3, pc}

080106b2 <RtcGetTimerValue>:
{
 80106b2:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 80106b4:	f001 fae2 	bl	8011c7c <z_impl_k_uptime_ticks>
 80106b8:	220a      	movs	r2, #10
 80106ba:	2300      	movs	r3, #0
 80106bc:	f7f0 fa3e 	bl	8000b3c <__aeabi_uldivmod>
}
 80106c0:	bd08      	pop	{r3, pc}

080106c2 <RtcGetMinimumTimeout>:
}
 80106c2:	2001      	movs	r0, #1
 80106c4:	4770      	bx	lr

080106c6 <DelayMsMcu>:

void DelayMsMcu(uint32_t ms)
{
 80106c6:	b508      	push	{r3, lr}
			return t * ((uint64_t)to_hz / from_hz);
 80106c8:	0f81      	lsrs	r1, r0, #30
 80106ca:	0083      	lsls	r3, r0, #2
 80106cc:	1818      	adds	r0, r3, r0
 80106ce:	f141 0100 	adc.w	r1, r1, #0
 80106d2:	1800      	adds	r0, r0, r0
 80106d4:	4149      	adcs	r1, r1
	return z_impl_k_sleep(timeout);
 80106d6:	f7fc fc2d 	bl	800cf34 <z_impl_k_sleep>
	k_sleep(K_MSEC(ms));
}
 80106da:	bd08      	pop	{r3, pc}

080106dc <RtcMs2Tick>:

uint32_t RtcMs2Tick(uint32_t milliseconds)
{
	return milliseconds;
}
 80106dc:	4770      	bx	lr

080106de <RtcTick2Ms>:

uint32_t RtcTick2Ms(uint32_t tick)
{
	return tick;
}
 80106de:	4770      	bx	lr

080106e0 <BoardCriticalSectionBegin>:
	__asm__ volatile(
 80106e0:	f04f 0210 	mov.w	r2, #16
 80106e4:	f3ef 8311 	mrs	r3, BASEPRI
 80106e8:	f382 8812 	msr	BASEPRI_MAX, r2
 80106ec:	f3bf 8f6f 	isb	sy

void BoardCriticalSectionBegin(uint32_t *mask)
{
	*mask = irq_lock();
 80106f0:	6003      	str	r3, [r0, #0]
}
 80106f2:	4770      	bx	lr

080106f4 <BoardCriticalSectionEnd>:

void BoardCriticalSectionEnd(uint32_t *mask)
{
	irq_unlock(*mask);
 80106f4:	6803      	ldr	r3, [r0, #0]
	__asm__ volatile(
 80106f6:	f383 8811 	msr	BASEPRI, r3
 80106fa:	f3bf 8f6f 	isb	sy
}
 80106fe:	4770      	bx	lr

08010700 <z_log_msg2_runtime_create>:
{
 8010700:	b510      	push	{r4, lr}
 8010702:	b086      	sub	sp, #24
	va_start(ap, fmt);
 8010704:	ac0a      	add	r4, sp, #40	; 0x28
 8010706:	9405      	str	r4, [sp, #20]
 8010708:	9402      	str	r4, [sp, #8]
 801070a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 801070c:	9401      	str	r4, [sp, #4]
 801070e:	9c08      	ldr	r4, [sp, #32]
 8010710:	9400      	str	r4, [sp, #0]
 8010712:	f7ff f9b1 	bl	800fa78 <z_impl_z_log_msg2_runtime_vcreate>
}
 8010716:	b006      	add	sp, #24
 8010718:	bd10      	pop	{r4, pc}

0801071a <clamp_int8>:
	if (x < min) {
 801071a:	4288      	cmp	r0, r1
 801071c:	db03      	blt.n	8010726 <clamp_int8+0xc>
	} else if (x > max) {
 801071e:	4290      	cmp	r0, r2
 8010720:	dd02      	ble.n	8010728 <clamp_int8+0xe>
		return max;
 8010722:	4610      	mov	r0, r2
 8010724:	4770      	bx	lr
		return min;
 8010726:	4608      	mov	r0, r1
}
 8010728:	4770      	bx	lr

0801072a <SX1276CheckRfFrequency>:
}
 801072a:	2001      	movs	r0, #1
 801072c:	4770      	bx	lr

0801072e <sx127x_antenna_configure>:
}
 801072e:	2000      	movs	r0, #0
 8010730:	4770      	bx	lr

08010732 <z_log_msg2_runtime_create>:
{
 8010732:	b510      	push	{r4, lr}
 8010734:	b086      	sub	sp, #24
	va_start(ap, fmt);
 8010736:	ac0a      	add	r4, sp, #40	; 0x28
 8010738:	9405      	str	r4, [sp, #20]
 801073a:	9402      	str	r4, [sp, #8]
 801073c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 801073e:	9401      	str	r4, [sp, #4]
 8010740:	9c08      	ldr	r4, [sp, #32]
 8010742:	9400      	str	r4, [sp, #0]
 8010744:	f7ff f998 	bl	800fa78 <z_impl_z_log_msg2_runtime_vcreate>
}
 8010748:	b006      	add	sp, #24
 801074a:	bd10      	pop	{r4, pc}

0801074c <SX1276GetBoardTcxoWakeupTime>:
}
 801074c:	2000      	movs	r0, #0
 801074e:	4770      	bx	lr

08010750 <SX1276SetAntSwLowPower>:
}
 8010750:	4770      	bx	lr

08010752 <SX1276SetBoardTcxo>:
}
 8010752:	4770      	bx	lr

08010754 <SX1276SetAntSw>:
}
 8010754:	4770      	bx	lr

08010756 <sx127x_read>:
{
 8010756:	b508      	push	{r3, lr}
 8010758:	4613      	mov	r3, r2
	return sx127x_transceive(reg_addr, false, data, len);
 801075a:	460a      	mov	r2, r1
 801075c:	2100      	movs	r1, #0
 801075e:	f7f7 f95d 	bl	8007a1c <sx127x_transceive>
}
 8010762:	bd08      	pop	{r3, pc}

08010764 <sx127x_write>:
{
 8010764:	b508      	push	{r3, lr}
 8010766:	4613      	mov	r3, r2
	return sx127x_transceive(reg_addr | BIT(7), true, data, len);
 8010768:	460a      	mov	r2, r1
 801076a:	2101      	movs	r1, #1
 801076c:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8010770:	f7f7 f954 	bl	8007a1c <sx127x_transceive>
}
 8010774:	bd08      	pop	{r3, pc}

08010776 <memcpy1>:
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
    while( size-- )
 8010776:	e004      	b.n	8010782 <memcpy1+0xc>
    {
        *dst++ = *src++;
 8010778:	f811 2b01 	ldrb.w	r2, [r1], #1
 801077c:	f800 2b01 	strb.w	r2, [r0], #1
    while( size-- )
 8010780:	461a      	mov	r2, r3
 8010782:	1e53      	subs	r3, r2, #1
 8010784:	b29b      	uxth	r3, r3
 8010786:	2a00      	cmp	r2, #0
 8010788:	d1f6      	bne.n	8010778 <memcpy1+0x2>
    }
}
 801078a:	4770      	bx	lr

0801078c <TimerSetTimeout>:
    // Intentional wrap around. Works Ok if tick duration below 1ms
    return RtcTick2Ms( nowInTicks - pastInTicks );
}

static void TimerSetTimeout( TimerEvent_t *obj )
{
 801078c:	b570      	push	{r4, r5, r6, lr}
 801078e:	4604      	mov	r4, r0
    int32_t minTicks= RtcGetMinimumTimeout( );
 8010790:	f7ff ff97 	bl	80106c2 <RtcGetMinimumTimeout>
 8010794:	4605      	mov	r5, r0
    obj->IsNext2Expire = true;
 8010796:	2301      	movs	r3, #1
 8010798:	7263      	strb	r3, [r4, #9]

    // In case deadline too soon
    if( obj->Timestamp  < ( RtcGetTimerElapsedTime( ) + minTicks ) )
 801079a:	6826      	ldr	r6, [r4, #0]
 801079c:	f7f6 fc7c 	bl	8007098 <RtcGetTimerElapsedTime>
 80107a0:	4428      	add	r0, r5
 80107a2:	4286      	cmp	r6, r0
 80107a4:	d303      	bcc.n	80107ae <TimerSetTimeout+0x22>
    {
        obj->Timestamp = RtcGetTimerElapsedTime( ) + minTicks;
    }
    RtcSetAlarm( obj->Timestamp );
 80107a6:	6820      	ldr	r0, [r4, #0]
 80107a8:	f7f6 fc8c 	bl	80070c4 <RtcSetAlarm>
}
 80107ac:	bd70      	pop	{r4, r5, r6, pc}
        obj->Timestamp = RtcGetTimerElapsedTime( ) + minTicks;
 80107ae:	f7f6 fc73 	bl	8007098 <RtcGetTimerElapsedTime>
 80107b2:	4405      	add	r5, r0
 80107b4:	6025      	str	r5, [r4, #0]
 80107b6:	e7f6      	b.n	80107a6 <TimerSetTimeout+0x1a>

080107b8 <TimerInit>:
    obj->Timestamp = 0;
 80107b8:	2300      	movs	r3, #0
 80107ba:	6003      	str	r3, [r0, #0]
    obj->ReloadValue = 0;
 80107bc:	6043      	str	r3, [r0, #4]
    obj->IsStarted = false;
 80107be:	7203      	strb	r3, [r0, #8]
    obj->IsNext2Expire = false;
 80107c0:	7243      	strb	r3, [r0, #9]
    obj->Callback = callback;
 80107c2:	60c1      	str	r1, [r0, #12]
    obj->Context = NULL;
 80107c4:	6103      	str	r3, [r0, #16]
    obj->Next = NULL;
 80107c6:	6143      	str	r3, [r0, #20]
}
 80107c8:	4770      	bx	lr

080107ca <TimerSetValue>:
{
 80107ca:	b538      	push	{r3, r4, r5, lr}
 80107cc:	4604      	mov	r4, r0
    uint32_t ticks = RtcMs2Tick( value );
 80107ce:	4608      	mov	r0, r1
 80107d0:	f7ff ff84 	bl	80106dc <RtcMs2Tick>
 80107d4:	4605      	mov	r5, r0
    TimerStop( obj );
 80107d6:	4620      	mov	r0, r4
 80107d8:	f7f7 fd76 	bl	80082c8 <TimerStop>
    minValue = RtcGetMinimumTimeout( );
 80107dc:	f7ff ff71 	bl	80106c2 <RtcGetMinimumTimeout>
    if( ticks < minValue )
 80107e0:	4285      	cmp	r5, r0
 80107e2:	d300      	bcc.n	80107e6 <TimerSetValue+0x1c>
    uint32_t ticks = RtcMs2Tick( value );
 80107e4:	4628      	mov	r0, r5
    obj->Timestamp = ticks;
 80107e6:	6020      	str	r0, [r4, #0]
    obj->ReloadValue = ticks;
 80107e8:	6060      	str	r0, [r4, #4]
}
 80107ea:	bd38      	pop	{r3, r4, r5, pc}

080107ec <TimerGetCurrentTime>:
{
 80107ec:	b508      	push	{r3, lr}
    uint32_t now = RtcGetTimerValue( );
 80107ee:	f7ff ff60 	bl	80106b2 <RtcGetTimerValue>
    return  RtcTick2Ms( now );
 80107f2:	f7ff ff74 	bl	80106de <RtcTick2Ms>
}
 80107f6:	bd08      	pop	{r3, pc}

080107f8 <TimerGetElapsedTime>:
{
 80107f8:	b538      	push	{r3, r4, r5, lr}
    if ( past == 0 )
 80107fa:	4604      	mov	r4, r0
 80107fc:	b908      	cbnz	r0, 8010802 <TimerGetElapsedTime+0xa>
}
 80107fe:	4620      	mov	r0, r4
 8010800:	bd38      	pop	{r3, r4, r5, pc}
    uint32_t nowInTicks = RtcGetTimerValue( );
 8010802:	f7ff ff56 	bl	80106b2 <RtcGetTimerValue>
 8010806:	4605      	mov	r5, r0
    uint32_t pastInTicks = RtcMs2Tick( past );
 8010808:	4620      	mov	r0, r4
 801080a:	f7ff ff67 	bl	80106dc <RtcMs2Tick>
    return RtcTick2Ms( nowInTicks - pastInTicks );
 801080e:	1a28      	subs	r0, r5, r0
 8010810:	f7ff ff65 	bl	80106de <RtcTick2Ms>
 8010814:	4604      	mov	r4, r0
 8010816:	e7f2      	b.n	80107fe <TimerGetElapsedTime+0x6>

08010818 <DelayMs>:
{
    DelayMs( s * 1000.0f );
}

void DelayMs( uint32_t ms )
{
 8010818:	b508      	push	{r3, lr}
    DelayMsMcu( ms );
 801081a:	f7ff ff54 	bl	80106c6 <DelayMsMcu>
}
 801081e:	bd08      	pop	{r3, pc}

08010820 <SX1276ConvertPllStepToFreqInHz>:
    freqInHzInt = pllSteps >> SX1276_PLL_STEP_SHIFT_AMOUNT;
 8010820:	0a01      	lsrs	r1, r0, #8
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 8010822:	f643 5209 	movw	r2, #15625	; 0x3d09
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 8010826:	b2c3      	uxtb	r3, r0
 8010828:	fb02 f303 	mul.w	r3, r2, r3
 801082c:	3380      	adds	r3, #128	; 0x80
 801082e:	0a1b      	lsrs	r3, r3, #8
}
 8010830:	fb02 3001 	mla	r0, r2, r1, r3
 8010834:	4770      	bx	lr

08010836 <SX1276GetGfskTimeOnAirNumerator>:
    return ( preambleLen << 3 ) +
 8010836:	00c0      	lsls	r0, r0, #3
           ( ( fixLen == false ) ? 8 : 0 ) +
 8010838:	b941      	cbnz	r1, 801084c <SX1276GetGfskTimeOnAirNumerator+0x16>
 801083a:	2108      	movs	r1, #8
    return ( preambleLen << 3 ) +
 801083c:	4408      	add	r0, r1
           ( ( fixLen == false ) ? 8 : 0 ) +
 801083e:	3018      	adds	r0, #24
               ( ( crcOn == true ) ? 2 : 0 ) 
 8010840:	b133      	cbz	r3, 8010850 <SX1276GetGfskTimeOnAirNumerator+0x1a>
 8010842:	2302      	movs	r3, #2
               ( 0 ) + // Address filter size
 8010844:	441a      	add	r2, r3
}
 8010846:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 801084a:	4770      	bx	lr
           ( ( fixLen == false ) ? 8 : 0 ) +
 801084c:	2100      	movs	r1, #0
 801084e:	e7f5      	b.n	801083c <SX1276GetGfskTimeOnAirNumerator+0x6>
               ( ( crcOn == true ) ? 2 : 0 ) 
 8010850:	2300      	movs	r3, #0
 8010852:	e7f7      	b.n	8010844 <SX1276GetGfskTimeOnAirNumerator+0xe>

08010854 <SX1276GetLoRaTimeOnAirNumerator>:
{
 8010854:	b570      	push	{r4, r5, r6, lr}
 8010856:	f89d 4010 	ldrb.w	r4, [sp, #16]
 801085a:	f89d 5018 	ldrb.w	r5, [sp, #24]
    int32_t crDenom           = coderate + 4;
 801085e:	3204      	adds	r2, #4
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8010860:	f1a1 0c05 	sub.w	ip, r1, #5
 8010864:	f1bc 0f01 	cmp.w	ip, #1
 8010868:	d932      	bls.n	80108d0 <SX1276GetLoRaTimeOnAirNumerator+0x7c>
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801086a:	b918      	cbnz	r0, 8010874 <SX1276GetLoRaTimeOnAirNumerator+0x20>
 801086c:	f1a1 060b 	sub.w	r6, r1, #11
 8010870:	2e01      	cmp	r6, #1
 8010872:	d935      	bls.n	80108e0 <SX1276GetLoRaTimeOnAirNumerator+0x8c>
 8010874:	2801      	cmp	r0, #1
 8010876:	d02f      	beq.n	80108d8 <SX1276GetLoRaTimeOnAirNumerator+0x84>
    bool    lowDatareOptimize = false;
 8010878:	2600      	movs	r6, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801087a:	f89d e014 	ldrb.w	lr, [sp, #20]
 801087e:	ea4f 0ece 	mov.w	lr, lr, lsl #3
                            ( crcOn ? 16 : 0 ) -
 8010882:	b38d      	cbz	r5, 80108e8 <SX1276GetLoRaTimeOnAirNumerator+0x94>
 8010884:	f04f 0c10 	mov.w	ip, #16
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8010888:	44e6      	add	lr, ip
                            ( 4 * datarate ) +
 801088a:	0088      	lsls	r0, r1, #2
                            ( crcOn ? 16 : 0 ) -
 801088c:	ebae 0e81 	sub.w	lr, lr, r1, lsl #2
                            ( fixLen ? 0 : 20 );
 8010890:	b36c      	cbz	r4, 80108ee <SX1276GetLoRaTimeOnAirNumerator+0x9a>
 8010892:	f04f 0c00 	mov.w	ip, #0
                            ( 4 * datarate ) +
 8010896:	44f4      	add	ip, lr
    if( datarate <= 6 )
 8010898:	2906      	cmp	r1, #6
 801089a:	d904      	bls.n	80108a6 <SX1276GetLoRaTimeOnAirNumerator+0x52>
        ceilNumerator += 8;
 801089c:	f10c 0c08 	add.w	ip, ip, #8
        if( lowDatareOptimize == true )
 80108a0:	b10e      	cbz	r6, 80108a6 <SX1276GetLoRaTimeOnAirNumerator+0x52>
            ceilDenominator = 4 * ( datarate - 2 );
 80108a2:	1e88      	subs	r0, r1, #2
 80108a4:	0080      	lsls	r0, r0, #2
    if( ceilNumerator < 0 )
 80108a6:	f1bc 0f00 	cmp.w	ip, #0
 80108aa:	db23      	blt.n	80108f4 <SX1276GetLoRaTimeOnAirNumerator+0xa0>
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80108ac:	4484      	add	ip, r0
 80108ae:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80108b2:	fb9c fcf0 	sdiv	ip, ip, r0
 80108b6:	fb02 330c 	mla	r3, r2, ip, r3
    int32_t intermediate =
 80108ba:	f103 000c 	add.w	r0, r3, #12
    if( datarate <= 6 )
 80108be:	2906      	cmp	r1, #6
 80108c0:	d801      	bhi.n	80108c6 <SX1276GetLoRaTimeOnAirNumerator+0x72>
        intermediate += 2;
 80108c2:	f103 000e 	add.w	r0, r3, #14
    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 80108c6:	0080      	lsls	r0, r0, #2
 80108c8:	3001      	adds	r0, #1
 80108ca:	3902      	subs	r1, #2
}
 80108cc:	4088      	lsls	r0, r1
 80108ce:	bd70      	pop	{r4, r5, r6, pc}
        if( preambleLen < 12 )
 80108d0:	2b0b      	cmp	r3, #11
 80108d2:	d8ca      	bhi.n	801086a <SX1276GetLoRaTimeOnAirNumerator+0x16>
            preambleLen = 12;
 80108d4:	230c      	movs	r3, #12
 80108d6:	e7c8      	b.n	801086a <SX1276GetLoRaTimeOnAirNumerator+0x16>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80108d8:	290c      	cmp	r1, #12
 80108da:	d003      	beq.n	80108e4 <SX1276GetLoRaTimeOnAirNumerator+0x90>
    bool    lowDatareOptimize = false;
 80108dc:	2600      	movs	r6, #0
 80108de:	e7cc      	b.n	801087a <SX1276GetLoRaTimeOnAirNumerator+0x26>
        lowDatareOptimize = true;
 80108e0:	2601      	movs	r6, #1
 80108e2:	e7ca      	b.n	801087a <SX1276GetLoRaTimeOnAirNumerator+0x26>
 80108e4:	2601      	movs	r6, #1
 80108e6:	e7c8      	b.n	801087a <SX1276GetLoRaTimeOnAirNumerator+0x26>
                            ( crcOn ? 16 : 0 ) -
 80108e8:	f04f 0c00 	mov.w	ip, #0
 80108ec:	e7cc      	b.n	8010888 <SX1276GetLoRaTimeOnAirNumerator+0x34>
                            ( fixLen ? 0 : 20 );
 80108ee:	f04f 0c14 	mov.w	ip, #20
 80108f2:	e7d0      	b.n	8010896 <SX1276GetLoRaTimeOnAirNumerator+0x42>
        ceilNumerator = 0;
 80108f4:	f04f 0c00 	mov.w	ip, #0
 80108f8:	e7d8      	b.n	80108ac <SX1276GetLoRaTimeOnAirNumerator+0x58>

080108fa <SX1276ReadFifo>:
{
 80108fa:	b508      	push	{r3, lr}
 80108fc:	460a      	mov	r2, r1
    SX1276ReadBuffer( 0, buffer, size );
 80108fe:	4601      	mov	r1, r0
 8010900:	2000      	movs	r0, #0
 8010902:	f7f7 f9db 	bl	8007cbc <SX1276ReadBuffer>
}
 8010906:	bd08      	pop	{r3, pc}

08010908 <SX1276WriteFifo>:
{
 8010908:	b508      	push	{r3, lr}
 801090a:	460a      	mov	r2, r1
    SX1276WriteBuffer( 0, buffer, size );
 801090c:	4601      	mov	r1, r0
 801090e:	2000      	movs	r0, #0
 8010910:	f7f7 fb24 	bl	8007f5c <SX1276WriteBuffer>
}
 8010914:	bd08      	pop	{r3, pc}

08010916 <SX1276GetTimeOnAir>:
{
 8010916:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010918:	b085      	sub	sp, #20
 801091a:	460e      	mov	r6, r1
 801091c:	4615      	mov	r5, r2
 801091e:	461a      	mov	r2, r3
 8010920:	f8bd c028 	ldrh.w	ip, [sp, #40]	; 0x28
 8010924:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
 8010928:	f89d 7030 	ldrb.w	r7, [sp, #48]	; 0x30
 801092c:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
    switch( modem )
 8010930:	b148      	cbz	r0, 8010946 <SX1276GetTimeOnAir+0x30>
 8010932:	2801      	cmp	r0, #1
 8010934:	d010      	beq.n	8010958 <SX1276GetTimeOnAir+0x42>
 8010936:	2501      	movs	r5, #1
 8010938:	2400      	movs	r4, #0
    return ( numerator + denominator - 1 ) / denominator;
 801093a:	1960      	adds	r0, r4, r5
 801093c:	3801      	subs	r0, #1
}
 801093e:	fbb0 f0f5 	udiv	r0, r0, r5
 8010942:	b005      	add	sp, #20
 8010944:	bdf0      	pop	{r4, r5, r6, r7, pc}
            numerator   = 1000U * SX1276GetGfskTimeOnAirNumerator( preambleLen, fixLen, payloadLen, crcOn );
 8010946:	463a      	mov	r2, r7
 8010948:	4660      	mov	r0, ip
 801094a:	f7ff ff74 	bl	8010836 <SX1276GetGfskTimeOnAirNumerator>
 801094e:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8010952:	fb00 f404 	mul.w	r4, r0, r4
        break;
 8010956:	e7f0      	b.n	801093a <SX1276GetTimeOnAir+0x24>
            numerator   = 1000U * SX1276GetLoRaTimeOnAirNumerator( bandwidth, datarate, coderate, preambleLen, fixLen,
 8010958:	9302      	str	r3, [sp, #8]
 801095a:	9701      	str	r7, [sp, #4]
 801095c:	9100      	str	r1, [sp, #0]
 801095e:	4663      	mov	r3, ip
 8010960:	4629      	mov	r1, r5
 8010962:	4630      	mov	r0, r6
 8010964:	f7ff ff76 	bl	8010854 <SX1276GetLoRaTimeOnAirNumerator>
 8010968:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 801096c:	fb00 f404 	mul.w	r4, r0, r4
            denominator = SX1276GetLoRaBandwidthInHz( bandwidth );
 8010970:	4630      	mov	r0, r6
 8010972:	f7f7 fd25 	bl	80083c0 <SX1276GetLoRaBandwidthInHz>
 8010976:	4605      	mov	r5, r0
        break;
 8010978:	e7df      	b.n	801093a <SX1276GetTimeOnAir+0x24>

0801097a <SX1276Write>:
{
 801097a:	b500      	push	{lr}
 801097c:	b083      	sub	sp, #12
 801097e:	f88d 1007 	strb.w	r1, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8010982:	2201      	movs	r2, #1
 8010984:	f10d 0107 	add.w	r1, sp, #7
 8010988:	f7f7 fae8 	bl	8007f5c <SX1276WriteBuffer>
}
 801098c:	b003      	add	sp, #12
 801098e:	f85d fb04 	ldr.w	pc, [sp], #4

08010992 <SX1276Read>:
{
 8010992:	b500      	push	{lr}
 8010994:	b083      	sub	sp, #12
    SX1276ReadBuffer( addr, &data, 1 );
 8010996:	2201      	movs	r2, #1
 8010998:	f10d 0107 	add.w	r1, sp, #7
 801099c:	f7f7 f98e 	bl	8007cbc <SX1276ReadBuffer>
}
 80109a0:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80109a4:	b003      	add	sp, #12
 80109a6:	f85d fb04 	ldr.w	pc, [sp], #4

080109aa <SX1276SetOpMode>:
{
 80109aa:	b510      	push	{r4, lr}
    if( opMode == RF_OPMODE_SLEEP )
 80109ac:	4604      	mov	r4, r0
 80109ae:	b970      	cbnz	r0, 80109ce <SX1276SetOpMode+0x24>
        SX1276SetAntSwLowPower( true );
 80109b0:	2001      	movs	r0, #1
 80109b2:	f7ff fecd 	bl	8010750 <SX1276SetAntSwLowPower>
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 80109b6:	2001      	movs	r0, #1
 80109b8:	f7ff ffeb 	bl	8010992 <SX1276Read>
 80109bc:	b241      	sxtb	r1, r0
 80109be:	f021 0107 	bic.w	r1, r1, #7
 80109c2:	4321      	orrs	r1, r4
 80109c4:	b2c9      	uxtb	r1, r1
 80109c6:	2001      	movs	r0, #1
 80109c8:	f7ff ffd7 	bl	801097a <SX1276Write>
}
 80109cc:	bd10      	pop	{r4, pc}
        SX1276SetBoardTcxo( true );
 80109ce:	2001      	movs	r0, #1
 80109d0:	f7ff febf 	bl	8010752 <SX1276SetBoardTcxo>
        SX1276SetAntSwLowPower( false );
 80109d4:	2000      	movs	r0, #0
 80109d6:	f7ff febb 	bl	8010750 <SX1276SetAntSwLowPower>
        SX1276SetAntSw( opMode );
 80109da:	4620      	mov	r0, r4
 80109dc:	f7ff feba 	bl	8010754 <SX1276SetAntSw>
 80109e0:	e7e9      	b.n	80109b6 <SX1276SetOpMode+0xc>

080109e2 <SX1276IsChannelFree>:
{
 80109e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109e4:	4607      	mov	r7, r0
 80109e6:	460c      	mov	r4, r1
 80109e8:	4616      	mov	r6, r2
 80109ea:	461d      	mov	r5, r3
    SX1276SetSleep( );
 80109ec:	f7f8 f842 	bl	8008a74 <SX1276SetSleep>
    SX1276SetModem( MODEM_FSK );
 80109f0:	2000      	movs	r0, #0
 80109f2:	f7f8 fad5 	bl	8008fa0 <SX1276SetModem>
    SX1276SetChannel( freq );
 80109f6:	4638      	mov	r0, r7
 80109f8:	f7f7 fd0c 	bl	8008414 <SX1276SetChannel>
    SX1276Write( REG_RXBW, GetFskBandwidthRegValue( rxBandwidth ) );
 80109fc:	4620      	mov	r0, r4
 80109fe:	f7f7 fcb7 	bl	8008370 <GetFskBandwidthRegValue>
 8010a02:	4604      	mov	r4, r0
 8010a04:	4601      	mov	r1, r0
 8010a06:	2012      	movs	r0, #18
 8010a08:	f7ff ffb7 	bl	801097a <SX1276Write>
    SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( rxBandwidth ) );
 8010a0c:	4621      	mov	r1, r4
 8010a0e:	2013      	movs	r0, #19
 8010a10:	f7ff ffb3 	bl	801097a <SX1276Write>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8010a14:	2005      	movs	r0, #5
 8010a16:	f7ff ffc8 	bl	80109aa <SX1276SetOpMode>
    DelayMs( 1 );
 8010a1a:	2001      	movs	r0, #1
 8010a1c:	f7ff fefc 	bl	8010818 <DelayMs>
    carrierSenseTime = TimerGetCurrentTime( );
 8010a20:	f7ff fee4 	bl	80107ec <TimerGetCurrentTime>
 8010a24:	4604      	mov	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8010a26:	4620      	mov	r0, r4
 8010a28:	f7ff fee6 	bl	80107f8 <TimerGetElapsedTime>
 8010a2c:	42a8      	cmp	r0, r5
 8010a2e:	d206      	bcs.n	8010a3e <SX1276IsChannelFree+0x5c>
        rssi = SX1276ReadRssi( MODEM_FSK );
 8010a30:	2000      	movs	r0, #0
 8010a32:	f7f8 fa8d 	bl	8008f50 <SX1276ReadRssi>
        if( rssi > rssiThresh )
 8010a36:	42b0      	cmp	r0, r6
 8010a38:	ddf5      	ble.n	8010a26 <SX1276IsChannelFree+0x44>
            status = false;
 8010a3a:	2400      	movs	r4, #0
 8010a3c:	e000      	b.n	8010a40 <SX1276IsChannelFree+0x5e>
    bool status = true;
 8010a3e:	2401      	movs	r4, #1
    SX1276SetSleep( );
 8010a40:	f7f8 f818 	bl	8008a74 <SX1276SetSleep>
}
 8010a44:	4620      	mov	r0, r4
 8010a46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010a48 <SX1276Random>:
{
 8010a48:	b538      	push	{r3, r4, r5, lr}
    SX1276SetModem( MODEM_LORA );
 8010a4a:	2001      	movs	r0, #1
 8010a4c:	f7f8 faa8 	bl	8008fa0 <SX1276SetModem>
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8010a50:	21ff      	movs	r1, #255	; 0xff
 8010a52:	2011      	movs	r0, #17
 8010a54:	f7ff ff91 	bl	801097a <SX1276Write>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8010a58:	2005      	movs	r0, #5
 8010a5a:	f7ff ffa6 	bl	80109aa <SX1276SetOpMode>
    uint32_t rnd = 0;
 8010a5e:	2500      	movs	r5, #0
    for( i = 0; i < 32; i++ )
 8010a60:	462c      	mov	r4, r5
 8010a62:	e00b      	b.n	8010a7c <SX1276Random+0x34>
        DelayMs( 1 );
 8010a64:	2001      	movs	r0, #1
 8010a66:	f7ff fed7 	bl	8010818 <DelayMs>
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8010a6a:	202c      	movs	r0, #44	; 0x2c
 8010a6c:	f7ff ff91 	bl	8010992 <SX1276Read>
 8010a70:	f000 0001 	and.w	r0, r0, #1
 8010a74:	40a0      	lsls	r0, r4
 8010a76:	4305      	orrs	r5, r0
    for( i = 0; i < 32; i++ )
 8010a78:	3401      	adds	r4, #1
 8010a7a:	b2e4      	uxtb	r4, r4
 8010a7c:	2c1f      	cmp	r4, #31
 8010a7e:	d9f1      	bls.n	8010a64 <SX1276Random+0x1c>
    SX1276SetSleep( );
 8010a80:	f7f7 fff8 	bl	8008a74 <SX1276SetSleep>
}
 8010a84:	4628      	mov	r0, r5
 8010a86:	bd38      	pop	{r3, r4, r5, pc}

08010a88 <SX1276GetWakeupTime>:
{
 8010a88:	b508      	push	{r3, lr}
    return SX1276GetBoardTcxoWakeupTime( ) + RADIO_WAKEUP_TIME;
 8010a8a:	f7ff fe5f 	bl	801074c <SX1276GetBoardTcxoWakeupTime>
}
 8010a8e:	3001      	adds	r0, #1
 8010a90:	bd08      	pop	{r3, pc}

08010a92 <uart_stm32_config_get>:
	struct uart_stm32_data *data = dev->data;
 8010a92:	6903      	ldr	r3, [r0, #16]
	cfg->baudrate = data->baud_rate;
 8010a94:	681b      	ldr	r3, [r3, #0]
 8010a96:	600b      	str	r3, [r1, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8010a98:	6843      	ldr	r3, [r0, #4]
 8010a9a:	681b      	ldr	r3, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
	switch (parity) {
 8010aa2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010aa6:	d02f      	beq.n	8010b08 <uart_stm32_config_get+0x76>
 8010aa8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8010aac:	d12e      	bne.n	8010b0c <uart_stm32_config_get+0x7a>
 8010aae:	2301      	movs	r3, #1
	cfg->parity = uart_stm32_ll2cfg_parity(uart_stm32_get_parity(dev));
 8010ab0:	710b      	strb	r3, [r1, #4]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8010ab2:	6843      	ldr	r3, [r0, #4]
 8010ab4:	681b      	ldr	r3, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 8010ab6:	685b      	ldr	r3, [r3, #4]
 8010ab8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	switch (sb) {
 8010abc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010ac0:	d028      	beq.n	8010b14 <uart_stm32_config_get+0x82>
 8010ac2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8010ac6:	d027      	beq.n	8010b18 <uart_stm32_config_get+0x86>
 8010ac8:	b313      	cbz	r3, 8010b10 <uart_stm32_config_get+0x7e>
		return UART_CFG_STOP_BITS_2;
 8010aca:	2303      	movs	r3, #3
	cfg->stop_bits = uart_stm32_ll2cfg_stopbits(
 8010acc:	714b      	strb	r3, [r1, #5]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8010ace:	6843      	ldr	r3, [r0, #4]
 8010ad0:	681a      	ldr	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 8010ad2:	6813      	ldr	r3, [r2, #0]
 8010ad4:	f003 2310 	and.w	r3, r3, #268439552	; 0x10001000
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 8010ad8:	6812      	ldr	r2, [r2, #0]
 8010ada:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
	switch (db) {
 8010ade:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010ae2:	d01d      	beq.n	8010b20 <uart_stm32_config_get+0x8e>
 8010ae4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8010ae8:	d11d      	bne.n	8010b26 <uart_stm32_config_get+0x94>
		if (p == LL_USART_PARITY_NONE) {
 8010aea:	b1ba      	cbz	r2, 8010b1c <uart_stm32_config_get+0x8a>
			return UART_CFG_DATA_BITS_6;
 8010aec:	2301      	movs	r3, #1
	cfg->data_bits = uart_stm32_ll2cfg_databits(
 8010aee:	718b      	strb	r3, [r1, #6]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8010af0:	6843      	ldr	r3, [r0, #4]
 8010af2:	681b      	ldr	r3, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 8010af4:	689b      	ldr	r3, [r3, #8]
 8010af6:	f403 7340 	and.w	r3, r3, #768	; 0x300
	if (fc == LL_USART_HWCONTROL_RTS_CTS) {
 8010afa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010afe:	d019      	beq.n	8010b34 <uart_stm32_config_get+0xa2>
	return UART_CFG_FLOW_CTRL_NONE;
 8010b00:	2300      	movs	r3, #0
	cfg->flow_ctrl = uart_stm32_ll2cfg_hwctrl(
 8010b02:	71cb      	strb	r3, [r1, #7]
}
 8010b04:	2000      	movs	r0, #0
 8010b06:	4770      	bx	lr
		return UART_CFG_PARITY_EVEN;
 8010b08:	2302      	movs	r3, #2
 8010b0a:	e7d1      	b.n	8010ab0 <uart_stm32_config_get+0x1e>
		return UART_CFG_PARITY_NONE;
 8010b0c:	2300      	movs	r3, #0
 8010b0e:	e7cf      	b.n	8010ab0 <uart_stm32_config_get+0x1e>
		return UART_CFG_STOP_BITS_1;
 8010b10:	2301      	movs	r3, #1
 8010b12:	e7db      	b.n	8010acc <uart_stm32_config_get+0x3a>
	switch (sb) {
 8010b14:	2300      	movs	r3, #0
 8010b16:	e7d9      	b.n	8010acc <uart_stm32_config_get+0x3a>
		return UART_CFG_STOP_BITS_1_5;
 8010b18:	2302      	movs	r3, #2
 8010b1a:	e7d7      	b.n	8010acc <uart_stm32_config_get+0x3a>
			return UART_CFG_DATA_BITS_7;
 8010b1c:	2302      	movs	r3, #2
 8010b1e:	e7e6      	b.n	8010aee <uart_stm32_config_get+0x5c>
		if (p == LL_USART_PARITY_NONE) {
 8010b20:	b922      	cbnz	r2, 8010b2c <uart_stm32_config_get+0x9a>
			return UART_CFG_DATA_BITS_9;
 8010b22:	2304      	movs	r3, #4
 8010b24:	e7e3      	b.n	8010aee <uart_stm32_config_get+0x5c>
		if (p == LL_USART_PARITY_NONE) {
 8010b26:	b91a      	cbnz	r2, 8010b30 <uart_stm32_config_get+0x9e>
			return UART_CFG_DATA_BITS_8;
 8010b28:	2303      	movs	r3, #3
 8010b2a:	e7e0      	b.n	8010aee <uart_stm32_config_get+0x5c>
			return UART_CFG_DATA_BITS_8;
 8010b2c:	2303      	movs	r3, #3
 8010b2e:	e7de      	b.n	8010aee <uart_stm32_config_get+0x5c>
			return UART_CFG_DATA_BITS_7;
 8010b30:	2302      	movs	r3, #2
 8010b32:	e7dc      	b.n	8010aee <uart_stm32_config_get+0x5c>
		return UART_CFG_FLOW_CTRL_RTS_CTS;
 8010b34:	2301      	movs	r3, #1
 8010b36:	e7e4      	b.n	8010b02 <uart_stm32_config_get+0x70>

08010b38 <uart_stm32_poll_in>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8010b38:	6843      	ldr	r3, [r0, #4]
 8010b3a:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8010b3c:	69da      	ldr	r2, [r3, #28]
 8010b3e:	f012 0f08 	tst.w	r2, #8
 8010b42:	d001      	beq.n	8010b48 <uart_stm32_poll_in+0x10>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8010b44:	2208      	movs	r2, #8
 8010b46:	621a      	str	r2, [r3, #32]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 8010b48:	69da      	ldr	r2, [r3, #28]
 8010b4a:	f012 0f20 	tst.w	r2, #32
 8010b4e:	d003      	beq.n	8010b58 <uart_stm32_poll_in+0x20>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8010b50:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
	*c = (unsigned char)LL_USART_ReceiveData8(UartInstance);
 8010b52:	700b      	strb	r3, [r1, #0]
	return 0;
 8010b54:	2000      	movs	r0, #0
 8010b56:	4770      	bx	lr
		return -1;
 8010b58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8010b5c:	4770      	bx	lr

08010b5e <uart_stm32_poll_out>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8010b5e:	6843      	ldr	r3, [r0, #4]
 8010b60:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8010b62:	69da      	ldr	r2, [r3, #28]
 8010b64:	f012 0f80 	tst.w	r2, #128	; 0x80
 8010b68:	d0fb      	beq.n	8010b62 <uart_stm32_poll_out+0x4>
	__asm__ volatile(
 8010b6a:	f04f 0010 	mov.w	r0, #16
 8010b6e:	f3ef 8211 	mrs	r2, BASEPRI
 8010b72:	f380 8812 	msr	BASEPRI_MAX, r0
 8010b76:	f3bf 8f6f 	isb	sy
 8010b7a:	69d8      	ldr	r0, [r3, #28]
 8010b7c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8010b80:	d104      	bne.n	8010b8c <uart_stm32_poll_out+0x2e>
	__asm__ volatile(
 8010b82:	f382 8811 	msr	BASEPRI, r2
 8010b86:	f3bf 8f6f 	isb	sy
}
 8010b8a:	e7ea      	b.n	8010b62 <uart_stm32_poll_out+0x4>
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
 8010b8c:	b289      	uxth	r1, r1
 8010b8e:	8519      	strh	r1, [r3, #40]	; 0x28
	__asm__ volatile(
 8010b90:	f382 8811 	msr	BASEPRI, r2
 8010b94:	f3bf 8f6f 	isb	sy
}
 8010b98:	4770      	bx	lr

08010b9a <uart_stm32_err_check>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8010b9a:	6843      	ldr	r3, [r0, #4]
 8010b9c:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8010b9e:	69d8      	ldr	r0, [r3, #28]
 8010ba0:	f010 0008 	ands.w	r0, r0, #8
 8010ba4:	d000      	beq.n	8010ba8 <uart_stm32_err_check+0xe>
		err |= UART_ERROR_OVERRUN;
 8010ba6:	2001      	movs	r0, #1
  return ((READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1UL : 0UL);
 8010ba8:	69da      	ldr	r2, [r3, #28]
 8010baa:	f012 0f01 	tst.w	r2, #1
 8010bae:	d001      	beq.n	8010bb4 <uart_stm32_err_check+0x1a>
		err |= UART_ERROR_PARITY;
 8010bb0:	f040 0002 	orr.w	r0, r0, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8010bb4:	69da      	ldr	r2, [r3, #28]
 8010bb6:	f012 0f02 	tst.w	r2, #2
 8010bba:	d001      	beq.n	8010bc0 <uart_stm32_err_check+0x26>
		err |= UART_ERROR_FRAMING;
 8010bbc:	f040 0004 	orr.w	r0, r0, #4
  return ((READ_BIT(USARTx->ISR, USART_ISR_LBDF) == (USART_ISR_LBDF)) ? 1UL : 0UL);
 8010bc0:	69da      	ldr	r2, [r3, #28]
 8010bc2:	f412 7f80 	tst.w	r2, #256	; 0x100
 8010bc6:	d001      	beq.n	8010bcc <uart_stm32_err_check+0x32>
		err |= UART_BREAK;
 8010bc8:	f040 0008 	orr.w	r0, r0, #8
	if (err & UART_BREAK) {
 8010bcc:	f010 0f08 	tst.w	r0, #8
 8010bd0:	d002      	beq.n	8010bd8 <uart_stm32_err_check+0x3e>
  WRITE_REG(USARTx->ICR, USART_ICR_LBDCF);
 8010bd2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010bd6:	621a      	str	r2, [r3, #32]
	if (err & UART_ERROR_OVERRUN) {
 8010bd8:	f010 0f01 	tst.w	r0, #1
 8010bdc:	d001      	beq.n	8010be2 <uart_stm32_err_check+0x48>
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8010bde:	2208      	movs	r2, #8
 8010be0:	621a      	str	r2, [r3, #32]
	if (err & UART_ERROR_PARITY) {
 8010be2:	f010 0f02 	tst.w	r0, #2
 8010be6:	d001      	beq.n	8010bec <uart_stm32_err_check+0x52>
  WRITE_REG(USARTx->ICR, USART_ICR_PECF);
 8010be8:	2201      	movs	r2, #1
 8010bea:	621a      	str	r2, [r3, #32]
	if (err & UART_ERROR_FRAMING) {
 8010bec:	f010 0f04 	tst.w	r0, #4
 8010bf0:	d001      	beq.n	8010bf6 <uart_stm32_err_check+0x5c>
  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
 8010bf2:	2202      	movs	r2, #2
 8010bf4:	621a      	str	r2, [r3, #32]
  WRITE_REG(USARTx->ICR, USART_ICR_NECF);
 8010bf6:	2204      	movs	r2, #4
 8010bf8:	621a      	str	r2, [r3, #32]
}
 8010bfa:	4770      	bx	lr

08010bfc <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
 8010bfc:	b410      	push	{r4}
	*state = &config->states[0];
 8010bfe:	6803      	ldr	r3, [r0, #0]
 8010c00:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
 8010c02:	e001      	b.n	8010c08 <pinctrl_lookup_state+0xc>
		if (id == (*state)->id) {
			return 0;
		}

		(*state)++;
 8010c04:	3408      	adds	r4, #8
 8010c06:	6014      	str	r4, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
 8010c08:	6814      	ldr	r4, [r2, #0]
 8010c0a:	7903      	ldrb	r3, [r0, #4]
 8010c0c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8010c10:	3b01      	subs	r3, #1
 8010c12:	f8d0 c000 	ldr.w	ip, [r0]
 8010c16:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
 8010c1a:	429c      	cmp	r4, r3
 8010c1c:	d804      	bhi.n	8010c28 <pinctrl_lookup_state+0x2c>
		if (id == (*state)->id) {
 8010c1e:	7963      	ldrb	r3, [r4, #5]
 8010c20:	428b      	cmp	r3, r1
 8010c22:	d1ef      	bne.n	8010c04 <pinctrl_lookup_state+0x8>
			return 0;
 8010c24:	2000      	movs	r0, #0
 8010c26:	e001      	b.n	8010c2c <pinctrl_lookup_state+0x30>
	}

	return -ENOENT;
 8010c28:	f06f 0001 	mvn.w	r0, #1
}
 8010c2c:	bc10      	pop	{r4}
 8010c2e:	4770      	bx	lr

08010c30 <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
 8010c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c32:	4606      	mov	r6, r0
 8010c34:	460f      	mov	r7, r1
	if (ret < 0) {
		return ret;
	}
#endif /* DT_HAS_COMPAT_STATUS_OKAY(st_stm32f1_pinctrl) */

	for (uint8_t i = 0U; i < pin_cnt; i++) {
 8010c36:	2400      	movs	r4, #0
	uint32_t func = 0;
 8010c38:	4625      	mov	r5, r4
	for (uint8_t i = 0U; i < pin_cnt; i++) {
 8010c3a:	e012      	b.n	8010c62 <pinctrl_configure_pins+0x32>
			__ASSERT_NO_MSG(STM32_DT_PINMUX_FUNC(mux));
		}
#else
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
			func = pins[i].pincfg | STM32_MODER_ALT_MODE;
		} else if (STM32_DT_PINMUX_FUNC(mux) == STM32_ANALOG) {
 8010c3c:	f002 031f 	and.w	r3, r2, #31
 8010c40:	2b10      	cmp	r3, #16
 8010c42:	d01b      	beq.n	8010c7c <pinctrl_configure_pins+0x4c>
			/* Not supported */
			__ASSERT_NO_MSG(STM32_DT_PINMUX_FUNC(mux));
		}
#endif /* DT_HAS_COMPAT_STATUS_OKAY(st_stm32f1_pinctrl) */

		pin = STM32PIN(STM32_DT_PINMUX_PORT(mux),
 8010c44:	0a53      	lsrs	r3, r2, #9
 8010c46:	011b      	lsls	r3, r3, #4
 8010c48:	b2db      	uxtb	r3, r3
 8010c4a:	f3c2 1043 	ubfx	r0, r2, #5, #4
			       STM32_DT_PINMUX_LINE(mux));

		ret = stm32_pin_configure(pin, func, STM32_DT_PINMUX_FUNC(mux));
 8010c4e:	f002 021f 	and.w	r2, r2, #31
 8010c52:	4629      	mov	r1, r5
 8010c54:	4318      	orrs	r0, r3
 8010c56:	f7f9 f8c7 	bl	8009de8 <stm32_pin_configure>
		if (ret < 0) {
 8010c5a:	2800      	cmp	r0, #0
 8010c5c:	db11      	blt.n	8010c82 <pinctrl_configure_pins+0x52>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
 8010c5e:	3401      	adds	r4, #1
 8010c60:	b2e4      	uxtb	r4, r4
 8010c62:	42bc      	cmp	r4, r7
 8010c64:	d20c      	bcs.n	8010c80 <pinctrl_configure_pins+0x50>
		mux = pins[i].pinmux;
 8010c66:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
 8010c6a:	f856 2034 	ldr.w	r2, [r6, r4, lsl #3]
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
 8010c6e:	f012 0f10 	tst.w	r2, #16
 8010c72:	d1e3      	bne.n	8010c3c <pinctrl_configure_pins+0xc>
			func = pins[i].pincfg | STM32_MODER_ALT_MODE;
 8010c74:	685d      	ldr	r5, [r3, #4]
 8010c76:	f045 0520 	orr.w	r5, r5, #32
 8010c7a:	e7e3      	b.n	8010c44 <pinctrl_configure_pins+0x14>
			func = STM32_MODER_ANALOG_MODE;
 8010c7c:	2530      	movs	r5, #48	; 0x30
 8010c7e:	e7e1      	b.n	8010c44 <pinctrl_configure_pins+0x14>
			return ret;
		}
	}

	return 0;
 8010c80:	2000      	movs	r0, #0
}
 8010c82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010c84 <LL_TIM_StructInit>:
  TIM_InitStruct->Prescaler         = (uint16_t)0x0000;
 8010c84:	2300      	movs	r3, #0
 8010c86:	8003      	strh	r3, [r0, #0]
  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 8010c88:	6043      	str	r3, [r0, #4]
  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 8010c8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010c8e:	6082      	str	r2, [r0, #8]
  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 8010c90:	60c3      	str	r3, [r0, #12]
  TIM_InitStruct->RepetitionCounter = 0x00000000U;
 8010c92:	6103      	str	r3, [r0, #16]
}
 8010c94:	4770      	bx	lr

08010c96 <LL_TIM_OC_StructInit>:
  TIM_OC_InitStruct->OCMode       = LL_TIM_OCMODE_FROZEN;
 8010c96:	2300      	movs	r3, #0
 8010c98:	6003      	str	r3, [r0, #0]
  TIM_OC_InitStruct->OCState      = LL_TIM_OCSTATE_DISABLE;
 8010c9a:	6043      	str	r3, [r0, #4]
  TIM_OC_InitStruct->OCNState     = LL_TIM_OCSTATE_DISABLE;
 8010c9c:	6083      	str	r3, [r0, #8]
  TIM_OC_InitStruct->CompareValue = 0x00000000U;
 8010c9e:	60c3      	str	r3, [r0, #12]
  TIM_OC_InitStruct->OCPolarity   = LL_TIM_OCPOLARITY_HIGH;
 8010ca0:	6103      	str	r3, [r0, #16]
  TIM_OC_InitStruct->OCNPolarity  = LL_TIM_OCPOLARITY_HIGH;
 8010ca2:	6143      	str	r3, [r0, #20]
  TIM_OC_InitStruct->OCIdleState  = LL_TIM_OCIDLESTATE_LOW;
 8010ca4:	6183      	str	r3, [r0, #24]
  TIM_OC_InitStruct->OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8010ca6:	61c3      	str	r3, [r0, #28]
}
 8010ca8:	4770      	bx	lr

08010caa <LL_TIM_OC_Init>:
{
 8010caa:	b508      	push	{r3, lr}
 8010cac:	460b      	mov	r3, r1
 8010cae:	4611      	mov	r1, r2
  switch (Channel)
 8010cb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010cb4:	d01d      	beq.n	8010cf2 <LL_TIM_OC_Init+0x48>
 8010cb6:	d80e      	bhi.n	8010cd6 <LL_TIM_OC_Init+0x2c>
 8010cb8:	2b10      	cmp	r3, #16
 8010cba:	d017      	beq.n	8010cec <LL_TIM_OC_Init+0x42>
 8010cbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010cc0:	d102      	bne.n	8010cc8 <LL_TIM_OC_Init+0x1e>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8010cc2:	f7f9 f933 	bl	8009f2c <OC3Config>
      break;
 8010cc6:	e005      	b.n	8010cd4 <LL_TIM_OC_Init+0x2a>
  switch (Channel)
 8010cc8:	2b01      	cmp	r3, #1
 8010cca:	d102      	bne.n	8010cd2 <LL_TIM_OC_Init+0x28>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8010ccc:	f7f9 f8ac 	bl	8009e28 <OC1Config>
      break;
 8010cd0:	e000      	b.n	8010cd4 <LL_TIM_OC_Init+0x2a>
  switch (Channel)
 8010cd2:	2001      	movs	r0, #1
}
 8010cd4:	bd08      	pop	{r3, pc}
  switch (Channel)
 8010cd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010cda:	d00d      	beq.n	8010cf8 <LL_TIM_OC_Init+0x4e>
 8010cdc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010ce0:	d102      	bne.n	8010ce8 <LL_TIM_OC_Init+0x3e>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8010ce2:	f7f9 f9cd 	bl	800a080 <OC6Config>
      break;
 8010ce6:	e7f5      	b.n	8010cd4 <LL_TIM_OC_Init+0x2a>
  switch (Channel)
 8010ce8:	2001      	movs	r0, #1
 8010cea:	e7f3      	b.n	8010cd4 <LL_TIM_OC_Init+0x2a>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8010cec:	f7f9 f8dc 	bl	8009ea8 <OC2Config>
      break;
 8010cf0:	e7f0      	b.n	8010cd4 <LL_TIM_OC_Init+0x2a>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8010cf2:	f7f9 f95d 	bl	8009fb0 <OC4Config>
      break;
 8010cf6:	e7ed      	b.n	8010cd4 <LL_TIM_OC_Init+0x2a>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8010cf8:	f7f9 f98e 	bl	800a018 <OC5Config>
      break;
 8010cfc:	e7ea      	b.n	8010cd4 <LL_TIM_OC_Init+0x2a>

08010cfe <UTILS_GetPLLOutputFrequency>:
  pllfreq = PLL_InputFrequency / (((UTILS_PLLInitStruct->PLLM >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8010cfe:	680a      	ldr	r2, [r1, #0]
 8010d00:	0912      	lsrs	r2, r2, #4
 8010d02:	3201      	adds	r2, #1
 8010d04:	fbb0 f0f2 	udiv	r0, r0, r2
  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
 8010d08:	684b      	ldr	r3, [r1, #4]
 8010d0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010d0e:	fb03 f000 	mul.w	r0, r3, r0
  pllfreq = pllfreq / (((UTILS_PLLInitStruct->PLLR >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U);
 8010d12:	688b      	ldr	r3, [r1, #8]
 8010d14:	0e5b      	lsrs	r3, r3, #25
 8010d16:	3301      	adds	r3, #1
 8010d18:	005b      	lsls	r3, r3, #1
}
 8010d1a:	fbb0 f0f3 	udiv	r0, r0, r3
 8010d1e:	4770      	bx	lr

08010d20 <dwt_writetodevice>:
{
 8010d20:	b500      	push	{lr}
 8010d22:	b083      	sub	sp, #12
    if (index == 0) // For index of 0, no sub-index is required
 8010d24:	b951      	cbnz	r1, 8010d3c <dwt_writetodevice+0x1c>
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8010d26:	f060 007f 	orn	r0, r0, #127	; 0x7f
 8010d2a:	f88d 0004 	strb.w	r0, [sp, #4]
 8010d2e:	2001      	movs	r0, #1
    writetospi(cnt,header,length,buffer);
 8010d30:	a901      	add	r1, sp, #4
 8010d32:	f7fa f9b7 	bl	800b0a4 <writetospi>
} // end dwt_writetodevice()
 8010d36:	b003      	add	sp, #12
 8010d38:	f85d fb04 	ldr.w	pc, [sp], #4
 8010d3c:	468c      	mov	ip, r1
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8010d3e:	f060 003f 	orn	r0, r0, #63	; 0x3f
 8010d42:	f88d 0004 	strb.w	r0, [sp, #4]
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8010d46:	297f      	cmp	r1, #127	; 0x7f
 8010d48:	d803      	bhi.n	8010d52 <dwt_writetodevice+0x32>
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8010d4a:	f88d 1005 	strb.w	r1, [sp, #5]
 8010d4e:	2002      	movs	r0, #2
 8010d50:	e7ee      	b.n	8010d30 <dwt_writetodevice+0x10>
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8010d52:	f061 017f 	orn	r1, r1, #127	; 0x7f
 8010d56:	f88d 1005 	strb.w	r1, [sp, #5]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8010d5a:	f3cc 1cc7 	ubfx	ip, ip, #7, #8
 8010d5e:	f88d c006 	strb.w	ip, [sp, #6]
 8010d62:	2003      	movs	r0, #3
 8010d64:	e7e4      	b.n	8010d30 <dwt_writetodevice+0x10>

08010d66 <dwt_readfromdevice>:
{
 8010d66:	b500      	push	{lr}
 8010d68:	b083      	sub	sp, #12
    if (index == 0) // For index of 0, no sub-index is required
 8010d6a:	b941      	cbnz	r1, 8010d7e <dwt_readfromdevice+0x18>
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8010d6c:	f88d 0004 	strb.w	r0, [sp, #4]
 8010d70:	2001      	movs	r0, #1
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 8010d72:	a901      	add	r1, sp, #4
 8010d74:	f7fa f9a4 	bl	800b0c0 <readfromspi>
} // end dwt_readfromdevice()
 8010d78:	b003      	add	sp, #12
 8010d7a:	f85d fb04 	ldr.w	pc, [sp], #4
 8010d7e:	468c      	mov	ip, r1
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8010d80:	f040 0040 	orr.w	r0, r0, #64	; 0x40
 8010d84:	f88d 0004 	strb.w	r0, [sp, #4]
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8010d88:	297f      	cmp	r1, #127	; 0x7f
 8010d8a:	d803      	bhi.n	8010d94 <dwt_readfromdevice+0x2e>
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8010d8c:	f88d 1005 	strb.w	r1, [sp, #5]
 8010d90:	2002      	movs	r0, #2
 8010d92:	e7ee      	b.n	8010d72 <dwt_readfromdevice+0xc>
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8010d94:	f061 017f 	orn	r1, r1, #127	; 0x7f
 8010d98:	f88d 1005 	strb.w	r1, [sp, #5]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8010d9c:	f3cc 1cc7 	ubfx	ip, ip, #7, #8
 8010da0:	f88d c006 	strb.w	ip, [sp, #6]
 8010da4:	2003      	movs	r0, #3
 8010da6:	e7e4      	b.n	8010d72 <dwt_readfromdevice+0xc>

08010da8 <dwt_read32bitoffsetreg>:
{
 8010da8:	b500      	push	{lr}
 8010daa:	b083      	sub	sp, #12
    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 8010dac:	ab01      	add	r3, sp, #4
 8010dae:	2204      	movs	r2, #4
 8010db0:	b289      	uxth	r1, r1
 8010db2:	b280      	uxth	r0, r0
 8010db4:	f7ff ffd7 	bl	8010d66 <dwt_readfromdevice>
    for (j = 3 ; j >= 0 ; j --)
 8010db8:	2303      	movs	r3, #3
    uint32  regval = 0 ;
 8010dba:	2000      	movs	r0, #0
    for (j = 3 ; j >= 0 ; j --)
 8010dbc:	e006      	b.n	8010dcc <dwt_read32bitoffsetreg+0x24>
        regval = (regval << 8) + buffer[j] ;
 8010dbe:	aa02      	add	r2, sp, #8
 8010dc0:	441a      	add	r2, r3
 8010dc2:	f812 2c04 	ldrb.w	r2, [r2, #-4]
 8010dc6:	eb02 2000 	add.w	r0, r2, r0, lsl #8
    for (j = 3 ; j >= 0 ; j --)
 8010dca:	3b01      	subs	r3, #1
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	daf6      	bge.n	8010dbe <dwt_read32bitoffsetreg+0x16>
} // end dwt_read32bitoffsetreg()
 8010dd0:	b003      	add	sp, #12
 8010dd2:	f85d fb04 	ldr.w	pc, [sp], #4

08010dd6 <dwt_readdevid>:
{
 8010dd6:	b508      	push	{r3, lr}
    return dwt_read32bitoffsetreg(DEV_ID_ID,0);
 8010dd8:	2100      	movs	r1, #0
 8010dda:	4608      	mov	r0, r1
 8010ddc:	f7ff ffe4 	bl	8010da8 <dwt_read32bitoffsetreg>
}
 8010de0:	bd08      	pop	{r3, pc}

08010de2 <dwt_read16bitoffsetreg>:
{
 8010de2:	b500      	push	{lr}
 8010de4:	b083      	sub	sp, #12
    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 8010de6:	ab01      	add	r3, sp, #4
 8010de8:	2202      	movs	r2, #2
 8010dea:	b289      	uxth	r1, r1
 8010dec:	b280      	uxth	r0, r0
 8010dee:	f7ff ffba 	bl	8010d66 <dwt_readfromdevice>
    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
 8010df2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8010df6:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8010dfa:	eb00 2003 	add.w	r0, r0, r3, lsl #8
} // end dwt_read16bitoffsetreg()
 8010dfe:	b280      	uxth	r0, r0
 8010e00:	b003      	add	sp, #12
 8010e02:	f85d fb04 	ldr.w	pc, [sp], #4

08010e06 <dwt_read8bitoffsetreg>:
{
 8010e06:	b500      	push	{lr}
 8010e08:	b083      	sub	sp, #12
    dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 8010e0a:	f10d 0307 	add.w	r3, sp, #7
 8010e0e:	2201      	movs	r2, #1
 8010e10:	b289      	uxth	r1, r1
 8010e12:	b280      	uxth	r0, r0
 8010e14:	f7ff ffa7 	bl	8010d66 <dwt_readfromdevice>
}
 8010e18:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8010e1c:	b003      	add	sp, #12
 8010e1e:	f85d fb04 	ldr.w	pc, [sp], #4

08010e22 <dwt_write8bitoffsetreg>:
{
 8010e22:	b500      	push	{lr}
 8010e24:	b083      	sub	sp, #12
 8010e26:	f88d 2007 	strb.w	r2, [sp, #7]
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
 8010e2a:	f10d 0307 	add.w	r3, sp, #7
 8010e2e:	2201      	movs	r2, #1
 8010e30:	b289      	uxth	r1, r1
 8010e32:	b280      	uxth	r0, r0
 8010e34:	f7ff ff74 	bl	8010d20 <dwt_writetodevice>
}
 8010e38:	b003      	add	sp, #12
 8010e3a:	f85d fb04 	ldr.w	pc, [sp], #4

08010e3e <dwt_write16bitoffsetreg>:
{
 8010e3e:	b500      	push	{lr}
 8010e40:	b083      	sub	sp, #12
    buffer[0] = regval & 0xFF;
 8010e42:	f88d 2004 	strb.w	r2, [sp, #4]
    buffer[1] = regval >> 8 ;
 8010e46:	0a12      	lsrs	r2, r2, #8
 8010e48:	f88d 2005 	strb.w	r2, [sp, #5]
    dwt_writetodevice(regFileID,regOffset,2,buffer);
 8010e4c:	ab01      	add	r3, sp, #4
 8010e4e:	2202      	movs	r2, #2
 8010e50:	b289      	uxth	r1, r1
 8010e52:	b280      	uxth	r0, r0
 8010e54:	f7ff ff64 	bl	8010d20 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8010e58:	b003      	add	sp, #12
 8010e5a:	f85d fb04 	ldr.w	pc, [sp], #4

08010e5e <dwt_setrxantennadelay>:
{
 8010e5e:	b508      	push	{r3, lr}
 8010e60:	4602      	mov	r2, r0
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_RXANTD_OFFSET, rxDelay);
 8010e62:	f641 0104 	movw	r1, #6148	; 0x1804
 8010e66:	202e      	movs	r0, #46	; 0x2e
 8010e68:	f7ff ffe9 	bl	8010e3e <dwt_write16bitoffsetreg>
}
 8010e6c:	bd08      	pop	{r3, pc}

08010e6e <dwt_settxantennadelay>:
{
 8010e6e:	b508      	push	{r3, lr}
 8010e70:	4602      	mov	r2, r0
    dwt_write16bitoffsetreg(TX_ANTD_ID, TX_ANTD_OFFSET, txDelay);
 8010e72:	2100      	movs	r1, #0
 8010e74:	2018      	movs	r0, #24
 8010e76:	f7ff ffe2 	bl	8010e3e <dwt_write16bitoffsetreg>
}
 8010e7a:	bd08      	pop	{r3, pc}

08010e7c <dwt_write32bitoffsetreg>:
{
 8010e7c:	b500      	push	{lr}
 8010e7e:	b083      	sub	sp, #12
    for ( j = 0 ; j < 4 ; j++ )
 8010e80:	2300      	movs	r3, #0
 8010e82:	e006      	b.n	8010e92 <dwt_write32bitoffsetreg+0x16>
        buffer[j] = regval & 0xff ;
 8010e84:	f10d 0c08 	add.w	ip, sp, #8
 8010e88:	449c      	add	ip, r3
 8010e8a:	f80c 2c04 	strb.w	r2, [ip, #-4]
        regval >>= 8 ;
 8010e8e:	0a12      	lsrs	r2, r2, #8
    for ( j = 0 ; j < 4 ; j++ )
 8010e90:	3301      	adds	r3, #1
 8010e92:	2b03      	cmp	r3, #3
 8010e94:	ddf6      	ble.n	8010e84 <dwt_write32bitoffsetreg+0x8>
    dwt_writetodevice(regFileID,regOffset,4,buffer);
 8010e96:	ab01      	add	r3, sp, #4
 8010e98:	2204      	movs	r2, #4
 8010e9a:	b289      	uxth	r1, r1
 8010e9c:	b280      	uxth	r0, r0
 8010e9e:	f7ff ff3f 	bl	8010d20 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 8010ea2:	b003      	add	sp, #12
 8010ea4:	f85d fb04 	ldr.w	pc, [sp], #4

08010ea8 <_dwt_otpread>:
{
 8010ea8:	b508      	push	{r3, lr}
 8010eaa:	4602      	mov	r2, r0
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);
 8010eac:	2104      	movs	r1, #4
 8010eae:	202d      	movs	r0, #45	; 0x2d
 8010eb0:	f7ff ffc5 	bl	8010e3e <dwt_write16bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
 8010eb4:	2203      	movs	r2, #3
 8010eb6:	2106      	movs	r1, #6
 8010eb8:	202d      	movs	r0, #45	; 0x2d
 8010eba:	f7ff ffb2 	bl	8010e22 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
 8010ebe:	2200      	movs	r2, #0
 8010ec0:	2106      	movs	r1, #6
 8010ec2:	202d      	movs	r0, #45	; 0x2d
 8010ec4:	f7ff ffad 	bl	8010e22 <dwt_write8bitoffsetreg>
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
 8010ec8:	210a      	movs	r1, #10
 8010eca:	202d      	movs	r0, #45	; 0x2d
 8010ecc:	f7ff ff6c 	bl	8010da8 <dwt_read32bitoffsetreg>
}
 8010ed0:	bd08      	pop	{r3, pc}

08010ed2 <_dwt_aonarrayupload>:
{
 8010ed2:	b508      	push	{r3, lr}
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, 0x00); // Clear the register
 8010ed4:	2200      	movs	r2, #0
 8010ed6:	2102      	movs	r1, #2
 8010ed8:	202c      	movs	r0, #44	; 0x2c
 8010eda:	f7ff ffa2 	bl	8010e22 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
 8010ede:	2202      	movs	r2, #2
 8010ee0:	4611      	mov	r1, r2
 8010ee2:	202c      	movs	r0, #44	; 0x2c
 8010ee4:	f7ff ff9d 	bl	8010e22 <dwt_write8bitoffsetreg>
}
 8010ee8:	bd08      	pop	{r3, pc}

08010eea <_dwt_configlde>:
{
 8010eea:	b510      	push	{r4, lr}
 8010eec:	4604      	mov	r4, r0
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
 8010eee:	226d      	movs	r2, #109	; 0x6d
 8010ef0:	f640 0106 	movw	r1, #2054	; 0x806
 8010ef4:	202e      	movs	r0, #46	; 0x2e
 8010ef6:	f7ff ff94 	bl	8010e22 <dwt_write8bitoffsetreg>
    if(prfIndex)
 8010efa:	b13c      	cbz	r4, 8010f0c <_dwt_configlde+0x22>
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_64); // 16-bit LDE configuration tuning register
 8010efc:	f240 6207 	movw	r2, #1543	; 0x607
 8010f00:	f641 0106 	movw	r1, #6150	; 0x1806
 8010f04:	202e      	movs	r0, #46	; 0x2e
 8010f06:	f7ff ff9a 	bl	8010e3e <dwt_write16bitoffsetreg>
}
 8010f0a:	bd10      	pop	{r4, pc}
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
 8010f0c:	f241 6207 	movw	r2, #5639	; 0x1607
 8010f10:	f641 0106 	movw	r1, #6150	; 0x1806
 8010f14:	202e      	movs	r0, #46	; 0x2e
 8010f16:	f7ff ff92 	bl	8010e3e <dwt_write16bitoffsetreg>
}
 8010f1a:	e7f6      	b.n	8010f0a <_dwt_configlde+0x20>

08010f1c <_dwt_enableclocks>:
{
 8010f1c:	b510      	push	{r4, lr}
 8010f1e:	b082      	sub	sp, #8
 8010f20:	4604      	mov	r4, r0
    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
 8010f22:	ab01      	add	r3, sp, #4
 8010f24:	2202      	movs	r2, #2
 8010f26:	2100      	movs	r1, #0
 8010f28:	2036      	movs	r0, #54	; 0x36
 8010f2a:	f7ff ff1c 	bl	8010d66 <dwt_readfromdevice>
    switch(clocks)
 8010f2e:	2c0e      	cmp	r4, #14
 8010f30:	d812      	bhi.n	8010f58 <_dwt_enableclocks+0x3c>
 8010f32:	e8df f004 	tbb	[pc, r4]
 8010f36:	0820      	.short	0x0820
 8010f38:	11111129 	.word	0x11111129
 8010f3c:	11413211 	.word	0x11413211
 8010f40:	5c554e11 	.word	0x5c554e11
 8010f44:	65          	.byte	0x65
 8010f45:	00          	.byte	0x00
            reg[0] = 0x00 ;
 8010f46:	2300      	movs	r3, #0
 8010f48:	f88d 3004 	strb.w	r3, [sp, #4]
            reg[1] = reg[1] & 0xfe;
 8010f4c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8010f50:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8010f54:	f88d 3005 	strb.w	r3, [sp, #5]
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
 8010f58:	ab01      	add	r3, sp, #4
 8010f5a:	2201      	movs	r2, #1
 8010f5c:	2100      	movs	r1, #0
 8010f5e:	2036      	movs	r0, #54	; 0x36
 8010f60:	f7ff fede 	bl	8010d20 <dwt_writetodevice>
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);
 8010f64:	f10d 0305 	add.w	r3, sp, #5
 8010f68:	2201      	movs	r2, #1
 8010f6a:	4611      	mov	r1, r2
 8010f6c:	2036      	movs	r0, #54	; 0x36
 8010f6e:	f7ff fed7 	bl	8010d20 <dwt_writetodevice>
} // end _dwt_enableclocks()
 8010f72:	b002      	add	sp, #8
 8010f74:	bd10      	pop	{r4, pc}
            reg[0] = 0x01 | (reg[0] & 0xfc);
 8010f76:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8010f7a:	f023 0303 	bic.w	r3, r3, #3
 8010f7e:	f043 0301 	orr.w	r3, r3, #1
 8010f82:	f88d 3004 	strb.w	r3, [sp, #4]
        break;
 8010f86:	e7e7      	b.n	8010f58 <_dwt_enableclocks+0x3c>
            reg[0] = 0x02 | (reg[0] & 0xfc);
 8010f88:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8010f8c:	f023 0303 	bic.w	r3, r3, #3
 8010f90:	f043 0302 	orr.w	r3, r3, #2
 8010f94:	f88d 3004 	strb.w	r3, [sp, #4]
        break;
 8010f98:	e7de      	b.n	8010f58 <_dwt_enableclocks+0x3c>
            reg[0] = 0x48 | (reg[0] & 0xb3);
 8010f9a:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8010f9e:	f023 034c 	bic.w	r3, r3, #76	; 0x4c
 8010fa2:	f043 0348 	orr.w	r3, r3, #72	; 0x48
 8010fa6:	f88d 3004 	strb.w	r3, [sp, #4]
            reg[1] = 0x80 | reg[1];
 8010faa:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8010fae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010fb2:	f88d 3005 	strb.w	r3, [sp, #5]
        break;
 8010fb6:	e7cf      	b.n	8010f58 <_dwt_enableclocks+0x3c>
            reg[0] = reg[0] & 0xb3;
 8010fb8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8010fbc:	f003 03b3 	and.w	r3, r3, #179	; 0xb3
 8010fc0:	f88d 3004 	strb.w	r3, [sp, #4]
            reg[1] = 0x7f & reg[1];
 8010fc4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8010fc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010fcc:	f88d 3005 	strb.w	r3, [sp, #5]
        break;
 8010fd0:	e7c2      	b.n	8010f58 <_dwt_enableclocks+0x3c>
            reg[1] = 0x02 | reg[1];
 8010fd2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8010fd6:	f043 0302 	orr.w	r3, r3, #2
 8010fda:	f88d 3005 	strb.w	r3, [sp, #5]
        break;
 8010fde:	e7bb      	b.n	8010f58 <_dwt_enableclocks+0x3c>
            reg[1] = reg[1] & 0xfd;
 8010fe0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8010fe4:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 8010fe8:	f88d 3005 	strb.w	r3, [sp, #5]
        break;
 8010fec:	e7b4      	b.n	8010f58 <_dwt_enableclocks+0x3c>
            reg[0] = 0x20 | (reg[0] & 0xcf);
 8010fee:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8010ff2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8010ff6:	f043 0320 	orr.w	r3, r3, #32
 8010ffa:	f88d 3004 	strb.w	r3, [sp, #4]
        break;
 8010ffe:	e7ab      	b.n	8010f58 <_dwt_enableclocks+0x3c>
            reg[0] = 0x01;
 8011000:	2301      	movs	r3, #1
 8011002:	f88d 3004 	strb.w	r3, [sp, #4]
            reg[1] = 0x03;
 8011006:	2303      	movs	r3, #3
 8011008:	f88d 3005 	strb.w	r3, [sp, #5]
        break;
 801100c:	e7a4      	b.n	8010f58 <_dwt_enableclocks+0x3c>

0801100e <_dwt_loaducodefromrom>:
{
 801100e:	b508      	push	{r3, lr}
    _dwt_enableclocks(FORCE_LDE);
 8011010:	200e      	movs	r0, #14
 8011012:	f7ff ff83 	bl	8010f1c <_dwt_enableclocks>
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_LDELOAD); // Set load LDE kick bit
 8011016:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 801101a:	2106      	movs	r1, #6
 801101c:	202d      	movs	r0, #45	; 0x2d
 801101e:	f7ff ff0e 	bl	8010e3e <dwt_write16bitoffsetreg>
    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
 8011022:	2001      	movs	r0, #1
 8011024:	f000 f855 	bl	80110d2 <deca_sleep>
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 8011028:	2001      	movs	r0, #1
 801102a:	f7ff ff77 	bl	8010f1c <_dwt_enableclocks>
}
 801102e:	bd08      	pop	{r3, pc}

08011030 <_dwt_disablesequencing>:
{
 8011030:	b508      	push	{r3, lr}
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
 8011032:	2000      	movs	r0, #0
 8011034:	f7ff ff72 	bl	8010f1c <_dwt_enableclocks>
    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
 8011038:	2200      	movs	r2, #0
 801103a:	2104      	movs	r1, #4
 801103c:	2036      	movs	r0, #54	; 0x36
 801103e:	f7ff fefe 	bl	8010e3e <dwt_write16bitoffsetreg>
}
 8011042:	bd08      	pop	{r3, pc}

08011044 <dwt_syncrxbufptrs>:
{
 8011044:	b508      	push	{r3, lr}
    buff = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8011046:	2103      	movs	r1, #3
 8011048:	200f      	movs	r0, #15
 801104a:	f7ff fedc 	bl	8010e06 <dwt_read8bitoffsetreg>
    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 801104e:	ea80 0040 	eor.w	r0, r0, r0, lsl #1
 8011052:	f010 0f80 	tst.w	r0, #128	; 0x80
 8011056:	d100      	bne.n	801105a <dwt_syncrxbufptrs+0x16>
}
 8011058:	bd08      	pop	{r3, pc}
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET , 0x01) ; // We need to swap RX buffer status reg (write one to toggle internally)
 801105a:	2201      	movs	r2, #1
 801105c:	2103      	movs	r1, #3
 801105e:	200d      	movs	r0, #13
 8011060:	f7ff fedf 	bl	8010e22 <dwt_write8bitoffsetreg>
}
 8011064:	e7f8      	b.n	8011058 <dwt_syncrxbufptrs+0x14>

08011066 <dwt_rxreset>:
{
 8011066:	b508      	push	{r3, lr}
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_RX);
 8011068:	22e0      	movs	r2, #224	; 0xe0
 801106a:	2103      	movs	r1, #3
 801106c:	2036      	movs	r0, #54	; 0x36
 801106e:	f7ff fed8 	bl	8010e22 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 8011072:	22f0      	movs	r2, #240	; 0xf0
 8011074:	2103      	movs	r1, #3
 8011076:	2036      	movs	r0, #54	; 0x36
 8011078:	f7ff fed3 	bl	8010e22 <dwt_write8bitoffsetreg>
}
 801107c:	bd08      	pop	{r3, pc}

0801107e <dwt_setxtaltrim>:
 * output parameters
 *
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
 801107e:	b508      	push	{r3, lr}
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
 8011080:	f000 021f 	and.w	r2, r0, #31
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
 8011084:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8011088:	210e      	movs	r1, #14
 801108a:	202b      	movs	r0, #43	; 0x2b
 801108c:	f7ff fec9 	bl	8010e22 <dwt_write8bitoffsetreg>
}
 8011090:	bd08      	pop	{r3, pc}

08011092 <dwt_set_spi_slow>:
    ctx->spi_cfg_slow.frequency = freq;
 8011092:	4603      	mov	r3, r0
 8011094:	f843 1f1c 	str.w	r1, [r3, #28]!
    ctx->spi_cfg = &ctx->spi_cfg_slow;
 8011098:	6183      	str	r3, [r0, #24]
}
 801109a:	4770      	bx	lr

0801109c <dwt_set_spi_fast>:
    ctx->spi_cfg = &ctx->spi_cfg_fast;
 801109c:	f100 0328 	add.w	r3, r0, #40	; 0x28
 80110a0:	6183      	str	r3, [r0, #24]
}
 80110a2:	4770      	bx	lr

080110a4 <z_log_msg2_runtime_create>:
{
 80110a4:	b510      	push	{r4, lr}
 80110a6:	b086      	sub	sp, #24
	va_start(ap, fmt);
 80110a8:	ac0a      	add	r4, sp, #40	; 0x28
 80110aa:	9405      	str	r4, [sp, #20]
 80110ac:	9402      	str	r4, [sp, #8]
 80110ae:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80110b0:	9401      	str	r4, [sp, #4]
 80110b2:	9c08      	ldr	r4, [sp, #32]
 80110b4:	9400      	str	r4, [sp, #0]
 80110b6:	f7fe fcdf 	bl	800fa78 <z_impl_z_log_msg2_runtime_vcreate>
}
 80110ba:	b006      	add	sp, #24
 80110bc:	bd10      	pop	{r4, pc}

080110be <dwt_irq_work_handler>:
{
 80110be:	b508      	push	{r3, lr}
    dwt_isr();
 80110c0:	f7f9 fa9a 	bl	800a5f8 <dwt_isr>
}
 80110c4:	bd08      	pop	{r3, pc}

080110c6 <dwt_gpio_callback>:
{
 80110c6:	b508      	push	{r3, lr}
    k_work_submit(&ctx->irq_cb_work);
 80110c8:	f101 000c 	add.w	r0, r1, #12
 80110cc:	f7fb fb64 	bl	800c798 <k_work_submit>
}
 80110d0:	bd08      	pop	{r3, pc}

080110d2 <deca_sleep>:
{
 80110d2:	b508      	push	{r3, lr}
	return k_sleep(Z_TIMEOUT_MS(ms));
 80110d4:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 80110d8:	17d9      	asrs	r1, r3, #31
 80110da:	008a      	lsls	r2, r1, #2
 80110dc:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 80110e0:	0098      	lsls	r0, r3, #2
 80110e2:	18c0      	adds	r0, r0, r3
 80110e4:	eb41 0102 	adc.w	r1, r1, r2
 80110e8:	1800      	adds	r0, r0, r0
 80110ea:	4149      	adcs	r1, r1
 80110ec:	f7fb ff22 	bl	800cf34 <z_impl_k_sleep>
}
 80110f0:	bd08      	pop	{r3, pc}

080110f2 <decamutexon>:
}
 80110f2:	2000      	movs	r0, #0
 80110f4:	4770      	bx	lr

080110f6 <decamutexoff>:
}
 80110f6:	4770      	bx	lr

080110f8 <LL_TIM_OC_SetCompareCH1>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 80110f8:	6341      	str	r1, [r0, #52]	; 0x34
}
 80110fa:	4770      	bx	lr

080110fc <LL_TIM_OC_SetCompareCH2>:
  WRITE_REG(TIMx->CCR2, CompareValue);
 80110fc:	6381      	str	r1, [r0, #56]	; 0x38
}
 80110fe:	4770      	bx	lr

08011100 <LL_TIM_OC_SetCompareCH3>:
  WRITE_REG(TIMx->CCR3, CompareValue);
 8011100:	63c1      	str	r1, [r0, #60]	; 0x3c
}
 8011102:	4770      	bx	lr

08011104 <LL_TIM_OC_SetCompareCH4>:
  WRITE_REG(TIMx->CCR4, CompareValue);
 8011104:	6401      	str	r1, [r0, #64]	; 0x40
}
 8011106:	4770      	bx	lr

08011108 <LL_TIM_OC_SetCompareCH5>:
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8011108:	6d83      	ldr	r3, [r0, #88]	; 0x58
 801110a:	6581      	str	r1, [r0, #88]	; 0x58
}
 801110c:	4770      	bx	lr

0801110e <LL_TIM_OC_SetCompareCH6>:
  WRITE_REG(TIMx->CCR6, CompareValue);
 801110e:	65c1      	str	r1, [r0, #92]	; 0x5c
}
 8011110:	4770      	bx	lr

08011112 <LL_TIM_ClearFlag_CC1>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8011112:	f06f 0302 	mvn.w	r3, #2
 8011116:	6103      	str	r3, [r0, #16]
}
 8011118:	4770      	bx	lr

0801111a <LL_TIM_IsActiveFlag_CC1>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 801111a:	6900      	ldr	r0, [r0, #16]
 801111c:	f010 0002 	ands.w	r0, r0, #2
 8011120:	d000      	beq.n	8011124 <LL_TIM_IsActiveFlag_CC1+0xa>
 8011122:	2001      	movs	r0, #1
}
 8011124:	4770      	bx	lr

08011126 <LL_TIM_ClearFlag_CC2>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 8011126:	f06f 0304 	mvn.w	r3, #4
 801112a:	6103      	str	r3, [r0, #16]
}
 801112c:	4770      	bx	lr

0801112e <LL_TIM_IsActiveFlag_CC2>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 801112e:	6900      	ldr	r0, [r0, #16]
 8011130:	f010 0004 	ands.w	r0, r0, #4
 8011134:	d000      	beq.n	8011138 <LL_TIM_IsActiveFlag_CC2+0xa>
 8011136:	2001      	movs	r0, #1
}
 8011138:	4770      	bx	lr

0801113a <LL_TIM_ClearFlag_CC3>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 801113a:	f06f 0308 	mvn.w	r3, #8
 801113e:	6103      	str	r3, [r0, #16]
}
 8011140:	4770      	bx	lr

08011142 <LL_TIM_IsActiveFlag_CC3>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 8011142:	6900      	ldr	r0, [r0, #16]
 8011144:	f010 0008 	ands.w	r0, r0, #8
 8011148:	d000      	beq.n	801114c <LL_TIM_IsActiveFlag_CC3+0xa>
 801114a:	2001      	movs	r0, #1
}
 801114c:	4770      	bx	lr

0801114e <LL_TIM_ClearFlag_CC4>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 801114e:	f06f 0310 	mvn.w	r3, #16
 8011152:	6103      	str	r3, [r0, #16]
}
 8011154:	4770      	bx	lr

08011156 <LL_TIM_IsActiveFlag_CC4>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 8011156:	6900      	ldr	r0, [r0, #16]
 8011158:	f010 0010 	ands.w	r0, r0, #16
 801115c:	d000      	beq.n	8011160 <LL_TIM_IsActiveFlag_CC4+0xa>
 801115e:	2001      	movs	r0, #1
}
 8011160:	4770      	bx	lr

08011162 <LL_TIM_ClearFlag_CC5>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC5IF));
 8011162:	f46f 3380 	mvn.w	r3, #65536	; 0x10000
 8011166:	6103      	str	r3, [r0, #16]
}
 8011168:	4770      	bx	lr

0801116a <LL_TIM_IsActiveFlag_CC5>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC5IF) == (TIM_SR_CC5IF)) ? 1UL : 0UL);
 801116a:	6900      	ldr	r0, [r0, #16]
 801116c:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 8011170:	d000      	beq.n	8011174 <LL_TIM_IsActiveFlag_CC5+0xa>
 8011172:	2001      	movs	r0, #1
}
 8011174:	4770      	bx	lr

08011176 <LL_TIM_ClearFlag_CC6>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC6IF));
 8011176:	f46f 3300 	mvn.w	r3, #131072	; 0x20000
 801117a:	6103      	str	r3, [r0, #16]
}
 801117c:	4770      	bx	lr

0801117e <LL_TIM_GenerateEvent_CC1>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_CC1G);
 801117e:	6943      	ldr	r3, [r0, #20]
 8011180:	f043 0302 	orr.w	r3, r3, #2
 8011184:	6143      	str	r3, [r0, #20]
}
 8011186:	4770      	bx	lr

08011188 <get_polarity>:
    if ((flags & PWM_POLARITY_MASK) == PWM_POLARITY_NORMAL) {
 8011188:	f010 0f01 	tst.w	r0, #1
 801118c:	d001      	beq.n	8011192 <get_polarity+0xa>
    return LL_TIM_OCPOLARITY_LOW;
 801118e:	2002      	movs	r0, #2
 8011190:	4770      	bx	lr
        return LL_TIM_OCPOLARITY_HIGH;
 8011192:	2000      	movs	r0, #0
}
 8011194:	4770      	bx	lr

08011196 <z_log_msg2_runtime_create>:
{
 8011196:	b510      	push	{r4, lr}
 8011198:	b086      	sub	sp, #24
	va_start(ap, fmt);
 801119a:	ac0a      	add	r4, sp, #40	; 0x28
 801119c:	9405      	str	r4, [sp, #20]
 801119e:	9402      	str	r4, [sp, #8]
 80111a0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80111a2:	9401      	str	r4, [sp, #4]
 80111a4:	9c08      	ldr	r4, [sp, #32]
 80111a6:	9400      	str	r4, [sp, #0]
 80111a8:	f7fe fc66 	bl	800fa78 <z_impl_z_log_msg2_runtime_vcreate>
}
 80111ac:	b006      	add	sp, #24
 80111ae:	bd10      	pop	{r4, pc}

080111b0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>:
      }

  template<typename _Key, typename _Val, typename _KeyOfValue,
	   typename _Compare, typename _Alloc>
    void
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 80111b0:	b570      	push	{r4, r5, r6, lr}
 80111b2:	4606      	mov	r6, r0
 80111b4:	460c      	mov	r4, r1
 80111b6:	e004      	b.n	80111c2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x12>
	::operator delete(__p
 80111b8:	212c      	movs	r1, #44	; 0x2c
 80111ba:	4620      	mov	r0, r4
 80111bc:	f000 fe2e 	bl	8011e1c <_ZdlPvj>
      while (__x != 0)
	{
	  _M_erase(_S_right(__x));
	  _Link_type __y = _S_left(__x);
	  _M_drop_node(__x);
	  __x = __y;
 80111c0:	462c      	mov	r4, r5
      while (__x != 0)
 80111c2:	b174      	cbz	r4, 80111e2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x32>
	  _M_erase(_S_right(__x));
 80111c4:	68e1      	ldr	r1, [r4, #12]
 80111c6:	4630      	mov	r0, r6
 80111c8:	f7ff fff2 	bl	80111b0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>
      { return static_cast<_Link_type>(__x->_M_left); }
 80111cc:	68a5      	ldr	r5, [r4, #8]
      { return _M_dataplus._M_p; }
 80111ce:	6920      	ldr	r0, [r4, #16]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 80111d0:	f104 0318 	add.w	r3, r4, #24
	if (!_M_is_local())
 80111d4:	4298      	cmp	r0, r3
 80111d6:	d0ef      	beq.n	80111b8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x8>
	  _M_destroy(_M_allocated_capacity);
 80111d8:	69a1      	ldr	r1, [r4, #24]
 80111da:	3101      	adds	r1, #1
 80111dc:	f000 fe1e 	bl	8011e1c <_ZdlPvj>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 80111e0:	e7ea      	b.n	80111b8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x8>
	}
    }
 80111e2:	bd70      	pop	{r4, r5, r6, pc}

080111e4 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhSt4lessIS5_ESaISt4pairIKS5_hEEED1Ev>:
      /**
       *  The dtor only erases the elements, and note that if the elements
       *  themselves are pointers, the pointed-to memory is not touched in any
       *  way.  Managing the pointer is the user's responsibility.
       */
      ~map() = default;
 80111e4:	b510      	push	{r4, lr}
 80111e6:	4604      	mov	r4, r0
      { _M_erase(_M_begin()); }
 80111e8:	6881      	ldr	r1, [r0, #8]
 80111ea:	f7ff ffe1 	bl	80111b0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>
 80111ee:	4620      	mov	r0, r4
 80111f0:	bd10      	pop	{r4, pc}

080111f2 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>:
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 80111f2:	b570      	push	{r4, r5, r6, lr}
 80111f4:	4606      	mov	r6, r0
 80111f6:	460c      	mov	r4, r1
 80111f8:	e004      	b.n	8011204 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x12>
 80111fa:	212c      	movs	r1, #44	; 0x2c
 80111fc:	4620      	mov	r0, r4
 80111fe:	f000 fe0d 	bl	8011e1c <_ZdlPvj>
	  __x = __y;
 8011202:	462c      	mov	r4, r5
      while (__x != 0)
 8011204:	b174      	cbz	r4, 8011224 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x32>
	  _M_erase(_S_right(__x));
 8011206:	68e1      	ldr	r1, [r4, #12]
 8011208:	4630      	mov	r0, r6
 801120a:	f7ff fff2 	bl	80111f2 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>
      { return static_cast<_Link_type>(__x->_M_left); }
 801120e:	68a5      	ldr	r5, [r4, #8]
      { return _M_dataplus._M_p; }
 8011210:	6960      	ldr	r0, [r4, #20]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 8011212:	f104 031c 	add.w	r3, r4, #28
	if (!_M_is_local())
 8011216:	4298      	cmp	r0, r3
 8011218:	d0ef      	beq.n	80111fa <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x8>
	  _M_destroy(_M_allocated_capacity);
 801121a:	69e1      	ldr	r1, [r4, #28]
 801121c:	3101      	adds	r1, #1
 801121e:	f000 fdfd 	bl	8011e1c <_ZdlPvj>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 8011222:	e7ea      	b.n	80111fa <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x8>
    }
 8011224:	bd70      	pop	{r4, r5, r6, pc}

08011226 <_ZNSt3mapImNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4lessImESaISt4pairIKmS5_EEED1Ev>:
 8011226:	b510      	push	{r4, lr}
 8011228:	4604      	mov	r4, r0
      { _M_erase(_M_begin()); }
 801122a:	6881      	ldr	r1, [r0, #8]
 801122c:	f7ff ffe1 	bl	80111f2 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>
 8011230:	4620      	mov	r0, r4
 8011232:	bd10      	pop	{r4, pc}

08011234 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>:
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 8011234:	b570      	push	{r4, r5, r6, lr}
 8011236:	4606      	mov	r6, r0
 8011238:	460c      	mov	r4, r1
 801123a:	e004      	b.n	8011246 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x12>
 801123c:	212c      	movs	r1, #44	; 0x2c
 801123e:	4620      	mov	r0, r4
 8011240:	f000 fdec 	bl	8011e1c <_ZdlPvj>
	  __x = __y;
 8011244:	462c      	mov	r4, r5
      while (__x != 0)
 8011246:	b174      	cbz	r4, 8011266 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x32>
	  _M_erase(_S_right(__x));
 8011248:	68e1      	ldr	r1, [r4, #12]
 801124a:	4630      	mov	r0, r6
 801124c:	f7ff fff2 	bl	8011234 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>
      { return static_cast<_Link_type>(__x->_M_left); }
 8011250:	68a5      	ldr	r5, [r4, #8]
      { return _M_dataplus._M_p; }
 8011252:	6960      	ldr	r0, [r4, #20]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 8011254:	f104 031c 	add.w	r3, r4, #28
	if (!_M_is_local())
 8011258:	4298      	cmp	r0, r3
 801125a:	d0ef      	beq.n	801123c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x8>
	  _M_destroy(_M_allocated_capacity);
 801125c:	69e1      	ldr	r1, [r4, #28]
 801125e:	3101      	adds	r1, #1
 8011260:	f000 fddc 	bl	8011e1c <_ZdlPvj>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 8011264:	e7ea      	b.n	801123c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x8>
    }
 8011266:	bd70      	pop	{r4, r5, r6, pc}

08011268 <_ZNSt3mapIhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4lessIhESaISt4pairIKhS5_EEED1Ev>:
 8011268:	b510      	push	{r4, lr}
 801126a:	4604      	mov	r4, r0
      { _M_erase(_M_begin()); }
 801126c:	6881      	ldr	r1, [r0, #8]
 801126e:	f7ff ffe1 	bl	8011234 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>
 8011272:	4620      	mov	r0, r4
 8011274:	bd10      	pop	{r4, pc}

08011276 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>:
      basic_string(const _CharT* __s, const _Alloc& __a = _Alloc())
 8011276:	b538      	push	{r3, r4, r5, lr}
 8011278:	4604      	mov	r4, r0
	return std::pointer_traits<pointer>::pointer_to(*_M_local_buf);
 801127a:	f100 0308 	add.w	r3, r0, #8
	: allocator_type(__a), _M_p(__dat) { }
 801127e:	6003      	str	r3, [r0, #0]
      { _M_construct(__s, __s ? __s + traits_type::length(__s) : __s+npos); }
 8011280:	460d      	mov	r5, r1
 8011282:	b159      	cbz	r1, 801129c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_+0x26>
	return __builtin_strlen(__s);
 8011284:	4608      	mov	r0, r1
 8011286:	f7ef fde6 	bl	8000e56 <strlen>
 801128a:	182a      	adds	r2, r5, r0
          _M_construct(__beg, __end, _Tag());
 801128c:	f04f 0300 	mov.w	r3, #0
 8011290:	4629      	mov	r1, r5
 8011292:	4620      	mov	r0, r4
 8011294:	f7fa f898 	bl	800b3c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
      { _M_construct(__s, __s ? __s + traits_type::length(__s) : __s+npos); }
 8011298:	4620      	mov	r0, r4
 801129a:	bd38      	pop	{r3, r4, r5, pc}
 801129c:	1e4a      	subs	r2, r1, #1
 801129e:	e7f5      	b.n	801128c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_+0x16>

080112a0 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_>:
	   typename _Compare, typename _Alloc>
    pair<typename _Rb_tree<_Key, _Val, _KeyOfValue,
			   _Compare, _Alloc>::_Base_ptr,
	 typename _Rb_tree<_Key, _Val, _KeyOfValue,
			   _Compare, _Alloc>::_Base_ptr>
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 80112a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112a2:	4607      	mov	r7, r0
 80112a4:	4615      	mov	r5, r2
      { return static_cast<_Link_type>(this->_M_impl._M_header._M_parent); }
 80112a6:	688c      	ldr	r4, [r1, #8]
      { return &this->_M_impl._M_header; }
 80112a8:	1d0e      	adds	r6, r1, #4
    _M_get_insert_unique_pos(const key_type& __k)
    {
      typedef pair<_Base_ptr, _Base_ptr> _Res;
      _Link_type __x = _M_begin();
      _Base_ptr __y = _M_end();
      bool __comp = true;
 80112aa:	2201      	movs	r2, #1
 80112ac:	e002      	b.n	80112b4 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0x14>
      { return static_cast<_Link_type>(__x->_M_right); }
 80112ae:	68e3      	ldr	r3, [r4, #12]
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 80112b0:	4626      	mov	r6, r4
 80112b2:	461c      	mov	r4, r3
      while (__x != 0)
 80112b4:	b14c      	cbz	r4, 80112ca <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0x2a>
    struct less : public binary_function<_Tp, _Tp, bool>
    {
      _GLIBCXX14_CONSTEXPR
      bool
      operator()(const _Tp& __x, const _Tp& __y) const
      { return __x < __y; }
 80112b6:	782b      	ldrb	r3, [r5, #0]
 80112b8:	f894 c010 	ldrb.w	ip, [r4, #16]
 80112bc:	459c      	cmp	ip, r3
 80112be:	bf8c      	ite	hi
 80112c0:	2201      	movhi	r2, #1
 80112c2:	2200      	movls	r2, #0
	{
	  __y = __x;
	  __comp = _M_impl._M_key_compare(__k, _S_key(__x));
	  __x = __comp ? _S_left(__x) : _S_right(__x);
 80112c4:	d9f3      	bls.n	80112ae <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0xe>
      { return static_cast<_Link_type>(__x->_M_left); }
 80112c6:	68a3      	ldr	r3, [r4, #8]
 80112c8:	e7f2      	b.n	80112b0 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0x10>
      : _M_node(__x) { }
 80112ca:	4630      	mov	r0, r6
	}
      iterator __j = iterator(__y);
      if (__comp)
 80112cc:	b122      	cbz	r2, 80112d8 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0x38>
      { return iterator(this->_M_impl._M_header._M_left); }
 80112ce:	68cb      	ldr	r3, [r1, #12]
	{
	  if (__j == begin())
 80112d0:	42b3      	cmp	r3, r6
 80112d2:	d009      	beq.n	80112e8 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0x48>
	_M_node = _Rb_tree_decrement(_M_node);
 80112d4:	f000 fe0c 	bl	8011ef0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
 80112d8:	7c02      	ldrb	r2, [r0, #16]
 80112da:	782b      	ldrb	r3, [r5, #0]
	    return _Res(__x, __y);
	  else
	    --__j;
	}
      if (_M_impl._M_key_compare(_S_key(__j._M_node), __k))
 80112dc:	429a      	cmp	r2, r3
 80112de:	d206      	bcs.n	80112ee <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0x4e>
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 80112e0:	603c      	str	r4, [r7, #0]
 80112e2:	607e      	str	r6, [r7, #4]
	return _Res(__x, __y);
      return _Res(__j._M_node, 0);
    }
 80112e4:	4638      	mov	r0, r7
 80112e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80112e8:	603c      	str	r4, [r7, #0]
 80112ea:	607e      	str	r6, [r7, #4]
 80112ec:	e7fa      	b.n	80112e4 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0x44>
       : first(std::forward<_U1>(__x)), second(__y) { }
 80112ee:	6038      	str	r0, [r7, #0]
 80112f0:	2300      	movs	r3, #0
 80112f2:	607b      	str	r3, [r7, #4]
 80112f4:	e7f6      	b.n	80112e4 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0x44>

080112f6 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_>:
	   typename _Compare, typename _Alloc>
    pair<typename _Rb_tree<_Key, _Val, _KeyOfValue,
			   _Compare, _Alloc>::_Base_ptr,
	 typename _Rb_tree<_Key, _Val, _KeyOfValue,
			   _Compare, _Alloc>::_Base_ptr>
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 80112f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112fa:	4607      	mov	r7, r0
 80112fc:	4688      	mov	r8, r1
 80112fe:	461d      	mov	r5, r3
      { return &this->_M_impl._M_header; }
 8011300:	1d0b      	adds	r3, r1, #4
    {
      iterator __pos = __position._M_const_cast();
      typedef pair<_Base_ptr, _Base_ptr> _Res;

      // end()
      if (__pos._M_node == _M_end())
 8011302:	429a      	cmp	r2, r3
 8011304:	d012      	beq.n	801132c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x36>
 8011306:	4614      	mov	r4, r2
 8011308:	782e      	ldrb	r6, [r5, #0]
 801130a:	7c13      	ldrb	r3, [r2, #16]
	      && _M_impl._M_key_compare(_S_key(_M_rightmost()), __k))
	    return _Res(0, _M_rightmost());
	  else
	    return _M_get_insert_unique_pos(__k);
	}
      else if (_M_impl._M_key_compare(__k, _S_key(__pos._M_node)))
 801130c:	42b3      	cmp	r3, r6
 801130e:	d92c      	bls.n	801136a <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x74>
	{
	  // First, try before...
	  iterator __before = __pos;
	  if (__pos._M_node == _M_leftmost()) // begin()
 8011310:	68cb      	ldr	r3, [r1, #12]
 8011312:	4293      	cmp	r3, r2
 8011314:	d01d      	beq.n	8011352 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x5c>
	_M_node = _Rb_tree_decrement(_M_node);
 8011316:	4610      	mov	r0, r2
 8011318:	f000 fdea 	bl	8011ef0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
 801131c:	7c03      	ldrb	r3, [r0, #16]
	    return _Res(_M_leftmost(), _M_leftmost());
	  else if (_M_impl._M_key_compare(_S_key((--__before)._M_node), __k))
 801131e:	42b3      	cmp	r3, r6
 8011320:	d21d      	bcs.n	801135e <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x68>
      { return static_cast<_Link_type>(__x->_M_right); }
 8011322:	68c3      	ldr	r3, [r0, #12]
	    {
	      if (_S_right(__before._M_node) == 0)
 8011324:	b1c3      	cbz	r3, 8011358 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x62>
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 8011326:	603c      	str	r4, [r7, #0]
 8011328:	607c      	str	r4, [r7, #4]
 801132a:	e00f      	b.n	801134c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
      { return _M_impl._M_node_count; }
 801132c:	694b      	ldr	r3, [r1, #20]
	      && _M_impl._M_key_compare(_S_key(_M_rightmost()), __k))
 801132e:	b143      	cbz	r3, 8011342 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x4c>
 8011330:	690b      	ldr	r3, [r1, #16]
 8011332:	7c1a      	ldrb	r2, [r3, #16]
 8011334:	7829      	ldrb	r1, [r5, #0]
 8011336:	4291      	cmp	r1, r2
 8011338:	d903      	bls.n	8011342 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x4c>
       : first(__x), second(std::forward<_U2>(__y)) { }
 801133a:	2200      	movs	r2, #0
 801133c:	6002      	str	r2, [r0, #0]
 801133e:	6043      	str	r3, [r0, #4]
 8011340:	e004      	b.n	801134c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
	    return _M_get_insert_unique_pos(__k);
 8011342:	462a      	mov	r2, r5
 8011344:	4641      	mov	r1, r8
 8011346:	4638      	mov	r0, r7
 8011348:	f7ff ffaa 	bl	80112a0 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_>
	    return _M_get_insert_unique_pos(__k);
	}
      else
	// Equivalent keys.
	return _Res(__pos._M_node, 0);
    }
 801134c:	4638      	mov	r0, r7
 801134e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 8011352:	6003      	str	r3, [r0, #0]
 8011354:	6043      	str	r3, [r0, #4]
 8011356:	e7f9      	b.n	801134c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
       : first(__x), second(std::forward<_U2>(__y)) { }
 8011358:	603b      	str	r3, [r7, #0]
 801135a:	6078      	str	r0, [r7, #4]
 801135c:	e7f6      	b.n	801134c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
	    return _M_get_insert_unique_pos(__k);
 801135e:	462a      	mov	r2, r5
 8011360:	4641      	mov	r1, r8
 8011362:	4638      	mov	r0, r7
 8011364:	f7ff ff9c 	bl	80112a0 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_>
 8011368:	e7f0      	b.n	801134c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
      else if (_M_impl._M_key_compare(_S_key(__pos._M_node), __k))
 801136a:	42b3      	cmp	r3, r6
 801136c:	d21a      	bcs.n	80113a4 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0xae>
	  if (__pos._M_node == _M_rightmost())
 801136e:	690b      	ldr	r3, [r1, #16]
 8011370:	4293      	cmp	r3, r2
 8011372:	d00a      	beq.n	801138a <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x94>
	_M_node = _Rb_tree_increment(_M_node);
 8011374:	4610      	mov	r0, r2
 8011376:	f000 fdb9 	bl	8011eec <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
 801137a:	7c03      	ldrb	r3, [r0, #16]
	  else if (_M_impl._M_key_compare(__k, _S_key((++__after)._M_node)))
 801137c:	429e      	cmp	r6, r3
 801137e:	d20b      	bcs.n	8011398 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0xa2>
      { return static_cast<_Link_type>(__x->_M_right); }
 8011380:	68e3      	ldr	r3, [r4, #12]
	      if (_S_right(__pos._M_node) == 0)
 8011382:	b133      	cbz	r3, 8011392 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x9c>
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 8011384:	6038      	str	r0, [r7, #0]
 8011386:	6078      	str	r0, [r7, #4]
 8011388:	e7e0      	b.n	801134c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
       : first(__x), second(std::forward<_U2>(__y)) { }
 801138a:	2200      	movs	r2, #0
 801138c:	6002      	str	r2, [r0, #0]
 801138e:	6043      	str	r3, [r0, #4]
 8011390:	e7dc      	b.n	801134c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
 8011392:	603b      	str	r3, [r7, #0]
 8011394:	607c      	str	r4, [r7, #4]
 8011396:	e7d9      	b.n	801134c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
	    return _M_get_insert_unique_pos(__k);
 8011398:	462a      	mov	r2, r5
 801139a:	4641      	mov	r1, r8
 801139c:	4638      	mov	r0, r7
 801139e:	f7ff ff7f 	bl	80112a0 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_>
 80113a2:	e7d3      	b.n	801134c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
       : first(std::forward<_U1>(__x)), second(__y) { }
 80113a4:	603a      	str	r2, [r7, #0]
 80113a6:	2300      	movs	r3, #0
 80113a8:	6043      	str	r3, [r0, #4]
 80113aa:	e7cf      	b.n	801134c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>

080113ac <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_>:
      _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 80113ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80113b0:	4606      	mov	r6, r0
 80113b2:	4617      	mov	r7, r2
 80113b4:	461d      	mov	r5, r3
			      || _M_impl._M_key_compare(_KeyOfValue()(__v),
 80113b6:	b319      	cbz	r1, 8011400 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_+0x54>
 80113b8:	f04f 0801 	mov.w	r8, #1
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80113bc:	202c      	movs	r0, #44	; 0x2c
 80113be:	f000 fd2f 	bl	8011e20 <_Znwj>
 80113c2:	4604      	mov	r4, r0
#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80113c4:	f110 0f10 	cmn.w	r0, #16
 80113c8:	d00e      	beq.n	80113e8 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_+0x3c>
      constexpr pair(const pair&) = default;	///< Copy constructor
 80113ca:	462b      	mov	r3, r5
 80113cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80113d0:	6102      	str	r2, [r0, #16]
	return std::pointer_traits<pointer>::pointer_to(*_M_local_buf);
 80113d2:	f100 021c 	add.w	r2, r0, #28
	: allocator_type(std::move(__a)), _M_p(__dat) { }
 80113d6:	6142      	str	r2, [r0, #20]
      { return _M_dataplus._M_p; }
 80113d8:	6869      	ldr	r1, [r5, #4]

      ///  Returns the number of characters in the string, not including any
      ///  null-termination.
      size_type
      length() const _GLIBCXX_NOEXCEPT
      { return _M_string_length; }
 80113da:	685a      	ldr	r2, [r3, #4]
          _M_construct(__beg, __end, _Tag());
 80113dc:	f04f 0300 	mov.w	r3, #0
 80113e0:	440a      	add	r2, r1
 80113e2:	3014      	adds	r0, #20
 80113e4:	f7fa f81c 	bl	800b420 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
	_Rb_tree_insert_and_rebalance(__insert_left, __z, __p,
 80113e8:	1d33      	adds	r3, r6, #4
 80113ea:	463a      	mov	r2, r7
 80113ec:	4621      	mov	r1, r4
 80113ee:	4640      	mov	r0, r8
 80113f0:	f000 fd80 	bl	8011ef4 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
	++_M_impl._M_node_count;
 80113f4:	6973      	ldr	r3, [r6, #20]
 80113f6:	3301      	adds	r3, #1
 80113f8:	6173      	str	r3, [r6, #20]
      }
 80113fa:	4620      	mov	r0, r4
 80113fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      { return &this->_M_impl._M_header; }
 8011400:	1d03      	adds	r3, r0, #4
	bool __insert_left = (__x != 0 || __p == _M_end()
 8011402:	429a      	cmp	r2, r3
 8011404:	d006      	beq.n	8011414 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_+0x68>
 8011406:	682b      	ldr	r3, [r5, #0]
 8011408:	6912      	ldr	r2, [r2, #16]
			      || _M_impl._M_key_compare(_KeyOfValue()(__v),
 801140a:	429a      	cmp	r2, r3
 801140c:	d805      	bhi.n	801141a <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_+0x6e>
 801140e:	f04f 0800 	mov.w	r8, #0
 8011412:	e7d3      	b.n	80113bc <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_+0x10>
 8011414:	f04f 0801 	mov.w	r8, #1
 8011418:	e7d0      	b.n	80113bc <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_+0x10>
 801141a:	f04f 0801 	mov.w	r8, #1
 801141e:	e7cd      	b.n	80113bc <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_+0x10>

08011420 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_>:
      _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 8011420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011424:	4606      	mov	r6, r0
 8011426:	4617      	mov	r7, r2
 8011428:	461d      	mov	r5, r3
			      || _M_impl._M_key_compare(_KeyOfValue()(__v),
 801142a:	b319      	cbz	r1, 8011474 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_+0x54>
 801142c:	f04f 0801 	mov.w	r8, #1
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8011430:	202c      	movs	r0, #44	; 0x2c
 8011432:	f000 fcf5 	bl	8011e20 <_Znwj>
 8011436:	4604      	mov	r4, r0
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8011438:	f110 0f10 	cmn.w	r0, #16
 801143c:	d00e      	beq.n	801145c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_+0x3c>
 801143e:	462b      	mov	r3, r5
 8011440:	f813 2b04 	ldrb.w	r2, [r3], #4
 8011444:	7402      	strb	r2, [r0, #16]
	return std::pointer_traits<pointer>::pointer_to(*_M_local_buf);
 8011446:	f100 021c 	add.w	r2, r0, #28
	: allocator_type(std::move(__a)), _M_p(__dat) { }
 801144a:	6142      	str	r2, [r0, #20]
      { return _M_dataplus._M_p; }
 801144c:	6869      	ldr	r1, [r5, #4]
      { return _M_string_length; }
 801144e:	685a      	ldr	r2, [r3, #4]
          _M_construct(__beg, __end, _Tag());
 8011450:	f04f 0300 	mov.w	r3, #0
 8011454:	440a      	add	r2, r1
 8011456:	3014      	adds	r0, #20
 8011458:	f7f9 ffe2 	bl	800b420 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
	_Rb_tree_insert_and_rebalance(__insert_left, __z, __p,
 801145c:	1d33      	adds	r3, r6, #4
 801145e:	463a      	mov	r2, r7
 8011460:	4621      	mov	r1, r4
 8011462:	4640      	mov	r0, r8
 8011464:	f000 fd46 	bl	8011ef4 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
	++_M_impl._M_node_count;
 8011468:	6973      	ldr	r3, [r6, #20]
 801146a:	3301      	adds	r3, #1
 801146c:	6173      	str	r3, [r6, #20]
      }
 801146e:	4620      	mov	r0, r4
 8011470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      { return &this->_M_impl._M_header; }
 8011474:	1d03      	adds	r3, r0, #4
	bool __insert_left = (__x != 0 || __p == _M_end()
 8011476:	429a      	cmp	r2, r3
 8011478:	d006      	beq.n	8011488 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_+0x68>
 801147a:	782b      	ldrb	r3, [r5, #0]
 801147c:	7c12      	ldrb	r2, [r2, #16]
			      || _M_impl._M_key_compare(_KeyOfValue()(__v),
 801147e:	429a      	cmp	r2, r3
 8011480:	d805      	bhi.n	801148e <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_+0x6e>
 8011482:	f04f 0800 	mov.w	r8, #0
 8011486:	e7d3      	b.n	8011430 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_+0x10>
 8011488:	f04f 0801 	mov.w	r8, #1
 801148c:	e7d0      	b.n	8011430 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_+0x10>
 801148e:	f04f 0801 	mov.w	r8, #1
 8011492:	e7cd      	b.n	8011430 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_+0x10>

08011494 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE17_M_insert_unique_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_ESt23_Rb_tree_const_iteratorIS8_EOT_RT0_>:
    template<typename _Arg, typename _NodeGen>
#else
    template<typename _NodeGen>
#endif
      typename _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator
      _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 8011494:	b570      	push	{r4, r5, r6, lr}
 8011496:	b084      	sub	sp, #16
 8011498:	4604      	mov	r4, r0
 801149a:	4615      	mov	r5, r2
 801149c:	461e      	mov	r6, r3
			const _Val& __v,
#endif
			_NodeGen& __node_gen)
    {
      pair<_Base_ptr, _Base_ptr> __res
	= _M_get_insert_hint_unique_pos(__position, _KeyOfValue()(__v));
 801149e:	4613      	mov	r3, r2
 80114a0:	460a      	mov	r2, r1
 80114a2:	4601      	mov	r1, r0
 80114a4:	a802      	add	r0, sp, #8
 80114a6:	f7ff ff26 	bl	80112f6 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_>

      if (__res.second)
 80114aa:	9a03      	ldr	r2, [sp, #12]
 80114ac:	b13a      	cbz	r2, 80114be <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE17_M_insert_unique_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_ESt23_Rb_tree_const_iteratorIS8_EOT_RT0_+0x2a>
	return _M_insert_(__res.first, __res.second,
 80114ae:	9600      	str	r6, [sp, #0]
 80114b0:	462b      	mov	r3, r5
 80114b2:	9902      	ldr	r1, [sp, #8]
 80114b4:	4620      	mov	r0, r4
 80114b6:	f7ff ffb3 	bl	8011420 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_>
			  _GLIBCXX_FORWARD(_Arg, __v),
			  __node_gen);
      return iterator(__res.first);
    }
 80114ba:	b004      	add	sp, #16
 80114bc:	bd70      	pop	{r4, r5, r6, pc}
      return iterator(__res.first);
 80114be:	9802      	ldr	r0, [sp, #8]
 80114c0:	e7fb      	b.n	80114ba <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE17_M_insert_unique_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_ESt23_Rb_tree_const_iteratorIS8_EOT_RT0_+0x26>

080114c2 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_>:
	_M_insert_range_unique(_InputIterator __first, _InputIterator __last)
 80114c2:	b570      	push	{r4, r5, r6, lr}
 80114c4:	b082      	sub	sp, #8
 80114c6:	4605      	mov	r5, r0
 80114c8:	460c      	mov	r4, r1
 80114ca:	4616      	mov	r6, r2
	: _M_t(__t) { }
 80114cc:	9001      	str	r0, [sp, #4]
 80114ce:	e006      	b.n	80114de <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x1c>
	    _M_insert_unique_(end(), *__first, __an);
 80114d0:	ab01      	add	r3, sp, #4
 80114d2:	4622      	mov	r2, r4
 80114d4:	1d29      	adds	r1, r5, #4
 80114d6:	4628      	mov	r0, r5
 80114d8:	f7ff ffdc 	bl	8011494 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE17_M_insert_unique_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_ESt23_Rb_tree_const_iteratorIS8_EOT_RT0_>
	  for (; __first != __last; ++__first)
 80114dc:	341c      	adds	r4, #28
 80114de:	42b4      	cmp	r4, r6
 80114e0:	d1f6      	bne.n	80114d0 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0xe>
	}
 80114e2:	b002      	add	sp, #8
 80114e4:	bd70      	pop	{r4, r5, r6, pc}

080114e6 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_>:
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 80114e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114e8:	4607      	mov	r7, r0
 80114ea:	4615      	mov	r5, r2
      { return static_cast<_Link_type>(this->_M_impl._M_header._M_parent); }
 80114ec:	688c      	ldr	r4, [r1, #8]
      { return &this->_M_impl._M_header; }
 80114ee:	1d0e      	adds	r6, r1, #4
      bool __comp = true;
 80114f0:	2201      	movs	r2, #1
 80114f2:	e002      	b.n	80114fa <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0x14>
      { return static_cast<_Link_type>(__x->_M_right); }
 80114f4:	68e3      	ldr	r3, [r4, #12]
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 80114f6:	4626      	mov	r6, r4
 80114f8:	461c      	mov	r4, r3
      while (__x != 0)
 80114fa:	b144      	cbz	r4, 801150e <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0x28>
 80114fc:	682b      	ldr	r3, [r5, #0]
 80114fe:	6922      	ldr	r2, [r4, #16]
 8011500:	429a      	cmp	r2, r3
 8011502:	bf8c      	ite	hi
 8011504:	2201      	movhi	r2, #1
 8011506:	2200      	movls	r2, #0
	  __x = __comp ? _S_left(__x) : _S_right(__x);
 8011508:	d9f4      	bls.n	80114f4 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0xe>
      { return static_cast<_Link_type>(__x->_M_left); }
 801150a:	68a3      	ldr	r3, [r4, #8]
 801150c:	e7f3      	b.n	80114f6 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0x10>
      : _M_node(__x) { }
 801150e:	4630      	mov	r0, r6
      if (__comp)
 8011510:	b122      	cbz	r2, 801151c <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0x36>
      { return iterator(this->_M_impl._M_header._M_left); }
 8011512:	68cb      	ldr	r3, [r1, #12]
	  if (__j == begin())
 8011514:	42b3      	cmp	r3, r6
 8011516:	d009      	beq.n	801152c <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0x46>
	_M_node = _Rb_tree_decrement(_M_node);
 8011518:	f000 fcea 	bl	8011ef0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
 801151c:	6902      	ldr	r2, [r0, #16]
 801151e:	682b      	ldr	r3, [r5, #0]
      if (_M_impl._M_key_compare(_S_key(__j._M_node), __k))
 8011520:	429a      	cmp	r2, r3
 8011522:	d206      	bcs.n	8011532 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0x4c>
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 8011524:	603c      	str	r4, [r7, #0]
 8011526:	607e      	str	r6, [r7, #4]
    }
 8011528:	4638      	mov	r0, r7
 801152a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801152c:	603c      	str	r4, [r7, #0]
 801152e:	607e      	str	r6, [r7, #4]
 8011530:	e7fa      	b.n	8011528 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0x42>
       : first(std::forward<_U1>(__x)), second(__y) { }
 8011532:	6038      	str	r0, [r7, #0]
 8011534:	2300      	movs	r3, #0
 8011536:	607b      	str	r3, [r7, #4]
 8011538:	e7f6      	b.n	8011528 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0x42>

0801153a <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_>:
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 801153a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801153e:	4607      	mov	r7, r0
 8011540:	4688      	mov	r8, r1
 8011542:	461d      	mov	r5, r3
      { return &this->_M_impl._M_header; }
 8011544:	1d0b      	adds	r3, r1, #4
      if (__pos._M_node == _M_end())
 8011546:	429a      	cmp	r2, r3
 8011548:	d012      	beq.n	8011570 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x36>
 801154a:	4614      	mov	r4, r2
 801154c:	682e      	ldr	r6, [r5, #0]
 801154e:	6913      	ldr	r3, [r2, #16]
      else if (_M_impl._M_key_compare(__k, _S_key(__pos._M_node)))
 8011550:	42b3      	cmp	r3, r6
 8011552:	d92c      	bls.n	80115ae <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x74>
	  if (__pos._M_node == _M_leftmost()) // begin()
 8011554:	68cb      	ldr	r3, [r1, #12]
 8011556:	4293      	cmp	r3, r2
 8011558:	d01d      	beq.n	8011596 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x5c>
	_M_node = _Rb_tree_decrement(_M_node);
 801155a:	4610      	mov	r0, r2
 801155c:	f000 fcc8 	bl	8011ef0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
 8011560:	6903      	ldr	r3, [r0, #16]
	  else if (_M_impl._M_key_compare(_S_key((--__before)._M_node), __k))
 8011562:	42b3      	cmp	r3, r6
 8011564:	d21d      	bcs.n	80115a2 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x68>
      { return static_cast<_Link_type>(__x->_M_right); }
 8011566:	68c3      	ldr	r3, [r0, #12]
	      if (_S_right(__before._M_node) == 0)
 8011568:	b1c3      	cbz	r3, 801159c <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x62>
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 801156a:	603c      	str	r4, [r7, #0]
 801156c:	607c      	str	r4, [r7, #4]
 801156e:	e00f      	b.n	8011590 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
      { return _M_impl._M_node_count; }
 8011570:	694b      	ldr	r3, [r1, #20]
	      && _M_impl._M_key_compare(_S_key(_M_rightmost()), __k))
 8011572:	b143      	cbz	r3, 8011586 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x4c>
 8011574:	690b      	ldr	r3, [r1, #16]
 8011576:	691a      	ldr	r2, [r3, #16]
 8011578:	6829      	ldr	r1, [r5, #0]
 801157a:	4291      	cmp	r1, r2
 801157c:	d903      	bls.n	8011586 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x4c>
       : first(__x), second(std::forward<_U2>(__y)) { }
 801157e:	2200      	movs	r2, #0
 8011580:	6002      	str	r2, [r0, #0]
 8011582:	6043      	str	r3, [r0, #4]
 8011584:	e004      	b.n	8011590 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
	    return _M_get_insert_unique_pos(__k);
 8011586:	462a      	mov	r2, r5
 8011588:	4641      	mov	r1, r8
 801158a:	4638      	mov	r0, r7
 801158c:	f7ff ffab 	bl	80114e6 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_>
    }
 8011590:	4638      	mov	r0, r7
 8011592:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 8011596:	6003      	str	r3, [r0, #0]
 8011598:	6043      	str	r3, [r0, #4]
 801159a:	e7f9      	b.n	8011590 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
       : first(__x), second(std::forward<_U2>(__y)) { }
 801159c:	603b      	str	r3, [r7, #0]
 801159e:	6078      	str	r0, [r7, #4]
 80115a0:	e7f6      	b.n	8011590 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
	    return _M_get_insert_unique_pos(__k);
 80115a2:	462a      	mov	r2, r5
 80115a4:	4641      	mov	r1, r8
 80115a6:	4638      	mov	r0, r7
 80115a8:	f7ff ff9d 	bl	80114e6 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_>
 80115ac:	e7f0      	b.n	8011590 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
      else if (_M_impl._M_key_compare(_S_key(__pos._M_node), __k))
 80115ae:	42b3      	cmp	r3, r6
 80115b0:	d21a      	bcs.n	80115e8 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0xae>
	  if (__pos._M_node == _M_rightmost())
 80115b2:	690b      	ldr	r3, [r1, #16]
 80115b4:	4293      	cmp	r3, r2
 80115b6:	d00a      	beq.n	80115ce <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x94>
	_M_node = _Rb_tree_increment(_M_node);
 80115b8:	4610      	mov	r0, r2
 80115ba:	f000 fc97 	bl	8011eec <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
 80115be:	6903      	ldr	r3, [r0, #16]
	  else if (_M_impl._M_key_compare(__k, _S_key((++__after)._M_node)))
 80115c0:	429e      	cmp	r6, r3
 80115c2:	d20b      	bcs.n	80115dc <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0xa2>
      { return static_cast<_Link_type>(__x->_M_right); }
 80115c4:	68e3      	ldr	r3, [r4, #12]
	      if (_S_right(__pos._M_node) == 0)
 80115c6:	b133      	cbz	r3, 80115d6 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x9c>
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 80115c8:	6038      	str	r0, [r7, #0]
 80115ca:	6078      	str	r0, [r7, #4]
 80115cc:	e7e0      	b.n	8011590 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
       : first(__x), second(std::forward<_U2>(__y)) { }
 80115ce:	2200      	movs	r2, #0
 80115d0:	6002      	str	r2, [r0, #0]
 80115d2:	6043      	str	r3, [r0, #4]
 80115d4:	e7dc      	b.n	8011590 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
 80115d6:	603b      	str	r3, [r7, #0]
 80115d8:	607c      	str	r4, [r7, #4]
 80115da:	e7d9      	b.n	8011590 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
	    return _M_get_insert_unique_pos(__k);
 80115dc:	462a      	mov	r2, r5
 80115de:	4641      	mov	r1, r8
 80115e0:	4638      	mov	r0, r7
 80115e2:	f7ff ff80 	bl	80114e6 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_>
 80115e6:	e7d3      	b.n	8011590 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>
       : first(std::forward<_U1>(__x)), second(__y) { }
 80115e8:	603a      	str	r2, [r7, #0]
 80115ea:	2300      	movs	r3, #0
 80115ec:	6043      	str	r3, [r0, #4]
 80115ee:	e7cf      	b.n	8011590 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x56>

080115f0 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE17_M_insert_unique_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_ESt23_Rb_tree_const_iteratorIS8_EOT_RT0_>:
      _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 80115f0:	b570      	push	{r4, r5, r6, lr}
 80115f2:	b084      	sub	sp, #16
 80115f4:	4604      	mov	r4, r0
 80115f6:	4615      	mov	r5, r2
 80115f8:	461e      	mov	r6, r3
	= _M_get_insert_hint_unique_pos(__position, _KeyOfValue()(__v));
 80115fa:	4613      	mov	r3, r2
 80115fc:	460a      	mov	r2, r1
 80115fe:	4601      	mov	r1, r0
 8011600:	a802      	add	r0, sp, #8
 8011602:	f7ff ff9a 	bl	801153a <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_>
      if (__res.second)
 8011606:	9a03      	ldr	r2, [sp, #12]
 8011608:	b13a      	cbz	r2, 801161a <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE17_M_insert_unique_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_ESt23_Rb_tree_const_iteratorIS8_EOT_RT0_+0x2a>
	return _M_insert_(__res.first, __res.second,
 801160a:	9600      	str	r6, [sp, #0]
 801160c:	462b      	mov	r3, r5
 801160e:	9902      	ldr	r1, [sp, #8]
 8011610:	4620      	mov	r0, r4
 8011612:	f7ff fecb 	bl	80113ac <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE10_M_insert_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_EPSt18_Rb_tree_node_baseSM_OT_RT0_>
    }
 8011616:	b004      	add	sp, #16
 8011618:	bd70      	pop	{r4, r5, r6, pc}
      return iterator(__res.first);
 801161a:	9802      	ldr	r0, [sp, #8]
 801161c:	e7fb      	b.n	8011616 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE17_M_insert_unique_IRKS8_NSE_11_Alloc_nodeEEESt17_Rb_tree_iteratorIS8_ESt23_Rb_tree_const_iteratorIS8_EOT_RT0_+0x26>

0801161e <_GLOBAL__sub_I_log_const_meshposition>:
 801161e:	b508      	push	{r3, lr}
 8011620:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8011624:	2001      	movs	r0, #1
 8011626:	f7f9 ff27 	bl	800b478 <_Z41__static_initialization_and_destruction_0ii>
 801162a:	bd08      	pop	{r3, pc}

0801162c <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
 801162c:	b148      	cbz	r0, 8011642 <z_device_is_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
 801162e:	68c3      	ldr	r3, [r0, #12]
 8011630:	8818      	ldrh	r0, [r3, #0]
 8011632:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8011636:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 801163a:	bf14      	ite	ne
 801163c:	2000      	movne	r0, #0
 801163e:	2001      	moveq	r0, #1
 8011640:	4770      	bx	lr
		return false;
 8011642:	2000      	movs	r0, #0
}
 8011644:	4770      	bx	lr

08011646 <z_log_msg2_runtime_create>:
{
 8011646:	b510      	push	{r4, lr}
 8011648:	b086      	sub	sp, #24
	va_start(ap, fmt);
 801164a:	ac0a      	add	r4, sp, #40	; 0x28
 801164c:	9405      	str	r4, [sp, #20]
 801164e:	9402      	str	r4, [sp, #8]
 8011650:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8011652:	9401      	str	r4, [sp, #4]
 8011654:	9c08      	ldr	r4, [sp, #32]
 8011656:	9400      	str	r4, [sp, #0]
 8011658:	f7fe fa0e 	bl	800fa78 <z_impl_z_log_msg2_runtime_vcreate>
}
 801165c:	b006      	add	sp, #24
 801165e:	bd10      	pop	{r4, pc}

08011660 <arch_system_halt>:
	__asm__ volatile(
 8011660:	f04f 0210 	mov.w	r2, #16
 8011664:	f3ef 8311 	mrs	r3, BASEPRI
 8011668:	f382 8812 	msr	BASEPRI_MAX, r2
 801166c:	f3bf 8f6f 	isb	sy
	for (;;) {
 8011670:	e7fe      	b.n	8011670 <arch_system_halt+0x10>

08011672 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
 8011672:	6902      	ldr	r2, [r0, #16]
 8011674:	6943      	ldr	r3, [r0, #20]
 8011676:	431a      	orrs	r2, r3
 8011678:	f012 0203 	ands.w	r2, r2, #3
 801167c:	d10d      	bne.n	801169a <create_free_list+0x28>
	slab->free_list = NULL;
 801167e:	2100      	movs	r1, #0
 8011680:	6181      	str	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
 8011682:	e005      	b.n	8011690 <create_free_list+0x1e>
		*(char **)p = slab->free_list;
 8011684:	6981      	ldr	r1, [r0, #24]
 8011686:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
 8011688:	6183      	str	r3, [r0, #24]
		p += slab->block_size;
 801168a:	6901      	ldr	r1, [r0, #16]
 801168c:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
 801168e:	3201      	adds	r2, #1
 8011690:	68c1      	ldr	r1, [r0, #12]
 8011692:	4291      	cmp	r1, r2
 8011694:	d8f6      	bhi.n	8011684 <create_free_list+0x12>
	return 0;
 8011696:	2000      	movs	r0, #0
 8011698:	4770      	bx	lr
		return -EINVAL;
 801169a:	f06f 0015 	mvn.w	r0, #21
}
 801169e:	4770      	bx	lr

080116a0 <setup_thread_stack>:
{
 80116a0:	b410      	push	{r4}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 80116a2:	3207      	adds	r2, #7
 80116a4:	f022 0207 	bic.w	r2, r2, #7
 80116a8:	f102 0320 	add.w	r3, r2, #32

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
 80116ac:	f101 0420 	add.w	r4, r1, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
 80116b0:	6684      	str	r4, [r0, #104]	; 0x68
	new_thread->stack_info.size = stack_buf_size;
 80116b2:	66c2      	str	r2, [r0, #108]	; 0x6c
	new_thread->stack_info.delta = delta;
 80116b4:	2200      	movs	r2, #0
 80116b6:	6702      	str	r2, [r0, #112]	; 0x70
}
 80116b8:	18c8      	adds	r0, r1, r3
 80116ba:	bc10      	pop	{r4}
 80116bc:	4770      	bx	lr

080116be <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80116be:	f3ef 8005 	mrs	r0, IPSR
}
 80116c2:	3800      	subs	r0, #0
 80116c4:	bf18      	it	ne
 80116c6:	2001      	movne	r0, #1
 80116c8:	4770      	bx	lr

080116ca <z_impl_k_thread_name_set>:
}
 80116ca:	f06f 0057 	mvn.w	r0, #87	; 0x57
 80116ce:	4770      	bx	lr

080116d0 <k_thread_name_get>:
}
 80116d0:	2000      	movs	r0, #0
 80116d2:	4770      	bx	lr

080116d4 <z_impl_k_thread_start>:
{
 80116d4:	b508      	push	{r3, lr}
	z_sched_start(thread);
 80116d6:	f7fb fa2f 	bl	800cb38 <z_sched_start>
}
 80116da:	bd08      	pop	{r3, pc}

080116dc <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
 80116dc:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
 80116de:	2400      	movs	r4, #0
 80116e0:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
 80116e2:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
 80116e4:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
 80116e6:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
 80116e8:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
 80116ea:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
 80116ec:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
 80116ee:	bc10      	pop	{r4}
 80116f0:	4770      	bx	lr

080116f2 <z_impl_k_thread_create>:
{
 80116f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80116f4:	b087      	sub	sp, #28
 80116f6:	4604      	mov	r4, r0
 80116f8:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80116fa:	9d13      	ldr	r5, [sp, #76]	; 0x4c
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
 80116fc:	2700      	movs	r7, #0
 80116fe:	9705      	str	r7, [sp, #20]
 8011700:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8011702:	9704      	str	r7, [sp, #16]
 8011704:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8011706:	9703      	str	r7, [sp, #12]
 8011708:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 801170a:	9702      	str	r7, [sp, #8]
 801170c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801170e:	9701      	str	r7, [sp, #4]
 8011710:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8011712:	9700      	str	r7, [sp, #0]
 8011714:	f7fa fcd4 	bl	800c0c0 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
 8011718:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 801171c:	bf08      	it	eq
 801171e:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
 8011722:	d102      	bne.n	801172a <z_impl_k_thread_create+0x38>
}
 8011724:	4620      	mov	r0, r4
 8011726:	b007      	add	sp, #28
 8011728:	bdf0      	pop	{r4, r5, r6, r7, pc}
		schedule_new_thread(new_thread, delay);
 801172a:	4632      	mov	r2, r6
 801172c:	462b      	mov	r3, r5
 801172e:	4620      	mov	r0, r4
 8011730:	f7fa fcb8 	bl	800c0a4 <schedule_new_thread>
 8011734:	e7f6      	b.n	8011724 <z_impl_k_thread_create+0x32>

08011736 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
 8011736:	b508      	push	{r3, lr}
 8011738:	f04f 0210 	mov.w	r2, #16
 801173c:	f3ef 8311 	mrs	r3, BASEPRI
 8011740:	f382 8812 	msr	BASEPRI_MAX, r2
 8011744:	f3bf 8f6f 	isb	sy
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
 8011748:	f7f3 fa78 	bl	8004c3c <arch_cpu_idle>
 801174c:	e7f4      	b.n	8011738 <idle+0x2>

0801174e <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
 801174e:	4288      	cmp	r0, r1
 8011750:	da00      	bge.n	8011754 <new_prio_for_inheritance+0x6>
 8011752:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
 8011754:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
 8011758:	db01      	blt.n	801175e <new_prio_for_inheritance+0x10>
 801175a:	4608      	mov	r0, r1
 801175c:	4770      	bx	lr
 801175e:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
 8011762:	4770      	bx	lr

08011764 <adjust_owner_prio>:
{
 8011764:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
 8011766:	6880      	ldr	r0, [r0, #8]
 8011768:	f990 300e 	ldrsb.w	r3, [r0, #14]
 801176c:	428b      	cmp	r3, r1
 801176e:	d101      	bne.n	8011774 <adjust_owner_prio+0x10>
	return false;
 8011770:	2000      	movs	r0, #0
}
 8011772:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
 8011774:	f7fb fa2e 	bl	800cbd4 <z_set_prio>
 8011778:	e7fb      	b.n	8011772 <adjust_owner_prio+0xe>

0801177a <z_impl_k_mutex_init>:
{
 801177a:	4603      	mov	r3, r0
	mutex->owner = NULL;
 801177c:	2000      	movs	r0, #0
 801177e:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
 8011780:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
 8011782:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
 8011784:	605b      	str	r3, [r3, #4]
}
 8011786:	4770      	bx	lr

08011788 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
 8011788:	b15a      	cbz	r2, 80117a2 <z_impl_k_sem_init+0x1a>
 801178a:	428a      	cmp	r2, r1
 801178c:	d30c      	bcc.n	80117a8 <z_impl_k_sem_init+0x20>
	sem->count = initial_count;
 801178e:	6081      	str	r1, [r0, #8]
	sem->limit = limit;
 8011790:	60c2      	str	r2, [r0, #12]
	list->head = (sys_dnode_t *)list;
 8011792:	6000      	str	r0, [r0, #0]
	list->tail = (sys_dnode_t *)list;
 8011794:	6040      	str	r0, [r0, #4]
	sys_dlist_init(&sem->poll_events);
 8011796:	f100 0310 	add.w	r3, r0, #16
	list->head = (sys_dnode_t *)list;
 801179a:	6103      	str	r3, [r0, #16]
	list->tail = (sys_dnode_t *)list;
 801179c:	6143      	str	r3, [r0, #20]
	return 0;
 801179e:	2000      	movs	r0, #0
 80117a0:	4770      	bx	lr
		return -EINVAL;
 80117a2:	f06f 0015 	mvn.w	r0, #21
 80117a6:	4770      	bx	lr
 80117a8:	f06f 0015 	mvn.w	r0, #21
}
 80117ac:	4770      	bx	lr

080117ae <k_work_init>:
	*work = (struct k_work)Z_WORK_INITIALIZER(handler);
 80117ae:	2300      	movs	r3, #0
 80117b0:	6003      	str	r3, [r0, #0]
 80117b2:	6043      	str	r3, [r0, #4]
 80117b4:	6083      	str	r3, [r0, #8]
 80117b6:	60c3      	str	r3, [r0, #12]
 80117b8:	6041      	str	r1, [r0, #4]
}
 80117ba:	4770      	bx	lr

080117bc <k_work_submit_to_queue>:
{
 80117bc:	b530      	push	{r4, r5, lr}
 80117be:	b083      	sub	sp, #12
 80117c0:	9001      	str	r0, [sp, #4]
 80117c2:	4608      	mov	r0, r1
 80117c4:	f04f 0310 	mov.w	r3, #16
 80117c8:	f3ef 8511 	mrs	r5, BASEPRI
 80117cc:	f383 8812 	msr	BASEPRI_MAX, r3
 80117d0:	f3bf 8f6f 	isb	sy
	int ret = submit_to_queue_locked(work, &queue);
 80117d4:	a901      	add	r1, sp, #4
 80117d6:	f7fa febd 	bl	800c554 <submit_to_queue_locked>
 80117da:	4604      	mov	r4, r0
	__asm__ volatile(
 80117dc:	f385 8811 	msr	BASEPRI, r5
 80117e0:	f3bf 8f6f 	isb	sy
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
 80117e4:	2800      	cmp	r0, #0
 80117e6:	dc02      	bgt.n	80117ee <k_work_submit_to_queue+0x32>
}
 80117e8:	4620      	mov	r0, r4
 80117ea:	b003      	add	sp, #12
 80117ec:	bd30      	pop	{r4, r5, pc}
	return z_impl_k_is_preempt_thread();
 80117ee:	f7fb fbbf 	bl	800cf70 <z_impl_k_is_preempt_thread>
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
 80117f2:	2800      	cmp	r0, #0
 80117f4:	d0f8      	beq.n	80117e8 <k_work_submit_to_queue+0x2c>
	z_impl_k_yield();
 80117f6:	f7fb fb0d 	bl	800ce14 <z_impl_k_yield>
	return ret;
 80117fa:	e7f5      	b.n	80117e8 <k_work_submit_to_queue+0x2c>

080117fc <thread_active_elsewhere>:
}
 80117fc:	2000      	movs	r0, #0
 80117fe:	4770      	bx	lr

08011800 <pended_on_thread>:
}
 8011800:	6880      	ldr	r0, [r0, #8]
 8011802:	4770      	bx	lr

08011804 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
 8011804:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
 8011808:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
 801180c:	4283      	cmp	r3, r0
 801180e:	d001      	beq.n	8011814 <z_sched_prio_cmp+0x10>
		return b2 - b1;
 8011810:	1ac0      	subs	r0, r0, r3
 8011812:	4770      	bx	lr
	return 0;
 8011814:	2000      	movs	r0, #0
}
 8011816:	4770      	bx	lr

08011818 <z_unpend_thread_no_timeout>:
{
 8011818:	b538      	push	{r3, r4, r5, lr}
 801181a:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
 801181c:	2300      	movs	r3, #0
	__asm__ volatile(
 801181e:	f04f 0210 	mov.w	r2, #16
 8011822:	f3ef 8511 	mrs	r5, BASEPRI
 8011826:	f382 8812 	msr	BASEPRI_MAX, r2
 801182a:	f3bf 8f6f 	isb	sy
 801182e:	e010      	b.n	8011852 <z_unpend_thread_no_timeout+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 8011830:	4620      	mov	r0, r4
 8011832:	f7ff ffe5 	bl	8011800 <pended_on_thread>
 8011836:	4621      	mov	r1, r4
 8011838:	f000 f823 	bl	8011882 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 801183c:	7b63      	ldrb	r3, [r4, #13]
 801183e:	f023 0302 	bic.w	r3, r3, #2
 8011842:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 8011844:	2300      	movs	r3, #0
 8011846:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
 8011848:	f385 8811 	msr	BASEPRI, r5
 801184c:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 8011850:	2301      	movs	r3, #1
 8011852:	2b00      	cmp	r3, #0
 8011854:	d0ec      	beq.n	8011830 <z_unpend_thread_no_timeout+0x18>
}
 8011856:	bd38      	pop	{r3, r4, r5, pc}

08011858 <z_reschedule_irqlock>:
{
 8011858:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 801185a:	4603      	mov	r3, r0
 801185c:	b920      	cbnz	r0, 8011868 <z_reschedule_irqlock+0x10>
 801185e:	f3ef 8205 	mrs	r2, IPSR
 8011862:	b942      	cbnz	r2, 8011876 <z_reschedule_irqlock+0x1e>
 8011864:	2201      	movs	r2, #1
 8011866:	e000      	b.n	801186a <z_reschedule_irqlock+0x12>
 8011868:	2200      	movs	r2, #0
	if (resched(key)) {
 801186a:	b932      	cbnz	r2, 801187a <z_reschedule_irqlock+0x22>
 801186c:	f383 8811 	msr	BASEPRI, r3
 8011870:	f3bf 8f6f 	isb	sy
}
 8011874:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 8011876:	2200      	movs	r2, #0
 8011878:	e7f7      	b.n	801186a <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
 801187a:	4618      	mov	r0, r3
 801187c:	f7f3 fb26 	bl	8004ecc <arch_swap>
	return ret;
 8011880:	e7f8      	b.n	8011874 <z_reschedule_irqlock+0x1c>

08011882 <z_priq_dumb_remove>:
	sys_dnode_t *const prev = node->prev;
 8011882:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
 8011884:	680b      	ldr	r3, [r1, #0]
	prev->next = next;
 8011886:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 8011888:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 801188a:	2300      	movs	r3, #0
 801188c:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
 801188e:	604b      	str	r3, [r1, #4]
}
 8011890:	4770      	bx	lr

08011892 <z_unpend_thread>:
{
 8011892:	b538      	push	{r3, r4, r5, lr}
 8011894:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
 8011896:	2300      	movs	r3, #0
	__asm__ volatile(
 8011898:	f04f 0210 	mov.w	r2, #16
 801189c:	f3ef 8511 	mrs	r5, BASEPRI
 80118a0:	f382 8812 	msr	BASEPRI_MAX, r2
 80118a4:	f3bf 8f6f 	isb	sy
 80118a8:	e010      	b.n	80118cc <z_unpend_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 80118aa:	4620      	mov	r0, r4
 80118ac:	f7ff ffa8 	bl	8011800 <pended_on_thread>
 80118b0:	4621      	mov	r1, r4
 80118b2:	f7ff ffe6 	bl	8011882 <z_priq_dumb_remove>
 80118b6:	7b63      	ldrb	r3, [r4, #13]
 80118b8:	f023 0302 	bic.w	r3, r3, #2
 80118bc:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 80118be:	2300      	movs	r3, #0
 80118c0:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
 80118c2:	f385 8811 	msr	BASEPRI, r5
 80118c6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 80118ca:	2301      	movs	r3, #1
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d0ec      	beq.n	80118aa <z_unpend_thread+0x18>
	return z_abort_timeout(&thread->base.timeout);
 80118d0:	f104 0018 	add.w	r0, r4, #24
 80118d4:	f000 f985 	bl	8011be2 <z_abort_timeout>
}
 80118d8:	bd38      	pop	{r3, r4, r5, pc}

080118da <z_priq_dumb_best>:
{
 80118da:	4603      	mov	r3, r0
	return list->head == list;
 80118dc:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80118de:	4283      	cmp	r3, r0
 80118e0:	d000      	beq.n	80118e4 <z_priq_dumb_best+0xa>
}
 80118e2:	4770      	bx	lr
	struct k_thread *thread = NULL;
 80118e4:	2000      	movs	r0, #0
	return thread;
 80118e6:	e7fc      	b.n	80118e2 <z_priq_dumb_best+0x8>

080118e8 <z_ready_thread>:
{
 80118e8:	b538      	push	{r3, r4, r5, lr}
 80118ea:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
 80118ec:	2300      	movs	r3, #0
	__asm__ volatile(
 80118ee:	f04f 0210 	mov.w	r2, #16
 80118f2:	f3ef 8511 	mrs	r5, BASEPRI
 80118f6:	f382 8812 	msr	BASEPRI_MAX, r2
 80118fa:	f3bf 8f6f 	isb	sy
 80118fe:	e004      	b.n	801190a <z_ready_thread+0x22>
	__asm__ volatile(
 8011900:	f385 8811 	msr	BASEPRI, r5
 8011904:	f3bf 8f6f 	isb	sy
 8011908:	2301      	movs	r3, #1
 801190a:	b943      	cbnz	r3, 801191e <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
 801190c:	4620      	mov	r0, r4
 801190e:	f7ff ff75 	bl	80117fc <thread_active_elsewhere>
 8011912:	2800      	cmp	r0, #0
 8011914:	d1f4      	bne.n	8011900 <z_ready_thread+0x18>
			ready_thread(thread);
 8011916:	4620      	mov	r0, r4
 8011918:	f7fb f8ce 	bl	800cab8 <ready_thread>
 801191c:	e7f0      	b.n	8011900 <z_ready_thread+0x18>
}
 801191e:	bd38      	pop	{r3, r4, r5, pc}

08011920 <z_thread_timeout>:
{
 8011920:	b570      	push	{r4, r5, r6, lr}
 8011922:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
 8011924:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
 8011928:	2300      	movs	r3, #0
	__asm__ volatile(
 801192a:	f04f 0210 	mov.w	r2, #16
 801192e:	f3ef 8611 	mrs	r6, BASEPRI
 8011932:	f382 8812 	msr	BASEPRI_MAX, r2
 8011936:	f3bf 8f6f 	isb	sy
 801193a:	e011      	b.n	8011960 <z_thread_timeout+0x40>
	thread->base.thread_state &= ~_THREAD_PRESTART;
 801193c:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
 8011940:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
 8011944:	f804 3c0b 	strb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
 8011948:	f023 0310 	bic.w	r3, r3, #16
 801194c:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
 8011950:	4628      	mov	r0, r5
 8011952:	f7fb f8b1 	bl	800cab8 <ready_thread>
	__asm__ volatile(
 8011956:	f386 8811 	msr	BASEPRI, r6
 801195a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 801195e:	2301      	movs	r3, #1
 8011960:	b9ab      	cbnz	r3, 801198e <z_thread_timeout+0x6e>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
 8011962:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
 8011966:	f013 0f28 	tst.w	r3, #40	; 0x28
 801196a:	d1f4      	bne.n	8011956 <z_thread_timeout+0x36>
			if (thread->base.pended_on != NULL) {
 801196c:	f854 3c10 	ldr.w	r3, [r4, #-16]
 8011970:	2b00      	cmp	r3, #0
 8011972:	d0e3      	beq.n	801193c <z_thread_timeout+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 8011974:	4628      	mov	r0, r5
 8011976:	f7ff ff43 	bl	8011800 <pended_on_thread>
 801197a:	4629      	mov	r1, r5
 801197c:	f7ff ff81 	bl	8011882 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 8011980:	7b6b      	ldrb	r3, [r5, #13]
 8011982:	f023 0302 	bic.w	r3, r3, #2
 8011986:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
 8011988:	2300      	movs	r3, #0
 801198a:	60ab      	str	r3, [r5, #8]
}
 801198c:	e7d6      	b.n	801193c <z_thread_timeout+0x1c>
}
 801198e:	bd70      	pop	{r4, r5, r6, pc}

08011990 <add_to_waitq_locked>:
{
 8011990:	b570      	push	{r4, r5, r6, lr}
 8011992:	4605      	mov	r5, r0
 8011994:	460e      	mov	r6, r1
	unready_thread(thread);
 8011996:	f7fb f8ed 	bl	800cb74 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
 801199a:	7b6b      	ldrb	r3, [r5, #13]
 801199c:	f043 0302 	orr.w	r3, r3, #2
 80119a0:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
 80119a2:	b1b6      	cbz	r6, 80119d2 <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
 80119a4:	60ae      	str	r6, [r5, #8]
	return list->head == list;
 80119a6:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80119a8:	42a6      	cmp	r6, r4
 80119aa:	d019      	beq.n	80119e0 <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 80119ac:	b164      	cbz	r4, 80119c8 <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
 80119ae:	4621      	mov	r1, r4
 80119b0:	4628      	mov	r0, r5
 80119b2:	f7ff ff27 	bl	8011804 <z_sched_prio_cmp>
 80119b6:	2800      	cmp	r0, #0
 80119b8:	dc0c      	bgt.n	80119d4 <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 80119ba:	b12c      	cbz	r4, 80119c8 <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
 80119bc:	6873      	ldr	r3, [r6, #4]
 80119be:	429c      	cmp	r4, r3
 80119c0:	d002      	beq.n	80119c8 <add_to_waitq_locked+0x38>
 80119c2:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 80119c4:	2c00      	cmp	r4, #0
 80119c6:	d1f1      	bne.n	80119ac <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
 80119c8:	6873      	ldr	r3, [r6, #4]
	node->next = list;
 80119ca:	602e      	str	r6, [r5, #0]
	node->prev = tail;
 80119cc:	606b      	str	r3, [r5, #4]
	tail->next = node;
 80119ce:	601d      	str	r5, [r3, #0]
	list->tail = node;
 80119d0:	6075      	str	r5, [r6, #4]
}
 80119d2:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
 80119d4:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
 80119d6:	606b      	str	r3, [r5, #4]
	node->next = successor;
 80119d8:	602c      	str	r4, [r5, #0]
	prev->next = node;
 80119da:	601d      	str	r5, [r3, #0]
	successor->prev = node;
 80119dc:	6065      	str	r5, [r4, #4]
}
 80119de:	e7f8      	b.n	80119d2 <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 80119e0:	2400      	movs	r4, #0
 80119e2:	e7e3      	b.n	80119ac <add_to_waitq_locked+0x1c>

080119e4 <pend>:
{
 80119e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80119e8:	4605      	mov	r5, r0
 80119ea:	460e      	mov	r6, r1
 80119ec:	4691      	mov	r9, r2
 80119ee:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
 80119f0:	2400      	movs	r4, #0
	__asm__ volatile(
 80119f2:	f04f 0310 	mov.w	r3, #16
 80119f6:	f3ef 8711 	mrs	r7, BASEPRI
 80119fa:	f383 8812 	msr	BASEPRI_MAX, r3
 80119fe:	f3bf 8f6f 	isb	sy
 8011a02:	e008      	b.n	8011a16 <pend+0x32>
		add_to_waitq_locked(thread, wait_q);
 8011a04:	4631      	mov	r1, r6
 8011a06:	4628      	mov	r0, r5
 8011a08:	f7ff ffc2 	bl	8011990 <add_to_waitq_locked>
	__asm__ volatile(
 8011a0c:	f387 8811 	msr	BASEPRI, r7
 8011a10:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 8011a14:	2401      	movs	r4, #1
 8011a16:	2c00      	cmp	r4, #0
 8011a18:	d0f4      	beq.n	8011a04 <pend+0x20>
	add_thread_timeout(thread, timeout);
 8011a1a:	464a      	mov	r2, r9
 8011a1c:	4643      	mov	r3, r8
 8011a1e:	4628      	mov	r0, r5
 8011a20:	f7fa ff00 	bl	800c824 <add_thread_timeout>
}
 8011a24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08011a28 <z_unpend1_no_timeout>:
{
 8011a28:	b570      	push	{r4, r5, r6, lr}
 8011a2a:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
 8011a2c:	2300      	movs	r3, #0
	__asm__ volatile(
 8011a2e:	f04f 0210 	mov.w	r2, #16
 8011a32:	f3ef 8611 	mrs	r6, BASEPRI
 8011a36:	f382 8812 	msr	BASEPRI_MAX, r2
 8011a3a:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
 8011a3e:	461c      	mov	r4, r3
 8011a40:	e004      	b.n	8011a4c <z_unpend1_no_timeout+0x24>
	__asm__ volatile(
 8011a42:	f386 8811 	msr	BASEPRI, r6
 8011a46:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 8011a4a:	2301      	movs	r3, #1
 8011a4c:	b98b      	cbnz	r3, 8011a72 <z_unpend1_no_timeout+0x4a>
		thread = _priq_wait_best(&wait_q->waitq);
 8011a4e:	4628      	mov	r0, r5
 8011a50:	f7ff ff43 	bl	80118da <z_priq_dumb_best>
		if (thread != NULL) {
 8011a54:	4604      	mov	r4, r0
 8011a56:	2800      	cmp	r0, #0
 8011a58:	d0f3      	beq.n	8011a42 <z_unpend1_no_timeout+0x1a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 8011a5a:	f7ff fed1 	bl	8011800 <pended_on_thread>
 8011a5e:	4621      	mov	r1, r4
 8011a60:	f7ff ff0f 	bl	8011882 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 8011a64:	7b63      	ldrb	r3, [r4, #13]
 8011a66:	f023 0302 	bic.w	r3, r3, #2
 8011a6a:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 8011a6c:	2300      	movs	r3, #0
 8011a6e:	60a3      	str	r3, [r4, #8]
}
 8011a70:	e7e7      	b.n	8011a42 <z_unpend1_no_timeout+0x1a>
}
 8011a72:	4620      	mov	r0, r4
 8011a74:	bd70      	pop	{r4, r5, r6, pc}

08011a76 <z_unpend_first_thread>:
{
 8011a76:	b570      	push	{r4, r5, r6, lr}
 8011a78:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
 8011a7a:	2300      	movs	r3, #0
	__asm__ volatile(
 8011a7c:	f04f 0210 	mov.w	r2, #16
 8011a80:	f3ef 8611 	mrs	r6, BASEPRI
 8011a84:	f382 8812 	msr	BASEPRI_MAX, r2
 8011a88:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
 8011a8c:	461c      	mov	r4, r3
 8011a8e:	e004      	b.n	8011a9a <z_unpend_first_thread+0x24>
	__asm__ volatile(
 8011a90:	f386 8811 	msr	BASEPRI, r6
 8011a94:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 8011a98:	2301      	movs	r3, #1
 8011a9a:	b9ab      	cbnz	r3, 8011ac8 <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
 8011a9c:	4628      	mov	r0, r5
 8011a9e:	f7ff ff1c 	bl	80118da <z_priq_dumb_best>
		if (thread != NULL) {
 8011aa2:	4604      	mov	r4, r0
 8011aa4:	2800      	cmp	r0, #0
 8011aa6:	d0f3      	beq.n	8011a90 <z_unpend_first_thread+0x1a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 8011aa8:	f7ff feaa 	bl	8011800 <pended_on_thread>
 8011aac:	4621      	mov	r1, r4
 8011aae:	f7ff fee8 	bl	8011882 <z_priq_dumb_remove>
 8011ab2:	7b63      	ldrb	r3, [r4, #13]
 8011ab4:	f023 0302 	bic.w	r3, r3, #2
 8011ab8:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 8011aba:	2300      	movs	r3, #0
 8011abc:	60a3      	str	r3, [r4, #8]
 8011abe:	f104 0018 	add.w	r0, r4, #24
 8011ac2:	f000 f88e 	bl	8011be2 <z_abort_timeout>
 8011ac6:	e7e3      	b.n	8011a90 <z_unpend_first_thread+0x1a>
}
 8011ac8:	4620      	mov	r0, r4
 8011aca:	bd70      	pop	{r4, r5, r6, pc}

08011acc <init_ready_q>:
	sys_dlist_init(&rq->runq);
 8011acc:	1d03      	adds	r3, r0, #4
	list->head = (sys_dnode_t *)list;
 8011ace:	6043      	str	r3, [r0, #4]
	list->tail = (sys_dnode_t *)list;
 8011ad0:	6083      	str	r3, [r0, #8]
}
 8011ad2:	4770      	bx	lr

08011ad4 <z_impl_k_usleep>:
{
 8011ad4:	b508      	push	{r3, lr}
	ticks = k_us_to_ticks_ceil64(us);
 8011ad6:	17c1      	asrs	r1, r0, #31
		t += off;
 8011ad8:	3063      	adds	r0, #99	; 0x63
			return t / ((uint64_t)from_hz / to_hz);
 8011ada:	f04f 0264 	mov.w	r2, #100	; 0x64
 8011ade:	f04f 0300 	mov.w	r3, #0
 8011ae2:	f141 0100 	adc.w	r1, r1, #0
 8011ae6:	f7ef f829 	bl	8000b3c <__aeabi_uldivmod>
	ticks = z_tick_sleep(ticks);
 8011aea:	17c1      	asrs	r1, r0, #31
 8011aec:	f7fb f9d6 	bl	800ce9c <z_tick_sleep>
			return t * ((uint64_t)to_hz / from_hz);
 8011af0:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8011af4:	eb03 1343 	add.w	r3, r3, r3, lsl #5
}
 8011af8:	1818      	adds	r0, r3, r0
 8011afa:	bd08      	pop	{r3, pc}

08011afc <z_impl_k_wakeup>:
	return (thread->base.thread_state & _THREAD_PENDING) != 0U;
 8011afc:	7b43      	ldrb	r3, [r0, #13]
	if (z_is_thread_pending(thread)) {
 8011afe:	f013 0f02 	tst.w	r3, #2
 8011b02:	d000      	beq.n	8011b06 <z_impl_k_wakeup+0xa>
 8011b04:	4770      	bx	lr
{
 8011b06:	b510      	push	{r4, lr}
 8011b08:	4604      	mov	r4, r0
 8011b0a:	3018      	adds	r0, #24
 8011b0c:	f000 f869 	bl	8011be2 <z_abort_timeout>
	if (z_abort_thread_timeout(thread) < 0) {
 8011b10:	2800      	cmp	r0, #0
 8011b12:	da02      	bge.n	8011b1a <z_impl_k_wakeup+0x1e>
		if (thread->base.thread_state != _THREAD_SUSPENDED) {
 8011b14:	7b63      	ldrb	r3, [r4, #13]
 8011b16:	2b10      	cmp	r3, #16
 8011b18:	d109      	bne.n	8011b2e <z_impl_k_wakeup+0x32>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
 8011b1a:	7b63      	ldrb	r3, [r4, #13]
 8011b1c:	f023 0310 	bic.w	r3, r3, #16
 8011b20:	7363      	strb	r3, [r4, #13]
	z_ready_thread(thread);
 8011b22:	4620      	mov	r0, r4
 8011b24:	f7ff fee0 	bl	80118e8 <z_ready_thread>
 8011b28:	f3ef 8305 	mrs	r3, IPSR
	if (!arch_is_in_isr()) {
 8011b2c:	b103      	cbz	r3, 8011b30 <z_impl_k_wakeup+0x34>
}
 8011b2e:	bd10      	pop	{r4, pc}
	__asm__ volatile(
 8011b30:	f04f 0310 	mov.w	r3, #16
 8011b34:	f3ef 8011 	mrs	r0, BASEPRI
 8011b38:	f383 8812 	msr	BASEPRI_MAX, r3
 8011b3c:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 8011b40:	f7ff fe8a 	bl	8011858 <z_reschedule_irqlock>
}
 8011b44:	e7f3      	b.n	8011b2e <z_impl_k_wakeup+0x32>

08011b46 <z_sched_wake>:
{
 8011b46:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b4a:	4605      	mov	r5, r0
 8011b4c:	4688      	mov	r8, r1
 8011b4e:	4617      	mov	r7, r2
	LOCKED(&sched_spinlock) {
 8011b50:	2300      	movs	r3, #0
 8011b52:	f04f 0210 	mov.w	r2, #16
 8011b56:	f3ef 8611 	mrs	r6, BASEPRI
 8011b5a:	f382 8812 	msr	BASEPRI_MAX, r2
 8011b5e:	f3bf 8f6f 	isb	sy
	bool ret = false;
 8011b62:	4699      	mov	r9, r3
 8011b64:	e004      	b.n	8011b70 <z_sched_wake+0x2a>
	__asm__ volatile(
 8011b66:	f386 8811 	msr	BASEPRI, r6
 8011b6a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
 8011b6e:	2301      	movs	r3, #1
 8011b70:	b9eb      	cbnz	r3, 8011bae <z_sched_wake+0x68>
		thread = _priq_wait_best(&wait_q->waitq);
 8011b72:	4628      	mov	r0, r5
 8011b74:	f7ff feb1 	bl	80118da <z_priq_dumb_best>
		if (thread != NULL) {
 8011b78:	4604      	mov	r4, r0
 8011b7a:	2800      	cmp	r0, #0
 8011b7c:	d0f3      	beq.n	8011b66 <z_sched_wake+0x20>
 8011b7e:	f8c0 807c 	str.w	r8, [r0, #124]	; 0x7c
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
 8011b82:	6147      	str	r7, [r0, #20]
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
 8011b84:	f7ff fe3c 	bl	8011800 <pended_on_thread>
 8011b88:	4621      	mov	r1, r4
 8011b8a:	f7ff fe7a 	bl	8011882 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 8011b8e:	7b63      	ldrb	r3, [r4, #13]
 8011b90:	f023 0302 	bic.w	r3, r3, #2
 8011b94:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
 8011b96:	2300      	movs	r3, #0
 8011b98:	60a3      	str	r3, [r4, #8]
 8011b9a:	f104 0018 	add.w	r0, r4, #24
 8011b9e:	f000 f820 	bl	8011be2 <z_abort_timeout>
			ready_thread(thread);
 8011ba2:	4620      	mov	r0, r4
 8011ba4:	f7fa ff88 	bl	800cab8 <ready_thread>
			ret = true;
 8011ba8:	f04f 0901 	mov.w	r9, #1
 8011bac:	e7db      	b.n	8011b66 <z_sched_wake+0x20>
}
 8011bae:	4648      	mov	r0, r9
 8011bb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08011bb4 <remove_timeout>:
{
 8011bb4:	b510      	push	{r4, lr}
 8011bb6:	4604      	mov	r4, r0
	if (next(t) != NULL) {
 8011bb8:	f7fb fa4a 	bl	800d050 <next>
 8011bbc:	b148      	cbz	r0, 8011bd2 <remove_timeout+0x1e>
 8011bbe:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
 8011bc0:	6920      	ldr	r0, [r4, #16]
 8011bc2:	6961      	ldr	r1, [r4, #20]
 8011bc4:	6913      	ldr	r3, [r2, #16]
 8011bc6:	181b      	adds	r3, r3, r0
 8011bc8:	6950      	ldr	r0, [r2, #20]
 8011bca:	eb41 0100 	adc.w	r1, r1, r0
 8011bce:	6113      	str	r3, [r2, #16]
 8011bd0:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
 8011bd2:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
 8011bd4:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
 8011bd6:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 8011bd8:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 8011bda:	2300      	movs	r3, #0
 8011bdc:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
 8011bde:	6063      	str	r3, [r4, #4]
}
 8011be0:	bd10      	pop	{r4, pc}

08011be2 <z_abort_timeout>:
{
 8011be2:	b570      	push	{r4, r5, r6, lr}
 8011be4:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
 8011be6:	2300      	movs	r3, #0
	__asm__ volatile(
 8011be8:	f04f 0210 	mov.w	r2, #16
 8011bec:	f3ef 8611 	mrs	r6, BASEPRI
 8011bf0:	f382 8812 	msr	BASEPRI_MAX, r2
 8011bf4:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
 8011bf8:	f06f 0015 	mvn.w	r0, #21
 8011bfc:	e004      	b.n	8011c08 <z_abort_timeout+0x26>
	__asm__ volatile(
 8011bfe:	f386 8811 	msr	BASEPRI, r6
 8011c02:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 8011c06:	2301      	movs	r3, #1
 8011c08:	461d      	mov	r5, r3
 8011c0a:	b93b      	cbnz	r3, 8011c1c <z_abort_timeout+0x3a>
	return node->next != NULL;
 8011c0c:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d0f5      	beq.n	8011bfe <z_abort_timeout+0x1c>
			remove_timeout(to);
 8011c12:	4620      	mov	r0, r4
 8011c14:	f7ff ffce 	bl	8011bb4 <remove_timeout>
			ret = 0;
 8011c18:	4628      	mov	r0, r5
 8011c1a:	e7f0      	b.n	8011bfe <z_abort_timeout+0x1c>
}
 8011c1c:	bd70      	pop	{r4, r5, r6, pc}

08011c1e <z_set_timeout_expiry>:
{
 8011c1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c20:	4605      	mov	r5, r0
 8011c22:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
 8011c24:	2300      	movs	r3, #0
	__asm__ volatile(
 8011c26:	f04f 0210 	mov.w	r2, #16
 8011c2a:	f3ef 8611 	mrs	r6, BASEPRI
 8011c2e:	f382 8812 	msr	BASEPRI_MAX, r2
 8011c32:	f3bf 8f6f 	isb	sy
 8011c36:	e00a      	b.n	8011c4e <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
 8011c38:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
 8011c3a:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
 8011c3e:	2801      	cmp	r0, #1
 8011c40:	dd00      	ble.n	8011c44 <z_set_timeout_expiry+0x26>
 8011c42:	b97c      	cbnz	r4, 8011c64 <z_set_timeout_expiry+0x46>
	__asm__ volatile(
 8011c44:	f386 8811 	msr	BASEPRI, r6
 8011c48:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
 8011c4c:	2301      	movs	r3, #1
 8011c4e:	461c      	mov	r4, r3
 8011c50:	b97b      	cbnz	r3, 8011c72 <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
 8011c52:	f7fb fa15 	bl	800d080 <next_timeout>
			      || (ticks <= next_to);
 8011c56:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8011c5a:	d0ed      	beq.n	8011c38 <z_set_timeout_expiry+0x1a>
 8011c5c:	42a8      	cmp	r0, r5
 8011c5e:	dbec      	blt.n	8011c3a <z_set_timeout_expiry+0x1c>
 8011c60:	2401      	movs	r4, #1
 8011c62:	e7ea      	b.n	8011c3a <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
 8011c64:	4639      	mov	r1, r7
 8011c66:	42a8      	cmp	r0, r5
 8011c68:	bfa8      	it	ge
 8011c6a:	4628      	movge	r0, r5
 8011c6c:	f7f8 f804 	bl	8009c78 <sys_clock_set_timeout>
 8011c70:	e7e8      	b.n	8011c44 <z_set_timeout_expiry+0x26>
}
 8011c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011c74 <sys_clock_tick_get_32>:
{
 8011c74:	b508      	push	{r3, lr}
	return (uint32_t)sys_clock_tick_get();
 8011c76:	f7fb fb17 	bl	800d2a8 <sys_clock_tick_get>
}
 8011c7a:	bd08      	pop	{r3, pc}

08011c7c <z_impl_k_uptime_ticks>:
{
 8011c7c:	b508      	push	{r3, lr}
	return sys_clock_tick_get();
 8011c7e:	f7fb fb13 	bl	800d2a8 <sys_clock_tick_get>
}
 8011c82:	bd08      	pop	{r3, pc}

08011c84 <k_timer_init>:
	timer->expiry_fn = expiry_fn;
 8011c84:	6201      	str	r1, [r0, #32]
	timer->stop_fn = stop_fn;
 8011c86:	6242      	str	r2, [r0, #36]	; 0x24
	timer->status = 0U;
 8011c88:	2300      	movs	r3, #0
 8011c8a:	6303      	str	r3, [r0, #48]	; 0x30
	sys_dlist_init(&w->waitq);
 8011c8c:	f100 0218 	add.w	r2, r0, #24
	list->head = (sys_dnode_t *)list;
 8011c90:	6182      	str	r2, [r0, #24]
	list->tail = (sys_dnode_t *)list;
 8011c92:	61c2      	str	r2, [r0, #28]
	node->next = NULL;
 8011c94:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
 8011c96:	6043      	str	r3, [r0, #4]
	timer->user_data = NULL;
 8011c98:	6343      	str	r3, [r0, #52]	; 0x34
}
 8011c9a:	4770      	bx	lr

08011c9c <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
 8011c9c:	b510      	push	{r4, lr}
 8011c9e:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
 8011ca0:	f7ff ff9f 	bl	8011be2 <z_abort_timeout>

	if (inactive) {
 8011ca4:	b9a0      	cbnz	r0, 8011cd0 <z_impl_k_timer_stop+0x34>
		return;
	}

	if (timer->stop_fn != NULL) {
 8011ca6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011ca8:	b10b      	cbz	r3, 8011cae <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
 8011caa:	4620      	mov	r0, r4
 8011cac:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
 8011cae:	f104 0018 	add.w	r0, r4, #24
 8011cb2:	f7ff feb9 	bl	8011a28 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
 8011cb6:	b158      	cbz	r0, 8011cd0 <z_impl_k_timer_stop+0x34>
			z_ready_thread(pending_thread);
 8011cb8:	f7ff fe16 	bl	80118e8 <z_ready_thread>
	__asm__ volatile(
 8011cbc:	f04f 0310 	mov.w	r3, #16
 8011cc0:	f3ef 8011 	mrs	r0, BASEPRI
 8011cc4:	f383 8812 	msr	BASEPRI_MAX, r3
 8011cc8:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 8011ccc:	f7ff fdc4 	bl	8011858 <z_reschedule_irqlock>
			z_reschedule_unlocked();
		}
	}
}
 8011cd0:	bd10      	pop	{r4, pc}

08011cd2 <poller_thread>:
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 8011cd2:	b108      	cbz	r0, 8011cd8 <poller_thread+0x6>
 8011cd4:	3860      	subs	r0, #96	; 0x60
 8011cd6:	4770      	bx	lr
}
 8011cd8:	4770      	bx	lr

08011cda <signal_poller>:
{
 8011cda:	b538      	push	{r3, r4, r5, lr}
 8011cdc:	460d      	mov	r5, r1
	struct k_thread *thread = poller_thread(event->poller);
 8011cde:	6880      	ldr	r0, [r0, #8]
 8011ce0:	f7ff fff7 	bl	8011cd2 <poller_thread>
	return (thread->base.thread_state & _THREAD_PENDING) != 0U;
 8011ce4:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_pending(thread)) {
 8011ce6:	f013 0f02 	tst.w	r3, #2
 8011cea:	d024      	beq.n	8011d36 <signal_poller+0x5c>
 8011cec:	4604      	mov	r4, r0
	return thread->base.timeout.dticks == _EXPIRED;
 8011cee:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8011cf0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	if (z_is_thread_timeout_expired(thread)) {
 8011cf2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011cf6:	bf08      	it	eq
 8011cf8:	f112 0f02 	cmneq.w	r2, #2
 8011cfc:	d01d      	beq.n	8011d3a <signal_poller+0x60>
	z_unpend_thread(thread);
 8011cfe:	f7ff fdc8 	bl	8011892 <z_unpend_thread>
	arch_thread_return_value_set(thread,
 8011d02:	2d08      	cmp	r5, #8
 8011d04:	d009      	beq.n	8011d1a <signal_poller+0x40>
 8011d06:	2300      	movs	r3, #0
 8011d08:	67e3      	str	r3, [r4, #124]	; 0x7c
	uint8_t state = thread->base.thread_state;
 8011d0a:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 8011d0c:	f013 0f1f 	tst.w	r3, #31
 8011d10:	d108      	bne.n	8011d24 <signal_poller+0x4a>
	return node->next != NULL;
 8011d12:	69a3      	ldr	r3, [r4, #24]
 8011d14:	b123      	cbz	r3, 8011d20 <signal_poller+0x46>
 8011d16:	2300      	movs	r3, #0
 8011d18:	e005      	b.n	8011d26 <signal_poller+0x4c>
 8011d1a:	f06f 0303 	mvn.w	r3, #3
 8011d1e:	e7f3      	b.n	8011d08 <signal_poller+0x2e>
 8011d20:	2301      	movs	r3, #1
 8011d22:	e000      	b.n	8011d26 <signal_poller+0x4c>
 8011d24:	2300      	movs	r3, #0
	if (!z_is_thread_ready(thread)) {
 8011d26:	b90b      	cbnz	r3, 8011d2c <signal_poller+0x52>
		return 0;
 8011d28:	2000      	movs	r0, #0
 8011d2a:	e005      	b.n	8011d38 <signal_poller+0x5e>
	z_ready_thread(thread);
 8011d2c:	4620      	mov	r0, r4
 8011d2e:	f7ff fddb 	bl	80118e8 <z_ready_thread>
	return 0;
 8011d32:	2000      	movs	r0, #0
 8011d34:	e000      	b.n	8011d38 <signal_poller+0x5e>
		return 0;
 8011d36:	2000      	movs	r0, #0
}
 8011d38:	bd38      	pop	{r3, r4, r5, pc}
		return -EAGAIN;
 8011d3a:	f06f 000a 	mvn.w	r0, #10
 8011d3e:	e7fb      	b.n	8011d38 <signal_poller+0x5e>

08011d40 <signal_triggered_work>:
	twork->poll_result = -EAGAIN;
	k_work_submit_to_queue(twork->workq, &twork->work);
}

static int signal_triggered_work(struct k_poll_event *event, uint32_t status)
{
 8011d40:	b570      	push	{r4, r5, r6, lr}
	struct z_poller *poller = event->poller;
 8011d42:	6884      	ldr	r4, [r0, #8]
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
 8011d44:	7823      	ldrb	r3, [r4, #0]
 8011d46:	b173      	cbz	r3, 8011d66 <signal_triggered_work+0x26>
 8011d48:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8011d4c:	b15d      	cbz	r5, 8011d66 <signal_triggered_work+0x26>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
 8011d4e:	f1a4 0614 	sub.w	r6, r4, #20
 8011d52:	f104 0014 	add.w	r0, r4, #20
 8011d56:	f7ff ff44 	bl	8011be2 <z_abort_timeout>
		twork->poll_result = 0;
 8011d5a:	2300      	movs	r3, #0
 8011d5c:	62e3      	str	r3, [r4, #44]	; 0x2c
		k_work_submit_to_queue(work_q, &twork->work);
 8011d5e:	4631      	mov	r1, r6
 8011d60:	4628      	mov	r0, r5
 8011d62:	f7ff fd2b 	bl	80117bc <k_work_submit_to_queue>
	}

	return 0;
}
 8011d66:	2000      	movs	r0, #0
 8011d68:	bd70      	pop	{r4, r5, r6, pc}

08011d6a <signal_poll_event>:
{
 8011d6a:	b570      	push	{r4, r5, r6, lr}
 8011d6c:	4604      	mov	r4, r0
 8011d6e:	460d      	mov	r5, r1
	struct z_poller *poller = event->poller;
 8011d70:	6886      	ldr	r6, [r0, #8]
	if (poller != NULL) {
 8011d72:	b1d6      	cbz	r6, 8011daa <signal_poll_event+0x40>
		if (poller->mode == MODE_POLL) {
 8011d74:	7873      	ldrb	r3, [r6, #1]
 8011d76:	2b01      	cmp	r3, #1
 8011d78:	d00d      	beq.n	8011d96 <signal_poll_event+0x2c>
		} else if (poller->mode == MODE_TRIGGERED) {
 8011d7a:	2b02      	cmp	r3, #2
 8011d7c:	d012      	beq.n	8011da4 <signal_poll_event+0x3a>
		poller->is_polling = false;
 8011d7e:	2000      	movs	r0, #0
 8011d80:	7030      	strb	r0, [r6, #0]
	event->poller = NULL;
 8011d82:	2300      	movs	r3, #0
 8011d84:	60a3      	str	r3, [r4, #8]
	event->state |= state;
 8011d86:	68e3      	ldr	r3, [r4, #12]
 8011d88:	f3c3 3145 	ubfx	r1, r3, #13, #6
 8011d8c:	430d      	orrs	r5, r1
 8011d8e:	f365 3352 	bfi	r3, r5, #13, #6
 8011d92:	60e3      	str	r3, [r4, #12]
}
 8011d94:	bd70      	pop	{r4, r5, r6, pc}
			retcode = signal_poller(event, state);
 8011d96:	f7ff ffa0 	bl	8011cda <signal_poller>
		poller->is_polling = false;
 8011d9a:	2300      	movs	r3, #0
 8011d9c:	7033      	strb	r3, [r6, #0]
		if (retcode < 0) {
 8011d9e:	4298      	cmp	r0, r3
 8011da0:	daef      	bge.n	8011d82 <signal_poll_event+0x18>
 8011da2:	e7f7      	b.n	8011d94 <signal_poll_event+0x2a>
			retcode = signal_triggered_work(event, state);
 8011da4:	f7ff ffcc 	bl	8011d40 <signal_triggered_work>
 8011da8:	e7f7      	b.n	8011d9a <signal_poll_event+0x30>
	int retcode = 0;
 8011daa:	2000      	movs	r0, #0
 8011dac:	e7e9      	b.n	8011d82 <signal_poll_event+0x18>

08011dae <k_poll_event_init>:
{
 8011dae:	b410      	push	{r4}
	event->poller = NULL;
 8011db0:	2400      	movs	r4, #0
 8011db2:	6084      	str	r4, [r0, #8]
	event->type = type;
 8011db4:	f890 c00d 	ldrb.w	ip, [r0, #13]
 8011db8:	f361 0c04 	bfi	ip, r1, #0, #5
 8011dbc:	f880 c00d 	strb.w	ip, [r0, #13]
	event->state = K_POLL_STATE_NOT_READY;
 8011dc0:	68c1      	ldr	r1, [r0, #12]
 8011dc2:	f364 3152 	bfi	r1, r4, #13, #6
 8011dc6:	60c1      	str	r1, [r0, #12]
	event->mode = mode;
 8011dc8:	7b81      	ldrb	r1, [r0, #14]
 8011dca:	f362 01c3 	bfi	r1, r2, #3, #1
 8011dce:	7381      	strb	r1, [r0, #14]
	event->unused = 0U;
 8011dd0:	89c2      	ldrh	r2, [r0, #14]
 8011dd2:	f364 120f 	bfi	r2, r4, #4, #12
 8011dd6:	81c2      	strh	r2, [r0, #14]
	event->obj = obj;
 8011dd8:	6103      	str	r3, [r0, #16]
}
 8011dda:	bc10      	pop	{r4}
 8011ddc:	4770      	bx	lr

08011dde <z_handle_obj_poll_events>:
{
 8011dde:	b508      	push	{r3, lr}
 8011de0:	4603      	mov	r3, r0
	return list->head == list;
 8011de2:	6800      	ldr	r0, [r0, #0]
	if (!sys_dlist_is_empty(list)) {
 8011de4:	4283      	cmp	r3, r0
 8011de6:	d009      	beq.n	8011dfc <z_handle_obj_poll_events+0x1e>
	sys_dnode_t *const prev = node->prev;
 8011de8:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;
 8011dea:	6803      	ldr	r3, [r0, #0]
	prev->next = next;
 8011dec:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 8011dee:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 8011df0:	2300      	movs	r3, #0
 8011df2:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
 8011df4:	6043      	str	r3, [r0, #4]
	if (poll_event != NULL) {
 8011df6:	b108      	cbz	r0, 8011dfc <z_handle_obj_poll_events+0x1e>
		(void) signal_poll_event(poll_event, state);
 8011df8:	f7ff ffb7 	bl	8011d6a <signal_poll_event>
}
 8011dfc:	bd08      	pop	{r3, pc}

08011dfe <z_impl_k_poll_signal_init>:
	list->head = (sys_dnode_t *)list;
 8011dfe:	6000      	str	r0, [r0, #0]
	list->tail = (sys_dnode_t *)list;
 8011e00:	6040      	str	r0, [r0, #4]
	sig->signaled = 0U;
 8011e02:	2300      	movs	r3, #0
 8011e04:	6083      	str	r3, [r0, #8]
}
 8011e06:	4770      	bx	lr

08011e08 <main>:
	return sys_clock_cycle_get_64();
}

static ALWAYS_INLINE void arch_nop(void)
{
	__asm__ volatile("nop");
 8011e08:	bf00      	nop

void __weak main(void)
{
	/* NOP default main() if the application does not provide one. */
	arch_nop();
}
 8011e0a:	4770      	bx	lr

08011e0c <k_heap_init>:
{
 8011e0c:	b510      	push	{r4, lr}
 8011e0e:	f100 040c 	add.w	r4, r0, #12
	list->head = (sys_dnode_t *)list;
 8011e12:	60c4      	str	r4, [r0, #12]
	list->tail = (sys_dnode_t *)list;
 8011e14:	6104      	str	r4, [r0, #16]
	sys_heap_init(&h->heap, mem, bytes);
 8011e16:	f7fd faa3 	bl	800f360 <sys_heap_init>
}
 8011e1a:	bd10      	pop	{r4, pc}

08011e1c <_ZdlPvj>:
 8011e1c:	f000 b8d6 	b.w	8011fcc <_ZdlPv>

08011e20 <_Znwj>:
 8011e20:	2801      	cmp	r0, #1
 8011e22:	bf38      	it	cc
 8011e24:	2001      	movcc	r0, #1
 8011e26:	b510      	push	{r4, lr}
 8011e28:	4604      	mov	r4, r0
 8011e2a:	4620      	mov	r0, r4
 8011e2c:	f7fb fe7a 	bl	800db24 <malloc>
 8011e30:	b930      	cbnz	r0, 8011e40 <_Znwj+0x20>
 8011e32:	f7fb fe3f 	bl	800dab4 <_ZSt15get_new_handlerv>
 8011e36:	b908      	cbnz	r0, 8011e3c <_Znwj+0x1c>
 8011e38:	f000 f8ca 	bl	8011fd0 <abort>
 8011e3c:	4780      	blx	r0
 8011e3e:	e7f4      	b.n	8011e2a <_Znwj+0xa>
 8011e40:	bd10      	pop	{r4, pc}

08011e42 <_ZStL25local_Rb_tree_rotate_leftPSt18_Rb_tree_node_baseRS0_>:
 8011e42:	68c3      	ldr	r3, [r0, #12]
 8011e44:	689a      	ldr	r2, [r3, #8]
 8011e46:	60c2      	str	r2, [r0, #12]
 8011e48:	b510      	push	{r4, lr}
 8011e4a:	b102      	cbz	r2, 8011e4e <_ZStL25local_Rb_tree_rotate_leftPSt18_Rb_tree_node_baseRS0_+0xc>
 8011e4c:	6050      	str	r0, [r2, #4]
 8011e4e:	6842      	ldr	r2, [r0, #4]
 8011e50:	605a      	str	r2, [r3, #4]
 8011e52:	680c      	ldr	r4, [r1, #0]
 8011e54:	4284      	cmp	r4, r0
 8011e56:	d103      	bne.n	8011e60 <_ZStL25local_Rb_tree_rotate_leftPSt18_Rb_tree_node_baseRS0_+0x1e>
 8011e58:	600b      	str	r3, [r1, #0]
 8011e5a:	6098      	str	r0, [r3, #8]
 8011e5c:	6043      	str	r3, [r0, #4]
 8011e5e:	bd10      	pop	{r4, pc}
 8011e60:	6891      	ldr	r1, [r2, #8]
 8011e62:	4281      	cmp	r1, r0
 8011e64:	bf0c      	ite	eq
 8011e66:	6093      	streq	r3, [r2, #8]
 8011e68:	60d3      	strne	r3, [r2, #12]
 8011e6a:	e7f6      	b.n	8011e5a <_ZStL25local_Rb_tree_rotate_leftPSt18_Rb_tree_node_baseRS0_+0x18>

08011e6c <_ZStL26local_Rb_tree_rotate_rightPSt18_Rb_tree_node_baseRS0_>:
 8011e6c:	6883      	ldr	r3, [r0, #8]
 8011e6e:	68da      	ldr	r2, [r3, #12]
 8011e70:	6082      	str	r2, [r0, #8]
 8011e72:	b510      	push	{r4, lr}
 8011e74:	b102      	cbz	r2, 8011e78 <_ZStL26local_Rb_tree_rotate_rightPSt18_Rb_tree_node_baseRS0_+0xc>
 8011e76:	6050      	str	r0, [r2, #4]
 8011e78:	6842      	ldr	r2, [r0, #4]
 8011e7a:	605a      	str	r2, [r3, #4]
 8011e7c:	680c      	ldr	r4, [r1, #0]
 8011e7e:	4284      	cmp	r4, r0
 8011e80:	d103      	bne.n	8011e8a <_ZStL26local_Rb_tree_rotate_rightPSt18_Rb_tree_node_baseRS0_+0x1e>
 8011e82:	600b      	str	r3, [r1, #0]
 8011e84:	60d8      	str	r0, [r3, #12]
 8011e86:	6043      	str	r3, [r0, #4]
 8011e88:	bd10      	pop	{r4, pc}
 8011e8a:	68d1      	ldr	r1, [r2, #12]
 8011e8c:	4281      	cmp	r1, r0
 8011e8e:	bf0c      	ite	eq
 8011e90:	60d3      	streq	r3, [r2, #12]
 8011e92:	6093      	strne	r3, [r2, #8]
 8011e94:	e7f6      	b.n	8011e84 <_ZStL26local_Rb_tree_rotate_rightPSt18_Rb_tree_node_baseRS0_+0x18>

08011e96 <_ZStL23local_Rb_tree_incrementPSt18_Rb_tree_node_base>:
 8011e96:	68c3      	ldr	r3, [r0, #12]
 8011e98:	b123      	cbz	r3, 8011ea4 <_ZStL23local_Rb_tree_incrementPSt18_Rb_tree_node_base+0xe>
 8011e9a:	4618      	mov	r0, r3
 8011e9c:	689b      	ldr	r3, [r3, #8]
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d1fb      	bne.n	8011e9a <_ZStL23local_Rb_tree_incrementPSt18_Rb_tree_node_base+0x4>
 8011ea2:	4770      	bx	lr
 8011ea4:	6843      	ldr	r3, [r0, #4]
 8011ea6:	68da      	ldr	r2, [r3, #12]
 8011ea8:	4282      	cmp	r2, r0
 8011eaa:	d102      	bne.n	8011eb2 <_ZStL23local_Rb_tree_incrementPSt18_Rb_tree_node_base+0x1c>
 8011eac:	4618      	mov	r0, r3
 8011eae:	685b      	ldr	r3, [r3, #4]
 8011eb0:	e7f9      	b.n	8011ea6 <_ZStL23local_Rb_tree_incrementPSt18_Rb_tree_node_base+0x10>
 8011eb2:	68c2      	ldr	r2, [r0, #12]
 8011eb4:	4293      	cmp	r3, r2
 8011eb6:	bf18      	it	ne
 8011eb8:	4618      	movne	r0, r3
 8011eba:	4770      	bx	lr

08011ebc <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base>:
 8011ebc:	7802      	ldrb	r2, [r0, #0]
 8011ebe:	4603      	mov	r3, r0
 8011ec0:	b92a      	cbnz	r2, 8011ece <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base+0x12>
 8011ec2:	6842      	ldr	r2, [r0, #4]
 8011ec4:	6852      	ldr	r2, [r2, #4]
 8011ec6:	4282      	cmp	r2, r0
 8011ec8:	d101      	bne.n	8011ece <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base+0x12>
 8011eca:	68d0      	ldr	r0, [r2, #12]
 8011ecc:	4770      	bx	lr
 8011ece:	689a      	ldr	r2, [r3, #8]
 8011ed0:	b122      	cbz	r2, 8011edc <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base+0x20>
 8011ed2:	4610      	mov	r0, r2
 8011ed4:	68d2      	ldr	r2, [r2, #12]
 8011ed6:	2a00      	cmp	r2, #0
 8011ed8:	d1fb      	bne.n	8011ed2 <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base+0x16>
 8011eda:	4770      	bx	lr
 8011edc:	6858      	ldr	r0, [r3, #4]
 8011ede:	6882      	ldr	r2, [r0, #8]
 8011ee0:	429a      	cmp	r2, r3
 8011ee2:	d102      	bne.n	8011eea <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base+0x2e>
 8011ee4:	4603      	mov	r3, r0
 8011ee6:	6840      	ldr	r0, [r0, #4]
 8011ee8:	e7f9      	b.n	8011ede <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base+0x22>
 8011eea:	4770      	bx	lr

08011eec <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>:
 8011eec:	f7ff bfd3 	b.w	8011e96 <_ZStL23local_Rb_tree_incrementPSt18_Rb_tree_node_base>

08011ef0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>:
 8011ef0:	f7ff bfe4 	b.w	8011ebc <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base>

08011ef4 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>:
 8011ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011ef8:	461e      	mov	r6, r3
 8011efa:	f103 0804 	add.w	r8, r3, #4
 8011efe:	2300      	movs	r3, #0
 8011f00:	e9c1 3302 	strd	r3, r3, [r1, #8]
 8011f04:	460c      	mov	r4, r1
 8011f06:	604a      	str	r2, [r1, #4]
 8011f08:	700b      	strb	r3, [r1, #0]
 8011f0a:	b300      	cbz	r0, 8011f4e <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x5a>
 8011f0c:	4296      	cmp	r6, r2
 8011f0e:	6091      	str	r1, [r2, #8]
 8011f10:	d118      	bne.n	8011f44 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x50>
 8011f12:	6071      	str	r1, [r6, #4]
 8011f14:	60f4      	str	r4, [r6, #12]
 8011f16:	2701      	movs	r7, #1
 8011f18:	f04f 0900 	mov.w	r9, #0
 8011f1c:	6873      	ldr	r3, [r6, #4]
 8011f1e:	42a3      	cmp	r3, r4
 8011f20:	d03f      	beq.n	8011fa2 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0xae>
 8011f22:	6860      	ldr	r0, [r4, #4]
 8011f24:	7802      	ldrb	r2, [r0, #0]
 8011f26:	2a00      	cmp	r2, #0
 8011f28:	d13b      	bne.n	8011fa2 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0xae>
 8011f2a:	6845      	ldr	r5, [r0, #4]
 8011f2c:	68ab      	ldr	r3, [r5, #8]
 8011f2e:	4298      	cmp	r0, r3
 8011f30:	d123      	bne.n	8011f7a <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x86>
 8011f32:	68eb      	ldr	r3, [r5, #12]
 8011f34:	b183      	cbz	r3, 8011f58 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x64>
 8011f36:	781a      	ldrb	r2, [r3, #0]
 8011f38:	b972      	cbnz	r2, 8011f58 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x64>
 8011f3a:	7007      	strb	r7, [r0, #0]
 8011f3c:	701f      	strb	r7, [r3, #0]
 8011f3e:	702a      	strb	r2, [r5, #0]
 8011f40:	462c      	mov	r4, r5
 8011f42:	e7eb      	b.n	8011f1c <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x28>
 8011f44:	68b3      	ldr	r3, [r6, #8]
 8011f46:	4293      	cmp	r3, r2
 8011f48:	d1e5      	bne.n	8011f16 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x22>
 8011f4a:	60b1      	str	r1, [r6, #8]
 8011f4c:	e7e3      	b.n	8011f16 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x22>
 8011f4e:	60d1      	str	r1, [r2, #12]
 8011f50:	68f3      	ldr	r3, [r6, #12]
 8011f52:	4293      	cmp	r3, r2
 8011f54:	d1df      	bne.n	8011f16 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x22>
 8011f56:	e7dd      	b.n	8011f14 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x20>
 8011f58:	68c3      	ldr	r3, [r0, #12]
 8011f5a:	42a3      	cmp	r3, r4
 8011f5c:	d103      	bne.n	8011f66 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x72>
 8011f5e:	4641      	mov	r1, r8
 8011f60:	f7ff ff6f 	bl	8011e42 <_ZStL25local_Rb_tree_rotate_leftPSt18_Rb_tree_node_baseRS0_>
 8011f64:	4604      	mov	r4, r0
 8011f66:	6863      	ldr	r3, [r4, #4]
 8011f68:	4641      	mov	r1, r8
 8011f6a:	701f      	strb	r7, [r3, #0]
 8011f6c:	4628      	mov	r0, r5
 8011f6e:	f885 9000 	strb.w	r9, [r5]
 8011f72:	f7ff ff7b 	bl	8011e6c <_ZStL26local_Rb_tree_rotate_rightPSt18_Rb_tree_node_baseRS0_>
 8011f76:	4625      	mov	r5, r4
 8011f78:	e7e2      	b.n	8011f40 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x4c>
 8011f7a:	b113      	cbz	r3, 8011f82 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x8e>
 8011f7c:	781a      	ldrb	r2, [r3, #0]
 8011f7e:	2a00      	cmp	r2, #0
 8011f80:	d0db      	beq.n	8011f3a <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x46>
 8011f82:	6883      	ldr	r3, [r0, #8]
 8011f84:	42a3      	cmp	r3, r4
 8011f86:	d103      	bne.n	8011f90 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x9c>
 8011f88:	4641      	mov	r1, r8
 8011f8a:	f7ff ff6f 	bl	8011e6c <_ZStL26local_Rb_tree_rotate_rightPSt18_Rb_tree_node_baseRS0_>
 8011f8e:	4604      	mov	r4, r0
 8011f90:	6863      	ldr	r3, [r4, #4]
 8011f92:	4641      	mov	r1, r8
 8011f94:	701f      	strb	r7, [r3, #0]
 8011f96:	4628      	mov	r0, r5
 8011f98:	f885 9000 	strb.w	r9, [r5]
 8011f9c:	f7ff ff51 	bl	8011e42 <_ZStL25local_Rb_tree_rotate_leftPSt18_Rb_tree_node_baseRS0_>
 8011fa0:	e7e9      	b.n	8011f76 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x82>
 8011fa2:	2201      	movs	r2, #1
 8011fa4:	701a      	strb	r2, [r3, #0]
 8011fa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08011faa <_ZSt17__throw_bad_allocv>:
 8011faa:	b508      	push	{r3, lr}
 8011fac:	f000 f810 	bl	8011fd0 <abort>

08011fb0 <_ZSt19__throw_logic_errorPKc>:
 8011fb0:	b508      	push	{r3, lr}
 8011fb2:	f000 f80d 	bl	8011fd0 <abort>

08011fb6 <_ZSt20__throw_length_errorPKc>:
 8011fb6:	b508      	push	{r3, lr}
 8011fb8:	f000 f80a 	bl	8011fd0 <abort>

08011fbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 8011fbc:	4603      	mov	r3, r0
 8011fbe:	f853 0b08 	ldr.w	r0, [r3], #8
 8011fc2:	4298      	cmp	r0, r3
 8011fc4:	d001      	beq.n	8011fca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0xe>
 8011fc6:	f000 b801 	b.w	8011fcc <_ZdlPv>
 8011fca:	4770      	bx	lr

08011fcc <_ZdlPv>:
 8011fcc:	f7fb bdb2 	b.w	800db34 <free>

08011fd0 <abort>:
 8011fd0:	b508      	push	{r3, lr}
 8011fd2:	2006      	movs	r0, #6
 8011fd4:	f7fc faea 	bl	800e5ac <raise>
 8011fd8:	2001      	movs	r0, #1
 8011fda:	f7f3 ffb1 	bl	8005f40 <_exit>

08011fde <memcpy>:
 8011fde:	440a      	add	r2, r1
 8011fe0:	4291      	cmp	r1, r2
 8011fe2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8011fe6:	d100      	bne.n	8011fea <memcpy+0xc>
 8011fe8:	4770      	bx	lr
 8011fea:	b510      	push	{r4, lr}
 8011fec:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011ff0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011ff4:	4291      	cmp	r1, r2
 8011ff6:	d1f9      	bne.n	8011fec <memcpy+0xe>
 8011ff8:	bd10      	pop	{r4, pc}

08011ffa <memset>:
 8011ffa:	4402      	add	r2, r0
 8011ffc:	4603      	mov	r3, r0
 8011ffe:	4293      	cmp	r3, r2
 8012000:	d100      	bne.n	8012004 <memset+0xa>
 8012002:	4770      	bx	lr
 8012004:	f803 1b01 	strb.w	r1, [r3], #1
 8012008:	e7f9      	b.n	8011ffe <memset+0x4>

0801200a <__sfputc_r>:
 801200a:	6893      	ldr	r3, [r2, #8]
 801200c:	3b01      	subs	r3, #1
 801200e:	2b00      	cmp	r3, #0
 8012010:	b410      	push	{r4}
 8012012:	6093      	str	r3, [r2, #8]
 8012014:	da07      	bge.n	8012026 <__sfputc_r+0x1c>
 8012016:	6994      	ldr	r4, [r2, #24]
 8012018:	42a3      	cmp	r3, r4
 801201a:	db01      	blt.n	8012020 <__sfputc_r+0x16>
 801201c:	290a      	cmp	r1, #10
 801201e:	d102      	bne.n	8012026 <__sfputc_r+0x1c>
 8012020:	bc10      	pop	{r4}
 8012022:	f7fc badd 	b.w	800e5e0 <__swbuf_r>
 8012026:	6813      	ldr	r3, [r2, #0]
 8012028:	1c58      	adds	r0, r3, #1
 801202a:	6010      	str	r0, [r2, #0]
 801202c:	7019      	strb	r1, [r3, #0]
 801202e:	4608      	mov	r0, r1
 8012030:	bc10      	pop	{r4}
 8012032:	4770      	bx	lr

08012034 <__sfputs_r>:
 8012034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012036:	4606      	mov	r6, r0
 8012038:	460f      	mov	r7, r1
 801203a:	4614      	mov	r4, r2
 801203c:	18d5      	adds	r5, r2, r3
 801203e:	42ac      	cmp	r4, r5
 8012040:	d101      	bne.n	8012046 <__sfputs_r+0x12>
 8012042:	2000      	movs	r0, #0
 8012044:	e007      	b.n	8012056 <__sfputs_r+0x22>
 8012046:	f814 1b01 	ldrb.w	r1, [r4], #1
 801204a:	463a      	mov	r2, r7
 801204c:	4630      	mov	r0, r6
 801204e:	f7ff ffdc 	bl	801200a <__sfputc_r>
 8012052:	1c43      	adds	r3, r0, #1
 8012054:	d1f3      	bne.n	801203e <__sfputs_r+0xa>
 8012056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012058 <__cvt>:
 8012058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801205c:	b088      	sub	sp, #32
 801205e:	2b00      	cmp	r3, #0
 8012060:	461f      	mov	r7, r3
 8012062:	4614      	mov	r4, r2
 8012064:	bfb8      	it	lt
 8012066:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 801206a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801206c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801206e:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8012072:	bfb6      	itet	lt
 8012074:	461f      	movlt	r7, r3
 8012076:	2300      	movge	r3, #0
 8012078:	232d      	movlt	r3, #45	; 0x2d
 801207a:	7013      	strb	r3, [r2, #0]
 801207c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801207e:	f023 0820 	bic.w	r8, r3, #32
 8012082:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8012086:	d005      	beq.n	8012094 <__cvt+0x3c>
 8012088:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801208c:	d100      	bne.n	8012090 <__cvt+0x38>
 801208e:	3501      	adds	r5, #1
 8012090:	2302      	movs	r3, #2
 8012092:	e000      	b.n	8012096 <__cvt+0x3e>
 8012094:	2303      	movs	r3, #3
 8012096:	aa07      	add	r2, sp, #28
 8012098:	9204      	str	r2, [sp, #16]
 801209a:	aa06      	add	r2, sp, #24
 801209c:	e9cd a202 	strd	sl, r2, [sp, #8]
 80120a0:	e9cd 3500 	strd	r3, r5, [sp]
 80120a4:	4622      	mov	r2, r4
 80120a6:	463b      	mov	r3, r7
 80120a8:	f7ee ff4e 	bl	8000f48 <_dtoa_r>
 80120ac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80120b0:	4606      	mov	r6, r0
 80120b2:	d102      	bne.n	80120ba <__cvt+0x62>
 80120b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80120b6:	07db      	lsls	r3, r3, #31
 80120b8:	d522      	bpl.n	8012100 <__cvt+0xa8>
 80120ba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80120be:	eb06 0905 	add.w	r9, r6, r5
 80120c2:	d110      	bne.n	80120e6 <__cvt+0x8e>
 80120c4:	7833      	ldrb	r3, [r6, #0]
 80120c6:	2b30      	cmp	r3, #48	; 0x30
 80120c8:	d10a      	bne.n	80120e0 <__cvt+0x88>
 80120ca:	2200      	movs	r2, #0
 80120cc:	2300      	movs	r3, #0
 80120ce:	4620      	mov	r0, r4
 80120d0:	4639      	mov	r1, r7
 80120d2:	f7ee fcd9 	bl	8000a88 <__aeabi_dcmpeq>
 80120d6:	b918      	cbnz	r0, 80120e0 <__cvt+0x88>
 80120d8:	f1c5 0501 	rsb	r5, r5, #1
 80120dc:	f8ca 5000 	str.w	r5, [sl]
 80120e0:	f8da 3000 	ldr.w	r3, [sl]
 80120e4:	4499      	add	r9, r3
 80120e6:	2200      	movs	r2, #0
 80120e8:	2300      	movs	r3, #0
 80120ea:	4620      	mov	r0, r4
 80120ec:	4639      	mov	r1, r7
 80120ee:	f7ee fccb 	bl	8000a88 <__aeabi_dcmpeq>
 80120f2:	b108      	cbz	r0, 80120f8 <__cvt+0xa0>
 80120f4:	f8cd 901c 	str.w	r9, [sp, #28]
 80120f8:	2230      	movs	r2, #48	; 0x30
 80120fa:	9b07      	ldr	r3, [sp, #28]
 80120fc:	454b      	cmp	r3, r9
 80120fe:	d307      	bcc.n	8012110 <__cvt+0xb8>
 8012100:	9b07      	ldr	r3, [sp, #28]
 8012102:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012104:	1b9b      	subs	r3, r3, r6
 8012106:	4630      	mov	r0, r6
 8012108:	6013      	str	r3, [r2, #0]
 801210a:	b008      	add	sp, #32
 801210c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012110:	1c59      	adds	r1, r3, #1
 8012112:	9107      	str	r1, [sp, #28]
 8012114:	701a      	strb	r2, [r3, #0]
 8012116:	e7f0      	b.n	80120fa <__cvt+0xa2>

08012118 <__exponent>:
 8012118:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801211a:	4603      	mov	r3, r0
 801211c:	2900      	cmp	r1, #0
 801211e:	bfb8      	it	lt
 8012120:	4249      	neglt	r1, r1
 8012122:	f803 2b02 	strb.w	r2, [r3], #2
 8012126:	bfb4      	ite	lt
 8012128:	222d      	movlt	r2, #45	; 0x2d
 801212a:	222b      	movge	r2, #43	; 0x2b
 801212c:	2909      	cmp	r1, #9
 801212e:	7042      	strb	r2, [r0, #1]
 8012130:	dd2a      	ble.n	8012188 <__exponent+0x70>
 8012132:	f10d 0407 	add.w	r4, sp, #7
 8012136:	46a4      	mov	ip, r4
 8012138:	270a      	movs	r7, #10
 801213a:	46a6      	mov	lr, r4
 801213c:	460a      	mov	r2, r1
 801213e:	fb91 f6f7 	sdiv	r6, r1, r7
 8012142:	fb07 1516 	mls	r5, r7, r6, r1
 8012146:	3530      	adds	r5, #48	; 0x30
 8012148:	2a63      	cmp	r2, #99	; 0x63
 801214a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 801214e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8012152:	4631      	mov	r1, r6
 8012154:	dcf1      	bgt.n	801213a <__exponent+0x22>
 8012156:	3130      	adds	r1, #48	; 0x30
 8012158:	f1ae 0502 	sub.w	r5, lr, #2
 801215c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8012160:	1c44      	adds	r4, r0, #1
 8012162:	4629      	mov	r1, r5
 8012164:	4561      	cmp	r1, ip
 8012166:	d30a      	bcc.n	801217e <__exponent+0x66>
 8012168:	f10d 0209 	add.w	r2, sp, #9
 801216c:	eba2 020e 	sub.w	r2, r2, lr
 8012170:	4565      	cmp	r5, ip
 8012172:	bf88      	it	hi
 8012174:	2200      	movhi	r2, #0
 8012176:	4413      	add	r3, r2
 8012178:	1a18      	subs	r0, r3, r0
 801217a:	b003      	add	sp, #12
 801217c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801217e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012182:	f804 2f01 	strb.w	r2, [r4, #1]!
 8012186:	e7ed      	b.n	8012164 <__exponent+0x4c>
 8012188:	2330      	movs	r3, #48	; 0x30
 801218a:	3130      	adds	r1, #48	; 0x30
 801218c:	7083      	strb	r3, [r0, #2]
 801218e:	70c1      	strb	r1, [r0, #3]
 8012190:	1d03      	adds	r3, r0, #4
 8012192:	e7f1      	b.n	8012178 <__exponent+0x60>

08012194 <_printf_common>:
 8012194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012198:	4616      	mov	r6, r2
 801219a:	4699      	mov	r9, r3
 801219c:	688a      	ldr	r2, [r1, #8]
 801219e:	690b      	ldr	r3, [r1, #16]
 80121a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80121a4:	4293      	cmp	r3, r2
 80121a6:	bfb8      	it	lt
 80121a8:	4613      	movlt	r3, r2
 80121aa:	6033      	str	r3, [r6, #0]
 80121ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80121b0:	4607      	mov	r7, r0
 80121b2:	460c      	mov	r4, r1
 80121b4:	b10a      	cbz	r2, 80121ba <_printf_common+0x26>
 80121b6:	3301      	adds	r3, #1
 80121b8:	6033      	str	r3, [r6, #0]
 80121ba:	6823      	ldr	r3, [r4, #0]
 80121bc:	0699      	lsls	r1, r3, #26
 80121be:	bf42      	ittt	mi
 80121c0:	6833      	ldrmi	r3, [r6, #0]
 80121c2:	3302      	addmi	r3, #2
 80121c4:	6033      	strmi	r3, [r6, #0]
 80121c6:	6825      	ldr	r5, [r4, #0]
 80121c8:	f015 0506 	ands.w	r5, r5, #6
 80121cc:	d106      	bne.n	80121dc <_printf_common+0x48>
 80121ce:	f104 0a19 	add.w	sl, r4, #25
 80121d2:	68e3      	ldr	r3, [r4, #12]
 80121d4:	6832      	ldr	r2, [r6, #0]
 80121d6:	1a9b      	subs	r3, r3, r2
 80121d8:	42ab      	cmp	r3, r5
 80121da:	dc26      	bgt.n	801222a <_printf_common+0x96>
 80121dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80121e0:	1e13      	subs	r3, r2, #0
 80121e2:	6822      	ldr	r2, [r4, #0]
 80121e4:	bf18      	it	ne
 80121e6:	2301      	movne	r3, #1
 80121e8:	0692      	lsls	r2, r2, #26
 80121ea:	d42b      	bmi.n	8012244 <_printf_common+0xb0>
 80121ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80121f0:	4649      	mov	r1, r9
 80121f2:	4638      	mov	r0, r7
 80121f4:	47c0      	blx	r8
 80121f6:	3001      	adds	r0, #1
 80121f8:	d01e      	beq.n	8012238 <_printf_common+0xa4>
 80121fa:	6823      	ldr	r3, [r4, #0]
 80121fc:	68e5      	ldr	r5, [r4, #12]
 80121fe:	6832      	ldr	r2, [r6, #0]
 8012200:	f003 0306 	and.w	r3, r3, #6
 8012204:	2b04      	cmp	r3, #4
 8012206:	bf08      	it	eq
 8012208:	1aad      	subeq	r5, r5, r2
 801220a:	68a3      	ldr	r3, [r4, #8]
 801220c:	6922      	ldr	r2, [r4, #16]
 801220e:	bf0c      	ite	eq
 8012210:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012214:	2500      	movne	r5, #0
 8012216:	4293      	cmp	r3, r2
 8012218:	bfc4      	itt	gt
 801221a:	1a9b      	subgt	r3, r3, r2
 801221c:	18ed      	addgt	r5, r5, r3
 801221e:	2600      	movs	r6, #0
 8012220:	341a      	adds	r4, #26
 8012222:	42b5      	cmp	r5, r6
 8012224:	d11a      	bne.n	801225c <_printf_common+0xc8>
 8012226:	2000      	movs	r0, #0
 8012228:	e008      	b.n	801223c <_printf_common+0xa8>
 801222a:	2301      	movs	r3, #1
 801222c:	4652      	mov	r2, sl
 801222e:	4649      	mov	r1, r9
 8012230:	4638      	mov	r0, r7
 8012232:	47c0      	blx	r8
 8012234:	3001      	adds	r0, #1
 8012236:	d103      	bne.n	8012240 <_printf_common+0xac>
 8012238:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801223c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012240:	3501      	adds	r5, #1
 8012242:	e7c6      	b.n	80121d2 <_printf_common+0x3e>
 8012244:	18e1      	adds	r1, r4, r3
 8012246:	1c5a      	adds	r2, r3, #1
 8012248:	2030      	movs	r0, #48	; 0x30
 801224a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801224e:	4422      	add	r2, r4
 8012250:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012254:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012258:	3302      	adds	r3, #2
 801225a:	e7c7      	b.n	80121ec <_printf_common+0x58>
 801225c:	2301      	movs	r3, #1
 801225e:	4622      	mov	r2, r4
 8012260:	4649      	mov	r1, r9
 8012262:	4638      	mov	r0, r7
 8012264:	47c0      	blx	r8
 8012266:	3001      	adds	r0, #1
 8012268:	d0e6      	beq.n	8012238 <_printf_common+0xa4>
 801226a:	3601      	adds	r6, #1
 801226c:	e7d9      	b.n	8012222 <_printf_common+0x8e>

0801226e <_raise_r>:
 801226e:	291f      	cmp	r1, #31
 8012270:	b538      	push	{r3, r4, r5, lr}
 8012272:	4604      	mov	r4, r0
 8012274:	460d      	mov	r5, r1
 8012276:	d904      	bls.n	8012282 <_raise_r+0x14>
 8012278:	2316      	movs	r3, #22
 801227a:	6003      	str	r3, [r0, #0]
 801227c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012280:	bd38      	pop	{r3, r4, r5, pc}
 8012282:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012284:	b112      	cbz	r2, 801228c <_raise_r+0x1e>
 8012286:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801228a:	b94b      	cbnz	r3, 80122a0 <_raise_r+0x32>
 801228c:	4620      	mov	r0, r4
 801228e:	f000 f816 	bl	80122be <_getpid_r>
 8012292:	462a      	mov	r2, r5
 8012294:	4601      	mov	r1, r0
 8012296:	4620      	mov	r0, r4
 8012298:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801229c:	f7fc b98e 	b.w	800e5bc <_kill_r>
 80122a0:	2b01      	cmp	r3, #1
 80122a2:	d00a      	beq.n	80122ba <_raise_r+0x4c>
 80122a4:	1c59      	adds	r1, r3, #1
 80122a6:	d103      	bne.n	80122b0 <_raise_r+0x42>
 80122a8:	2316      	movs	r3, #22
 80122aa:	6003      	str	r3, [r0, #0]
 80122ac:	2001      	movs	r0, #1
 80122ae:	e7e7      	b.n	8012280 <_raise_r+0x12>
 80122b0:	2400      	movs	r4, #0
 80122b2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80122b6:	4628      	mov	r0, r5
 80122b8:	4798      	blx	r3
 80122ba:	2000      	movs	r0, #0
 80122bc:	e7e0      	b.n	8012280 <_raise_r+0x12>

080122be <_getpid_r>:
 80122be:	f7fd bcd7 	b.w	800fc70 <_getpid>

080122c2 <strnlen>:
 80122c2:	b510      	push	{r4, lr}
 80122c4:	4602      	mov	r2, r0
 80122c6:	4401      	add	r1, r0
 80122c8:	428a      	cmp	r2, r1
 80122ca:	4613      	mov	r3, r2
 80122cc:	d003      	beq.n	80122d6 <strnlen+0x14>
 80122ce:	781c      	ldrb	r4, [r3, #0]
 80122d0:	3201      	adds	r2, #1
 80122d2:	2c00      	cmp	r4, #0
 80122d4:	d1f8      	bne.n	80122c8 <strnlen+0x6>
 80122d6:	1a18      	subs	r0, r3, r0
 80122d8:	bd10      	pop	{r4, pc}

080122da <quorem>:
 80122da:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122de:	6903      	ldr	r3, [r0, #16]
 80122e0:	690c      	ldr	r4, [r1, #16]
 80122e2:	42a3      	cmp	r3, r4
 80122e4:	4607      	mov	r7, r0
 80122e6:	db7d      	blt.n	80123e4 <quorem+0x10a>
 80122e8:	3c01      	subs	r4, #1
 80122ea:	f101 0814 	add.w	r8, r1, #20
 80122ee:	f100 0514 	add.w	r5, r0, #20
 80122f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80122f6:	9301      	str	r3, [sp, #4]
 80122f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80122fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012300:	3301      	adds	r3, #1
 8012302:	429a      	cmp	r2, r3
 8012304:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012308:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801230c:	fbb2 f6f3 	udiv	r6, r2, r3
 8012310:	d32e      	bcc.n	8012370 <quorem+0x96>
 8012312:	f04f 0e00 	mov.w	lr, #0
 8012316:	4640      	mov	r0, r8
 8012318:	46ac      	mov	ip, r5
 801231a:	46f2      	mov	sl, lr
 801231c:	f850 2b04 	ldr.w	r2, [r0], #4
 8012320:	b293      	uxth	r3, r2
 8012322:	fb06 e303 	mla	r3, r6, r3, lr
 8012326:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801232a:	0c12      	lsrs	r2, r2, #16
 801232c:	b29b      	uxth	r3, r3
 801232e:	fb06 e202 	mla	r2, r6, r2, lr
 8012332:	ebaa 0303 	sub.w	r3, sl, r3
 8012336:	f8dc a000 	ldr.w	sl, [ip]
 801233a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801233e:	b292      	uxth	r2, r2
 8012340:	fa13 f38a 	uxtah	r3, r3, sl
 8012344:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8012348:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801234c:	b29b      	uxth	r3, r3
 801234e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012352:	4581      	cmp	r9, r0
 8012354:	f84c 3b04 	str.w	r3, [ip], #4
 8012358:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801235c:	d2de      	bcs.n	801231c <quorem+0x42>
 801235e:	f855 300b 	ldr.w	r3, [r5, fp]
 8012362:	b92b      	cbnz	r3, 8012370 <quorem+0x96>
 8012364:	9b01      	ldr	r3, [sp, #4]
 8012366:	3b04      	subs	r3, #4
 8012368:	429d      	cmp	r5, r3
 801236a:	461a      	mov	r2, r3
 801236c:	d32e      	bcc.n	80123cc <quorem+0xf2>
 801236e:	613c      	str	r4, [r7, #16]
 8012370:	4638      	mov	r0, r7
 8012372:	f000 f8e0 	bl	8012536 <__mcmp>
 8012376:	2800      	cmp	r0, #0
 8012378:	db24      	blt.n	80123c4 <quorem+0xea>
 801237a:	3601      	adds	r6, #1
 801237c:	4628      	mov	r0, r5
 801237e:	f04f 0c00 	mov.w	ip, #0
 8012382:	f858 2b04 	ldr.w	r2, [r8], #4
 8012386:	f8d0 e000 	ldr.w	lr, [r0]
 801238a:	b293      	uxth	r3, r2
 801238c:	ebac 0303 	sub.w	r3, ip, r3
 8012390:	0c12      	lsrs	r2, r2, #16
 8012392:	fa13 f38e 	uxtah	r3, r3, lr
 8012396:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801239a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801239e:	b29b      	uxth	r3, r3
 80123a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80123a4:	45c1      	cmp	r9, r8
 80123a6:	f840 3b04 	str.w	r3, [r0], #4
 80123aa:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80123ae:	d2e8      	bcs.n	8012382 <quorem+0xa8>
 80123b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80123b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80123b8:	b922      	cbnz	r2, 80123c4 <quorem+0xea>
 80123ba:	3b04      	subs	r3, #4
 80123bc:	429d      	cmp	r5, r3
 80123be:	461a      	mov	r2, r3
 80123c0:	d30a      	bcc.n	80123d8 <quorem+0xfe>
 80123c2:	613c      	str	r4, [r7, #16]
 80123c4:	4630      	mov	r0, r6
 80123c6:	b003      	add	sp, #12
 80123c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123cc:	6812      	ldr	r2, [r2, #0]
 80123ce:	3b04      	subs	r3, #4
 80123d0:	2a00      	cmp	r2, #0
 80123d2:	d1cc      	bne.n	801236e <quorem+0x94>
 80123d4:	3c01      	subs	r4, #1
 80123d6:	e7c7      	b.n	8012368 <quorem+0x8e>
 80123d8:	6812      	ldr	r2, [r2, #0]
 80123da:	3b04      	subs	r3, #4
 80123dc:	2a00      	cmp	r2, #0
 80123de:	d1f0      	bne.n	80123c2 <quorem+0xe8>
 80123e0:	3c01      	subs	r4, #1
 80123e2:	e7eb      	b.n	80123bc <quorem+0xe2>
 80123e4:	2000      	movs	r0, #0
 80123e6:	e7ee      	b.n	80123c6 <quorem+0xec>

080123e8 <__sfmoreglue>:
 80123e8:	b570      	push	{r4, r5, r6, lr}
 80123ea:	2268      	movs	r2, #104	; 0x68
 80123ec:	1e4d      	subs	r5, r1, #1
 80123ee:	4355      	muls	r5, r2
 80123f0:	460e      	mov	r6, r1
 80123f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80123f6:	f7fb fbef 	bl	800dbd8 <_malloc_r>
 80123fa:	4604      	mov	r4, r0
 80123fc:	b140      	cbz	r0, 8012410 <__sfmoreglue+0x28>
 80123fe:	2100      	movs	r1, #0
 8012400:	e9c0 1600 	strd	r1, r6, [r0]
 8012404:	300c      	adds	r0, #12
 8012406:	60a0      	str	r0, [r4, #8]
 8012408:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801240c:	f7ff fdf5 	bl	8011ffa <memset>
 8012410:	4620      	mov	r0, r4
 8012412:	bd70      	pop	{r4, r5, r6, pc}

08012414 <_fwalk_reent>:
 8012414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012418:	4606      	mov	r6, r0
 801241a:	4688      	mov	r8, r1
 801241c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012420:	2700      	movs	r7, #0
 8012422:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012426:	f1b9 0901 	subs.w	r9, r9, #1
 801242a:	d505      	bpl.n	8012438 <_fwalk_reent+0x24>
 801242c:	6824      	ldr	r4, [r4, #0]
 801242e:	2c00      	cmp	r4, #0
 8012430:	d1f7      	bne.n	8012422 <_fwalk_reent+0xe>
 8012432:	4638      	mov	r0, r7
 8012434:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012438:	89ab      	ldrh	r3, [r5, #12]
 801243a:	2b01      	cmp	r3, #1
 801243c:	d907      	bls.n	801244e <_fwalk_reent+0x3a>
 801243e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012442:	3301      	adds	r3, #1
 8012444:	d003      	beq.n	801244e <_fwalk_reent+0x3a>
 8012446:	4629      	mov	r1, r5
 8012448:	4630      	mov	r0, r6
 801244a:	47c0      	blx	r8
 801244c:	4307      	orrs	r7, r0
 801244e:	3568      	adds	r5, #104	; 0x68
 8012450:	e7e9      	b.n	8012426 <_fwalk_reent+0x12>

08012452 <__swhatbuf_r>:
 8012452:	b570      	push	{r4, r5, r6, lr}
 8012454:	460e      	mov	r6, r1
 8012456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801245a:	2900      	cmp	r1, #0
 801245c:	b096      	sub	sp, #88	; 0x58
 801245e:	4614      	mov	r4, r2
 8012460:	461d      	mov	r5, r3
 8012462:	da08      	bge.n	8012476 <__swhatbuf_r+0x24>
 8012464:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012468:	2200      	movs	r2, #0
 801246a:	602a      	str	r2, [r5, #0]
 801246c:	061a      	lsls	r2, r3, #24
 801246e:	d410      	bmi.n	8012492 <__swhatbuf_r+0x40>
 8012470:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012474:	e00e      	b.n	8012494 <__swhatbuf_r+0x42>
 8012476:	466a      	mov	r2, sp
 8012478:	f7fc fe76 	bl	800f168 <_fstat_r>
 801247c:	2800      	cmp	r0, #0
 801247e:	dbf1      	blt.n	8012464 <__swhatbuf_r+0x12>
 8012480:	9a01      	ldr	r2, [sp, #4]
 8012482:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012486:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801248a:	425a      	negs	r2, r3
 801248c:	415a      	adcs	r2, r3
 801248e:	602a      	str	r2, [r5, #0]
 8012490:	e7ee      	b.n	8012470 <__swhatbuf_r+0x1e>
 8012492:	2340      	movs	r3, #64	; 0x40
 8012494:	2000      	movs	r0, #0
 8012496:	6023      	str	r3, [r4, #0]
 8012498:	b016      	add	sp, #88	; 0x58
 801249a:	bd70      	pop	{r4, r5, r6, pc}

0801249c <__hi0bits>:
 801249c:	0c02      	lsrs	r2, r0, #16
 801249e:	0412      	lsls	r2, r2, #16
 80124a0:	4603      	mov	r3, r0
 80124a2:	b9ca      	cbnz	r2, 80124d8 <__hi0bits+0x3c>
 80124a4:	0403      	lsls	r3, r0, #16
 80124a6:	2010      	movs	r0, #16
 80124a8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80124ac:	bf04      	itt	eq
 80124ae:	021b      	lsleq	r3, r3, #8
 80124b0:	3008      	addeq	r0, #8
 80124b2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80124b6:	bf04      	itt	eq
 80124b8:	011b      	lsleq	r3, r3, #4
 80124ba:	3004      	addeq	r0, #4
 80124bc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80124c0:	bf04      	itt	eq
 80124c2:	009b      	lsleq	r3, r3, #2
 80124c4:	3002      	addeq	r0, #2
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	db05      	blt.n	80124d6 <__hi0bits+0x3a>
 80124ca:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80124ce:	f100 0001 	add.w	r0, r0, #1
 80124d2:	bf08      	it	eq
 80124d4:	2020      	moveq	r0, #32
 80124d6:	4770      	bx	lr
 80124d8:	2000      	movs	r0, #0
 80124da:	e7e5      	b.n	80124a8 <__hi0bits+0xc>

080124dc <__lo0bits>:
 80124dc:	6803      	ldr	r3, [r0, #0]
 80124de:	4602      	mov	r2, r0
 80124e0:	f013 0007 	ands.w	r0, r3, #7
 80124e4:	d00b      	beq.n	80124fe <__lo0bits+0x22>
 80124e6:	07d9      	lsls	r1, r3, #31
 80124e8:	d421      	bmi.n	801252e <__lo0bits+0x52>
 80124ea:	0798      	lsls	r0, r3, #30
 80124ec:	bf49      	itett	mi
 80124ee:	085b      	lsrmi	r3, r3, #1
 80124f0:	089b      	lsrpl	r3, r3, #2
 80124f2:	2001      	movmi	r0, #1
 80124f4:	6013      	strmi	r3, [r2, #0]
 80124f6:	bf5c      	itt	pl
 80124f8:	6013      	strpl	r3, [r2, #0]
 80124fa:	2002      	movpl	r0, #2
 80124fc:	4770      	bx	lr
 80124fe:	b299      	uxth	r1, r3
 8012500:	b909      	cbnz	r1, 8012506 <__lo0bits+0x2a>
 8012502:	0c1b      	lsrs	r3, r3, #16
 8012504:	2010      	movs	r0, #16
 8012506:	b2d9      	uxtb	r1, r3
 8012508:	b909      	cbnz	r1, 801250e <__lo0bits+0x32>
 801250a:	3008      	adds	r0, #8
 801250c:	0a1b      	lsrs	r3, r3, #8
 801250e:	0719      	lsls	r1, r3, #28
 8012510:	bf04      	itt	eq
 8012512:	091b      	lsreq	r3, r3, #4
 8012514:	3004      	addeq	r0, #4
 8012516:	0799      	lsls	r1, r3, #30
 8012518:	bf04      	itt	eq
 801251a:	089b      	lsreq	r3, r3, #2
 801251c:	3002      	addeq	r0, #2
 801251e:	07d9      	lsls	r1, r3, #31
 8012520:	d403      	bmi.n	801252a <__lo0bits+0x4e>
 8012522:	085b      	lsrs	r3, r3, #1
 8012524:	f100 0001 	add.w	r0, r0, #1
 8012528:	d003      	beq.n	8012532 <__lo0bits+0x56>
 801252a:	6013      	str	r3, [r2, #0]
 801252c:	4770      	bx	lr
 801252e:	2000      	movs	r0, #0
 8012530:	4770      	bx	lr
 8012532:	2020      	movs	r0, #32
 8012534:	4770      	bx	lr

08012536 <__mcmp>:
 8012536:	690a      	ldr	r2, [r1, #16]
 8012538:	4603      	mov	r3, r0
 801253a:	6900      	ldr	r0, [r0, #16]
 801253c:	1a80      	subs	r0, r0, r2
 801253e:	b530      	push	{r4, r5, lr}
 8012540:	d10d      	bne.n	801255e <__mcmp+0x28>
 8012542:	3314      	adds	r3, #20
 8012544:	3114      	adds	r1, #20
 8012546:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801254a:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801254e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012552:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012556:	4295      	cmp	r5, r2
 8012558:	d002      	beq.n	8012560 <__mcmp+0x2a>
 801255a:	d304      	bcc.n	8012566 <__mcmp+0x30>
 801255c:	2001      	movs	r0, #1
 801255e:	bd30      	pop	{r4, r5, pc}
 8012560:	42a3      	cmp	r3, r4
 8012562:	d3f4      	bcc.n	801254e <__mcmp+0x18>
 8012564:	e7fb      	b.n	801255e <__mcmp+0x28>
 8012566:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801256a:	e7f8      	b.n	801255e <__mcmp+0x28>

0801256c <_calloc_r>:
 801256c:	b538      	push	{r3, r4, r5, lr}
 801256e:	fb02 f501 	mul.w	r5, r2, r1
 8012572:	4629      	mov	r1, r5
 8012574:	f7fb fb30 	bl	800dbd8 <_malloc_r>
 8012578:	4604      	mov	r4, r0
 801257a:	b118      	cbz	r0, 8012584 <_calloc_r+0x18>
 801257c:	462a      	mov	r2, r5
 801257e:	2100      	movs	r1, #0
 8012580:	f7ff fd3b 	bl	8011ffa <memset>
 8012584:	4620      	mov	r0, r4
 8012586:	bd38      	pop	{r3, r4, r5, pc}

08012588 <__sread>:
 8012588:	b510      	push	{r4, lr}
 801258a:	460c      	mov	r4, r1
 801258c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012590:	f7fc fe1e 	bl	800f1d0 <_read_r>
 8012594:	2800      	cmp	r0, #0
 8012596:	bfab      	itete	ge
 8012598:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801259a:	89a3      	ldrhlt	r3, [r4, #12]
 801259c:	181b      	addge	r3, r3, r0
 801259e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80125a2:	bfac      	ite	ge
 80125a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80125a6:	81a3      	strhlt	r3, [r4, #12]
 80125a8:	bd10      	pop	{r4, pc}

080125aa <__swrite>:
 80125aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125ae:	461f      	mov	r7, r3
 80125b0:	898b      	ldrh	r3, [r1, #12]
 80125b2:	05db      	lsls	r3, r3, #23
 80125b4:	4605      	mov	r5, r0
 80125b6:	460c      	mov	r4, r1
 80125b8:	4616      	mov	r6, r2
 80125ba:	d505      	bpl.n	80125c8 <__swrite+0x1e>
 80125bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125c0:	2302      	movs	r3, #2
 80125c2:	2200      	movs	r2, #0
 80125c4:	f7fc fdf2 	bl	800f1ac <_lseek_r>
 80125c8:	89a3      	ldrh	r3, [r4, #12]
 80125ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80125ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80125d2:	81a3      	strh	r3, [r4, #12]
 80125d4:	4632      	mov	r2, r6
 80125d6:	463b      	mov	r3, r7
 80125d8:	4628      	mov	r0, r5
 80125da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80125de:	f7fc bda1 	b.w	800f124 <_write_r>

080125e2 <__sseek>:
 80125e2:	b510      	push	{r4, lr}
 80125e4:	460c      	mov	r4, r1
 80125e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125ea:	f7fc fddf 	bl	800f1ac <_lseek_r>
 80125ee:	1c43      	adds	r3, r0, #1
 80125f0:	89a3      	ldrh	r3, [r4, #12]
 80125f2:	bf15      	itete	ne
 80125f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80125f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80125fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80125fe:	81a3      	strheq	r3, [r4, #12]
 8012600:	bf18      	it	ne
 8012602:	81a3      	strhne	r3, [r4, #12]
 8012604:	bd10      	pop	{r4, pc}

08012606 <__sclose>:
 8012606:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801260a:	f7fc bd9d 	b.w	800f148 <_close_r>

0801260e <__ascii_mbtowc>:
 801260e:	b082      	sub	sp, #8
 8012610:	b901      	cbnz	r1, 8012614 <__ascii_mbtowc+0x6>
 8012612:	a901      	add	r1, sp, #4
 8012614:	b142      	cbz	r2, 8012628 <__ascii_mbtowc+0x1a>
 8012616:	b14b      	cbz	r3, 801262c <__ascii_mbtowc+0x1e>
 8012618:	7813      	ldrb	r3, [r2, #0]
 801261a:	600b      	str	r3, [r1, #0]
 801261c:	7812      	ldrb	r2, [r2, #0]
 801261e:	1e10      	subs	r0, r2, #0
 8012620:	bf18      	it	ne
 8012622:	2001      	movne	r0, #1
 8012624:	b002      	add	sp, #8
 8012626:	4770      	bx	lr
 8012628:	4610      	mov	r0, r2
 801262a:	e7fb      	b.n	8012624 <__ascii_mbtowc+0x16>
 801262c:	f06f 0001 	mvn.w	r0, #1
 8012630:	e7f8      	b.n	8012624 <__ascii_mbtowc+0x16>

08012632 <__ascii_wctomb>:
 8012632:	4603      	mov	r3, r0
 8012634:	4608      	mov	r0, r1
 8012636:	b141      	cbz	r1, 801264a <__ascii_wctomb+0x18>
 8012638:	2aff      	cmp	r2, #255	; 0xff
 801263a:	d904      	bls.n	8012646 <__ascii_wctomb+0x14>
 801263c:	228a      	movs	r2, #138	; 0x8a
 801263e:	601a      	str	r2, [r3, #0]
 8012640:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012644:	4770      	bx	lr
 8012646:	700a      	strb	r2, [r1, #0]
 8012648:	2001      	movs	r0, #1
 801264a:	4770      	bx	lr
