/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  reg [12:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [5:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_8z ? celloutsig_0_0z[1] : celloutsig_0_26z;
  assign celloutsig_1_6z = celloutsig_1_0z ? in_data[153] : celloutsig_1_4z;
  assign celloutsig_1_19z = celloutsig_1_11z[3] ? in_data[131] : in_data[128];
  assign celloutsig_0_8z = celloutsig_0_6z[0] ? celloutsig_0_1z[9] : celloutsig_0_5z;
  assign celloutsig_0_11z = in_data[12] ? celloutsig_0_9z[3] : celloutsig_0_1z[5];
  assign celloutsig_0_31z = !(celloutsig_0_0z[3] ? celloutsig_0_12z[0] : celloutsig_0_2z[0]);
  assign celloutsig_0_44z = !(celloutsig_0_5z ? celloutsig_0_19z : celloutsig_0_9z[2]);
  assign celloutsig_1_13z = !(celloutsig_1_0z ? celloutsig_1_10z[1] : celloutsig_1_9z);
  assign celloutsig_0_19z = !(celloutsig_0_10z ? celloutsig_0_5z : celloutsig_0_5z);
  assign celloutsig_0_50z = ~celloutsig_0_43z;
  assign celloutsig_1_5z = ~in_data[119];
  assign celloutsig_0_25z = ~celloutsig_0_8z;
  assign celloutsig_0_3z = ~in_data[2];
  assign celloutsig_0_5z = ~((celloutsig_0_3z | celloutsig_0_1z[4]) & (celloutsig_0_1z[1] | celloutsig_0_1z[8]));
  assign celloutsig_0_43z = ~((celloutsig_0_12z[3] | celloutsig_0_33z) & (celloutsig_0_7z | celloutsig_0_26z));
  assign celloutsig_1_3z = ~((in_data[117] | celloutsig_1_0z) & (celloutsig_1_0z | in_data[155]));
  assign celloutsig_0_7z = ~((celloutsig_0_1z[10] | celloutsig_0_2z[0]) & (celloutsig_0_1z[3] | celloutsig_0_3z));
  assign celloutsig_0_10z = ~((celloutsig_0_2z[0] | celloutsig_0_7z) & (celloutsig_0_3z | in_data[88]));
  assign celloutsig_0_13z = ~((celloutsig_0_0z[6] | celloutsig_0_8z) & (celloutsig_0_7z | celloutsig_0_3z));
  assign celloutsig_0_17z = ~((celloutsig_0_6z[0] | celloutsig_0_16z[2]) & (celloutsig_0_12z[1] | celloutsig_0_10z));
  assign celloutsig_0_40z = { celloutsig_0_31z, celloutsig_0_12z } / { 1'h1, celloutsig_0_16z[4:1] };
  assign celloutsig_1_10z = { in_data[134:128], celloutsig_1_3z } / { 1'h1, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_0z[4:2], celloutsig_0_3z } / { 1'h1, in_data[48:46] };
  assign celloutsig_0_28z = { celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_26z } / { 1'h1, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_27z };
  assign celloutsig_1_1z = { in_data[132:131], celloutsig_1_0z, celloutsig_1_0z } || in_data[156:153];
  assign celloutsig_1_18z = { celloutsig_1_12z[5], celloutsig_1_12z[5], celloutsig_1_15z } || { celloutsig_1_15z[5:1], celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[123:116] < in_data[175:168];
  assign celloutsig_0_15z = celloutsig_0_9z < celloutsig_0_12z;
  assign celloutsig_1_11z = celloutsig_1_0z ? { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z } : { celloutsig_1_10z[3], 2'h0, celloutsig_1_1z };
  assign celloutsig_0_20z = celloutsig_0_8z ? { celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_6z } : { celloutsig_0_9z[0], celloutsig_0_9z };
  assign celloutsig_1_4z = { in_data[111], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } != in_data[108:103];
  assign celloutsig_0_0z = ~ in_data[45:39];
  assign celloutsig_0_2z = ~ in_data[90:88];
  assign celloutsig_1_9z = celloutsig_1_4z & celloutsig_1_0z;
  assign celloutsig_0_24z = celloutsig_0_5z & celloutsig_0_0z[0];
  assign celloutsig_0_27z = celloutsig_0_19z & celloutsig_0_9z[2];
  assign celloutsig_0_51z = ~^ { in_data[65:59], celloutsig_0_40z, celloutsig_0_50z, celloutsig_0_44z, celloutsig_0_27z, celloutsig_0_28z };
  assign celloutsig_1_7z = ~^ { in_data[101:97], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_8z = ~^ in_data[189:187];
  assign celloutsig_0_26z = ~^ { celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_15z };
  assign celloutsig_0_12z = { celloutsig_0_9z[3:1], celloutsig_0_11z } <<< { celloutsig_0_0z[6:4], celloutsig_0_8z };
  assign celloutsig_0_6z = celloutsig_0_0z[6:4] >>> { in_data[27], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_6z[2], celloutsig_0_5z, celloutsig_0_9z } >>> { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_13z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_15z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_15z = in_data[155:150];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_1z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[63:51];
  assign { celloutsig_1_12z[11:9], celloutsig_1_12z[0], celloutsig_1_12z[5], celloutsig_1_12z[1], celloutsig_1_12z[7], celloutsig_1_12z[3], celloutsig_1_12z[8] } = ~ { celloutsig_1_11z[3:1], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z };
  assign { celloutsig_1_12z[6], celloutsig_1_12z[4], celloutsig_1_12z[2] } = { celloutsig_1_12z[7], celloutsig_1_12z[5], celloutsig_1_12z[5] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
