vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/multiplication_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ld_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.mem
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ldi_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/br_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/out_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/in_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addi_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ori_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/andi_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mflo_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mfhi_tb.v
source_file = 1, /intelfpga_lite/18.1/elec374/cpu_project/phase2/ram.mem
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/db/cpu_phase2.cbx.xml
design_name = datapath
instance = comp, \clock~input , clock~input, datapath, 1
instance = comp, \clear~input , clear~input, datapath, 1
instance = comp, \RZinLo~input , RZinLo~input, datapath, 1
instance = comp, \RZoutLo~input , RZoutLo~input, datapath, 1
instance = comp, \RZinHi~input , RZinHi~input, datapath, 1
instance = comp, \RZoutHi~input , RZoutHi~input, datapath, 1
instance = comp, \IRin~input , IRin~input, datapath, 1
instance = comp, \IRout~input , IRout~input, datapath, 1
instance = comp, \RYin~input , RYin~input, datapath, 1
instance = comp, \RYout~input , RYout~input, datapath, 1
instance = comp, \HIin~input , HIin~input, datapath, 1
instance = comp, \LOin~input , LOin~input, datapath, 1
instance = comp, \HIout~input , HIout~input, datapath, 1
instance = comp, \LOout~input , LOout~input, datapath, 1
instance = comp, \R2in~input , R2in~input, datapath, 1
instance = comp, \R1in~input , R1in~input, datapath, 1
instance = comp, \R6in~input , R6in~input, datapath, 1
instance = comp, \OutPortIn~input , OutPortIn~input, datapath, 1
instance = comp, \InPortIn~input , InPortIn~input, datapath, 1
instance = comp, \InPortOut~input , InPortOut~input, datapath, 1
instance = comp, \PCout~input , PCout~input, datapath, 1
instance = comp, \PCin~input , PCin~input, datapath, 1
instance = comp, \IncPC~input , IncPC~input, datapath, 1
instance = comp, \MDRin~input , MDRin~input, datapath, 1
instance = comp, \MDRout~input , MDRout~input, datapath, 1
instance = comp, \MDRread~input , MDRread~input, datapath, 1
instance = comp, \MARin~input , MARin~input, datapath, 1
instance = comp, \MARout~input , MARout~input, datapath, 1
instance = comp, \RAMwrite~input , RAMwrite~input, datapath, 1
instance = comp, \Gra~input , Gra~input, datapath, 1
instance = comp, \Grb~input , Grb~input, datapath, 1
instance = comp, \Grc~input , Grc~input, datapath, 1
instance = comp, \BAout~input , BAout~input, datapath, 1
instance = comp, \Rin~input , Rin~input, datapath, 1
instance = comp, \Rout~input , Rout~input, datapath, 1
instance = comp, \RCout~input , RCout~input, datapath, 1
instance = comp, \CONin~input , CONin~input, datapath, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, datapath, 1
