Analysis & Synthesis report for AlarmClock
Sun Aug  3 16:29:30 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: PLL:inst3|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: LPM_CONSTANT:const2
 16. Parameter Settings for User Entity Instance: LPM_CONSTANT:const1
 17. altpll Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "alarm_clock:inst6|alarm_reg:alm_minU|reg4bit:register"
 19. Port Connectivity Checks: "alarm_clock:inst6|pointselector:alarm_sel_4point|reg3bit:counter_reg|reg_cell:reg4bit[2]"
 20. Port Connectivity Checks: "alarm_clock:inst6|pointselector:alarm_sel_4point|reg3bit:counter_reg|reg_cell:reg4bit[0]"
 21. Port Connectivity Checks: "alarm_clock:inst6|pointselector:alarm_sel_4point|reg3bit:counter_reg"
 22. Port Connectivity Checks: "alarm_clock:inst6|pointselector:alarm_sel_4point"
 23. Port Connectivity Checks: "alarm_clock:inst6|press_detector:next_press_detect"
 24. Port Connectivity Checks: "alarm_clock:inst6|press_detector:inc_press_detect|reg1bit:state_reg|d_ff:comb_3"
 25. Port Connectivity Checks: "alarm_clock:inst6|press_detector:inc_press_detect"
 26. Port Connectivity Checks: "alarm_clock:inst6|hr_reg_T:hrRegT"
 27. Port Connectivity Checks: "alarm_clock:inst6|hr_reg_U:hrRegU"
 28. Port Connectivity Checks: "alarm_clock:inst6|min_reg_T:minRegT"
 29. Port Connectivity Checks: "alarm_clock:inst6|min_reg_U:minRegU"
 30. Port Connectivity Checks: "alarm_clock:inst6|sec_reg_U:secRegU"
 31. Port Connectivity Checks: "alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]"
 32. Port Connectivity Checks: "alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff"
 33. Port Connectivity Checks: "alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]"
 34. Port Connectivity Checks: "alarm_clock:inst6|sec_reg_T:secRegT"
 35. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]"
 36. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]"
 37. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]"
 38. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]"
 39. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]"
 40. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]"
 41. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]"
 42. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]"
 43. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]"
 44. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]"
 45. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]"
 46. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]"
 47. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]"
 48. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]"
 49. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]"
 50. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]"
 51. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]"
 52. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]"
 53. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]"
 54. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]"
 55. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]"
 56. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]"
 57. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]"
 58. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]"
 59. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]"
 60. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]"
 61. Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter"
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Aug  3 16:29:30 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; AlarmClock                                      ;
; Top-level Entity Name              ; AlarmClock                                      ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 212                                             ;
;     Total combinational functions  ; 212                                             ;
;     Dedicated logic registers      ; 50                                              ;
; Total registers                    ; 50                                              ;
; Total pins                         ; 46                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; AlarmClock         ; AlarmClock         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 22          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+
; segGdec.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segGdec.sv              ;         ;
; segFdec.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segFdec.sv              ;         ;
; segEdec.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segEdec.sv              ;         ;
; segDdec.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segDdec.sv              ;         ;
; segCdec.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segCdec.sv              ;         ;
; segBdec.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segBdec.sv              ;         ;
; segAdec.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segAdec.sv              ;         ;
; sec_reg_U.sv                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_reg_U.sv            ;         ;
; sec_reg_T.sv                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_reg_T.sv            ;         ;
; sec_counter.sv                   ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_counter.sv          ;         ;
; reg_cell.sv                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg_cell.sv             ;         ;
; reg4bit.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg4bit.sv              ;         ;
; min_reg_U.sv                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/min_reg_U.sv            ;         ;
; min_reg_T.sv                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/min_reg_T.sv            ;         ;
; hr_reg_U.sv                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/hr_reg_U.sv             ;         ;
; hr_reg_T.sv                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/hr_reg_T.sv             ;         ;
; half_adder.sv                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/half_adder.sv           ;         ;
; d_ff.sv                          ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/d_ff.sv                 ;         ;
; bcd7seg.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv              ;         ;
; alarm_clock.sv                   ; yes             ; User SystemVerilog HDL File        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv          ;         ;
; AlarmClock.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/AlarmClock.bdf          ;         ;
; PLL.v                            ; yes             ; User Wizard-Generated File         ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/PLL.v                   ;         ;
; press_detector.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/press_detector.sv       ;         ;
; reg1bit.sv                       ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg1bit.sv              ;         ;
; pointselector.sv                 ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/pointselector.sv        ;         ;
; reg3bit.sv                       ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg3bit.sv              ;         ;
; alarm_reg.sv                     ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_reg.sv            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/db/pll_altpll.v         ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_constant.tdf  ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 212                                                                          ;
;                                             ;                                                                              ;
; Total combinational functions               ; 212                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 90                                                                           ;
;     -- 3 input functions                    ; 28                                                                           ;
;     -- <=2 input functions                  ; 94                                                                           ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 187                                                                          ;
;     -- arithmetic mode                      ; 25                                                                           ;
;                                             ;                                                                              ;
; Total registers                             ; 50                                                                           ;
;     -- Dedicated logic registers            ; 50                                                                           ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 46                                                                           ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; PLL:inst3|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 51                                                                           ;
; Total fan-out                               ; 822                                                                          ;
; Average fan-out                             ; 2.32                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+-------------+--------------+
; |AlarmClock                          ; 212 (0)             ; 50 (0)                    ; 0           ; 0            ; 0       ; 0         ; 46   ; 0            ; |AlarmClock                                                                                           ; AlarmClock  ; work         ;
;    |PLL:inst3|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|PLL:inst3                                                                                 ; PLL         ; work         ;
;       |altpll:altpll_component|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|PLL:inst3|altpll:altpll_component                                                         ; altpll      ; work         ;
;          |PLL_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|PLL:inst3|altpll:altpll_component|PLL_altpll:auto_generated                               ; PLL_altpll  ; work         ;
;    |alarm_clock:inst6|               ; 212 (11)            ; 50 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6                                                                         ; alarm_clock ; work         ;
;       |bcd7seg:hrTDec|               ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrTDec                                                          ; bcd7seg     ; work         ;
;          |segAdec:iA|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrTDec|segAdec:iA                                               ; segAdec     ; work         ;
;          |segBdec:iB|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrTDec|segBdec:iB                                               ; segBdec     ; work         ;
;          |segCdec:iC|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrTDec|segCdec:iC                                               ; segCdec     ; work         ;
;          |segDdec:iD|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrTDec|segDdec:iD                                               ; segDdec     ; work         ;
;          |segEdec:iE|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrTDec|segEdec:iE                                               ; segEdec     ; work         ;
;          |segFdec:iF|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrTDec|segFdec:iF                                               ; segFdec     ; work         ;
;          |segGdec:iG|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrTDec|segGdec:iG                                               ; segGdec     ; work         ;
;       |bcd7seg:hrUDec|               ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrUDec                                                          ; bcd7seg     ; work         ;
;          |segAdec:iA|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrUDec|segAdec:iA                                               ; segAdec     ; work         ;
;          |segBdec:iB|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrUDec|segBdec:iB                                               ; segBdec     ; work         ;
;          |segCdec:iC|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrUDec|segCdec:iC                                               ; segCdec     ; work         ;
;          |segDdec:iD|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrUDec|segDdec:iD                                               ; segDdec     ; work         ;
;          |segEdec:iE|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrUDec|segEdec:iE                                               ; segEdec     ; work         ;
;          |segFdec:iF|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrUDec|segFdec:iF                                               ; segFdec     ; work         ;
;          |segGdec:iG|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:hrUDec|segGdec:iG                                               ; segGdec     ; work         ;
;       |bcd7seg:minTDec|              ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minTDec                                                         ; bcd7seg     ; work         ;
;          |segAdec:iA|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minTDec|segAdec:iA                                              ; segAdec     ; work         ;
;          |segBdec:iB|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minTDec|segBdec:iB                                              ; segBdec     ; work         ;
;          |segCdec:iC|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minTDec|segCdec:iC                                              ; segCdec     ; work         ;
;          |segDdec:iD|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minTDec|segDdec:iD                                              ; segDdec     ; work         ;
;          |segEdec:iE|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minTDec|segEdec:iE                                              ; segEdec     ; work         ;
;          |segFdec:iF|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minTDec|segFdec:iF                                              ; segFdec     ; work         ;
;          |segGdec:iG|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minTDec|segGdec:iG                                              ; segGdec     ; work         ;
;       |bcd7seg:minUDec|              ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minUDec                                                         ; bcd7seg     ; work         ;
;          |segAdec:iA|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minUDec|segAdec:iA                                              ; segAdec     ; work         ;
;          |segBdec:iB|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minUDec|segBdec:iB                                              ; segBdec     ; work         ;
;          |segCdec:iC|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minUDec|segCdec:iC                                              ; segCdec     ; work         ;
;          |segDdec:iD|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minUDec|segDdec:iD                                              ; segDdec     ; work         ;
;          |segEdec:iE|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minUDec|segEdec:iE                                              ; segEdec     ; work         ;
;          |segFdec:iF|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minUDec|segFdec:iF                                              ; segFdec     ; work         ;
;          |segGdec:iG|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:minUDec|segGdec:iG                                              ; segGdec     ; work         ;
;       |bcd7seg:secTDec|              ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secTDec                                                         ; bcd7seg     ; work         ;
;          |segAdec:iA|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secTDec|segAdec:iA                                              ; segAdec     ; work         ;
;          |segBdec:iB|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secTDec|segBdec:iB                                              ; segBdec     ; work         ;
;          |segCdec:iC|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secTDec|segCdec:iC                                              ; segCdec     ; work         ;
;          |segDdec:iD|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secTDec|segDdec:iD                                              ; segDdec     ; work         ;
;          |segEdec:iE|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secTDec|segEdec:iE                                              ; segEdec     ; work         ;
;          |segFdec:iF|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secTDec|segFdec:iF                                              ; segFdec     ; work         ;
;          |segGdec:iG|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secTDec|segGdec:iG                                              ; segGdec     ; work         ;
;       |bcd7seg:secUDec|              ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secUDec                                                         ; bcd7seg     ; work         ;
;          |segAdec:iA|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secUDec|segAdec:iA                                              ; segAdec     ; work         ;
;          |segBdec:iB|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secUDec|segBdec:iB                                              ; segBdec     ; work         ;
;          |segCdec:iC|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secUDec|segCdec:iC                                              ; segCdec     ; work         ;
;          |segDdec:iD|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secUDec|segDdec:iD                                              ; segDdec     ; work         ;
;          |segEdec:iE|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secUDec|segEdec:iE                                              ; segEdec     ; work         ;
;          |segFdec:iF|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secUDec|segFdec:iF                                              ; segFdec     ; work         ;
;          |segGdec:iG|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|bcd7seg:secUDec|segGdec:iG                                              ; segGdec     ; work         ;
;       |hr_reg_T:hrRegT|              ; 9 (1)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_T:hrRegT                                                         ; hr_reg_T    ; work         ;
;          |reg4bit:register|          ; 8 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register                                        ; reg4bit     ; work         ;
;             |reg_cell:reg4bit[0]|    ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]                    ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff            ; d_ff        ; work         ;
;             |reg_cell:reg4bit[1]|    ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]                    ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff            ; d_ff        ; work         ;
;             |reg_cell:reg4bit[2]|    ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]                    ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff            ; d_ff        ; work         ;
;             |reg_cell:reg4bit[3]|    ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]                    ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff            ; d_ff        ; work         ;
;                |half_adder:adder|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|half_adder:adder   ; half_adder  ; work         ;
;       |hr_reg_U:hrRegU|              ; 9 (1)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_U:hrRegU                                                         ; hr_reg_U    ; work         ;
;          |reg4bit:register|          ; 8 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register                                        ; reg4bit     ; work         ;
;             |reg_cell:reg4bit[0]|    ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]                    ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff            ; d_ff        ; work         ;
;             |reg_cell:reg4bit[1]|    ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]                    ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff            ; d_ff        ; work         ;
;             |reg_cell:reg4bit[2]|    ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]                    ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff            ; d_ff        ; work         ;
;             |reg_cell:reg4bit[3]|    ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]                    ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff            ; d_ff        ; work         ;
;                |half_adder:adder|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|half_adder:adder   ; half_adder  ; work         ;
;       |min_reg_T:minRegT|            ; 11 (3)              ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_T:minRegT                                                       ; min_reg_T   ; work         ;
;          |reg4bit:register|          ; 8 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register                                      ; reg4bit     ; work         ;
;             |reg_cell:reg4bit[0]|    ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff          ; d_ff        ; work         ;
;             |reg_cell:reg4bit[1]|    ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff          ; d_ff        ; work         ;
;             |reg_cell:reg4bit[2]|    ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff          ; d_ff        ; work         ;
;                |half_adder:adder|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|half_adder:adder ; half_adder  ; work         ;
;             |reg_cell:reg4bit[3]|    ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff          ; d_ff        ; work         ;
;                |half_adder:adder|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|half_adder:adder ; half_adder  ; work         ;
;       |min_reg_U:minRegU|            ; 9 (1)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_U:minRegU                                                       ; min_reg_U   ; work         ;
;          |reg4bit:register|          ; 8 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register                                      ; reg4bit     ; work         ;
;             |reg_cell:reg4bit[0]|    ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff          ; d_ff        ; work         ;
;             |reg_cell:reg4bit[1]|    ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff          ; d_ff        ; work         ;
;             |reg_cell:reg4bit[2]|    ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff          ; d_ff        ; work         ;
;                |half_adder:adder|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|half_adder:adder ; half_adder  ; work         ;
;             |reg_cell:reg4bit[3]|    ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff          ; d_ff        ; work         ;
;                |half_adder:adder|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|half_adder:adder ; half_adder  ; work         ;
;       |sec_counter:counter|          ; 60 (8)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter                                                     ; sec_counter ; work         ;
;          |d_ff:count_reg[0]|         ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]                                   ; d_ff        ; work         ;
;          |d_ff:count_reg[10]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[11]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[12]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[13]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[14]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[15]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[16]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[17]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[18]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[19]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[1]|         ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]                                   ; d_ff        ; work         ;
;          |d_ff:count_reg[20]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[21]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[22]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[23]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[24]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[25]|        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]                                  ; d_ff        ; work         ;
;          |d_ff:count_reg[2]|         ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]                                   ; d_ff        ; work         ;
;          |d_ff:count_reg[3]|         ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]                                   ; d_ff        ; work         ;
;          |d_ff:count_reg[4]|         ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]                                   ; d_ff        ; work         ;
;          |d_ff:count_reg[5]|         ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]                                   ; d_ff        ; work         ;
;          |d_ff:count_reg[6]|         ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]                                   ; d_ff        ; work         ;
;          |d_ff:count_reg[7]|         ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]                                   ; d_ff        ; work         ;
;          |d_ff:count_reg[8]|         ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]                                   ; d_ff        ; work         ;
;          |d_ff:count_reg[9]|         ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]                                   ; d_ff        ; work         ;
;       |sec_reg_T:secRegT|            ; 10 (1)              ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_T:secRegT                                                       ; sec_reg_T   ; work         ;
;          |reg4bit:register|          ; 9 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register                                      ; reg4bit     ; work         ;
;             |reg_cell:reg4bit[0]|    ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff          ; d_ff        ; work         ;
;             |reg_cell:reg4bit[1]|    ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff          ; d_ff        ; work         ;
;             |reg_cell:reg4bit[2]|    ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff          ; d_ff        ; work         ;
;                |half_adder:adder|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|half_adder:adder ; half_adder  ; work         ;
;             |reg_cell:reg4bit[3]|    ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff          ; d_ff        ; work         ;
;                |half_adder:adder|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|half_adder:adder ; half_adder  ; work         ;
;       |sec_reg_U:secRegU|            ; 9 (1)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_U:secRegU                                                       ; sec_reg_U   ; work         ;
;          |reg4bit:register|          ; 8 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register                                      ; reg4bit     ; work         ;
;             |reg_cell:reg4bit[0]|    ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff          ; d_ff        ; work         ;
;             |reg_cell:reg4bit[1]|    ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff          ; d_ff        ; work         ;
;             |reg_cell:reg4bit[2]|    ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff          ; d_ff        ; work         ;
;                |half_adder:adder|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|half_adder:adder ; half_adder  ; work         ;
;             |reg_cell:reg4bit[3]|    ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]                  ; reg_cell    ; work         ;
;                |d_ff:ff|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff          ; d_ff        ; work         ;
;                |half_adder:adder|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AlarmClock|alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|half_adder:adder ; half_adder  ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; ALTPLL       ; 24.1    ; N/A          ; N/A          ; |AlarmClock|PLL:inst3 ; PLL.v           ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                          ;
+----------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                      ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------+----------------------------------------+
; alarm_clock:inst6|press_detector:next_press_detect|reg1bit:state_reg|d_ff:comb_3|Q                 ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|press_detector:inc_press_detect|reg1bit:state_reg|d_ff:comb_3|Q                  ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_secT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_secT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_secT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_secT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_secU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_secU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_secU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_secU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_minT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_minT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_minT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_minT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_minU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_minU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_minU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|alarm_reg:alm_minU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q                ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|pointselector:alarm_sel_4point|reg3bit:counter_reg|reg_cell:reg4bit[2]|d_ff:ff|Q ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|pointselector:alarm_sel_4point|reg3bit:counter_reg|reg_cell:reg4bit[1]|d_ff:ff|Q ; Stuck at GND due to stuck port data_in ;
; alarm_clock:inst6|pointselector:alarm_sel_4point|reg3bit:counter_reg|reg_cell:reg4bit[0]|d_ff:ff|Q ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 21                                                             ;                                        ;
+----------------------------------------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                          ;
+------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                              ;
+------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; alarm_clock:inst6|press_detector:inc_press_detect|reg1bit:state_reg|d_ff:comb_3|Q  ; Stuck at GND              ; alarm_clock:inst6|alarm_reg:alm_secT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q,                ;
;                                                                                    ; due to stuck port data_in ; alarm_clock:inst6|alarm_reg:alm_secT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q,                ;
;                                                                                    ;                           ; alarm_clock:inst6|alarm_reg:alm_secT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q,                ;
;                                                                                    ;                           ; alarm_clock:inst6|alarm_reg:alm_secT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q,                ;
;                                                                                    ;                           ; alarm_clock:inst6|alarm_reg:alm_secU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q,                ;
;                                                                                    ;                           ; alarm_clock:inst6|alarm_reg:alm_secU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q,                ;
;                                                                                    ;                           ; alarm_clock:inst6|alarm_reg:alm_secU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q,                ;
;                                                                                    ;                           ; alarm_clock:inst6|alarm_reg:alm_secU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q,                ;
;                                                                                    ;                           ; alarm_clock:inst6|alarm_reg:alm_minT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q,                ;
;                                                                                    ;                           ; alarm_clock:inst6|alarm_reg:alm_minT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q,                ;
;                                                                                    ;                           ; alarm_clock:inst6|alarm_reg:alm_minT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q,                ;
;                                                                                    ;                           ; alarm_clock:inst6|alarm_reg:alm_minT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q,                ;
;                                                                                    ;                           ; alarm_clock:inst6|alarm_reg:alm_minU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q,                ;
;                                                                                    ;                           ; alarm_clock:inst6|alarm_reg:alm_minU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q,                ;
;                                                                                    ;                           ; alarm_clock:inst6|alarm_reg:alm_minU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q,                ;
;                                                                                    ;                           ; alarm_clock:inst6|alarm_reg:alm_minU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q                 ;
; alarm_clock:inst6|press_detector:next_press_detect|reg1bit:state_reg|d_ff:comb_3|Q ; Stuck at GND              ; alarm_clock:inst6|pointselector:alarm_sel_4point|reg3bit:counter_reg|reg_cell:reg4bit[2]|d_ff:ff|Q, ;
;                                                                                    ; due to stuck port data_in ; alarm_clock:inst6|pointselector:alarm_sel_4point|reg3bit:counter_reg|reg_cell:reg4bit[1]|d_ff:ff|Q, ;
;                                                                                    ;                           ; alarm_clock:inst6|pointselector:alarm_sel_4point|reg3bit:counter_reg|reg_cell:reg4bit[0]|d_ff:ff|Q  ;
+------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                 ;
+------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                  ; Fan out ;
+------------------------------------------------------------------------------------+---------+
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]|Q                          ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; 2       ;
; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; 2       ;
; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; 13      ;
; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; 11      ;
; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; 12      ;
; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; 12      ;
; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; 13      ;
; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; 12      ;
; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; 13      ;
; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; 12      ;
; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; 14      ;
; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; 13      ;
; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; 11      ;
; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; 11      ;
; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; 12      ;
; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; 12      ;
; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; 12      ;
; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; 11      ;
; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; 12      ;
; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; 11      ;
; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; 11      ;
; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; 10      ;
; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; 12      ;
; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; 11      ;
; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; 11      ;
; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; 10      ;
; Total number of inverted registers = 50                                            ;         ;
+------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AlarmClock|alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AlarmClock|alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AlarmClock|alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AlarmClock|alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AlarmClock|alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AlarmClock|alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst3|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:const2 ;
+--------------------+------------------+--------------------------+
; Parameter Name     ; Value            ; Type                     ;
+--------------------+------------------+--------------------------+
; LPM_WIDTH          ; 1                ; Untyped                  ;
; LPM_CVALUE         ; 0                ; Untyped                  ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                  ;
; CBXI_PARAMETER     ; lpm_constant_s64 ; Untyped                  ;
+--------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:const1 ;
+--------------------+------------------+--------------------------+
; Parameter Name     ; Value            ; Type                     ;
+--------------------+------------------+--------------------------+
; LPM_WIDTH          ; 1                ; Untyped                  ;
; LPM_CVALUE         ; 0                ; Signed Integer           ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                  ;
; CBXI_PARAMETER     ; lpm_constant_tg3 ; Untyped                  ;
+--------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL:inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|alarm_reg:alm_minU|reg4bit:register" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|pointselector:alarm_sel_4point|reg3bit:counter_reg|reg_cell:reg4bit[2]" ;
+------+--------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------+
; Lout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|pointselector:alarm_sel_4point|reg3bit:counter_reg|reg_cell:reg4bit[0]" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Rin  ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|pointselector:alarm_sel_4point|reg3bit:counter_reg" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|pointselector:alarm_sel_4point"                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; count_val ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; max[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|press_detector:next_press_detect"                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; NC        ; Input  ; Info     ; Stuck at GND                                                                        ;
; sustained ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|press_detector:inc_press_detect|reg1bit:state_reg|d_ff:comb_3" ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; PRN  ; Input ; Info     ; Stuck at VCC                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|press_detector:inc_press_detect"                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; NC        ; Input  ; Info     ; Stuck at GND                                                                        ;
; sustained ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|hr_reg_T:hrRegT" ;
+---------+-------+----------+----------------------------------+
; Port    ; Type  ; Severity ; Details                          ;
+---------+-------+----------+----------------------------------+
; set     ; Input ; Info     ; Stuck at GND                     ;
; new_val ; Input ; Info     ; Stuck at GND                     ;
+---------+-------+----------+----------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|hr_reg_U:hrRegU" ;
+---------+-------+----------+----------------------------------+
; Port    ; Type  ; Severity ; Details                          ;
+---------+-------+----------+----------------------------------+
; set     ; Input ; Info     ; Stuck at GND                     ;
; new_val ; Input ; Info     ; Stuck at GND                     ;
+---------+-------+----------+----------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|min_reg_T:minRegT" ;
+---------+-------+----------+------------------------------------+
; Port    ; Type  ; Severity ; Details                            ;
+---------+-------+----------+------------------------------------+
; set     ; Input ; Info     ; Stuck at GND                       ;
; new_val ; Input ; Info     ; Stuck at GND                       ;
+---------+-------+----------+------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|min_reg_U:minRegU" ;
+---------+-------+----------+------------------------------------+
; Port    ; Type  ; Severity ; Details                            ;
+---------+-------+----------+------------------------------------+
; set     ; Input ; Info     ; Stuck at GND                       ;
; new_val ; Input ; Info     ; Stuck at GND                       ;
+---------+-------+----------+------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_reg_U:secRegU" ;
+---------+-------+----------+------------------------------------+
; Port    ; Type  ; Severity ; Details                            ;
+---------+-------+----------+------------------------------------+
; set     ; Input ; Info     ; Stuck at GND                       ;
; new_val ; Input ; Info     ; Stuck at GND                       ;
+---------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]"           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Lout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                                                       ;
; PRN  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; Rin  ; Input ; Info     ; Stuck at VCC                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_reg_T:secRegT" ;
+---------+-------+----------+------------------------------------+
; Port    ; Type  ; Severity ; Details                            ;
+---------+-------+----------+------------------------------------+
; set     ; Input ; Info     ; Stuck at GND                       ;
; new_val ; Input ; Info     ; Stuck at GND                       ;
+---------+-------+----------+------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                               ;
; PRN  ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                              ;
; PRN  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                              ;
; PRN  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                              ;
; PRN  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                              ;
; PRN  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                              ;
; PRN  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                              ;
; PRN  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                              ;
; PRN  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                              ;
; PRN  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                              ;
; PRN  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; CLRN ; Input ; Info     ; Stuck at VCC                                              ;
; PRN  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock:inst6|sec_counter:counter"                                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 46                          ;
; cycloneiii_ff         ; 50                          ;
;     SLD               ; 26                          ;
;     plain             ; 24                          ;
; cycloneiii_lcell_comb ; 254                         ;
;     arith             ; 25                          ;
;         2 data inputs ; 25                          ;
;     normal            ; 229                         ;
;         1 data inputs ; 69                          ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 90                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun Aug  3 16:29:24 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AlarmClock -c AlarmClock
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file seggdec.sv
    Info (12023): Found entity 1: segGdec File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segGdec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segfdec.sv
    Info (12023): Found entity 1: segFdec File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segFdec.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file segedec.sv
    Info (12023): Found entity 1: segEdec File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segEdec.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file segddec.sv
    Info (12023): Found entity 1: segDdec File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segDdec.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file segcdec.sv
    Info (12023): Found entity 1: segCdec File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segCdec.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file segbdec.sv
    Info (12023): Found entity 1: segBdec File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segBdec.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file segadec.sv
    Info (12023): Found entity 1: segAdec File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segAdec.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sec_reg_u.sv
    Info (12023): Found entity 1: sec_reg_U File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_reg_U.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sec_reg_tb.sv
    Info (12023): Found entity 1: sec_reg_tb File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_reg_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sec_reg_t.sv
    Info (12023): Found entity 1: sec_reg_T File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_reg_T.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sec_counter_tb.sv
    Info (12023): Found entity 1: sec_counter_tb File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_counter_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sec_counter.sv
    Info (12023): Found entity 1: sec_counter File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_cell.sv
    Info (12023): Found entity 1: reg_cell File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg_cell.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file register_tb.sv
    Info (12023): Found entity 1: register_tb File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg4bit.sv
    Info (12023): Found entity 1: reg4bit File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg4bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file min_reg_u.sv
    Info (12023): Found entity 1: min_reg_U File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/min_reg_U.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file min_reg_t.sv
    Info (12023): Found entity 1: min_reg_T File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/min_reg_T.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hr_reg_u.sv
    Info (12023): Found entity 1: hr_reg_U File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/hr_reg_U.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hr_reg_t.sv
    Info (12023): Found entity 1: hr_reg_T File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/hr_reg_T.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file half_adder.sv
    Info (12023): Found entity 1: half_adder File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/half_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: d_ff File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/d_ff.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcd7seg.sv
    Info (12023): Found entity 1: bcd7seg File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alarm_clock_tb.sv
    Info (12023): Found entity 1: alarm_clock_tb File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alarm_clock.sv
    Info (12023): Found entity 1: alarm_clock File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alarmclock.bdf
    Info (12023): Found entity 1: AlarmClock
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file my_mux.v
    Info (12023): Found entity 1: my_mux File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/my_mux.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file simple_counter.sv
    Info (12023): Found entity 1: simple_counter File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/simple_counter.sv Line: 1
Info (12127): Elaborating entity "AlarmClock" for the top level hierarchy
Info (12128): Elaborating entity "alarm_clock" for hierarchy "alarm_clock:inst6"
Warning (10230): Verilog HDL assignment warning at alarm_clock.sv(101): truncated value with size 4 to match size of target (1) File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv Line: 101
Info (12128): Elaborating entity "sec_counter" for hierarchy "alarm_clock:inst6|sec_counter:counter" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv Line: 51
Info (12128): Elaborating entity "d_ff" for hierarchy "alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_counter.sv Line: 10
Info (12128): Elaborating entity "sec_reg_T" for hierarchy "alarm_clock:inst6|sec_reg_T:secRegT" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv Line: 52
Info (12128): Elaborating entity "reg4bit" for hierarchy "alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_reg_T.sv Line: 19
Info (12128): Elaborating entity "reg_cell" for hierarchy "alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg4bit.sv Line: 10
Info (12128): Elaborating entity "half_adder" for hierarchy "alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|half_adder:adder" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg_cell.sv Line: 18
Info (12128): Elaborating entity "sec_reg_U" for hierarchy "alarm_clock:inst6|sec_reg_U:secRegU" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv Line: 53
Info (12128): Elaborating entity "min_reg_U" for hierarchy "alarm_clock:inst6|min_reg_U:minRegU" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv Line: 54
Info (12128): Elaborating entity "min_reg_T" for hierarchy "alarm_clock:inst6|min_reg_T:minRegT" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv Line: 55
Info (12128): Elaborating entity "hr_reg_U" for hierarchy "alarm_clock:inst6|hr_reg_U:hrRegU" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv Line: 56
Info (12128): Elaborating entity "hr_reg_T" for hierarchy "alarm_clock:inst6|hr_reg_T:hrRegT" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv Line: 57
Warning (12125): Using design file press_detector.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: press_detector File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/press_detector.sv Line: 3
Info (12128): Elaborating entity "press_detector" for hierarchy "alarm_clock:inst6|press_detector:inc_press_detect" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv Line: 67
Info (10041): Inferred latch for "sustained" at press_detector.sv(52) File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/press_detector.sv Line: 52
Warning (12125): Using design file reg1bit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: reg1bit File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg1bit.sv Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at reg1bit.sv(8): instance has no name File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg1bit.sv Line: 8
Info (12128): Elaborating entity "reg1bit" for hierarchy "alarm_clock:inst6|press_detector:inc_press_detect|reg1bit:state_reg" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/press_detector.sv Line: 18
Warning (12125): Using design file pointselector.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pointselector File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/pointselector.sv Line: 1
Info (12128): Elaborating entity "pointselector" for hierarchy "alarm_clock:inst6|pointselector:alarm_sel_4point" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv Line: 87
Warning (12125): Using design file reg3bit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: reg3bit File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg3bit.sv Line: 1
Info (12128): Elaborating entity "reg3bit" for hierarchy "alarm_clock:inst6|pointselector:alarm_sel_4point|reg3bit:counter_reg" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/pointselector.sv Line: 19
Warning (12125): Using design file alarm_reg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: alarm_reg File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_reg.sv Line: 2
Info (12128): Elaborating entity "alarm_reg" for hierarchy "alarm_clock:inst6|alarm_reg:alm_minU" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv Line: 89
Info (12128): Elaborating entity "bcd7seg" for hierarchy "alarm_clock:inst6|bcd7seg:secUDec" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv Line: 131
Info (12128): Elaborating entity "segAdec" for hierarchy "alarm_clock:inst6|bcd7seg:secUDec|segAdec:iA" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv Line: 9
Info (12128): Elaborating entity "segBdec" for hierarchy "alarm_clock:inst6|bcd7seg:secUDec|segBdec:iB" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv Line: 10
Info (12128): Elaborating entity "segCdec" for hierarchy "alarm_clock:inst6|bcd7seg:secUDec|segCdec:iC" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv Line: 11
Info (12128): Elaborating entity "segDdec" for hierarchy "alarm_clock:inst6|bcd7seg:secUDec|segDdec:iD" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv Line: 12
Info (12128): Elaborating entity "segEdec" for hierarchy "alarm_clock:inst6|bcd7seg:secUDec|segEdec:iE" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv Line: 13
Info (12128): Elaborating entity "segFdec" for hierarchy "alarm_clock:inst6|bcd7seg:secUDec|segFdec:iF" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv Line: 14
Info (12128): Elaborating entity "segGdec" for hierarchy "alarm_clock:inst6|bcd7seg:secUDec|segGdec:iG" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv Line: 15
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst3|altpll:altpll_component" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/PLL.v Line: 91
Info (12130): Elaborated megafunction instantiation "PLL:inst3|altpll:altpll_component" File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/PLL.v Line: 91
Info (12133): Instantiated megafunction "PLL:inst3|altpll:altpll_component" with the following parameter: File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/PLL.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:inst3|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:const2"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:const2"
Info (12133): Instantiated megafunction "LPM_CONSTANT:const2" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "1"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:const1"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:const1"
Info (12133): Instantiated megafunction "LPM_CONSTANT:const1" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "1"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 259 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 212 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4866 megabytes
    Info: Processing ended: Sun Aug  3 16:29:30 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:15


