

================================================================
== Vitis HLS Report for 'narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190'
================================================================
* Date:           Thu Jan 27 12:44:32 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.706 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       33|       34|  0.132 us|  0.136 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- narroToWideConverter_LOOP  |       33|       33|         3|          1|          1|    32|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_7_01 = alloca i32 1"   --->   Operation 5 'alloca' 'wideSample_superSample_M_imag_V_7_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_6_02 = alloca i32 1"   --->   Operation 6 'alloca' 'wideSample_superSample_M_imag_V_6_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_5_03 = alloca i32 1"   --->   Operation 7 'alloca' 'wideSample_superSample_M_imag_V_5_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_4_04 = alloca i32 1"   --->   Operation 8 'alloca' 'wideSample_superSample_M_imag_V_4_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_3_05 = alloca i32 1"   --->   Operation 9 'alloca' 'wideSample_superSample_M_imag_V_3_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_2_06 = alloca i32 1"   --->   Operation 10 'alloca' 'wideSample_superSample_M_imag_V_2_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_1_07 = alloca i32 1"   --->   Operation 11 'alloca' 'wideSample_superSample_M_imag_V_1_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_0_04228 = alloca i32 1"   --->   Operation 12 'alloca' 'wideSample_superSample_M_imag_V_0_04228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_7_09 = alloca i32 1"   --->   Operation 13 'alloca' 'wideSample_superSample_M_real_V_7_09' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_6_010 = alloca i32 1"   --->   Operation 14 'alloca' 'wideSample_superSample_M_real_V_6_010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_5_011 = alloca i32 1"   --->   Operation 15 'alloca' 'wideSample_superSample_M_real_V_5_011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_4_012 = alloca i32 1"   --->   Operation 16 'alloca' 'wideSample_superSample_M_real_V_4_012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_3_013 = alloca i32 1"   --->   Operation 17 'alloca' 'wideSample_superSample_M_real_V_3_013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_2_014 = alloca i32 1"   --->   Operation 18 'alloca' 'wideSample_superSample_M_real_V_2_014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_1_015 = alloca i32 1"   --->   Operation 19 'alloca' 'wideSample_superSample_M_real_V_1_015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_0_042116 = alloca i32 1"   --->   Operation 20 'alloca' 'wideSample_superSample_M_real_V_0_042116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_0110, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_0111, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_0112, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_0113, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_0114, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_0_0_0_0115, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_0223, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_0224, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_0225, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_0226, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_0227, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_0228, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_wideStreamOut_0_0_1_0_0_0229, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelOut, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln113 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 38 'br' 'br_ln113' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.43>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi32ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i1 0, void %._crit_edge..split2_ifconv_crit_edge, i1 1, void"   --->   Operation 39 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%wideWriteIndex18 = phi i3 0, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi32ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i3 %wideWriteIndex, void %._crit_edge..split2_ifconv_crit_edge, i3 0, void"   --->   Operation 40 'phi' 'wideWriteIndex18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i17 = phi i5 0, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi32ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i5 %i, void %._crit_edge..split2_ifconv_crit_edge, i5 0, void"   --->   Operation 41 'phi' 'i17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split2_ifconv, void %rewind_init"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_wideStreamOut_0_0_0_0_0_018, i32 %p_wideStreamOut_0_0_0_0_0_019, i32 %p_wideStreamOut_0_0_0_0_0_0110, i32 %p_wideStreamOut_0_0_0_0_0_0111, i32 %p_wideStreamOut_0_0_0_0_0_0112, i32 %p_wideStreamOut_0_0_0_0_0_0113, i32 %p_wideStreamOut_0_0_0_0_0_0114, i32 %p_wideStreamOut_0_0_0_0_0_0115, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_wideStreamOut_0_0_1_0_0_02, i32 %p_wideStreamOut_0_0_1_0_0_0223, i32 %p_wideStreamOut_0_0_1_0_0_0224, i32 %p_wideStreamOut_0_0_1_0_0_0225, i32 %p_wideStreamOut_0_0_1_0_0_0226, i32 %p_wideStreamOut_0_0_1_0_0_0227, i32 %p_wideStreamOut_0_0_1_0_0_0228, i32 %p_wideStreamOut_0_0_1_0_0_0229, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelOut, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln113 = br void %.split2_ifconv" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 46 'br' 'br_ln113' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i5 %i17" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 47 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.43ns)   --->   "%ssrWideStream4kernelOut_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %ssrWideStream4kernelOut" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'ssrWideStream4kernelOut_read' <Predicate = true> <Delay = 1.43> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i256 %ssrWideStream4kernelOut_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 32, i32 63" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln145_57 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 64, i32 95" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'trunc_ln145_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln145_58 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 96, i32 127" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'partselect' 'trunc_ln145_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln145_59 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 128, i32 159" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'partselect' 'trunc_ln145_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln145_60 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 160, i32 191" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'partselect' 'trunc_ln145_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln145_61 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 192, i32 223" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'trunc_ln145_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln145_62 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 224, i32 255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'trunc_ln145_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.49ns)   --->   "%icmp_ln117 = icmp_eq  i3 %wideWriteIndex18, i3 6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 57 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.49ns)   --->   "%icmp_ln117_1 = icmp_eq  i3 %wideWriteIndex18, i3 5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 58 'icmp' 'icmp_ln117_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.49ns)   --->   "%icmp_ln117_2 = icmp_eq  i3 %wideWriteIndex18, i3 4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 59 'icmp' 'icmp_ln117_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.49ns)   --->   "%icmp_ln117_3 = icmp_eq  i3 %wideWriteIndex18, i3 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 60 'icmp' 'icmp_ln117_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.70ns)   --->   "%i = add i5 %i17, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 61 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %trunc_ln113, void %._crit_edge, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:119]   --->   Operation 62 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.12ns)   --->   "%wideWriteIndex = xor i3 %wideWriteIndex18, i3 4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:121]   --->   Operation 63 'xor' 'wideWriteIndex' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.63ns)   --->   "%icmp_ln113 = icmp_eq  i5 %i17, i5 31" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 64 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %._crit_edge..split2_ifconv_crit_edge, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 65 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln113 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 66 'br' 'br_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln123 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:123]   --->   Operation 67 'br' 'br_ln123' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_7_01_load = load i32 %wideSample_superSample_M_imag_V_7_01"   --->   Operation 68 'load' 'wideSample_superSample_M_imag_V_7_01_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_6_02_load = load i32 %wideSample_superSample_M_imag_V_6_02"   --->   Operation 69 'load' 'wideSample_superSample_M_imag_V_6_02_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_5_03_load = load i32 %wideSample_superSample_M_imag_V_5_03"   --->   Operation 70 'load' 'wideSample_superSample_M_imag_V_5_03_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_4_04_load = load i32 %wideSample_superSample_M_imag_V_4_04"   --->   Operation 71 'load' 'wideSample_superSample_M_imag_V_4_04_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_3_05_load = load i32 %wideSample_superSample_M_imag_V_3_05"   --->   Operation 72 'load' 'wideSample_superSample_M_imag_V_3_05_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_2_06_load = load i32 %wideSample_superSample_M_imag_V_2_06"   --->   Operation 73 'load' 'wideSample_superSample_M_imag_V_2_06_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_1_07_load = load i32 %wideSample_superSample_M_imag_V_1_07"   --->   Operation 74 'load' 'wideSample_superSample_M_imag_V_1_07_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_0_04228_load = load i32 %wideSample_superSample_M_imag_V_0_04228"   --->   Operation 75 'load' 'wideSample_superSample_M_imag_V_0_04228_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_7_09_load = load i32 %wideSample_superSample_M_real_V_7_09" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 76 'load' 'wideSample_superSample_M_real_V_7_09_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_6_010_load = load i32 %wideSample_superSample_M_real_V_6_010" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 77 'load' 'wideSample_superSample_M_real_V_6_010_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_5_011_load = load i32 %wideSample_superSample_M_real_V_5_011" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 78 'load' 'wideSample_superSample_M_real_V_5_011_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_4_012_load = load i32 %wideSample_superSample_M_real_V_4_012" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 79 'load' 'wideSample_superSample_M_real_V_4_012_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_3_013_load = load i32 %wideSample_superSample_M_real_V_3_013" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 80 'load' 'wideSample_superSample_M_real_V_3_013_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_2_014_load = load i32 %wideSample_superSample_M_real_V_2_014" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 81 'load' 'wideSample_superSample_M_real_V_2_014_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_1_015_load = load i32 %wideSample_superSample_M_real_V_1_015" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 82 'load' 'wideSample_superSample_M_real_V_1_015_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_0_042116_load = load i32 %wideSample_superSample_M_real_V_0_042116" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 83 'load' 'wideSample_superSample_M_real_V_0_042116_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1)   --->   "%select_ln117 = select i1 %icmp_ln117, i32 %wideSample_superSample_M_real_V_7_09_load, i32 %trunc_ln145" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 87 'select' 'select_ln117' <Predicate = (!icmp_ln117_1 & !icmp_ln117_2 & !icmp_ln117_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_1 = select i1 %icmp_ln117_1, i32 %wideSample_superSample_M_real_V_7_09_load, i32 %select_ln117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 88 'select' 'select_ln117_1' <Predicate = (!icmp_ln117_2 & !icmp_ln117_3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_3)   --->   "%select_ln117_2 = select i1 %icmp_ln117_2, i32 %wideSample_superSample_M_real_V_7_09_load, i32 %select_ln117_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 89 'select' 'select_ln117_2' <Predicate = (!icmp_ln117_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_3 = select i1 %icmp_ln117_3, i32 %wideSample_superSample_M_real_V_7_09_load, i32 %select_ln117_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 90 'select' 'select_ln117_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.49ns)   --->   "%icmp_ln117_4 = icmp_eq  i3 %wideWriteIndex18, i3 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 91 'icmp' 'icmp_ln117_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_5)   --->   "%select_ln117_4 = select i1 %icmp_ln117_4, i32 %wideSample_superSample_M_real_V_7_09_load, i32 %select_ln117_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 92 'select' 'select_ln117_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.49ns)   --->   "%icmp_ln117_5 = icmp_eq  i3 %wideWriteIndex18, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 93 'icmp' 'icmp_ln117_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_5 = select i1 %icmp_ln117_5, i32 %wideSample_superSample_M_real_V_7_09_load, i32 %select_ln117_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 94 'select' 'select_ln117_5' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.49ns)   --->   "%icmp_ln117_6 = icmp_eq  i3 %wideWriteIndex18, i3 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 95 'icmp' 'icmp_ln117_6' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_6 = select i1 %icmp_ln117_6, i32 %wideSample_superSample_M_real_V_7_09_load, i32 %select_ln117_5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 96 'select' 'select_ln117_6' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_8)   --->   "%select_ln117_7 = select i1 %icmp_ln117, i32 %trunc_ln145, i32 %wideSample_superSample_M_real_V_6_010_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 97 'select' 'select_ln117_7' <Predicate = (!icmp_ln117_1 & !icmp_ln117_2 & !icmp_ln117_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_8 = select i1 %icmp_ln117_1, i32 %wideSample_superSample_M_real_V_6_010_load, i32 %select_ln117_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 98 'select' 'select_ln117_8' <Predicate = (!icmp_ln117_2 & !icmp_ln117_3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_10)   --->   "%select_ln117_9 = select i1 %icmp_ln117_2, i32 %wideSample_superSample_M_real_V_6_010_load, i32 %select_ln117_8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 99 'select' 'select_ln117_9' <Predicate = (!icmp_ln117_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_10 = select i1 %icmp_ln117_3, i32 %wideSample_superSample_M_real_V_6_010_load, i32 %select_ln117_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 100 'select' 'select_ln117_10' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_12)   --->   "%select_ln117_11 = select i1 %icmp_ln117_4, i32 %wideSample_superSample_M_real_V_6_010_load, i32 %select_ln117_10" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 101 'select' 'select_ln117_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_12 = select i1 %icmp_ln117_5, i32 %wideSample_superSample_M_real_V_6_010_load, i32 %select_ln117_11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 102 'select' 'select_ln117_12' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_13 = select i1 %icmp_ln117_6, i32 %wideSample_superSample_M_real_V_6_010_load, i32 %select_ln117_12" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 103 'select' 'select_ln117_13' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_15)   --->   "%select_ln117_14 = select i1 %icmp_ln117_1, i32 %trunc_ln145, i32 %wideSample_superSample_M_real_V_5_011_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 104 'select' 'select_ln117_14' <Predicate = (!icmp_ln117_2 & !icmp_ln117_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_15 = select i1 %icmp_ln117_2, i32 %wideSample_superSample_M_real_V_5_011_load, i32 %select_ln117_14" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 105 'select' 'select_ln117_15' <Predicate = (!icmp_ln117_3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_17)   --->   "%select_ln117_16 = select i1 %icmp_ln117_3, i32 %wideSample_superSample_M_real_V_5_011_load, i32 %select_ln117_15" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 106 'select' 'select_ln117_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_17 = select i1 %icmp_ln117_4, i32 %wideSample_superSample_M_real_V_5_011_load, i32 %select_ln117_16" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 107 'select' 'select_ln117_17' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_19)   --->   "%select_ln117_18 = select i1 %icmp_ln117_5, i32 %wideSample_superSample_M_real_V_5_011_load, i32 %select_ln117_17" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 108 'select' 'select_ln117_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_19 = select i1 %icmp_ln117_6, i32 %wideSample_superSample_M_real_V_5_011_load, i32 %select_ln117_18" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 109 'select' 'select_ln117_19' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_21)   --->   "%select_ln117_20 = select i1 %icmp_ln117_2, i32 %trunc_ln145, i32 %wideSample_superSample_M_real_V_4_012_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 110 'select' 'select_ln117_20' <Predicate = (!icmp_ln117_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_21 = select i1 %icmp_ln117_3, i32 %wideSample_superSample_M_real_V_4_012_load, i32 %select_ln117_20" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 111 'select' 'select_ln117_21' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_23)   --->   "%select_ln117_22 = select i1 %icmp_ln117_4, i32 %wideSample_superSample_M_real_V_4_012_load, i32 %select_ln117_21" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 112 'select' 'select_ln117_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_23 = select i1 %icmp_ln117_5, i32 %wideSample_superSample_M_real_V_4_012_load, i32 %select_ln117_22" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 113 'select' 'select_ln117_23' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_24 = select i1 %icmp_ln117_6, i32 %wideSample_superSample_M_real_V_4_012_load, i32 %select_ln117_23" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 114 'select' 'select_ln117_24' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_26)   --->   "%select_ln117_25 = select i1 %icmp_ln117_3, i32 %trunc_ln145, i32 %wideSample_superSample_M_real_V_3_013_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 115 'select' 'select_ln117_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_26 = select i1 %icmp_ln117_4, i32 %wideSample_superSample_M_real_V_3_013_load, i32 %select_ln117_25" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 116 'select' 'select_ln117_26' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_28)   --->   "%select_ln117_27 = select i1 %icmp_ln117_5, i32 %wideSample_superSample_M_real_V_3_013_load, i32 %select_ln117_26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 117 'select' 'select_ln117_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_28 = select i1 %icmp_ln117_6, i32 %wideSample_superSample_M_real_V_3_013_load, i32 %select_ln117_27" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 118 'select' 'select_ln117_28' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_30)   --->   "%select_ln117_29 = select i1 %icmp_ln117_4, i32 %trunc_ln145, i32 %wideSample_superSample_M_real_V_2_014_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 119 'select' 'select_ln117_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_30 = select i1 %icmp_ln117_5, i32 %wideSample_superSample_M_real_V_2_014_load, i32 %select_ln117_29" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 120 'select' 'select_ln117_30' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_31 = select i1 %icmp_ln117_6, i32 %wideSample_superSample_M_real_V_2_014_load, i32 %select_ln117_30" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 121 'select' 'select_ln117_31' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_33)   --->   "%select_ln117_32 = select i1 %icmp_ln117_5, i32 %trunc_ln145, i32 %wideSample_superSample_M_real_V_1_015_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 122 'select' 'select_ln117_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln117_33 = select i1 %icmp_ln117_6, i32 %wideSample_superSample_M_real_V_1_015_load, i32 %select_ln117_32" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 123 'select' 'select_ln117_33' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.22ns)   --->   "%select_ln117_34 = select i1 %icmp_ln117_6, i32 %trunc_ln145, i32 %wideSample_superSample_M_real_V_0_042116_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 124 'select' 'select_ln117_34' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_0_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln145_s, i32 %wideSample_superSample_M_imag_V_0_04228_load, i32 %wideSample_superSample_M_imag_V_0_04228_load, i32 %wideSample_superSample_M_imag_V_0_04228_load, i32 %wideSample_superSample_M_imag_V_0_04228_load, i32 %wideSample_superSample_M_imag_V_0_04228_load, i32 %wideSample_superSample_M_imag_V_0_04228_load, i32 %wideSample_superSample_M_imag_V_0_04228_load, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'mux' 'wideSample_superSample_M_imag_V_0_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_1_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_1_07_load, i32 %trunc_ln145_s, i32 %wideSample_superSample_M_imag_V_1_07_load, i32 %wideSample_superSample_M_imag_V_1_07_load, i32 %wideSample_superSample_M_imag_V_1_07_load, i32 %wideSample_superSample_M_imag_V_1_07_load, i32 %wideSample_superSample_M_imag_V_1_07_load, i32 %wideSample_superSample_M_imag_V_1_07_load, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 126 'mux' 'wideSample_superSample_M_imag_V_1_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_2_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_2_06_load, i32 %wideSample_superSample_M_imag_V_2_06_load, i32 %trunc_ln145_s, i32 %wideSample_superSample_M_imag_V_2_06_load, i32 %wideSample_superSample_M_imag_V_2_06_load, i32 %wideSample_superSample_M_imag_V_2_06_load, i32 %wideSample_superSample_M_imag_V_2_06_load, i32 %wideSample_superSample_M_imag_V_2_06_load, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'mux' 'wideSample_superSample_M_imag_V_2_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_3_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_3_05_load, i32 %wideSample_superSample_M_imag_V_3_05_load, i32 %wideSample_superSample_M_imag_V_3_05_load, i32 %trunc_ln145_s, i32 %wideSample_superSample_M_imag_V_3_05_load, i32 %wideSample_superSample_M_imag_V_3_05_load, i32 %wideSample_superSample_M_imag_V_3_05_load, i32 %wideSample_superSample_M_imag_V_3_05_load, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'mux' 'wideSample_superSample_M_imag_V_3_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_4_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_4_04_load, i32 %wideSample_superSample_M_imag_V_4_04_load, i32 %wideSample_superSample_M_imag_V_4_04_load, i32 %wideSample_superSample_M_imag_V_4_04_load, i32 %trunc_ln145_s, i32 %wideSample_superSample_M_imag_V_4_04_load, i32 %wideSample_superSample_M_imag_V_4_04_load, i32 %wideSample_superSample_M_imag_V_4_04_load, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'mux' 'wideSample_superSample_M_imag_V_4_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_5_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_5_03_load, i32 %wideSample_superSample_M_imag_V_5_03_load, i32 %wideSample_superSample_M_imag_V_5_03_load, i32 %wideSample_superSample_M_imag_V_5_03_load, i32 %wideSample_superSample_M_imag_V_5_03_load, i32 %trunc_ln145_s, i32 %wideSample_superSample_M_imag_V_5_03_load, i32 %wideSample_superSample_M_imag_V_5_03_load, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 130 'mux' 'wideSample_superSample_M_imag_V_5_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_6_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_6_02_load, i32 %wideSample_superSample_M_imag_V_6_02_load, i32 %wideSample_superSample_M_imag_V_6_02_load, i32 %wideSample_superSample_M_imag_V_6_02_load, i32 %wideSample_superSample_M_imag_V_6_02_load, i32 %wideSample_superSample_M_imag_V_6_02_load, i32 %trunc_ln145_s, i32 %wideSample_superSample_M_imag_V_6_02_load, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'mux' 'wideSample_superSample_M_imag_V_6_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_7_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_7_01_load, i32 %wideSample_superSample_M_imag_V_7_01_load, i32 %wideSample_superSample_M_imag_V_7_01_load, i32 %wideSample_superSample_M_imag_V_7_01_load, i32 %wideSample_superSample_M_imag_V_7_01_load, i32 %wideSample_superSample_M_imag_V_7_01_load, i32 %wideSample_superSample_M_imag_V_7_01_load, i32 %trunc_ln145_s, i3 %wideWriteIndex18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 132 'mux' 'wideSample_superSample_M_imag_V_7_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.57ns)   --->   "%add_ln117 = add i3 %wideWriteIndex18, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 133 'add' 'add_ln117' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_1_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %select_ln117_33, i32 %trunc_ln145_57, i32 %select_ln117_33, i32 %select_ln117_33, i32 %select_ln117_33, i32 %select_ln117_33, i32 %select_ln117_33, i32 %select_ln117_33, i3 %add_ln117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 134 'mux' 'wideSample_superSample_M_real_V_1_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_2_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %select_ln117_31, i32 %select_ln117_31, i32 %trunc_ln145_57, i32 %select_ln117_31, i32 %select_ln117_31, i32 %select_ln117_31, i32 %select_ln117_31, i32 %select_ln117_31, i3 %add_ln117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 135 'mux' 'wideSample_superSample_M_real_V_2_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_3_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %select_ln117_28, i32 %select_ln117_28, i32 %select_ln117_28, i32 %trunc_ln145_57, i32 %select_ln117_28, i32 %select_ln117_28, i32 %select_ln117_28, i32 %select_ln117_28, i3 %add_ln117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 136 'mux' 'wideSample_superSample_M_real_V_3_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_4_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %select_ln117_24, i32 %select_ln117_24, i32 %select_ln117_24, i32 %select_ln117_24, i32 %trunc_ln145_57, i32 %select_ln117_24, i32 %select_ln117_24, i32 %select_ln117_24, i3 %add_ln117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 137 'mux' 'wideSample_superSample_M_real_V_4_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_5_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %select_ln117_19, i32 %select_ln117_19, i32 %select_ln117_19, i32 %select_ln117_19, i32 %select_ln117_19, i32 %trunc_ln145_57, i32 %select_ln117_19, i32 %select_ln117_19, i3 %add_ln117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 138 'mux' 'wideSample_superSample_M_real_V_5_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_6_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %select_ln117_13, i32 %select_ln117_13, i32 %select_ln117_13, i32 %select_ln117_13, i32 %select_ln117_13, i32 %select_ln117_13, i32 %trunc_ln145_57, i32 %select_ln117_13, i3 %add_ln117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 139 'mux' 'wideSample_superSample_M_real_V_6_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_7_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln145_57, i32 %select_ln117_6, i32 %select_ln117_6, i32 %select_ln117_6, i32 %select_ln117_6, i32 %select_ln117_6, i32 %select_ln117_6, i32 %trunc_ln145_57, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 140 'mux' 'wideSample_superSample_M_real_V_7_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_1_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_1_1, i32 %trunc_ln145_58, i32 %wideSample_superSample_M_imag_V_1_1, i32 %wideSample_superSample_M_imag_V_1_1, i32 %wideSample_superSample_M_imag_V_1_1, i32 %wideSample_superSample_M_imag_V_1_1, i32 %wideSample_superSample_M_imag_V_1_1, i32 %wideSample_superSample_M_imag_V_1_1, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 141 'mux' 'wideSample_superSample_M_imag_V_1_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_2_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_2_1, i32 %wideSample_superSample_M_imag_V_2_1, i32 %trunc_ln145_58, i32 %wideSample_superSample_M_imag_V_2_1, i32 %wideSample_superSample_M_imag_V_2_1, i32 %wideSample_superSample_M_imag_V_2_1, i32 %wideSample_superSample_M_imag_V_2_1, i32 %wideSample_superSample_M_imag_V_2_1, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 142 'mux' 'wideSample_superSample_M_imag_V_2_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_3_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_3_1, i32 %wideSample_superSample_M_imag_V_3_1, i32 %wideSample_superSample_M_imag_V_3_1, i32 %trunc_ln145_58, i32 %wideSample_superSample_M_imag_V_3_1, i32 %wideSample_superSample_M_imag_V_3_1, i32 %wideSample_superSample_M_imag_V_3_1, i32 %wideSample_superSample_M_imag_V_3_1, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 143 'mux' 'wideSample_superSample_M_imag_V_3_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_4_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_4_1, i32 %wideSample_superSample_M_imag_V_4_1, i32 %wideSample_superSample_M_imag_V_4_1, i32 %wideSample_superSample_M_imag_V_4_1, i32 %trunc_ln145_58, i32 %wideSample_superSample_M_imag_V_4_1, i32 %wideSample_superSample_M_imag_V_4_1, i32 %wideSample_superSample_M_imag_V_4_1, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 144 'mux' 'wideSample_superSample_M_imag_V_4_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_5_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_5_1, i32 %wideSample_superSample_M_imag_V_5_1, i32 %wideSample_superSample_M_imag_V_5_1, i32 %wideSample_superSample_M_imag_V_5_1, i32 %wideSample_superSample_M_imag_V_5_1, i32 %trunc_ln145_58, i32 %wideSample_superSample_M_imag_V_5_1, i32 %wideSample_superSample_M_imag_V_5_1, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 145 'mux' 'wideSample_superSample_M_imag_V_5_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_6_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_6_1, i32 %wideSample_superSample_M_imag_V_6_1, i32 %wideSample_superSample_M_imag_V_6_1, i32 %wideSample_superSample_M_imag_V_6_1, i32 %wideSample_superSample_M_imag_V_6_1, i32 %wideSample_superSample_M_imag_V_6_1, i32 %trunc_ln145_58, i32 %wideSample_superSample_M_imag_V_6_1, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 146 'mux' 'wideSample_superSample_M_imag_V_6_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_7_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln145_58, i32 %wideSample_superSample_M_imag_V_7_1, i32 %wideSample_superSample_M_imag_V_7_1, i32 %wideSample_superSample_M_imag_V_7_1, i32 %wideSample_superSample_M_imag_V_7_1, i32 %wideSample_superSample_M_imag_V_7_1, i32 %wideSample_superSample_M_imag_V_7_1, i32 %trunc_ln145_58, i3 %add_ln117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 147 'mux' 'wideSample_superSample_M_imag_V_7_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.57ns)   --->   "%add_ln117_1 = add i3 %wideWriteIndex18, i3 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 148 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_2_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_2_2, i32 %wideSample_superSample_M_real_V_2_2, i32 %trunc_ln145_59, i32 %wideSample_superSample_M_real_V_2_2, i32 %wideSample_superSample_M_real_V_2_2, i32 %wideSample_superSample_M_real_V_2_2, i32 %wideSample_superSample_M_real_V_2_2, i32 %wideSample_superSample_M_real_V_2_2, i3 %add_ln117_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 149 'mux' 'wideSample_superSample_M_real_V_2_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_3_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_3_2, i32 %wideSample_superSample_M_real_V_3_2, i32 %wideSample_superSample_M_real_V_3_2, i32 %trunc_ln145_59, i32 %wideSample_superSample_M_real_V_3_2, i32 %wideSample_superSample_M_real_V_3_2, i32 %wideSample_superSample_M_real_V_3_2, i32 %wideSample_superSample_M_real_V_3_2, i3 %add_ln117_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 150 'mux' 'wideSample_superSample_M_real_V_3_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_4_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_4_2, i32 %wideSample_superSample_M_real_V_4_2, i32 %wideSample_superSample_M_real_V_4_2, i32 %wideSample_superSample_M_real_V_4_2, i32 %trunc_ln145_59, i32 %wideSample_superSample_M_real_V_4_2, i32 %wideSample_superSample_M_real_V_4_2, i32 %wideSample_superSample_M_real_V_4_2, i3 %add_ln117_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 151 'mux' 'wideSample_superSample_M_real_V_4_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_5_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_5_2, i32 %wideSample_superSample_M_real_V_5_2, i32 %wideSample_superSample_M_real_V_5_2, i32 %wideSample_superSample_M_real_V_5_2, i32 %wideSample_superSample_M_real_V_5_2, i32 %trunc_ln145_59, i32 %wideSample_superSample_M_real_V_5_2, i32 %wideSample_superSample_M_real_V_5_2, i3 %add_ln117_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 152 'mux' 'wideSample_superSample_M_real_V_5_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_6_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_6_2, i32 %wideSample_superSample_M_real_V_6_2, i32 %wideSample_superSample_M_real_V_6_2, i32 %wideSample_superSample_M_real_V_6_2, i32 %wideSample_superSample_M_real_V_6_2, i32 %wideSample_superSample_M_real_V_6_2, i32 %trunc_ln145_59, i32 %wideSample_superSample_M_real_V_6_2, i3 %add_ln117_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 153 'mux' 'wideSample_superSample_M_real_V_6_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_7_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln145_59, i32 %trunc_ln145_59, i32 %wideSample_superSample_M_real_V_7_2, i32 %wideSample_superSample_M_real_V_7_2, i32 %wideSample_superSample_M_real_V_7_2, i32 %wideSample_superSample_M_real_V_7_2, i32 %wideSample_superSample_M_real_V_7_2, i32 %trunc_ln145_59, i3 %add_ln117_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 154 'mux' 'wideSample_superSample_M_real_V_7_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_2_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_2_2, i32 %wideSample_superSample_M_imag_V_2_2, i32 %trunc_ln145_60, i32 %wideSample_superSample_M_imag_V_2_2, i32 %wideSample_superSample_M_imag_V_2_2, i32 %wideSample_superSample_M_imag_V_2_2, i32 %wideSample_superSample_M_imag_V_2_2, i32 %wideSample_superSample_M_imag_V_2_2, i3 %add_ln117_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 155 'mux' 'wideSample_superSample_M_imag_V_2_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_3_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_3_2, i32 %wideSample_superSample_M_imag_V_3_2, i32 %wideSample_superSample_M_imag_V_3_2, i32 %trunc_ln145_60, i32 %wideSample_superSample_M_imag_V_3_2, i32 %wideSample_superSample_M_imag_V_3_2, i32 %wideSample_superSample_M_imag_V_3_2, i32 %wideSample_superSample_M_imag_V_3_2, i3 %add_ln117_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 156 'mux' 'wideSample_superSample_M_imag_V_3_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_4_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_4_2, i32 %wideSample_superSample_M_imag_V_4_2, i32 %wideSample_superSample_M_imag_V_4_2, i32 %wideSample_superSample_M_imag_V_4_2, i32 %trunc_ln145_60, i32 %wideSample_superSample_M_imag_V_4_2, i32 %wideSample_superSample_M_imag_V_4_2, i32 %wideSample_superSample_M_imag_V_4_2, i3 %add_ln117_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 157 'mux' 'wideSample_superSample_M_imag_V_4_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_5_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_5_2, i32 %wideSample_superSample_M_imag_V_5_2, i32 %wideSample_superSample_M_imag_V_5_2, i32 %wideSample_superSample_M_imag_V_5_2, i32 %wideSample_superSample_M_imag_V_5_2, i32 %trunc_ln145_60, i32 %wideSample_superSample_M_imag_V_5_2, i32 %wideSample_superSample_M_imag_V_5_2, i3 %add_ln117_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 158 'mux' 'wideSample_superSample_M_imag_V_5_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_6_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_6_2, i32 %wideSample_superSample_M_imag_V_6_2, i32 %wideSample_superSample_M_imag_V_6_2, i32 %wideSample_superSample_M_imag_V_6_2, i32 %wideSample_superSample_M_imag_V_6_2, i32 %wideSample_superSample_M_imag_V_6_2, i32 %trunc_ln145_60, i32 %wideSample_superSample_M_imag_V_6_2, i3 %add_ln117_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 159 'mux' 'wideSample_superSample_M_imag_V_6_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_7_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln145_60, i32 %trunc_ln145_60, i32 %wideSample_superSample_M_imag_V_7_2, i32 %wideSample_superSample_M_imag_V_7_2, i32 %wideSample_superSample_M_imag_V_7_2, i32 %wideSample_superSample_M_imag_V_7_2, i32 %wideSample_superSample_M_imag_V_7_2, i32 %trunc_ln145_60, i3 %add_ln117_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 160 'mux' 'wideSample_superSample_M_imag_V_7_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.57ns)   --->   "%add_ln117_2 = add i3 %wideWriteIndex18, i3 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 161 'add' 'add_ln117_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_3_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_3_3, i32 %wideSample_superSample_M_real_V_3_3, i32 %wideSample_superSample_M_real_V_3_3, i32 %trunc_ln145_61, i32 %wideSample_superSample_M_real_V_3_3, i32 %wideSample_superSample_M_real_V_3_3, i32 %wideSample_superSample_M_real_V_3_3, i32 %wideSample_superSample_M_real_V_3_3, i3 %add_ln117_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 162 'mux' 'wideSample_superSample_M_real_V_3_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_4_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_4_3, i32 %wideSample_superSample_M_real_V_4_3, i32 %wideSample_superSample_M_real_V_4_3, i32 %wideSample_superSample_M_real_V_4_3, i32 %trunc_ln145_61, i32 %wideSample_superSample_M_real_V_4_3, i32 %wideSample_superSample_M_real_V_4_3, i32 %wideSample_superSample_M_real_V_4_3, i3 %add_ln117_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 163 'mux' 'wideSample_superSample_M_real_V_4_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_5_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_5_3, i32 %wideSample_superSample_M_real_V_5_3, i32 %wideSample_superSample_M_real_V_5_3, i32 %wideSample_superSample_M_real_V_5_3, i32 %wideSample_superSample_M_real_V_5_3, i32 %trunc_ln145_61, i32 %wideSample_superSample_M_real_V_5_3, i32 %wideSample_superSample_M_real_V_5_3, i3 %add_ln117_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 164 'mux' 'wideSample_superSample_M_real_V_5_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_6_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_real_V_6_3, i32 %wideSample_superSample_M_real_V_6_3, i32 %wideSample_superSample_M_real_V_6_3, i32 %wideSample_superSample_M_real_V_6_3, i32 %wideSample_superSample_M_real_V_6_3, i32 %wideSample_superSample_M_real_V_6_3, i32 %trunc_ln145_61, i32 %wideSample_superSample_M_real_V_6_3, i3 %add_ln117_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117]   --->   Operation 165 'mux' 'wideSample_superSample_M_real_V_6_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_real_V_7_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln145_61, i32 %trunc_ln145_61, i32 %trunc_ln145_61, i32 %wideSample_superSample_M_real_V_7_3, i32 %wideSample_superSample_M_real_V_7_3, i32 %wideSample_superSample_M_real_V_7_3, i32 %wideSample_superSample_M_real_V_7_3, i32 %trunc_ln145_61, i3 %add_ln117_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 166 'mux' 'wideSample_superSample_M_real_V_7_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_3_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_3_3, i32 %wideSample_superSample_M_imag_V_3_3, i32 %wideSample_superSample_M_imag_V_3_3, i32 %trunc_ln145_62, i32 %wideSample_superSample_M_imag_V_3_3, i32 %wideSample_superSample_M_imag_V_3_3, i32 %wideSample_superSample_M_imag_V_3_3, i32 %wideSample_superSample_M_imag_V_3_3, i3 %add_ln117_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 167 'mux' 'wideSample_superSample_M_imag_V_3_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_4_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_4_3, i32 %wideSample_superSample_M_imag_V_4_3, i32 %wideSample_superSample_M_imag_V_4_3, i32 %wideSample_superSample_M_imag_V_4_3, i32 %trunc_ln145_62, i32 %wideSample_superSample_M_imag_V_4_3, i32 %wideSample_superSample_M_imag_V_4_3, i32 %wideSample_superSample_M_imag_V_4_3, i3 %add_ln117_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 168 'mux' 'wideSample_superSample_M_imag_V_4_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_5_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_5_3, i32 %wideSample_superSample_M_imag_V_5_3, i32 %wideSample_superSample_M_imag_V_5_3, i32 %wideSample_superSample_M_imag_V_5_3, i32 %wideSample_superSample_M_imag_V_5_3, i32 %trunc_ln145_62, i32 %wideSample_superSample_M_imag_V_5_3, i32 %wideSample_superSample_M_imag_V_5_3, i3 %add_ln117_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 169 'mux' 'wideSample_superSample_M_imag_V_5_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_6_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %wideSample_superSample_M_imag_V_6_3, i32 %wideSample_superSample_M_imag_V_6_3, i32 %wideSample_superSample_M_imag_V_6_3, i32 %wideSample_superSample_M_imag_V_6_3, i32 %wideSample_superSample_M_imag_V_6_3, i32 %wideSample_superSample_M_imag_V_6_3, i32 %trunc_ln145_62, i32 %wideSample_superSample_M_imag_V_6_3, i3 %add_ln117_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 170 'mux' 'wideSample_superSample_M_imag_V_6_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.58ns)   --->   "%wideSample_superSample_M_imag_V_7_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %trunc_ln145_62, i32 %trunc_ln145_62, i32 %trunc_ln145_62, i32 %wideSample_superSample_M_imag_V_7_3, i32 %wideSample_superSample_M_imag_V_7_3, i32 %wideSample_superSample_M_imag_V_7_3, i32 %wideSample_superSample_M_imag_V_7_3, i32 %trunc_ln145_62, i3 %add_ln117_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 171 'mux' 'wideSample_superSample_M_imag_V_7_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %select_ln117_34, i32 %wideSample_superSample_M_real_V_0_042116" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 172 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_real_V_1_2, i32 %wideSample_superSample_M_real_V_1_015" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 173 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_real_V_2_3, i32 %wideSample_superSample_M_real_V_2_014" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 174 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_real_V_3_4, i32 %wideSample_superSample_M_real_V_3_013" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 175 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_real_V_4_4, i32 %wideSample_superSample_M_real_V_4_012" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 176 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_real_V_5_4, i32 %wideSample_superSample_M_real_V_5_011" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 177 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_real_V_6_4, i32 %wideSample_superSample_M_real_V_6_010" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 178 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_real_V_7_4, i32 %wideSample_superSample_M_real_V_7_09" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 179 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_0_1, i32 %wideSample_superSample_M_imag_V_0_04228" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 180 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_1_2, i32 %wideSample_superSample_M_imag_V_1_07" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 181 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_2_3, i32 %wideSample_superSample_M_imag_V_2_06" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 182 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_3_4, i32 %wideSample_superSample_M_imag_V_3_05" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 183 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_4_4, i32 %wideSample_superSample_M_imag_V_4_04" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 184 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_5_4, i32 %wideSample_superSample_M_imag_V_5_03" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 185 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_6_4, i32 %wideSample_superSample_M_imag_V_6_02" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 186 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln113 = store i32 %wideSample_superSample_M_imag_V_7_4, i32 %wideSample_superSample_M_imag_V_7_01" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113]   --->   Operation 187 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.32>
ST_4 : Operation 188 [1/1] (1.32ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A.i32P0A, i32 %p_wideStreamOut_0_0_0_0_0_018, i32 %p_wideStreamOut_0_0_0_0_0_019, i32 %p_wideStreamOut_0_0_0_0_0_0110, i32 %p_wideStreamOut_0_0_0_0_0_0111, i32 %p_wideStreamOut_0_0_0_0_0_0112, i32 %p_wideStreamOut_0_0_0_0_0_0113, i32 %p_wideStreamOut_0_0_0_0_0_0114, i32 %p_wideStreamOut_0_0_0_0_0_0115, i32 %p_wideStreamOut_0_0_1_0_0_02, i32 %p_wideStreamOut_0_0_1_0_0_0223, i32 %p_wideStreamOut_0_0_1_0_0_0224, i32 %p_wideStreamOut_0_0_1_0_0_0225, i32 %p_wideStreamOut_0_0_1_0_0_0226, i32 %p_wideStreamOut_0_0_1_0_0_0227, i32 %p_wideStreamOut_0_0_1_0_0_0228, i32 %p_wideStreamOut_0_0_1_0_0_0229, i32 %select_ln117_34, i32 %wideSample_superSample_M_real_V_1_2, i32 %wideSample_superSample_M_real_V_2_3, i32 %wideSample_superSample_M_real_V_3_4, i32 %wideSample_superSample_M_real_V_4_4, i32 %wideSample_superSample_M_real_V_5_4, i32 %wideSample_superSample_M_real_V_6_4, i32 %wideSample_superSample_M_real_V_7_4, i32 %wideSample_superSample_M_imag_V_0_1, i32 %wideSample_superSample_M_imag_V_1_2, i32 %wideSample_superSample_M_imag_V_2_3, i32 %wideSample_superSample_M_imag_V_3_4, i32 %wideSample_superSample_M_imag_V_4_4, i32 %wideSample_superSample_M_imag_V_5_4, i32 %wideSample_superSample_M_imag_V_6_4, i32 %wideSample_superSample_M_imag_V_7_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 188 'write' 'write_ln174' <Predicate = (trunc_ln113)> <Delay = 1.32> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln119 = br void %._crit_edge" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:119]   --->   Operation 189 'br' 'br_ln119' <Predicate = (trunc_ln113)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%return_ln123 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:123]   --->   Operation 190 'return' 'return_ln123' <Predicate = (icmp_ln113)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [53]  (0.387 ns)

 <State 2>: 1.43ns
The critical path consists of the following:
	fifo read operation ('ssrWideStream4kernelOut_read', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ssrWideStream4kernelOut' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [83]  (1.43 ns)

 <State 3>: 2.71ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln117_4', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117) [100]  (0.5 ns)
	'select' operation ('select_ln117_26', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117) [125]  (0.227 ns)
	'select' operation ('select_ln117_27', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117) [126]  (0 ns)
	'select' operation ('select_ln117_28', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117) [127]  (0.227 ns)
	'mux' operation ('wideSample_superSample_M_real_V_3_2', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117) [145]  (0.584 ns)
	'mux' operation ('wideSample_superSample_M_real_V_3_3', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117) [159]  (0.584 ns)
	'mux' operation ('wideSample_superSample_M_real_V_3_4', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117) [171]  (0.584 ns)
	'store' operation ('store_ln113', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:113) of variable 'wideSample_superSample_M_real_V_3_4', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:117 on local variable 'wideSample_superSample_M_real_V_3_013' [194]  (0 ns)

 <State 4>: 1.32ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'p_wideStreamOut_0_0_0_0_0_018' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [184]  (1.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
