\hypertarget{struct_a_d_c___type_def}{}\doxysection{ADC\+\_\+\+Type\+Def结构体 参考}
\label{struct_a_d_c___type_def}\index{ADC\_TypeDef@{ADC\_TypeDef}}


{\ttfamily \#include $<$reg\+\_\+adc.\+h$>$}

\doxysubsection*{Public 属性}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a410ac37380f287c3e6b6efbaae4fb9b9}{DR}}\\
\>\>{\em ADC data register, offset: 0x00 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a0b2ad0e3344abb197556eca9cfbde85b}{ADDATA}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_aca8de4a65cd76694e8a5016b22914ec8}{CFGR}}\\
\>\>{\em ADC configuration register, offset: 0x04 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_ae3d783774e9e9455d06bcde5a77c2682}{ADCFG}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_aa6c26df9e66b7ce086a6efe68f2e8838}{CR}}\\
\>\>{\em ADC control register, offset: 0x08 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a03ecc8512d44bd842325144915dd927d}{ADCR}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a682b4daf38a353125d8f250d1b0cad99}{CHSR}}\\
\>\>{\em ADC channel selection register, offset: 0x0C }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a4361a4d4686218f9f848be14ede2af51}{ADCHS}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a2d3266b3e4a0265483d73b7227c911ca}{CMPR}}\\
\>\>{\em ADC window compare register, offset: 0x10 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a1feac4f32ce3a05c067d0d6e065bd30b}{ADCMPR}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_aca74e7546d29de0a109abfac156f13b3}{SR}}\\
\>\>{\em ADC status register, offset: 0x14 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a92ee355e92cde1d617e54e2257e4a013}{ADSTA}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_aaa0681b5913b962437860740c5f0014d}{CH0DR}}\\
\>\>{\em ADC channel0 data register, offset: 0x18 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a289575c8cf8171d0b62dd88600bd1be1}{ADDR0}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a69437b1da64d171d3df8be5e3697952c}{CH1DR}}\\
\>\>{\em ADC channel1 data register, offset: 0x1C }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a4e7ee770e614d2a4721ff70d47096941}{ADDR1}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a31642d98ead9fcb84d3ebda1e847c121}{CH2DR}}\\
\>\>{\em ADC channel2 data register, offset: 0x20 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a59fe5569dc7405227a875c16202b2ff7}{ADDR2}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a2c4599d8ea05008d7aee25a3164dd342}{CH3DR}}\\
\>\>{\em ADC channel3 data register, offset: 0x24 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_ae47f1aebba2f9f9b41eafecb90888f44}{ADDR3}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a04e3c08916ef86d7768969f369bd6e1a}{CH4DR}}\\
\>\>{\em ADC channel4 data register, offset: 0x28 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_ad5ae26329e39024200623940c5db182d}{ADDR4}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_afc0b5d72384bf2e28c42193e9311c0e4}{CH5DR}}\\
\>\>{\em ADC channel5 data register, offset: 0x2C }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a9077446b8a8403cb49cd48a1717d506d}{ADDR5}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a1b7a5a6568fd1b76b004f74de9dd71ab}{CH6DR}}\\
\>\>{\em ADC channel6 data register, offset: 0x30 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a46857e82c31d84bc8480839a15990e12}{ADDR6}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_abb1115a2ae43b3f03b3ecf6361ee2d07}{CH7DR}}\\
\>\>{\em ADC channel7 data register, offset: 0x34 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_aa74e02d4be43fdc655ad62f02608c5d7}{ADDR7}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_ab22314f56d15e2c4b12b4d34930853ed}{CH8DR}}\\
\>\>{\em ADC channel8 data register, offset: 0x38 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a910897249aca3d37203c57cac8f3b366}{ADDR8}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a28baf5d9efb3defc13656af8e30e8fdd}{CH9DR}}\\
\>\>{\em ADC channel9 data register, offset: 0x3C }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_acaf8ca6fec096487de9556ba784125b6}{ADDR9}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_affb19754cf8aaf5fb95c103bf906e6dc}{ADDR10}}
\begin{DoxyCompactList}\small\item\em offset\+: 0x40 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a9cb1caa7179e5953c58bf3e06c1722f1}{ADDR11}}
\begin{DoxyCompactList}\small\item\em offset\+: 0x44 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_ac1645bb3b3147f8053f88f2f79101bf2}{ADDR12}}
\begin{DoxyCompactList}\small\item\em offset\+: 0x48 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a3c2b602cda6f2793a4ccfe7d31e93499}{ADDR13}}
\begin{DoxyCompactList}\small\item\em offset\+: 0x4C \end{DoxyCompactList}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a970cbe0c173a47cd7685bd43246906cb}{CH14DR}}\\
\>\>{\em ADC channel14 data register, offset: 0x50 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_ad8f91d3a9996266b07779aecab1e0888}{ADDR14}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a20084936278693245e206ebc49e4a52b}{CH15DR}}\\
\>\>{\em ADC channel15 data register, offset: 0x54 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a002a6822ba7eebee82d22c84fd70b859}{ADDR15}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a8b96e4fed1288a314543022b90d5f26a}{SREXT}}
\begin{DoxyCompactList}\small\item\em ADC Extended Status Register, offset\+: 0x58 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a023c1211c1f100e1f7bcb1b6e1f7bf8b}{CHANY0}}
\begin{DoxyCompactList}\small\item\em ADC any Chan Select Register 0, offset\+: 0x5C \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_aee735cbfe178483cda3127654fdb8d33}{CHANY1}}
\begin{DoxyCompactList}\small\item\em ADC any Chan Select Register 1, offset\+: 0x60 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a67f5e96847b3c138fc037d1380119f16}{ANYCFG}}
\begin{DoxyCompactList}\small\item\em ADC any Chan config Register, offset\+: 0x64 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_ae10d2d488f8d446a7d11219546ea3cd6}{ANYCR}}
\begin{DoxyCompactList}\small\item\em ADC any Chan control Register, offset\+: 0x68 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a40d3eba31bdf10b9576543d6fb422886}{RESERVED0}}
\begin{DoxyCompactList}\small\item\em offset 0x6C \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_ab8fa05cb4d0f5477e085be377372a3c8}{SMPR1}}
\begin{DoxyCompactList}\small\item\em Sampling configuration register 1 offset 0x70 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a0de7b3dbb75163a12f2d18afbdbebc6a}{SMPR2}}
\begin{DoxyCompactList}\small\item\em Sampling configuration register 2 offset 0x74 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_adc5fe1914618a9d7a9783d89ea0be412}{RESERVED1}}
\begin{DoxyCompactList}\small\item\em offset 0x78 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a31ff91abce69fae493b9bf0eb1a3e11d}{JOFR0}}
\begin{DoxyCompactList}\small\item\em Injection channel data compensation register 0 offset 0x7C \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_ae529ab0718888dc876548d0b8def5686}{JOFR1}}
\begin{DoxyCompactList}\small\item\em Injection channel data compensation register 1 offset 0x80 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a734cbd5198f75b5152f6b903dcbc7aa8}{JOFR2}}
\begin{DoxyCompactList}\small\item\em Injection channel data compensation register 2 offset 0x84 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a030b1a036cc2f259e7eff356f5627028}{JOFR3}}
\begin{DoxyCompactList}\small\item\em Injection channel data compensation register 3 offset 0x88 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a93005eb3212d37b40466f4ebd50e800f}{JSQR}}
\begin{DoxyCompactList}\small\item\em Injection sequence register offset 0x8C \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_ac49f894f4632ce7b3d698fbe243ae432}{JDATA}}
\begin{DoxyCompactList}\small\item\em Inject data register offset 0x90 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a511a84aaa9af36fdb3946b2c7be0c905}{RESERVED2}}
\begin{DoxyCompactList}\small\item\em offset 0x94 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a9c9ef6f17142c281770406da3192739c}{RESERVED3}}
\begin{DoxyCompactList}\small\item\em offset 0x98 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a8dabcc832a6a51efeef65a6339598637}{RESERVED4}}
\begin{DoxyCompactList}\small\item\em offset 0x9C \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a55acd228e99ce64f9c58520423966204}{RESERVED5}}
\begin{DoxyCompactList}\small\item\em offset 0x\+A0 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a767f6b8027e4735914f558c9b9b4eb20}{RESERVED6}}
\begin{DoxyCompactList}\small\item\em offset 0x\+A4 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a0f9ee97250192d9fd3aed23bc9bbfd3b}{RESERVED7}}
\begin{DoxyCompactList}\small\item\em offset 0x\+A8 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a106c032eab364ae62c459e9904ae4343}{RESERVED8}}
\begin{DoxyCompactList}\small\item\em offset 0x\+AC \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a86a7c39554060649bb28616574fda533}{JDR0}}
\begin{DoxyCompactList}\small\item\em Injection channel data register 0 offset 0x\+B0 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a9b73efec3e030bceab021c49238a0dd5}{JDR1}}
\begin{DoxyCompactList}\small\item\em Injection channel data register 1 offset 0x\+B4 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_a128ae186f55e425632ac5f0ba0d2272c}{JDR2}}
\begin{DoxyCompactList}\small\item\em Injection channel data register 2 offset 0x\+B8 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_a_d_c___type_def_abe04f954358ce86c349991199193403f}{JDR3}}
\begin{DoxyCompactList}\small\item\em Injection channel data register 3 offset 0x\+BC \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}


在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00059}{59}} 行定义.



\doxysubsection{类成员变量说明}
\mbox{\Hypertarget{struct_a_d_c___type_def_ad5f1998dbc6af7dc17d1eb8b61d1f94a}\label{struct_a_d_c___type_def_ad5f1998dbc6af7dc17d1eb8b61d1f94a}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@101}

\mbox{\Hypertarget{struct_a_d_c___type_def_a5b2d68d6de805a658b009bf6a4830c63}\label{struct_a_d_c___type_def_a5b2d68d6de805a658b009bf6a4830c63}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@103}

\mbox{\Hypertarget{struct_a_d_c___type_def_a795a6621b874dcc7e47ec7aadaba821f}\label{struct_a_d_c___type_def_a795a6621b874dcc7e47ec7aadaba821f}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@105}

\mbox{\Hypertarget{struct_a_d_c___type_def_abeecbc83f8c0d4b73539328ed8ca79d8}\label{struct_a_d_c___type_def_abeecbc83f8c0d4b73539328ed8ca79d8}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@107}

\mbox{\Hypertarget{struct_a_d_c___type_def_a692b2451aa67ee28197b5f2469e25a40}\label{struct_a_d_c___type_def_a692b2451aa67ee28197b5f2469e25a40}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@109}

\mbox{\Hypertarget{struct_a_d_c___type_def_a01453b683a5b9e63cf2eed988cabd699}\label{struct_a_d_c___type_def_a01453b683a5b9e63cf2eed988cabd699}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@111}

\mbox{\Hypertarget{struct_a_d_c___type_def_a1c87ac4e24480575940c28594a6a43a1}\label{struct_a_d_c___type_def_a1c87ac4e24480575940c28594a6a43a1}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@113}

\mbox{\Hypertarget{struct_a_d_c___type_def_afa46f642f17a97d1af9bfff3a888b33d}\label{struct_a_d_c___type_def_afa46f642f17a97d1af9bfff3a888b33d}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@115}

\mbox{\Hypertarget{struct_a_d_c___type_def_a46f5db1c3515c07aa9a360b534bf8db1}\label{struct_a_d_c___type_def_a46f5db1c3515c07aa9a360b534bf8db1}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@117}

\mbox{\Hypertarget{struct_a_d_c___type_def_a2c25d3dc2079fe56dcffb0b1f844fa4d}\label{struct_a_d_c___type_def_a2c25d3dc2079fe56dcffb0b1f844fa4d}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@119}

\mbox{\Hypertarget{struct_a_d_c___type_def_a68ab2d8a2f42b9a5b56ac5b57ce02644}\label{struct_a_d_c___type_def_a68ab2d8a2f42b9a5b56ac5b57ce02644}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@85}

\mbox{\Hypertarget{struct_a_d_c___type_def_a08e16b8841d1401e09916dc6b0916c2d}\label{struct_a_d_c___type_def_a08e16b8841d1401e09916dc6b0916c2d}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@87}

\mbox{\Hypertarget{struct_a_d_c___type_def_ac2fb601b839e83caa9fade4d3f97e941}\label{struct_a_d_c___type_def_ac2fb601b839e83caa9fade4d3f97e941}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@89}

\mbox{\Hypertarget{struct_a_d_c___type_def_a4218655d9af1d02967fcd44de5fac6e1}\label{struct_a_d_c___type_def_a4218655d9af1d02967fcd44de5fac6e1}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@91}

\mbox{\Hypertarget{struct_a_d_c___type_def_a48a60261175cecab5e56fb13b38c9859}\label{struct_a_d_c___type_def_a48a60261175cecab5e56fb13b38c9859}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@93}

\mbox{\Hypertarget{struct_a_d_c___type_def_a6139dd68f0ffd727f9b286b66441a35f}\label{struct_a_d_c___type_def_a6139dd68f0ffd727f9b286b66441a35f}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@95}

\mbox{\Hypertarget{struct_a_d_c___type_def_a5c0419e3216023b53449136e679c238d}\label{struct_a_d_c___type_def_a5c0419e3216023b53449136e679c238d}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@97}

\mbox{\Hypertarget{struct_a_d_c___type_def_a1329c18f6e8c41b489558154a7d5e89d}\label{struct_a_d_c___type_def_a1329c18f6e8c41b489558154a7d5e89d}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  ADC\+\_\+\+Type\+Def\+::@99}

\mbox{\Hypertarget{struct_a_d_c___type_def_ae3d783774e9e9455d06bcde5a77c2682}\label{struct_a_d_c___type_def_ae3d783774e9e9455d06bcde5a77c2682}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADCFG@{ADCFG}}
\index{ADCFG@{ADCFG}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADCFG}{ADCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADCFG}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00066}{66}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a4361a4d4686218f9f848be14ede2af51}\label{struct_a_d_c___type_def_a4361a4d4686218f9f848be14ede2af51}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADCHS@{ADCHS}}
\index{ADCHS@{ADCHS}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADCHS}{ADCHS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADCHS}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00074}{74}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a1feac4f32ce3a05c067d0d6e065bd30b}\label{struct_a_d_c___type_def_a1feac4f32ce3a05c067d0d6e065bd30b}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADCMPR@{ADCMPR}}
\index{ADCMPR@{ADCMPR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADCMPR}{ADCMPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADCMPR}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00078}{78}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a03ecc8512d44bd842325144915dd927d}\label{struct_a_d_c___type_def_a03ecc8512d44bd842325144915dd927d}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADCR@{ADCR}}
\index{ADCR@{ADCR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADCR}{ADCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADCR}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00070}{70}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a0b2ad0e3344abb197556eca9cfbde85b}\label{struct_a_d_c___type_def_a0b2ad0e3344abb197556eca9cfbde85b}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDATA@{ADDATA}}
\index{ADDATA@{ADDATA}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDATA}{ADDATA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDATA}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00062}{62}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a289575c8cf8171d0b62dd88600bd1be1}\label{struct_a_d_c___type_def_a289575c8cf8171d0b62dd88600bd1be1}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR0@{ADDR0}}
\index{ADDR0@{ADDR0}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR0}{ADDR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR0}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00086}{86}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a4e7ee770e614d2a4721ff70d47096941}\label{struct_a_d_c___type_def_a4e7ee770e614d2a4721ff70d47096941}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR1@{ADDR1}}
\index{ADDR1@{ADDR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR1}{ADDR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR1}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00090}{90}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_affb19754cf8aaf5fb95c103bf906e6dc}\label{struct_a_d_c___type_def_affb19754cf8aaf5fb95c103bf906e6dc}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR10@{ADDR10}}
\index{ADDR10@{ADDR10}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR10}{ADDR10}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR10}



offset\+: 0x40 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00124}{124}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a9cb1caa7179e5953c58bf3e06c1722f1}\label{struct_a_d_c___type_def_a9cb1caa7179e5953c58bf3e06c1722f1}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR11@{ADDR11}}
\index{ADDR11@{ADDR11}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR11}{ADDR11}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR11}



offset\+: 0x44 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00125}{125}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_ac1645bb3b3147f8053f88f2f79101bf2}\label{struct_a_d_c___type_def_ac1645bb3b3147f8053f88f2f79101bf2}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR12@{ADDR12}}
\index{ADDR12@{ADDR12}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR12}{ADDR12}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR12}



offset\+: 0x48 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00126}{126}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a3c2b602cda6f2793a4ccfe7d31e93499}\label{struct_a_d_c___type_def_a3c2b602cda6f2793a4ccfe7d31e93499}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR13@{ADDR13}}
\index{ADDR13@{ADDR13}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR13}{ADDR13}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR13}



offset\+: 0x4C 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00127}{127}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_ad8f91d3a9996266b07779aecab1e0888}\label{struct_a_d_c___type_def_ad8f91d3a9996266b07779aecab1e0888}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR14@{ADDR14}}
\index{ADDR14@{ADDR14}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR14}{ADDR14}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR14}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00130}{130}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a002a6822ba7eebee82d22c84fd70b859}\label{struct_a_d_c___type_def_a002a6822ba7eebee82d22c84fd70b859}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR15@{ADDR15}}
\index{ADDR15@{ADDR15}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR15}{ADDR15}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR15}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00134}{134}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a59fe5569dc7405227a875c16202b2ff7}\label{struct_a_d_c___type_def_a59fe5569dc7405227a875c16202b2ff7}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR2@{ADDR2}}
\index{ADDR2@{ADDR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR2}{ADDR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR2}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00094}{94}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_ae47f1aebba2f9f9b41eafecb90888f44}\label{struct_a_d_c___type_def_ae47f1aebba2f9f9b41eafecb90888f44}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR3@{ADDR3}}
\index{ADDR3@{ADDR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR3}{ADDR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR3}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00098}{98}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_ad5ae26329e39024200623940c5db182d}\label{struct_a_d_c___type_def_ad5ae26329e39024200623940c5db182d}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR4@{ADDR4}}
\index{ADDR4@{ADDR4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR4}{ADDR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR4}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00102}{102}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a9077446b8a8403cb49cd48a1717d506d}\label{struct_a_d_c___type_def_a9077446b8a8403cb49cd48a1717d506d}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR5@{ADDR5}}
\index{ADDR5@{ADDR5}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR5}{ADDR5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR5}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00106}{106}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a46857e82c31d84bc8480839a15990e12}\label{struct_a_d_c___type_def_a46857e82c31d84bc8480839a15990e12}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR6@{ADDR6}}
\index{ADDR6@{ADDR6}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR6}{ADDR6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR6}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00110}{110}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_aa74e02d4be43fdc655ad62f02608c5d7}\label{struct_a_d_c___type_def_aa74e02d4be43fdc655ad62f02608c5d7}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR7@{ADDR7}}
\index{ADDR7@{ADDR7}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR7}{ADDR7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR7}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00114}{114}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a910897249aca3d37203c57cac8f3b366}\label{struct_a_d_c___type_def_a910897249aca3d37203c57cac8f3b366}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR8@{ADDR8}}
\index{ADDR8@{ADDR8}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR8}{ADDR8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR8}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00118}{118}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_acaf8ca6fec096487de9556ba784125b6}\label{struct_a_d_c___type_def_acaf8ca6fec096487de9556ba784125b6}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADDR9@{ADDR9}}
\index{ADDR9@{ADDR9}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADDR9}{ADDR9}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADDR9}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00122}{122}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a92ee355e92cde1d617e54e2257e4a013}\label{struct_a_d_c___type_def_a92ee355e92cde1d617e54e2257e4a013}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ADSTA@{ADSTA}}
\index{ADSTA@{ADSTA}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADSTA}{ADSTA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ADSTA}



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00082}{82}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a67f5e96847b3c138fc037d1380119f16}\label{struct_a_d_c___type_def_a67f5e96847b3c138fc037d1380119f16}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ANYCFG@{ANYCFG}}
\index{ANYCFG@{ANYCFG}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ANYCFG}{ANYCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ANYCFG}



ADC any Chan config Register, offset\+: 0x64 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00139}{139}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_ae10d2d488f8d446a7d11219546ea3cd6}\label{struct_a_d_c___type_def_ae10d2d488f8d446a7d11219546ea3cd6}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ANYCR@{ANYCR}}
\index{ANYCR@{ANYCR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ANYCR}{ANYCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+ANYCR}



ADC any Chan control Register, offset\+: 0x68 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00140}{140}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_aca8de4a65cd76694e8a5016b22914ec8}\label{struct_a_d_c___type_def_aca8de4a65cd76694e8a5016b22914ec8}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CFGR}



ADC configuration register, offset\+: 0x04 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00065}{65}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_aaa0681b5913b962437860740c5f0014d}\label{struct_a_d_c___type_def_aaa0681b5913b962437860740c5f0014d}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CH0DR@{CH0DR}}
\index{CH0DR@{CH0DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH0DR}{CH0DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CH0\+DR}



ADC channel0 data register, offset\+: 0x18 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00085}{85}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a970cbe0c173a47cd7685bd43246906cb}\label{struct_a_d_c___type_def_a970cbe0c173a47cd7685bd43246906cb}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CH14DR@{CH14DR}}
\index{CH14DR@{CH14DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH14DR}{CH14DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CH14\+DR}



ADC channel14 data register, offset\+: 0x50 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00129}{129}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a20084936278693245e206ebc49e4a52b}\label{struct_a_d_c___type_def_a20084936278693245e206ebc49e4a52b}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CH15DR@{CH15DR}}
\index{CH15DR@{CH15DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH15DR}{CH15DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CH15\+DR}



ADC channel15 data register, offset\+: 0x54 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00133}{133}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a69437b1da64d171d3df8be5e3697952c}\label{struct_a_d_c___type_def_a69437b1da64d171d3df8be5e3697952c}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CH1DR@{CH1DR}}
\index{CH1DR@{CH1DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH1DR}{CH1DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CH1\+DR}



ADC channel1 data register, offset\+: 0x1C 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00089}{89}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a31642d98ead9fcb84d3ebda1e847c121}\label{struct_a_d_c___type_def_a31642d98ead9fcb84d3ebda1e847c121}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CH2DR@{CH2DR}}
\index{CH2DR@{CH2DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH2DR}{CH2DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CH2\+DR}



ADC channel2 data register, offset\+: 0x20 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00093}{93}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a2c4599d8ea05008d7aee25a3164dd342}\label{struct_a_d_c___type_def_a2c4599d8ea05008d7aee25a3164dd342}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CH3DR@{CH3DR}}
\index{CH3DR@{CH3DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH3DR}{CH3DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CH3\+DR}



ADC channel3 data register, offset\+: 0x24 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00097}{97}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a04e3c08916ef86d7768969f369bd6e1a}\label{struct_a_d_c___type_def_a04e3c08916ef86d7768969f369bd6e1a}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CH4DR@{CH4DR}}
\index{CH4DR@{CH4DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH4DR}{CH4DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CH4\+DR}



ADC channel4 data register, offset\+: 0x28 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00101}{101}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_afc0b5d72384bf2e28c42193e9311c0e4}\label{struct_a_d_c___type_def_afc0b5d72384bf2e28c42193e9311c0e4}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CH5DR@{CH5DR}}
\index{CH5DR@{CH5DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH5DR}{CH5DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CH5\+DR}



ADC channel5 data register, offset\+: 0x2C 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00105}{105}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a1b7a5a6568fd1b76b004f74de9dd71ab}\label{struct_a_d_c___type_def_a1b7a5a6568fd1b76b004f74de9dd71ab}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CH6DR@{CH6DR}}
\index{CH6DR@{CH6DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH6DR}{CH6DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CH6\+DR}



ADC channel6 data register, offset\+: 0x30 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00109}{109}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_abb1115a2ae43b3f03b3ecf6361ee2d07}\label{struct_a_d_c___type_def_abb1115a2ae43b3f03b3ecf6361ee2d07}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CH7DR@{CH7DR}}
\index{CH7DR@{CH7DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH7DR}{CH7DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CH7\+DR}



ADC channel7 data register, offset\+: 0x34 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00113}{113}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_ab22314f56d15e2c4b12b4d34930853ed}\label{struct_a_d_c___type_def_ab22314f56d15e2c4b12b4d34930853ed}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CH8DR@{CH8DR}}
\index{CH8DR@{CH8DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH8DR}{CH8DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CH8\+DR}



ADC channel8 data register, offset\+: 0x38 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00117}{117}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a28baf5d9efb3defc13656af8e30e8fdd}\label{struct_a_d_c___type_def_a28baf5d9efb3defc13656af8e30e8fdd}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CH9DR@{CH9DR}}
\index{CH9DR@{CH9DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH9DR}{CH9DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CH9\+DR}



ADC channel9 data register, offset\+: 0x3C 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00121}{121}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a023c1211c1f100e1f7bcb1b6e1f7bf8b}\label{struct_a_d_c___type_def_a023c1211c1f100e1f7bcb1b6e1f7bf8b}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CHANY0@{CHANY0}}
\index{CHANY0@{CHANY0}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHANY0}{CHANY0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CHANY0}



ADC any Chan Select Register 0, offset\+: 0x5C 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00137}{137}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_aee735cbfe178483cda3127654fdb8d33}\label{struct_a_d_c___type_def_aee735cbfe178483cda3127654fdb8d33}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CHANY1@{CHANY1}}
\index{CHANY1@{CHANY1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHANY1}{CHANY1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CHANY1}



ADC any Chan Select Register 1, offset\+: 0x60 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00138}{138}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a682b4daf38a353125d8f250d1b0cad99}\label{struct_a_d_c___type_def_a682b4daf38a353125d8f250d1b0cad99}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CHSR@{CHSR}}
\index{CHSR@{CHSR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHSR}{CHSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CHSR}



ADC channel selection register, offset\+: 0x0C 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00073}{73}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a2d3266b3e4a0265483d73b7227c911ca}\label{struct_a_d_c___type_def_a2d3266b3e4a0265483d73b7227c911ca}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CMPR@{CMPR}}
\index{CMPR@{CMPR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMPR}{CMPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CMPR}



ADC window compare register, offset\+: 0x10 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00077}{77}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_aa6c26df9e66b7ce086a6efe68f2e8838}\label{struct_a_d_c___type_def_aa6c26df9e66b7ce086a6efe68f2e8838}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+CR}



ADC control register, offset\+: 0x08 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00069}{69}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a410ac37380f287c3e6b6efbaae4fb9b9}\label{struct_a_d_c___type_def_a410ac37380f287c3e6b6efbaae4fb9b9}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+DR}



ADC data register, offset\+: 0x00 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00061}{61}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_ac49f894f4632ce7b3d698fbe243ae432}\label{struct_a_d_c___type_def_ac49f894f4632ce7b3d698fbe243ae432}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDATA@{JDATA}}
\index{JDATA@{JDATA}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDATA}{JDATA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+JDATA}



Inject data register offset 0x90 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00150}{150}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a86a7c39554060649bb28616574fda533}\label{struct_a_d_c___type_def_a86a7c39554060649bb28616574fda533}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR0@{JDR0}}
\index{JDR0@{JDR0}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR0}{JDR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+JDR0}



Injection channel data register 0 offset 0x\+B0 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00158}{158}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a9b73efec3e030bceab021c49238a0dd5}\label{struct_a_d_c___type_def_a9b73efec3e030bceab021c49238a0dd5}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR1@{JDR1}}
\index{JDR1@{JDR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR1}{JDR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+JDR1}



Injection channel data register 1 offset 0x\+B4 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00159}{159}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a128ae186f55e425632ac5f0ba0d2272c}\label{struct_a_d_c___type_def_a128ae186f55e425632ac5f0ba0d2272c}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR2@{JDR2}}
\index{JDR2@{JDR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR2}{JDR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+JDR2}



Injection channel data register 2 offset 0x\+B8 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00160}{160}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_abe04f954358ce86c349991199193403f}\label{struct_a_d_c___type_def_abe04f954358ce86c349991199193403f}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR3@{JDR3}}
\index{JDR3@{JDR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR3}{JDR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+JDR3}



Injection channel data register 3 offset 0x\+BC 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00161}{161}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a31ff91abce69fae493b9bf0eb1a3e11d}\label{struct_a_d_c___type_def_a31ff91abce69fae493b9bf0eb1a3e11d}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JOFR0@{JOFR0}}
\index{JOFR0@{JOFR0}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JOFR0}{JOFR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+JOFR0}



Injection channel data compensation register 0 offset 0x7C 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00145}{145}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_ae529ab0718888dc876548d0b8def5686}\label{struct_a_d_c___type_def_ae529ab0718888dc876548d0b8def5686}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JOFR1@{JOFR1}}
\index{JOFR1@{JOFR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JOFR1}{JOFR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+JOFR1}



Injection channel data compensation register 1 offset 0x80 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00146}{146}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a734cbd5198f75b5152f6b903dcbc7aa8}\label{struct_a_d_c___type_def_a734cbd5198f75b5152f6b903dcbc7aa8}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JOFR2@{JOFR2}}
\index{JOFR2@{JOFR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JOFR2}{JOFR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+JOFR2}



Injection channel data compensation register 2 offset 0x84 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00147}{147}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a030b1a036cc2f259e7eff356f5627028}\label{struct_a_d_c___type_def_a030b1a036cc2f259e7eff356f5627028}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JOFR3@{JOFR3}}
\index{JOFR3@{JOFR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JOFR3}{JOFR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+JOFR3}



Injection channel data compensation register 3 offset 0x88 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00148}{148}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a93005eb3212d37b40466f4ebd50e800f}\label{struct_a_d_c___type_def_a93005eb3212d37b40466f4ebd50e800f}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JSQR@{JSQR}}
\index{JSQR@{JSQR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JSQR}{JSQR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+JSQR}



Injection sequence register offset 0x8C 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00149}{149}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a40d3eba31bdf10b9576543d6fb422886}\label{struct_a_d_c___type_def_a40d3eba31bdf10b9576543d6fb422886}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+RESERVED0}



offset 0x6C 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00141}{141}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_adc5fe1914618a9d7a9783d89ea0be412}\label{struct_a_d_c___type_def_adc5fe1914618a9d7a9783d89ea0be412}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+RESERVED1}



offset 0x78 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00144}{144}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a511a84aaa9af36fdb3946b2c7be0c905}\label{struct_a_d_c___type_def_a511a84aaa9af36fdb3946b2c7be0c905}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+RESERVED2}



offset 0x94 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00151}{151}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a9c9ef6f17142c281770406da3192739c}\label{struct_a_d_c___type_def_a9c9ef6f17142c281770406da3192739c}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+RESERVED3}



offset 0x98 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00152}{152}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a8dabcc832a6a51efeef65a6339598637}\label{struct_a_d_c___type_def_a8dabcc832a6a51efeef65a6339598637}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+RESERVED4}



offset 0x9C 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00153}{153}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a55acd228e99ce64f9c58520423966204}\label{struct_a_d_c___type_def_a55acd228e99ce64f9c58520423966204}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+RESERVED5}



offset 0x\+A0 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00154}{154}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a767f6b8027e4735914f558c9b9b4eb20}\label{struct_a_d_c___type_def_a767f6b8027e4735914f558c9b9b4eb20}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+RESERVED6}



offset 0x\+A4 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00155}{155}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a0f9ee97250192d9fd3aed23bc9bbfd3b}\label{struct_a_d_c___type_def_a0f9ee97250192d9fd3aed23bc9bbfd3b}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+RESERVED7}



offset 0x\+A8 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00156}{156}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a106c032eab364ae62c459e9904ae4343}\label{struct_a_d_c___type_def_a106c032eab364ae62c459e9904ae4343}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+RESERVED8}



offset 0x\+AC 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00157}{157}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_ab8fa05cb4d0f5477e085be377372a3c8}\label{struct_a_d_c___type_def_ab8fa05cb4d0f5477e085be377372a3c8}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SMPR1@{SMPR1}}
\index{SMPR1@{SMPR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SMPR1}{SMPR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+SMPR1}



Sampling configuration register 1 offset 0x70 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00142}{142}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a0de7b3dbb75163a12f2d18afbdbebc6a}\label{struct_a_d_c___type_def_a0de7b3dbb75163a12f2d18afbdbebc6a}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SMPR2@{SMPR2}}
\index{SMPR2@{SMPR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SMPR2}{SMPR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+SMPR2}



Sampling configuration register 2 offset 0x74 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00143}{143}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_aca74e7546d29de0a109abfac156f13b3}\label{struct_a_d_c___type_def_aca74e7546d29de0a109abfac156f13b3}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SR@{SR}}
\index{SR@{SR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+SR}



ADC status register, offset\+: 0x14 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00081}{81}} 行定义.

\mbox{\Hypertarget{struct_a_d_c___type_def_a8b96e4fed1288a314543022b90d5f26a}\label{struct_a_d_c___type_def_a8b96e4fed1288a314543022b90d5f26a}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SREXT@{SREXT}}
\index{SREXT@{SREXT}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SREXT}{SREXT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} ADC\+\_\+\+Type\+Def\+::\+SREXT}



ADC Extended Status Register, offset\+: 0x58 



在文件 \mbox{\hyperlink{reg__adc_8h_source}{reg\+\_\+adc.\+h}} 第 \mbox{\hyperlink{reg__adc_8h_source_l00136}{136}} 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+Include/\mbox{\hyperlink{reg__adc_8h}{reg\+\_\+adc.\+h}}\end{DoxyCompactItemize}
