Analysis & Synthesis report for processor
Sun Apr 10 23:39:42 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "mux4x1:execution_direct_mux"
 10. Port Connectivity Checks: "alu:alu_unit"
 11. Port Connectivity Checks: "mux4x1:execute_mux"
 12. Port Connectivity Checks: "mux4x1:immediate_data_mux"
 13. Port Connectivity Checks: "control:control_unit"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 10 23:39:42 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; processor                                   ;
; Top-level Entity Name              ; processor                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; processor          ; processor          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                               ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; control.v                        ; yes             ; User Verilog HDL File  ; C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v       ;         ;
; alu.v                            ; yes             ; User Verilog HDL File  ; C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/alu.v           ;         ;
; data_memory.v                    ; yes             ; User Verilog HDL File  ; C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/data_memory.v   ;         ;
; register_file.v                  ; yes             ; User Verilog HDL File  ; C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/register_file.v ;         ;
; instr_mem.v                      ; yes             ; User Verilog HDL File  ; C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/instr_mem.v     ;         ;
; processor.v                      ; yes             ; User Verilog HDL File  ; C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v     ;         ;
; mux2x1.v                         ; yes             ; User Verilog HDL File  ; C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/mux2x1.v        ;         ;
; mux4x1.v                         ; yes             ; User Verilog HDL File  ; C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/mux4x1.v        ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 34    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 34    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |processor                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 34   ; 0            ; |processor          ; processor   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Port Connectivity Checks: "mux4x1:execution_direct_mux" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; in3  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_unit"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux4x1:execute_mux" ;
+--------+-------+----------+--------------------+
; Port   ; Type  ; Severity ; Details            ;
+--------+-------+----------+--------------------+
; in0[0] ; Input ; Info     ; Stuck at GND       ;
; in3    ; Input ; Info     ; Stuck at GND       ;
+--------+-------+----------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "mux4x1:immediate_data_mux" ;
+-----------+-------+----------+------------------------+
; Port      ; Type  ; Severity ; Details                ;
+-----------+-------+----------+------------------------+
; in1[6..0] ; Input ; Info     ; Stuck at GND           ;
; in2[15]   ; Input ; Info     ; Stuck at GND           ;
; in3       ; Input ; Info     ; Stuck at GND           ;
+-----------+-------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:control_unit"                                                                                     ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; start ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Apr 10 23:39:31 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/data_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instr_mem.v
    Info (12023): Found entity 1: instr_mem File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/instr_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/testbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1.v
    Info (12023): Found entity 1: mux2x1 File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/mux2x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4x1.v
    Info (12023): Found entity 1: mux4x1 File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/mux4x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: fsm File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/fsm.v Line: 1
Info (12127): Elaborating entity "processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at processor.v(26): object "ex_ma_imm" assigned a value but never read File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 26
Warning (10034): Output port "pc_out" at processor.v(4) has no driver File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
Warning (10034): Output port "alu_result" at processor.v(4) has no driver File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
Info (12128): Elaborating entity "instr_mem" for hierarchy "instr_mem:instruction_mem" File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 54
Warning (10030): Net "rom.data_a" at instr_mem.v(6) has no driver or initial value, using a default initial value '0' File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/instr_mem.v Line: 6
Warning (10030): Net "rom.waddr_a" at instr_mem.v(6) has no driver or initial value, using a default initial value '0' File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/instr_mem.v Line: 6
Warning (10030): Net "rom.we_a" at instr_mem.v(6) has no driver or initial value, using a default initial value '0' File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/instr_mem.v Line: 6
Info (12128): Elaborating entity "control" for hierarchy "control:control_unit" File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 58
Warning (10235): Verilog HDL Always Construct warning at control.v(43): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at control.v(44): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 44
Warning (10235): Verilog HDL Always Construct warning at control.v(45): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 45
Warning (10235): Verilog HDL Always Construct warning at control.v(59): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 59
Warning (10235): Verilog HDL Always Construct warning at control.v(60): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 60
Warning (10235): Verilog HDL Always Construct warning at control.v(61): variable "rc" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 61
Warning (10235): Verilog HDL Always Construct warning at control.v(75): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 75
Warning (10235): Verilog HDL Always Construct warning at control.v(76): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 76
Warning (10235): Verilog HDL Always Construct warning at control.v(77): variable "rc" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 77
Warning (10235): Verilog HDL Always Construct warning at control.v(91): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at control.v(92): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at control.v(93): variable "rc" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 93
Warning (10235): Verilog HDL Always Construct warning at control.v(107): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 107
Warning (10235): Verilog HDL Always Construct warning at control.v(108): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 108
Warning (10235): Verilog HDL Always Construct warning at control.v(109): variable "rc" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 109
Warning (10235): Verilog HDL Always Construct warning at control.v(123): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 123
Warning (10235): Verilog HDL Always Construct warning at control.v(124): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 124
Warning (10235): Verilog HDL Always Construct warning at control.v(125): variable "rc" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 125
Warning (10235): Verilog HDL Always Construct warning at control.v(139): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 139
Warning (10235): Verilog HDL Always Construct warning at control.v(140): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 140
Warning (10235): Verilog HDL Always Construct warning at control.v(141): variable "rc" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 141
Warning (10235): Verilog HDL Always Construct warning at control.v(155): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 155
Warning (10235): Verilog HDL Always Construct warning at control.v(156): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at control.v(157): variable "rc" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 157
Warning (10235): Verilog HDL Always Construct warning at control.v(171): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 171
Warning (10235): Verilog HDL Always Construct warning at control.v(172): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 172
Warning (10235): Verilog HDL Always Construct warning at control.v(173): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 173
Warning (10235): Verilog HDL Always Construct warning at control.v(187): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 187
Warning (10235): Verilog HDL Always Construct warning at control.v(188): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 188
Warning (10235): Verilog HDL Always Construct warning at control.v(189): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 189
Warning (10235): Verilog HDL Always Construct warning at control.v(203): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 203
Warning (10235): Verilog HDL Always Construct warning at control.v(204): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 204
Warning (10235): Verilog HDL Always Construct warning at control.v(205): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 205
Warning (10235): Verilog HDL Always Construct warning at control.v(235): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 235
Warning (10235): Verilog HDL Always Construct warning at control.v(236): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 236
Warning (10235): Verilog HDL Always Construct warning at control.v(237): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 237
Warning (10235): Verilog HDL Always Construct warning at control.v(250): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 250
Warning (10235): Verilog HDL Always Construct warning at control.v(251): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 251
Warning (10235): Verilog HDL Always Construct warning at control.v(252): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 252
Warning (10235): Verilog HDL Always Construct warning at control.v(265): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 265
Warning (10235): Verilog HDL Always Construct warning at control.v(266): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 266
Warning (10235): Verilog HDL Always Construct warning at control.v(267): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 267
Warning (10235): Verilog HDL Always Construct warning at control.v(280): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 280
Warning (10235): Verilog HDL Always Construct warning at control.v(281): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 281
Warning (10235): Verilog HDL Always Construct warning at control.v(282): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 282
Warning (10235): Verilog HDL Always Construct warning at control.v(303): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 303
Warning (10235): Verilog HDL Always Construct warning at control.v(304): variable "rb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 304
Warning (10235): Verilog HDL Always Construct warning at control.v(305): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 305
Warning (10235): Verilog HDL Always Construct warning at control.v(328): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 328
Warning (10235): Verilog HDL Always Construct warning at control.v(330): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 330
Warning (10235): Verilog HDL Always Construct warning at control.v(344): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 344
Warning (10235): Verilog HDL Always Construct warning at control.v(346): variable "ra" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 346
Warning (10240): Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable "ex_pass", which holds its previous value in one or more paths through the always construct File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable "sa", which holds its previous value in one or more paths through the always construct File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable "sb", which holds its previous value in one or more paths through the always construct File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable "dest", which holds its previous value in one or more paths through the always construct File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable "imm", which holds its previous value in one or more paths through the always construct File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable "jump", which holds its previous value in one or more paths through the always construct File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable "branch", which holds its previous value in one or more paths through the always construct File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable "start", which holds its previous value in one or more paths through the always construct File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "start" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "branch" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "jump[0]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "jump[1]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "imm[0]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "imm[1]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "dest[0]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "dest[1]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "dest[2]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "sb[0]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "sb[1]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "sb[2]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "sa[0]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "sa[1]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "sa[2]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "ex_pass[0]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (10041): Inferred latch for "ex_pass[1]" at control.v(33) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/control.v Line: 33
Info (12128): Elaborating entity "mux4x1" for hierarchy "mux4x1:immediate_data_mux" File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 60
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:register" File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 63
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_unit" File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at alu.v(13): inferring latch(es) for variable "zero", which holds its previous value in one or more paths through the always construct File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/alu.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at alu.v(13): inferring latch(es) for variable "carry", which holds its previous value in one or more paths through the always construct File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/alu.v Line: 13
Info (10041): Inferred latch for "carry" at alu.v(54) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/alu.v Line: 54
Info (10041): Inferred latch for "zero" at alu.v(50) File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/alu.v Line: 50
Info (12128): Elaborating entity "mux2x1" for hierarchy "mux2x1:branch_mux" File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 76
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:data_mem_unit" File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 83
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pc_out[0]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[1]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[2]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[3]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[4]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[5]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[6]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[7]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[8]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[9]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[10]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[11]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[12]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[13]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[14]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "pc_out[15]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[0]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[1]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[2]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[3]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[4]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[5]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[6]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[7]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[8]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[9]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[10]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[11]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[12]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[13]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[14]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
    Warning (13410): Pin "alu_result[15]" is stuck at GND File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 4
Info (144001): Generated suppressed messages file C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/output_files/processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 2
    Warning (15610): No output dependent on input pin "reset" File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/processor.v Line: 3
Info (21057): Implemented 34 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 4733 megabytes
    Info: Processing ended: Sun Apr 10 23:39:42 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor design code - verilog/output_files/processor.map.smsg.


