

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
d060c9b243ea8c3fe9ed27f5d4284c8c  /home/qiumin/gbench/benchmarks/ccl/ccl_le_gpu
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=ccl_le.cu
self exe links to: /home/qiumin/gbench/benchmarks/ccl/ccl_le_gpu
Running md5sum using "md5sum /home/qiumin/gbench/benchmarks/ccl/ccl_le_gpu "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/qiumin/gbench/benchmarks/ccl/ccl_le_gpu > _cuobjdump_complete_output_LURzGU"
Parsing file _cuobjdump_complete_output_LURzGU
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: ccl_le.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: ccl_le.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8labelingPiS_S_i : hostFun 0x0x401db0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z4diffii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z4diffii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z4diffii" from 0x8 to 0xc
GPGPU-Sim PTX: instruction assembly for function '_Z4diffii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4diffii'...
GPGPU-Sim PTX: Finding dominators for '_Z4diffii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4diffii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4diffii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4diffii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4diffii'...
GPGPU-Sim PTX: reconvergence points for _Z4diffii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4diffii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4diffii'.
GPGPU-Sim PTX: instruction assembly for function '_Z8init_CCLPiS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8init_CCLPiS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z8init_CCLPiS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8init_CCLPiS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z8init_CCLPiS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8init_CCLPiS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8init_CCLPiS_i'...
GPGPU-Sim PTX: reconvergence points for _Z8init_CCLPiS_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x120 (_1.ptx:107) @%p1 bra $Lt_1_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:121) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x128 (_1.ptx:108) bra.uni $LBB4__Z8init_CCLPiS_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:121) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8init_CCLPiS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8init_CCLPiS_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z8scanningPiS_S_Pbiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8scanningPiS_S_Pbiii'...
GPGPU-Sim PTX: Finding dominators for '_Z8scanningPiS_S_Pbiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8scanningPiS_S_Pbiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8scanningPiS_S_Pbiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8scanningPiS_S_Pbiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8scanningPiS_S_Pbiii'...
GPGPU-Sim PTX: reconvergence points for _Z8scanningPiS_S_Pbiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d8 (_1.ptx:151) @%p1 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:314) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e0 (_1.ptx:152) bra.uni $LBB20__Z8scanningPiS_S_Pbiii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:314) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x238 (_1.ptx:167) @%p2 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:202) add.s32 %r38, %r14, %r10;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x308 (_1.ptx:193) @%p3 bra $Lt_2_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:202) add.s32 %r38, %r14, %r10;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x328 (_1.ptx:197) bra.uni $Lt_2_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:202) add.s32 %r38, %r14, %r10;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x348 (_1.ptx:204) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (_1.ptx:236) rem.s32 %r60, %r10, %r14;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x410 (_1.ptx:229) @%p5 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (_1.ptx:236) rem.s32 %r60, %r10, %r14;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x448 (_1.ptx:239) @%p6 bra $Lt_2_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x528 (_1.ptx:270) add.s32 %r83, %r60, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x500 (_1.ptx:262) @%p7 bra $Lt_2_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x528 (_1.ptx:270) add.s32 %r83, %r60, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x518 (_1.ptx:265) bra.uni $Lt_2_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x528 (_1.ptx:270) add.s32 %r83, %r60, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x538 (_1.ptx:272) @%p8 bra $Lt_2_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x600 (_1.ptx:299) ld.global.s32 %r105, [%rd14+0];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e8 (_1.ptx:294) @%p9 bra $Lt_2_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x600 (_1.ptx:299) ld.global.s32 %r105, [%rd14+0];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x610 (_1.ptx:301) @%p10 bra $LBB20__Z8scanningPiS_S_Pbiii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:314) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8scanningPiS_S_Pbiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8scanningPiS_S_Pbiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9scanning8PiS_S_Pbiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9scanning8PiS_S_Pbiii'...
GPGPU-Sim PTX: Finding dominators for '_Z9scanning8PiS_S_Pbiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9scanning8PiS_S_Pbiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9scanning8PiS_S_Pbiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9scanning8PiS_S_Pbiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9scanning8PiS_S_Pbiii'...
GPGPU-Sim PTX: reconvergence points for _Z9scanning8PiS_S_Pbiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6c0 (_1.ptx:344) @%p1 bra $Lt_3_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_1.ptx:620) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6c8 (_1.ptx:345) bra.uni $LBB33__Z9scanning8PiS_S_Pbiii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_1.ptx:620) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x720 (_1.ptx:360) @%p2 bra $Lt_3_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:395) add.s32 %r38, %r14, %r10;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x7f0 (_1.ptx:386) @%p3 bra $Lt_3_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:395) add.s32 %r38, %r14, %r10;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x810 (_1.ptx:390) bra.uni $Lt_3_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:395) add.s32 %r38, %r14, %r10;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x830 (_1.ptx:397) @%p4 bra $Lt_3_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x918 (_1.ptx:428) rem.s32 %r60, %r10, %r14;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8f8 (_1.ptx:422) @%p5 bra $Lt_3_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x918 (_1.ptx:428) rem.s32 %r60, %r10, %r14;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x930 (_1.ptx:431) @%p6 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:518) add.s32 %r116, %r60, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x9e8 (_1.ptx:455) @%p7 bra $Lt_3_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (_1.ptx:460) sub.s32 %r83, %r15, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa18 (_1.ptx:463) @%p8 bra $Lt_3_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (_1.ptx:489) sub.s32 %r100, %r38, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xab0 (_1.ptx:482) @%p9 bra $Lt_3_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (_1.ptx:489) sub.s32 %r100, %r38, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xae0 (_1.ptx:491) @%p10 bra $Lt_3_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:518) add.s32 %r116, %r60, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xb78 (_1.ptx:510) @%p11 bra $Lt_3_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:518) add.s32 %r116, %r60, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xb98 (_1.ptx:514) bra.uni $Lt_3_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:518) add.s32 %r116, %r60, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xbb8 (_1.ptx:520) @%p12 bra $Lt_3_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe18 (_1.ptx:605) ld.global.s32 %r167, [%rd14+0];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xc68 (_1.ptx:543) @%p13 bra $Lt_3_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (_1.ptx:548) add.s32 %r134, %r15, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xc98 (_1.ptx:551) @%p14 bra $Lt_3_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (_1.ptx:577) add.s32 %r151, %r38, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xd30 (_1.ptx:570) @%p15 bra $Lt_3_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (_1.ptx:577) add.s32 %r151, %r38, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xd60 (_1.ptx:579) @%p16 bra $Lt_3_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe18 (_1.ptx:605) ld.global.s32 %r167, [%rd14+0];
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xdf8 (_1.ptx:598) @%p17 bra $Lt_3_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe18 (_1.ptx:605) ld.global.s32 %r167, [%rd14+0];
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xe28 (_1.ptx:607) @%p18 bra $LBB33__Z9scanning8PiS_S_Pbiii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_1.ptx:620) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9scanning8PiS_S_Pbiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9scanning8PiS_S_Pbiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z8analysisPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8analysisPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z8analysisPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8analysisPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z8analysisPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8analysisPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8analysisPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z8analysisPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xed8 (_1.ptx:647) @%p1 bra $Lt_4_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_1.ptx:673) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_1.ptx:648) bra.uni $LBB8__Z8analysisPiS_S_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_1.ptx:673) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf18 (_1.ptx:657) @%p2 bra $LBB8__Z8analysisPiS_S_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (_1.ptx:673) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xf58 (_1.ptx:667) @%p3 bra $Lt_4_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf60 (_1.ptx:669) add.u64 %rd9, %rd2, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8analysisPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8analysisPiS_S_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z8labelingPiS_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8labelingPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z8labelingPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8labelingPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z8labelingPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8labelingPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8labelingPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z8labelingPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xfd8 (_1.ptx:700) @%p1 bra $Lt_5_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_1.ptx:721) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xfe0 (_1.ptx:701) bra.uni $LBB4__Z8labelingPiS_S_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_1.ptx:721) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8labelingPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8labelingPiS_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_yYVWmg"
Running: cat _ptx_yYVWmg | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_F62k3B
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_F62k3B --output-file  /dev/null 2> _ptx_yYVWmginfo"
GPGPU-Sim PTX: Kernel '_Z8labelingPiS_S_i' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z8analysisPiS_S_i' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z9scanning8PiS_S_Pbiii' : regs=19, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z8scanningPiS_S_Pbiii' : regs=16, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z8init_CCLPiS_i' : regs=8, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_yYVWmg _ptx2_F62k3B _ptx_yYVWmginfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z8analysisPiS_S_i : hostFun 0x0x401e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9scanning8PiS_S_Pbiii : hostFun 0x0x401f50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8scanningPiS_S_Pbiii : hostFun 0x0x402050, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8init_CCLPiS_i : hostFun 0x0x402490, fat_cubin_handle = 1

GPGPU-Sim PTX: cudaLaunch for 0x0x402490 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z8init_CCLPiS_i' to stream 0, gridDim= (25,25,1) blockDim = (256,1,1) 
kernel '_Z8init_CCLPiS_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8init_CCLPiS_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8init_CCLPiS_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8init_CCLPiS_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8init_CCLPiS_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8init_CCLPiS_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8init_CCLPiS_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8init_CCLPiS_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8init_CCLPiS_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8init_CCLPiS_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8init_CCLPiS_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8init_CCLPiS_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8init_CCLPiS_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8init_CCLPiS_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8init_CCLPiS_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(18,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 103840 (ipc=207.7) sim_rate=103840 (inst/sec) elapsed = 0:0:00:01 / Sun Mar 23 01:56:27 2014
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(11,1,0) tid=(223,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(23,1,0) tid=(63,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(24,1,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 410112 (ipc=273.4) sim_rate=205056 (inst/sec) elapsed = 0:0:00:02 / Sun Mar 23 01:56:28 2014
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1702,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1703,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1844,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1845,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1891,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1892,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1977,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1978,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1983,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1984,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2031,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2032,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2077,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2078,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2089,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2090,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2099,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2100,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2148,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2149,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2158,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2159,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2191,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2192,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2195,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2196,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2201,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2202,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2230,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2231,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2234,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2235,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2239,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2240,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2242,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2243,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,4,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2344,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2345,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2369,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2370,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2378,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2379,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 546080 (ipc=218.4) sim_rate=182026 (inst/sec) elapsed = 0:0:00:03 / Sun Mar 23 01:56:29 2014
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2536,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2537,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2555,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2556,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2570,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2571,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2642,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2643,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2674,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2675,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2904,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2905,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,4,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2992,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2993,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2997,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2998,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3013,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3014,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3056,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3057,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3069,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3070,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3164,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3165,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3168,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3169,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3175,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3176,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3180,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3181,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3203,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3204,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3216,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3216,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3217,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3217,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3220,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3221,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3229,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3230,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3284,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3285,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3288,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(3289,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3313,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3314,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3337,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3338,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3348,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(3349,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3404,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3405,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3405,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3406,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3409,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(3410,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3411,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(3412,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(10,5,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3464,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3465,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3466,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3467,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3482,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3483,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3506,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3507,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3509,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3510,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3574,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(3575,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3576,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(3577,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3592,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(3593,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3641,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3642,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3650,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3651,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3657,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(3658,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3693,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(3694,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3706,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(3707,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3707,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(3708,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3742,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(3743,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3751,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(3752,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3829,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3830,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(21,5,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3865,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(3866,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3893,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(3894,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3939,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(3940,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3984,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3985,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3987,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(3988,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 839744 (ipc=209.9) sim_rate=209936 (inst/sec) elapsed = 0:0:00:04 / Sun Mar 23 01:56:30 2014
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4097,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4098,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4104,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4105,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4108,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4109,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4109,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4110,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4134,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4135,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4140,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4141,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4149,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4150,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4166,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4167,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4175,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4176,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4185,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4186,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4211,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4212,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4247,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4248,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4283,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4284,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4286,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4287,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4312,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4313,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4334,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4335,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4335,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4336,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(22,6,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4341,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4342,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4344,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4345,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4376,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4377,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4382,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4383,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4387,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4388,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4429,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4430,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4448,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4449,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4451,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4452,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4510,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4511,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4530,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4531,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4531,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4532,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4550,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4551,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4554,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4555,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4586,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4587,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4590,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4591,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4591,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4592,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(12,7,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4633,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4634,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4636,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4637,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4638,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4639,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4650,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4651,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4683,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4684,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4752,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4790,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4790,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4791,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4791,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4792,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4793,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4847,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4891,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4892,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4943,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4944,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4970,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4971,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4972,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4973,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4994,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4995,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1084928 (ipc=217.0) sim_rate=216985 (inst/sec) elapsed = 0:0:00:05 / Sun Mar 23 01:56:31 2014
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5010,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5011,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5019,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5020,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5053,0), 5 CTAs running
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(4,8,0) tid=(255,0,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5054,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5091,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5092,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5140,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5141,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5172,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5173,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5186,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5187,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5240,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5241,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5281,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5282,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5291,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5292,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5317,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5318,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5335,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5336,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5364,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5365,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5394,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5395,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5407,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5408,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5413,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(5414,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5420,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5421,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5451,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5452,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5507,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5508,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5549,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5550,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(23,8,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5578,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5579,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5585,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5586,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5642,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5643,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5658,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5659,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5710,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5711,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5737,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5738,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5746,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5747,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5796,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5797,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5821,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5822,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5832,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5833,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5837,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5838,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5852,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5853,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5888,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5890,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5891,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5904,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5905,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5955,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5956,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1285824 (ipc=214.3) sim_rate=214304 (inst/sec) elapsed = 0:0:00:06 / Sun Mar 23 01:56:32 2014
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6013,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6014,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(6,9,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6068,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6069,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6074,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(6075,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6134,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6135,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6188,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6189,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6192,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6193,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6194,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6195,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6268,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6269,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6300,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6301,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6311,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6312,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6347,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6381,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6382,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6444,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6445,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6450,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6451,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6461,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6462,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6490,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6491,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6542,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6543,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6550,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6551,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6556,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6557,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,10,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6588,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6589,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6616,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6617,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6642,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6643,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6662,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6663,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6693,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6694,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6697,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6698,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6704,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6705,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6772,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6773,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6795,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6796,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6830,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6831,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6843,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6844,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6847,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6848,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6863,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(6864,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6871,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(6872,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6927,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6928,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6930,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6931,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(20,10,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6970,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6971,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6986,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6987,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7002,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7003,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7018,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7019,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7055,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7056,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7062,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7063,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7064,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(7065,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7130,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7131,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7138,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7139,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7168,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7169,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7197,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7198,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7236,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7237,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7251,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7252,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (7268,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(7269,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7318,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7319,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7322,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(7323,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7346,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(7347,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7364,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(7365,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7381,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7382,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(11,11,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7468,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7469,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7498,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7499,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7499,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7500,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1613408 (ipc=215.1) sim_rate=230486 (inst/sec) elapsed = 0:0:00:07 / Sun Mar 23 01:56:33 2014
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7501,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7502,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7516,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(7517,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7600,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7601,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7646,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(7647,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7682,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7683,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7695,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7696,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7802,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(7803,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7820,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7821,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7833,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(7834,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7838,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(7839,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7839,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(7840,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7868,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(7869,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7939,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(7940,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,12,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7951,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(7952,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7955,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(7956,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7996,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(7997,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8002,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(8003,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8033,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8034,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8037,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(8038,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8052,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8053,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (8060,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(8061,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8066,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(8067,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8074,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(8075,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8097,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(8098,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8115,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8116,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8159,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(8160,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8174,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8175,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8272,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8273,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8273,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8274,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8284,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(8285,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (8373,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(8374,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8390,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8390,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8391,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8391,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8391,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(8392,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (8392,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(8393,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8395,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8396,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(9,13,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8445,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(8446,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8457,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(8458,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8468,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(8469,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1824640 (ipc=214.7) sim_rate=228080 (inst/sec) elapsed = 0:0:00:08 / Sun Mar 23 01:56:34 2014
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8513,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8514,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8537,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(8538,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8613,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(8614,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8636,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8637,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8655,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8656,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8729,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8729,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(8730,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8730,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8770,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(8771,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (8779,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(8780,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8781,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8782,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8786,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(8787,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (8800,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(8801,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8806,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8807,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(19,13,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8883,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8884,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (8893,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(8894,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8894,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8895,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8922,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8923,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8941,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8942,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8963,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(8964,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9071,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9072,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9084,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(9085,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9113,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9114,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9117,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9118,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9121,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9122,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9130,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9131,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9182,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9183,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9225,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9226,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9231,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9232,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9233,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9234,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9241,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9242,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9244,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9245,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(15,14,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9259,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(9260,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9313,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9314,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9359,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9360,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9375,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9376,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9414,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(9415,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9416,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9417,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9433,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9434,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9481,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9482,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9482,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(9483,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9483,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9484,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2052384 (ipc=216.0) sim_rate=228042 (inst/sec) elapsed = 0:0:00:09 / Sun Mar 23 01:56:35 2014
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9522,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9523,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9529,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(9530,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9568,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(9569,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9630,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9631,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9639,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9640,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(12,13,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9721,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9722,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9768,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9769,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9787,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9788,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9827,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(9828,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9833,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9834,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (9883,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(9884,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9890,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9891,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9941,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9942,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9945,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9946,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (9956,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(9957,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9972,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9973,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (10002,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(10003,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10011,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10012,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (10062,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(10063,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (10071,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(10072,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10089,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10090,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10099,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10100,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (10152,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(10153,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10167,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10168,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,16,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10202,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10203,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10219,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(10220,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10240,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(10241,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10272,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10273,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (10306,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(10307,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (10313,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(10314,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10409,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(10410,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10412,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(10413,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (10414,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(10415,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10418,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10419,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10435,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10436,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10436,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10437,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (10469,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(10470,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10478,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10479,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10480,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10481,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2279936 (ipc=217.1) sim_rate=227993 (inst/sec) elapsed = 0:0:00:10 / Sun Mar 23 01:56:36 2014
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10517,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10518,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10530,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10531,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10554,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10555,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(18,16,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10580,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(10581,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (10581,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(10582,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (10589,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(10590,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (10639,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(10640,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (10642,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(10643,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (10646,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(10647,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10696,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10697,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10756,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10757,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10757,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(10758,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (10804,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(10805,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10809,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(10810,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (10816,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(10817,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10874,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(10875,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (10879,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(10880,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (10925,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(10926,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10975,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10976,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(10,17,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10984,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10985,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (10996,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(10997,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11008,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11009,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11043,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11044,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11048,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11049,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11102,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11103,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11148,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11149,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (11202,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(11203,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11233,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(11234,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11245,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11246,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11252,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11253,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (11276,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(11277,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11285,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11286,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11312,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11313,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11318,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11319,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (11339,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(11340,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11349,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(11350,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (11359,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(11360,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(12,17,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11435,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11436,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11449,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11450,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11464,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11465,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11495,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11496,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2509024 (ipc=218.2) sim_rate=228093 (inst/sec) elapsed = 0:0:00:11 / Sun Mar 23 01:56:37 2014
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11513,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11514,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11547,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11548,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (11552,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(11553,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11574,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11575,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11592,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11593,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (11609,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(11610,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (11645,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(11646,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11650,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11651,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (11724,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(11725,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11747,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11748,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (11752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(11753,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (11773,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(11774,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11799,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(11800,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(11812,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11863,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11864,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11872,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(24,18,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (11934,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(11935,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (11940,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(11941,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (11944,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(11945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11989,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11990,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12005,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12006,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12006,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12007,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12069,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(12070,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12119,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12120,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12121,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12122,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (12126,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(12127,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12209,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(12210,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12244,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12245,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12267,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(12268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12306,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(12307,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (12308,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(12309,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (12317,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(12318,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(9,19,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12402,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12403,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12441,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12442,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (12471,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(12472,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12475,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12476,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12483,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12484,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (12484,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(12485,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2723456 (ipc=217.9) sim_rate=226954 (inst/sec) elapsed = 0:0:00:12 / Sun Mar 23 01:56:38 2014
GPGPU-Sim uArch: Shader 11 finished CTA #5 (12529,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(12530,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12548,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(12549,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12625,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12626,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12652,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(12653,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12656,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(12657,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12692,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12693,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12696,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12697,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (12757,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(12758,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12788,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(12789,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12796,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12797,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12813,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12814,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12858,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12859,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (12863,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(12864,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(6,20,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12919,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12920,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12929,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(12930,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13021,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(13022,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13027,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13028,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13031,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13032,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13044,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13045,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (13062,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(13063,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13106,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13107,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13175,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13176,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13184,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13185,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13208,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(13209,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13225,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13226,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (13229,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(13230,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13252,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13253,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13276,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13277,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13280,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13281,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13297,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(13298,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,21,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13372,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13373,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13392,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13393,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (13403,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(13404,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13428,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13429,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13445,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(13446,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (13449,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(13450,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13495,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13496,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 2929376 (ipc=217.0) sim_rate=225336 (inst/sec) elapsed = 0:0:00:13 / Sun Mar 23 01:56:39 2014
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13501,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13502,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13504,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13505,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13556,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (13556,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(13557,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(13557,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (13572,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(13573,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13665,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13666,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (13671,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(13672,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13681,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13682,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13698,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(13699,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13725,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13726,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13760,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13761,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (13764,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(13765,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(20,21,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13818,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13819,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13841,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13842,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13849,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(13850,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13931,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13932,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13937,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13938,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13944,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13945,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13971,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13972,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14003,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14004,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14055,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14056,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14058,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14058,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14059,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14059,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14104,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(14105,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14147,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14148,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14154,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14155,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14170,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14171,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14175,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14176,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (14188,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(14189,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14205,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14206,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(21,21,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14254,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(14255,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (14278,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(14279,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14289,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14355,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14356,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14378,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14379,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14403,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(14404,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (14418,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(14419,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14464,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(14465,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14470,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(14471,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3157472 (ipc=217.8) sim_rate=225533 (inst/sec) elapsed = 0:0:00:14 / Sun Mar 23 01:56:40 2014
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14509,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14510,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14540,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14541,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14575,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(14576,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14584,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14585,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (14635,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(14636,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14644,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14645,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,23,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14687,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(14688,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (14689,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(14690,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14739,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(14740,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14744,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14744,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14745,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14745,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (14780,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(14781,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14785,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14791,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14792,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14845,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(14846,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14849,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(14850,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14881,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(14882,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14909,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(14910,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14918,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14919,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14957,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14958,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14963,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14964,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15011,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15012,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (15013,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(15014,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15051,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(15052,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15064,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(15065,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15068,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15069,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(23,23,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15106,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(15107,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15113,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15114,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15160,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(15161,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15198,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(15199,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15205,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15206,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15244,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15245,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15252,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(15253,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15257,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15258,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15263,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15264,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15298,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15299,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15362,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(15363,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15367,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(15368,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15414,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15415,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15465,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(15466,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15472,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15473,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15477,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15478,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15478,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15479,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3388896 (ipc=218.6) sim_rate=225926 (inst/sec) elapsed = 0:0:00:15 / Sun Mar 23 01:56:41 2014
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15502,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(15503,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(5,22,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15522,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15523,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15543,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(15544,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15585,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(15586,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15591,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15591,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(15592,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(15592,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15592,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15593,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15594,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15595,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15600,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15601,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15604,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15609,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15632,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15646,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15658,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15664,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15678,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15706,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15706,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15709,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15734,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15760,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15773,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15806,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15810,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15814,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15826,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15845,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15869,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15879,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15879,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15919,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15921,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15933,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15954,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15973,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15975,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15977,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15990,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15991,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15997,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (16016,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16020,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16039,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16054,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16096,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16115,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16140,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (16164,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16205,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z8init_CCLPiS_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16209,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (16215,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (16318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16326,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16350,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16379,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16393,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16434,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16435,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16441,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (16486,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16550,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z8init_CCLPiS_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (16570,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z8init_CCLPiS_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16575,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16591,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16591,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16604,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z8init_CCLPiS_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16640,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16640,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16650,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z8init_CCLPiS_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16654,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16655,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16671,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16696,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16704,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z8init_CCLPiS_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16708,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16734,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z8init_CCLPiS_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16755,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (16766,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z8init_CCLPiS_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (16767,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16786,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16790,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z8init_CCLPiS_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16792,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z8init_CCLPiS_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16816,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16832,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16838,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (16839,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16850,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z8init_CCLPiS_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (16871,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16873,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z8init_CCLPiS_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16876,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z8init_CCLPiS_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (16898,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z8init_CCLPiS_i').
GPGPU-Sim uArch: GPU detected kernel '_Z8init_CCLPiS_i' finished on shader 12.
kernel_name = _Z8init_CCLPiS_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 16899
gpu_sim_insn = 3475208
gpu_ipc =     205.6458
gpu_tot_sim_cycle = 16899
gpu_tot_sim_insn = 3475208
gpu_tot_ipc =     205.6458
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 78721
gpu_stall_icnt2sh    = 135
gpu_total_sim_rate=231680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 60376
	L1I_total_cache_misses = 896
	L1I_total_cache_miss_rate = 0.0148
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5742
L1D_cache:
	L1D_cache_core[0]: Access = 644, Miss = 644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11831
	L1D_cache_core[1]: Access = 688, Miss = 688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12813
	L1D_cache_core[2]: Access = 704, Miss = 704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12345
	L1D_cache_core[3]: Access = 672, Miss = 672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11981
	L1D_cache_core[4]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12102
	L1D_cache_core[5]: Access = 736, Miss = 736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12289
	L1D_cache_core[6]: Access = 688, Miss = 688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13009
	L1D_cache_core[7]: Access = 640, Miss = 640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12667
	L1D_cache_core[8]: Access = 688, Miss = 688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12790
	L1D_cache_core[9]: Access = 656, Miss = 656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12752
	L1D_cache_core[10]: Access = 608, Miss = 608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12810
	L1D_cache_core[11]: Access = 736, Miss = 736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11618
	L1D_cache_core[12]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12780
	L1D_cache_core[13]: Access = 688, Miss = 688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12345
	L1D_total_cache_accesses = 9652
	L1D_total_cache_misses = 9652
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 174132
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14652
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0306
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2932
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14204
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 174132
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 59480
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5742
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 155, 147, 147, 147, 147, 147, 147, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 3481056
gpgpu_n_tot_w_icount = 108783
gpgpu_n_stall_shd_mem = 177064
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 9652
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 308802
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 468802
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2932
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2932
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 174132
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:272324	W0_Idle:63733	W0_Scoreboard:22912	W1:8	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:108774
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1312480 {40:2,136:9650,}
traffic_breakdown_coretomem[INST_ACC_R] = 224 {8:28,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1008 {72:14,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77216 {8:9652,}
traffic_breakdown_memtocore[INST_ACC_R] = 3808 {136:28,}
maxmrqlatency = 359 
maxdqlatency = 0 
maxmflatency = 1650 
averagemflatency = 934 
max_icnt2mem_latency = 941 
max_icnt2sh_latency = 16898 
mrq_lat_table:2876 	173 	531 	771 	2072 	3399 	5167 	4085 	233 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8 	158 	6681 	2819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	60 	70 	124 	2210 	2309 	4610 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2 	12 	0 	0 	0 	0 	0 	399 	1200 	2542 	5236 	275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	27 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5616      6226      5971      5834      5481      5326      5868      5871      5878      5874      5551      5607      5856      5447      5540      5768 
dram[1]:      5732      6050      5985      5839      5515      5303      5698      5965      6133      6009      5361      5592      5739      5535      5702      5798 
dram[2]:      5969      5834      5904      5468      5476      5643      5708      5327      6075      5591      5281      5448      5752      5264      5655      5479 
dram[3]:      6132      6275      5881      5682      5461      5480      5665      5503      6019      5505      5328      5674      5730      5646      5616      5604 
dram[4]:      5526      5957      6001      5789      5272      5579      5700      5624      5835      5450      5408      5607      5461      5640      5924      5558 
dram[5]:      6134      5940      5829      5811      5351      5577      5758      5706      5792      5550      5571      5492      5416      5549      5742      5639 
average row accesses per activate:
dram[0]: 38.799999 64.000000 64.000000 64.000000 53.000000 53.000000 61.000000 61.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 
dram[1]: 48.250000 64.000000 64.000000 64.000000 53.000000 53.000000 61.000000 61.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 53.000000 54.000000 61.000000 61.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 53.000000 54.000000 61.000000 61.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 53.000000 54.000000 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 53.000000 54.000000 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 
average row locality = 19307/327 = 59.042812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        98        96        96        96       106       106       122       122        96        96        96        96        96        96        96        96 
dram[1]:        97        96        96        96       106       106       122       122        96        96        96        96        96        96        96        96 
dram[2]:        96        96        96        96       106       108       122       122        96        96        96        96        96        96        96        96 
dram[3]:        96        96        96        96       106       108       122       122        96        96        96        96        96        96        96        96 
dram[4]:        96        96        96        96       106       108       122       120        96        96        96        96        96        96        96        96 
dram[5]:        96        96        96        96       106       108       122       120        96        96        96        96        96        96        96        96 
total reads: 9655
bank skew: 122/96 = 1.27
chip skew: 1610/1608 = 1.00
number of total write accesses:
dram[0]:        96        96        96        96       106       106       122       122        96        96        96        96        96        96        96        96 
dram[1]:        96        96        96        96       106       106       122       122        96        96        96        96        96        96        96        96 
dram[2]:        96        96        96        96       106       108       122       122        96        96        96        96        96        96        96        96 
dram[3]:        96        96        96        96       106       108       122       122        96        96        96        96        96        96        96        96 
dram[4]:        96        96        96        96       106       108       122       120        96        96        96        96        96        96        96        96 
dram[5]:        96        96        96        96       106       108       122       120        96        96        96        96        96        96        96        96 
total reads: 9652
bank skew: 122/96 = 1.27
chip skew: 1610/1608 = 1.00
average mf latency per bank:
dram[0]:        538       478       517       458       455       447       494       465       504       454       473       434       471       460       429       436
dram[1]:        505       499       493       483       440       469       470       490       500       471       491       451       459       478       421       448
dram[2]:        467       470       442       441       407       435       437       453       458       487       439       461       414       451       401       425
dram[3]:        521       507       515       483       470       469       494       507       530       523       509       486       487       481       452       440
dram[4]:        518       474       469       449       451       424       467       460       503       489       478       459       481       430       443       413
dram[5]:        485       509       466       472       443       458       472       477       446       496       429       470       441       446       431       420
maximum mf latency per bank:
dram[0]:       1448      1262      1403      1425      1228      1308      1390      1288      1354      1172      1355      1399      1363      1297      1425      1537
dram[1]:       1433      1334      1347      1383      1465      1427      1474      1419      1311      1249      1366      1363      1430      1480      1330      1644
dram[2]:       1264      1303      1215      1195      1245      1271      1272      1376      1189      1382      1314      1272      1170      1184      1408      1332
dram[3]:       1516      1448      1351      1340      1297      1413      1473      1473      1434      1557      1377      1326      1406      1448      1443      1352
dram[4]:       1489      1316      1250      1284      1383      1172      1439      1235      1412      1630      1495      1189      1443      1202      1409      1225
dram[5]:       1310      1427      1369      1336      1289      1249      1386      1286      1267      1650      1140      1270      1208      1347      1634      1244

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22041 n_nop=15509 n_act=56 n_pre=40 n_req=3218 n_rd=3220 n_write=3216 bw_util=0.584
n_activity=20407 dram_eff=0.6308
bk0: 196a 15904i bk1: 192a 15840i bk2: 192a 16066i bk3: 192a 15611i bk4: 212a 15257i bk5: 212a 15293i bk6: 244a 14207i bk7: 244a 14172i bk8: 192a 16185i bk9: 192a 15721i bk10: 192a 16514i bk11: 192a 15943i bk12: 192a 16113i bk13: 192a 15693i bk14: 192a 16350i bk15: 192a 15843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4801
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x8012cb80, atomic=0 1 entries : 0x10096060 :  mf: uid=277134, sid12:w37, part=1, addr=0x8012cb80, load , size=128, unknown  status = IN_PARTITION_DRAM (16896), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22041 n_nop=15513 n_act=55 n_pre=39 n_req=3217 n_rd=3218 n_write=3216 bw_util=0.5838
n_activity=20393 dram_eff=0.631
bk0: 194a 15651i bk1: 192a 15867i bk2: 192a 15770i bk3: 192a 15980i bk4: 212a 15448i bk5: 212a 15274i bk6: 244a 13761i bk7: 244a 13977i bk8: 192a 15601i bk9: 192a 15998i bk10: 192a 15810i bk11: 192a 16280i bk12: 192a 15858i bk13: 192a 16155i bk14: 192a 15930i bk15: 192a 15663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5142
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22041 n_nop=15510 n_act=54 n_pre=38 n_req=3220 n_rd=3220 n_write=3219 bw_util=0.5843
n_activity=20215 dram_eff=0.6371
bk0: 192a 15606i bk1: 192a 15865i bk2: 192a 16082i bk3: 192a 15704i bk4: 212a 15739i bk5: 216a 15111i bk6: 244a 13966i bk7: 244a 14096i bk8: 192a 16076i bk9: 192a 15649i bk10: 192a 16240i bk11: 192a 15755i bk12: 192a 15710i bk13: 192a 16086i bk14: 192a 15965i bk15: 192a 15885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3915
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22041 n_nop=15510 n_act=54 n_pre=38 n_req=3220 n_rd=3220 n_write=3219 bw_util=0.5843
n_activity=20327 dram_eff=0.6335
bk0: 192a 15683i bk1: 192a 15285i bk2: 192a 15714i bk3: 192a 15685i bk4: 212a 15565i bk5: 216a 14756i bk6: 244a 13449i bk7: 244a 13508i bk8: 192a 16081i bk9: 192a 15620i bk10: 192a 16085i bk11: 192a 15774i bk12: 192a 15451i bk13: 192a 15502i bk14: 192a 16374i bk15: 192a 15659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5167
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22041 n_nop=15517 n_act=54 n_pre=38 n_req=3216 n_rd=3216 n_write=3216 bw_util=0.5836
n_activity=20188 dram_eff=0.6372
bk0: 192a 15554i bk1: 192a 15800i bk2: 192a 15873i bk3: 192a 15849i bk4: 212a 15499i bk5: 216a 15163i bk6: 244a 14200i bk7: 240a 14151i bk8: 192a 15833i bk9: 192a 15722i bk10: 192a 15731i bk11: 192a 15945i bk12: 192a 15872i bk13: 192a 15819i bk14: 192a 16312i bk15: 192a 15852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3902
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22041 n_nop=15517 n_act=54 n_pre=38 n_req=3216 n_rd=3216 n_write=3216 bw_util=0.5836
n_activity=20233 dram_eff=0.6358
bk0: 192a 15426i bk1: 192a 15454i bk2: 192a 15640i bk3: 192a 15892i bk4: 212a 15158i bk5: 216a 14992i bk6: 244a 13812i bk7: 240a 13948i bk8: 192a 15681i bk9: 192a 16147i bk10: 192a 15902i bk11: 192a 16110i bk12: 192a 15757i bk13: 192a 16094i bk14: 192a 15857i bk15: 192a 16125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4285

========= L2 cache stats =========
L2_cache_bank[0]: Access = 832, Miss = 806, Miss_rate = 0.LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
969, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 804, Miss = 804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 818, Miss = 805, Miss_rate = 0.984, Pending_hits = 3, Reservation_fails = 96
L2_cache_bank[3]: Access = 804, Miss = 804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 804, Miss = 804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 806, Miss = 806, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 804, Miss = 804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 806, Miss = 806, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 804, Miss = 804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 804, Miss = 804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 804, Miss = 804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 804, Miss = 804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9694
L2_total_cache_misses = 9655
L2_total_cache_miss_rate = 0.9960
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 323
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9652
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 212
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.190

icnt_total_pkts_mem_to_simt=9834
icnt_total_pkts_simt_to_mem=48296
Class 0:
Packet latency average = 39.7142
	minimum = 6
	maximum = 442
Network latency average = 29.5265
	minimum = 6
	maximum = 428
Slowest packet = 797
Flit latency average = 35.1202
	minimum = 6
	maximum = 424
Slowest flit = 6773
Fragmentation average = 1.84006
	minimum = 0
	maximum = 341
Injected packet rate average = 0.0441264
	minimum = 0.036156 (at node 10)
	maximum = 0.0492337 (at node 14)
Accepted packet rate average = 0.0441264
	minimum = 0.036156 (at node 10)
	maximum = 0.0492337 (at node 14)
Injected flit rate average = 0.132302
	minimum = 0.0475768 (at node 15)
	maximum = 0.222676 (at node 4)
Accepted flit rate average= 0.132302
	minimum = 0.0367477 (at node 10)
	maximum = 0.239541 (at node 14)
Injected packet length average = 2.99825
Accepted packet length average = 2.99825
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.7142 (1 samples)
	minimum = 6 (1 samples)
	maximum = 442 (1 samples)
Network latency average = 29.5265 (1 samples)
	minimum = 6 (1 samples)
	maximum = 428 (1 samples)
Flit latency average = 35.1202 (1 samples)
	minimum = 6 (1 samples)
	maximum = 424 (1 samples)
Fragmentation average = 1.84006 (1 samples)
	minimum = 0 (1 samples)
	maximum = 341 (1 samples)
Injected packet rate average = 0.0441264 (1 samples)
	minimum = 0.036156 (1 samples)
	maximum = 0.0492337 (1 samples)
Accepted packet rate average = 0.0441264 (1 samples)
	minimum = 0.036156 (1 samples)
	maximum = 0.0492337 (1 samples)
Injected flit rate average = 0.132302 (1 samples)
	minimum = 0.0475768 (1 samples)
	maximum = 0.222676 (1 samples)
Accepted flit rate average = 0.132302 (1 samples)
	minimum = 0.0367477 (1 samples)
	maximum = 0.239541 (1 samples)
Injected packet size average = 2.99825 (1 samples)
Accepted packet size average = 2.99825 (1 samples)
Hops average = 1 (1 samples)
----------------------------Interconnect-DETAILS--------------------------------
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 231680 (inst/sec)
gpgpu_simulation_rate = 1126 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z9scanning8PiS_S_Pbiii' to stream 0, gridDim= (25,25,1) blockDim = (256,1,1) 
kernel '_Z9scanning8PiS_S_Pbiii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z9scanning8PiS_S_Pbiii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,16899)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z9scanning8PiS_S_Pbiii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,16899)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z9scanning8PiS_S_Pbiii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,16899)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z9scanning8PiS_S_Pbiii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,16899)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z9scanning8PiS_S_Pbiii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,16899)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z9scanning8PiS_S_Pbiii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,16899)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z9scanning8PiS_S_Pbiii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,16899)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z9scanning8PiS_S_Pbiii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,16899)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z9scanning8PiS_S_Pbiii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,16899)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z9scanning8PiS_S_Pbiii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,16899)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z9scanning8PiS_S_Pbiii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,16899)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z9scanning8PiS_S_Pbiii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,16899)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z9scanning8PiS_S_Pbiii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,16899)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z9scanning8PiS_S_Pbiii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,16899)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,16899)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,16899)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,16899)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,16899)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,16899)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,16899)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,16899)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,16899)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,16899)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,16899)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,16899)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,16899)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,16899)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,16899)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,16899)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,16899)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,16899)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,16899)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,16899)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,16899)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,16899)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,16899)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,16899)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,16899)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,16899)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,16899)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,16899)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,16899)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,16899)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,16899)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,16899)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,16899)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,16899)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,16899)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,16899)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,16899)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,16899)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,16899)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,16899)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,16899)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,16899)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,16899)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,16899)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,16899)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,16899)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,16899)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,16899)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,16899)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,16899)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,16899)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,16899)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,16899)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,16899)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,16899)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,16899)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,16899)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,16899)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,16899)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,16899)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,16899)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,16899)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,16899)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,16899)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,16899)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,16899)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,16899)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,16899)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,16899)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,16899)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,16899)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(20,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 17399  inst.: 3561000 (ipc=171.6) sim_rate=222562 (inst/sec) elapsed = 0:0:00:16 / Sun Mar 23 01:56:42 2014
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(5,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(9,1,0) tid=(120,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(4,1,0) tid=(120,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,0,0) tid=(184,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(22,1,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 18399  inst.: 3995529 (ipc=346.9) sim_rate=235031 (inst/sec) elapsed = 0:0:00:17 / Sun Mar 23 01:56:43 2014
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(20,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(7,1,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 18899  inst.: 4183836 (ipc=354.3) sim_rate=232435 (inst/sec) elapsed = 0:0:00:18 / Sun Mar 23 01:56:44 2014
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(6,1,0) tid=(32,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(21,2,0) tid=(91,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(5,3,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 19399  inst.: 4489245 (ipc=405.6) sim_rate=236276 (inst/sec) elapsed = 0:0:00:19 / Sun Mar 23 01:56:45 2014
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(12,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,2,0) tid=(220,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(23,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 20399  inst.: 4797081 (ipc=377.7) sim_rate=239854 (inst/sec) elapsed = 0:0:00:20 / Sun Mar 23 01:56:46 2014
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(6,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(9,2,0) tid=(2,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(14,2,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 20899  inst.: 5078043 (ipc=400.7) sim_rate=241811 (inst/sec) elapsed = 0:0:00:21 / Sun Mar 23 01:56:47 2014
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(24,1,0) tid=(251,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(18,1,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 21399  inst.: 5264331 (ipc=397.6) sim_rate=239287 (inst/sec) elapsed = 0:0:00:22 / Sun Mar 23 01:56:48 2014
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(13,2,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 21899  inst.: 5400388 (ipc=385.0) sim_rate=234799 (inst/sec) elapsed = 0:0:00:23 / Sun Mar 23 01:56:49 2014
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(17,1,0) tid=(221,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(7,1,0) tid=(23,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(5,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,2,0) tid=(230,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(16,1,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 22899  inst.: 5845036 (ipc=395.0) sim_rate=243543 (inst/sec) elapsed = 0:0:00:24 / Sun Mar 23 01:56:50 2014
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(8,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(9,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 23399  inst.: 6043678 (ipc=395.1) sim_rate=241747 (inst/sec) elapsed = 0:0:00:25 / Sun Mar 23 01:56:51 2014
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(16,2,0) tid=(68,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(22,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 23899  inst.: 6273687 (ipc=399.8) sim_rate=241295 (inst/sec) elapsed = 0:0:00:26 / Sun Mar 23 01:56:52 2014
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(16,2,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 24399  inst.: 6488526 (ipc=401.8) sim_rate=240315 (inst/sec) elapsed = 0:0:00:27 / Sun Mar 23 01:56:53 2014
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(7,1,0) tid=(190,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(24,2,0) tid=(224,0,0)
GPGPU-Sim uArch: cycles simulated: 24899  inst.: 6716688 (ipc=405.2) sim_rate=239881 (inst/sec) elapsed = 0:0:00:28 / Sun Mar 23 01:56:54 2014
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(4,2,0) tid=(182,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(11,2,0) tid=(137,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(12,1,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 25399  inst.: 6935825 (ipc=407.1) sim_rate=231194 (inst/sec) elapsed = 0:0:00:30 / Sun Mar 23 01:56:56 2014
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(7,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(9,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 25899  inst.: 7143877 (ipc=407.6) sim_rate=230447 (inst/sec) elapsed = 0:0:00:31 / Sun Mar 23 01:56:57 2014
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(17,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(24,1,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 26399  inst.: 7355415 (ipc=408.4) sim_rate=229856 (inst/sec) elapsed = 0:0:00:32 / Sun Mar 23 01:56:58 2014
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(20,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(11,2,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 26899  inst.: 7581703 (ipc=410.6) sim_rate=229748 (inst/sec) elapsed = 0:0:00:33 / Sun Mar 23 01:56:59 2014
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(0,3,0) tid=(2,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(6,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 27399  inst.: 7750665 (ipc=407.2) sim_rate=227960 (inst/sec) elapsed = 0:0:00:34 / Sun Mar 23 01:57:00 2014
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(22,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(17,2,0) tid=(177,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(5,2,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11450,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11451,16899)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11454,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11455,16899)
GPGPU-Sim uArch: cycles simulated: 28399  inst.: 8031156 (ipc=396.2) sim_rate=229461 (inst/sec) elapsed = 0:0:00:35 / Sun Mar 23 01:57:01 2014
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(14,1,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11848,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11849,16899)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11950,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11951,16899)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11952,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11953,16899)
GPGPU-Sim uArch: cycles simulated: 28899  inst.: 8143413 (ipc=389.0) sim_rate=226205 (inst/sec) elapsed = 0:0:00:36 / Sun Mar 23 01:57:02 2014
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12013,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(12014,16899)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(6,3,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12145,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12146,16899)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12226,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12227,16899)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12297,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12298,16899)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12494,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12495,16899)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12518,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(12519,16899)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12585,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12586,16899)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12642,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(12643,16899)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12662,16899), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12663,16899)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (12664,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(12665,16899)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(18,3,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12892,16899), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12893,16899)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12996,16899), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12997,16899)
GPGPU-Sim uArch: cycles simulated: 29899  inst.: 8312405 (ipc=372.1) sim_rate=224659 (inst/sec) elapsed = 0:0:00:37 / Sun Mar 23 01:57:03 2014
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13081,16899), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13082,16899)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13086,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13087,16899)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13160,16899), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13161,16899)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13180,16899), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13181,16899)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13216,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13217,16899)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(10,3,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13252,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13253,16899)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13253,16899), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13254,16899)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (13295,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(13296,16899)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13384,16899), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13385,16899)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13424,16899), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13425,16899)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13496,16899), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13497,16899)
GPGPU-Sim uArch: cycles simulated: 30399  inst.: 8437975 (ipc=367.6) sim_rate=222051 (inst/sec) elapsed = 0:0:00:38 / Sun Mar 23 01:57:04 2014
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13526,16899), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13527,16899)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(14,3,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13541,16899), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13542,16899)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13543,16899), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13544,16899)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13551,16899), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13552,16899)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13589,16899), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13590,16899)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13618,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(13619,16899)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13619,16899), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13620,16899)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13703,16899), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13704,16899)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(3,4,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (13778,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(13779,16899)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13835,16899), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13836,16899)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13855,16899), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13856,16899)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13999,16899), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14000,16899)
GPGPU-Sim uArch: cycles simulated: 30899  inst.: 8635150 (ipc=368.6) sim_rate=221414 (inst/sec) elapsed = 0:0:00:39 / Sun Mar 23 01:57:05 2014
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14009,16899), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14010,16899)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(12,4,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14019,16899), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14020,16899)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14064,16899), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14065,16899)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14219,16899), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14220,16899)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14221,16899), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14222,16899)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(9,3,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14289,16899), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(14290,16899)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (14304,16899), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(14305,16899)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14314,16899), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14315,16899)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (14344,16899), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(14345,16899)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14367,16899), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(14368,16899)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14387,16899), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14388,16899)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14436,16899), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14437,16899)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(7,5,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 31399  inst.: 8861518 (ipc=371.5) sim_rate=221537 (inst/sec) elapsed = 0:0:00:40 / Sun Mar 23 01:57:06 2014
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14528,16899), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(14529,16899)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14568,16899), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14569,16899)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (14641,16899), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(14642,16899)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(8,5,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14652,16899), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14653,16899)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14696,16899), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14697,16899)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (14792,16899), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(14793,16899)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14837,16899), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14838,16899)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14848,16899), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14849,16899)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(14,5,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14969,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(14970,16899)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14998,16899), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(14999,16899)
GPGPU-Sim uArch: cycles simulated: 31899  inst.: 9089946 (ipc=374.3) sim_rate=221706 (inst/sec) elapsed = 0:0:00:41 / Sun Mar 23 01:57:07 2014
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(18,5,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15115,16899), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(15116,16899)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15119,16899), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(15120,16899)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15161,16899), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15162,16899)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(23,5,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15290,16899), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15291,16899)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15307,16899), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15308,16899)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15409,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15410,16899)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15413,16899), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(15414,16899)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(12,5,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15436,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(15437,16899)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15481,16899), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(15482,16899)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15489,16899), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15490,16899)
GPGPU-Sim uArch: cycles simulated: 32399  inst.: 9359191 (ipc=379.6) sim_rate=222837 (inst/sec) elapsed = 0:0:00:42 / Sun Mar 23 01:57:08 2014
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(11,4,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15702,16899), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15703,16899)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(11,5,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15867,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15868,16899)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15931,16899), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(15932,16899)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15953,16899), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(15954,16899)
GPGPU-Sim uArch: cycles simulated: 32899  inst.: 9603075 (ipc=383.0) sim_rate=218251 (inst/sec) elapsed = 0:0:00:44 / Sun Mar 23 01:57:10 2014
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(4,6,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16003,16899), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(16004,16899)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (16109,16899), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(16110,16899)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(2,5,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16206,16899), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(16207,16899)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (16267,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(16268,16899)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(14,4,0) tid=(26,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(19,4,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 33399  inst.: 9893503 (ipc=389.0) sim_rate=219855 (inst/sec) elapsed = 0:0:00:45 / Sun Mar 23 01:57:11 2014
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16618,16899), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(16619,16899)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(12,6,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (16712,16899), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(16713,16899)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(12,6,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (16935,16899), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(16936,16899)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(20,3,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 33899  inst.: 10192516 (ipc=395.1) sim_rate=221576 (inst/sec) elapsed = 0:0:00:46 / Sun Mar 23 01:57:12 2014
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(4,6,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17310,16899), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(17311,16899)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(0,6,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 34399  inst.: 10454049 (ipc=398.8) sim_rate=222426 (inst/sec) elapsed = 0:0:00:47 / Sun Mar 23 01:57:13 2014
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,4,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17609,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17610,16899)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(22,3,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17725,16899), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(17726,16899)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(12,3,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 34899  inst.: 10718763 (ipc=402.4) sim_rate=218750 (inst/sec) elapsed = 0:0:00:49 / Sun Mar 23 01:57:15 2014
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(17,4,0) tid=(73,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(11,5,0) tid=(135,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(22,3,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 35399  inst.: 10972729 (ipc=405.3) sim_rate=219454 (inst/sec) elapsed = 0:0:00:50 / Sun Mar 23 01:57:16 2014
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(9,4,0) tid=(48,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(14,5,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 35899  inst.: 11212434 (ipc=407.2) sim_rate=219851 (inst/sec) elapsed = 0:0:00:51 / Sun Mar 23 01:57:17 2014
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(16,3,0) tid=(3,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(24,4,0) tid=(29,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(3,4,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 36399  inst.: 11448454 (ipc=408.9) sim_rate=220162 (inst/sec) elapsed = 0:0:00:52 / Sun Mar 23 01:57:18 2014
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(19,3,0) tid=(211,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(24,3,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 36899  inst.: 11663380 (ipc=409.4) sim_rate=220063 (inst/sec) elapsed = 0:0:00:53 / Sun Mar 23 01:57:19 2014
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(19,4,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20175,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(20176,16899)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(7,6,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 37399  inst.: 11856275 (ipc=408.8) sim_rate=219560 (inst/sec) elapsed = 0:0:00:54 / Sun Mar 23 01:57:20 2014
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(6,5,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20659,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20660,16899)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(23,5,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 37899  inst.: 12066185 (ipc=409.1) sim_rate=219385 (inst/sec) elapsed = 0:0:00:55 / Sun Mar 23 01:57:21 2014
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(9,4,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21090,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(21091,16899)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(10,6,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21388,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21389,16899)
GPGPU-Sim uArch: cycles simulated: 38399  inst.: 12267470 (ipc=408.9) sim_rate=219061 (inst/sec) elapsed = 0:0:00:56 / Sun Mar 23 01:57:22 2014
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(9,4,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21744,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21745,16899)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(0,6,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21844,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21845,16899)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21960,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(21961,16899)
GPGPU-Sim uArch: cycles simulated: 38899  inst.: 12447660 (ipc=407.8) sim_rate=218380 (inst/sec) elapsed = 0:0:00:57 / Sun Mar 23 01:57:23 2014
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(22,6,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22092,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(22093,16899)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22203,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(22204,16899)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22256,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(22257,16899)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(15,5,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22434,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(22435,16899)
GPGPU-Sim uArch: cycles simulated: 39399  inst.: 12630906 (ipc=406.9) sim_rate=217774 (inst/sec) elapsed = 0:0:00:58 / Sun Mar 23 01:57:24 2014
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(5,6,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22602,16899), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22603,16899)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22640,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(22641,16899)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22689,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(22690,16899)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(6,6,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22977,16899), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(22978,16899)
GPGPU-Sim uArch: cycles simulated: 39899  inst.: 12786810 (ipc=404.9) sim_rate=216725 (inst/sec) elapsed = 0:0:00:59 / Sun Mar 23 01:57:25 2014
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23019,16899), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(23020,16899)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(10,7,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23249,16899), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23250,16899)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23251,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(23252,16899)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23418,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(23419,16899)
GPGPU-Sim uArch: cycles simulated: 40399  inst.: 12931954 (ipc=402.4) sim_rate=215532 (inst/sec) elapsed = 0:0:01:00 / Sun Mar 23 01:57:26 2014
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23513,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(23514,16899)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(4,7,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23626,16899), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23627,16899)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23648,16899), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23649,16899)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23714,16899), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(23715,16899)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23719,16899), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23720,16899)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(5,5,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23891,16899), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(23892,16899)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23979,16899), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23980,16899)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23980,16899), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(23981,16899)
GPGPU-Sim uArch: cycles simulated: 40899  inst.: 13078062 (ipc=400.1) sim_rate=214394 (inst/sec) elapsed = 0:0:01:01 / Sun Mar 23 01:57:27 2014
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24085,16899), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24086,16899)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24121,16899), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24122,16899)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24144,16899), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(24145,16899)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(23,6,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24200,16899), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(24201,16899)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24254,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(24255,16899)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(6,7,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24495,16899), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(24496,16899)
GPGPU-Sim uArch: cycles simulated: 41399  inst.: 13261401 (ipc=399.4) sim_rate=213893 (inst/sec) elapsed = 0:0:01:02 / Sun Mar 23 01:57:28 2014
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24573,16899), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24574,16899)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(22,7,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (24828,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(24829,16899)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24858,16899), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24859,16899)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24893,16899), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24894,16899)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24967,16899), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24968,16899)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1,7,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24988,16899), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(24989,16899)
GPGPU-Sim uArch: cycles simulated: 41899  inst.: 13432145 (ipc=398.3) sim_rate=213208 (inst/sec) elapsed = 0:0:01:03 / Sun Mar 23 01:57:29 2014
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25013,16899), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(25014,16899)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25100,16899), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25100,16899), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25101,16899)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(25102,16899)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(18,7,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25195,16899), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(25196,16899)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (25295,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(25296,16899)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (25345,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(25346,16899)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (25354,16899), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(25355,16899)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(12,8,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 42399  inst.: 13678794 (ipc=400.1) sim_rate=213731 (inst/sec) elapsed = 0:0:01:04 / Sun Mar 23 01:57:30 2014
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25527,16899), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(25528,16899)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (25545,16899), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(25546,16899)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(8,8,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25705,16899), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25706,16899)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25707,16899), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25708,16899)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25735,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25736,16899)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (25751,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(25752,16899)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25769,16899), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25770,16899)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(3,8,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25849,16899), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(25850,16899)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (25958,16899), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(25959,16899)
GPGPU-Sim uArch: cycles simulated: 42899  inst.: 13887811 (ipc=400.5) sim_rate=213658 (inst/sec) elapsed = 0:0:01:05 / Sun Mar 23 01:57:31 2014
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26023,16899), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26024,16899)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(14,6,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26139,16899), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26140,16899)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26141,16899), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(26142,16899)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(18,7,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26383,16899), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(26384,16899)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(19,7,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (26435,16899), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(26436,16899)
GPGPU-Sim uArch: cycles simulated: 43399  inst.: 14136647 (ipc=402.3) sim_rate=210994 (inst/sec) elapsed = 0:0:01:07 / Sun Mar 23 01:57:33 2014
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(9,7,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (26667,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(26668,16899)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (26705,16899), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(26706,16899)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (26770,16899), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(26771,16899)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(20,7,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (26874,16899), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(26875,16899)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26887,16899), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(26888,16899)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (26985,16899), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(26986,16899)
GPGPU-Sim uArch: cycles simulated: 43899  inst.: 14382573 (ipc=404.0) sim_rate=211508 (inst/sec) elapsed = 0:0:01:08 / Sun Mar 23 01:57:34 2014
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(9,9,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (27147,16899), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(27148,16899)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(21,7,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (27266,16899), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(27267,16899)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (27327,16899), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(27328,16899)
GPGPU-Sim uArch: cycles simulated: 44399  inst.: 14570847 (ipc=403.5) sim_rate=211171 (inst/sec) elapsed = 0:0:01:09 / Sun Mar 23 01:57:35 2014
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(10,8,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (27703,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(27704,16899)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(20,7,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (27867,16899), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(27868,16899)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27871,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(27872,16899)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(10,9,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (27955,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(27956,16899)
GPGPU-Sim uArch: cycles simulated: 44899  inst.: 14806898 (ipc=404.7) sim_rate=211527 (inst/sec) elapsed = 0:0:01:10 / Sun Mar 23 01:57:36 2014
GPGPU-Sim uArch: Shader 6 finished CTA #4 (28047,16899), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(28048,16899)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(17,8,0) tid=(82,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(6,7,0) tid=(255,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(16,7,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 45399  inst.: 15077645 (ipc=407.1) sim_rate=212361 (inst/sec) elapsed = 0:0:01:11 / Sun Mar 23 01:57:37 2014
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(19,8,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (28775,16899), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(28776,16899)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(18,9,0) tid=(32,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(19,7,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 45899  inst.: 15340028 (ipc=409.1) sim_rate=213055 (inst/sec) elapsed = 0:0:01:12 / Sun Mar 23 01:57:38 2014
GPGPU-Sim uArch: Shader 0 finished CTA #5 (29140,16899), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(29141,16899)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(16,8,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (29339,16899), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(29340,16899)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(24,8,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 46399  inst.: 15597735 (ipc=410.9) sim_rate=210780 (inst/sec) elapsed = 0:0:01:14 / Sun Mar 23 01:57:40 2014
GPGPU-Sim uArch: Shader 7 finished CTA #4 (29525,16899), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(29526,16899)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(21,9,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (29581,16899), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(29582,16899)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (29638,16899), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(29639,16899)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(12,7,0) tid=(109,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(20,8,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 46899  inst.: 15838240 (ipc=412.1) sim_rate=211176 (inst/sec) elapsed = 0:0:01:15 / Sun Mar 23 01:57:41 2014
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(13,9,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30208,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30209,16899)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(14,6,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30378,16899), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30379,16899)
GPGPU-Sim uArch: cycles simulated: 47399  inst.: 16077203 (ipc=413.2) sim_rate=211542 (inst/sec) elapsed = 0:0:01:16 / Sun Mar 23 01:57:42 2014
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(12,8,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (30578,16899), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(30579,16899)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(23,9,0) tid=(241,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(8,8,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 47899  inst.: 16301047 (ipc=413.7) sim_rate=211701 (inst/sec) elapsed = 0:0:01:17 / Sun Mar 23 01:57:43 2014
GPGPU-Sim uArch: Shader 6 finished CTA #5 (31168,16899), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(31169,16899)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(13,9,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31261,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(31262,16899)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31264,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(31265,16899)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(21,9,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 48399  inst.: 16493122 (ipc=413.3) sim_rate=211450 (inst/sec) elapsed = 0:0:01:18 / Sun Mar 23 01:57:44 2014
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(9,9,0) tid=(93,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(6,8,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 48899  inst.: 16681449 (ipc=412.7) sim_rate=211157 (inst/sec) elapsed = 0:0:01:19 / Sun Mar 23 01:57:45 2014
GPGPU-Sim uArch: Shader 13 finished CTA #3 (32017,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(32018,16899)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (32025,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(32026,16899)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(6,8,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32216,16899), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(32217,16899)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32348,16899), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(32349,16899)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (32360,16899), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(32361,16899)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (32434,16899), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(32435,16899)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(11,9,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 49399  inst.: 16887102 (ipc=412.7) sim_rate=211088 (inst/sec) elapsed = 0:0:01:20 / Sun Mar 23 01:57:46 2014
GPGPU-Sim uArch: Shader 2 finished CTA #2 (32546,16899), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(32547,16899)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32657,16899), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(32658,16899)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (32689,16899), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(32690,16899)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(16,9,0) tid=(18,0,0)
