set_max_delay 30 -rise_from clk1 -rise_through net1 -ignore_clock_latency -probe -reset_path
