-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.3
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity LDPC_Out is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_out : OUT STD_LOGIC;
    data_out_ap_vld : OUT STD_LOGIC;
    reset : IN STD_LOGIC;
    cur_read_pos_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    cur_read_pos_V_ap_vld : OUT STD_LOGIC;
    numbits_V : IN STD_LOGIC_VECTOR (15 downto 0);
    rd_clk_in : IN STD_LOGIC;
    rd_mux : OUT STD_LOGIC;
    rd_mux_ap_vld : OUT STD_LOGIC;
    mem_out0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    mem_out0_ce0 : OUT STD_LOGIC;
    mem_out0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    mem_out1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    mem_out1_ce0 : OUT STD_LOGIC;
    mem_out1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    mem_out2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mem_out2_ce0 : OUT STD_LOGIC;
    mem_out2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    mem_out3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mem_out3_ce0 : OUT STD_LOGIC;
    mem_out3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    mem_out4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mem_out4_ce0 : OUT STD_LOGIC;
    mem_out4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    mem_out5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mem_out5_ce0 : OUT STD_LOGIC;
    mem_out5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    mem_out6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mem_out6_ce0 : OUT STD_LOGIC;
    mem_out6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    mem_out7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mem_out7_ce0 : OUT STD_LOGIC;
    mem_out7_q0 : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of LDPC_Out is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "LDPC_Out,hls_ip_2016_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k160tfbg676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=8.393000,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=132,HLS_SYN_LUT=416}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_500 : STD_LOGIC_VECTOR (15 downto 0) := "0000010100000000";
    constant ap_const_lv16_1400 : STD_LOGIC_VECTOR (15 downto 0) := "0001010000000000";
    constant ap_const_lv16_600 : STD_LOGIC_VECTOR (15 downto 0) := "0000011000000000";
    constant ap_const_lv16_1800 : STD_LOGIC_VECTOR (15 downto 0) := "0001100000000000";
    constant ap_const_lv16_2000 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_400 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_FF : STD_LOGIC_VECTOR (9 downto 0) := "0011111111";
    constant ap_const_lv10_1FF : STD_LOGIC_VECTOR (9 downto 0) := "0111111111";
    constant ap_const_lv10_7F : STD_LOGIC_VECTOR (9 downto 0) := "0001111111";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv11_1FF : STD_LOGIC_VECTOR (10 downto 0) := "00111111111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000110";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv16_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal zero : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal max : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    signal read_cnt : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pos_r : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal trig : STD_LOGIC_VECTOR (15 downto 0) := "0000000001111111";
    signal read_cnt_start : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    signal mem : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal reset_read_read_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reset_read_reg_804 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_reset_read_reg_804 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_cnt_load_reg_811 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_817 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_or_cond_reg_817 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_821 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_or_cond1_reg_821 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_565_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_825 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_16_reg_825 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_573_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_reg_829 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_874 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_298_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_max_loc_1_reg_253 : STD_LOGIC_VECTOR (12 downto 0);
    signal max_loc_1_phi_fu_256_p6 : STD_LOGIC_VECTOR (12 downto 0);
    signal storemerge3_fu_466_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zero_load_load_fu_290_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_629_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_storemerge_reg_264 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_phi_fu_267_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_val_assign_reg_274 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_val_assign_reg_274 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_607_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge3_cast_fu_475_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal newSel55_cast_fu_529_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_585_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_792_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_394_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal storemerge1_fu_374_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sel_tmp6_demorgan_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_demorgan_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_452_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sel_tmp3_fu_408_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal newSel_cast_cast_fu_479_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal newSel49_cast_cast_fu_487_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal newSel_fu_503_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_cond2_fu_515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel53_cast_fu_511_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal newSel51_cast_cast_fu_495_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal newSel1_fu_521_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal max_loc_1_cast_fu_545_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_555_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel2_fu_711_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel3_fu_725_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel4_fu_739_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel5_fu_753_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_fu_769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel6_fu_761_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel7_fu_775_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_idle_pp0 : STD_LOGIC;
    signal ap_condition_280 : BOOLEAN;
    signal ap_condition_223 : BOOLEAN;
    signal ap_condition_166 : BOOLEAN;
    signal ap_condition_206 : BOOLEAN;
    signal ap_condition_151 : BOOLEAN;
    signal ap_condition_36 : BOOLEAN;
    signal ap_condition_257 : BOOLEAN;
    signal ap_condition_210 : BOOLEAN;
    signal ap_condition_217 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_precharge_reg_pp0_iter2_val_assign_reg_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and ((not((ap_const_lv1_0 = reset_read_reg_804)) and not((ap_const_lv1_0 = or_cond1_reg_821)) and (ap_const_lv1_0 = tmp_16_reg_825)) or (not((ap_const_lv1_0 = or_cond1_reg_821)) and (ap_const_lv1_0 = tmp_16_reg_825) and not((ap_const_lv1_0 = or_cond_reg_817)))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
                ap_phi_precharge_reg_pp0_iter2_val_assign_reg_274 <= tmp_15_reg_829;
            elsif ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and ((not((ap_const_lv1_0 = reset_read_reg_804)) and (ap_const_lv1_0 = or_cond1_reg_821)) or ((ap_const_lv1_0 = or_cond1_reg_821) and not((ap_const_lv1_0 = or_cond_reg_817))))) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and ((not((ap_const_lv1_0 = reset_read_reg_804)) and not((ap_const_lv1_0 = or_cond1_reg_821)) and not((ap_const_lv1_0 = tmp_16_reg_825))) or (not((ap_const_lv1_0 = or_cond1_reg_821)) and not((ap_const_lv1_0 = or_cond_reg_817)) and not((ap_const_lv1_0 = tmp_16_reg_825))))))) then 
                ap_phi_precharge_reg_pp0_iter2_val_assign_reg_274 <= read_cnt_load_reg_811;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = reset_read_reg_804) and (ap_const_lv1_0 = or_cond_reg_817) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
                ap_phi_precharge_reg_pp0_iter2_val_assign_reg_274 <= ap_const_lv16_0;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
                ap_phi_precharge_reg_pp0_iter2_val_assign_reg_274 <= ap_phi_precharge_reg_pp0_iter1_val_assign_reg_274;
            end if; 
        end if;
    end process;

    mem_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_223 = ap_const_boolean_1)) then
                if ((ap_condition_280 = ap_const_boolean_1)) then 
                    mem <= tmp_13_fu_792_p2;
                elsif (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_reset_read_reg_804) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_reg_817))) then 
                    mem <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    pos_r_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_206 = ap_const_boolean_1)) then
                if ((ap_condition_166 = ap_const_boolean_1)) then 
                    pos_r <= storemerge_phi_fu_267_p4;
                elsif (((ap_const_lv1_0 = reset_read_reg_804) and (ap_const_lv1_0 = or_cond_reg_817))) then 
                    pos_r <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    read_cnt_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_36 = ap_const_boolean_1)) then
                if ((ap_condition_151 = ap_const_boolean_1)) then 
                    read_cnt <= tmp_15_fu_573_p2;
                elsif (((ap_const_lv1_0 = reset_read_read_fu_130_p2) and (ap_const_lv1_0 = or_cond_fu_314_p2))) then 
                    read_cnt <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    read_cnt_start_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_36 = ap_const_boolean_1)) then
                if ((ap_condition_257 = ap_const_boolean_1)) then 
                    read_cnt_start <= tmp_s_fu_585_p2;
                elsif (((ap_const_lv1_0 = reset_read_read_fu_130_p2) and (ap_const_lv1_0 = or_cond_fu_314_p2))) then 
                    read_cnt_start <= ap_const_lv16_FFFF;
                end if;
            end if; 
        end if;
    end process;

    zero_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_36 = ap_const_boolean_1)) then
                if ((not((ap_const_lv1_0 = reset_read_read_fu_130_p2)) and not((ap_const_lv1_0 = zero_load_load_fu_290_p1)))) then 
                    zero <= ap_const_lv1_0;
                elsif (((ap_const_lv1_0 = reset_read_read_fu_130_p2) and (ap_const_lv1_0 = or_cond_fu_314_p2))) then 
                    zero <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ap_pipeline_reg_pp0_iter1_or_cond1_reg_821 <= or_cond1_reg_821;
                ap_pipeline_reg_pp0_iter1_or_cond_reg_817 <= or_cond_reg_817;
                ap_pipeline_reg_pp0_iter1_reset_read_reg_804 <= reset_read_reg_804;
                ap_pipeline_reg_pp0_iter1_tmp_16_reg_825 <= tmp_16_reg_825;
                read_cnt_load_reg_811 <= read_cnt;
                reset_read_reg_804 <= (0=>reset, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_const_lv1_0 = reset_read_read_fu_130_p2)) and not((ap_const_lv1_0 = zero_load_load_fu_290_p1)))) then
                    max(10) <= storemerge3_cast_fu_475_p1(10);    max(12) <= storemerge3_cast_fu_475_p1(12);
                    trig(10 downto 7) <= newSel55_cast_fu_529_p1(10 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_reset_read_reg_804) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_reg_817))) then
                mux <= tmp_3_fu_652_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (not((ap_const_lv1_0 = reset_read_read_fu_130_p2)) or not((ap_const_lv1_0 = or_cond_fu_314_p2))))) then
                or_cond1_reg_821 <= or_cond1_fu_555_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = reset_read_read_fu_130_p2))) then
                or_cond_reg_817 <= or_cond_fu_314_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and ((not((ap_const_lv1_0 = reset_read_reg_804)) and not((ap_const_lv1_0 = or_cond1_reg_821)) and (ap_const_lv1_0 = tmp_16_reg_825)) or (not((ap_const_lv1_0 = or_cond1_reg_821)) and (ap_const_lv1_0 = tmp_16_reg_825) and not((ap_const_lv1_0 = or_cond_reg_817)))))) then
                tmp_12_reg_874 <= tmp_12_fu_623_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and ((not((ap_const_lv1_0 = reset_read_read_fu_130_p2)) and not((ap_const_lv1_0 = or_cond1_fu_555_p2)) and (ap_const_lv1_0 = tmp_16_fu_565_p3)) or (not((ap_const_lv1_0 = or_cond_fu_314_p2)) and not((ap_const_lv1_0 = or_cond1_fu_555_p2)) and (ap_const_lv1_0 = tmp_16_fu_565_p3))))) then
                tmp_15_reg_829 <= tmp_15_fu_573_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and ((not((ap_const_lv1_0 = reset_read_read_fu_130_p2)) and not((ap_const_lv1_0 = or_cond1_fu_555_p2))) or (not((ap_const_lv1_0 = or_cond_fu_314_p2)) and not((ap_const_lv1_0 = or_cond1_fu_555_p2)))))) then
                tmp_16_reg_825 <= read_cnt_start(15 downto 15);
            end if;
        end if;
    end process;
    max(9 downto 0) <= "0000000000";
    max(11 downto 11) <= "0";
    max(15 downto 13) <= "000";
    trig(6 downto 0) <= "1111111";
    trig(15 downto 11) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_pipeline_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);

    ap_condition_151_assign_proc : process(reset_read_read_fu_130_p2, or_cond_fu_314_p2, or_cond1_fu_555_p2, tmp_16_fu_565_p3)
    begin
                ap_condition_151 <= ((not((ap_const_lv1_0 = reset_read_read_fu_130_p2)) and not((ap_const_lv1_0 = or_cond1_fu_555_p2)) and (ap_const_lv1_0 = tmp_16_fu_565_p3)) or (not((ap_const_lv1_0 = or_cond_fu_314_p2)) and not((ap_const_lv1_0 = or_cond1_fu_555_p2)) and (ap_const_lv1_0 = tmp_16_fu_565_p3)));
    end process;


    ap_condition_166_assign_proc : process(reset_read_reg_804, or_cond_reg_817, or_cond1_reg_821, tmp_16_reg_825)
    begin
                ap_condition_166 <= ((not((ap_const_lv1_0 = reset_read_reg_804)) and not((ap_const_lv1_0 = or_cond1_reg_821)) and (ap_const_lv1_0 = tmp_16_reg_825)) or (not((ap_const_lv1_0 = or_cond1_reg_821)) and (ap_const_lv1_0 = tmp_16_reg_825) and not((ap_const_lv1_0 = or_cond_reg_817))));
    end process;


    ap_condition_206_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_206 <= ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1));
    end process;


    ap_condition_210_assign_proc : process(reset_read_reg_804, or_cond_reg_817, or_cond1_reg_821, tmp_16_reg_825, tmp_12_fu_623_p2)
    begin
                ap_condition_210 <= ((not((ap_const_lv1_0 = reset_read_reg_804)) and not((ap_const_lv1_0 = or_cond1_reg_821)) and (ap_const_lv1_0 = tmp_16_reg_825) and (ap_const_lv1_0 = tmp_12_fu_623_p2)) or (not((ap_const_lv1_0 = or_cond1_reg_821)) and (ap_const_lv1_0 = tmp_16_reg_825) and not((ap_const_lv1_0 = or_cond_reg_817)) and (ap_const_lv1_0 = tmp_12_fu_623_p2)));
    end process;


    ap_condition_217_assign_proc : process(reset_read_reg_804, or_cond_reg_817, or_cond1_reg_821, tmp_16_reg_825, tmp_12_fu_623_p2)
    begin
                ap_condition_217 <= ((not((ap_const_lv1_0 = reset_read_reg_804)) and not((ap_const_lv1_0 = or_cond1_reg_821)) and (ap_const_lv1_0 = tmp_16_reg_825) and not((ap_const_lv1_0 = tmp_12_fu_623_p2))) or (not((ap_const_lv1_0 = or_cond1_reg_821)) and (ap_const_lv1_0 = tmp_16_reg_825) and not((ap_const_lv1_0 = or_cond_reg_817)) and not((ap_const_lv1_0 = tmp_12_fu_623_p2))));
    end process;


    ap_condition_223_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
                ap_condition_223 <= (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2));
    end process;


    ap_condition_257_assign_proc : process(reset_read_read_fu_130_p2, or_cond_fu_314_p2, or_cond1_fu_555_p2, tmp_16_fu_565_p3)
    begin
                ap_condition_257 <= ((not((ap_const_lv1_0 = reset_read_read_fu_130_p2)) and not((ap_const_lv1_0 = or_cond1_fu_555_p2)) and not((ap_const_lv1_0 = tmp_16_fu_565_p3))) or (not((ap_const_lv1_0 = or_cond_fu_314_p2)) and not((ap_const_lv1_0 = or_cond1_fu_555_p2)) and not((ap_const_lv1_0 = tmp_16_fu_565_p3))));
    end process;


    ap_condition_280_assign_proc : process(ap_pipeline_reg_pp0_iter1_reset_read_reg_804, ap_pipeline_reg_pp0_iter1_or_cond_reg_817, ap_pipeline_reg_pp0_iter1_or_cond1_reg_821, ap_pipeline_reg_pp0_iter1_tmp_16_reg_825, tmp_12_reg_874)
    begin
                ap_condition_280 <= ((not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_reset_read_reg_804)) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond1_reg_821)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_16_reg_825) and not((ap_const_lv1_0 = tmp_12_reg_874))) or (not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond1_reg_821)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_16_reg_825) and not((ap_const_lv1_0 = tmp_12_reg_874)) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_reg_817))));
    end process;


    ap_condition_36_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_condition_36 <= ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))));
    end process;


    ap_done_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_precharge_reg_pp0_iter0_max_loc_1_reg_253 <= "XXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter1_storemerge_reg_264 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter1_val_assign_reg_274 <= "XXXXXXXXXXXXXXXX";

    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cur_read_pos_V <= ap_phi_precharge_reg_pp0_iter2_val_assign_reg_274;

    cur_read_pos_V_ap_vld_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            cur_read_pos_V_ap_vld <= ap_const_logic_1;
        else 
            cur_read_pos_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    data_out <= 
        newSel6_fu_761_p3(0) when (or_cond6_fu_769_p2(0) = '1') else 
        newSel7_fu_775_p3(0);

    data_out_ap_vld_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_pipeline_reg_pp0_iter1_reset_read_reg_804, ap_pipeline_reg_pp0_iter1_or_cond_reg_817, ap_pipeline_reg_pp0_iter1_or_cond1_reg_821, ap_pipeline_reg_pp0_iter1_tmp_16_reg_825)
    begin
        if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and ((not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_reset_read_reg_804)) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond1_reg_821)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_16_reg_825)) or (not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond1_reg_821)) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_16_reg_825) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_reg_817)))))) then 
            data_out_ap_vld <= ap_const_logic_1;
        else 
            data_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    max_loc_1_cast_fu_545_p1 <= std_logic_vector(resize(unsigned(max_loc_1_phi_fu_256_p6),16));

    max_loc_1_phi_fu_256_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, reset_read_read_fu_130_p2, or_cond_fu_314_p2, tmp_8_fu_298_p1, ap_phi_precharge_reg_pp0_iter0_max_loc_1_reg_253, storemerge3_fu_466_p3, zero_load_load_fu_290_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = reset_read_read_fu_130_p2)) and not((ap_const_lv1_0 = zero_load_load_fu_290_p1)))) then 
            max_loc_1_phi_fu_256_p6 <= storemerge3_fu_466_p3;
        elsif ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = reset_read_read_fu_130_p2) and not((ap_const_lv1_0 = or_cond_fu_314_p2))) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = reset_read_read_fu_130_p2)) and (ap_const_lv1_0 = zero_load_load_fu_290_p1)))) then 
            max_loc_1_phi_fu_256_p6 <= tmp_8_fu_298_p1;
        else 
            max_loc_1_phi_fu_256_p6 <= ap_phi_precharge_reg_pp0_iter0_max_loc_1_reg_253;
        end if; 
    end process;

    mem_out0_address0 <= tmp_10_fu_607_p1(11 - 1 downto 0);

    mem_out0_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            mem_out0_ce0 <= ap_const_logic_1;
        else 
            mem_out0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_out1_address0 <= tmp_10_fu_607_p1(11 - 1 downto 0);

    mem_out1_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            mem_out1_ce0 <= ap_const_logic_1;
        else 
            mem_out1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_out2_address0 <= tmp_10_fu_607_p1(10 - 1 downto 0);

    mem_out2_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            mem_out2_ce0 <= ap_const_logic_1;
        else 
            mem_out2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_out3_address0 <= tmp_10_fu_607_p1(10 - 1 downto 0);

    mem_out3_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            mem_out3_ce0 <= ap_const_logic_1;
        else 
            mem_out3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_out4_address0 <= tmp_10_fu_607_p1(10 - 1 downto 0);

    mem_out4_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            mem_out4_ce0 <= ap_const_logic_1;
        else 
            mem_out4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_out5_address0 <= tmp_10_fu_607_p1(10 - 1 downto 0);

    mem_out5_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            mem_out5_ce0 <= ap_const_logic_1;
        else 
            mem_out5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_out6_address0 <= tmp_10_fu_607_p1(10 - 1 downto 0);

    mem_out6_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            mem_out6_ce0 <= ap_const_logic_1;
        else 
            mem_out6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mem_out7_address0 <= tmp_10_fu_607_p1(10 - 1 downto 0);

    mem_out7_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            mem_out7_ce0 <= ap_const_logic_1;
        else 
            mem_out7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    newSel1_fu_521_p3 <= 
        newSel53_cast_fu_511_p1 when (or_cond2_fu_515_p2(0) = '1') else 
        newSel51_cast_cast_fu_495_p3;
    newSel2_fu_711_p3 <= 
        mem_out0_q0 when (sel_tmp15_fu_705_p2(0) = '1') else 
        mem_out1_q0;
    newSel3_fu_725_p3 <= 
        mem_out2_q0 when (sel_tmp13_fu_693_p2(0) = '1') else 
        mem_out3_q0;
    newSel49_cast_cast_fu_487_p3 <= 
        ap_const_lv10_1FF when (sel_tmp2_fu_388_p2(0) = '1') else 
        ap_const_lv10_7F;
    newSel4_fu_739_p3 <= 
        mem_out4_q0 when (sel_tmp11_fu_681_p2(0) = '1') else 
        mem_out5_q0;
    newSel51_cast_cast_fu_495_p3 <= 
        ap_const_lv11_7FF when (tmp_6_fu_368_p2(0) = '1') else 
        ap_const_lv11_1FF;
    newSel53_cast_fu_511_p1 <= std_logic_vector(resize(unsigned(newSel_fu_503_p3),11));
    newSel55_cast_fu_529_p1 <= std_logic_vector(resize(unsigned(newSel1_fu_521_p3),16));
    newSel5_fu_753_p3 <= 
        mem_out6_q0 when (sel_tmp9_fu_669_p2(0) = '1') else 
        mem_out7_q0;
    newSel6_fu_761_p3 <= 
        newSel2_fu_711_p3 when (or_cond3_fu_719_p2(0) = '1') else 
        newSel3_fu_725_p3;
    newSel7_fu_775_p3 <= 
        newSel4_fu_739_p3 when (or_cond5_fu_747_p2(0) = '1') else 
        newSel5_fu_753_p3;
    newSel_cast_cast_fu_479_p3 <= 
        ap_const_lv10_3FF when (sel_tmp5_fu_446_p2(0) = '1') else 
        ap_const_lv10_FF;
    newSel_fu_503_p3 <= 
        newSel_cast_cast_fu_479_p3 when (tmp_11_fu_460_p2(0) = '1') else 
        newSel49_cast_cast_fu_487_p3;
    or_cond1_fu_555_p1 <= (0=>rd_clk_in, others=>'-');
    or_cond1_fu_555_p2 <= (tmp_7_fu_549_p2 and or_cond1_fu_555_p1);
    or_cond2_fu_515_p2 <= (tmp_11_fu_460_p2 or tmp_9_fu_402_p2);
    or_cond3_fu_719_p2 <= (sel_tmp15_fu_705_p2 or sel_tmp14_fu_699_p2);
    or_cond4_fu_733_p2 <= (sel_tmp13_fu_693_p2 or sel_tmp12_fu_687_p2);
    or_cond5_fu_747_p2 <= (sel_tmp11_fu_681_p2 or sel_tmp10_fu_675_p2);
    or_cond6_fu_769_p2 <= (or_cond3_fu_719_p2 or or_cond4_fu_733_p2);
    or_cond_fu_314_p2 <= (zero or tmp_1_fu_308_p2);
    rd_mux <= (mux(0) xor ap_const_logic_1);

    rd_mux_ap_vld_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_pipeline_reg_pp0_iter1_reset_read_reg_804, ap_pipeline_reg_pp0_iter1_or_cond_reg_817)
    begin
        if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_reset_read_reg_804) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_reg_817))) then 
            rd_mux_ap_vld <= ap_const_logic_1;
        else 
            rd_mux_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    reset_read_read_fu_130_p2 <= (0=>reset, others=>'-');
    sel_tmp10_fu_675_p2 <= "1" when (mem = ap_const_lv16_5) else "0";
    sel_tmp11_fu_681_p2 <= "1" when (mem = ap_const_lv16_4) else "0";
    sel_tmp12_fu_687_p2 <= "1" when (mem = ap_const_lv16_3) else "0";
    sel_tmp13_demorgan_fu_434_p2 <= (sel_tmp6_demorgan_fu_416_p2 or tmp_4_fu_356_p2);
    sel_tmp13_fu_693_p2 <= "1" when (mem = ap_const_lv16_2) else "0";
    sel_tmp14_fu_699_p2 <= "1" when (mem = ap_const_lv16_1) else "0";
    sel_tmp15_fu_705_p2 <= "1" when (mem = ap_const_lv16_0) else "0";
    sel_tmp1_fu_382_p2 <= (tmp_fu_344_p2 xor ap_const_lv1_1);
    sel_tmp2_fu_388_p2 <= (tmp_2_fu_350_p2 and sel_tmp1_fu_382_p2);
    sel_tmp3_fu_408_p3 <= 
        sel_tmp_fu_394_p3 when (tmp_9_fu_402_p2(0) = '1') else 
        storemerge1_fu_374_p3;
    sel_tmp4_fu_440_p2 <= (sel_tmp13_demorgan_fu_434_p2 xor ap_const_lv1_1);
    sel_tmp5_fu_446_p2 <= (tmp_5_fu_362_p2 and sel_tmp4_fu_440_p2);
    sel_tmp6_demorgan_fu_416_p2 <= (tmp_fu_344_p2 or tmp_2_fu_350_p2);
    sel_tmp6_fu_422_p2 <= (sel_tmp6_demorgan_fu_416_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_428_p2 <= (tmp_4_fu_356_p2 and sel_tmp6_fu_422_p2);
    sel_tmp8_fu_452_p3 <= 
        ap_const_lv13_1000 when (sel_tmp5_fu_446_p2(0) = '1') else 
        ap_const_lv13_400;
    sel_tmp9_fu_669_p2 <= "1" when (mem = ap_const_lv16_6) else "0";
    sel_tmp_fu_394_p3 <= 
        ap_const_lv13_1000 when (sel_tmp2_fu_388_p2(0) = '1') else 
        ap_const_lv13_400;
    storemerge1_fu_374_p3 <= 
        ap_const_lv13_1000 when (tmp_6_fu_368_p2(0) = '1') else 
        ap_const_lv13_400;
    storemerge3_cast_fu_475_p1 <= std_logic_vector(resize(unsigned(storemerge3_fu_466_p3),16));
    storemerge3_fu_466_p3 <= 
        sel_tmp8_fu_452_p3 when (tmp_11_fu_460_p2(0) = '1') else 
        sel_tmp3_fu_408_p3;

    storemerge_phi_fu_267_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_14_fu_629_p2, ap_phi_precharge_reg_pp0_iter1_storemerge_reg_264, ap_condition_210, ap_condition_217)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then
            if ((ap_condition_217 = ap_const_boolean_1)) then 
                storemerge_phi_fu_267_p4 <= ap_const_lv16_0;
            elsif ((ap_condition_210 = ap_const_boolean_1)) then 
                storemerge_phi_fu_267_p4 <= tmp_14_fu_629_p2;
            else 
                storemerge_phi_fu_267_p4 <= ap_phi_precharge_reg_pp0_iter1_storemerge_reg_264;
            end if;
        else 
            storemerge_phi_fu_267_p4 <= ap_phi_precharge_reg_pp0_iter1_storemerge_reg_264;
        end if; 
    end process;

        tmp_10_fu_607_p1 <= std_logic_vector(resize(signed(pos_r),32));

    tmp_11_fu_460_p2 <= (sel_tmp5_fu_446_p2 or sel_tmp7_fu_428_p2);
    tmp_12_fu_623_p2 <= "1" when (pos_r = trig) else "0";
    tmp_13_fu_792_p2 <= std_logic_vector(unsigned(mem) + unsigned(ap_const_lv16_1));
    tmp_14_fu_629_p2 <= std_logic_vector(unsigned(pos_r) + unsigned(ap_const_lv16_1));
    tmp_15_fu_573_p2 <= std_logic_vector(unsigned(read_cnt) + unsigned(ap_const_lv16_1));
    tmp_16_fu_565_p3 <= read_cnt_start(15 downto 15);
    tmp_1_fu_308_p2 <= "1" when (signed(read_cnt) < signed(max)) else "0";
    tmp_2_fu_350_p2 <= "1" when (numbits_V = ap_const_lv16_1400) else "0";
    tmp_3_fu_652_p2 <= (mux xor ap_const_lv1_1);
    tmp_4_fu_356_p2 <= "1" when (numbits_V = ap_const_lv16_600) else "0";
    tmp_5_fu_362_p2 <= "1" when (numbits_V = ap_const_lv16_1800) else "0";
    tmp_6_fu_368_p2 <= "1" when (numbits_V = ap_const_lv16_2000) else "0";
    tmp_7_fu_549_p2 <= "1" when (signed(read_cnt) < signed(max_loc_1_cast_fu_545_p1)) else "0";
    tmp_8_fu_298_p1 <= max(13 - 1 downto 0);
    tmp_9_fu_402_p2 <= (sel_tmp2_fu_388_p2 or tmp_fu_344_p2);
    tmp_fu_344_p2 <= "1" when (numbits_V = ap_const_lv16_500) else "0";
    tmp_s_fu_585_p2 <= std_logic_vector(unsigned(read_cnt_start) + unsigned(ap_const_lv16_1));
    zero_load_load_fu_290_p1 <= zero;
end behav;
