$date
	Sun Feb  6 23:49:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module j_ctr_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var reg 8 $ q [0:7] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
1"
b0 !
$end
#5
0"
#10
1"
#15
0"
#20
0#
1"
#25
0"
#30
b10000000 !
b10000000 $
1"
#35
0"
#40
b11000000 !
b11000000 $
1"
#45
0"
#50
b11100000 !
b11100000 $
1"
#55
0"
#60
b11110000 !
b11110000 $
1"
#65
0"
#70
b11111000 !
b11111000 $
1"
#75
0"
#80
b11111100 !
b11111100 $
1"
#85
0"
#90
b11111110 !
b11111110 $
1"
#95
0"
#100
b11111111 !
b11111111 $
1"
#105
0"
#110
b1111111 !
b1111111 $
1"
#115
0"
#120
b111111 !
b111111 $
1"
#125
0"
#130
b11111 !
b11111 $
1"
#135
0"
#140
b1111 !
b1111 $
1"
#145
0"
#150
b111 !
b111 $
1"
#155
0"
#160
b11 !
b11 $
1"
#165
0"
#170
b1 !
b1 $
1"
