// Seed: 3803193819
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output wor id_2,
    input tri0 id_3,
    input tri1 id_4
    , id_17,
    output tri id_5,
    output tri0 id_6,
    input uwire id_7,
    input wire id_8,
    output tri1 id_9,
    input wire id_10,
    output wire id_11,
    output logic id_12,
    output supply1 id_13,
    input tri1 id_14,
    input tri1 id_15
);
  assign id_0 = 1;
  wire id_18;
  final $signed(18);
  ;
  module_0 modCall_1 (
      id_18,
      id_17
  );
  initial
    forever begin : LABEL_0
      id_12 = -1'b0;
    end
  logic [-1 : 1 'b0] id_19;
  id_20 :
  assert property (@(posedge 1 == 1 - id_20) 1'b0 - -1)
  else $signed(25);
  ;
endmodule
