<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス DtbFault</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceAlphaISA.html">AlphaISA</a>::<a class="el" href="classAlphaISA_1_1DtbFault.html">DtbFault</a>
  </div>
</div>
<div class="contents">
<h1>クラス DtbFault</h1><!-- doxytag: class="AlphaISA::DtbFault" --><!-- doxytag: inherits="AlphaISA::AlphaFault" -->
<p><code>#include &lt;<a class="el" href="arch_2alpha_2faults_8hh_source.html">faults.hh</a>&gt;</code></p>
<div class="dynheader">
DtbFaultに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classAlphaISA_1_1DtbFault.gif" usemap="#DtbFault_map" alt=""/>
  <map id="DtbFault_map" name="DtbFault_map">
<area href="classAlphaISA_1_1AlphaFault.html" alt="AlphaFault" shape="rect" coords="248,112,362,136"/>
<area href="classFaultBase.html" alt="FaultBase" shape="rect" coords="248,56,362,80"/>
<area href="classRefCounted.html" alt="RefCounted" shape="rect" coords="248,0,362,24"/>
<area href="classAlphaISA_1_1DtbAcvFault.html" alt="DtbAcvFault" shape="rect" coords="0,224,114,248"/>
<area href="classAlphaISA_1_1DtbAlignmentFault.html" alt="DtbAlignmentFault" shape="rect" coords="124,224,238,248"/>
<area href="classAlphaISA_1_1DtbPageFault.html" alt="DtbPageFault" shape="rect" coords="248,224,362,248"/>
<area href="classAlphaISA_1_1NDtbMissFault.html" alt="NDtbMissFault" shape="rect" coords="372,224,486,248"/>
<area href="classAlphaISA_1_1PDtbMissFault.html" alt="PDtbMissFault" shape="rect" coords="496,224,610,248"/>
</map>
 </div>
</div>

<p><a href="classAlphaISA_1_1DtbFault-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbFault.html#a74e89dcaff8c62058a1ecabdf3b0e641">DtbFault</a> (<a class="el" href="structAlphaISA_1_1VAddr.html">VAddr</a> _vaddr, <a class="el" href="classFlags.html">Request::Flags</a> _reqFlags, uint64_t _flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbFault.html#a09ac100f5ad40cf1726c4e60925c2522">name</a> () const =0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">FaultVect</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbFault.html#ae7a41506fab06a3c1e392f5286f14c66">vect</a> ()=0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">FaultStat</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbFault.html#a4b643982263b390349238a6711216763">countStat</a> ()=0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbFault.html#a2bd783b42262278d41157d428e1f8d6f">invoke</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> inst=<a class="el" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst::nullStaticInstPtr</a>)</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAlphaISA_1_1VAddr.html">VAddr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbFault.html#a48d5190e0fd672e7fe9d248a670b8ea3">vaddr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classFlags.html">Request::Flags</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbFault.html#a4342a385c094b40ed46b0674fbb0b223">reqFlags</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbFault.html#a899a76dc5f03f0d4ea3793c339e07ee9">flags</a></td></tr>
</table>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a74e89dcaff8c62058a1ecabdf3b0e641"></a><!-- doxytag: member="AlphaISA::DtbFault::DtbFault" ref="a74e89dcaff8c62058a1ecabdf3b0e641" args="(VAddr _vaddr, Request::Flags _reqFlags, uint64_t _flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAlphaISA_1_1DtbFault.html">DtbFault</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structAlphaISA_1_1VAddr.html">VAddr</a>&nbsp;</td>
          <td class="paramname"> <em>_vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classFlags.html">Request::Flags</a>&nbsp;</td>
          <td class="paramname"> <em>_reqFlags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>_flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00140"></a>00140         : <a class="code" href="classAlphaISA_1_1DtbFault.html#a48d5190e0fd672e7fe9d248a670b8ea3">vaddr</a>(_vaddr), <a class="code" href="classAlphaISA_1_1DtbFault.html#a4342a385c094b40ed46b0674fbb0b223">reqFlags</a>(_reqFlags), <a class="code" href="classAlphaISA_1_1DtbFault.html#a899a76dc5f03f0d4ea3793c339e07ee9">flags</a>(_flags)
<a name="l00141"></a>00141     { }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a4b643982263b390349238a6711216763"></a><!-- doxytag: member="AlphaISA::DtbFault::countStat" ref="a4b643982263b390349238a6711216763" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">FaultStat</a>&amp; countStat </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classAlphaISA_1_1AlphaFault.html#a5d92ccd11b5cd6b04f02bd0a088b776c">AlphaFault</a>を実装しています。</p>

<p><a class="el" href="classAlphaISA_1_1NDtbMissFault.html#a6c79663c761ff57265459f7e3aefaf4c">NDtbMissFault</a>, <a class="el" href="classAlphaISA_1_1PDtbMissFault.html#a6c79663c761ff57265459f7e3aefaf4c">PDtbMissFault</a>, <a class="el" href="classAlphaISA_1_1DtbPageFault.html#a6c79663c761ff57265459f7e3aefaf4c">DtbPageFault</a>, <a class="el" href="classAlphaISA_1_1DtbAcvFault.html#a6c79663c761ff57265459f7e3aefaf4c">DtbAcvFault</a>, と <a class="el" href="classAlphaISA_1_1DtbAlignmentFault.html#a6c79663c761ff57265459f7e3aefaf4c">DtbAlignmentFault</a>で実装されています。</p>

</div>
</div>
<a class="anchor" id="a2bd783b42262278d41157d428e1f8d6f"></a><!-- doxytag: member="AlphaISA::DtbFault::invoke" ref="a2bd783b42262278d41157d428e1f8d6f" args="(ThreadContext *tc, StaticInstPtr inst=StaticInst::nullStaticInstPtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void invoke </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em> = <code><a class="el" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst::nullStaticInstPtr</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classAlphaISA_1_1AlphaFault.html#a2bd783b42262278d41157d428e1f8d6f">AlphaFault</a>を再定義しています。</p>

<p><a class="el" href="classAlphaISA_1_1NDtbMissFault.html#a2bd783b42262278d41157d428e1f8d6f">NDtbMissFault</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00143"></a>00143 {
<a name="l00144"></a>00144     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {
<a name="l00145"></a>00145         <span class="comment">// Set fault address and flags.  Even though we&apos;re modeling an</span>
<a name="l00146"></a>00146         <span class="comment">// EV5, we use the EV6 technique of not latching fault registers</span>
<a name="l00147"></a>00147         <span class="comment">// on VPTE loads (instead of locking the registers until IPR_VA is</span>
<a name="l00148"></a>00148         <span class="comment">// read, like the EV5).  The EV6 approach is cleaner and seems to</span>
<a name="l00149"></a>00149         <span class="comment">// work with EV5 PAL code, but not the other way around.</span>
<a name="l00150"></a>00150         <span class="keywordflow">if</span> (!tc-&gt;<a class="code" href="classThreadContext.html#a6b21c2b589ae3065643986e1c3e5f6fa">misspeculating</a>() &amp;&amp;
<a name="l00151"></a>00151             <a class="code" href="classAlphaISA_1_1DtbFault.html#a4342a385c094b40ed46b0674fbb0b223">reqFlags</a>.<a class="code" href="classFlags.html#af3d473e1675288811ae75089c45bdced">noneSet</a>(<a class="code" href="classRequest.html#a58cc46d2f1ce828ebbc76f065fa7fb09">Request::VPTE</a> | <a class="code" href="classRequest.html#a493dbbff4fa5325d5492ccd772bb47be">Request::PREFETCH</a>)) {
<a name="l00152"></a>00152             <span class="comment">// set VA register with faulting address</span>
<a name="l00153"></a>00153             tc-&gt;<a class="code" href="classThreadContext.html#a2987c1ff22ebdf6cdf354a31462bdbfb">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a515e6de2fa2562a4e9c1ef0201f85812">IPR_VA</a>, <a class="code" href="classAlphaISA_1_1DtbFault.html#a48d5190e0fd672e7fe9d248a670b8ea3">vaddr</a>);
<a name="l00154"></a>00154 
<a name="l00155"></a>00155             <span class="comment">// set MM_STAT register flags</span>
<a name="l00156"></a>00156             <a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a> machInst = inst-&gt;machInst;
<a name="l00157"></a>00157             tc-&gt;<a class="code" href="classThreadContext.html#a2987c1ff22ebdf6cdf354a31462bdbfb">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a637423e4f7001758ea6ffad54fef64f2">IPR_MM_STAT</a>,
<a name="l00158"></a>00158                 (((<a class="code" href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">Opcode</a>(machInst) &amp; 0x3f) &lt;&lt; 11) |
<a name="l00159"></a>00159                  ((<a class="code" href="namespaceAlphaISA.html#a5fb6bfaf48ec71f9e3354545d3aa85ff">Ra</a>(machInst) &amp; 0x1f) &lt;&lt; 6) |
<a name="l00160"></a>00160                  (<a class="code" href="classAlphaISA_1_1DtbFault.html#a899a76dc5f03f0d4ea3793c339e07ee9">flags</a> &amp; 0x3f)));
<a name="l00161"></a>00161 
<a name="l00162"></a>00162             <span class="comment">// set VA_FORM register with faulting formatted address</span>
<a name="l00163"></a>00163             tc-&gt;<a class="code" href="classThreadContext.html#a2987c1ff22ebdf6cdf354a31462bdbfb">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aae18561b40e10b14c67db6b0dfead739">IPR_VA_FORM</a>,
<a name="l00164"></a>00164                 tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa7a1429cf4fce4916ff868fb83a0a84c">IPR_MVPTBR</a>) | (<a class="code" href="classAlphaISA_1_1DtbFault.html#a48d5190e0fd672e7fe9d248a670b8ea3">vaddr</a>.vpn() &lt;&lt; 3));
<a name="l00165"></a>00165         }
<a name="l00166"></a>00166     }
<a name="l00167"></a>00167 
<a name="l00168"></a>00168     <a class="code" href="classAlphaISA_1_1DtbFault.html#a2bd783b42262278d41157d428e1f8d6f">AlphaFault::invoke</a>(tc);
<a name="l00169"></a>00169 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a09ac100f5ad40cf1726c4e60925c2522"></a><!-- doxytag: member="AlphaISA::DtbFault::name" ref="a09ac100f5ad40cf1726c4e60925c2522" args="() const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> name </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classFaultBase.html#aad960357563b8b969d2dffdcc6861de7">FaultBase</a>を実装しています。</p>

<p><a class="el" href="classAlphaISA_1_1NDtbMissFault.html#a73adb23259baf912a81683a9790a303f">NDtbMissFault</a>, <a class="el" href="classAlphaISA_1_1PDtbMissFault.html#a73adb23259baf912a81683a9790a303f">PDtbMissFault</a>, <a class="el" href="classAlphaISA_1_1DtbPageFault.html#a73adb23259baf912a81683a9790a303f">DtbPageFault</a>, <a class="el" href="classAlphaISA_1_1DtbAcvFault.html#a73adb23259baf912a81683a9790a303f">DtbAcvFault</a>, と <a class="el" href="classAlphaISA_1_1DtbAlignmentFault.html#a73adb23259baf912a81683a9790a303f">DtbAlignmentFault</a>で実装されています。</p>

</div>
</div>
<a class="anchor" id="ae7a41506fab06a3c1e392f5286f14c66"></a><!-- doxytag: member="AlphaISA::DtbFault::vect" ref="ae7a41506fab06a3c1e392f5286f14c66" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">FaultVect</a> vect </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classAlphaISA_1_1AlphaFault.html#ac141ef2ab527bd4d5c079ddff2e8b4aa">AlphaFault</a>を実装しています。</p>

<p><a class="el" href="classAlphaISA_1_1NDtbMissFault.html#ae15c5d7ab0162821b93d668d0b225198">NDtbMissFault</a>, <a class="el" href="classAlphaISA_1_1PDtbMissFault.html#ae15c5d7ab0162821b93d668d0b225198">PDtbMissFault</a>, <a class="el" href="classAlphaISA_1_1DtbPageFault.html#ae15c5d7ab0162821b93d668d0b225198">DtbPageFault</a>, <a class="el" href="classAlphaISA_1_1DtbAcvFault.html#ae15c5d7ab0162821b93d668d0b225198">DtbAcvFault</a>, と <a class="el" href="classAlphaISA_1_1DtbAlignmentFault.html#ae15c5d7ab0162821b93d668d0b225198">DtbAlignmentFault</a>で実装されています。</p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a899a76dc5f03f0d4ea3793c339e07ee9"></a><!-- doxytag: member="AlphaISA::DtbFault::flags" ref="a899a76dc5f03f0d4ea3793c339e07ee9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classAlphaISA_1_1DtbFault.html#a899a76dc5f03f0d4ea3793c339e07ee9">flags</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4342a385c094b40ed46b0674fbb0b223"></a><!-- doxytag: member="AlphaISA::DtbFault::reqFlags" ref="a4342a385c094b40ed46b0674fbb0b223" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classFlags.html">Request::Flags</a> <a class="el" href="classAlphaISA_1_1DtbFault.html#a4342a385c094b40ed46b0674fbb0b223">reqFlags</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a48d5190e0fd672e7fe9d248a670b8ea3"></a><!-- doxytag: member="AlphaISA::DtbFault::vaddr" ref="a48d5190e0fd672e7fe9d248a670b8ea3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAlphaISA_1_1VAddr.html">VAddr</a> <a class="el" href="classAlphaISA_1_1DtbFault.html#a48d5190e0fd672e7fe9d248a670b8ea3">vaddr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/alpha/<a class="el" href="arch_2alpha_2faults_8hh_source.html">faults.hh</a></li>
<li>arch/alpha/<a class="el" href="arch_2alpha_2faults_8cc.html">faults.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
