$date
	Fri Mar 31 14:05:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_testbench $end
$scope module dut1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # out $end
$var wire 1 $ sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
z#
x"
x!
$end
#100
1!
#200
1$
#300
x$
x!
#320
1!
#420
