

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_col_bound_height_col_bound_row'
================================================================
* Date:           Sat Apr  5 07:23:28 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.998 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      482|      482|  2.410 us|  2.410 us|  482|  482|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- col_bound_height_col_bound_row  |      480|      480|         2|          1|          1|   480|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      108|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       46|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       46|      180|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln21_1_fu_166_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln21_fu_140_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln22_fu_224_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln24_fu_213_p2       |         +|   0|  0|  21|          14|          14|
    |icmp_ln21_fu_134_p2      |      icmp|   0|  0|  11|           9|           7|
    |icmp_ln22_fu_152_p2      |      icmp|   0|  0|  10|           5|           6|
    |or_ln21_fu_188_p2        |        or|   0|  0|  14|          14|           9|
    |select_ln21_1_fu_172_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln21_fu_158_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 108|          64|          47|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_k_load                 |   9|          2|    5|         10|
    |i_fu_56                                 |   9|          2|    5|         10|
    |indvar_flatten12_fu_60                  |   9|          2|    9|         18|
    |k_fu_52                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   40|         80|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_56                  |   5|   0|    5|          0|
    |indvar_flatten12_fu_60   |   9|   0|    9|          0|
    |k_fu_52                  |   5|   0|    5|          0|
    |zext_ln23_reg_269        |  10|   0|   64|         54|
    |zext_ln24_reg_279        |  14|   0|   64|         50|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  46|   0|  150|        104|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|orig_address0  |  out|   14|   ap_memory|                                               orig|         array|
|orig_ce0       |  out|    1|   ap_memory|                                               orig|         array|
|orig_q0        |   in|   32|   ap_memory|                                               orig|         array|
|orig_address1  |  out|   14|   ap_memory|                                               orig|         array|
|orig_ce1       |  out|    1|   ap_memory|                                               orig|         array|
|orig_q1        |   in|   32|   ap_memory|                                               orig|         array|
|sol_address0   |  out|   14|   ap_memory|                                                sol|         array|
|sol_ce0        |  out|    1|   ap_memory|                                                sol|         array|
|sol_we0        |  out|    1|   ap_memory|                                                sol|         array|
|sol_d0         |  out|   32|   ap_memory|                                                sol|         array|
|sol_address1   |  out|   14|   ap_memory|                                                sol|         array|
|sol_ce1        |  out|    1|   ap_memory|                                                sol|         array|
|sol_we1        |  out|    1|   ap_memory|                                                sol|         array|
|sol_d1         |  out|   32|   ap_memory|                                                sol|         array|
+---------------+-----+-----+------------+---------------------------------------------------+--------------+

