cache
memory system
trace-driven simulation
TLB
trap-driven simulation
