{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632496130811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632496130811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 24 18:08:50 2021 " "Processing started: Fri Sep 24 18:08:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632496130811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632496130811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shift_reg -c shift_reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off shift_reg -c shift_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632496130811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632496131061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632496131061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semisigments_show.sv 1 1 " "Found 1 design units, including 1 entities, in source file semisigments_show.sv" { { "Info" "ISGN_ENTITY_NAME" "1 semisigments_show " "Found entity 1: semisigments_show" {  } { { "semisigments_show.sv" "" { Text "D:/Documents/Univer/PRSNK_Sharagina/Lab_1/semisigments_show.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632496136651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632496136651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semisegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file semisegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 semisegment " "Found entity 1: semisegment" {  } { { "semisegment.sv" "" { Text "D:/Documents/Univer/PRSNK_Sharagina/Lab_1/semisegment.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632496136651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632496136651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generator " "Found entity 1: generator" {  } { { "generator.sv" "" { Text "D:/Documents/Univer/PRSNK_Sharagina/Lab_1/generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632496136651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632496136651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncing.sv 1 1 " "Found 1 design units, including 1 entities, in source file bouncing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bouncing " "Found entity 1: bouncing" {  } { { "bouncing.sv" "" { Text "D:/Documents/Univer/PRSNK_Sharagina/Lab_1/bouncing.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632496136651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632496136651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.sv" "" { Text "D:/Documents/Univer/PRSNK_Sharagina/Lab_1/shift_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632496136651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632496136651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_o shift_reg.sv(30) " "Verilog HDL Implicit Net warning at shift_reg.sv(30): created implicit net for \"clk_o\"" {  } { { "shift_reg.sv" "" { Text "D:/Documents/Univer/PRSNK_Sharagina/Lab_1/shift_reg.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632496136651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shift_reg " "Elaborating entity \"shift_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632496136683 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_o shift_reg.sv(30) " "Verilog HDL or VHDL warning at shift_reg.sv(30): object \"clk_o\" assigned a value but never read" {  } { { "shift_reg.sv" "" { Text "D:/Documents/Univer/PRSNK_Sharagina/Lab_1/shift_reg.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632496136683 "|shift_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_18 shift_reg.sv(35) " "Verilog HDL or VHDL warning at shift_reg.sv(35): object \"clock_18\" assigned a value but never read" {  } { { "shift_reg.sv" "" { Text "D:/Documents/Univer/PRSNK_Sharagina/Lab_1/shift_reg.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632496136683 "|shift_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "semisigments_show semisigments_show:show_sems " "Elaborating entity \"semisigments_show\" for hierarchy \"semisigments_show:show_sems\"" {  } { { "shift_reg.sv" "show_sems" { Text "D:/Documents/Univer/PRSNK_Sharagina/Lab_1/shift_reg.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632496136683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator semisigments_show:show_sems\|generator:gen_led " "Elaborating entity \"generator\" for hierarchy \"semisigments_show:show_sems\|generator:gen_led\"" {  } { { "semisigments_show.sv" "gen_led" { Text "D:/Documents/Univer/PRSNK_Sharagina/Lab_1/semisigments_show.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632496136683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "semisegment semisigments_show:show_sems\|semisegment:seg_dig_0 " "Elaborating entity \"semisegment\" for hierarchy \"semisigments_show:show_sems\|semisegment:seg_dig_0\"" {  } { { "semisigments_show.sv" "seg_dig_0" { Text "D:/Documents/Univer/PRSNK_Sharagina/Lab_1/semisigments_show.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632496136683 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "semisigments_show.sv" "" { Text "D:/Documents/Univer/PRSNK_Sharagina/Lab_1/semisigments_show.sv" 45 -1 0 } } { "shift_reg.sv" "" { Text "D:/Documents/Univer/PRSNK_Sharagina/Lab_1/shift_reg.sv" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1632496136964 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1632496136964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632496137019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632496137348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632496137348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632496137379 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632496137379 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632496137379 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632496137379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632496137379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 24 18:08:57 2021 " "Processing ended: Fri Sep 24 18:08:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632496137379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632496137379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632496137379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632496137379 ""}
