# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../c3540/c3540_sim.vhd" \

# Do not sort compile order
nosort
