
---------- Begin Simulation Statistics ----------
final_tick                                 5000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173897                       # Simulator instruction rate (inst/s)
host_mem_usage                                 996504                       # Number of bytes of host memory used
host_op_rate                                   307658                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.00                       # Real time elapsed on the host
host_tick_rate                             1249177730                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      696012                       # Number of instructions simulated
sim_ops                                       1231437                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005000                       # Number of seconds simulated
sim_ticks                                  5000000000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                          146564                       # Number of branches fetched
system.cpu00.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu00.committedInsts                    696012                       # Number of instructions committed
system.cpu00.committedOps                     1231437                       # Number of ops (including micro ops) committed
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.rdAccesses                     69764                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                         158                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                    121785                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                        1281                       # TLB misses on write requests
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                    818979                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                          68                       # TLB misses on write requests
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                        2993973                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                  2993973                       # Number of busy cycles
system.cpu00.num_cc_register_reads             737436                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes            645266                       # number of times the CC registers were written
system.cpu00.num_conditional_control_insts       126455                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                  930                       # Number of float alu accesses
system.cpu00.num_fp_insts                         930                       # number of float instructions
system.cpu00.num_fp_register_reads               1504                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes               705                       # number of times the floating registers were written
system.cpu00.num_func_calls                      9747                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses             1219715                       # Number of integer alu accesses
system.cpu00.num_int_insts                    1219715                       # number of integer instructions
system.cpu00.num_int_register_reads           2295733                       # number of times the integer registers were read
system.cpu00.num_int_register_writes           985981                       # number of times the integer registers were written
system.cpu00.num_load_insts                     69761                       # Number of load instructions
system.cpu00.num_mem_refs                      191545                       # number of memory refs
system.cpu00.num_store_insts                   121784                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                5248      0.43%      0.43% # Class of executed instruction
system.cpu00.op_class::IntAlu                 1017782     82.65%     83.08% # Class of executed instruction
system.cpu00.op_class::IntMult                    579      0.05%     83.12% # Class of executed instruction
system.cpu00.op_class::IntDiv                   15636      1.27%     84.39% # Class of executed instruction
system.cpu00.op_class::FloatAdd                    15      0.00%     84.39% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     84.39% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     84.39% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     84.39% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     84.39% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     84.39% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    8      0.00%     84.39% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     84.39% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     84.39% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     84.39% # Class of executed instruction
system.cpu00.op_class::SimdAlu                    103      0.01%     84.40% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     84.40% # Class of executed instruction
system.cpu00.op_class::SimdCvt                    174      0.01%     84.42% # Class of executed instruction
system.cpu00.op_class::SimdMisc                   310      0.03%     84.44% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     84.44% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     84.44% # Class of executed instruction
system.cpu00.op_class::SimdShift                   26      0.00%     84.44% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     84.44% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     84.44% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 7      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 3      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                1      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     84.45% # Class of executed instruction
system.cpu00.op_class::MemRead                  69622      5.65%     90.10% # Class of executed instruction
system.cpu00.op_class::MemWrite                121749      9.89%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead               139      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               35      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  1231437                       # Class of executed instruction
system.cpu00.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                 436                       # Number of system calls
system.cpu01.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu04.idle_fraction                          1                       # Percentage of idle cycles
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu04.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON    5000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1670                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     141809.99                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                37192.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples     29349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     18442.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       269.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    134.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       105.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      19.53                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         2.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    134918400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             134918400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    225651200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            225651200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0     90732800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             90732800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         4818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    389.406393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   228.868895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.145716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1295     26.88%     26.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1304     27.07%     53.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          358      7.43%     61.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          315      6.54%     67.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          171      3.55%     71.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          188      3.90%     75.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          159      3.30%     78.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          172      3.57%     82.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          856     17.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4818                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1348992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  674592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  527616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               453664                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       674592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             674592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0       453664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          453664                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0        21081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     37187.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       674496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 134899200.000000000000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0    783940750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0        14177                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0   6563458.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.ruby.dir_cntrl0       263808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.ruby.dir_cntrl0 52761600.000000000000                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.ruby.dir_cntrl0  93050149750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                  5906                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          515                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               56893                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7763                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          515                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.ruby.dir_cntrl0        21081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0        14177                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14177                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    83.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                8                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000456495500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.885437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.623820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.076364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           498     96.70%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      1.75%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            7      1.36%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   21078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     21081                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 21081                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       21081                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 85.72                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    18068                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  105390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    4999936500                       # Total gap between requests
system.mem_ctrls.totMemAccLat               783940750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    388728250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.124514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              513     99.61%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    14177                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                14177                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      14177                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                77.80                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    6435                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            351951060                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 17407320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1135576230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            511.149366                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     29012500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     143260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    683492000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1003553250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     650371750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2490310500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             19140000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  9252210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       385371840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                74898600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         338666640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        201823320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2555746830                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           4169071250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               21224520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            338023680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 17000340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1112504340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            512.531952                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     36754000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     143520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    676761750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1083904500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     619336250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2439723500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             22020480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  9032100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       416210400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                75598320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         339281280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        210714780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2562659760                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           4200364000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               21809160                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement          232      0.00%      0.00%
system.ruby.Directory_Controller.Data           14177      0.00%      0.00%
system.ruby.Directory_Controller.Fetch          21081      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch        21081      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data        21081      0.00%      0.00%
system.ruby.Directory_Controller.M.CleanReplacement          232      0.00%      0.00%
system.ruby.Directory_Controller.M.Data         14177      0.00%      0.00%
system.ruby.Directory_Controller.MI.Memory_Ack        14177      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack        14177      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        21081      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       817809                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      817809    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       817809                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           64                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          639                      
system.ruby.IFETCH.latency_hist_seqr::samples       818979                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.062556                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.005369                      
system.ruby.IFETCH.latency_hist_seqr::stdev     1.901410                      
system.ruby.IFETCH.latency_hist_seqr     |      818956    100.00%    100.00% |           1      0.00%    100.00% |          13      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       818979                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         1170                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    44.788034                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    42.428571                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    24.830605                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1147     98.03%     98.03% |           1      0.09%     98.12% |          13      1.11%     99.23% |           6      0.51%     99.74% |           0      0.00%     99.74% |           3      0.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         1170                      
system.ruby.L1Cache_Controller.Ack_all   |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           34                      
system.ruby.L1Cache_Controller.Data_all_Acks |       21424    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total        21424                      
system.ruby.L1Cache_Controller.I.Ifetch  |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           12                      
system.ruby.L1Cache_Controller.I.Load    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       19823    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total        19823                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1601    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1601                      
system.ruby.L1Cache_Controller.Ifetch    |      818979    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       818979                      
system.ruby.L1Cache_Controller.Inv       |         275    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total          275                      
system.ruby.L1Cache_Controller.L1_Replacement |       19175    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        19175                      
system.ruby.L1Cache_Controller.Load      |       63706    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        63706                      
system.ruby.L1Cache_Controller.M.Inv     |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total            1                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       18880    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total        18880                      
system.ruby.L1Cache_Controller.M.Load    |       60344    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        60344                      
system.ruby.L1Cache_Controller.M.Store   |      107985    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       107985                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       18880    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total        18880                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1158    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1158                      
system.ruby.L1Cache_Controller.NP.Inv    |          71    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total           71                      
system.ruby.L1Cache_Controller.NP.Load   |         430    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          430                      
system.ruby.L1Cache_Controller.NP.Store  |       19824    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total        19824                      
system.ruby.L1Cache_Controller.S.Ifetch  |      817809    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       817809                      
system.ruby.L1Cache_Controller.S.Inv     |         203    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          203                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         295    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          295                      
system.ruby.L1Cache_Controller.S.Load    |        2931    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total         2931                      
system.ruby.L1Cache_Controller.S.Store   |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           34                      
system.ruby.L1Cache_Controller.SM.Ack_all |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           34                      
system.ruby.L1Cache_Controller.Store     |      127843    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       127843                      
system.ruby.L1Cache_Controller.WB_Ack    |       18880    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total        18880                      
system.ruby.L2Cache_Controller.Ack_all            274      0.00%      0.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock        19857      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data        19722      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1359      0.00%      0.00%
system.ruby.L2Cache_Controller.I_I.Ack_all          232      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            431      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX          19824      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1170      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX          18880      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           34      0.00%      0.00%
system.ruby.L2Cache_Controller.L2_Replacement        14176      0.00%      0.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean          233      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS          135      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          102      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L2_Replacement        14134      0.00%      0.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX        18880      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock        19823      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack        14409      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack          14409      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data         21081      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          197      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX        19722      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1162      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           99      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR            8      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           34      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement           42      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean          232      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           34      0.00%      0.00%
system.ruby.L2Cache_Controller.S_I.Ack_all           42      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              1      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        63275                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       63275    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        63275                      
system.ruby.LD.latency_hist_seqr::bucket_size           64                      
system.ruby.LD.latency_hist_seqr::max_bucket          639                      
system.ruby.LD.latency_hist_seqr::samples        63706                      
system.ruby.LD.latency_hist_seqr::mean       1.216683                      
system.ruby.LD.latency_hist_seqr::gmean      1.020077                      
system.ruby.LD.latency_hist_seqr::stdev      5.147907                      
system.ruby.LD.latency_hist_seqr         |       63693     99.98%     99.98% |           1      0.00%     99.98% |           2      0.00%     99.98% |           1      0.00%     99.99% |           0      0.00%     99.99% |           9      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         63706                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.LD.miss_latency_hist_seqr::samples          431                      
system.ruby.LD.miss_latency_hist_seqr::mean    33.027842                      
system.ruby.LD.miss_latency_hist_seqr::gmean    18.881764                      
system.ruby.LD.miss_latency_hist_seqr::stdev    53.897441                      
system.ruby.LD.miss_latency_hist_seqr    |         418     96.98%     96.98% |           1      0.23%     97.22% |           2      0.46%     97.68% |           1      0.23%     97.91% |           0      0.00%     97.91% |           9      2.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          431                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples         2831                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        2831    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total         2831                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples         2832                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean     1.002119                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     1.000687                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev     0.112747                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |        2831     99.96%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total         2832                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean            7                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean     7.000000                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples         2832                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |        2832    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total         2832                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples         2832                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |        2832    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total         2832                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples         3220                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        3220    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total         3220                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.latency_hist_seqr::samples         3226                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.054867                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.005604                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     1.612287                      
system.ruby.RMW_Read.latency_hist_seqr   |        3221     99.85%     99.85% |           2      0.06%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           1      0.03%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total         3226                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            6                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean    30.500000                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    20.175109                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    25.185313                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           1     16.67%     16.67% |           2     33.33%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           2     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            6                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        99102                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       99102    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        99102                      
system.ruby.ST.latency_hist_seqr::bucket_size           64                      
system.ruby.ST.latency_hist_seqr::max_bucket          639                      
system.ruby.ST.latency_hist_seqr::samples       118952                      
system.ruby.ST.latency_hist_seqr::mean       8.810764                      
system.ruby.ST.latency_hist_seqr::gmean      1.878699                      
system.ruby.ST.latency_hist_seqr::stdev     22.302919                      
system.ruby.ST.latency_hist_seqr         |      117983     99.19%     99.19% |         228      0.19%     99.38% |         484      0.41%     99.78% |         136      0.11%     99.90% |           8      0.01%     99.91% |         110      0.09%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total        118952                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.ST.miss_latency_hist_seqr::samples        19850                      
system.ruby.ST.miss_latency_hist_seqr::mean    47.806348                      
system.ruby.ST.miss_latency_hist_seqr::gmean    43.762380                      
system.ruby.ST.miss_latency_hist_seqr::stdev    33.994189                      
system.ruby.ST.miss_latency_hist_seqr    |       18881     95.12%     95.12% |         228      1.15%     96.27% |         484      2.44%     98.71% |         136      0.69%     99.39% |           8      0.04%     99.43% |         110      0.55%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total        19850                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                 136574                       # delay histogram for all message
system.ruby.delayHist::mean                  1.492605                       # delay histogram for all message
system.ruby.delayHist::stdev                 1.721120                       # delay histogram for all message
system.ruby.delayHist                    |       36819     26.96%     26.96% |       60983     44.65%     71.61% |       19892     14.56%     86.18% |           0      0.00%     86.18% |         379      0.28%     86.45% |        9438      6.91%     93.36% |        9063      6.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                   136574                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         60196                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         2.712938                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        1.933256                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         850      1.41%      1.41% |       20708     34.40%     35.81% |       19758     32.82%     68.64% |           0      0.00%     68.64% |         379      0.63%     69.27% |        9438     15.68%     84.94% |        9063     15.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           60196                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         76103                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.529125                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.502669                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |       35969     47.26%     47.26% |       40000     52.56%     99.82% |         134      0.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           76103                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           275                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean                1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean               1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |         275    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             275                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.002108                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4582.970350                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.003549                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.993250                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.004466                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.993300                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.001441                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3167.976000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       989069                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      989069    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       989069                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       191549                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits       171260                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        20289                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       818979                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       817809                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1170                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.337516                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  1669.999442                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.026946                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  3339.996653                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  2771.987050                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time  2645.264930                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.004034                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3515.226650                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.010632                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time  1669.936971                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.004216                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.998100                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   499.981600                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.004034                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  7426.771765                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses        21459                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          378                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        21081                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.006950                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   613.165650                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.003576                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3501.512046                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001986                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  4917.502582                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size           64                      
system.ruby.latency_hist_seqr::max_bucket          639                      
system.ruby.latency_hist_seqr::samples        1010527                      
system.ruby.latency_hist_seqr::mean          1.983967                      
system.ruby.latency_hist_seqr::gmean         1.083113                      
system.ruby.latency_hist_seqr::stdev         8.329510                      
system.ruby.latency_hist_seqr            |     1009522     99.90%     99.90% |         230      0.02%     99.92% |         499      0.05%     99.97% |         143      0.01%     99.99% |           8      0.00%     99.99% |         122      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total          1010527                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.miss_latency_hist_seqr::samples        21458                      
system.ruby.miss_latency_hist_seqr::mean    47.338196                      
system.ruby.miss_latency_hist_seqr::gmean    42.944186                      
system.ruby.miss_latency_hist_seqr::stdev    34.143562                      
system.ruby.miss_latency_hist_seqr       |       20453     95.32%     95.32% |         230      1.07%     96.39% |         499      2.33%     98.71% |         143      0.67%     99.38% |           8      0.04%     99.42% |         122      0.57%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        21458                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.004034                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  5426.777333                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.network.int_link_buffers001.avg_stall_time  3612.514583                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.001986                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time  2917.580546                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers048.avg_buf_msgs     0.002108                       # Average number of messages in buffer
system.ruby.network.int_link_buffers048.avg_stall_time  2576.181550                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers049.avg_buf_msgs     0.005475                       # Average number of messages in buffer
system.ruby.network.int_link_buffers049.avg_stall_time  1613.151150                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers050.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.network.int_link_buffers050.avg_stall_time  1187.995050                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers052.avg_buf_msgs     0.003549                       # Average number of messages in buffer
system.ruby.network.int_link_buffers052.avg_stall_time  1499.979450                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers055.avg_buf_msgs     0.004034                       # Average number of messages in buffer
system.ruby.network.int_link_buffers055.avg_stall_time  2515.241950                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers056.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.network.int_link_buffers056.avg_stall_time  1979.991250                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers102.avg_buf_msgs     0.004034                       # Average number of messages in buffer
system.ruby.network.int_link_buffers102.avg_stall_time  6426.774749                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers103.avg_buf_msgs     0.003576                       # Average number of messages in buffer
system.ruby.network.int_link_buffers103.avg_stall_time  2501.526646                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers104.avg_buf_msgs     0.001986                       # Average number of messages in buffer
system.ruby.network.int_link_buffers104.avg_stall_time  3917.541764                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers105.avg_buf_msgs     0.002108                       # Average number of messages in buffer
system.ruby.network.int_link_buffers105.avg_stall_time  3582.973650                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers106.avg_buf_msgs     0.001441                       # Average number of messages in buffer
system.ruby.network.int_link_buffers106.avg_stall_time  2375.982600                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control          1020960                      
system.ruby.network.msg_byte.Request_Control         6600                      
system.ruby.network.msg_byte.Response_Control      1288464                      
system.ruby.network.msg_byte.Response_Data      6801880                      
system.ruby.network.msg_byte.Writeback_Data      2265720                      
system.ruby.network.msg_count.Control          127620                      
system.ruby.network.msg_count.Request_Control          825                      
system.ruby.network.msg_count.Response_Control       161058                      
system.ruby.network.msg_count.Response_Data       170047                      
system.ruby.network.msg_count.Writeback_Data        56643                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.msg_bytes.Control::0       171672                      
system.ruby.network.routers00.msg_bytes.Request_Control::2         2200                      
system.ruby.network.routers00.msg_bytes.Response_Control::1       153504                      
system.ruby.network.routers00.msg_bytes.Response_Control::2       158856                      
system.ruby.network.routers00.msg_bytes.Response_Data::1       856960                      
system.ruby.network.routers00.msg_bytes.Writeback_Data::0       755200                      
system.ruby.network.routers00.msg_bytes.Writeback_Data::1           40                      
system.ruby.network.routers00.msg_count.Control::0        21459                      
system.ruby.network.routers00.msg_count.Request_Control::2          275                      
system.ruby.network.routers00.msg_count.Response_Control::1        19188                      
system.ruby.network.routers00.msg_count.Response_Control::2        19857                      
system.ruby.network.routers00.msg_count.Response_Data::1        21424                      
system.ruby.network.routers00.msg_count.Writeback_Data::0        18880                      
system.ruby.network.routers00.msg_count.Writeback_Data::1            1                      
system.ruby.network.routers00.percent_links_utilized     0.655760                      
system.ruby.network.routers00.port_buffers01.avg_buf_msgs     0.004034                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers01.avg_stall_time  3015.234350                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers02.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers02.avg_stall_time  2375.989200                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers03.avg_buf_msgs     0.009772                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers03.avg_stall_time  4926.778475                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers04.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers04.avg_stall_time  3216.517377                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers05.avg_buf_msgs     0.002962                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers05.avg_stall_time  2417.599787                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.throttle0.link_utilization     0.631545                      
system.ruby.network.routers00.throttle0.msg_bytes.Request_Control::2         2200                      
system.ruby.network.routers00.throttle0.msg_bytes.Response_Control::1       151312                      
system.ruby.network.routers00.throttle0.msg_bytes.Response_Data::1       856960                      
system.ruby.network.routers00.throttle0.msg_count.Request_Control::2          275                      
system.ruby.network.routers00.throttle0.msg_count.Response_Control::1        18914                      
system.ruby.network.routers00.throttle0.msg_count.Response_Data::1        21424                      
system.ruby.network.routers00.throttle1.link_utilization     0.679975                      
system.ruby.network.routers00.throttle1.msg_bytes.Control::0       171672                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Control::1         2192                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Control::2       158856                      
system.ruby.network.routers00.throttle1.msg_bytes.Writeback_Data::0       755200                      
system.ruby.network.routers00.throttle1.msg_bytes.Writeback_Data::1           40                      
system.ruby.network.routers00.throttle1.msg_count.Control::0        21459                      
system.ruby.network.routers00.throttle1.msg_count.Response_Control::1          274                      
system.ruby.network.routers00.throttle1.msg_count.Response_Control::2        19857                      
system.ruby.network.routers00.throttle1.msg_count.Writeback_Data::0        18880                      
system.ruby.network.routers00.throttle1.msg_count.Writeback_Data::1            1                      
system.ruby.network.routers01.percent_links_utilized            0                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.throttle0.link_utilization            0                      
system.ruby.network.routers01.throttle1.link_utilization            0                      
system.ruby.network.routers02.percent_links_utilized            0                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.throttle0.link_utilization            0                      
system.ruby.network.routers02.throttle1.link_utilization            0                      
system.ruby.network.routers03.percent_links_utilized            0                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.throttle0.link_utilization            0                      
system.ruby.network.routers03.throttle1.link_utilization            0                      
system.ruby.network.routers04.percent_links_utilized            0                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.throttle0.link_utilization            0                      
system.ruby.network.routers04.throttle1.link_utilization            0                      
system.ruby.network.routers05.percent_links_utilized            0                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.throttle0.link_utilization            0                      
system.ruby.network.routers05.throttle1.link_utilization            0                      
system.ruby.network.routers06.percent_links_utilized            0                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.throttle0.link_utilization            0                      
system.ruby.network.routers06.throttle1.link_utilization            0                      
system.ruby.network.routers07.percent_links_utilized            0                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.throttle0.link_utilization            0                      
system.ruby.network.routers07.throttle1.link_utilization            0                      
system.ruby.network.routers08.percent_links_utilized            0                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.throttle0.link_utilization            0                      
system.ruby.network.routers08.throttle1.link_utilization            0                      
system.ruby.network.routers09.percent_links_utilized            0                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.throttle0.link_utilization            0                      
system.ruby.network.routers09.throttle1.link_utilization            0                      
system.ruby.network.routers10.percent_links_utilized            0                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.throttle0.link_utilization            0                      
system.ruby.network.routers10.throttle1.link_utilization            0                      
system.ruby.network.routers11.percent_links_utilized            0                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.throttle0.link_utilization            0                      
system.ruby.network.routers11.throttle1.link_utilization            0                      
system.ruby.network.routers12.percent_links_utilized            0                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.throttle0.link_utilization            0                      
system.ruby.network.routers12.throttle1.link_utilization            0                      
system.ruby.network.routers13.percent_links_utilized            0                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.throttle0.link_utilization            0                      
system.ruby.network.routers13.throttle1.link_utilization            0                      
system.ruby.network.routers14.percent_links_utilized            0                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.throttle0.link_utilization            0                      
system.ruby.network.routers14.throttle1.link_utilization            0                      
system.ruby.network.routers15.percent_links_utilized            0                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.throttle0.link_utilization            0                      
system.ruby.network.routers15.throttle1.link_utilization            0                      
system.ruby.network.routers16.msg_bytes.Control::0       340320                      
system.ruby.network.routers16.msg_bytes.Request_Control::2         2200                      
system.ruby.network.routers16.msg_bytes.Response_Control::1       270632                      
system.ruby.network.routers16.msg_bytes.Response_Control::2       158856                      
system.ruby.network.routers16.msg_bytes.Response_Data::1      2267320                      
system.ruby.network.routers16.msg_bytes.Writeback_Data::0       755200                      
system.ruby.network.routers16.msg_bytes.Writeback_Data::1           40                      
system.ruby.network.routers16.msg_count.Control::0        42540                      
system.ruby.network.routers16.msg_count.Request_Control::2          275                      
system.ruby.network.routers16.msg_count.Response_Control::1        33829                      
system.ruby.network.routers16.msg_count.Response_Control::2        19857                      
system.ruby.network.routers16.msg_count.Response_Data::1        56683                      
system.ruby.network.routers16.msg_count.Writeback_Data::0        18880                      
system.ruby.network.routers16.msg_count.Writeback_Data::1            1                      
system.ruby.network.routers16.percent_links_utilized     1.185800                      
system.ruby.network.routers16.port_buffers00.avg_buf_msgs     0.004034                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers00.avg_stall_time  6926.773307                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers01.avg_buf_msgs     0.003576                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers01.avg_stall_time  3001.519396                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers02.avg_buf_msgs     0.001986                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers02.avg_stall_time  4417.522223                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers03.avg_buf_msgs     0.004904                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers03.avg_stall_time  2076.182850                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers04.avg_buf_msgs     0.005475                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers04.avg_stall_time  1113.158450                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers05.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers05.avg_stall_time   791.996800                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers16.throttle0.link_utilization     1.279045                      
system.ruby.network.routers16.throttle0.msg_bytes.Control::0       171672                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Control::1       117464                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Control::2       158856                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Data::1       843240                      
system.ruby.network.routers16.throttle0.msg_bytes.Writeback_Data::0       755200                      
system.ruby.network.routers16.throttle0.msg_bytes.Writeback_Data::1           40                      
system.ruby.network.routers16.throttle0.msg_count.Control::0        21459                      
system.ruby.network.routers16.throttle0.msg_count.Response_Control::1        14683                      
system.ruby.network.routers16.throttle0.msg_count.Response_Control::2        19857                      
system.ruby.network.routers16.throttle0.msg_count.Response_Data::1        21081                      
system.ruby.network.routers16.throttle0.msg_count.Writeback_Data::0        18880                      
system.ruby.network.routers16.throttle0.msg_count.Writeback_Data::1            1                      
system.ruby.network.routers16.throttle1.link_utilization     1.092555                      
system.ruby.network.routers16.throttle1.msg_bytes.Control::0       168648                      
system.ruby.network.routers16.throttle1.msg_bytes.Request_Control::2         2200                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Control::1       153168                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Data::1      1424080                      
system.ruby.network.routers16.throttle1.msg_count.Control::0        21081                      
system.ruby.network.routers16.throttle1.msg_count.Request_Control::2          275                      
system.ruby.network.routers16.throttle1.msg_count.Response_Control::1        19146                      
system.ruby.network.routers16.throttle1.msg_count.Response_Data::1        35602                      
system.ruby.network.routers17.msg_bytes.Control::0       168648                      
system.ruby.network.routers17.msg_bytes.Response_Control::1       117128                      
system.ruby.network.routers17.msg_bytes.Response_Data::1      1410320                      
system.ruby.network.routers17.msg_count.Control::0        21081                      
system.ruby.network.routers17.msg_count.Response_Control::1        14641                      
system.ruby.network.routers17.msg_count.Response_Data::1        35258                      
system.ruby.network.routers17.percent_links_utilized     0.530030                      
system.ruby.network.routers17.port_buffers00.avg_buf_msgs     0.002108                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers00.avg_stall_time  4082.972050                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers01.avg_buf_msgs     0.001441                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers01.avg_stall_time  2771.979350                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers03.avg_buf_msgs     0.003549                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers03.avg_stall_time   999.986400                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers17.throttle0.link_utilization     0.460990                      
system.ruby.network.routers17.throttle0.msg_bytes.Control::0       168648                      
system.ruby.network.routers17.throttle0.msg_bytes.Response_Control::1         1856                      
system.ruby.network.routers17.throttle0.msg_bytes.Response_Data::1       567080                      
system.ruby.network.routers17.throttle0.msg_count.Control::0        21081                      
system.ruby.network.routers17.throttle0.msg_count.Response_Control::1          232                      
system.ruby.network.routers17.throttle0.msg_count.Response_Data::1        14177                      
system.ruby.network.routers17.throttle1.link_utilization     0.599070                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Control::1       115272                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Data::1       843240                      
system.ruby.network.routers17.throttle1.msg_count.Response_Control::1        14409                      
system.ruby.network.routers17.throttle1.msg_count.Response_Data::1        21081                      
system.ruby.network.routers18.msg_bytes.Control::0       340320                      
system.ruby.network.routers18.msg_bytes.Request_Control::2         2200                      
system.ruby.network.routers18.msg_bytes.Response_Control::1       270632                      
system.ruby.network.routers18.msg_bytes.Response_Control::2       158856                      
system.ruby.network.routers18.msg_bytes.Response_Data::1      2267280                      
system.ruby.network.routers18.msg_bytes.Writeback_Data::0       755200                      
system.ruby.network.routers18.msg_bytes.Writeback_Data::1           40                      
system.ruby.network.routers18.msg_count.Control::0        42540                      
system.ruby.network.routers18.msg_count.Request_Control::2          275                      
system.ruby.network.routers18.msg_count.Response_Control::1        33829                      
system.ruby.network.routers18.msg_count.Response_Control::2        19857                      
system.ruby.network.routers18.msg_count.Response_Data::1        56682                      
system.ruby.network.routers18.msg_count.Writeback_Data::0        18880                      
system.ruby.network.routers18.msg_count.Writeback_Data::1            1                      
system.ruby.network.routers18.percent_links_utilized     0.131754                      
system.ruby.network.routers18.port_buffers001.avg_buf_msgs     0.004034                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers001.avg_stall_time  2015.249450                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers002.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers002.avg_stall_time  1583.993200                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers048.avg_buf_msgs     0.004034                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers048.avg_stall_time  5926.776091                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers049.avg_buf_msgs     0.003576                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers049.avg_stall_time  2001.533796                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers050.avg_buf_msgs     0.001986                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers050.avg_stall_time  3417.561205                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers051.avg_buf_msgs     0.002138                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers051.avg_stall_time  3082.975150                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers052.avg_buf_msgs     0.001441                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers052.avg_stall_time  1979.985750                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers18.throttle0.link_utilization     0.631545                      
system.ruby.network.routers18.throttle0.msg_bytes.Request_Control::2         2200                      
system.ruby.network.routers18.throttle0.msg_bytes.Response_Control::1       151312                      
system.ruby.network.routers18.throttle0.msg_bytes.Response_Data::1       856960                      
system.ruby.network.routers18.throttle0.msg_count.Request_Control::2          275                      
system.ruby.network.routers18.throttle0.msg_count.Response_Control::1        18914                      
system.ruby.network.routers18.throttle0.msg_count.Response_Data::1        21424                      
system.ruby.network.routers18.throttle1.link_utilization            0                      
system.ruby.network.routers18.throttle10.link_utilization            0                      
system.ruby.network.routers18.throttle11.link_utilization            0                      
system.ruby.network.routers18.throttle12.link_utilization            0                      
system.ruby.network.routers18.throttle13.link_utilization            0                      
system.ruby.network.routers18.throttle14.link_utilization            0                      
system.ruby.network.routers18.throttle15.link_utilization            0                      
system.ruby.network.routers18.throttle16.link_utilization     1.279045                      
system.ruby.network.routers18.throttle16.msg_bytes.Control::0       171672                      
system.ruby.network.routers18.throttle16.msg_bytes.Response_Control::1       117464                      
system.ruby.network.routers18.throttle16.msg_bytes.Response_Control::2       158856                      
system.ruby.network.routers18.throttle16.msg_bytes.Response_Data::1       843240                      
system.ruby.network.routers18.throttle16.msg_bytes.Writeback_Data::0       755200                      
system.ruby.network.routers18.throttle16.msg_bytes.Writeback_Data::1           40                      
system.ruby.network.routers18.throttle16.msg_count.Control::0        21459                      
system.ruby.network.routers18.throttle16.msg_count.Response_Control::1        14683                      
system.ruby.network.routers18.throttle16.msg_count.Response_Control::2        19857                      
system.ruby.network.routers18.throttle16.msg_count.Response_Data::1        21081                      
system.ruby.network.routers18.throttle16.msg_count.Writeback_Data::0        18880                      
system.ruby.network.routers18.throttle16.msg_count.Writeback_Data::1            1                      
system.ruby.network.routers18.throttle17.link_utilization     0.460990                      
system.ruby.network.routers18.throttle17.msg_bytes.Control::0       168648                      
system.ruby.network.routers18.throttle17.msg_bytes.Response_Control::1         1856                      
system.ruby.network.routers18.throttle17.msg_bytes.Response_Data::1       567080                      
system.ruby.network.routers18.throttle17.msg_count.Control::0        21081                      
system.ruby.network.routers18.throttle17.msg_count.Response_Control::1          232                      
system.ruby.network.routers18.throttle17.msg_count.Response_Data::1        14177                      
system.ruby.network.routers18.throttle2.link_utilization            0                      
system.ruby.network.routers18.throttle3.link_utilization            0                      
system.ruby.network.routers18.throttle4.link_utilization            0                      
system.ruby.network.routers18.throttle5.link_utilization            0                      
system.ruby.network.routers18.throttle6.link_utilization            0                      
system.ruby.network.routers18.throttle7.link_utilization            0                      
system.ruby.network.routers18.throttle8.link_utilization            0                      
system.ruby.network.routers18.throttle9.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples      1010528                      
system.ruby.outstanding_req_hist_seqr::mean     1.000003                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000002                      
system.ruby.outstanding_req_hist_seqr::stdev     0.001723                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |     1010525    100.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total      1010528                      
system.ruby.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED   5000000000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
