// Seed: 1410365050
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_4;
  assign id_3 = |id_3 >>> id_2;
  assign module_1.id_1 = 0;
  wire id_5;
  assign id_4 = 1'h0;
endmodule
module module_1;
  assign id_1 = 1'b0;
  assign id_1 = 1'd0 == (1'b0);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input  wor   id_0
    , id_9,
    input  wor   id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output wor   id_4,
    output wire  id_5,
    input  uwire id_6,
    input  tri0  id_7
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.type_6 = 0;
endmodule
