
#include <fstream>
#include <iomanip>
#include <iostream>
#include <string>
#include <unordered_map>
#include "../UTIL/colors.h"
#include "core.h"
#include "elfio/elfio.hpp"
#include "systemc.h"
#include "config.h"

using namespace std;
using namespace ELFIO;


#ifdef ICACHE_ON

#include "CACHES/icache.h"ios::out

// ICACHE I/O INTERFACE MAE STATES
enum IC_FSM
{
    IC_IDLE,
    IC_SEND_INSTRUCTION_1,
    IC_CLK_SIMU0,
    IC_SEND_INSTRUCTION_2,
    IC_CLK_SIMU1,
    IC_SEND_INSTRUCTION_3,
    IC_END_BURST
};

#endif

#ifdef DCACHE_ON

#include "CACHES/dcache.h"

// DCACHE ANSWER MAE STATES
enum DC_FSM
{
    DC_IDLE,
    DC_CLK_SIMU0,
    DC_SEND_DTA_1,
    DC_CLK_SIMU1,
    DC_SEND_DTA_2,
    DC_CLK_SIMU2,
    DC_SEND_DTA_3,
    DC_END_BURST
};

#endif

// arguments
int sc_main(int argc, char* argv[]) {
    unordered_map<int, int> ram;
    elfio                   reader;  // creation of an elfio object
    string                  test_filename(argv[1]);
    string                  path(argv[1]);
    int                     reset_adr;
    int                     start_adr;
    int                     good_adr;
    int                     exception_occur ;
    int                     bad_adr;
    int                     rvtest_code_end;
    int                     rvtest_entry_point;
    int                     begin_signature;
    int                     end_signature;
    int                     rvtest_end;

    fstream test_stats;
    string filename_stats;

    char   test[512] = "> a.out.txt.s";
    string opt;
    string signature_name;
    bool   riscof;
    bool   stats;
/*
    ##############################################################
                    PARSING ELF/.s/.c file 
    ##############################################################
*/
    if(argc == 2 && std::string(argv[1]) == "--help"){
        cout << endl << endl;
        cout << "Usage: ./core_tb test_filename [options] ..." << endl;
        cout << "Options:" << endl << endl;
        cout << "-O                          \t Optimise the .c file" << endl;
        cout << "--riscof signature_filename \t Allow to enable the riscof gestion and store the signature in the file named signature_filename" << endl ;
        cout << "--stats                     \t Allow to use the statistic such as the number of cycle needed to end the program" << endl;
        exit(0);
    }
    else if (argc >= 3 && std::string(argv[2]) == "-O") {
        opt = "-O2";
    } 
    else if (argc >= 3 && std::string(argv[2]) == "--riscof") {
        signature_name = string(argv[3]);
        riscof         = true;
        stats          = true;

        int tmp = test_filename.find("src/");
        int tmp2 = test_filename.find("dut/");

        string tempo_string = test_filename.substr(0,tmp);
        string tempo_string2 = test_filename.substr(0,tmp2);
        int tmp3 = tempo_string2.size() - (tempo_string.size() + 4);

        test_filename = test_filename.substr(tmp+4, tmp3);
        
        #ifdef BRANCH_PREDICTION 
        filename_stats = "stats_branch_SS1.txt";        
        #elif  RET_BRANCH_PREDICTION
        filename_stats = "stats_stack_branch_SS1.txt";        
        #elif BRANCH_PREDICTION & RET_BRANCH_PREDICTION
        filename_stats = "stat_all_branch_SS1.txt";
        #elif ICACHE_ON & DCACHE_ON
        filename_stats = "stats_caches_SS1.txt";
        #else
        filename_stats = "test_stats_SS1.txt";
        #endif
        test_stats.open(filename_stats, fstream::app);
        if(!test_stats.is_open())
        {
            cout << "Impossible to open " << filename_stats << endl ;
            exit(1);
        }
    } 
    else if(argc >= 3 && std::string(argv[2]) == "--stats")
    {
        stats          = true;
        int tmp = test_filename.rfind("/");
        test_filename = test_filename.substr(tmp+1, test_filename.size());
        
        #ifdef BRANCH_PREDICTION 
        filename_stats = "stats_branch_SS1.txt";        
        #elif  RET_BRANCH_PREDICTION
        filename_stats = "stats_stack_branch_SS1.txt";        
        #elif BRANCH_PREDICTION & RET_BRANCH_PREDICTION
        filename_stats = "stat_all_branch_SS1.txt";
        #elif ICACHE_ON & DCACHE_ON
        filename_stats = "stats_caches_SS1.txt";
        #else
        filename_stats = "test_stats_SS1.txt";
        #endif
        test_stats.open(filename_stats, fstream::app);
        if(!test_stats.is_open())
        {
            cout << "Impossible to open " << filename_stats << endl ;
            exit(1);
        }
    }

    char temp_text[512];
    if (path.substr(path.find_last_of(".") + 1) == "s" || path.substr(path.find_last_of(".") + 1) == "S") {  
        char temp[512];

        sprintf(temp,
                "riscv32-unknown-elf-gcc -nostdlib -march=rv32im -T ../../../SOFT/app.ld %s %s",
                opt.c_str(),
                path.c_str());  
                                
        system((char*)temp);    
        path = "a.out";         
    }
    if (path.substr(path.find_last_of(".") + 1) == "c") { 
        char temp[512];
        sprintf(temp, "riscv32-unknown-elf-gcc -nostdlib -march=rv32im -T ../../../SOFT/app.ld %s %s",
         opt.c_str(),
         path.c_str());
        system((char*)temp);
        path = "a.out";
    }
    if (!reader.load(path)) {  
        std::cout << "Can't find or process ELF file " << argv[1] << std::endl;
        return -3;
    }
    sprintf(temp_text, "riscv32-unknown-elf-objdump -D %s", path.c_str());
    strcat(temp_text, test);
    system((char*)temp_text);
    cout << "Loading ELF file..." << endl;
 
    int n_sec = reader.sections.size();  // get the total amount of sections

/*
    ##############################################################
                    PLACING DATA INTO THE RAM 
    ##############################################################
*/

    for (int i = 0; i < n_sec; i++) {
        section* sec = reader.sections[i];
        cout << "Section " << sec->get_name() << " at address 0x" << std::hex << sec->get_address() << endl;
        int  adr  = sec->get_address();
        int  size = sec->get_size();
        int* data = (int*)sec->get_data();
        if (adr) {
            cout << "Loading data";
            for (int j = 0; j < size; j += 4) {
                cout << ".";
                ram[adr + j] = data[j / 4]; 
            }
            cout << endl;
        }

/*
    ##############################################################
                    LOOKING FOR SECTIONS IN ELF FILE 
    ##############################################################
*/

        if (sec->get_type() == SHT_SYMTAB) {
            cout << "Reading symbols table..." << endl;
            const symbol_section_accessor symbols(reader, sec);
            for (unsigned int j = 0; j < symbols.get_symbols_num(); ++j) {
                std::string   name;
                Elf64_Addr    value;
                Elf_Xword     size;
                unsigned char bind;
                unsigned char type;
                Elf_Half      section_index;
                unsigned char other;

                symbols.get_symbol(j, name, value, size, bind, type, section_index, other);
                if (name == "_reset") {
                    cout << "Found reset" << endl;
                    reset_adr = value - 4;  // minus 4 to acount for init inc_pc
                }
                if (name == "_start") {
                    cout << "Found start" << endl;
                    start_adr = value - 4;  // minus 4 to acount for init inc_pc
                }
                if (name == "_bad") {
                    cout << "Found bad" << endl;
                    bad_adr = value;
                }
                if (name == "_good") {
                    cout << "Found good" << endl;
                    good_adr = value;
                }
                if (name == "_exception_occur") {
                    cout << "Found exception_occur" << endl;
                    exception_occur = value;
                }
                if (name == "rvtest_code_end") {
                    cout << "Found rvtest_code_end" << endl;
                    rvtest_code_end = value;
                }
                if (name == "rvtest_entry_point") {
                    cout << "Found rvtest_entry_point" << endl;
                    reset_adr = value - 4;
                }
                if (name == "begin_signature") {
                    cout << "Found begin_signature" << endl;
                    begin_signature = value;
                }
                if (name == "end_signature") {
                    cout << "Found end_signature" << endl;
                    end_signature = value;
                }
                if (name == "rvtest_end") {
                    rvtest_end = value;
                    cout << "Found rvtest_end at adr " << std::hex << rvtest_end << endl;
                }
            }
        }
    }

/*
    ##############################################################
                    COMPONENT INSTANCIATION
    ##############################################################
*/

    core core_inst("core_inst");

#ifdef ICACHE_ON
    icache icache_inst("icache");
#endif

#ifdef DCACHE_ON
    dcache dcache_inst("dcache");
#endif

    sc_trace_file* tf;
    tf = sc_create_vcd_trace_file("tf");

    sc_signal<sc_uint<32>> MEM_ADR;
    sc_signal<sc_uint<32>> MEM_DATA;
    sc_signal<bool>        MEM_ADR_VALID, MEM_STORE, MEM_LOAD;
    sc_signal<sc_uint<2>>  MEM_SIZE_SM;

    sc_signal<sc_uint<32>> MEM_RESULT;
    sc_signal<bool>        MEM_STALL;

#ifdef DCACHE_ON
    //MP interface DCACHE
    sc_signal<bool> DCACHE_LOAD, DCACHE_STORE;
    sc_signal<bool> DCACHE_DTA_VALID;
    sc_signal<sc_uint<32>> DCACHE_DT;
    sc_signal<sc_uint<32>> DCACHE_A;
    sc_signal<sc_uint<2>>  SIZE_SC;

    sc_signal<sc_uint<32>> MP_DT;
    sc_signal<sc_uint<32>> MP_A;
    sc_signal<bool> MP_ACK_DCACHE;
#endif

    // Icache interface
    sc_signal<sc_uint<32>> IF_ADR;
    sc_signal<bool>        IF_ADR_VALID;

    sc_signal<sc_bv<32>> INST_SIC;
    sc_signal<bool>      STALL_SIC;

#ifdef ICACHE_ON
    //MP interface ICACHE
    sc_signal<bool>                 MP_ACK_ICACHE;
    sc_signal<sc_uint<32>>          ICACHE_DT;
    sc_signal<sc_uint<32>>          ICACHE_A;
    sc_signal<bool>                 ICACHE_DTA_VALID;
#endif

    sc_signal<sc_uint<32>> PC_RESET;
    sc_signal<sc_uint<32>> PC_VALUE;
    sc_signal<sc_uint<32>> PROC_ID;
    sc_clock               CLK("clk", 1, SC_NS);
    sc_signal<bool>        RESET;

    core_inst.MCACHE_ADR_SM(MEM_ADR);
    core_inst.MCACHE_DATA_SM(MEM_DATA);
    core_inst.MCACHE_ADR_VALID_SM(MEM_ADR_VALID);
    core_inst.MCACHE_STORE_SM(MEM_STORE);
    core_inst.MCACHE_LOAD_SM(MEM_LOAD);
    core_inst.MCACHE_RESULT_SM(MEM_RESULT);
    core_inst.MCACHE_STALL_SM(MEM_STALL);
    core_inst.MEM_SIZE_SM(MEM_SIZE_SM);

    core_inst.ADR_SI(IF_ADR);
    core_inst.ADR_VALID_SI(IF_ADR_VALID);
    core_inst.INST_SIC(INST_SIC);
    core_inst.STALL_SIC(STALL_SIC);
    core_inst.CLK(CLK);
    core_inst.RESET(RESET);

    core_inst.DEBUG_PC_READ(PC_VALUE);
    core_inst.PC_INIT(PC_RESET);
    core_inst.PROC_ID(PROC_ID);
    core_inst.trace(tf);

#ifdef DCACHE_ON

    //Dcache map
    dcache_inst.CLK(CLK);
    dcache_inst.RESET_N(RESET);
    dcache_inst.trace(tf);
    //processor side
    dcache_inst.DATA_ADR_SM(MEM_ADR);
    dcache_inst.DATA_SM(MEM_DATA);
    dcache_inst.LOAD_SM(MEM_LOAD);
    dcache_inst.STORE_SM(MEM_STORE);
    dcache_inst.MEM_SIZE_SM(MEM_SIZE_SM);
    dcache_inst.VALID_ADR_SM(MEM_ADR_VALID);
    dcache_inst.DATA_SC(MEM_RESULT);
    dcache_inst.STALL_SC(MEM_STALL);
    //MP side
    dcache_inst.DTA_VALID_SC(DCACHE_DTA_VALID);
    dcache_inst.READ_SC(DCACHE_LOAD);
    dcache_inst.WRITE_SC(DCACHE_STORE);
    dcache_inst.DT_SC(DCACHE_DT);
    dcache_inst.A_SC(DCACHE_A);
    dcache_inst.DT_SP(MP_DT);
    dcache_inst.A_SP(MP_A);
    dcache_inst.SLAVE_ACK_SP(MP_ACK_DCACHE);
    dcache_inst.SIZE_SC(SIZE_SC);

    DC_FSM DC_fsm_current_state = DC_IDLE;

    bool dcache_dta_valid;
    bool read, write;
#endif

#ifdef ICACHE_ON

    // ICache mapios::out
    //processor side
    icache_inst.ADR_SI(IF_ADR);
    icache_inst.ADR_VALID_SI(IF_ADR_VALID);
    icache_inst.IC_INST_SI(INST_SIC);
    icache_inst.IC_STALL_SI(STALL_SIC);
    //MP side
    icache_inst.DT(ICACHE_DT);
    icache_inst.A(ICACHE_A);
    icache_inst.DTA_VALID(ICACHE_DTA_VALID);
    icache_inst.SLAVE_ACK_SP(MP_ACK_ICACHE);

    //init MAE state
    IC_FSM IC_fsm_current_state = IC_IDLE;

    bool icache_dta_valid;
#endif

    cout << "Reseting...";

    RESET.write(false);  
    PC_RESET.write(reset_adr);
    PROC_ID.write(0);
    sc_start(3, SC_NS);
    RESET.write(true);   
    cerr << "done." << endl;


    int NB_CYCLES = 0;
    int cycles = 0;
    int countdown;

    int if_adr;
    int if_result;
    int mem_adr;
    int mem_size;

    while (1) 
    {
        if (countdown) countdown--;
        cycles++;
#ifdef DCACHE_ON
        dcache_dta_valid = DCACHE_DTA_VALID.read();

        read = DCACHE_LOAD.read();
        write = DCACHE_STORE.read();

        switch (DC_fsm_current_state)
        {
            case DC_IDLE:
                if(dcache_dta_valid)
                {
                    if(read)
                    {
                        mem_adr = DCACHE_A.read() & 0xFFFFFFF0;

                        MP_DT.write(ram[mem_adr]);
                        MP_A.write(mem_adr);
                        MP_ACK_DCACHE.write(true);
                        DC_fsm_current_state = DC_CLK_SIMU0;
                    }
                    else
                        MP_ACK_DCACHE.write(false);

                    if(write)
                    {
                        mem_adr = DCACHE_A.read() & 0xFFFFFFFC;
                        mem_size = SIZE_SC.read();
                        
                        int temporary_value = ram[mem_adr] ; 
                        unsigned int temporary_store_value = DCACHE_DT.read();

                        if(mem_size == 2)//access in byte
                        {
                            // doing a mask on the least 2 significant bits
                            int mask_adr = DCACHE_A.read() & 0x00000003 ;
                            // The switch will allow to keep only the bits we want to store
                            switch (mask_adr)
                            {
                            case 0 :
                                temporary_store_value = temporary_store_value & 0x000000FF ;
                                temporary_value = 0xFFFFFF00 & temporary_value ;
                                ram[mem_adr] = temporary_value | temporary_store_value ;
                                break ;
                            case 1 :
                                temporary_store_value = temporary_store_value & 0x0000FF00 ;
                                temporary_value = 0xFFFF00FF & temporary_value ;
                                ram[mem_adr] = temporary_value | temporary_store_value ;
                                break ;
                            case 2 :
                                temporary_store_value = temporary_store_value & 0x00FF0000 ;
                                temporary_value = 0xFF00FFFF & temporary_value ;
                                ram[mem_adr] = temporary_value | temporary_store_value ;
                                break ;
                            case 3 :      
                                temporary_store_value = temporary_store_value & 0xFF000000 ;
                                temporary_value = 0x00FFFFFF & temporary_value ;
                                ram[mem_adr] = temporary_value | temporary_store_value ;
                                break ;
                            default:
                                break;
                            }
                        }
                        else if(mem_size == 1){//access in half word
                            int mask_adr = DCACHE_A.read() & 0x00000003 ;
                            switch (mask_adr)
                            {
                            case 0 :
                                temporary_store_value = temporary_store_value & 0x0000FFFF ;
                                temporary_value = 0xFFFF0000 & temporary_value ;
                                ram[mem_adr] = temporary_value | temporary_store_value ;
                                break ;
                            case 2 :          
                                temporary_store_value = temporary_store_value & 0xFFFF0000 ;
                                temporary_value = 0x00000FFFF & temporary_value ;
                                ram[mem_adr] = temporary_value | temporary_store_value ;
                                break ;      
                            default:
                                break;
                            }
                        }
                        else//access in word
                        {
                            ram[mem_adr] = DCACHE_DT.read();
                        }
                    }
                }       
                else
                {
                    MP_ACK_DCACHE.write(false);
                }
            break;
            case DC_CLK_SIMU0:
                DC_fsm_current_state = DC_SEND_DTA_1;
            break;
            case DC_SEND_DTA_1:
                MP_DT.write(ram[mem_adr+4]);
                MP_A.write(mem_adr+4);
                MP_ACK_DCACHE.write(true);
                DC_fsm_current_state = DC_CLK_SIMU1;
            break;
            case DC_CLK_SIMU1:
                DC_fsm_current_state = DC_SEND_DTA_2;
            break;
            case DC_SEND_DTA_2:
                MP_DT.write(ram[mem_adr+8]);
                MP_A.write(mem_adr+8);
                MP_ACK_DCACHE.write(true);
                DC_fsm_current_state = DC_CLK_SIMU2;
            break;
            case DC_CLK_SIMU2:
                DC_fsm_current_state = DC_SEND_DTA_3;
            break;
            case DC_SEND_DTA_3:
                MP_DT.write(ram[mem_adr+12]);
                MP_A.write(mem_adr+12);
                MP_ACK_DCACHE.write(true);
                DC_fsm_current_state = DC_END_BURST;
            break;
            case DC_END_BURST:
                DC_fsm_current_state = DC_IDLE;
                MP_ACK_DCACHE.write(false);
            break;
        }
#else     
        mem_adr       = MEM_ADR.read() & 0XfffffffC; // removing the least 2 significant bits
        mem_size      = MEM_SIZE_SM.read() ;
        bool         mem_adr_valid = MEM_ADR_VALID.read();
        unsigned int mem_data      = MEM_DATA.read();
        bool         mem_store     = MEM_STORE.read();
        bool         mem_load      = MEM_LOAD.read();
        unsigned int mem_result;
#endif

#ifdef ICACHE_ON
        switch(IC_fsm_current_state)
        {
            case IC_IDLE:
                icache_dta_valid = ICACHE_DTA_VALID.read();
                if(icache_dta_valid)
                {
                    if_adr = ICACHE_A.read();

                    ICACHE_DT.write(ram[if_adr]);
                    ICACHE_A.write(if_adr);
                    MP_ACK_ICACHE.write(true);
                    IC_fsm_current_state = IC_SEND_INSTRUCTION_1;
                }
                else
                {
                    MP_ACK_ICACHE.write(false);
                }
            break;
            case IC_SEND_INSTRUCTION_1:
                ICACHE_DT.write(ram[if_adr+4]);
                ICACHE_A.write(if_adr+4);
                MP_ACK_ICACHE.write(true);
                IC_fsm_current_state = IC_CLK_SIMU0;
            break;
            case IC_CLK_SIMU0:
                IC_fsm_current_state = IC_SEND_INSTRUCTION_2;
            break;
            case IC_SEND_INSTRUCTION_2:
                ICACHE_DT.write(ram[if_adr+8]);
                ICACHE_A.write(if_adr+8);
                MP_ACK_ICACHE.write(true);
                IC_fsm_current_state = IC_CLK_SIMU1;
            break;
            case IC_CLK_SIMU1:
                IC_fsm_current_state = IC_SEND_INSTRUCTION_3;
            break;
            case IC_SEND_INSTRUCTION_3:
                ICACHE_DT.write(ram[if_adr+12]);
                ICACHE_A.write(if_adr+12);
                MP_ACK_ICACHE.write(true);
                IC_fsm_current_state = IC_END_BURST;
            break;
            case IC_END_BURST:
                IC_fsm_current_state = IC_IDLE;
                MP_ACK_ICACHE.write(false);
            break;
        }
#else
        if_adr       = IF_ADR.read();
        bool         if_afr_valid = IF_ADR_VALID.read();
#endif


/*
    ##############################################################
                    END OF TEST GESTION
    ##############################################################
*/

        unsigned int pc_adr = PC_VALUE.read();
        NB_CYCLES = sc_time_stamp().to_double()/1000;
        
        if (signature_name == "" && pc_adr == bad_adr) {
            cout << FRED("Error ! ") << "Found bad at adr 0x" << std::hex << pc_adr << endl;
            sc_start(3, SC_NS);
            exit(1);
        } else if (signature_name == "" && pc_adr == good_adr) {
            if(stats)
            {
                #ifdef BRANCH_PREDICTION || RET_BRANCH_PREDICTION
                    cout << "NB BRANCH TAKEN = "    <<  nb_jump_taken   <<  endl;
                #endif
                test_stats << test_filename << " " << NB_CYCLES  << " " << "SCALAR" << endl;
                test_stats.close();
            }
            
            cout << FGRN("Success ! ") << "Found good at adr 0x" << std::hex << pc_adr << endl;
            sc_start(3, SC_NS);
            exit(0);
        } 
        else if(signature_name == "" && pc_adr == exception_occur){
            cout << FYEL("Error ! ") << "Found exception_occur at adr 0x" << std::hex << pc_adr << endl;
            sc_start(3, SC_NS);
            exit(2);
        }
        else if (countdown == 0 && ((pc_adr == rvtest_code_end) || (pc_adr ==  rvtest_end) || (signature_name != "" && cycles > 2000000))) {
            countdown = 50;
        }
        if (countdown == 1) {
            cout << "Test ended at " << std::hex << pc_adr << endl;
            sc_start(3, SC_NS);
            
            // Stats Gestion riscof
            test_stats << test_filename << " " << NB_CYCLES  << " " << "SCALAR" << endl;
            test_stats.close();
            
            
            ofstream signature;
            signature.open(signature_name, ios::out | ios::trunc);
            cout << "signature_name :" << signature_name << endl ;
            cout << "begin_signature :" << begin_signature << endl ;
            cout << "end_signature :" << end_signature << endl ;
           
            for (int i = begin_signature; i < end_signature; i += 4) {
                signature << setfill('0') << setw(8) << hex << ram[i] << endl;
            }
            exit(0);
        }

/*
    ##############################################################
                    MEMORY ACCESS GESTION
    ##############################################################
*/

#ifndef DCACHE_ON
        if (mem_store && mem_adr_valid) {
            int temporary_value = ram[mem_adr] ; 
            unsigned int temporary_store_value = mem_data;
            if(mem_size == 2){//access in byte
            // doing a mask on the least 2 significant bits
                int mask_adr = MEM_ADR.read() & 0x00000003 ;
                // The switch will allow to keep only the bits we want to store
                switch (mask_adr)
                {
                case 0 :
                    temporary_store_value = temporary_store_value & 0x000000FF ;
                    temporary_value = 0xFFFFFF00 & temporary_value ;
                    ram[mem_adr] = temporary_value | temporary_store_value ;
                    break ;
                case 1 :
                    temporary_store_value = temporary_store_value & 0x0000FF00 ;
                    temporary_value = 0xFFFF00FF & temporary_value ;
                    ram[mem_adr] = temporary_value | temporary_store_value ;
                    break ;
                case 2 :
                    temporary_store_value = temporary_store_value & 0x00FF0000 ;
                    temporary_value = 0xFF00FFFF & temporary_value ;
                    ram[mem_adr] = temporary_value | temporary_store_value ;
                    break ;
                case 3 :      
                    temporary_store_value = temporary_store_value & 0xFF000000 ;
                    temporary_value = 0x00FFFFFF & temporary_value ;
                    ram[mem_adr] = temporary_value | temporary_store_value ;
                    break ;
                default:
                    break;
                }
            }
            else if(mem_size == 1){//access in half word
                int mask_adr = MEM_ADR.read() & 0x00000003 ;
                switch (mask_adr)
                {
                case 0 :
                    temporary_store_value = temporary_store_value & 0x0000FFFF ;
                    temporary_value = 0xFFFF0000 & temporary_value ;
                    ram[mem_adr] = temporary_value | temporary_store_value ;
                    break ;
                case 2 :          
                    temporary_store_value = temporary_store_value & 0xFFFF0000 ;
                    temporary_value = 0x00000FFFF & temporary_value ;
                    ram[mem_adr] = temporary_value | temporary_store_value ;
                    break ;      
                default:
                    break;
                }
            }
            else//access in word
            {
                ram[mem_adr] = mem_data;}
        }
        mem_result = ram[mem_adr];
        MEM_RESULT.write(mem_result);
        MEM_STALL.write(false);
#endif

#ifndef ICACHE_ON
        if_result = ram[if_adr];
        INST_SIC.write(if_result);
        STALL_SIC.write(false);
#endif

        sc_start(500, SC_PS);
}
    return 0;
}