// Seed: 69148716
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    output uwire id_4,
    output wand id_5,
    input wire id_6,
    input tri0 id_7
);
  parameter id_9 = 1'b0;
  assign module_1.id_1 = 0;
  assign id_4 = $clog2(25);
  ;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    input  wor   id_2,
    output tri1  id_3,
    output wire  id_4,
    input  uwire id_5,
    output tri0  id_6
    , id_9,
    input  tri0  id_7
);
  wire id_10;
  and primCall (id_3, id_10, id_2, id_1);
  parameter id_11 = -1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_7,
      id_7
  );
endmodule
