{
  "eccn": "3A001.a.5.a.5",
  "normalized": "3A001.A.5.A.5",
  "history": [
    {
      "version": "2017-01-15",
      "fetchedAt": "2025-10-02T20:33:28.357Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2017-01-15/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with an output rate greater than 65 million words per second;",
      "title": "A resolution of 16 bit or more with an output rate greater than 65 million words per second;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "3A001.a",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with an output rate greater than 65 million words per second;\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For ‘multiple channel ADCs’, the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For ‘interleaved ADCs’ or for ‘multiple channel ADCs’ that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) or mega samples per second (MSPS). 7. For the purpose of measuring output rate, one output word per second is equivalent to one Hertz or one sample per second. 8. ‘Multiple channel ADCs’ are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. ‘Interleaved ADCs’ are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with an output rate greater than 65 million words per second;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with an output rate greater than 65 million words per second;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The number of bits in the output word is equal to the resolution of the ADC.</I></P>\n<P><I>3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling.</I></P>\n<P><I>4. For ‘multiple channel ADCs’, the outputs are not aggregated and the output rate is the maximum output rate of any single channel.</I></P>\n<P><I>5. For ‘interleaved ADCs’ or for ‘multiple channel ADCs’ that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs.</I></P>\n<P><I>6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) or mega samples per second (MSPS).</I></P>\n<P><I>7. For the purpose of measuring output rate, one output word per second is equivalent to one Hertz or one sample per second.</I></P>\n<P><I>8. ‘Multiple channel ADCs’ are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input.</I></P>\n<P><I>9. ‘Interleaved ADCs’ are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For ‘multiple channel ADCs’, the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For ‘interleaved ADCs’ or for ‘multiple channel ADCs’ that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) or mega samples per second (MSPS). 7. For the purpose of measuring output rate, one output word per second is equivalent to one Hertz or one sample per second. 8. ‘Multiple channel ADCs’ are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. ‘Interleaved ADCs’ are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2017-07-07",
      "fetchedAt": "2025-10-02T20:33:28.904Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2017-07-07/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with an output rate greater than 65 million words per second;",
      "title": "A resolution of 16 bit or more with an output rate greater than 65 million words per second;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "3A001.a",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with an output rate greater than 65 million words per second;\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For ‘multiple channel ADCs’, the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For ‘interleaved ADCs’ or for ‘multiple channel ADCs’ that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) or mega samples per second (MSPS). 7. For the purpose of measuring output rate, one output word per second is equivalent to one Hertz or one sample per second. 8. ‘Multiple channel ADCs’ are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. ‘Interleaved ADCs’ are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with an output rate greater than 65 million words per second;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with an output rate greater than 65 million words per second;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The number of bits in the output word is equal to the resolution of the ADC.</I></P>\n<P><I>3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling.</I></P>\n<P><I>4. For ‘multiple channel ADCs’, the outputs are not aggregated and the output rate is the maximum output rate of any single channel.</I></P>\n<P><I>5. For ‘interleaved ADCs’ or for ‘multiple channel ADCs’ that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs.</I></P>\n<P><I>6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) or mega samples per second (MSPS).</I></P>\n<P><I>7. For the purpose of measuring output rate, one output word per second is equivalent to one Hertz or one sample per second.</I></P>\n<P><I>8. ‘Multiple channel ADCs’ are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input.</I></P>\n<P><I>9. ‘Interleaved ADCs’ are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For ‘multiple channel ADCs’, the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For ‘interleaved ADCs’ or for ‘multiple channel ADCs’ that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) or mega samples per second (MSPS). 7. For the purpose of measuring output rate, one output word per second is equivalent to one Hertz or one sample per second. 8. ‘Multiple channel ADCs’ are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. ‘Interleaved ADCs’ are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2017-08-15",
      "fetchedAt": "2025-10-02T20:33:29.324Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2017-08-15/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "title": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The number of bits in the output word is equal to the resolution of the ADC.</I></P>\n<P><I>3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling.</I></P>\n<P><I>4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel.</I></P>\n<P><I>5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs.</I></P>\n<P><I>6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS).</I></P>\n<P><I>7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second.</I></P>\n<P><I>8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input.</I></P>\n<P><I>9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2017-12-27",
      "fetchedAt": "2025-10-02T20:33:29.759Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2017-12-27/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "title": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The number of bits in the output word is equal to the resolution of the ADC.</I></P>\n<P><I>3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling.</I></P>\n<P><I>4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel.</I></P>\n<P><I>5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs.</I></P>\n<P><I>6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS).</I></P>\n<P><I>7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second.</I></P>\n<P><I>8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input.</I></P>\n<P><I>9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-01-08",
      "fetchedAt": "2025-10-02T20:33:30.194Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-01-08/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "title": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The number of bits in the output word is equal to the resolution of the ADC.</I></P>\n<P><I>3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling.</I></P>\n<P><I>4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel.</I></P>\n<P><I>5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs.</I></P>\n<P><I>6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS).</I></P>\n<P><I>7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second.</I></P>\n<P><I>8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input.</I></P>\n<P><I>9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-04-02",
      "fetchedAt": "2025-10-02T20:33:30.716Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-04-02/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "title": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The number of bits in the output word is equal to the resolution of the ADC.</I></P>\n<P><I>3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling.</I></P>\n<P><I>4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel.</I></P>\n<P><I>5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs.</I></P>\n<P><I>6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS).</I></P>\n<P><I>7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second.</I></P>\n<P><I>8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input.</I></P>\n<P><I>9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-04-05",
      "fetchedAt": "2025-10-02T20:33:31.145Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-04-05/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "title": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The number of bits in the output word is equal to the resolution of the ADC.</I></P>\n<P><I>3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling.</I></P>\n<P><I>4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel.</I></P>\n<P><I>5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs.</I></P>\n<P><I>6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS).</I></P>\n<P><I>7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second.</I></P>\n<P><I>8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input.</I></P>\n<P><I>9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-08-30",
      "fetchedAt": "2025-10-02T20:33:31.567Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-08-30/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "title": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The number of bits in the output word is equal to the resolution of the ADC.</I></P>\n<P><I>3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling.</I></P>\n<P><I>4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel.</I></P>\n<P><I>5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs.</I></P>\n<P><I>6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS).</I></P>\n<P><I>7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second.</I></P>\n<P><I>8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input.</I></P>\n<P><I>9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-10-24",
      "fetchedAt": "2025-10-02T20:33:31.990Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-10-24/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "title": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The number of bits in the output word is equal to the resolution of the ADC.</I></P>\n<P><I>3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling.</I></P>\n<P><I>4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel.</I></P>\n<P><I>5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs.</I></P>\n<P><I>6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS).</I></P>\n<P><I>7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second.</I></P>\n<P><I>8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input.</I></P>\n<P><I>9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz), mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-11-02",
      "fetchedAt": "2025-10-02T20:33:32.381Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-11-02/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I>\n</HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-12-20",
      "fetchedAt": "2025-10-02T20:33:32.762Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-12-20/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "3A001.a",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2019-05-23",
      "fetchedAt": "2025-10-02T20:33:33.148Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2019-05-23/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "“Film type integrated circuits”, including silicon-on-sapphire integrated circuits;",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.\n4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2</I><E T=\"53\">n</E> <I>levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P>",
            "text": "4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-01-06",
      "fetchedAt": "2025-10-02T20:33:33.561Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-01-06/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "“Film type integrated circuits”, including silicon-on-sapphire integrated circuits;",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.\n4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2</I><E T=\"53\">n</E> <I>levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P>",
            "text": "4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-03-09",
      "fetchedAt": "2025-10-02T20:33:33.960Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-03-09/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "“Film type integrated circuits”, including silicon-on-sapphire integrated circuits;",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.\n4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2</I><E T=\"53\">n</E> <I>levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P>",
            "text": "4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-06-17",
      "fetchedAt": "2025-10-02T20:33:34.354Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-06-17/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2</I><E T=\"53\">n</E> <I>levels.</I></P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-06-29",
      "fetchedAt": "2025-10-02T20:33:34.750Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-06-29/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” rate greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2</I><E T=\"53\">n</E> <I>levels.</I></P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-09-11",
      "fetchedAt": "2025-10-02T20:33:35.161Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-09-11/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "title": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic Items as Follows (See List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The number of bits in the output word is equal to the resolution of the ADC.</I></P>\n<P><I>3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling.</I></P>\n<P><I>4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel.</I></P>\n<P><I>5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs.</I></P>\n<P><I>6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) mega words per second or Mega Samples Per Second (MSPS).</I></P>\n<P><I>7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second.</I></P>\n<P><I>8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input.</I></P>\n<P><I>9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-10-05",
      "fetchedAt": "2025-10-02T20:33:35.641Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-10-05/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "title": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic Items as Follows (See List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The number of bits in the output word is equal to the resolution of the ADC.</I></P>\n<P><I>3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling.</I></P>\n<P><I>4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel.</I></P>\n<P><I>5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs.</I></P>\n<P><I>6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) mega words per second or Mega Samples Per Second (MSPS).</I></P>\n<P><I>7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second.</I></P>\n<P><I>8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input.</I></P>\n<P><I>9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-10-06",
      "fetchedAt": "2025-10-02T20:33:36.026Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-10-06/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "title": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic Items as Follows (See List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with an output rate greater than 65 Mega Samples Per Second (MSPS);",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The number of bits in the output word is equal to the resolution of the ADC.</I></P>\n<P><I>3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling.</I></P>\n<P><I>4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel.</I></P>\n<P><I>5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs.</I></P>\n<P><I>6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) mega words per second or Mega Samples Per Second (MSPS).</I></P>\n<P><I>7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second.</I></P>\n<P><I>8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input.</I></P>\n<P><I>9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The number of bits in the output word is equal to the resolution of the ADC. 3. The output rate is the maximum output rate of the converter, regardless of architecture or oversampling. 4. For 'multiple channel ADCs', the outputs are not aggregated and the output rate is the maximum output rate of any single channel. 5. For 'interleaved ADCs' or for 'multiple channel ADCs' that are specified to have an interleaved mode of operation, the outputs are aggregated and the output rate is the maximum combined total output rate of all of the outputs. 6. Vendors may also refer to the output rate as sampling rate, conversion rate or throughput rate. It is often specified in megahertz (MHz) mega words per second or Mega Samples Per Second (MSPS). 7. For the purpose of measuring output rate, one sample per second is equivalent to one Hertz or one output word per second. 8. 'Multiple channel ADCs' are defined as devices which integrate more than one ADC, designed so that each ADC has a separate analog input. 9. 'Interleaved ADCs' are defined as devices which have multiple ADC units that sample the same analog input at different times such that when the outputs are aggregated, the analog input has been effectively sampled and converted at a higher sampling rate.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-12-04",
      "fetchedAt": "2025-10-02T20:33:36.431Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-12-04/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-01-06",
      "fetchedAt": "2025-10-02T20:33:36.829Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-01-06/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-01-07",
      "fetchedAt": "2025-10-02T20:33:37.217Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-01-07/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-01-14",
      "fetchedAt": "2025-10-02T20:33:37.609Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-01-14/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-03-29",
      "fetchedAt": "2025-10-02T20:33:37.994Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-03-29/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-09-20",
      "fetchedAt": "2025-10-02T20:33:38.383Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-09-20/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-10-05",
      "fetchedAt": "2025-10-02T20:33:38.778Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-10-05/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-12-06",
      "fetchedAt": "2025-10-02T20:33:39.172Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-12-06/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-01-06",
      "fetchedAt": "2025-10-02T20:33:39.613Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-01-06/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-01-19",
      "fetchedAt": "2025-10-02T20:33:40.017Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-01-19/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-02-03",
      "fetchedAt": "2025-10-02T20:33:40.404Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-02-03/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-05-26",
      "fetchedAt": "2025-10-02T20:33:40.828Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-05-26/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-08-15",
      "fetchedAt": "2025-10-02T20:33:41.210Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-08-15/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-10-07",
      "fetchedAt": "2025-10-02T20:33:41.595Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-10-07/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-01-17",
      "fetchedAt": "2025-10-02T20:33:41.990Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-01-17/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-02-24",
      "fetchedAt": "2025-10-02T20:33:42.390Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-02-24/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes:\n1. A resolution of n bit corresponds to a quantization of 2 n levels.\n2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.\n3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.\n4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.:</I> <I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1.</I> <I>A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>",
            "text": "1. A resolution of n bit corresponds to a quantization of 2 n levels.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2.</I> <I>The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>",
            "text": "2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3.</I> <I>For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>",
            "text": "3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4.</I> <I>For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P>",
            "text": "4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-08-18",
      "fetchedAt": "2025-10-02T20:33:42.783Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-08-18/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1.</I> <I>A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2.</I> <I>The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3.</I> <I>For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4.</I> <I>For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-10-18",
      "fetchedAt": "2025-10-02T20:33:43.173Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-10-18/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1.</I> <I>A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2.</I> <I>The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3.</I> <I>For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4.</I> <I>For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-11-17",
      "fetchedAt": "2025-10-02T20:33:43.584Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-11-17/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1.</I> <I>A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2.</I> <I>The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3.</I> <I>For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4.</I> <I>For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-12-08",
      "fetchedAt": "2025-10-02T20:33:43.980Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-12-08/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1.</I> <I>A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2.</I> <I>The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3.</I> <I>For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4.</I> <I>For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-03-08",
      "fetchedAt": "2025-10-02T20:33:44.401Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-03-08/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1.</I> <I>A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2.</I> <I>The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3.</I> <I>For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4.</I> <I>For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-03-13",
      "fetchedAt": "2025-10-02T20:33:44.826Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-03-13/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1.</I> <I>A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2.</I> <I>The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3.</I> <I>For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4.</I> <I>For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-04-04",
      "fetchedAt": "2025-10-02T20:33:45.229Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-04-04/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1.</I> <I>A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2.</I> <I>The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3.</I> <I>For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4.</I> <I>For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-04-19",
      "fetchedAt": "2025-10-02T20:33:45.630Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-04-19/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1.</I> <I>A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2.</I> <I>The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3.</I> <I>For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4.</I> <I>For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-05-30",
      "fetchedAt": "2025-10-02T20:33:46.051Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-05-30/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1.</I> <I>A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2.</I> <I>The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3.</I> <I>For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4.</I> <I>For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-06-12",
      "fetchedAt": "2025-10-02T20:33:46.460Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-06-12/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1.</I> <I>A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2.</I> <I>The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3.</I> <I>For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4.</I> <I>For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-09-06",
      "fetchedAt": "2025-10-02T20:33:46.879Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-09-06/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2</I><E T=\"53\">n</E> <I>levels.</I></P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-10-23",
      "fetchedAt": "2025-10-02T20:33:47.324Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-10-23/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2</I><E T=\"53\">n</E> <I>levels.</I></P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-12-02",
      "fetchedAt": "2025-10-02T20:33:47.757Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-12-02/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2</I><E T=\"53\">n</E> <I>levels.</I></P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-12-23",
      "fetchedAt": "2025-10-02T20:33:48.203Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-12-23/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2</I><E T=\"53\">n</E> <I>levels.</I></P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-12-26",
      "fetchedAt": "2025-10-02T20:33:48.642Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-12-26/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2</I><E T=\"53\">n</E> <I>levels.</I></P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-12-27",
      "fetchedAt": "2025-10-02T20:33:49.100Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-12-27/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2</I><E T=\"53\">n</E> <I>levels.</I></P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-01-13",
      "fetchedAt": "2025-10-02T20:33:49.554Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-01-13/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2</I><E T=\"53\">n</E> <I>levels.</I></P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-01-16",
      "fetchedAt": "2025-10-02T20:33:49.999Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-01-16/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-02-11",
      "fetchedAt": "2025-10-02T20:33:50.452Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-02-11/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I></P>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I></P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I></P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I></P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-09-28",
      "fetchedAt": "2025-10-02T20:33:50.918Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-09-28/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I>\n</P>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I>\n</P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I>\n</P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I>\n</P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-09-29",
      "fetchedAt": "2025-10-02T20:33:51.399Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-09-29/title-15?format=xml",
      "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "title": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "ADCs having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.a"
      ],
      "text": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;\nN.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
      "structure": {
        "identifier": "3A001.a.5.a.5",
        "heading": "A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "label": "3A001.a.5.a.5 – A resolution of 16 bit or more with a “sample rate” greater than 65 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits that contain analog-to-digital converters and store or process the digitized data see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.a:</I>\n</P>\n<P><I>1. A resolution of n bit corresponds to a quantization of 2\n<SU>n</SU> levels.</I>\n</P>\n<P><I>2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC.</I>\n</P>\n<P><I>3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel.</I>\n</P>\n<P><I>4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.a: 1. A resolution of n bit corresponds to a quantization of 2 n levels. 2. The resolution of the ADC is the number of bits of the digital output that represents the measured analog input. Effective Number of Bits (ENOB) is not used to determine the resolution of the ADC. 3. For “multiple channel ADCs”, the “sample rate” is not aggregated and the “sample rate” is the maximum rate of any single channel. 4. For “interleaved ADCs” or for “multiple channel ADCs” that are specified to have an interleaved mode of operation, the “sample rates” are aggregated and the “sample rate” is the maximum combined total rate of all of the interleaved channels.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    }
  ]
}