RSP[ 0] 1.2 V: 1.18 , 2.5 V: 2.49, 3.3 V: 3.26
RSP[ 1] 1.2 V: 1.18 , 2.5 V: 2.49, 3.3 V: 3.23
RSP[ 2] 1.2 V: 1.18 , 2.5 V: 2.47, 3.3 V: 3.20
RSP[ 3] 1.2 V: 1.18 , 2.5 V: 2.49, 3.3 V: 3.23
RSP[ 4] 1.2 V: 1.20 , 2.5 V: 2.51, 3.3 V: 3.26
RSP[ 5] 1.2 V: 1.20 , 2.5 V: 2.49, 3.3 V: 3.23
RSP[ 6] 1.2 V: 1.20 , 2.5 V: 2.47, 3.3 V: 3.23
RSP[ 7] 1.2 V: 1.18 , 2.5 V: 2.49, 3.3 V: 3.23
RSP[ 8] 1.2 V: 1.18 , 2.5 V: 2.47, 3.3 V: 3.23
RSP[ 9] 1.2 V: 1.20 , 2.5 V: 2.47, 3.3 V: 3.23
RSP[10] 1.2 V: 1.20 , 2.5 V: 2.49, 3.3 V: 3.20
RSP[11] 1.2 V: 1.20 , 2.5 V: 2.49, 3.3 V: 3.23
RSP[ 0] PCB_temp: 16 , BP_temp: 40, Temp AP0:  25 , AP1:  34 , AP2:  32 , AP3:  33
RSP[ 1] PCB_temp: 16 , BP_temp: 39, Temp AP0:  26 , AP1:  32 , AP2:  31 , AP3:  34
RSP[ 2] PCB_temp: 16 , BP_temp: 39, Temp AP0:  24 , AP1:  30 , AP2:  30 , AP3:  33
RSP[ 3] PCB_temp: 16 , BP_temp: 40, Temp AP0:  25 , AP1:  31 , AP2:  31 , AP3:  34
RSP[ 4] PCB_temp: 16 , BP_temp: 44, Temp AP0:  23 , AP1:  31 , AP2:  29 , AP3:  32
RSP[ 5] PCB_temp: 16 , BP_temp: 41, Temp AP0:  25 , AP1:  32 , AP2:  30 , AP3:  33
RSP[ 6] PCB_temp: 16 , BP_temp: 42, Temp AP0:  25 , AP1:  32 , AP2:  29 , AP3:  33
RSP[ 7] PCB_temp: 16 , BP_temp: 39, Temp AP0:  25 , AP1:  32 , AP2:  29 , AP3:  33
RSP[ 8] PCB_temp: 16 , BP_temp: 48, Temp AP0:  26 , AP1:  34 , AP2:  32 , AP3:  35
RSP[ 9] PCB_temp: 16 , BP_temp: 39, Temp AP0:  27 , AP1:  33 , AP2:  31 , AP3:  34
RSP[10] PCB_temp: 16 , BP_temp: 40, Temp AP0:  27 , AP1:  32 , AP2:  32 , AP3:  34
RSP[11] PCB_temp: 16 , BP_temp: 40, Temp AP0:  26 , AP1:  33 , AP2:  31 , AP3:  35
RSP[ 0] BP_clock: 200
RSP[ 1] BP_clock: 200
RSP[ 2] BP_clock: 200
RSP[ 3] BP_clock: 200
RSP[ 4] BP_clock: 200
RSP[ 5] BP_clock: 200
RSP[ 6] BP_clock: 200
RSP[ 7] BP_clock: 200
RSP[ 8] BP_clock: 200
RSP[ 9] BP_clock: 200
RSP[10] BP_clock: 200
RSP[11] BP_clock: 200
RSP[ 0] Ethernet nr frames: 6719371 , nr errors: 0 , last error: 0
RSP[ 1] Ethernet nr frames: 6604026 , nr errors: 0 , last error: 0
RSP[ 2] Ethernet nr frames: 6604026 , nr errors: 0 , last error: 0
RSP[ 3] Ethernet nr frames: 6602320 , nr errors: 0 , last error: 0
RSP[ 4] Ethernet nr frames: 6718518 , nr errors: 0 , last error: 0
RSP[ 5] Ethernet nr frames: 6604016 , nr errors: 0 , last error: 0
RSP[ 6] Ethernet nr frames: 6600457 , nr errors: 0 , last error: 0
RSP[ 7] Ethernet nr frames: 6603782 , nr errors: 0 , last error: 0
RSP[ 8] Ethernet nr frames: 6719708 , nr errors: 0 , last error: 0
RSP[ 9] Ethernet nr frames: 6602398 , nr errors: 0 , last error: 0
RSP[10] Ethernet nr frames: 6604641 , nr errors: 0 , last error: 0
RSP[11] Ethernet nr frames: 6601923 , nr errors: 0 , last error: 0
RSP[ 0] MEP sequencenr: 0 , error: 0
RSP[ 1] MEP sequencenr: 0 , error: 0
RSP[ 2] MEP sequencenr: 0 , error: 0
RSP[ 3] MEP sequencenr: 0 , error: 0
RSP[ 4] MEP sequencenr: 0 , error: 0
RSP[ 5] MEP sequencenr: 0 , error: 0
RSP[ 6] MEP sequencenr: 0 , error: 0
RSP[ 7] MEP sequencenr: 0 , error: 0
RSP[ 8] MEP sequencenr: 0 , error: 0
RSP[ 9] MEP sequencenr: 0 , error: 0
RSP[10] MEP sequencenr: 0 , error: 0
RSP[11] MEP sequencenr: 0 , error: 0
RSP[ 0] Errors ri: 65535 ,  rcuX: 65535 ,  rcuY: 65535,   lcu: 65535,    cep: 65535
RSP[ 0]    serdes: 65535 , ap0ri: 65535 , ap1ri: 65535, ap2ri: 65535 , ap3ri: 65535
RSP[ 1] Errors ri: 65535 ,  rcuX: 65535 ,  rcuY: 65535,   lcu: 65535,    cep: 65535
RSP[ 1]    serdes: 65535 , ap0ri: 65535 , ap1ri: 65535, ap2ri: 65535 , ap3ri: 65535
RSP[ 2] Errors ri: 65535 ,  rcuX: 65535 ,  rcuY: 65535,   lcu: 65535,    cep: 65535
RSP[ 2]    serdes: 65535 , ap0ri: 65535 , ap1ri: 65535, ap2ri: 65535 , ap3ri: 65535
RSP[ 3] Errors ri: 65535 ,  rcuX: 65535 ,  rcuY: 65535,   lcu: 65535,    cep: 65535
RSP[ 3]    serdes: 65535 , ap0ri: 65535 , ap1ri: 65535, ap2ri: 65535 , ap3ri: 65535
RSP[ 4] Errors ri: 65535 ,  rcuX: 65535 ,  rcuY: 65535,   lcu: 65535,    cep: 65535
RSP[ 4]    serdes: 65535 , ap0ri: 65535 , ap1ri: 65535, ap2ri: 65535 , ap3ri: 65535
RSP[ 5] Errors ri: 65535 ,  rcuX: 65535 ,  rcuY: 65535,   lcu: 65535,    cep: 65535
RSP[ 5]    serdes: 65535 , ap0ri: 65535 , ap1ri: 65535, ap2ri: 65535 , ap3ri: 65535
RSP[ 6] Errors ri: 65535 ,  rcuX: 65535 ,  rcuY: 65535,   lcu: 65535,    cep: 65535
RSP[ 6]    serdes: 65535 , ap0ri: 65535 , ap1ri: 65535, ap2ri: 65535 , ap3ri: 65535
RSP[ 7] Errors ri: 65535 ,  rcuX: 65535 ,  rcuY: 65535,   lcu: 65535,    cep: 65535
RSP[ 7]    serdes: 65535 , ap0ri: 65535 , ap1ri: 65535, ap2ri: 65535 , ap3ri: 65535
RSP[ 8] Errors ri: 65535 ,  rcuX: 65535 ,  rcuY: 65535,   lcu: 65535,    cep: 65535
RSP[ 8]    serdes: 65535 , ap0ri: 65535 , ap1ri: 65535, ap2ri: 65535 , ap3ri: 65535
RSP[ 9] Errors ri: 65535 ,  rcuX: 65535 ,  rcuY: 65535,   lcu: 65535,    cep: 65535
RSP[ 9]    serdes: 65535 , ap0ri: 65535 , ap1ri: 65535, ap2ri: 65535 , ap3ri: 65535
RSP[10] Errors ri: 65535 ,  rcuX: 65535 ,  rcuY: 65535,   lcu: 65535,    cep: 65535
RSP[10]    serdes: 65535 , ap0ri: 65535 , ap1ri: 65535, ap2ri: 65535 , ap3ri: 65535
RSP[11] Errors ri: 65535 ,  rcuX: 65535 ,  rcuY: 65535,   lcu: 65535,    cep: 65535
RSP[11]    serdes: 65535 , ap0ri: 65535 , ap1ri: 65535, ap2ri: 65535 , ap3ri: 65535
RSP[ 0] Sync         diff      count    samples     slices
RSP[ 0]     0:        512      57255  617189376     195313
RSP[ 0]     1:        512      57255  617189376     195313
RSP[ 0]     2:        513      57255  617189376     195313
RSP[ 0]     3:        513      57255  617189376     195313
RSP[ 1] Sync         diff      count    samples     slices
RSP[ 1]     0:        512      57255  617189376     195313
RSP[ 1]     1:        512      57255  617189376     195313
RSP[ 1]     2:        513      57255  617189376     195313
RSP[ 1]     3:        513      57255  617189376     195313
RSP[ 2] Sync         diff      count    samples     slices
RSP[ 2]     0:        512      57255  617189376     195313
RSP[ 2]     1:        512      57255  617189376     195313
RSP[ 2]     2:        513      57255  617189376     195313
RSP[ 2]     3:        513      57255  617189376     195313
RSP[ 3] Sync         diff      count    samples     slices
RSP[ 3]     0:        512      57255  617189376     195313
RSP[ 3]     1:        512      57255  617189376     195313
RSP[ 3]     2:        513      57255  617189376     195313
RSP[ 3]     3:        513      57255  617189376     195313
RSP[ 4] Sync         diff      count    samples     slices
RSP[ 4]     0:        512      57255  617189376     195313
RSP[ 4]     1:        512      57255  617189376     195313
RSP[ 4]     2:        512      57255  617189376     195313
RSP[ 4]     3:        512      57255  617189376     195313
RSP[ 5] Sync         diff      count    samples     slices
RSP[ 5]     0:        512      57255  617189376     195313
RSP[ 5]     1:        512      57255  617189376     195313
RSP[ 5]     2:        512      57255  617189376     195313
RSP[ 5]     3:        512      57255  617189376     195313
RSP[ 6] Sync         diff      count    samples     slices
RSP[ 6]     0:        512      57255  617189376     195313
RSP[ 6]     1:        512      57255  617189376     195313
RSP[ 6]     2:        512      57255  617189376     195313
RSP[ 6]     3:        512      57255  617189376     195313
RSP[ 7] Sync         diff      count    samples     slices
RSP[ 7]     0:        512      57255  617189376     195313
RSP[ 7]     1:        512      57255  617189376     195313
RSP[ 7]     2:        512      57255  617189376     195313
RSP[ 7]     3:        512      57255  617189376     195313
RSP[ 8] Sync         diff      count    samples     slices
RSP[ 8]     0:        512      57255  617189376     195313
RSP[ 8]     1:        512      57255  617189376     195313
RSP[ 8]     2:        513      57255  617189376     195313
RSP[ 8]     3:        513      57255  617189376     195313
RSP[ 9] Sync         diff      count    samples     slices
RSP[ 9]     0:        512      57255  617189376     195313
RSP[ 9]     1:        512      57255  617189376     195313
RSP[ 9]     2:        513      57255  617189376     195313
RSP[ 9]     3:        513      57255  617189376     195313
RSP[10] Sync         diff      count    samples     slices
RSP[10]     0:        512      57255  617189376     195313
RSP[10]     1:        512      57255  617189376     195313
RSP[10]     2:        513      57255  617189376     195313
RSP[10]     3:        513      57255  617189376     195313
RSP[11] Sync         diff      count    samples     slices
RSP[11]     0:        512      57255  617189376     195313
RSP[11]     1:        512      57255  617189376     195313
RSP[11]     2:        513      57255  617189376     195313
RSP[11]     3:        513      57255  617189376     195313
RSP[ 0] RCUStatus   pllX       pllY  overflowX  overflowY
RSP[ 0]     0:          0          0          0          0
RSP[ 0]     1:          0          0          0          0
RSP[ 0]     2:          0          0          0          0
RSP[ 0]     3:          0          0          0          0
RSP[ 1] RCUStatus   pllX       pllY  overflowX  overflowY
RSP[ 1]     0:          0          0          0          0
RSP[ 1]     1:          0          0          0          0
RSP[ 1]     2:          0          0          0          0
RSP[ 1]     3:          0          0          0          0
RSP[ 2] RCUStatus   pllX       pllY  overflowX  overflowY
RSP[ 2]     0:          0          0          0          0
RSP[ 2]     1:          0          0          0          0
RSP[ 2]     2:          0          0          0          0
RSP[ 2]     3:          0          0          0          0
RSP[ 3] RCUStatus   pllX       pllY  overflowX  overflowY
RSP[ 3]     0:          0          0          0          0
RSP[ 3]     1:          0          0          0          0
RSP[ 3]     2:          0          0          0          0
RSP[ 3]     3:          0          0          0          0
RSP[ 4] RCUStatus   pllX       pllY  overflowX  overflowY
RSP[ 4]     0:          0          0          0          0
RSP[ 4]     1:          0          0          0          0
RSP[ 4]     2:          0          0          0          0
RSP[ 4]     3:          0          0          0          0
RSP[ 5] RCUStatus   pllX       pllY  overflowX  overflowY
RSP[ 5]     0:          0          0          0          0
RSP[ 5]     1:          0          0          0          0
RSP[ 5]     2:          0          0          0          0
RSP[ 5]     3:          0          0          0          0
RSP[ 6] RCUStatus   pllX       pllY  overflowX  overflowY
RSP[ 6]     0:          0          0          0          0
RSP[ 6]     1:          0          0          0          0
RSP[ 6]     2:          0          0          0          0
RSP[ 6]     3:          0          0          0          0
RSP[ 7] RCUStatus   pllX       pllY  overflowX  overflowY
RSP[ 7]     0:          0          0          0          0
RSP[ 7]     1:          0          0          0          0
RSP[ 7]     2:          0          0          0          0
RSP[ 7]     3:          0          0          0          0
RSP[ 8] RCUStatus   pllX       pllY  overflowX  overflowY
RSP[ 8]     0:          0          0          0          0
RSP[ 8]     1:          0          0          0          0
RSP[ 8]     2:          0          0          0          0
RSP[ 8]     3:          0          0          0          0
RSP[ 9] RCUStatus   pllX       pllY  overflowX  overflowY
RSP[ 9]     0:          0          0          0          0
RSP[ 9]     1:          0          0          0          0
RSP[ 9]     2:          0          0          0          0
RSP[ 9]     3:          0          0          0          0
RSP[10] RCUStatus   pllX       pllY  overflowX  overflowY
RSP[10]     0:          0          0          0          0
RSP[10]     1:          0          0          0          0
RSP[10]     2:          0          0          0          0
RSP[10]     3:          0          0          0          0
RSP[11] RCUStatus   pllX       pllY  overflowX  overflowY
RSP[11]     0:          0          0          0          0
RSP[11]     1:          0          0          0          0
RSP[11]     2:          0          0          0          0
RSP[11]     3:          0          0          0          0
RSP[ 0] RSU Status:
RSP[ 0]     Trigger: User reset request
RSP[ 0]     Image  : Application image
RSP[ 0]     FPGA   : BP was reconfigured
RSP[ 0]     Result : OK
RSP[ 0]     Status : DONE
RSP[ 1] RSU Status:
RSP[ 1]     Trigger: User reset request
RSP[ 1]     Image  : Application image
RSP[ 1]     FPGA   : BP was reconfigured
RSP[ 1]     Result : OK
RSP[ 1]     Status : DONE
RSP[ 2] RSU Status:
RSP[ 2]     Trigger: User reset request
RSP[ 2]     Image  : Application image
RSP[ 2]     FPGA   : BP was reconfigured
RSP[ 2]     Result : OK
RSP[ 2]     Status : DONE
RSP[ 3] RSU Status:
RSP[ 3]     Trigger: User reset request
RSP[ 3]     Image  : Application image
RSP[ 3]     FPGA   : BP was reconfigured
RSP[ 3]     Result : OK
RSP[ 3]     Status : DONE
RSP[ 4] RSU Status:
RSP[ 4]     Trigger: User reset request
RSP[ 4]     Image  : Application image
RSP[ 4]     FPGA   : BP was reconfigured
RSP[ 4]     Result : OK
RSP[ 4]     Status : DONE
RSP[ 5] RSU Status:
RSP[ 5]     Trigger: User reset request
RSP[ 5]     Image  : Application image
RSP[ 5]     FPGA   : BP was reconfigured
RSP[ 5]     Result : OK
RSP[ 5]     Status : DONE
RSP[ 6] RSU Status:
RSP[ 6]     Trigger: User reset request
RSP[ 6]     Image  : Application image
RSP[ 6]     FPGA   : BP was reconfigured
RSP[ 6]     Result : OK
RSP[ 6]     Status : DONE
RSP[ 7] RSU Status:
RSP[ 7]     Trigger: User reset request
RSP[ 7]     Image  : Application image
RSP[ 7]     FPGA   : BP was reconfigured
RSP[ 7]     Result : OK
RSP[ 7]     Status : DONE
RSP[ 8] RSU Status:
RSP[ 8]     Trigger: User reset request
RSP[ 8]     Image  : Application image
RSP[ 8]     FPGA   : BP was reconfigured
RSP[ 8]     Result : OK
RSP[ 8]     Status : DONE
RSP[ 9] RSU Status:
RSP[ 9]     Trigger: User reset request
RSP[ 9]     Image  : Application image
RSP[ 9]     FPGA   : BP was reconfigured
RSP[ 9]     Result : OK
RSP[ 9]     Status : DONE
RSP[10] RSU Status:
RSP[10]     Trigger: User reset request
RSP[10]     Image  : Application image
RSP[10]     FPGA   : BP was reconfigured
RSP[10]     Result : OK
RSP[10]     Status : DONE
RSP[11] RSU Status:
RSP[11]     Trigger: User reset request
RSP[11]     Image  : Application image
RSP[11]     FPGA   : BP was reconfigured
RSP[11]     Result : OK
RSP[11]     Status : DONE
RSP[ 0] ADO Status adc_offset_x  adc_offset_y (in LS bits)
RSP[ 0]     0:                  0             0
RSP[ 0]     1:                  0             0
RSP[ 0]     2:                  0             0
RSP[ 0]     3:                  0             0
RSP[ 1] ADO Status adc_offset_x  adc_offset_y (in LS bits)
RSP[ 1]     0:                  0             0
RSP[ 1]     1:                  0             0
RSP[ 1]     2:                  0             0
RSP[ 1]     3:                  0             0
RSP[ 2] ADO Status adc_offset_x  adc_offset_y (in LS bits)
RSP[ 2]     0:                  0             0
RSP[ 2]     1:                  0             0
RSP[ 2]     2:                  0             0
RSP[ 2]     3:                  0             0
RSP[ 3] ADO Status adc_offset_x  adc_offset_y (in LS bits)
RSP[ 3]     0:                  0             0
RSP[ 3]     1:                  0             0
RSP[ 3]     2:                  0             0
RSP[ 3]     3:                  0             0
RSP[ 4] ADO Status adc_offset_x  adc_offset_y (in LS bits)
RSP[ 4]     0:                  0             0
RSP[ 4]     1:                  0             0
RSP[ 4]     2:                  0             0
RSP[ 4]     3:                  0             0
RSP[ 5] ADO Status adc_offset_x  adc_offset_y (in LS bits)
RSP[ 5]     0:                  0             0
RSP[ 5]     1:                  0             0
RSP[ 5]     2:                  0             0
RSP[ 5]     3:                  0             0
RSP[ 6] ADO Status adc_offset_x  adc_offset_y (in LS bits)
RSP[ 6]     0:                  0             0
RSP[ 6]     1:                  0             0
RSP[ 6]     2:                  0             0
RSP[ 6]     3:                  0             0
RSP[ 7] ADO Status adc_offset_x  adc_offset_y (in LS bits)
RSP[ 7]     0:                  0             0
RSP[ 7]     1:                  0             0
RSP[ 7]     2:                  0             0
RSP[ 7]     3:                  0             0
RSP[ 8] ADO Status adc_offset_x  adc_offset_y (in LS bits)
RSP[ 8]     0:                  0             0
RSP[ 8]     1:                  0             0
RSP[ 8]     2:                  0             0
RSP[ 8]     3:                  0             0
RSP[ 9] ADO Status adc_offset_x  adc_offset_y (in LS bits)
RSP[ 9]     0:                  0             0
RSP[ 9]     1:                  0             0
RSP[ 9]     2:                  0             0
RSP[ 9]     3:                  0             0
RSP[10] ADO Status adc_offset_x  adc_offset_y (in LS bits)
RSP[10]     0:                  0             0
RSP[10]     1:                  0             0
RSP[10]     2:                  0             0
RSP[10]     3:                  0             0
RSP[11] ADO Status adc_offset_x  adc_offset_y (in LS bits)
RSP[11]     0:                  0             0
RSP[11]     1:                  0             0
RSP[11]     2:                  0             0
RSP[11]     3:                  0             0
RSP[ 0] RAD Status        Align    Sync     CRC     Frame cnt
RSP[ 0]              ri:      _      OK      OK        195312
RSP[ 0] lane0 crosslets:     OK      OK      OK        195312
RSP[ 0] lane0  beamlets:     OK      OK      OK        195312
RSP[ 0] lane1 crosslets:     OK      OK      OK        195312
RSP[ 0] lane1  beamlets:     OK      OK      OK        195312
RSP[ 0] lane2 crosslets:     OK      OK      OK        195312
RSP[ 0] lane2  beamlets:     OK      OK      OK        195312
RSP[ 0] lane3 crosslets:     OK      OK      OK        195312
RSP[ 0] lane3  beamlets:     OK      OK      OK        195312
RSP[ 1] RAD Status        Align    Sync     CRC     Frame cnt
RSP[ 1]              ri:      _      OK      OK        195312
RSP[ 1] lane0 crosslets:     OK      OK      OK        195312
RSP[ 1] lane0  beamlets:     OK      OK      OK        195312
RSP[ 1] lane1 crosslets:     OK      OK      OK        195312
RSP[ 1] lane1  beamlets:     OK      OK      OK        195312
RSP[ 1] lane2 crosslets:     OK      OK      OK        195312
RSP[ 1] lane2  beamlets:     OK      OK      OK        195312
RSP[ 1] lane3 crosslets:     OK      OK      OK        195312
RSP[ 1] lane3  beamlets:     OK      OK      OK        195312
RSP[ 2] RAD Status        Align    Sync     CRC     Frame cnt
RSP[ 2]              ri:      _      OK      OK        195312
RSP[ 2] lane0 crosslets:     OK      OK      OK        195312
RSP[ 2] lane0  beamlets:     OK      OK      OK        195312
RSP[ 2] lane1 crosslets:     OK      OK      OK        195312
RSP[ 2] lane1  beamlets:     OK      OK      OK        195312
RSP[ 2] lane2 crosslets:     OK      OK      OK        195312
RSP[ 2] lane2  beamlets:     OK      OK      OK        195312
RSP[ 2] lane3 crosslets:     OK      OK      OK        195312
RSP[ 2] lane3  beamlets:     OK      OK      OK        195312
RSP[ 3] RAD Status        Align    Sync     CRC     Frame cnt
RSP[ 3]              ri:      _      OK      OK        195312
RSP[ 3] lane0 crosslets:     OK      OK      OK        195312
RSP[ 3] lane0  beamlets:     OK      OK      OK        195312
RSP[ 3] lane1 crosslets:     OK      OK      OK        195312
RSP[ 3] lane1  beamlets:     OK      OK      OK        195312
RSP[ 3] lane2 crosslets:     OK      OK      OK        195312
RSP[ 3] lane2  beamlets:     OK      OK      OK        195312
RSP[ 3] lane3 crosslets:     OK      OK      OK        195312
RSP[ 3] lane3  beamlets:     OK      OK      OK        195312
RSP[ 4] RAD Status        Align    Sync     CRC     Frame cnt
RSP[ 4]              ri:      _      OK      OK        195312
RSP[ 4] lane0 crosslets:     OK      OK      OK        195312
RSP[ 4] lane0  beamlets:     OK      OK      OK        195312
RSP[ 4] lane1 crosslets:     OK      OK      OK        195312
RSP[ 4] lane1  beamlets:     OK      OK      OK        195312
RSP[ 4] lane2 crosslets:     OK      OK      OK        195312
RSP[ 4] lane2  beamlets:     OK      OK      OK        195312
RSP[ 4] lane3 crosslets:     OK      OK      OK        195312
RSP[ 4] lane3  beamlets:     OK      OK      OK        195312
RSP[ 5] RAD Status        Align    Sync     CRC     Frame cnt
RSP[ 5]              ri:      _      OK      OK        195312
RSP[ 5] lane0 crosslets:     OK      OK      OK        195312
RSP[ 5] lane0  beamlets:     OK      OK      OK        195312
RSP[ 5] lane1 crosslets:     OK      OK      OK        195312
RSP[ 5] lane1  beamlets:     OK      OK      OK        195312
RSP[ 5] lane2 crosslets:     OK      OK      OK        195312
RSP[ 5] lane2  beamlets:     OK      OK      OK        195312
RSP[ 5] lane3 crosslets:     OK      OK      OK        195312
RSP[ 5] lane3  beamlets:     OK      OK      OK        195312
RSP[ 6] RAD Status        Align    Sync     CRC     Frame cnt
RSP[ 6]              ri:      _      OK      OK        195312
RSP[ 6] lane0 crosslets:     OK      OK      OK        195312
RSP[ 6] lane0  beamlets:     OK      OK      OK        195312
RSP[ 6] lane1 crosslets:     OK      OK      OK        195312
RSP[ 6] lane1  beamlets:     OK      OK      OK        195312
RSP[ 6] lane2 crosslets:     OK      OK      OK        195312
RSP[ 6] lane2  beamlets:     OK      OK      OK        195312
RSP[ 6] lane3 crosslets:     OK      OK      OK        195312
RSP[ 6] lane3  beamlets:     OK      OK      OK        195312
RSP[ 7] RAD Status        Align    Sync     CRC     Frame cnt
RSP[ 7]              ri:      _      OK      OK        195312
RSP[ 7] lane0 crosslets:     OK      OK      OK        195312
RSP[ 7] lane0  beamlets:     OK      OK      OK        195312
RSP[ 7] lane1 crosslets:     OK      OK      OK        195312
RSP[ 7] lane1  beamlets:     OK      OK      OK        195312
RSP[ 7] lane2 crosslets:     OK      OK      OK        195312
RSP[ 7] lane2  beamlets:     OK      OK      OK        195312
RSP[ 7] lane3 crosslets:     OK      OK      OK        195312
RSP[ 7] lane3  beamlets:     OK      OK      OK        195312
RSP[ 8] RAD Status        Align    Sync     CRC     Frame cnt
RSP[ 8]              ri:      _      OK      OK        195312
RSP[ 8] lane0 crosslets:     OK      OK      OK        195312
RSP[ 8] lane0  beamlets:     OK      OK      OK        195312
RSP[ 8] lane1 crosslets:     OK      OK      OK        195312
RSP[ 8] lane1  beamlets:     OK      OK      OK        195312
RSP[ 8] lane2 crosslets:     OK      OK      OK        195312
RSP[ 8] lane2  beamlets:     OK      OK      OK        195312
RSP[ 8] lane3 crosslets:     OK      OK      OK        195312
RSP[ 8] lane3  beamlets:     OK      OK      OK        195312
RSP[ 9] RAD Status        Align    Sync     CRC     Frame cnt
RSP[ 9]              ri:      _      OK      OK        195312
RSP[ 9] lane0 crosslets:     OK      OK      OK        195312
RSP[ 9] lane0  beamlets:     OK      OK      OK        195312
RSP[ 9] lane1 crosslets:     OK      OK      OK        195312
RSP[ 9] lane1  beamlets:     OK      OK      OK        195312
RSP[ 9] lane2 crosslets:     OK      OK      OK        195312
RSP[ 9] lane2  beamlets:     OK      OK      OK        195312
RSP[ 9] lane3 crosslets:     OK      OK      OK        195312
RSP[ 9] lane3  beamlets:     OK      OK      OK        195312
RSP[10] RAD Status        Align    Sync     CRC     Frame cnt
RSP[10]              ri:      _      OK      OK        195312
RSP[10] lane0 crosslets:     OK      OK      OK        195312
RSP[10] lane0  beamlets:     OK      OK      OK        195312
RSP[10] lane1 crosslets:     OK      OK      OK        195312
RSP[10] lane1  beamlets:     OK      OK      OK        195312
RSP[10] lane2 crosslets:     OK      OK      OK        195312
RSP[10] lane2  beamlets:     OK      OK      OK        195312
RSP[10] lane3 crosslets:     OK      OK      OK        195312
RSP[10] lane3  beamlets:     OK      OK      OK        195312
RSP[11] RAD Status        Align    Sync     CRC     Frame cnt
RSP[11]              ri:      _      OK      OK        195312
RSP[11] lane0 crosslets:     OK      OK      OK        195312
RSP[11] lane0  beamlets:     OK      OK      OK        195312
RSP[11] lane1 crosslets:     OK      OK      OK        195312
RSP[11] lane1  beamlets:     OK      OK      OK        195312
RSP[11] lane2 crosslets:     OK      OK      OK        195312
RSP[11] lane2  beamlets:     OK      OK      OK        195312
RSP[11] lane3 crosslets:     OK      OK      OK        195312
RSP[11] lane3  beamlets:     OK      OK      OK        195312
