Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 18 16:02:16 2019
| Host         : LAPTOP-8ABQCAHU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mips_fpga_control_sets_placed.rpt
| Design       : mips_fpga
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           15 |
| No           | No                    | Yes                    |             192 |           37 |
| No           | Yes                   | No                     |             130 |           31 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------------------+-------------------------------+------------------+----------------+
|             Clock Signal             |            Enable Signal           |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------------+------------------------------------+-------------------------------+------------------+----------------+
|  mips_top/mips/dp/pc_reg/q_reg[28]_3 |                                    |                               |                1 |              2 |
|  n_0_213_BUFG                        |                                    | mips_top/mips/dp/pc_reg/AS[0] |                1 |              2 |
|  clk_IBUF_BUFG                       |                                    |                               |                8 |             32 |
|  clk_gen/index_reg[1]                |                                    |                               |                6 |             38 |
|  n_0_213_BUFG                        |                                    | mips_top/mips/dp/pc_reg/AR[0] |               20 |             62 |
|  clk_pb_BUFG                         | mips_top/mips/dp/pc_reg/we_dm_OBUF |                               |                8 |             64 |
|  clk_IBUF_BUFG                       |                                    | rst_IBUF                      |               10 |             66 |
|  clk_pb_BUFG                         |                                    | rst_IBUF                      |               37 |            192 |
|  clk_pb_BUFG                         | mips_top/mips/dp/pc_reg/we_reg     |                               |               18 |            288 |
+--------------------------------------+------------------------------------+-------------------------------+------------------+----------------+


