#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13dd460 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13dd5f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x13d6270 .functor NOT 1, L_0x1410540, C4<0>, C4<0>, C4<0>;
L_0x14102a0 .functor XOR 1, L_0x1410140, L_0x1410200, C4<0>, C4<0>;
L_0x1410430 .functor XOR 1, L_0x14102a0, L_0x1410360, C4<0>, C4<0>;
v0x140cdc0_0 .net *"_ivl_10", 0 0, L_0x1410360;  1 drivers
v0x140cec0_0 .net *"_ivl_12", 0 0, L_0x1410430;  1 drivers
v0x140cfa0_0 .net *"_ivl_2", 0 0, L_0x140ead0;  1 drivers
v0x140d060_0 .net *"_ivl_4", 0 0, L_0x1410140;  1 drivers
v0x140d140_0 .net *"_ivl_6", 0 0, L_0x1410200;  1 drivers
v0x140d270_0 .net *"_ivl_8", 0 0, L_0x14102a0;  1 drivers
v0x140d350_0 .net "a", 0 0, v0x140a0e0_0;  1 drivers
v0x140d3f0_0 .net "b", 0 0, v0x140a180_0;  1 drivers
v0x140d490_0 .net "c", 0 0, v0x140a220_0;  1 drivers
v0x140d530_0 .var "clk", 0 0;
v0x140d5d0_0 .net "d", 0 0, v0x140a360_0;  1 drivers
v0x140d670_0 .net "q_dut", 0 0, L_0x140fed0;  1 drivers
v0x140d710_0 .net "q_ref", 0 0, L_0x13c9ea0;  1 drivers
v0x140d7b0_0 .var/2u "stats1", 159 0;
v0x140d850_0 .var/2u "strobe", 0 0;
v0x140d8f0_0 .net "tb_match", 0 0, L_0x1410540;  1 drivers
v0x140d9b0_0 .net "tb_mismatch", 0 0, L_0x13d6270;  1 drivers
v0x140da70_0 .net "wavedrom_enable", 0 0, v0x140a450_0;  1 drivers
v0x140db10_0 .net "wavedrom_title", 511 0, v0x140a4f0_0;  1 drivers
L_0x140ead0 .concat [ 1 0 0 0], L_0x13c9ea0;
L_0x1410140 .concat [ 1 0 0 0], L_0x13c9ea0;
L_0x1410200 .concat [ 1 0 0 0], L_0x140fed0;
L_0x1410360 .concat [ 1 0 0 0], L_0x13c9ea0;
L_0x1410540 .cmp/eeq 1, L_0x140ead0, L_0x1410430;
S_0x13dd780 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x13dd5f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x13c9ea0 .functor OR 1, v0x140a220_0, v0x140a180_0, C4<0>, C4<0>;
v0x13e6d60_0 .net "a", 0 0, v0x140a0e0_0;  alias, 1 drivers
v0x13e6e00_0 .net "b", 0 0, v0x140a180_0;  alias, 1 drivers
v0x13c9ff0_0 .net "c", 0 0, v0x140a220_0;  alias, 1 drivers
v0x13ca090_0 .net "d", 0 0, v0x140a360_0;  alias, 1 drivers
v0x14096e0_0 .net "q", 0 0, L_0x13c9ea0;  alias, 1 drivers
S_0x1409890 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x13dd5f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x140a0e0_0 .var "a", 0 0;
v0x140a180_0 .var "b", 0 0;
v0x140a220_0 .var "c", 0 0;
v0x140a2c0_0 .net "clk", 0 0, v0x140d530_0;  1 drivers
v0x140a360_0 .var "d", 0 0;
v0x140a450_0 .var "wavedrom_enable", 0 0;
v0x140a4f0_0 .var "wavedrom_title", 511 0;
E_0x13d85c0/0 .event negedge, v0x140a2c0_0;
E_0x13d85c0/1 .event posedge, v0x140a2c0_0;
E_0x13d85c0 .event/or E_0x13d85c0/0, E_0x13d85c0/1;
E_0x13d8810 .event posedge, v0x140a2c0_0;
E_0x13c29f0 .event negedge, v0x140a2c0_0;
S_0x1409be0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1409890;
 .timescale -12 -12;
v0x1409de0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1409ee0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1409890;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x140a650 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x13dd5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x13ddee0 .functor NOT 1, v0x140a0e0_0, C4<0>, C4<0>, C4<0>;
L_0x13d62e0 .functor NOT 1, v0x140a180_0, C4<0>, C4<0>, C4<0>;
L_0x140ddc0 .functor AND 1, L_0x13ddee0, L_0x13d62e0, C4<1>, C4<1>;
L_0x140de60 .functor NOT 1, v0x140a220_0, C4<0>, C4<0>, C4<0>;
L_0x140df00 .functor AND 1, L_0x140ddc0, L_0x140de60, C4<1>, C4<1>;
L_0x140dfc0 .functor AND 1, L_0x140df00, v0x140a360_0, C4<1>, C4<1>;
L_0x140e150 .functor NOT 1, v0x140a0e0_0, C4<0>, C4<0>, C4<0>;
L_0x140e1c0 .functor NOT 1, v0x140a180_0, C4<0>, C4<0>, C4<0>;
L_0x140e280 .functor AND 1, L_0x140e150, L_0x140e1c0, C4<1>, C4<1>;
L_0x140e340 .functor AND 1, L_0x140e280, v0x140a220_0, C4<1>, C4<1>;
L_0x140e460 .functor NOT 1, v0x140a360_0, C4<0>, C4<0>, C4<0>;
L_0x140e4d0 .functor AND 1, L_0x140e340, L_0x140e460, C4<1>, C4<1>;
L_0x140e600 .functor OR 1, L_0x140dfc0, L_0x140e4d0, C4<0>, C4<0>;
L_0x140e710 .functor NOT 1, v0x140a0e0_0, C4<0>, C4<0>, C4<0>;
L_0x140e590 .functor AND 1, L_0x140e710, v0x140a180_0, C4<1>, C4<1>;
L_0x140e850 .functor NOT 1, v0x140a220_0, C4<0>, C4<0>, C4<0>;
L_0x140e950 .functor AND 1, L_0x140e590, L_0x140e850, C4<1>, C4<1>;
L_0x140ea60 .functor NOT 1, v0x140a360_0, C4<0>, C4<0>, C4<0>;
L_0x140eb70 .functor AND 1, L_0x140e950, L_0x140ea60, C4<1>, C4<1>;
L_0x140ec80 .functor OR 1, L_0x140e600, L_0x140eb70, C4<0>, C4<0>;
L_0x140ee40 .functor NOT 1, v0x140a0e0_0, C4<0>, C4<0>, C4<0>;
L_0x140eeb0 .functor AND 1, L_0x140ee40, v0x140a180_0, C4<1>, C4<1>;
L_0x140f140 .functor AND 1, L_0x140eeb0, v0x140a220_0, C4<1>, C4<1>;
L_0x140f310 .functor AND 1, L_0x140f140, v0x140a360_0, C4<1>, C4<1>;
L_0x140f4a0 .functor OR 1, L_0x140ec80, L_0x140f310, C4<0>, C4<0>;
L_0x140f5b0 .functor NOT 1, v0x140a180_0, C4<0>, C4<0>, C4<0>;
L_0x140f700 .functor AND 1, v0x140a0e0_0, L_0x140f5b0, C4<1>, C4<1>;
L_0x140f8d0 .functor NOT 1, v0x140a220_0, C4<0>, C4<0>, C4<0>;
L_0x140fa30 .functor AND 1, L_0x140f700, L_0x140f8d0, C4<1>, C4<1>;
L_0x140fb40 .functor NOT 1, v0x140a360_0, C4<0>, C4<0>, C4<0>;
L_0x140fdc0 .functor AND 1, L_0x140fa30, L_0x140fb40, C4<1>, C4<1>;
L_0x140fed0 .functor OR 1, L_0x140f4a0, L_0x140fdc0, C4<0>, C4<0>;
v0x140a940_0 .net *"_ivl_0", 0 0, L_0x13ddee0;  1 drivers
v0x140aa20_0 .net *"_ivl_10", 0 0, L_0x140dfc0;  1 drivers
v0x140ab00_0 .net *"_ivl_12", 0 0, L_0x140e150;  1 drivers
v0x140abf0_0 .net *"_ivl_14", 0 0, L_0x140e1c0;  1 drivers
v0x140acd0_0 .net *"_ivl_16", 0 0, L_0x140e280;  1 drivers
v0x140ae00_0 .net *"_ivl_18", 0 0, L_0x140e340;  1 drivers
v0x140aee0_0 .net *"_ivl_2", 0 0, L_0x13d62e0;  1 drivers
v0x140afc0_0 .net *"_ivl_20", 0 0, L_0x140e460;  1 drivers
v0x140b0a0_0 .net *"_ivl_22", 0 0, L_0x140e4d0;  1 drivers
v0x140b180_0 .net *"_ivl_24", 0 0, L_0x140e600;  1 drivers
v0x140b260_0 .net *"_ivl_26", 0 0, L_0x140e710;  1 drivers
v0x140b340_0 .net *"_ivl_28", 0 0, L_0x140e590;  1 drivers
v0x140b420_0 .net *"_ivl_30", 0 0, L_0x140e850;  1 drivers
v0x140b500_0 .net *"_ivl_32", 0 0, L_0x140e950;  1 drivers
v0x140b5e0_0 .net *"_ivl_34", 0 0, L_0x140ea60;  1 drivers
v0x140b6c0_0 .net *"_ivl_36", 0 0, L_0x140eb70;  1 drivers
v0x140b7a0_0 .net *"_ivl_38", 0 0, L_0x140ec80;  1 drivers
v0x140b880_0 .net *"_ivl_4", 0 0, L_0x140ddc0;  1 drivers
v0x140b960_0 .net *"_ivl_40", 0 0, L_0x140ee40;  1 drivers
v0x140ba40_0 .net *"_ivl_42", 0 0, L_0x140eeb0;  1 drivers
v0x140bb20_0 .net *"_ivl_44", 0 0, L_0x140f140;  1 drivers
v0x140bc00_0 .net *"_ivl_46", 0 0, L_0x140f310;  1 drivers
v0x140bce0_0 .net *"_ivl_48", 0 0, L_0x140f4a0;  1 drivers
v0x140bdc0_0 .net *"_ivl_50", 0 0, L_0x140f5b0;  1 drivers
v0x140bea0_0 .net *"_ivl_52", 0 0, L_0x140f700;  1 drivers
v0x140bf80_0 .net *"_ivl_54", 0 0, L_0x140f8d0;  1 drivers
v0x140c060_0 .net *"_ivl_56", 0 0, L_0x140fa30;  1 drivers
v0x140c140_0 .net *"_ivl_58", 0 0, L_0x140fb40;  1 drivers
v0x140c220_0 .net *"_ivl_6", 0 0, L_0x140de60;  1 drivers
v0x140c300_0 .net *"_ivl_60", 0 0, L_0x140fdc0;  1 drivers
v0x140c3e0_0 .net *"_ivl_8", 0 0, L_0x140df00;  1 drivers
v0x140c4c0_0 .net "a", 0 0, v0x140a0e0_0;  alias, 1 drivers
v0x140c560_0 .net "b", 0 0, v0x140a180_0;  alias, 1 drivers
v0x140c860_0 .net "c", 0 0, v0x140a220_0;  alias, 1 drivers
v0x140c950_0 .net "d", 0 0, v0x140a360_0;  alias, 1 drivers
v0x140ca40_0 .net "q", 0 0, L_0x140fed0;  alias, 1 drivers
S_0x140cba0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x13dd5f0;
 .timescale -12 -12;
E_0x13d8360 .event anyedge, v0x140d850_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x140d850_0;
    %nor/r;
    %assign/vec4 v0x140d850_0, 0;
    %wait E_0x13d8360;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1409890;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x140a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x140a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x140a180_0, 0;
    %assign/vec4 v0x140a0e0_0, 0;
    %wait E_0x13c29f0;
    %wait E_0x13d8810;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x140a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x140a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x140a180_0, 0;
    %assign/vec4 v0x140a0e0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13d85c0;
    %load/vec4 v0x140a0e0_0;
    %load/vec4 v0x140a180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x140a220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x140a360_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x140a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x140a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x140a180_0, 0;
    %assign/vec4 v0x140a0e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1409ee0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13d85c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x140a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x140a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x140a180_0, 0;
    %assign/vec4 v0x140a0e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x13dd5f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140d530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140d850_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x13dd5f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x140d530_0;
    %inv;
    %store/vec4 v0x140d530_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x13dd5f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x140a2c0_0, v0x140d9b0_0, v0x140d350_0, v0x140d3f0_0, v0x140d490_0, v0x140d5d0_0, v0x140d710_0, v0x140d670_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x13dd5f0;
T_7 ;
    %load/vec4 v0x140d7b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x140d7b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x140d7b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x140d7b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x140d7b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x140d7b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x140d7b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x13dd5f0;
T_8 ;
    %wait E_0x13d85c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x140d7b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140d7b0_0, 4, 32;
    %load/vec4 v0x140d8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x140d7b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140d7b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x140d7b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140d7b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x140d710_0;
    %load/vec4 v0x140d710_0;
    %load/vec4 v0x140d670_0;
    %xor;
    %load/vec4 v0x140d710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x140d7b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140d7b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x140d7b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x140d7b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit4/iter0/response54/top_module.sv";
