#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:31:13 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Tue Nov 16 10:28:36 2021
# Process ID: 1890
# Current directory: /home/jmz8rm/tidenet/sim
# Command line: vivado
# Log file: /home/jmz8rm/tidenet/sim/vivado.log
# Journal file: /home/jmz8rm/tidenet/sim/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/opt/Xilinx/Vivado/2017.4/scripts/Vivado_init.tcl'
215 Beta devices matching pattern found, 0 enabled.
start_gui
open_project /home/jmz8rm/tidenet/sim/lenet1_minimal.xpr
INFO: [Project 1-313] Project file moved from '/home/mm4uz/Desktop/research/tidenet/try6/lenet1_minimal' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_run conv1_bm_ram_synth_1
launch_runs conv1_bm_ram_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'conv1_bm_ram'...
[Tue Nov 16 10:29:23 2021] Launched conv1_bm_ram_synth_1...
Run output will be captured here: /home/jmz8rm/tidenet/sim/lenet1_minimal.runs/conv1_bm_ram_synth_1/runme.log
wait_on_run conv1_bm_ram_synth_1
[Tue Nov 16 10:29:24 2021] Waiting for conv1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:29:29 2021] Waiting for conv1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:29:34 2021] Waiting for conv1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:29:39 2021] Waiting for conv1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:29:49 2021] Waiting for conv1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:29:59 2021] Waiting for conv1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:30:09 2021] Waiting for conv1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:30:19 2021] Waiting for conv1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:30:39 2021] Waiting for conv1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:30:59 2021] Waiting for conv1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:31:19 2021] Waiting for conv1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:31:39 2021] Waiting for conv1_bm_ram_synth_1 to finish...

*** Running vivado
    with args -log conv1_bm_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv1_bm_ram.tcl


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:31:13 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/opt/Xilinx/Vivado/2017.4/scripts/Vivado_init.tcl'
215 Beta devices matching pattern found, 0 enabled.
source conv1_bm_ram.tcl -notrace
Command: synth_design -top conv1_bm_ram -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2020.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3149 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1306.414 ; gain = 96.000 ; free physical = 15935 ; free virtual = 106980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'conv1_bm_ram' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv1_bm_ram/synth/conv1_bm_ram.vhd:67]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: conv1_bm_ram.mif - type: string 
	Parameter C_INIT_FILE bound to: conv1_bm_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.7096 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv1_bm_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv1_bm_ram/synth/conv1_bm_ram.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'conv1_bm_ram' (9#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv1_bm_ram/synth/conv1_bm_ram.vhd:67]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEA[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[14]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[13]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[12]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[11]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 1510.562 ; gain = 300.148 ; free physical = 15922 ; free virtual = 106970
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 1510.562 ; gain = 300.148 ; free physical = 15932 ; free virtual = 106980
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv1_bm_ram/conv1_bm_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv1_bm_ram/conv1_bm_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/jmz8rm/tidenet/sim/lenet1_minimal.runs/conv1_bm_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jmz8rm/tidenet/sim/lenet1_minimal.runs/conv1_bm_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.789 ; gain = 0.000 ; free physical = 15442 ; free virtual = 106582
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:26 ; elapsed = 00:02:01 . Memory (MB): peak = 1778.789 ; gain = 568.375 ; free physical = 15523 ; free virtual = 106662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:26 ; elapsed = 00:02:01 . Memory (MB): peak = 1778.789 ; gain = 568.375 ; free physical = 15543 ; free virtual = 106683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/jmz8rm/tidenet/sim/lenet1_minimal.runs/conv1_bm_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:02:01 . Memory (MB): peak = 1778.789 ; gain = 568.375 ; free physical = 15545 ; free virtual = 106685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:02:02 . Memory (MB): peak = 1778.789 ; gain = 568.375 ; free physical = 15536 ; free virtual = 106676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:02:02 . Memory (MB): peak = 1778.789 ; gain = 568.375 ; free physical = 15538 ; free virtual = 106677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1778.789 ; gain = 568.375 ; free physical = 15401 ; free virtual = 106547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1778.789 ; gain = 568.375 ; free physical = 15401 ; free virtual = 106547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1786.789 ; gain = 576.375 ; free physical = 15400 ; free virtual = 106546
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1786.789 ; gain = 576.375 ; free physical = 15400 ; free virtual = 106546
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1786.789 ; gain = 576.375 ; free physical = 15400 ; free virtual = 106546
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1786.789 ; gain = 576.375 ; free physical = 15400 ; free virtual = 106546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1786.789 ; gain = 576.375 ; free physical = 15400 ; free virtual = 106546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1786.789 ; gain = 576.375 ; free physical = 15400 ; free virtual = 106546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1786.789 ; gain = 576.375 ; free physical = 15400 ; free virtual = 106546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------+------+
|      |Instance                                     |Module                        |Cells |
+------+---------------------------------------------+------------------------------+------+
|1     |top                                          |                              |     1|
|2     |  U0                                         |blk_mem_gen_v8_4_1            |     1|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth      |     1|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top               |     1|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr      |     1|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width        |     1|
|7     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init |     1|
+------+---------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1786.789 ; gain = 576.375 ; free physical = 15400 ; free virtual = 106546
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 174 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 1786.789 ; gain = 308.148 ; free physical = 15455 ; free virtual = 106602
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1786.797 ; gain = 576.375 ; free physical = 15455 ; free virtual = 106602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:02:09 . Memory (MB): peak = 1802.789 ; gain = 600.379 ; free physical = 15441 ; free virtual = 106587
INFO: [Common 17-1381] The checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.runs/conv1_bm_ram_synth_1/conv1_bm_ram.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv1_bm_ram/conv1_bm_ram.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.runs/conv1_bm_ram_synth_1/conv1_bm_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file conv1_bm_ram_utilization_synth.rpt -pb conv1_bm_ram_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1802.789 ; gain = 0.000 ; free physical = 15441 ; free virtual = 106588
INFO: [Common 17-206] Exiting Vivado at Tue Nov 16 10:31:42 2021...
[Tue Nov 16 10:31:44 2021] conv1_bm_ram_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:08 ; elapsed = 00:02:20 . Memory (MB): peak = 6269.227 ; gain = 22.016 ; free physical = 16135 ; free virtual = 107281
reset_run conv2_bm_ram_synth_1
launch_runs conv2_bm_ram_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'conv2_bm_ram'...
[Tue Nov 16 10:31:44 2021] Launched conv2_bm_ram_synth_1...
Run output will be captured here: /home/jmz8rm/tidenet/sim/lenet1_minimal.runs/conv2_bm_ram_synth_1/runme.log
wait_on_run conv2_bm_ram_synth_1
[Tue Nov 16 10:31:44 2021] Waiting for conv2_bm_ram_synth_1 to finish...
[Tue Nov 16 10:31:49 2021] Waiting for conv2_bm_ram_synth_1 to finish...
[Tue Nov 16 10:31:54 2021] Waiting for conv2_bm_ram_synth_1 to finish...
[Tue Nov 16 10:31:59 2021] Waiting for conv2_bm_ram_synth_1 to finish...
[Tue Nov 16 10:32:09 2021] Waiting for conv2_bm_ram_synth_1 to finish...
[Tue Nov 16 10:32:19 2021] Waiting for conv2_bm_ram_synth_1 to finish...
[Tue Nov 16 10:32:29 2021] Waiting for conv2_bm_ram_synth_1 to finish...
[Tue Nov 16 10:32:39 2021] Waiting for conv2_bm_ram_synth_1 to finish...
[Tue Nov 16 10:32:59 2021] Waiting for conv2_bm_ram_synth_1 to finish...
[Tue Nov 16 10:33:19 2021] Waiting for conv2_bm_ram_synth_1 to finish...
[Tue Nov 16 10:33:39 2021] Waiting for conv2_bm_ram_synth_1 to finish...
[Tue Nov 16 10:33:59 2021] Waiting for conv2_bm_ram_synth_1 to finish...

*** Running vivado
    with args -log conv2_bm_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv2_bm_ram.tcl


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:31:13 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/opt/Xilinx/Vivado/2017.4/scripts/Vivado_init.tcl'
215 Beta devices matching pattern found, 0 enabled.
source conv2_bm_ram.tcl -notrace
Command: synth_design -top conv2_bm_ram -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2020.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5997 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1306.410 ; gain = 96.000 ; free physical = 15836 ; free virtual = 106982
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'conv2_bm_ram' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv2_bm_ram/synth/conv2_bm_ram.vhd:67]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: conv2_bm_ram.mif - type: string 
	Parameter C_INIT_FILE bound to: conv2_bm_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.7096 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv2_bm_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv2_bm_ram/synth/conv2_bm_ram.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'conv2_bm_ram' (9#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv2_bm_ram/synth/conv2_bm_ram.vhd:67]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEA[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[14]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[13]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[12]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[11]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 1510.559 ; gain = 300.148 ; free physical = 15745 ; free virtual = 106891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 1510.559 ; gain = 300.148 ; free physical = 15734 ; free virtual = 106880
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv2_bm_ram/conv2_bm_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv2_bm_ram/conv2_bm_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/jmz8rm/tidenet/sim/lenet1_minimal.runs/conv2_bm_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jmz8rm/tidenet/sim/lenet1_minimal.runs/conv2_bm_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.457 ; gain = 0.000 ; free physical = 15253 ; free virtual = 106495
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:26 ; elapsed = 00:02:02 . Memory (MB): peak = 1779.457 ; gain = 569.047 ; free physical = 15348 ; free virtual = 106590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:26 ; elapsed = 00:02:02 . Memory (MB): peak = 1779.457 ; gain = 569.047 ; free physical = 15348 ; free virtual = 106590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/jmz8rm/tidenet/sim/lenet1_minimal.runs/conv2_bm_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:02:02 . Memory (MB): peak = 1779.457 ; gain = 569.047 ; free physical = 15347 ; free virtual = 106589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:02:02 . Memory (MB): peak = 1779.457 ; gain = 569.047 ; free physical = 15344 ; free virtual = 106586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:02:02 . Memory (MB): peak = 1779.457 ; gain = 569.047 ; free physical = 15345 ; free virtual = 106587
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1779.457 ; gain = 569.047 ; free physical = 15223 ; free virtual = 106465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1779.457 ; gain = 569.047 ; free physical = 15223 ; free virtual = 106465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1787.457 ; gain = 577.047 ; free physical = 15222 ; free virtual = 106464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1787.457 ; gain = 577.047 ; free physical = 15220 ; free virtual = 106462
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1787.457 ; gain = 577.047 ; free physical = 15220 ; free virtual = 106462
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1787.457 ; gain = 577.047 ; free physical = 15219 ; free virtual = 106461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1787.457 ; gain = 577.047 ; free physical = 15219 ; free virtual = 106461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1787.457 ; gain = 577.047 ; free physical = 15219 ; free virtual = 106461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1787.457 ; gain = 577.047 ; free physical = 15218 ; free virtual = 106460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------+------+
|      |Instance                                     |Module                        |Cells |
+------+---------------------------------------------+------------------------------+------+
|1     |top                                          |                              |     1|
|2     |  U0                                         |blk_mem_gen_v8_4_1            |     1|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth      |     1|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top               |     1|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr      |     1|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width        |     1|
|7     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init |     1|
+------+---------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1787.457 ; gain = 577.047 ; free physical = 15218 ; free virtual = 106460
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 175 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 1787.457 ; gain = 308.148 ; free physical = 15277 ; free virtual = 106519
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1787.465 ; gain = 577.047 ; free physical = 15277 ; free virtual = 106519
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:02:09 . Memory (MB): peak = 1802.457 ; gain = 600.051 ; free physical = 15245 ; free virtual = 106487
INFO: [Common 17-1381] The checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.runs/conv2_bm_ram_synth_1/conv2_bm_ram.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv2_bm_ram/conv2_bm_ram.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.runs/conv2_bm_ram_synth_1/conv2_bm_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file conv2_bm_ram_utilization_synth.rpt -pb conv2_bm_ram_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1802.457 ; gain = 0.000 ; free physical = 15264 ; free virtual = 106506
INFO: [Common 17-206] Exiting Vivado at Tue Nov 16 10:34:03 2021...
[Tue Nov 16 10:34:04 2021] conv2_bm_ram_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:02:20 . Memory (MB): peak = 6269.234 ; gain = 0.000 ; free physical = 15871 ; free virtual = 107205
reset_run ip1_bm_ram_synth_1
launch_runs ip1_bm_ram_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ip1_bm_ram'...
[Tue Nov 16 10:34:05 2021] Launched ip1_bm_ram_synth_1...
Run output will be captured here: /home/jmz8rm/tidenet/sim/lenet1_minimal.runs/ip1_bm_ram_synth_1/runme.log
wait_on_run ip1_bm_ram_synth_1
[Tue Nov 16 10:34:05 2021] Waiting for ip1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:34:10 2021] Waiting for ip1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:34:15 2021] Waiting for ip1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:34:20 2021] Waiting for ip1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:34:30 2021] Waiting for ip1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:34:40 2021] Waiting for ip1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:34:50 2021] Waiting for ip1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:35:00 2021] Waiting for ip1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:35:20 2021] Waiting for ip1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:35:40 2021] Waiting for ip1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:36:00 2021] Waiting for ip1_bm_ram_synth_1 to finish...
[Tue Nov 16 10:36:20 2021] Waiting for ip1_bm_ram_synth_1 to finish...

*** Running vivado
    with args -log ip1_bm_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ip1_bm_ram.tcl


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:31:13 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/opt/Xilinx/Vivado/2017.4/scripts/Vivado_init.tcl'
215 Beta devices matching pattern found, 0 enabled.
source ip1_bm_ram.tcl -notrace
Command: synth_design -top ip1_bm_ram -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2020.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8963 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1306.410 ; gain = 96.000 ; free physical = 15564 ; free virtual = 106898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ip1_bm_ram' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/ip1_bm_ram/synth/ip1_bm_ram.vhd:67]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: ip1_bm_ram.mif - type: string 
	Parameter C_INIT_FILE bound to: ip1_bm_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 10 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 10 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 10 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 10 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.7096 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/ip1_bm_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/ip1_bm_ram/synth/ip1_bm_ram.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'ip1_bm_ram' (9#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/ip1_bm_ram/synth/ip1_bm_ram.vhd:67]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEA[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[14]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[13]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[12]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[11]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINA[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 1510.559 ; gain = 300.148 ; free physical = 15527 ; free virtual = 106862
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 1510.559 ; gain = 300.148 ; free physical = 15512 ; free virtual = 106848
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/ip1_bm_ram/ip1_bm_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/ip1_bm_ram/ip1_bm_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/jmz8rm/tidenet/sim/lenet1_minimal.runs/ip1_bm_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jmz8rm/tidenet/sim/lenet1_minimal.runs/ip1_bm_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.113 ; gain = 0.000 ; free physical = 15053 ; free virtual = 106500
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:02:01 . Memory (MB): peak = 1779.113 ; gain = 568.703 ; free physical = 15138 ; free virtual = 106585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:02:01 . Memory (MB): peak = 1779.113 ; gain = 568.703 ; free physical = 15138 ; free virtual = 106585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/jmz8rm/tidenet/sim/lenet1_minimal.runs/ip1_bm_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:02:01 . Memory (MB): peak = 1779.113 ; gain = 568.703 ; free physical = 15140 ; free virtual = 106587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:02:01 . Memory (MB): peak = 1779.113 ; gain = 568.703 ; free physical = 15130 ; free virtual = 106577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:02:01 . Memory (MB): peak = 1779.113 ; gain = 568.703 ; free physical = 15118 ; free virtual = 106565
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1779.113 ; gain = 568.703 ; free physical = 14992 ; free virtual = 106439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1779.113 ; gain = 568.703 ; free physical = 14990 ; free virtual = 106438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1787.113 ; gain = 576.703 ; free physical = 14985 ; free virtual = 106432
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1787.113 ; gain = 576.703 ; free physical = 15006 ; free virtual = 106453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1787.113 ; gain = 576.703 ; free physical = 15006 ; free virtual = 106453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1787.113 ; gain = 576.703 ; free physical = 15006 ; free virtual = 106453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1787.113 ; gain = 576.703 ; free physical = 15006 ; free virtual = 106453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1787.113 ; gain = 576.703 ; free physical = 15006 ; free virtual = 106453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1787.113 ; gain = 576.703 ; free physical = 15006 ; free virtual = 106453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------+------+
|      |Instance                                     |Module                        |Cells |
+------+---------------------------------------------+------------------------------+------+
|1     |top                                          |                              |     1|
|2     |  U0                                         |blk_mem_gen_v8_4_1            |     1|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth      |     1|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top               |     1|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr      |     1|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width        |     1|
|7     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init |     1|
+------+---------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1787.113 ; gain = 576.703 ; free physical = 15006 ; free virtual = 106453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 1787.113 ; gain = 308.148 ; free physical = 15062 ; free virtual = 106509
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1787.121 ; gain = 576.703 ; free physical = 15062 ; free virtual = 106509
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1802.113 ; gain = 599.707 ; free physical = 15048 ; free virtual = 106495
INFO: [Common 17-1381] The checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.runs/ip1_bm_ram_synth_1/ip1_bm_ram.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/ip1_bm_ram/ip1_bm_ram.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.runs/ip1_bm_ram_synth_1/ip1_bm_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ip1_bm_ram_utilization_synth.rpt -pb ip1_bm_ram_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1802.113 ; gain = 0.000 ; free physical = 15048 ; free virtual = 106496
INFO: [Common 17-206] Exiting Vivado at Tue Nov 16 10:36:23 2021...
[Tue Nov 16 10:36:25 2021] ip1_bm_ram_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:02:20 . Memory (MB): peak = 6269.234 ; gain = 0.000 ; free physical = 15747 ; free virtual = 107194
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1761-2
Top: model
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6301.227 ; gain = 31.992 ; free physical = 15629 ; free virtual = 107076
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'model' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/model.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr_read_delay' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v:1]
	Parameter DDR_DATA_WIDTH bound to: 16 - type: integer 
	Parameter delay_req_port0 bound to: 2 - type: integer 
	Parameter delay_req_port1 bound to: 2 - type: integer 
	Parameter delay_req_port2 bound to: 2 - type: integer 
	Parameter delay_req_port3 bound to: -1 - type: integer 
	Parameter delay_req_port4 bound to: -1 - type: integer 
	Parameter delay_req_port5 bound to: -1 - type: integer 
	Parameter delay_req_port6 bound to: -1 - type: integer 
	Parameter delay_req_port7 bound to: -1 - type: integer 
	Parameter delay_req_port8 bound to: -1 - type: integer 
	Parameter delay_req_port9 bound to: -1 - type: integer 
	Parameter delay_req_port10 bound to: -1 - type: integer 
	Parameter delay_req_port11 bound to: -1 - type: integer 
	Parameter delay_req_port12 bound to: -1 - type: integer 
	Parameter delay_req_port13 bound to: -1 - type: integer 
	Parameter delay_req_port14 bound to: -1 - type: integer 
	Parameter delay_dout_port0 bound to: 2 - type: integer 
	Parameter delay_dout_port1 bound to: 2 - type: integer 
	Parameter delay_dout_port2 bound to: 2 - type: integer 
	Parameter delay_dout_port3 bound to: -1 - type: integer 
	Parameter delay_dout_port4 bound to: -1 - type: integer 
	Parameter delay_dout_port5 bound to: -1 - type: integer 
	Parameter delay_dout_port6 bound to: -1 - type: integer 
	Parameter delay_dout_port7 bound to: -1 - type: integer 
	Parameter delay_dout_port8 bound to: -1 - type: integer 
	Parameter delay_dout_port9 bound to: -1 - type: integer 
	Parameter delay_dout_port10 bound to: -1 - type: integer 
	Parameter delay_dout_port11 bound to: -1 - type: integer 
	Parameter delay_dout_port12 bound to: -1 - type: integer 
	Parameter delay_dout_port13 bound to: -1 - type: integer 
	Parameter delay_dout_port14 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v:482]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v:483]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v:484]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v:485]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v:487]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v:488]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v:489]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v:490]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v:492]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v:493]
INFO: [Synth 8-256] done synthesizing module 'ddr_read_delay' (1#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v:1]
INFO: [Synth 8-638] synthesizing module 'busm2n' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/busm2n.v:1]
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
	Parameter COM_MUL bound to: 16 - type: integer 
	Parameter IN_COUNT bound to: 1 - type: integer 
	Parameter OUT_COUNT bound to: 1 - type: integer 
	Parameter N bound to: 1568 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'busm2n' (2#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/busm2n.v:1]
INFO: [Synth 8-638] synthesizing module 'conv1_layer' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/conv1_layer.v:1]
INFO: [Synth 8-638] synthesizing module 'controller_v2' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2.v:1]
	Parameter DB_W_IN bound to: 28 - type: integer 
	Parameter DB_H_IN bound to: 28 - type: integer 
	Parameter DB_C_IN bound to: 2 - type: integer 
	Parameter DB_W_OUT bound to: 24 - type: integer 
	Parameter DB_H_OUT bound to: 24 - type: integer 
	Parameter DB_C_OUT bound to: 4 - type: integer 
	Parameter WB_W bound to: 5 - type: integer 
	Parameter WB_H bound to: 5 - type: integer 
	Parameter WB_C bound to: 2 - type: integer 
	Parameter WB_K bound to: 4 - type: integer 
	Parameter CPF bound to: 1 - type: integer 
	Parameter KPF bound to: 1 - type: integer 
	Parameter STRIDE_H bound to: 1 - type: integer 
	Parameter STRIDE_W bound to: 1 - type: integer 
	Parameter PAD bound to: 0 - type: integer 
	Parameter OP_DELAY bound to: 4 - type: integer 
	Parameter RM_RING_LENGTH bound to: 6 - type: integer 
	Parameter RM_RD_PHY_ADDR_JUMP bound to: 5 - type: integer 
	Parameter RM_WR_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter RM_RD_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DOUBLE_BUF_WR_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DOUBLE_BUF_RD_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DOUBLE_BUF_WR_DEPTH bound to: 100 - type: integer 
	Parameter DOUBLE_BUF_RD_DEPTH bound to: 100 - type: integer 
	Parameter BM_RD_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter CG bound to: 2 - type: integer 
	Parameter KG bound to: 4 - type: integer 
	Parameter GROUP bound to: 1 - type: integer 
	Parameter RM_WR_NUM_PER_CHANNEL bound to: 2 - type: integer 
	Parameter RM_WR_STRIDE bound to: 1 - type: integer 
	Parameter COUNT_PER_LAYER bound to: 115200 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter LENGTH bound to: 50 - type: integer 
	Parameter DATA_ACCESS_DELAY bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v:3]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v:27]
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v:3]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v:3]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (3#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v:3]
INFO: [Synth 8-638] synthesizing module 'mul16_unsigned' [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/mul16_unsigned_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mul16_unsigned' (4#1) [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/mul16_unsigned_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v:3]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (4#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v:3]
WARNING: [Synth 8-6014] Unused sequential element rm_wr_phy_addr_reg was removed.  [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2.v:391]
INFO: [Synth 8-256] done synthesizing module 'controller_v2' (5#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2.v:1]
INFO: [Synth 8-638] synthesizing module 'conv1_rm_ram' [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/conv1_rm_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'conv1_rm_ram' (6#1) [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/conv1_rm_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'conv1_wm_ram' [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/conv1_wm_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'conv1_wm_ram' (7#1) [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/conv1_wm_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'conv1_bm_ram' [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/conv1_bm_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'conv1_bm_ram' (8#1) [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/conv1_bm_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'vector_muladd' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/vector_muladd.sv:1]
	Parameter CPF bound to: 1 - type: integer 
	Parameter RELU bound to: 1 - type: integer 
	Parameter Q bound to: 13 - type: integer 
	Parameter DIN_Q bound to: 6 - type: integer 
	Parameter DOUT_Q bound to: 6 - type: integer 
	Parameter ACC_WIDTH bound to: 40 - type: integer 
	Parameter BIAS_DW bound to: 16 - type: integer 
	Parameter BN bound to: 0 - type: integer 
	Parameter BN_SCALE_Q bound to: 6 - type: integer 
	Parameter BN_BIAS_Q bound to: 6 - type: integer 
	Parameter MID_Q bound to: 6 - type: integer 
	Parameter DIN_DW bound to: 16 - type: integer 
	Parameter DOUT_DW bound to: 16 - type: integer 
	Parameter WW bound to: 16 - type: integer 
	Parameter MAT_DW bound to: 32 - type: integer 
	Parameter DELTA_DELAY bound to: 0 - type: integer 
	Parameter DATA_CHANNEL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/multiplier.v:1]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter D_WIDTH bound to: 16 - type: integer 
	Parameter W_WIDTH bound to: 16 - type: integer 
	Parameter M_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul16x16_signed' [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/mul16x16_signed_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mul16x16_signed' (9#1) [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/mul16x16_signed_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (10#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/multiplier.v:1]
INFO: [Synth 8-638] synthesizing module 'acc_addr' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/acc_addr.sv:1]
	Parameter CPF bound to: 1 - type: integer 
	Parameter ACC_WIDTH bound to: 40 - type: integer 
	Parameter M_DW bound to: 32 - type: integer 
	Parameter A1_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'acc_addr' (11#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/acc_addr.sv:1]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v:3]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v:16]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (11#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v:3]
INFO: [Synth 8-638] synthesizing module 'bn_bias_relu' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/bn_bias_relu.v:1]
	Parameter RELU bound to: 1 - type: integer 
	Parameter Q bound to: 13 - type: integer 
	Parameter DIN_Q bound to: 6 - type: integer 
	Parameter DOUT_DW bound to: 16 - type: integer 
	Parameter DOUT_Q bound to: 6 - type: integer 
	Parameter ACC_WIDTH bound to: 40 - type: integer 
	Parameter BIAS_DW bound to: 16 - type: integer 
	Parameter BN bound to: 0 - type: integer 
	Parameter BN_SCALE_Q bound to: 6 - type: integer 
	Parameter BN_BIAS_Q bound to: 6 - type: integer 
	Parameter MID_Q bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bit_trunc' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/bit_trunc.v:1]
	Parameter WIDTH bound to: 40 - type: integer 
	Parameter MSB bound to: 28 - type: integer 
	Parameter LSB bound to: 13 - type: integer 
	Parameter ROUND bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bit_trunc' (12#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/bit_trunc.v:1]
INFO: [Synth 8-256] done synthesizing module 'bn_bias_relu' (13#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/bn_bias_relu.v:1]
INFO: [Synth 8-256] done synthesizing module 'vector_muladd' (14#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/vector_muladd.sv:1]
INFO: [Synth 8-256] done synthesizing module 'conv1_layer' (15#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/conv1_layer.v:1]
INFO: [Synth 8-638] synthesizing module 'pool1_layer' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/pool1_layer.v:1]
INFO: [Synth 8-638] synthesizing module 'controller_v2_a' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2_a.v:1]
	Parameter DB_W_IN bound to: 24 - type: integer 
	Parameter DB_H_IN bound to: 24 - type: integer 
	Parameter DB_C_IN bound to: 4 - type: integer 
	Parameter DB_W_OUT bound to: 12 - type: integer 
	Parameter DB_H_OUT bound to: 12 - type: integer 
	Parameter DB_C_OUT bound to: 4 - type: integer 
	Parameter WB_W bound to: 2 - type: integer 
	Parameter WB_H bound to: 2 - type: integer 
	Parameter WB_C bound to: 8 - type: integer 
	Parameter WB_K bound to: 4 - type: integer 
	Parameter KPF bound to: 1 - type: integer 
	Parameter STRIDE_H bound to: 2 - type: integer 
	Parameter STRIDE_W bound to: 2 - type: integer 
	Parameter PAD bound to: 0 - type: integer 
	Parameter OP_DELAY bound to: 1 - type: integer 
	Parameter RM_RING_LENGTH bound to: 4 - type: integer 
	Parameter RM_RD_PHY_ADDR_JUMP bound to: 2 - type: integer 
	Parameter RM_WR_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter RM_RD_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter KG bound to: 4 - type: integer 
	Parameter RM_WR_NUM_PER_CHANNEL bound to: 4 - type: integer 
	Parameter RM_WR_STRIDE bound to: 4 - type: integer 
	Parameter COUNT_PER_LAYER bound to: 2304 - type: integer 
	Parameter DATA_ACCESS_DELAY bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v:3]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (15#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v:3]
WARNING: [Synth 8-6014] Unused sequential element rm_wr_phy_addr_reg was removed.  [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2_a.v:306]
INFO: [Synth 8-256] done synthesizing module 'controller_v2_a' (16#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2_a.v:1]
INFO: [Synth 8-638] synthesizing module 'pool1_rm_ram' [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/pool1_rm_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pool1_rm_ram' (17#1) [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/pool1_rm_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'vector_max' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/vector_max.v:1]
	Parameter RELU bound to: 0 - type: integer 
	Parameter DIN_W bound to: 16 - type: integer 
	Parameter Q bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vector_max' (18#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/vector_max.v:1]
INFO: [Synth 8-638] synthesizing module 'interlayer_sync_fifo' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/verilog/interlayer_sync_fifo.v:3]
	Parameter aw bound to: 1 - type: integer 
	Parameter dw bound to: 17 - type: integer 
	Parameter afull_t bound to: 2 - type: integer 
	Parameter distribute_ram bound to: false - type: string 
INFO: [Synth 8-256] done synthesizing module 'interlayer_sync_fifo' (19#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/verilog/interlayer_sync_fifo.v:3]
INFO: [Synth 8-256] done synthesizing module 'pool1_layer' (20#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/pool1_layer.v:1]
INFO: [Synth 8-638] synthesizing module 'conv2_layer' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/conv2_layer.v:1]
INFO: [Synth 8-638] synthesizing module 'controller_v2__parameterized0' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2.v:1]
	Parameter DB_W_IN bound to: 12 - type: integer 
	Parameter DB_H_IN bound to: 12 - type: integer 
	Parameter DB_C_IN bound to: 4 - type: integer 
	Parameter DB_W_OUT bound to: 8 - type: integer 
	Parameter DB_H_OUT bound to: 8 - type: integer 
	Parameter DB_C_OUT bound to: 8 - type: integer 
	Parameter WB_W bound to: 5 - type: integer 
	Parameter WB_H bound to: 5 - type: integer 
	Parameter WB_C bound to: 4 - type: integer 
	Parameter WB_K bound to: 8 - type: integer 
	Parameter CPF bound to: 1 - type: integer 
	Parameter KPF bound to: 1 - type: integer 
	Parameter STRIDE_H bound to: 1 - type: integer 
	Parameter STRIDE_W bound to: 1 - type: integer 
	Parameter PAD bound to: 0 - type: integer 
	Parameter OP_DELAY bound to: 4 - type: integer 
	Parameter RM_RING_LENGTH bound to: 6 - type: integer 
	Parameter RM_RD_PHY_ADDR_JUMP bound to: 5 - type: integer 
	Parameter RM_WR_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter RM_RD_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DOUBLE_BUF_WR_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DOUBLE_BUF_RD_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DOUBLE_BUF_WR_DEPTH bound to: 200 - type: integer 
	Parameter DOUBLE_BUF_RD_DEPTH bound to: 200 - type: integer 
	Parameter BM_RD_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter CG bound to: 4 - type: integer 
	Parameter KG bound to: 8 - type: integer 
	Parameter GROUP bound to: 1 - type: integer 
	Parameter RM_WR_NUM_PER_CHANNEL bound to: 4 - type: integer 
	Parameter RM_WR_STRIDE bound to: 1 - type: integer 
	Parameter COUNT_PER_LAYER bound to: 51200 - type: integer 
	Parameter START_ADDR bound to: 200 - type: integer 
	Parameter LENGTH bound to: 100 - type: integer 
	Parameter DATA_ACCESS_DELAY bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rm_wr_phy_addr_reg was removed.  [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2.v:391]
INFO: [Synth 8-256] done synthesizing module 'controller_v2__parameterized0' (20#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2.v:1]
INFO: [Synth 8-638] synthesizing module 'conv2_rm_ram' [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/conv2_rm_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'conv2_rm_ram' (21#1) [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/conv2_rm_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'conv2_wm_ram' [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/conv2_wm_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'conv2_wm_ram' (22#1) [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/conv2_wm_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'conv2_bm_ram' [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/conv2_bm_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'conv2_bm_ram' (23#1) [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/conv2_bm_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'conv2_layer' (24#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/conv2_layer.v:1]
INFO: [Synth 8-638] synthesizing module 'pool2_layer' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/pool2_layer.v:1]
INFO: [Synth 8-638] synthesizing module 'controller_v2_a__parameterized0' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2_a.v:1]
	Parameter DB_W_IN bound to: 8 - type: integer 
	Parameter DB_H_IN bound to: 8 - type: integer 
	Parameter DB_C_IN bound to: 8 - type: integer 
	Parameter DB_W_OUT bound to: 4 - type: integer 
	Parameter DB_H_OUT bound to: 4 - type: integer 
	Parameter DB_C_OUT bound to: 8 - type: integer 
	Parameter WB_W bound to: 2 - type: integer 
	Parameter WB_H bound to: 2 - type: integer 
	Parameter WB_C bound to: 8 - type: integer 
	Parameter WB_K bound to: 8 - type: integer 
	Parameter KPF bound to: 1 - type: integer 
	Parameter STRIDE_H bound to: 2 - type: integer 
	Parameter STRIDE_W bound to: 2 - type: integer 
	Parameter PAD bound to: 0 - type: integer 
	Parameter OP_DELAY bound to: 1 - type: integer 
	Parameter RM_RING_LENGTH bound to: 4 - type: integer 
	Parameter RM_RD_PHY_ADDR_JUMP bound to: 2 - type: integer 
	Parameter RM_WR_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter RM_RD_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter KG bound to: 8 - type: integer 
	Parameter RM_WR_NUM_PER_CHANNEL bound to: 8 - type: integer 
	Parameter RM_WR_STRIDE bound to: 8 - type: integer 
	Parameter COUNT_PER_LAYER bound to: 512 - type: integer 
	Parameter DATA_ACCESS_DELAY bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rm_wr_phy_addr_reg was removed.  [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2_a.v:306]
INFO: [Synth 8-256] done synthesizing module 'controller_v2_a__parameterized0' (24#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2_a.v:1]
INFO: [Synth 8-638] synthesizing module 'pool2_rm_ram' [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/pool2_rm_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pool2_rm_ram' (25#1) [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/pool2_rm_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pool2_layer' (26#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/pool2_layer.v:1]
INFO: [Synth 8-638] synthesizing module 'ip1_layer' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/ip1_layer.v:1]
INFO: [Synth 8-638] synthesizing module 'controller_v2__parameterized1' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2.v:1]
	Parameter DB_W_IN bound to: 1 - type: integer 
	Parameter DB_H_IN bound to: 1 - type: integer 
	Parameter DB_C_IN bound to: 128 - type: integer 
	Parameter DB_W_OUT bound to: 1 - type: integer 
	Parameter DB_H_OUT bound to: 1 - type: integer 
	Parameter DB_C_OUT bound to: 10 - type: integer 
	Parameter WB_W bound to: 1 - type: integer 
	Parameter WB_H bound to: 1 - type: integer 
	Parameter WB_C bound to: 128 - type: integer 
	Parameter WB_K bound to: 10 - type: integer 
	Parameter CPF bound to: 1 - type: integer 
	Parameter KPF bound to: 1 - type: integer 
	Parameter STRIDE_H bound to: 0 - type: integer 
	Parameter STRIDE_W bound to: 0 - type: integer 
	Parameter PAD bound to: 0 - type: integer 
	Parameter OP_DELAY bound to: 4 - type: integer 
	Parameter RM_RING_LENGTH bound to: 2 - type: integer 
	Parameter RM_RD_PHY_ADDR_JUMP bound to: 1 - type: integer 
	Parameter RM_WR_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter RM_RD_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DOUBLE_BUF_WR_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DOUBLE_BUF_RD_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DOUBLE_BUF_WR_DEPTH bound to: 256 - type: integer 
	Parameter DOUBLE_BUF_RD_DEPTH bound to: 256 - type: integer 
	Parameter BM_RD_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter CG bound to: 128 - type: integer 
	Parameter KG bound to: 10 - type: integer 
	Parameter GROUP bound to: 1 - type: integer 
	Parameter RM_WR_NUM_PER_CHANNEL bound to: 128 - type: integer 
	Parameter RM_WR_STRIDE bound to: 1 - type: integer 
	Parameter COUNT_PER_LAYER bound to: 1280 - type: integer 
	Parameter START_ADDR bound to: 1000 - type: integer 
	Parameter LENGTH bound to: 128 - type: integer 
	Parameter DATA_ACCESS_DELAY bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rm_wr_phy_addr_reg was removed.  [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2.v:391]
INFO: [Synth 8-256] done synthesizing module 'controller_v2__parameterized1' (26#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2.v:1]
INFO: [Synth 8-638] synthesizing module 'ip1_rm_ram' [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/ip1_rm_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ip1_rm_ram' (27#1) [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/ip1_rm_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'ip1_wm_ram' [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/ip1_wm_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ip1_wm_ram' (28#1) [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/ip1_wm_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'ip1_bm_ram' [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/ip1_bm_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ip1_bm_ram' (29#1) [/home/jmz8rm/tidenet/sim/.Xil/Vivado-1890-boldrock/realtime/ip1_bm_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'vector_muladd__parameterized0' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/vector_muladd.sv:1]
	Parameter CPF bound to: 1 - type: integer 
	Parameter RELU bound to: 0 - type: integer 
	Parameter Q bound to: 13 - type: integer 
	Parameter DIN_Q bound to: 6 - type: integer 
	Parameter DOUT_Q bound to: 6 - type: integer 
	Parameter ACC_WIDTH bound to: 40 - type: integer 
	Parameter BIAS_DW bound to: 16 - type: integer 
	Parameter BN bound to: 0 - type: integer 
	Parameter BN_SCALE_Q bound to: 6 - type: integer 
	Parameter BN_BIAS_Q bound to: 6 - type: integer 
	Parameter MID_Q bound to: 6 - type: integer 
	Parameter DIN_DW bound to: 16 - type: integer 
	Parameter DOUT_DW bound to: 16 - type: integer 
	Parameter WW bound to: 16 - type: integer 
	Parameter MAT_DW bound to: 32 - type: integer 
	Parameter DELTA_DELAY bound to: 0 - type: integer 
	Parameter DATA_CHANNEL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bn_bias_relu__parameterized0' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/bn_bias_relu.v:1]
	Parameter RELU bound to: 0 - type: integer 
	Parameter Q bound to: 13 - type: integer 
	Parameter DIN_Q bound to: 6 - type: integer 
	Parameter DOUT_DW bound to: 16 - type: integer 
	Parameter DOUT_Q bound to: 6 - type: integer 
	Parameter ACC_WIDTH bound to: 40 - type: integer 
	Parameter BIAS_DW bound to: 16 - type: integer 
	Parameter BN bound to: 0 - type: integer 
	Parameter BN_SCALE_Q bound to: 6 - type: integer 
	Parameter BN_BIAS_Q bound to: 6 - type: integer 
	Parameter MID_Q bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bn_bias_relu__parameterized0' (29#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/bn_bias_relu.v:1]
INFO: [Synth 8-256] done synthesizing module 'vector_muladd__parameterized0' (29#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/vector_muladd.sv:1]
INFO: [Synth 8-256] done synthesizing module 'ip1_layer' (30#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/ip1_layer.v:1]
INFO: [Synth 8-638] synthesizing module 'busm2n__parameterized0' [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/busm2n.v:1]
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
	Parameter COM_MUL bound to: 16 - type: integer 
	Parameter IN_COUNT bound to: 1 - type: integer 
	Parameter OUT_COUNT bound to: 1 - type: integer 
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'busm2n__parameterized0' (30#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/busm2n.v:1]
INFO: [Synth 8-256] done synthesizing module 'model' (31#1) [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/model.v:1]
WARNING: [Synth 8-3331] design delay__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design delay__parameterized2 has unconnected port rst
WARNING: [Synth 8-3331] design delay has unconnected port rst
WARNING: [Synth 8-3331] design delay__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design controller_v2__parameterized1 has unconnected port blob_din_eop
WARNING: [Synth 8-3331] design delay__parameterized3 has unconnected port rst
WARNING: [Synth 8-3331] design controller_v2_a__parameterized0 has unconnected port blob_din_eop
WARNING: [Synth 8-3331] design controller_v2__parameterized0 has unconnected port blob_din_eop
WARNING: [Synth 8-3331] design controller_v2_a has unconnected port blob_din_eop
WARNING: [Synth 8-3331] design controller_v2 has unconnected port blob_din_eop
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port rst
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port layer_ddr_read_req_3_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port layer_ddr_read_req_4_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port layer_ddr_read_req_5_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port layer_ddr_read_req_6_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port layer_ddr_read_req_7_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port layer_ddr_read_req_8_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port layer_ddr_read_req_9_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port layer_ddr_read_req_10_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port layer_ddr_read_req_11_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port layer_ddr_read_req_12_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port layer_ddr_read_req_13_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port layer_ddr_read_req_14_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port engine_ddr_read_ack_3_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port engine_ddr_read_ack_4_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port engine_ddr_read_ack_5_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port engine_ddr_read_ack_6_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port engine_ddr_read_ack_7_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port engine_ddr_read_ack_8_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port engine_ddr_read_ack_9_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port engine_ddr_read_ack_10_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port engine_ddr_read_ack_11_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port engine_ddr_read_ack_12_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port engine_ddr_read_ack_13_i
WARNING: [Synth 8-3331] design ddr_read_delay has unconnected port engine_ddr_read_ack_14_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6351.477 ; gain = 82.242 ; free physical = 15647 ; free virtual = 107096
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6351.477 ; gain = 82.242 ; free physical = 15652 ; free virtual = 107100
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv1_rm_ram/conv1_rm_ram.dcp' for cell 'u0_conv1_layer/u_conv1_rm_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv1_wm_ram/conv1_wm_ram.dcp' for cell 'u0_conv1_layer/u_conv1_wm_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv1_bm_ram/conv1_bm_ram.dcp' for cell 'u0_conv1_layer/u_conv1_bm_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/mul16_unsigned/mul16_unsigned.dcp' for cell 'u0_conv1_layer/u_controller/u_mul16_unsigned_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/mul16x16_signed/mul16x16_signed.dcp' for cell 'u0_conv1_layer/u_vector_muladd_0_0/gen_multiplier[0].u_mult/multiplier.u_mul16x16_signed'
INFO: [Project 1-454] Reading design checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/pool1_rm_ram/pool1_rm_ram.dcp' for cell 'u0_pool1_layer/u_pool1_rm_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv2_rm_ram/conv2_rm_ram.dcp' for cell 'u0_conv2_layer/u_conv2_rm_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv2_wm_ram/conv2_wm_ram.dcp' for cell 'u0_conv2_layer/u_conv2_wm_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/conv2_bm_ram/conv2_bm_ram.dcp' for cell 'u0_conv2_layer/u_conv2_bm_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/pool2_rm_ram/pool2_rm_ram.dcp' for cell 'u0_pool2_layer/u_pool2_rm_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/ip1_rm_ram/ip1_rm_ram.dcp' for cell 'u0_ip1_layer/u_ip1_rm_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/ip1_wm_ram/ip1_wm_ram.dcp' for cell 'u0_ip1_layer/u_ip1_wm_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/sources_1/ip/ip1_bm_ram/ip1_bm_ram.dcp' for cell 'u0_ip1_layer/u_ip1_bm_ram'
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 741 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/constrs_1/imports/timing/dma_timing.xdc]
WARNING: [Vivado 12-507] No nets matched 'a0/afu0/acc_module/u_module/u0_ddr_read_delay/engine_ddr_read_addr_0_o[*]'. [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/constrs_1/imports/timing/dma_timing.xdc:1]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/constrs_1/imports/timing/dma_timing.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'a0/afu0/acc_module/u_module/u0_ddr_read_delay/engine_ddr_read_addr_1_o[*]'. [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/constrs_1/imports/timing/dma_timing.xdc:3]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/constrs_1/imports/timing/dma_timing.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'a0/afu0/acc_module/u_module/u0_ddr_read_delay/engine_ddr_read_addr_2_o[*]'. [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/constrs_1/imports/timing/dma_timing.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/constrs_1/imports/timing/dma_timing.xdc:6]
Finished Parsing XDC File [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/constrs_1/imports/timing/dma_timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/constrs_1/imports/timing/dma_timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/model_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jmz8rm/tidenet/sim/lenet1_minimal.srcs/constrs_1/imports/timing/dma_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/model_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/model_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 7024.867 ; gain = 755.633 ; free physical = 15099 ; free virtual = 106548
117 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 7024.867 ; gain = 755.633 ; free physical = 15099 ; free virtual = 106548
