// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Rocca_S_hw_v2_hw_mixhw_Column (
        ap_ready,
        column_0_read,
        column_1_read,
        column_2_read,
        column_3_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);


output   ap_ready;
input  [7:0] column_0_read;
input  [7:0] column_1_read;
input  [7:0] column_2_read;
input  [7:0] column_3_read;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;

wire    tmp_hw_galois_multiplication_fu_44_ap_ready;
wire   [7:0] tmp_hw_galois_multiplication_fu_44_ap_return;
wire    tmp_1_hw_galois_multiplication_fu_52_ap_ready;
wire   [7:0] tmp_1_hw_galois_multiplication_fu_52_ap_return;
wire    tmp_2_hw_galois_multiplication_fu_60_ap_ready;
wire   [7:0] tmp_2_hw_galois_multiplication_fu_60_ap_return;
wire    tmp_3_hw_galois_multiplication_fu_68_ap_ready;
wire   [7:0] tmp_3_hw_galois_multiplication_fu_68_ap_return;
wire    tmp_4_hw_galois_multiplication_fu_76_ap_ready;
wire   [7:0] tmp_4_hw_galois_multiplication_fu_76_ap_return;
wire    tmp_5_hw_galois_multiplication_fu_84_ap_ready;
wire   [7:0] tmp_5_hw_galois_multiplication_fu_84_ap_return;
wire    tmp_6_hw_galois_multiplication_fu_92_ap_ready;
wire   [7:0] tmp_6_hw_galois_multiplication_fu_92_ap_return;
wire    tmp_7_hw_galois_multiplication_fu_100_ap_ready;
wire   [7:0] tmp_7_hw_galois_multiplication_fu_100_ap_return;
wire    tmp_8_hw_galois_multiplication_fu_108_ap_ready;
wire   [7:0] tmp_8_hw_galois_multiplication_fu_108_ap_return;
wire    tmp_9_hw_galois_multiplication_fu_116_ap_ready;
wire   [7:0] tmp_9_hw_galois_multiplication_fu_116_ap_return;
wire    tmp_s_hw_galois_multiplication_fu_124_ap_ready;
wire   [7:0] tmp_s_hw_galois_multiplication_fu_124_ap_return;
wire    tmp_10_hw_galois_multiplication_fu_132_ap_ready;
wire   [7:0] tmp_10_hw_galois_multiplication_fu_132_ap_return;
wire   [7:0] xor_ln146_2_fu_146_p2;
wire   [7:0] xor_ln146_1_fu_140_p2;
wire   [7:0] xor_ln151_2_fu_164_p2;
wire   [7:0] xor_ln151_1_fu_158_p2;
wire   [7:0] xor_ln156_2_fu_182_p2;
wire   [7:0] xor_ln156_1_fu_176_p2;
wire   [7:0] xor_ln161_2_fu_200_p2;
wire   [7:0] xor_ln161_1_fu_194_p2;
wire   [7:0] xor_ln146_fu_152_p2;
wire   [7:0] xor_ln151_fu_170_p2;
wire   [7:0] xor_ln156_fu_188_p2;
wire   [7:0] xor_ln161_fu_206_p2;

Rocca_S_hw_v2_hw_galois_multiplication tmp_hw_galois_multiplication_fu_44(
    .ap_ready(tmp_hw_galois_multiplication_fu_44_ap_ready),
    .a(column_0_read),
    .b(2'd2),
    .ap_return(tmp_hw_galois_multiplication_fu_44_ap_return)
);

Rocca_S_hw_v2_hw_galois_multiplication tmp_1_hw_galois_multiplication_fu_52(
    .ap_ready(tmp_1_hw_galois_multiplication_fu_52_ap_ready),
    .a(column_3_read),
    .b(2'd1),
    .ap_return(tmp_1_hw_galois_multiplication_fu_52_ap_return)
);

Rocca_S_hw_v2_hw_galois_multiplication tmp_2_hw_galois_multiplication_fu_60(
    .ap_ready(tmp_2_hw_galois_multiplication_fu_60_ap_ready),
    .a(column_2_read),
    .b(2'd1),
    .ap_return(tmp_2_hw_galois_multiplication_fu_60_ap_return)
);

Rocca_S_hw_v2_hw_galois_multiplication tmp_3_hw_galois_multiplication_fu_68(
    .ap_ready(tmp_3_hw_galois_multiplication_fu_68_ap_ready),
    .a(column_1_read),
    .b(2'd3),
    .ap_return(tmp_3_hw_galois_multiplication_fu_68_ap_return)
);

Rocca_S_hw_v2_hw_galois_multiplication tmp_4_hw_galois_multiplication_fu_76(
    .ap_ready(tmp_4_hw_galois_multiplication_fu_76_ap_ready),
    .a(column_1_read),
    .b(2'd2),
    .ap_return(tmp_4_hw_galois_multiplication_fu_76_ap_return)
);

Rocca_S_hw_v2_hw_galois_multiplication tmp_5_hw_galois_multiplication_fu_84(
    .ap_ready(tmp_5_hw_galois_multiplication_fu_84_ap_ready),
    .a(column_0_read),
    .b(2'd1),
    .ap_return(tmp_5_hw_galois_multiplication_fu_84_ap_return)
);

Rocca_S_hw_v2_hw_galois_multiplication tmp_6_hw_galois_multiplication_fu_92(
    .ap_ready(tmp_6_hw_galois_multiplication_fu_92_ap_ready),
    .a(column_2_read),
    .b(2'd3),
    .ap_return(tmp_6_hw_galois_multiplication_fu_92_ap_return)
);

Rocca_S_hw_v2_hw_galois_multiplication tmp_7_hw_galois_multiplication_fu_100(
    .ap_ready(tmp_7_hw_galois_multiplication_fu_100_ap_ready),
    .a(column_2_read),
    .b(2'd2),
    .ap_return(tmp_7_hw_galois_multiplication_fu_100_ap_return)
);

Rocca_S_hw_v2_hw_galois_multiplication tmp_8_hw_galois_multiplication_fu_108(
    .ap_ready(tmp_8_hw_galois_multiplication_fu_108_ap_ready),
    .a(column_1_read),
    .b(2'd1),
    .ap_return(tmp_8_hw_galois_multiplication_fu_108_ap_return)
);

Rocca_S_hw_v2_hw_galois_multiplication tmp_9_hw_galois_multiplication_fu_116(
    .ap_ready(tmp_9_hw_galois_multiplication_fu_116_ap_ready),
    .a(column_3_read),
    .b(2'd3),
    .ap_return(tmp_9_hw_galois_multiplication_fu_116_ap_return)
);

Rocca_S_hw_v2_hw_galois_multiplication tmp_s_hw_galois_multiplication_fu_124(
    .ap_ready(tmp_s_hw_galois_multiplication_fu_124_ap_ready),
    .a(column_3_read),
    .b(2'd2),
    .ap_return(tmp_s_hw_galois_multiplication_fu_124_ap_return)
);

Rocca_S_hw_v2_hw_galois_multiplication tmp_10_hw_galois_multiplication_fu_132(
    .ap_ready(tmp_10_hw_galois_multiplication_fu_132_ap_ready),
    .a(column_0_read),
    .b(2'd3),
    .ap_return(tmp_10_hw_galois_multiplication_fu_132_ap_return)
);

assign ap_ready = 1'b1;

assign xor_ln146_1_fu_140_p2 = (tmp_hw_galois_multiplication_fu_44_ap_return ^ tmp_1_hw_galois_multiplication_fu_52_ap_return);

assign xor_ln146_2_fu_146_p2 = (tmp_3_hw_galois_multiplication_fu_68_ap_return ^ tmp_2_hw_galois_multiplication_fu_60_ap_return);

assign xor_ln146_fu_152_p2 = (xor_ln146_2_fu_146_p2 ^ xor_ln146_1_fu_140_p2);

assign xor_ln151_1_fu_158_p2 = (tmp_4_hw_galois_multiplication_fu_76_ap_return ^ tmp_1_hw_galois_multiplication_fu_52_ap_return);

assign xor_ln151_2_fu_164_p2 = (tmp_6_hw_galois_multiplication_fu_92_ap_return ^ tmp_5_hw_galois_multiplication_fu_84_ap_return);

assign xor_ln151_fu_170_p2 = (xor_ln151_2_fu_164_p2 ^ xor_ln151_1_fu_158_p2);

assign xor_ln156_1_fu_176_p2 = (tmp_7_hw_galois_multiplication_fu_100_ap_return ^ tmp_5_hw_galois_multiplication_fu_84_ap_return);

assign xor_ln156_2_fu_182_p2 = (tmp_9_hw_galois_multiplication_fu_116_ap_return ^ tmp_8_hw_galois_multiplication_fu_108_ap_return);

assign xor_ln156_fu_188_p2 = (xor_ln156_2_fu_182_p2 ^ xor_ln156_1_fu_176_p2);

assign xor_ln161_1_fu_194_p2 = (tmp_8_hw_galois_multiplication_fu_108_ap_return ^ tmp_2_hw_galois_multiplication_fu_60_ap_return);

assign xor_ln161_2_fu_200_p2 = (tmp_s_hw_galois_multiplication_fu_124_ap_return ^ tmp_10_hw_galois_multiplication_fu_132_ap_return);

assign xor_ln161_fu_206_p2 = (xor_ln161_2_fu_200_p2 ^ xor_ln161_1_fu_194_p2);

assign ap_return_0 = xor_ln146_fu_152_p2;

assign ap_return_1 = xor_ln151_fu_170_p2;

assign ap_return_2 = xor_ln156_fu_188_p2;

assign ap_return_3 = xor_ln161_fu_206_p2;

endmodule //Rocca_S_hw_v2_hw_mixhw_Column
