{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 02 09:46:21 2020 " "Info: Processing started: Fri Oct 02 09:46:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off F1 -c F1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off F1 -c F1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "in_fred_anemometre " "Info: Assuming node \"in_fred_anemometre\" is an undefined clock" {  } { { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_fred_anemometre" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50M " "Info: Assuming node \"clk_50M\" is an undefined clock" {  } { { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Diviseur_50M_1hz:udiv1hz\|clkout " "Info: Detected ripple clock \"Diviseur_50M_1hz:udiv1hz\|clkout\" as buffer" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Diviseur_50M_1hz:udiv1hz\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Diviseur_50M_2hz:udiv2hz\|clkout " "Info: Detected ripple clock \"Diviseur_50M_2hz:udiv2hz\|clkout\" as buffer" {  } { { "../Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Diviseur_50M_2hz:udiv2hz\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "in_fred_anemometre register Compteur:ucpt\|cpt_anemo\[1\] register Compteur:ucpt\|vect_anemo\[1\] 358.55 MHz 2.789 ns Internal " "Info: Clock \"in_fred_anemometre\" has Internal fmax of 358.55 MHz between source register \"Compteur:ucpt\|cpt_anemo\[1\]\" and destination register \"Compteur:ucpt\|vect_anemo\[1\]\" (period= 2.789 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.544 ns + Longest register register " "Info: + Longest register to register delay is 2.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Compteur:ucpt\|cpt_anemo\[1\] 1 REG LCFF_X49_Y29_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y29_N3; Fanout = 4; REG Node = 'Compteur:ucpt\|cpt_anemo\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Compteur:ucpt|cpt_anemo[1] } "NODE_NAME" } } { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.398 ns) 0.925 ns Compteur:ucpt\|cpt_anemo~7 2 COMB LCCOMB_X49_Y29_N16 2 " "Info: 2: + IC(0.527 ns) + CELL(0.398 ns) = 0.925 ns; Loc. = LCCOMB_X49_Y29_N16; Fanout = 2; COMB Node = 'Compteur:ucpt\|cpt_anemo~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { Compteur:ucpt|cpt_anemo[1] Compteur:ucpt|cpt_anemo~7 } "NODE_NAME" } } { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 1.467 ns Compteur:ucpt\|process_0~0 3 COMB LCCOMB_X49_Y29_N28 7 " "Info: 3: + IC(0.267 ns) + CELL(0.275 ns) = 1.467 ns; Loc. = LCCOMB_X49_Y29_N28; Fanout = 7; COMB Node = 'Compteur:ucpt\|process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Compteur:ucpt|cpt_anemo~7 Compteur:ucpt|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.660 ns) 2.544 ns Compteur:ucpt\|vect_anemo\[1\] 4 REG LCFF_X50_Y29_N1 1 " "Info: 4: + IC(0.417 ns) + CELL(0.660 ns) = 2.544 ns; Loc. = LCFF_X50_Y29_N1; Fanout = 1; REG Node = 'Compteur:ucpt\|vect_anemo\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { Compteur:ucpt|process_0~0 Compteur:ucpt|vect_anemo[1] } "NODE_NAME" } } { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.333 ns ( 52.40 % ) " "Info: Total cell delay = 1.333 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.211 ns ( 47.60 % ) " "Info: Total interconnect delay = 1.211 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { Compteur:ucpt|cpt_anemo[1] Compteur:ucpt|cpt_anemo~7 Compteur:ucpt|process_0~0 Compteur:ucpt|vect_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.544 ns" { Compteur:ucpt|cpt_anemo[1] {} Compteur:ucpt|cpt_anemo~7 {} Compteur:ucpt|process_0~0 {} Compteur:ucpt|vect_anemo[1] {} } { 0.000ns 0.527ns 0.267ns 0.417ns } { 0.000ns 0.398ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.031 ns - Smallest " "Info: - Smallest clock skew is -0.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_fred_anemometre destination 2.778 ns + Shortest register " "Info: + Shortest clock path from clock \"in_fred_anemometre\" to destination register is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns in_fred_anemometre 1 CLK PIN_D25 28 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 28; CLK Node = 'in_fred_anemometre'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_fred_anemometre } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.537 ns) 2.778 ns Compteur:ucpt\|vect_anemo\[1\] 2 REG LCFF_X50_Y29_N1 1 " "Info: 2: + IC(1.369 ns) + CELL(0.537 ns) = 2.778 ns; Loc. = LCFF_X50_Y29_N1; Fanout = 1; REG Node = 'Compteur:ucpt\|vect_anemo\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { in_fred_anemometre Compteur:ucpt|vect_anemo[1] } "NODE_NAME" } } { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 50.72 % ) " "Info: Total cell delay = 1.409 ns ( 50.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.369 ns ( 49.28 % ) " "Info: Total interconnect delay = 1.369 ns ( 49.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { in_fred_anemometre Compteur:ucpt|vect_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} Compteur:ucpt|vect_anemo[1] {} } { 0.000ns 0.000ns 1.369ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_fred_anemometre source 2.809 ns - Longest register " "Info: - Longest clock path from clock \"in_fred_anemometre\" to source register is 2.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns in_fred_anemometre 1 CLK PIN_D25 28 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 28; CLK Node = 'in_fred_anemometre'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_fred_anemometre } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.537 ns) 2.809 ns Compteur:ucpt\|cpt_anemo\[1\] 2 REG LCFF_X49_Y29_N3 4 " "Info: 2: + IC(1.400 ns) + CELL(0.537 ns) = 2.809 ns; Loc. = LCFF_X49_Y29_N3; Fanout = 4; REG Node = 'Compteur:ucpt\|cpt_anemo\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { in_fred_anemometre Compteur:ucpt|cpt_anemo[1] } "NODE_NAME" } } { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 50.16 % ) " "Info: Total cell delay = 1.409 ns ( 50.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 49.84 % ) " "Info: Total interconnect delay = 1.400 ns ( 49.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.809 ns" { in_fred_anemometre Compteur:ucpt|cpt_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.809 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} Compteur:ucpt|cpt_anemo[1] {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { in_fred_anemometre Compteur:ucpt|vect_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} Compteur:ucpt|vect_anemo[1] {} } { 0.000ns 0.000ns 1.369ns } { 0.000ns 0.872ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.809 ns" { in_fred_anemometre Compteur:ucpt|cpt_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.809 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} Compteur:ucpt|cpt_anemo[1] {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { Compteur:ucpt|cpt_anemo[1] Compteur:ucpt|cpt_anemo~7 Compteur:ucpt|process_0~0 Compteur:ucpt|vect_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.544 ns" { Compteur:ucpt|cpt_anemo[1] {} Compteur:ucpt|cpt_anemo~7 {} Compteur:ucpt|process_0~0 {} Compteur:ucpt|vect_anemo[1] {} } { 0.000ns 0.527ns 0.267ns 0.417ns } { 0.000ns 0.398ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { in_fred_anemometre Compteur:ucpt|vect_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} Compteur:ucpt|vect_anemo[1] {} } { 0.000ns 0.000ns 1.369ns } { 0.000ns 0.872ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.809 ns" { in_fred_anemometre Compteur:ucpt|cpt_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.809 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} Compteur:ucpt|cpt_anemo[1] {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50M register Diviseur_50M_1hz:udiv1hz\|cpt1\[0\] register Diviseur_50M_1hz:udiv1hz\|cpt1\[31\] 234.96 MHz 4.256 ns Internal " "Info: Clock \"clk_50M\" has Internal fmax of 234.96 MHz between source register \"Diviseur_50M_1hz:udiv1hz\|cpt1\[0\]\" and destination register \"Diviseur_50M_1hz:udiv1hz\|cpt1\[31\]\" (period= 4.256 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.042 ns + Longest register register " "Info: + Longest register to register delay is 4.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Diviseur_50M_1hz:udiv1hz\|cpt1\[0\] 1 REG LCFF_X31_Y23_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y23_N3; Fanout = 3; REG Node = 'Diviseur_50M_1hz:udiv1hz\|cpt1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Diviseur_50M_1hz:udiv1hz|cpt1[0] } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.393 ns) 1.167 ns Diviseur_50M_1hz:udiv1hz\|Add0~1 2 COMB LCCOMB_X30_Y24_N0 2 " "Info: 2: + IC(0.774 ns) + CELL(0.393 ns) = 1.167 ns; Loc. = LCCOMB_X30_Y24_N0; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { Diviseur_50M_1hz:udiv1hz|cpt1[0] Diviseur_50M_1hz:udiv1hz|Add0~1 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.238 ns Diviseur_50M_1hz:udiv1hz\|Add0~3 3 COMB LCCOMB_X30_Y24_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.238 ns; Loc. = LCCOMB_X30_Y24_N2; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~1 Diviseur_50M_1hz:udiv1hz|Add0~3 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.309 ns Diviseur_50M_1hz:udiv1hz\|Add0~5 4 COMB LCCOMB_X30_Y24_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.309 ns; Loc. = LCCOMB_X30_Y24_N4; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~3 Diviseur_50M_1hz:udiv1hz|Add0~5 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.380 ns Diviseur_50M_1hz:udiv1hz\|Add0~7 5 COMB LCCOMB_X30_Y24_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.380 ns; Loc. = LCCOMB_X30_Y24_N6; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~5 Diviseur_50M_1hz:udiv1hz|Add0~7 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.451 ns Diviseur_50M_1hz:udiv1hz\|Add0~9 6 COMB LCCOMB_X30_Y24_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.451 ns; Loc. = LCCOMB_X30_Y24_N8; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~7 Diviseur_50M_1hz:udiv1hz|Add0~9 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.522 ns Diviseur_50M_1hz:udiv1hz\|Add0~11 7 COMB LCCOMB_X30_Y24_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.522 ns; Loc. = LCCOMB_X30_Y24_N10; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~9 Diviseur_50M_1hz:udiv1hz|Add0~11 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.593 ns Diviseur_50M_1hz:udiv1hz\|Add0~13 8 COMB LCCOMB_X30_Y24_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.593 ns; Loc. = LCCOMB_X30_Y24_N12; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~11 Diviseur_50M_1hz:udiv1hz|Add0~13 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.752 ns Diviseur_50M_1hz:udiv1hz\|Add0~15 9 COMB LCCOMB_X30_Y24_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.752 ns; Loc. = LCCOMB_X30_Y24_N14; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Diviseur_50M_1hz:udiv1hz|Add0~13 Diviseur_50M_1hz:udiv1hz|Add0~15 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.823 ns Diviseur_50M_1hz:udiv1hz\|Add0~17 10 COMB LCCOMB_X30_Y24_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.823 ns; Loc. = LCCOMB_X30_Y24_N16; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~15 Diviseur_50M_1hz:udiv1hz|Add0~17 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.894 ns Diviseur_50M_1hz:udiv1hz\|Add0~19 11 COMB LCCOMB_X30_Y24_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.894 ns; Loc. = LCCOMB_X30_Y24_N18; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~17 Diviseur_50M_1hz:udiv1hz|Add0~19 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.965 ns Diviseur_50M_1hz:udiv1hz\|Add0~21 12 COMB LCCOMB_X30_Y24_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.965 ns; Loc. = LCCOMB_X30_Y24_N20; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~19 Diviseur_50M_1hz:udiv1hz|Add0~21 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.036 ns Diviseur_50M_1hz:udiv1hz\|Add0~23 13 COMB LCCOMB_X30_Y24_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.036 ns; Loc. = LCCOMB_X30_Y24_N22; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~21 Diviseur_50M_1hz:udiv1hz|Add0~23 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.107 ns Diviseur_50M_1hz:udiv1hz\|Add0~25 14 COMB LCCOMB_X30_Y24_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.107 ns; Loc. = LCCOMB_X30_Y24_N24; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~23 Diviseur_50M_1hz:udiv1hz|Add0~25 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.178 ns Diviseur_50M_1hz:udiv1hz\|Add0~27 15 COMB LCCOMB_X30_Y24_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.178 ns; Loc. = LCCOMB_X30_Y24_N26; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~25 Diviseur_50M_1hz:udiv1hz|Add0~27 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.249 ns Diviseur_50M_1hz:udiv1hz\|Add0~29 16 COMB LCCOMB_X30_Y24_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.249 ns; Loc. = LCCOMB_X30_Y24_N28; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~27 Diviseur_50M_1hz:udiv1hz|Add0~29 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.395 ns Diviseur_50M_1hz:udiv1hz\|Add0~31 17 COMB LCCOMB_X30_Y24_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.395 ns; Loc. = LCCOMB_X30_Y24_N30; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Diviseur_50M_1hz:udiv1hz|Add0~29 Diviseur_50M_1hz:udiv1hz|Add0~31 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.466 ns Diviseur_50M_1hz:udiv1hz\|Add0~33 18 COMB LCCOMB_X30_Y23_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.466 ns; Loc. = LCCOMB_X30_Y23_N0; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~31 Diviseur_50M_1hz:udiv1hz|Add0~33 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.537 ns Diviseur_50M_1hz:udiv1hz\|Add0~35 19 COMB LCCOMB_X30_Y23_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.537 ns; Loc. = LCCOMB_X30_Y23_N2; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~33 Diviseur_50M_1hz:udiv1hz|Add0~35 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.608 ns Diviseur_50M_1hz:udiv1hz\|Add0~37 20 COMB LCCOMB_X30_Y23_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.608 ns; Loc. = LCCOMB_X30_Y23_N4; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~35 Diviseur_50M_1hz:udiv1hz|Add0~37 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.679 ns Diviseur_50M_1hz:udiv1hz\|Add0~39 21 COMB LCCOMB_X30_Y23_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.679 ns; Loc. = LCCOMB_X30_Y23_N6; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~37 Diviseur_50M_1hz:udiv1hz|Add0~39 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.750 ns Diviseur_50M_1hz:udiv1hz\|Add0~41 22 COMB LCCOMB_X30_Y23_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.750 ns; Loc. = LCCOMB_X30_Y23_N8; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~39 Diviseur_50M_1hz:udiv1hz|Add0~41 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.821 ns Diviseur_50M_1hz:udiv1hz\|Add0~43 23 COMB LCCOMB_X30_Y23_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.821 ns; Loc. = LCCOMB_X30_Y23_N10; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~41 Diviseur_50M_1hz:udiv1hz|Add0~43 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.892 ns Diviseur_50M_1hz:udiv1hz\|Add0~45 24 COMB LCCOMB_X30_Y23_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.892 ns; Loc. = LCCOMB_X30_Y23_N12; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~43 Diviseur_50M_1hz:udiv1hz|Add0~45 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.051 ns Diviseur_50M_1hz:udiv1hz\|Add0~47 25 COMB LCCOMB_X30_Y23_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 3.051 ns; Loc. = LCCOMB_X30_Y23_N14; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Diviseur_50M_1hz:udiv1hz|Add0~45 Diviseur_50M_1hz:udiv1hz|Add0~47 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.122 ns Diviseur_50M_1hz:udiv1hz\|Add0~49 26 COMB LCCOMB_X30_Y23_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.122 ns; Loc. = LCCOMB_X30_Y23_N16; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~47 Diviseur_50M_1hz:udiv1hz|Add0~49 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.193 ns Diviseur_50M_1hz:udiv1hz\|Add0~51 27 COMB LCCOMB_X30_Y23_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.193 ns; Loc. = LCCOMB_X30_Y23_N18; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~49 Diviseur_50M_1hz:udiv1hz|Add0~51 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.264 ns Diviseur_50M_1hz:udiv1hz\|Add0~53 28 COMB LCCOMB_X30_Y23_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.264 ns; Loc. = LCCOMB_X30_Y23_N20; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~51 Diviseur_50M_1hz:udiv1hz|Add0~53 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.335 ns Diviseur_50M_1hz:udiv1hz\|Add0~55 29 COMB LCCOMB_X30_Y23_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.335 ns; Loc. = LCCOMB_X30_Y23_N22; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~53 Diviseur_50M_1hz:udiv1hz|Add0~55 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.406 ns Diviseur_50M_1hz:udiv1hz\|Add0~57 30 COMB LCCOMB_X30_Y23_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.406 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~55 Diviseur_50M_1hz:udiv1hz|Add0~57 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.477 ns Diviseur_50M_1hz:udiv1hz\|Add0~59 31 COMB LCCOMB_X30_Y23_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.477 ns; Loc. = LCCOMB_X30_Y23_N26; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~57 Diviseur_50M_1hz:udiv1hz|Add0~59 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.548 ns Diviseur_50M_1hz:udiv1hz\|Add0~61 32 COMB LCCOMB_X30_Y23_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.548 ns; Loc. = LCCOMB_X30_Y23_N28; Fanout = 1; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~59 Diviseur_50M_1hz:udiv1hz|Add0~61 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.958 ns Diviseur_50M_1hz:udiv1hz\|Add0~62 33 COMB LCCOMB_X30_Y23_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.958 ns; Loc. = LCCOMB_X30_Y23_N30; Fanout = 1; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Diviseur_50M_1hz:udiv1hz|Add0~61 Diviseur_50M_1hz:udiv1hz|Add0~62 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.042 ns Diviseur_50M_1hz:udiv1hz\|cpt1\[31\] 34 REG LCFF_X30_Y23_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 4.042 ns; Loc. = LCFF_X30_Y23_N31; Fanout = 2; REG Node = 'Diviseur_50M_1hz:udiv1hz\|cpt1\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Diviseur_50M_1hz:udiv1hz|Add0~62 Diviseur_50M_1hz:udiv1hz|cpt1[31] } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 80.85 % ) " "Info: Total cell delay = 3.268 ns ( 80.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 19.15 % ) " "Info: Total interconnect delay = 0.774 ns ( 19.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.042 ns" { Diviseur_50M_1hz:udiv1hz|cpt1[0] Diviseur_50M_1hz:udiv1hz|Add0~1 Diviseur_50M_1hz:udiv1hz|Add0~3 Diviseur_50M_1hz:udiv1hz|Add0~5 Diviseur_50M_1hz:udiv1hz|Add0~7 Diviseur_50M_1hz:udiv1hz|Add0~9 Diviseur_50M_1hz:udiv1hz|Add0~11 Diviseur_50M_1hz:udiv1hz|Add0~13 Diviseur_50M_1hz:udiv1hz|Add0~15 Diviseur_50M_1hz:udiv1hz|Add0~17 Diviseur_50M_1hz:udiv1hz|Add0~19 Diviseur_50M_1hz:udiv1hz|Add0~21 Diviseur_50M_1hz:udiv1hz|Add0~23 Diviseur_50M_1hz:udiv1hz|Add0~25 Diviseur_50M_1hz:udiv1hz|Add0~27 Diviseur_50M_1hz:udiv1hz|Add0~29 Diviseur_50M_1hz:udiv1hz|Add0~31 Diviseur_50M_1hz:udiv1hz|Add0~33 Diviseur_50M_1hz:udiv1hz|Add0~35 Diviseur_50M_1hz:udiv1hz|Add0~37 Diviseur_50M_1hz:udiv1hz|Add0~39 Diviseur_50M_1hz:udiv1hz|Add0~41 Diviseur_50M_1hz:udiv1hz|Add0~43 Diviseur_50M_1hz:udiv1hz|Add0~45 Diviseur_50M_1hz:udiv1hz|Add0~47 Diviseur_50M_1hz:udiv1hz|Add0~49 Diviseur_50M_1hz:udiv1hz|Add0~51 Diviseur_50M_1hz:udiv1hz|Add0~53 Diviseur_50M_1hz:udiv1hz|Add0~55 Diviseur_50M_1hz:udiv1hz|Add0~57 Diviseur_50M_1hz:udiv1hz|Add0~59 Diviseur_50M_1hz:udiv1hz|Add0~61 Diviseur_50M_1hz:udiv1hz|Add0~62 Diviseur_50M_1hz:udiv1hz|cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.042 ns" { Diviseur_50M_1hz:udiv1hz|cpt1[0] {} Diviseur_50M_1hz:udiv1hz|Add0~1 {} Diviseur_50M_1hz:udiv1hz|Add0~3 {} Diviseur_50M_1hz:udiv1hz|Add0~5 {} Diviseur_50M_1hz:udiv1hz|Add0~7 {} Diviseur_50M_1hz:udiv1hz|Add0~9 {} Diviseur_50M_1hz:udiv1hz|Add0~11 {} Diviseur_50M_1hz:udiv1hz|Add0~13 {} Diviseur_50M_1hz:udiv1hz|Add0~15 {} Diviseur_50M_1hz:udiv1hz|Add0~17 {} Diviseur_50M_1hz:udiv1hz|Add0~19 {} Diviseur_50M_1hz:udiv1hz|Add0~21 {} Diviseur_50M_1hz:udiv1hz|Add0~23 {} Diviseur_50M_1hz:udiv1hz|Add0~25 {} Diviseur_50M_1hz:udiv1hz|Add0~27 {} Diviseur_50M_1hz:udiv1hz|Add0~29 {} Diviseur_50M_1hz:udiv1hz|Add0~31 {} Diviseur_50M_1hz:udiv1hz|Add0~33 {} Diviseur_50M_1hz:udiv1hz|Add0~35 {} Diviseur_50M_1hz:udiv1hz|Add0~37 {} Diviseur_50M_1hz:udiv1hz|Add0~39 {} Diviseur_50M_1hz:udiv1hz|Add0~41 {} Diviseur_50M_1hz:udiv1hz|Add0~43 {} Diviseur_50M_1hz:udiv1hz|Add0~45 {} Diviseur_50M_1hz:udiv1hz|Add0~47 {} Diviseur_50M_1hz:udiv1hz|Add0~49 {} Diviseur_50M_1hz:udiv1hz|Add0~51 {} Diviseur_50M_1hz:udiv1hz|Add0~53 {} Diviseur_50M_1hz:udiv1hz|Add0~55 {} Diviseur_50M_1hz:udiv1hz|Add0~57 {} Diviseur_50M_1hz:udiv1hz|Add0~59 {} Diviseur_50M_1hz:udiv1hz|Add0~61 {} Diviseur_50M_1hz:udiv1hz|Add0~62 {} Diviseur_50M_1hz:udiv1hz|cpt1[31] {} } { 0.000ns 0.774ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.687 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50M\" to destination register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 66 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 66; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns Diviseur_50M_1hz:udiv1hz\|cpt1\[31\] 3 REG LCFF_X30_Y23_N31 2 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X30_Y23_N31; Fanout = 2; REG Node = 'Diviseur_50M_1hz:udiv1hz\|cpt1\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[31] } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clk_50M clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} Diviseur_50M_1hz:udiv1hz|cpt1[31] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.687 ns - Longest register " "Info: - Longest clock path from clock \"clk_50M\" to source register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 66 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 66; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns Diviseur_50M_1hz:udiv1hz\|cpt1\[0\] 3 REG LCFF_X31_Y23_N3 3 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X31_Y23_N3; Fanout = 3; REG Node = 'Diviseur_50M_1hz:udiv1hz\|cpt1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[0] } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clk_50M clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} Diviseur_50M_1hz:udiv1hz|cpt1[0] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clk_50M clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} Diviseur_50M_1hz:udiv1hz|cpt1[31] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clk_50M clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} Diviseur_50M_1hz:udiv1hz|cpt1[0] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.042 ns" { Diviseur_50M_1hz:udiv1hz|cpt1[0] Diviseur_50M_1hz:udiv1hz|Add0~1 Diviseur_50M_1hz:udiv1hz|Add0~3 Diviseur_50M_1hz:udiv1hz|Add0~5 Diviseur_50M_1hz:udiv1hz|Add0~7 Diviseur_50M_1hz:udiv1hz|Add0~9 Diviseur_50M_1hz:udiv1hz|Add0~11 Diviseur_50M_1hz:udiv1hz|Add0~13 Diviseur_50M_1hz:udiv1hz|Add0~15 Diviseur_50M_1hz:udiv1hz|Add0~17 Diviseur_50M_1hz:udiv1hz|Add0~19 Diviseur_50M_1hz:udiv1hz|Add0~21 Diviseur_50M_1hz:udiv1hz|Add0~23 Diviseur_50M_1hz:udiv1hz|Add0~25 Diviseur_50M_1hz:udiv1hz|Add0~27 Diviseur_50M_1hz:udiv1hz|Add0~29 Diviseur_50M_1hz:udiv1hz|Add0~31 Diviseur_50M_1hz:udiv1hz|Add0~33 Diviseur_50M_1hz:udiv1hz|Add0~35 Diviseur_50M_1hz:udiv1hz|Add0~37 Diviseur_50M_1hz:udiv1hz|Add0~39 Diviseur_50M_1hz:udiv1hz|Add0~41 Diviseur_50M_1hz:udiv1hz|Add0~43 Diviseur_50M_1hz:udiv1hz|Add0~45 Diviseur_50M_1hz:udiv1hz|Add0~47 Diviseur_50M_1hz:udiv1hz|Add0~49 Diviseur_50M_1hz:udiv1hz|Add0~51 Diviseur_50M_1hz:udiv1hz|Add0~53 Diviseur_50M_1hz:udiv1hz|Add0~55 Diviseur_50M_1hz:udiv1hz|Add0~57 Diviseur_50M_1hz:udiv1hz|Add0~59 Diviseur_50M_1hz:udiv1hz|Add0~61 Diviseur_50M_1hz:udiv1hz|Add0~62 Diviseur_50M_1hz:udiv1hz|cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.042 ns" { Diviseur_50M_1hz:udiv1hz|cpt1[0] {} Diviseur_50M_1hz:udiv1hz|Add0~1 {} Diviseur_50M_1hz:udiv1hz|Add0~3 {} Diviseur_50M_1hz:udiv1hz|Add0~5 {} Diviseur_50M_1hz:udiv1hz|Add0~7 {} Diviseur_50M_1hz:udiv1hz|Add0~9 {} Diviseur_50M_1hz:udiv1hz|Add0~11 {} Diviseur_50M_1hz:udiv1hz|Add0~13 {} Diviseur_50M_1hz:udiv1hz|Add0~15 {} Diviseur_50M_1hz:udiv1hz|Add0~17 {} Diviseur_50M_1hz:udiv1hz|Add0~19 {} Diviseur_50M_1hz:udiv1hz|Add0~21 {} Diviseur_50M_1hz:udiv1hz|Add0~23 {} Diviseur_50M_1hz:udiv1hz|Add0~25 {} Diviseur_50M_1hz:udiv1hz|Add0~27 {} Diviseur_50M_1hz:udiv1hz|Add0~29 {} Diviseur_50M_1hz:udiv1hz|Add0~31 {} Diviseur_50M_1hz:udiv1hz|Add0~33 {} Diviseur_50M_1hz:udiv1hz|Add0~35 {} Diviseur_50M_1hz:udiv1hz|Add0~37 {} Diviseur_50M_1hz:udiv1hz|Add0~39 {} Diviseur_50M_1hz:udiv1hz|Add0~41 {} Diviseur_50M_1hz:udiv1hz|Add0~43 {} Diviseur_50M_1hz:udiv1hz|Add0~45 {} Diviseur_50M_1hz:udiv1hz|Add0~47 {} Diviseur_50M_1hz:udiv1hz|Add0~49 {} Diviseur_50M_1hz:udiv1hz|Add0~51 {} Diviseur_50M_1hz:udiv1hz|Add0~53 {} Diviseur_50M_1hz:udiv1hz|Add0~55 {} Diviseur_50M_1hz:udiv1hz|Add0~57 {} Diviseur_50M_1hz:udiv1hz|Add0~59 {} Diviseur_50M_1hz:udiv1hz|Add0~61 {} Diviseur_50M_1hz:udiv1hz|Add0~62 {} Diviseur_50M_1hz:udiv1hz|cpt1[31] {} } { 0.000ns 0.774ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clk_50M clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} Diviseur_50M_1hz:udiv1hz|cpt1[31] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { clk_50M clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} Diviseur_50M_1hz:udiv1hz|cpt1[0] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "compteur_monocoup:ucptmono\|m_anemo_mococoup\[1\] start_stop in_fred_anemometre 5.083 ns register " "Info: tsu for register \"compteur_monocoup:ucptmono\|m_anemo_mococoup\[1\]\" (data pin = \"start_stop\", clock pin = \"in_fred_anemometre\") is 5.083 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.888 ns + Longest pin register " "Info: + Longest pin to register delay is 7.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns start_stop 1 PIN PIN_J13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J13; Fanout = 3; PIN Node = 'start_stop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_stop } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.701 ns) + CELL(0.275 ns) 6.806 ns compteur_monocoup:ucptmono\|m_anemo_mococoup\[1\]~0 2 COMB LCCOMB_X50_Y30_N20 7 " "Info: 2: + IC(5.701 ns) + CELL(0.275 ns) = 6.806 ns; Loc. = LCCOMB_X50_Y30_N20; Fanout = 7; COMB Node = 'compteur_monocoup:ucptmono\|m_anemo_mococoup\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { start_stop compteur_monocoup:ucptmono|m_anemo_mococoup[1]~0 } "NODE_NAME" } } { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.660 ns) 7.888 ns compteur_monocoup:ucptmono\|m_anemo_mococoup\[1\] 3 REG LCFF_X51_Y30_N27 1 " "Info: 3: + IC(0.422 ns) + CELL(0.660 ns) = 7.888 ns; Loc. = LCFF_X51_Y30_N27; Fanout = 1; REG Node = 'compteur_monocoup:ucptmono\|m_anemo_mococoup\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { compteur_monocoup:ucptmono|m_anemo_mococoup[1]~0 compteur_monocoup:ucptmono|m_anemo_mococoup[1] } "NODE_NAME" } } { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.765 ns ( 22.38 % ) " "Info: Total cell delay = 1.765 ns ( 22.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.123 ns ( 77.62 % ) " "Info: Total interconnect delay = 6.123 ns ( 77.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.888 ns" { start_stop compteur_monocoup:ucptmono|m_anemo_mococoup[1]~0 compteur_monocoup:ucptmono|m_anemo_mococoup[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.888 ns" { start_stop {} start_stop~combout {} compteur_monocoup:ucptmono|m_anemo_mococoup[1]~0 {} compteur_monocoup:ucptmono|m_anemo_mococoup[1] {} } { 0.000ns 0.000ns 5.701ns 0.422ns } { 0.000ns 0.830ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_fred_anemometre destination 2.769 ns - Shortest register " "Info: - Shortest clock path from clock \"in_fred_anemometre\" to destination register is 2.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns in_fred_anemometre 1 CLK PIN_D25 28 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 28; CLK Node = 'in_fred_anemometre'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_fred_anemometre } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.537 ns) 2.769 ns compteur_monocoup:ucptmono\|m_anemo_mococoup\[1\] 2 REG LCFF_X51_Y30_N27 1 " "Info: 2: + IC(1.360 ns) + CELL(0.537 ns) = 2.769 ns; Loc. = LCFF_X51_Y30_N27; Fanout = 1; REG Node = 'compteur_monocoup:ucptmono\|m_anemo_mococoup\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { in_fred_anemometre compteur_monocoup:ucptmono|m_anemo_mococoup[1] } "NODE_NAME" } } { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 50.88 % ) " "Info: Total cell delay = 1.409 ns ( 50.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.360 ns ( 49.12 % ) " "Info: Total interconnect delay = 1.360 ns ( 49.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { in_fred_anemometre compteur_monocoup:ucptmono|m_anemo_mococoup[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} compteur_monocoup:ucptmono|m_anemo_mococoup[1] {} } { 0.000ns 0.000ns 1.360ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.888 ns" { start_stop compteur_monocoup:ucptmono|m_anemo_mococoup[1]~0 compteur_monocoup:ucptmono|m_anemo_mococoup[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.888 ns" { start_stop {} start_stop~combout {} compteur_monocoup:ucptmono|m_anemo_mococoup[1]~0 {} compteur_monocoup:ucptmono|m_anemo_mococoup[1] {} } { 0.000ns 0.000ns 5.701ns 0.422ns } { 0.000ns 0.830ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { in_fred_anemometre compteur_monocoup:ucptmono|m_anemo_mococoup[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} compteur_monocoup:ucptmono|m_anemo_mococoup[1] {} } { 0.000ns 0.000ns 1.360ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50M led2 raf_anemo:uraf\|data_anemo\[2\] 13.640 ns register " "Info: tco from clock \"clk_50M\" to destination pin \"led2\" through register \"raf_anemo:uraf\|data_anemo\[2\]\" is 13.640 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 6.353 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to source register is 6.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(0.787 ns) 3.593 ns Diviseur_50M_1hz:udiv1hz\|clkout 2 REG LCFF_X32_Y23_N1 2 " "Info: 2: + IC(1.807 ns) + CELL(0.787 ns) = 3.593 ns; Loc. = LCFF_X32_Y23_N1; Fanout = 2; REG Node = 'Diviseur_50M_1hz:udiv1hz\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { clk_50M Diviseur_50M_1hz:udiv1hz|clkout } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.000 ns) 4.819 ns Diviseur_50M_1hz:udiv1hz\|clkout~clkctrl 3 COMB CLKCTRL_G10 7 " "Info: 3: + IC(1.226 ns) + CELL(0.000 ns) = 4.819 ns; Loc. = CLKCTRL_G10; Fanout = 7; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|clkout~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { Diviseur_50M_1hz:udiv1hz|clkout Diviseur_50M_1hz:udiv1hz|clkout~clkctrl } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 6.353 ns raf_anemo:uraf\|data_anemo\[2\] 4 REG LCFF_X51_Y30_N13 1 " "Info: 4: + IC(0.997 ns) + CELL(0.537 ns) = 6.353 ns; Loc. = LCFF_X51_Y30_N13; Fanout = 1; REG Node = 'raf_anemo:uraf\|data_anemo\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { Diviseur_50M_1hz:udiv1hz|clkout~clkctrl raf_anemo:uraf|data_anemo[2] } "NODE_NAME" } } { "../Components/raf_anemo/raf_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/raf_anemo/raf_anemo.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.57 % ) " "Info: Total cell delay = 2.323 ns ( 36.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.030 ns ( 63.43 % ) " "Info: Total interconnect delay = 4.030 ns ( 63.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { clk_50M Diviseur_50M_1hz:udiv1hz|clkout Diviseur_50M_1hz:udiv1hz|clkout~clkctrl raf_anemo:uraf|data_anemo[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.353 ns" { clk_50M {} clk_50M~combout {} Diviseur_50M_1hz:udiv1hz|clkout {} Diviseur_50M_1hz:udiv1hz|clkout~clkctrl {} raf_anemo:uraf|data_anemo[2] {} } { 0.000ns 0.000ns 1.807ns 1.226ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Components/raf_anemo/raf_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/raf_anemo/raf_anemo.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.037 ns + Longest register pin " "Info: + Longest register to pin delay is 7.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns raf_anemo:uraf\|data_anemo\[2\] 1 REG LCFF_X51_Y30_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y30_N13; Fanout = 1; REG Node = 'raf_anemo:uraf\|data_anemo\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { raf_anemo:uraf|data_anemo[2] } "NODE_NAME" } } { "../Components/raf_anemo/raf_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/raf_anemo/raf_anemo.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 0.456 ns synchro_anemo:usynchro\|out_data_anemo\[2\]~1 2 COMB LCCOMB_X51_Y30_N30 2 " "Info: 2: + IC(0.306 ns) + CELL(0.150 ns) = 0.456 ns; Loc. = LCCOMB_X51_Y30_N30; Fanout = 2; COMB Node = 'synchro_anemo:usynchro\|out_data_anemo\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { raf_anemo:uraf|data_anemo[2] synchro_anemo:usynchro|out_data_anemo[2]~1 } "NODE_NAME" } } { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.793 ns) + CELL(2.788 ns) 7.037 ns led2 3 PIN PIN_AB21 0 " "Info: 3: + IC(3.793 ns) + CELL(2.788 ns) = 7.037 ns; Loc. = PIN_AB21; Fanout = 0; PIN Node = 'led2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { synchro_anemo:usynchro|out_data_anemo[2]~1 led2 } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.938 ns ( 41.75 % ) " "Info: Total cell delay = 2.938 ns ( 41.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.099 ns ( 58.25 % ) " "Info: Total interconnect delay = 4.099 ns ( 58.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.037 ns" { raf_anemo:uraf|data_anemo[2] synchro_anemo:usynchro|out_data_anemo[2]~1 led2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.037 ns" { raf_anemo:uraf|data_anemo[2] {} synchro_anemo:usynchro|out_data_anemo[2]~1 {} led2 {} } { 0.000ns 0.306ns 3.793ns } { 0.000ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { clk_50M Diviseur_50M_1hz:udiv1hz|clkout Diviseur_50M_1hz:udiv1hz|clkout~clkctrl raf_anemo:uraf|data_anemo[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.353 ns" { clk_50M {} clk_50M~combout {} Diviseur_50M_1hz:udiv1hz|clkout {} Diviseur_50M_1hz:udiv1hz|clkout~clkctrl {} raf_anemo:uraf|data_anemo[2] {} } { 0.000ns 0.000ns 1.807ns 1.226ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.037 ns" { raf_anemo:uraf|data_anemo[2] synchro_anemo:usynchro|out_data_anemo[2]~1 led2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.037 ns" { raf_anemo:uraf|data_anemo[2] {} synchro_anemo:usynchro|out_data_anemo[2]~1 {} led2 {} } { 0.000ns 0.306ns 3.793ns } { 0.000ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "raz_n led2 10.350 ns Longest " "Info: Longest tpd from source pin \"raz_n\" to destination pin \"led2\" is 10.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns raz_n 1 PIN PIN_AE14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 7; PIN Node = 'raz_n'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { raz_n } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.399 ns) + CELL(0.371 ns) 3.769 ns synchro_anemo:usynchro\|out_data_anemo\[2\]~1 2 COMB LCCOMB_X51_Y30_N30 2 " "Info: 2: + IC(2.399 ns) + CELL(0.371 ns) = 3.769 ns; Loc. = LCCOMB_X51_Y30_N30; Fanout = 2; COMB Node = 'synchro_anemo:usynchro\|out_data_anemo\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { raz_n synchro_anemo:usynchro|out_data_anemo[2]~1 } "NODE_NAME" } } { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.793 ns) + CELL(2.788 ns) 10.350 ns led2 3 PIN PIN_AB21 0 " "Info: 3: + IC(3.793 ns) + CELL(2.788 ns) = 10.350 ns; Loc. = PIN_AB21; Fanout = 0; PIN Node = 'led2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { synchro_anemo:usynchro|out_data_anemo[2]~1 led2 } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.158 ns ( 40.17 % ) " "Info: Total cell delay = 4.158 ns ( 40.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.192 ns ( 59.83 % ) " "Info: Total interconnect delay = 6.192 ns ( 59.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.350 ns" { raz_n synchro_anemo:usynchro|out_data_anemo[2]~1 led2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.350 ns" { raz_n {} raz_n~combout {} synchro_anemo:usynchro|out_data_anemo[2]~1 {} led2 {} } { 0.000ns 0.000ns 2.399ns 3.793ns } { 0.000ns 0.999ns 0.371ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "compteur_monocoup:ucptmono\|state\[0\] start_stop clk_50M -0.146 ns register " "Info: th for register \"compteur_monocoup:ucptmono\|state\[0\]\" (data pin = \"start_stop\", clock pin = \"clk_50M\") is -0.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 6.656 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to destination register is 6.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.787 ns) 2.771 ns Diviseur_50M_2hz:udiv2hz\|clkout 2 REG LCFF_X10_Y15_N11 2 " "Info: 2: + IC(0.985 ns) + CELL(0.787 ns) = 2.771 ns; Loc. = LCFF_X10_Y15_N11; Fanout = 2; REG Node = 'Diviseur_50M_2hz:udiv2hz\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { clk_50M Diviseur_50M_2hz:udiv2hz|clkout } "NODE_NAME" } } { "../Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 5.111 ns Diviseur_50M_2hz:udiv2hz\|clkout~clkctrl 3 COMB CLKCTRL_G7 2 " "Info: 3: + IC(2.340 ns) + CELL(0.000 ns) = 5.111 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'Diviseur_50M_2hz:udiv2hz\|clkout~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { Diviseur_50M_2hz:udiv2hz|clkout Diviseur_50M_2hz:udiv2hz|clkout~clkctrl } "NODE_NAME" } } { "../Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 6.656 ns compteur_monocoup:ucptmono\|state\[0\] 4 REG LCFF_X50_Y30_N1 10 " "Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.656 ns; Loc. = LCFF_X50_Y30_N1; Fanout = 10; REG Node = 'compteur_monocoup:ucptmono\|state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { Diviseur_50M_2hz:udiv2hz|clkout~clkctrl compteur_monocoup:ucptmono|state[0] } "NODE_NAME" } } { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.90 % ) " "Info: Total cell delay = 2.323 ns ( 34.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.333 ns ( 65.10 % ) " "Info: Total interconnect delay = 4.333 ns ( 65.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.656 ns" { clk_50M Diviseur_50M_2hz:udiv2hz|clkout Diviseur_50M_2hz:udiv2hz|clkout~clkctrl compteur_monocoup:ucptmono|state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.656 ns" { clk_50M {} clk_50M~combout {} Diviseur_50M_2hz:udiv2hz|clkout {} Diviseur_50M_2hz:udiv2hz|clkout~clkctrl {} compteur_monocoup:ucptmono|state[0] {} } { 0.000ns 0.000ns 0.985ns 2.340ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.068 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns start_stop 1 PIN PIN_J13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J13; Fanout = 3; PIN Node = 'start_stop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_stop } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.716 ns) + CELL(0.438 ns) 6.984 ns compteur_monocoup:ucptmono\|state\[0\]~0 2 COMB LCCOMB_X50_Y30_N0 1 " "Info: 2: + IC(5.716 ns) + CELL(0.438 ns) = 6.984 ns; Loc. = LCCOMB_X50_Y30_N0; Fanout = 1; COMB Node = 'compteur_monocoup:ucptmono\|state\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.154 ns" { start_stop compteur_monocoup:ucptmono|state[0]~0 } "NODE_NAME" } } { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.068 ns compteur_monocoup:ucptmono\|state\[0\] 3 REG LCFF_X50_Y30_N1 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.068 ns; Loc. = LCFF_X50_Y30_N1; Fanout = 10; REG Node = 'compteur_monocoup:ucptmono\|state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { compteur_monocoup:ucptmono|state[0]~0 compteur_monocoup:ucptmono|state[0] } "NODE_NAME" } } { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.352 ns ( 19.13 % ) " "Info: Total cell delay = 1.352 ns ( 19.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.716 ns ( 80.87 % ) " "Info: Total interconnect delay = 5.716 ns ( 80.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { start_stop compteur_monocoup:ucptmono|state[0]~0 compteur_monocoup:ucptmono|state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { start_stop {} start_stop~combout {} compteur_monocoup:ucptmono|state[0]~0 {} compteur_monocoup:ucptmono|state[0] {} } { 0.000ns 0.000ns 5.716ns 0.000ns } { 0.000ns 0.830ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.656 ns" { clk_50M Diviseur_50M_2hz:udiv2hz|clkout Diviseur_50M_2hz:udiv2hz|clkout~clkctrl compteur_monocoup:ucptmono|state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.656 ns" { clk_50M {} clk_50M~combout {} Diviseur_50M_2hz:udiv2hz|clkout {} Diviseur_50M_2hz:udiv2hz|clkout~clkctrl {} compteur_monocoup:ucptmono|state[0] {} } { 0.000ns 0.000ns 0.985ns 2.340ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { start_stop compteur_monocoup:ucptmono|state[0]~0 compteur_monocoup:ucptmono|state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { start_stop {} start_stop~combout {} compteur_monocoup:ucptmono|state[0]~0 {} compteur_monocoup:ucptmono|state[0] {} } { 0.000ns 0.000ns 5.716ns 0.000ns } { 0.000ns 0.830ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 02 09:46:22 2020 " "Info: Processing ended: Fri Oct 02 09:46:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
