<profile>

<section name = "Vitis HLS Report for 'equalizer'" level="0">
<item name = "Date">Fri Apr 26 02:46:23 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">equalizer</item>
<item name = "Solution">solution16 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393">equalizer_Pipeline_Shift_Accumulate_Loop, 111, 111, 1.110 us, 1.110 us, 111, 111, no</column>
<column name="grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403">equalizer_Pipeline_Coef_Clear_Loop, 107, 107, 1.070 us, 1.070 us, 107, 107, no</column>
<column name="grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410">equalizer_Pipeline_VITIS_LOOP_48_1, 116, 116, 1.160 us, 1.160 us, 116, 116, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Running_Loop">?, ?, 2 ~ 469, -, -, ?, no</column>
<column name=" + Coef_Read_Loop">357, 357, 119, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 2, 1506, 2236, -</column>
<column name="Memory">1, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 662, -</column>
<column name="Register">-, -, 423, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, 1, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 100, 168, 0</column>
<column name="grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403">equalizer_Pipeline_Coef_Clear_Loop, 0, 0, 87, 155, 0</column>
<column name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393">equalizer_Pipeline_Shift_Accumulate_Loop, 0, 1, 296, 241, 0</column>
<column name="grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410">equalizer_Pipeline_VITIS_LOOP_48_1, 0, 1, 280, 257, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 743, 1415, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_16ns_16_4_1_U21">mac_muladd_16s_16s_16ns_16_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="signal_shift_reg_U">signal_shift_reg_RAM_AUTO_1R1W, 1, 0, 0, 0, 99, 16, 1, 1584</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln45_fu_553_p2">+, 0, 0, 10, 2, 1</column>
<column name="icmp_ln45_fu_547_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_block_state16">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state23">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op118_write_state16">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">113, 24, 1, 24</column>
<column name="ap_phi_mux_tmp_data_V_4_phi_fu_306_p6">9, 2, 16, 32</column>
<column name="ap_phi_mux_tmp_dest_V_1_phi_fu_236_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_tmp_id_V_1_phi_fu_250_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_tmp_keep_V_1_phi_fu_292_p6">9, 2, 2, 4</column>
<column name="ap_phi_mux_tmp_strb_V_1_phi_fu_278_p6">9, 2, 2, 4</column>
<column name="ap_phi_mux_tmp_user_V_1_phi_fu_264_p6">9, 2, 1, 2</column>
<column name="coef_scale_reg_327">9, 2, 16, 32</column>
<column name="gmem_ARADDR">20, 4, 64, 256</column>
<column name="gmem_ARLEN">20, 4, 32, 128</column>
<column name="gmem_ARVALID">20, 4, 1, 4</column>
<column name="gmem_AWADDR">14, 3, 64, 192</column>
<column name="gmem_AWLEN">14, 3, 32, 96</column>
<column name="gmem_AWVALID">14, 3, 1, 3</column>
<column name="gmem_BREADY">14, 3, 1, 3</column>
<column name="gmem_RREADY">20, 4, 1, 4</column>
<column name="gmem_WDATA">14, 3, 16, 48</column>
<column name="gmem_WSTRB">14, 3, 2, 6</column>
<column name="gmem_WVALID">14, 3, 1, 3</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="input_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="input_r_TREADY_int_regslice">14, 3, 1, 3</column>
<column name="j_reg_316">9, 2, 2, 4</column>
<column name="output_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="output_r_TDATA_int_regslice">14, 3, 16, 48</column>
<column name="output_r_TDEST_int_regslice">14, 3, 1, 3</column>
<column name="output_r_TID_int_regslice">14, 3, 1, 3</column>
<column name="output_r_TKEEP_int_regslice">14, 3, 2, 6</column>
<column name="output_r_TLAST_int_regslice">14, 3, 1, 3</column>
<column name="output_r_TSTRB_int_regslice">14, 3, 2, 6</column>
<column name="output_r_TUSER_int_regslice">14, 3, 1, 3</column>
<column name="signal_shift_reg_address0">14, 3, 7, 21</column>
<column name="signal_shift_reg_ce0">14, 3, 1, 3</column>
<column name="signal_shift_reg_d0">14, 3, 16, 48</column>
<column name="signal_shift_reg_we0">14, 3, 1, 3</column>
<column name="state_1_reg_362">9, 2, 32, 64</column>
<column name="state_3285_reg_377">14, 3, 32, 96</column>
<column name="state_fu_156">9, 2, 32, 64</column>
<column name="tmp_data_V_4_reg_302">9, 2, 16, 32</column>
<column name="tmp_dest_V_1_reg_232">9, 2, 1, 2</column>
<column name="tmp_id_V_1_reg_246">9, 2, 1, 2</column>
<column name="tmp_keep_V_1_reg_288">9, 2, 2, 4</column>
<column name="tmp_last_V_1_reg_349">9, 2, 1, 2</column>
<column name="tmp_strb_V_1_reg_274">9, 2, 2, 4</column>
<column name="tmp_user_V_1_reg_260">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="accumulate_loc_fu_160">16, 0, 16, 0</column>
<column name="accumulate_reg_728">16, 0, 16, 0</column>
<column name="add_ln45_reg_738">2, 0, 2, 0</column>
<column name="ap_CS_fsm">23, 0, 23, 0</column>
<column name="coef_scale_reg_327">16, 0, 16, 0</column>
<column name="coefs_read_reg_627">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_720">16, 0, 16, 0</column>
<column name="gmem_addr_reg_640">64, 0, 64, 0</column>
<column name="grp_equalizer_Pipeline_Coef_Clear_Loop_fu_403_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_393_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_410_ap_start_reg">1, 0, 1, 0</column>
<column name="j_reg_316">2, 0, 2, 0</column>
<column name="p_4_0_0_0136_phi_reg_337">1, 0, 1, 0</column>
<column name="read_coefs_fu_152">1, 0, 1, 0</column>
<column name="state_1_reg_362">32, 0, 32, 0</column>
<column name="state_2_reg_664">32, 0, 32, 0</column>
<column name="state_3285_reg_377">32, 0, 32, 0</column>
<column name="state_fu_156">32, 0, 32, 0</column>
<column name="tmp_data_V_4_reg_302">16, 0, 16, 0</column>
<column name="tmp_data_V_reg_668">16, 0, 16, 0</column>
<column name="tmp_dest_V_1_reg_232">1, 0, 1, 0</column>
<column name="tmp_dest_V_reg_710">1, 0, 1, 0</column>
<column name="tmp_id_V_1_reg_246">1, 0, 1, 0</column>
<column name="tmp_id_V_reg_703">1, 0, 1, 0</column>
<column name="tmp_keep_V_1_reg_288">2, 0, 2, 0</column>
<column name="tmp_keep_V_reg_675">2, 0, 2, 0</column>
<column name="tmp_last_V_1_reg_349">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_696">1, 0, 1, 0</column>
<column name="tmp_out_data_V_fu_128">16, 0, 16, 0</column>
<column name="tmp_out_dest_V_fu_148">1, 0, 1, 0</column>
<column name="tmp_out_id_V_fu_144">1, 0, 1, 0</column>
<column name="tmp_out_keep_V_fu_132">2, 0, 2, 0</column>
<column name="tmp_out_strb_V_fu_136">2, 0, 2, 0</column>
<column name="tmp_out_user_V_fu_140">1, 0, 1, 0</column>
<column name="tmp_strb_V_1_reg_274">2, 0, 2, 0</column>
<column name="tmp_strb_V_reg_682">2, 0, 2, 0</column>
<column name="tmp_user_V_1_reg_260">1, 0, 1, 0</column>
<column name="tmp_user_V_reg_689">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, equalizer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, equalizer, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="output_r_TDATA">out, 16, axis, output_r_V_data_V, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TREADY">in, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TDEST">out, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TKEEP">out, 2, axis, output_r_V_keep_V, pointer</column>
<column name="output_r_TSTRB">out, 2, axis, output_r_V_strb_V, pointer</column>
<column name="output_r_TUSER">out, 1, axis, output_r_V_user_V, pointer</column>
<column name="output_r_TLAST">out, 1, axis, output_r_V_last_V, pointer</column>
<column name="output_r_TID">out, 1, axis, output_r_V_id_V, pointer</column>
<column name="input_r_TDATA">in, 16, axis, input_r_V_data_V, pointer</column>
<column name="input_r_TVALID">in, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TREADY">out, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TDEST">in, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TKEEP">in, 2, axis, input_r_V_keep_V, pointer</column>
<column name="input_r_TSTRB">in, 2, axis, input_r_V_strb_V, pointer</column>
<column name="input_r_TUSER">in, 1, axis, input_r_V_user_V, pointer</column>
<column name="input_r_TLAST">in, 1, axis, input_r_V_last_V, pointer</column>
<column name="input_r_TID">in, 1, axis, input_r_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
