// Seed: 4070284387
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri id_4,
    output uwire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input wand id_8,
    output uwire id_9,
    input tri id_10,
    output tri1 id_11,
    input wand id_12,
    output supply1 id_13,
    input tri0 id_14,
    input tri1 id_15,
    input wor id_16,
    output wor id_17,
    output wand id_18,
    input wire id_19,
    output supply0 id_20,
    output uwire id_21,
    input wire id_22,
    input wor id_23,
    input uwire id_24,
    input supply1 id_25
    , id_36,
    output wand id_26,
    output wor id_27,
    output supply0 id_28,
    input uwire id_29,
    input supply0 id_30,
    input tri id_31,
    output supply1 id_32
    , id_37,
    input tri id_33,
    input supply1 id_34
);
  wire id_38;
  module_0(
      id_38, id_38, id_36, id_37
  );
  tri0 id_39 = 1;
endmodule
