#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24ce130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24ce2c0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x24c7480 .functor NOT 1, L_0x2501500, C4<0>, C4<0>, C4<0>;
L_0x2501290 .functor XOR 1, L_0x2501130, L_0x25011f0, C4<0>, C4<0>;
L_0x25013f0 .functor XOR 1, L_0x2501290, L_0x2501350, C4<0>, C4<0>;
v0x24fe020_0 .net *"_ivl_10", 0 0, L_0x2501350;  1 drivers
v0x24fe120_0 .net *"_ivl_12", 0 0, L_0x25013f0;  1 drivers
v0x24fe200_0 .net *"_ivl_2", 0 0, L_0x2500dc0;  1 drivers
v0x24fe2c0_0 .net *"_ivl_4", 0 0, L_0x2501130;  1 drivers
v0x24fe3a0_0 .net *"_ivl_6", 0 0, L_0x25011f0;  1 drivers
v0x24fe4d0_0 .net *"_ivl_8", 0 0, L_0x2501290;  1 drivers
v0x24fe5b0_0 .net "a", 0 0, v0x24fbe90_0;  1 drivers
v0x24fe650_0 .net "b", 0 0, v0x24fbf30_0;  1 drivers
v0x24fe6f0_0 .net "c", 0 0, v0x24fbfd0_0;  1 drivers
v0x24fe790_0 .var "clk", 0 0;
v0x24fe830_0 .net "d", 0 0, v0x24fc140_0;  1 drivers
v0x24fe8d0_0 .net "out_dut", 0 0, L_0x2500f20;  1 drivers
v0x24fe970_0 .net "out_ref", 0 0, L_0x24ff940;  1 drivers
v0x24fea10_0 .var/2u "stats1", 159 0;
v0x24feab0_0 .var/2u "strobe", 0 0;
v0x24feb50_0 .net "tb_match", 0 0, L_0x2501500;  1 drivers
v0x24fec10_0 .net "tb_mismatch", 0 0, L_0x24c7480;  1 drivers
v0x24fede0_0 .net "wavedrom_enable", 0 0, v0x24fc230_0;  1 drivers
v0x24fee80_0 .net "wavedrom_title", 511 0, v0x24fc2d0_0;  1 drivers
L_0x2500dc0 .concat [ 1 0 0 0], L_0x24ff940;
L_0x2501130 .concat [ 1 0 0 0], L_0x24ff940;
L_0x25011f0 .concat [ 1 0 0 0], L_0x2500f20;
L_0x2501350 .concat [ 1 0 0 0], L_0x24ff940;
L_0x2501500 .cmp/eeq 1, L_0x2500dc0, L_0x25013f0;
S_0x24ce450 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x24ce2c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x24cebd0 .functor NOT 1, v0x24fbfd0_0, C4<0>, C4<0>, C4<0>;
L_0x24d81e0 .functor NOT 1, v0x24fbf30_0, C4<0>, C4<0>, C4<0>;
L_0x24ff090 .functor AND 1, L_0x24cebd0, L_0x24d81e0, C4<1>, C4<1>;
L_0x24ff130 .functor NOT 1, v0x24fc140_0, C4<0>, C4<0>, C4<0>;
L_0x24ff260 .functor NOT 1, v0x24fbe90_0, C4<0>, C4<0>, C4<0>;
L_0x24ff360 .functor AND 1, L_0x24ff130, L_0x24ff260, C4<1>, C4<1>;
L_0x24ff440 .functor OR 1, L_0x24ff090, L_0x24ff360, C4<0>, C4<0>;
L_0x24ff500 .functor AND 1, v0x24fbe90_0, v0x24fbfd0_0, C4<1>, C4<1>;
L_0x24ff5c0 .functor AND 1, L_0x24ff500, v0x24fc140_0, C4<1>, C4<1>;
L_0x24ff680 .functor OR 1, L_0x24ff440, L_0x24ff5c0, C4<0>, C4<0>;
L_0x24ff7f0 .functor AND 1, v0x24fbf30_0, v0x24fbfd0_0, C4<1>, C4<1>;
L_0x24ff860 .functor AND 1, L_0x24ff7f0, v0x24fc140_0, C4<1>, C4<1>;
L_0x24ff940 .functor OR 1, L_0x24ff680, L_0x24ff860, C4<0>, C4<0>;
v0x24d7b90_0 .net *"_ivl_0", 0 0, L_0x24cebd0;  1 drivers
v0x24d7c30_0 .net *"_ivl_10", 0 0, L_0x24ff360;  1 drivers
v0x24fa680_0 .net *"_ivl_12", 0 0, L_0x24ff440;  1 drivers
v0x24fa740_0 .net *"_ivl_14", 0 0, L_0x24ff500;  1 drivers
v0x24fa820_0 .net *"_ivl_16", 0 0, L_0x24ff5c0;  1 drivers
v0x24fa950_0 .net *"_ivl_18", 0 0, L_0x24ff680;  1 drivers
v0x24faa30_0 .net *"_ivl_2", 0 0, L_0x24d81e0;  1 drivers
v0x24fab10_0 .net *"_ivl_20", 0 0, L_0x24ff7f0;  1 drivers
v0x24fabf0_0 .net *"_ivl_22", 0 0, L_0x24ff860;  1 drivers
v0x24facd0_0 .net *"_ivl_4", 0 0, L_0x24ff090;  1 drivers
v0x24fadb0_0 .net *"_ivl_6", 0 0, L_0x24ff130;  1 drivers
v0x24fae90_0 .net *"_ivl_8", 0 0, L_0x24ff260;  1 drivers
v0x24faf70_0 .net "a", 0 0, v0x24fbe90_0;  alias, 1 drivers
v0x24fb030_0 .net "b", 0 0, v0x24fbf30_0;  alias, 1 drivers
v0x24fb0f0_0 .net "c", 0 0, v0x24fbfd0_0;  alias, 1 drivers
v0x24fb1b0_0 .net "d", 0 0, v0x24fc140_0;  alias, 1 drivers
v0x24fb270_0 .net "out", 0 0, L_0x24ff940;  alias, 1 drivers
S_0x24fb3d0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x24ce2c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x24fbe90_0 .var "a", 0 0;
v0x24fbf30_0 .var "b", 0 0;
v0x24fbfd0_0 .var "c", 0 0;
v0x24fc0a0_0 .net "clk", 0 0, v0x24fe790_0;  1 drivers
v0x24fc140_0 .var "d", 0 0;
v0x24fc230_0 .var "wavedrom_enable", 0 0;
v0x24fc2d0_0 .var "wavedrom_title", 511 0;
S_0x24fb670 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x24fb3d0;
 .timescale -12 -12;
v0x24fb8d0_0 .var/2s "count", 31 0;
E_0x24c9080/0 .event negedge, v0x24fc0a0_0;
E_0x24c9080/1 .event posedge, v0x24fc0a0_0;
E_0x24c9080 .event/or E_0x24c9080/0, E_0x24c9080/1;
E_0x24c92d0 .event negedge, v0x24fc0a0_0;
E_0x24b39f0 .event posedge, v0x24fc0a0_0;
S_0x24fb9d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x24fb3d0;
 .timescale -12 -12;
v0x24fbbd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24fbcb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x24fb3d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24fc430 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x24ce2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x24ffaa0 .functor NOT 1, v0x24fbf30_0, C4<0>, C4<0>, C4<0>;
L_0x24ffb10 .functor AND 1, v0x24fbe90_0, L_0x24ffaa0, C4<1>, C4<1>;
L_0x24ffbf0 .functor NOT 1, v0x24fbfd0_0, C4<0>, C4<0>, C4<0>;
L_0x24ffc60 .functor AND 1, L_0x24ffb10, L_0x24ffbf0, C4<1>, C4<1>;
L_0x24ffda0 .functor AND 1, L_0x24ffc60, v0x24fc140_0, C4<1>, C4<1>;
L_0x24ffe60 .functor NOT 1, v0x24fbe90_0, C4<0>, C4<0>, C4<0>;
L_0x24fff10 .functor AND 1, L_0x24ffe60, v0x24fbf30_0, C4<1>, C4<1>;
L_0x24fffd0 .functor NOT 1, v0x24fbfd0_0, C4<0>, C4<0>, C4<0>;
L_0x25001a0 .functor AND 1, L_0x24fff10, L_0x24fffd0, C4<1>, C4<1>;
L_0x25002b0 .functor AND 1, L_0x25001a0, v0x24fc140_0, C4<1>, C4<1>;
L_0x25004e0 .functor OR 1, L_0x24ffda0, L_0x25002b0, C4<0>, C4<0>;
L_0x25005a0 .functor AND 1, v0x24fbe90_0, v0x24fbf30_0, C4<1>, C4<1>;
L_0x25008a0 .functor AND 1, L_0x25005a0, v0x24fbfd0_0, C4<1>, C4<1>;
L_0x2500960 .functor NOT 1, v0x24fc140_0, C4<0>, C4<0>, C4<0>;
L_0x2500830 .functor AND 1, L_0x25008a0, L_0x2500960, C4<1>, C4<1>;
L_0x2500af0 .functor OR 1, L_0x25004e0, L_0x2500830, C4<0>, C4<0>;
L_0x2500c90 .functor AND 1, v0x24fbe90_0, v0x24fbf30_0, C4<1>, C4<1>;
L_0x2500d00 .functor AND 1, L_0x2500c90, v0x24fbfd0_0, C4<1>, C4<1>;
L_0x2500e60 .functor AND 1, L_0x2500d00, v0x24fc140_0, C4<1>, C4<1>;
L_0x2500f20 .functor OR 1, L_0x2500af0, L_0x2500e60, C4<0>, C4<0>;
v0x24fc720_0 .net *"_ivl_0", 0 0, L_0x24ffaa0;  1 drivers
v0x24fc800_0 .net *"_ivl_10", 0 0, L_0x24ffe60;  1 drivers
v0x24fc8e0_0 .net *"_ivl_12", 0 0, L_0x24fff10;  1 drivers
v0x24fc9d0_0 .net *"_ivl_14", 0 0, L_0x24fffd0;  1 drivers
v0x24fcab0_0 .net *"_ivl_16", 0 0, L_0x25001a0;  1 drivers
v0x24fcbe0_0 .net *"_ivl_18", 0 0, L_0x25002b0;  1 drivers
v0x24fccc0_0 .net *"_ivl_2", 0 0, L_0x24ffb10;  1 drivers
v0x24fcda0_0 .net *"_ivl_20", 0 0, L_0x25004e0;  1 drivers
v0x24fce80_0 .net *"_ivl_22", 0 0, L_0x25005a0;  1 drivers
v0x24fcf60_0 .net *"_ivl_24", 0 0, L_0x25008a0;  1 drivers
v0x24fd040_0 .net *"_ivl_26", 0 0, L_0x2500960;  1 drivers
v0x24fd120_0 .net *"_ivl_28", 0 0, L_0x2500830;  1 drivers
v0x24fd200_0 .net *"_ivl_30", 0 0, L_0x2500af0;  1 drivers
v0x24fd2e0_0 .net *"_ivl_32", 0 0, L_0x2500c90;  1 drivers
v0x24fd3c0_0 .net *"_ivl_34", 0 0, L_0x2500d00;  1 drivers
v0x24fd4a0_0 .net *"_ivl_36", 0 0, L_0x2500e60;  1 drivers
v0x24fd580_0 .net *"_ivl_4", 0 0, L_0x24ffbf0;  1 drivers
v0x24fd770_0 .net *"_ivl_6", 0 0, L_0x24ffc60;  1 drivers
v0x24fd850_0 .net *"_ivl_8", 0 0, L_0x24ffda0;  1 drivers
v0x24fd930_0 .net "a", 0 0, v0x24fbe90_0;  alias, 1 drivers
v0x24fd9d0_0 .net "b", 0 0, v0x24fbf30_0;  alias, 1 drivers
v0x24fdac0_0 .net "c", 0 0, v0x24fbfd0_0;  alias, 1 drivers
v0x24fdbb0_0 .net "d", 0 0, v0x24fc140_0;  alias, 1 drivers
v0x24fdca0_0 .net "out", 0 0, L_0x2500f20;  alias, 1 drivers
S_0x24fde00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x24ce2c0;
 .timescale -12 -12;
E_0x24c8e20 .event anyedge, v0x24feab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24feab0_0;
    %nor/r;
    %assign/vec4 v0x24feab0_0, 0;
    %wait E_0x24c8e20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24fb3d0;
T_3 ;
    %fork t_1, S_0x24fb670;
    %jmp t_0;
    .scope S_0x24fb670;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24fb8d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24fc140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24fbfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24fbf30_0, 0;
    %assign/vec4 v0x24fbe90_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24b39f0;
    %load/vec4 v0x24fb8d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x24fb8d0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24fc140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24fbfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24fbf30_0, 0;
    %assign/vec4 v0x24fbe90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x24c92d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x24fbcb0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24c9080;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x24fbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24fbf30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24fbfd0_0, 0;
    %assign/vec4 v0x24fc140_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x24fb3d0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x24ce2c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24fe790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24feab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x24ce2c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x24fe790_0;
    %inv;
    %store/vec4 v0x24fe790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x24ce2c0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24fc0a0_0, v0x24fec10_0, v0x24fe5b0_0, v0x24fe650_0, v0x24fe6f0_0, v0x24fe830_0, v0x24fe970_0, v0x24fe8d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x24ce2c0;
T_7 ;
    %load/vec4 v0x24fea10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x24fea10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24fea10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x24fea10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24fea10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24fea10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24fea10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x24ce2c0;
T_8 ;
    %wait E_0x24c9080;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24fea10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fea10_0, 4, 32;
    %load/vec4 v0x24feb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x24fea10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fea10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24fea10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fea10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x24fe970_0;
    %load/vec4 v0x24fe970_0;
    %load/vec4 v0x24fe8d0_0;
    %xor;
    %load/vec4 v0x24fe970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x24fea10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fea10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x24fea10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fea10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/kmap2/iter3/response1/top_module.sv";
