// Seed: 3034022158
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output supply0 id_2,
    input wor id_3,
    output wire id_4,
    input wand id_5,
    input tri id_6,
    input uwire id_7
);
  wire id_9;
  initial
    @(posedge 1 or posedge ((1))) begin
      id_4 = 1'h0 == 1;
    end
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1
    , id_13,
    input supply0 id_2
    , id_14,
    output wand id_3,
    output wand id_4,
    input wor id_5
    , id_15,
    input wire id_6,
    output supply1 id_7,
    input tri1 id_8,
    input wire id_9,
    output wire id_10,
    output supply1 id_11
);
  assign id_11 = 1;
  module_0(
      id_8, id_11, id_4, id_6, id_4, id_2, id_0, id_5
  );
endmodule
