0.6
2019.1
May 24 2019
15:06:07
D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/AESL_axi_s_in_stream.v,1658731018,systemVerilog,,,,AESL_axi_s_in_stream,D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/AESL_axi_s_out_stream.v,1658731018,systemVerilog,,,,AESL_axi_s_out_stream,D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/AESL_fifo.v,1658731018,systemVerilog,,,,fifo,D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/LS_estimator.autotb.v,1658731018,systemVerilog,,,,apatb_LS_estimator_top,D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/LS_estimator.v,1658518364,systemVerilog,,,,LS_estimator,D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/LS_estimator_faddhbi.v,1658518366,systemVerilog,,,,LS_estimator_faddhbi,D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/LS_estimator_fdivkbM.v,1658518366,systemVerilog,,,,LS_estimator_fdivkbM,D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/LS_estimator_fmuljbC.v,1658518366,systemVerilog,,,,LS_estimator_fmuljbC,D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/LS_estimator_fsubibs.v,1658518366,systemVerilog,,,,LS_estimator_fsubibs,D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/LS_estimator_preabkb.v,1658518366,systemVerilog,,,,LS_estimator_preabkb;LS_estimator_preabkb_ram,D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/ip/xil_defaultlib/LS_estimator_ap_fadd_3_full_dsp_32.vhd,1658731064,vhdl,,,,ls_estimator_ap_fadd_3_full_dsp_32,D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/ip/xil_defaultlib/LS_estimator_ap_fdiv_14_no_dsp_32.vhd,1658731072,vhdl,,,,ls_estimator_ap_fdiv_14_no_dsp_32,D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/ip/xil_defaultlib/LS_estimator_ap_fmul_2_max_dsp_32.vhd,1658731080,vhdl,,,,ls_estimator_ap_fmul_2_max_dsp_32,D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/ip/xil_defaultlib/LS_estimator_ap_fsub_3_full_dsp_32.vhd,1658731088,vhdl,,,,ls_estimator_ap_fsub_3_full_dsp_32,D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
