Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 30 13:37:38 2018
| Host         : DESKTOP-AUP50F2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clock_unit1/new_clk_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock_unit2/new_clk_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 297 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.178        0.000                      0                  470        0.261        0.000                      0                  470        4.500        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.178        0.000                      0                  470        0.261        0.000                      0                  470        4.500        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 note_g/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_g/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.200ns (29.776%)  route 2.830ns (70.224%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.556     5.077    note_g/CLK
    SLICE_X38Y32         FDRE                                         r  note_g/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  note_g/count_reg[11]/Q
                         net (fo=3, routed)           1.115     6.710    note_g/count_reg[11]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  note_g/count0_carry_i_1__5/O
                         net (fo=1, routed)           0.000     6.834    note_g/count0_carry_i_1__5_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.235 r  note_g/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.235    note_g/count0_carry_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.392 r  note_g/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.715     9.107    note_g/count0_carry__0_n_2
    SLICE_X38Y30         FDRE                                         r  note_g/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.434    14.775    note_g/CLK
    SLICE_X38Y30         FDRE                                         r  note_g/count_reg[0]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X38Y30         FDRE (Setup_fdre_C_R)       -0.729    14.286    note_g/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 note_g/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_g/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.200ns (29.776%)  route 2.830ns (70.224%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.556     5.077    note_g/CLK
    SLICE_X38Y32         FDRE                                         r  note_g/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  note_g/count_reg[11]/Q
                         net (fo=3, routed)           1.115     6.710    note_g/count_reg[11]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  note_g/count0_carry_i_1__5/O
                         net (fo=1, routed)           0.000     6.834    note_g/count0_carry_i_1__5_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.235 r  note_g/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.235    note_g/count0_carry_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.392 r  note_g/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.715     9.107    note_g/count0_carry__0_n_2
    SLICE_X38Y30         FDRE                                         r  note_g/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.434    14.775    note_g/CLK
    SLICE_X38Y30         FDRE                                         r  note_g/count_reg[1]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X38Y30         FDRE (Setup_fdre_C_R)       -0.729    14.286    note_g/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 note_g/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_g/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.200ns (29.776%)  route 2.830ns (70.224%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.556     5.077    note_g/CLK
    SLICE_X38Y32         FDRE                                         r  note_g/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  note_g/count_reg[11]/Q
                         net (fo=3, routed)           1.115     6.710    note_g/count_reg[11]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  note_g/count0_carry_i_1__5/O
                         net (fo=1, routed)           0.000     6.834    note_g/count0_carry_i_1__5_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.235 r  note_g/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.235    note_g/count0_carry_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.392 r  note_g/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.715     9.107    note_g/count0_carry__0_n_2
    SLICE_X38Y30         FDRE                                         r  note_g/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.434    14.775    note_g/CLK
    SLICE_X38Y30         FDRE                                         r  note_g/count_reg[2]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X38Y30         FDRE (Setup_fdre_C_R)       -0.729    14.286    note_g/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 note_g/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_g/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.200ns (29.776%)  route 2.830ns (70.224%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.556     5.077    note_g/CLK
    SLICE_X38Y32         FDRE                                         r  note_g/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  note_g/count_reg[11]/Q
                         net (fo=3, routed)           1.115     6.710    note_g/count_reg[11]
    SLICE_X39Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  note_g/count0_carry_i_1__5/O
                         net (fo=1, routed)           0.000     6.834    note_g/count0_carry_i_1__5_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.235 r  note_g/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.235    note_g/count0_carry_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.392 r  note_g/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.715     9.107    note_g/count0_carry__0_n_2
    SLICE_X38Y30         FDRE                                         r  note_g/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.434    14.775    note_g/CLK
    SLICE_X38Y30         FDRE                                         r  note_g/count_reg[3]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X38Y30         FDRE (Setup_fdre_C_R)       -0.729    14.286    note_g/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 note_b/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_b/new_clk_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.704ns (15.930%)  route 3.715ns (84.070%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.553     5.074    note_b/CLK
    SLICE_X35Y31         FDRE                                         r  note_b/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  note_b/count_reg[9]/Q
                         net (fo=3, routed)           1.265     6.795    note_b/count_reg[9]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124     6.919 r  note_b/new_clk[11]_i_3__5/O
                         net (fo=1, routed)           0.830     7.749    note_b/new_clk[11]_i_3__5_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.124     7.873 r  note_b/new_clk[11]_i_1__5/O
                         net (fo=12, routed)          1.620     9.494    note_b/new_clk0
    SLICE_X56Y39         FDRE                                         r  note_b/new_clk_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.451    14.792    note_b/CLK
    SLICE_X56Y39         FDRE                                         r  note_b/new_clk_reg[10]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X56Y39         FDRE (Setup_fdre_C_CE)      -0.169    14.776    note_b/new_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 note_b/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_b/new_clk_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.704ns (15.930%)  route 3.715ns (84.070%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.553     5.074    note_b/CLK
    SLICE_X35Y31         FDRE                                         r  note_b/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  note_b/count_reg[9]/Q
                         net (fo=3, routed)           1.265     6.795    note_b/count_reg[9]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124     6.919 r  note_b/new_clk[11]_i_3__5/O
                         net (fo=1, routed)           0.830     7.749    note_b/new_clk[11]_i_3__5_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.124     7.873 r  note_b/new_clk[11]_i_1__5/O
                         net (fo=12, routed)          1.620     9.494    note_b/new_clk0
    SLICE_X56Y39         FDRE                                         r  note_b/new_clk_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.451    14.792    note_b/CLK
    SLICE_X56Y39         FDRE                                         r  note_b/new_clk_reg[11]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X56Y39         FDRE (Setup_fdre_C_CE)      -0.169    14.776    note_b/new_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 note_a/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_a/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.270ns (32.334%)  route 2.658ns (67.666%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.560     5.081    note_a/CLK
    SLICE_X32Y35         FDRE                                         r  note_a/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  note_a/count_reg[5]/Q
                         net (fo=3, routed)           1.239     6.776    note_a/count_reg[5]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.900 r  note_a/count0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.900    note_a/count0_carry_i_3__1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.433 r  note_a/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.433    note_a/count0_carry_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.590 r  note_a/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.419     9.009    note_a/count0_carry__0_n_2
    SLICE_X32Y36         FDRE                                         r  note_a/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.440    14.781    note_a/CLK
    SLICE_X32Y36         FDRE                                         r  note_a/count_reg[10]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y36         FDRE (Setup_fdre_C_R)       -0.637    14.384    note_a/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 note_a/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_a/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.270ns (32.334%)  route 2.658ns (67.666%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.560     5.081    note_a/CLK
    SLICE_X32Y35         FDRE                                         r  note_a/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  note_a/count_reg[5]/Q
                         net (fo=3, routed)           1.239     6.776    note_a/count_reg[5]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.900 r  note_a/count0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.900    note_a/count0_carry_i_3__1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.433 r  note_a/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.433    note_a/count0_carry_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.590 r  note_a/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.419     9.009    note_a/count0_carry__0_n_2
    SLICE_X32Y36         FDRE                                         r  note_a/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.440    14.781    note_a/CLK
    SLICE_X32Y36         FDRE                                         r  note_a/count_reg[11]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y36         FDRE (Setup_fdre_C_R)       -0.637    14.384    note_a/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 note_a/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_a/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.270ns (32.334%)  route 2.658ns (67.666%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.560     5.081    note_a/CLK
    SLICE_X32Y35         FDRE                                         r  note_a/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  note_a/count_reg[5]/Q
                         net (fo=3, routed)           1.239     6.776    note_a/count_reg[5]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.900 r  note_a/count0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.900    note_a/count0_carry_i_3__1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.433 r  note_a/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.433    note_a/count0_carry_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.590 r  note_a/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.419     9.009    note_a/count0_carry__0_n_2
    SLICE_X32Y36         FDRE                                         r  note_a/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.440    14.781    note_a/CLK
    SLICE_X32Y36         FDRE                                         r  note_a/count_reg[8]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y36         FDRE (Setup_fdre_C_R)       -0.637    14.384    note_a/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 note_a/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_a/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.270ns (32.334%)  route 2.658ns (67.666%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.560     5.081    note_a/CLK
    SLICE_X32Y35         FDRE                                         r  note_a/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  note_a/count_reg[5]/Q
                         net (fo=3, routed)           1.239     6.776    note_a/count_reg[5]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.900 r  note_a/count0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.900    note_a/count0_carry_i_3__1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.433 r  note_a/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.433    note_a/count0_carry_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.590 r  note_a/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.419     9.009    note_a/count0_carry__0_n_2
    SLICE_X32Y36         FDRE                                         r  note_a/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.440    14.781    note_a/CLK
    SLICE_X32Y36         FDRE                                         r  note_a/count_reg[9]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y36         FDRE (Setup_fdre_C_R)       -0.637    14.384    note_a/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  5.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_unit1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit1/new_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.254ns (69.531%)  route 0.111ns (30.469%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.563     1.446    clock_unit1/CLK_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  clock_unit1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  clock_unit1/count_reg[6]/Q
                         net (fo=3, routed)           0.060     1.670    clock_unit1/count[6]
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.715 r  clock_unit1/new_clk_i_2/O
                         net (fo=1, routed)           0.051     1.766    clock_unit1/new_clk_i_2_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.811 r  clock_unit1/new_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    clock_unit1/new_clk_i_1__0_n_0
    SLICE_X39Y45         FDRE                                         r  clock_unit1/new_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.832     1.959    clock_unit1/CLK_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  clock_unit1/new_clk_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.091     1.550    clock_unit1/new_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 note_e/new_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_e/new_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.559     1.442    note_e/CLK
    SLICE_X41Y35         FDRE                                         r  note_e/new_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  note_e/new_clk_reg[1]/Q
                         net (fo=2, routed)           0.167     1.750    note_e/Q[1]
    SLICE_X41Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.795 r  note_e/new_clk[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.795    note_e/new_clk[1]_i_1__1_n_0
    SLICE_X41Y35         FDRE                                         r  note_e/new_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.828     1.955    note_e/CLK
    SLICE_X41Y35         FDRE                                         r  note_e/new_clk_reg[1]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.091     1.533    note_e/new_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 note_f/new_clk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_f/new_clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.562     1.445    note_f/CLK
    SLICE_X47Y38         FDRE                                         r  note_f/new_clk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  note_f/new_clk_reg[7]/Q
                         net (fo=2, routed)           0.167     1.753    note_f/new_clk_reg_n_0_[7]
    SLICE_X47Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.798 r  note_f/new_clk[7]_i_1__2/O
                         net (fo=1, routed)           0.000     1.798    note_f/new_clk[7]_i_1__2_n_0
    SLICE_X47Y38         FDRE                                         r  note_f/new_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.832     1.959    note_f/CLK
    SLICE_X47Y38         FDRE                                         r  note_f/new_clk_reg[7]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.091     1.536    note_f/new_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 note_a/new_clk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_a/new_clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.559     1.442    note_a/CLK
    SLICE_X43Y35         FDRE                                         r  note_a/new_clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  note_a/new_clk_reg[8]/Q
                         net (fo=2, routed)           0.167     1.750    note_a/Q[8]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.795 r  note_a/new_clk[8]_i_1__4/O
                         net (fo=1, routed)           0.000     1.795    note_a/new_clk[8]_i_1__4_n_0
    SLICE_X43Y35         FDRE                                         r  note_a/new_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.828     1.955    note_a/CLK
    SLICE_X43Y35         FDRE                                         r  note_a/new_clk_reg[8]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.091     1.533    note_a/new_clk_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 note_g/new_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_g/new_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.561     1.444    note_g/CLK
    SLICE_X43Y38         FDRE                                         r  note_g/new_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  note_g/new_clk_reg[3]/Q
                         net (fo=2, routed)           0.167     1.752    note_g/Q[3]
    SLICE_X43Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.797 r  note_g/new_clk[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.797    note_g/new_clk[3]_i_1__3_n_0
    SLICE_X43Y38         FDRE                                         r  note_g/new_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.831     1.958    note_g/CLK
    SLICE_X43Y38         FDRE                                         r  note_g/new_clk_reg[3]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.091     1.535    note_g/new_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 note_g/new_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_g/new_clk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.558     1.441    note_g/CLK
    SLICE_X45Y32         FDRE                                         r  note_g/new_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  note_g/new_clk_reg[6]/Q
                         net (fo=2, routed)           0.167     1.749    note_g/Q[6]
    SLICE_X45Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.794 r  note_g/new_clk[6]_i_1__3/O
                         net (fo=1, routed)           0.000     1.794    note_g/new_clk[6]_i_1__3_n_0
    SLICE_X45Y32         FDRE                                         r  note_g/new_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.826     1.953    note_g/CLK
    SLICE_X45Y32         FDRE                                         r  note_g/new_clk_reg[6]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X45Y32         FDRE (Hold_fdre_C_D)         0.091     1.532    note_g/new_clk_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 note_f/new_clk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_f/new_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.560     1.443    note_f/CLK
    SLICE_X47Y35         FDRE                                         r  note_f/new_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  note_f/new_clk_reg[4]/Q
                         net (fo=2, routed)           0.167     1.751    note_f/new_clk_reg_n_0_[4]
    SLICE_X47Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.796 r  note_f/new_clk[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.796    note_f/new_clk[4]_i_1__2_n_0
    SLICE_X47Y35         FDRE                                         r  note_f/new_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.829     1.956    note_f/CLK
    SLICE_X47Y35         FDRE                                         r  note_f/new_clk_reg[4]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X47Y35         FDRE (Hold_fdre_C_D)         0.091     1.534    note_f/new_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 note_f/new_clk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_f/new_clk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.560     1.443    note_f/CLK
    SLICE_X47Y36         FDRE                                         r  note_f/new_clk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  note_f/new_clk_reg[9]/Q
                         net (fo=2, routed)           0.167     1.751    note_f/new_clk_reg_n_0_[9]
    SLICE_X47Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.796 r  note_f/new_clk[9]_i_1__2/O
                         net (fo=1, routed)           0.000     1.796    note_f/new_clk[9]_i_1__2_n_0
    SLICE_X47Y36         FDRE                                         r  note_f/new_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.829     1.956    note_f/CLK
    SLICE_X47Y36         FDRE                                         r  note_f/new_clk_reg[9]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X47Y36         FDRE (Hold_fdre_C_D)         0.091     1.534    note_f/new_clk_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 note_g/new_clk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_g/new_clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.559     1.442    note_g/CLK
    SLICE_X42Y35         FDRE                                         r  note_g/new_clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  note_g/new_clk_reg[8]/Q
                         net (fo=2, routed)           0.174     1.780    note_g/Q[8]
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.825 r  note_g/new_clk[8]_i_1__3/O
                         net (fo=1, routed)           0.000     1.825    note_g/new_clk[8]_i_1__3_n_0
    SLICE_X42Y35         FDRE                                         r  note_g/new_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.828     1.955    note_g/CLK
    SLICE_X42Y35         FDRE                                         r  note_g/new_clk_reg[8]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.120     1.562    note_g/new_clk_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 note_b/new_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_b/new_clk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.563     1.446    note_b/CLK
    SLICE_X54Y37         FDRE                                         r  note_b/new_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  note_b/new_clk_reg[6]/Q
                         net (fo=2, routed)           0.174     1.784    note_b/new_clk_reg_n_0_[6]
    SLICE_X54Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  note_b/new_clk[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.829    note_b/new_clk[6]_i_1__5_n_0
    SLICE_X54Y37         FDRE                                         r  note_b/new_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.833     1.960    note_b/CLK
    SLICE_X54Y37         FDRE                                         r  note_b/new_clk_reg[6]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X54Y37         FDRE (Hold_fdre_C_D)         0.120     1.566    note_b/new_clk_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   clock_unit1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   clock_unit1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   clock_unit1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y44   clock_unit1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y34   note_a/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y30   note_c/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y32   note_c/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y32   note_c/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y33   note_c/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clock_unit1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   clock_unit1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   clock_unit1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   clock_unit1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   clock_unit1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   clock_unit1/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   clock_unit1/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clock_unit1/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clock_unit1/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clock_unit1/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   note_a/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   note_c/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   note_c/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   note_c/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y33   note_e/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y33   note_e/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   note_e/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   note_e/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   note_e/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   note_e/count_reg[15]/C



