
doorLock_Control_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001780  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000c  00800060  00001780  00001814  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000d  0080006c  0080006c  00001820  2**0
                  ALLOC
  3 .stab         00001b18  00000000  00000000  00001820  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000153e  00000000  00000000  00003338  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00004876  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000049b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00004b26  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000676f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000765a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00008408  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00008568  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  000087f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00008fc3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 64 09 	jmp	0x12c8	; 0x12c8 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 58 0a 	jmp	0x14b0	; 0x14b0 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e8       	ldi	r30, 0x80	; 128
      68:	f7 e1       	ldi	r31, 0x17	; 23
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 36       	cpi	r26, 0x6C	; 108
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	ac e6       	ldi	r26, 0x6C	; 108
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a9 37       	cpi	r26, 0x79	; 121
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a3 05 	call	0xb46	; 0xb46 <main>
      8a:	0c 94 be 0b 	jmp	0x177c	; 0x177c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 7e 0b 	jmp	0x16fc	; 0x16fc <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 9a 0b 	jmp	0x1734	; 0x1734 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 8a 0b 	jmp	0x1714	; 0x1714 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 a6 0b 	jmp	0x174c	; 0x174c <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 8a 0b 	jmp	0x1714	; 0x1714 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 a6 0b 	jmp	0x174c	; 0x174c <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 7e 0b 	jmp	0x16fc	; 0x16fc <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 9a 0b 	jmp	0x1734	; 0x1734 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 8a 0b 	jmp	0x1714	; 0x1714 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 a6 0b 	jmp	0x174c	; 0x174c <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 8a 0b 	jmp	0x1714	; 0x1714 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 a6 0b 	jmp	0x174c	; 0x174c <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 8a 0b 	jmp	0x1714	; 0x1714 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 a6 0b 	jmp	0x174c	; 0x174c <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 8e 0b 	jmp	0x171c	; 0x171c <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <main>:

/*******************************************************************************
 *                      Function Definitions                                   *
 *******************************************************************************/

int main(void){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <main+0x6>
     b4c:	00 d0       	rcall	.+0      	; 0xb4e <main+0x8>
     b4e:	0f 92       	push	r0
     b50:	cd b7       	in	r28, 0x3d	; 61
     b52:	de b7       	in	r29, 0x3e	; 62

	uint8 setup = TRUE;				/* Variable for checking of setup state on MCU*/
     b54:	81 e0       	ldi	r24, 0x01	; 1
     b56:	8d 83       	std	Y+5, r24	; 0x05
	uint8 changePass = FALSE;		/* Variable for checking of changing password state on MCU*/
     b58:	1c 82       	std	Y+4, r1	; 0x04
	uint8 openDoor = FALSE;			/* Variable for checking of opening door state on MCU*/
     b5a:	1b 82       	std	Y+3, r1	; 0x03
	uint8 errorCounter = 0;			/* Variable for counting errors occurs */
     b5c:	1a 82       	std	Y+2, r1	; 0x02
	uint8 actionSymbol;				/* Variable to hold action to be taken next */
	MCU_init();						/* Initiate MCU */
     b5e:	0e 94 02 06 	call	0xc04	; 0xc04 <MCU_init>
     b62:	10 c0       	rjmp	.+32     	; 0xb84 <main+0x3e>
	while(1){
		while(setup){									/* Enter setup state */
			receiveAndSavePassword();					/* Receive password and start saving to EEPROM */
     b64:	0e 94 46 06 	call	0xc8c	; 0xc8c <receiveAndSavePassword>
			if(receiveAndCheckPassword()){				/* Receive password and check validity */
     b68:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <receiveAndCheckPassword>
     b6c:	88 23       	and	r24, r24
     b6e:	29 f0       	breq	.+10     	; 0xb7a <main+0x34>
				USART_sendByte(ACTION_SUCCESS);			/* Send success symbol */
     b70:	81 e2       	ldi	r24, 0x21	; 33
     b72:	0e 94 e6 0a 	call	0x15cc	; 0x15cc <USART_sendByte>
				setup = FALSE;							/* Disable setup state */
     b76:	1d 82       	std	Y+5, r1	; 0x05
     b78:	2d c0       	rjmp	.+90     	; 0xbd4 <main+0x8e>
				break;									/* Exit setup state */
			}
			else{										/* If passwords did not match */
				USART_sendByte(ACTION_FAIL);			/* Send failure symbol */
     b7a:	89 e2       	ldi	r24, 0x29	; 41
     b7c:	0e 94 e6 0a 	call	0x15cc	; 0x15cc <USART_sendByte>
				resetPassword();						/* Reset password array */
     b80:	0e 94 9b 06 	call	0xd36	; 0xd36 <resetPassword>
	uint8 openDoor = FALSE;			/* Variable for checking of opening door state on MCU*/
	uint8 errorCounter = 0;			/* Variable for counting errors occurs */
	uint8 actionSymbol;				/* Variable to hold action to be taken next */
	MCU_init();						/* Initiate MCU */
	while(1){
		while(setup){									/* Enter setup state */
     b84:	8d 81       	ldd	r24, Y+5	; 0x05
     b86:	88 23       	and	r24, r24
     b88:	69 f7       	brne	.-38     	; 0xb64 <main+0x1e>
     b8a:	24 c0       	rjmp	.+72     	; 0xbd4 <main+0x8e>
				resetPassword();						/* Reset password array */
			}
		}

		while(changePass || openDoor){					/* Enter change pass and open door states */
			if(receiveAndCheckPassword()){				/* Receive password and check validity */
     b8c:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <receiveAndCheckPassword>
     b90:	88 23       	and	r24, r24
     b92:	79 f0       	breq	.+30     	; 0xbb2 <main+0x6c>
				USART_sendByte(ACTION_SUCCESS); 		/* Send success symbol */
     b94:	81 e2       	ldi	r24, 0x21	; 33
     b96:	0e 94 e6 0a 	call	0x15cc	; 0x15cc <USART_sendByte>
				errorCounter = 0;						/* Reset error counter */
     b9a:	1a 82       	std	Y+2, r1	; 0x02
				if (openDoor){							/* If active state is open door state */
     b9c:	8b 81       	ldd	r24, Y+3	; 0x03
     b9e:	88 23       	and	r24, r24
     ba0:	21 f0       	breq	.+8      	; 0xbaa <main+0x64>
					openDoor = FALSE;					/* Disable open door state */
     ba2:	1b 82       	std	Y+3, r1	; 0x03
					unlockSystem();						/* Unlock system */
     ba4:	0e 94 cc 06 	call	0xd98	; 0xd98 <unlockSystem>
     ba8:	1b c0       	rjmp	.+54     	; 0xbe0 <main+0x9a>
				}
				else{									/* If active state is change pass state */
					changePass = FALSE;					/* Disable change pass state */
     baa:	1c 82       	std	Y+4, r1	; 0x04
					setup = TRUE;						/* Disable setup state */
     bac:	81 e0       	ldi	r24, 0x01	; 1
     bae:	8d 83       	std	Y+5, r24	; 0x05
     bb0:	17 c0       	rjmp	.+46     	; 0xbe0 <main+0x9a>
				}
				break;									/* Exit active state */
			}
			else{										/* If received password is not valid */
				errorCounter++;							/* Increment error counter */
     bb2:	8a 81       	ldd	r24, Y+2	; 0x02
     bb4:	8f 5f       	subi	r24, 0xFF	; 255
     bb6:	8a 83       	std	Y+2, r24	; 0x02
				if (errorCounter == ERROR_LIMIT){		/* If error counter reached limit */
     bb8:	8a 81       	ldd	r24, Y+2	; 0x02
     bba:	83 30       	cpi	r24, 0x03	; 3
     bbc:	41 f4       	brne	.+16     	; 0xbce <main+0x88>
					errorCounter = 0;					/* Reset error counter */
     bbe:	1a 82       	std	Y+2, r1	; 0x02
					changePass = FALSE;					/* Disable change pass state */
     bc0:	1c 82       	std	Y+4, r1	; 0x04
					USART_sendByte(ACTION_ERROR);		/* Send error symbol */
     bc2:	85 e4       	ldi	r24, 0x45	; 69
     bc4:	0e 94 e6 0a 	call	0x15cc	; 0x15cc <USART_sendByte>
					raiseError();						/* Start error actions */
     bc8:	0e 94 b9 06 	call	0xd72	; 0xd72 <raiseError>
     bcc:	09 c0       	rjmp	.+18     	; 0xbe0 <main+0x9a>
					break;								/* Exit active state */
				}
				else									/* If error counter did not reach limit */
					USART_sendByte(ACTION_FAIL);		/* Send failure symbol */
     bce:	89 e2       	ldi	r24, 0x29	; 41
     bd0:	0e 94 e6 0a 	call	0x15cc	; 0x15cc <USART_sendByte>
				USART_sendByte(ACTION_FAIL);			/* Send failure symbol */
				resetPassword();						/* Reset password array */
			}
		}

		while(changePass || openDoor){					/* Enter change pass and open door states */
     bd4:	8c 81       	ldd	r24, Y+4	; 0x04
     bd6:	88 23       	and	r24, r24
     bd8:	c9 f6       	brne	.-78     	; 0xb8c <main+0x46>
     bda:	8b 81       	ldd	r24, Y+3	; 0x03
     bdc:	88 23       	and	r24, r24
     bde:	b1 f6       	brne	.-84     	; 0xb8c <main+0x46>
				else									/* If error counter did not reach limit */
					USART_sendByte(ACTION_FAIL);		/* Send failure symbol */
			}
		}

		if(!setup){										/* If setup state is not active */
     be0:	8d 81       	ldd	r24, Y+5	; 0x05
     be2:	88 23       	and	r24, r24
     be4:	79 f6       	brne	.-98     	; 0xb84 <main+0x3e>
			actionSymbol = USART_receiveByte();			/* Wait for new action to enter new state */
     be6:	0e 94 fd 0a 	call	0x15fa	; 0x15fa <USART_receiveByte>
     bea:	89 83       	std	Y+1, r24	; 0x01
			if ('*' == actionSymbol)					/* If change pass action received */
     bec:	89 81       	ldd	r24, Y+1	; 0x01
     bee:	8a 32       	cpi	r24, 0x2A	; 42
     bf0:	19 f4       	brne	.+6      	; 0xbf8 <main+0xb2>
				changePass = TRUE;						/* Enable change pass state */
     bf2:	81 e0       	ldi	r24, 0x01	; 1
     bf4:	8c 83       	std	Y+4, r24	; 0x04
     bf6:	c6 cf       	rjmp	.-116    	; 0xb84 <main+0x3e>
			else if ('-' == actionSymbol)				/* If open door action received */
     bf8:	89 81       	ldd	r24, Y+1	; 0x01
     bfa:	8d 32       	cpi	r24, 0x2D	; 45
     bfc:	19 f6       	brne	.-122    	; 0xb84 <main+0x3e>
				openDoor = TRUE;						/* Enable open door state */
     bfe:	81 e0       	ldi	r24, 0x01	; 1
     c00:	8b 83       	std	Y+3, r24	; 0x03
     c02:	c0 cf       	rjmp	.-128    	; 0xb84 <main+0x3e>

00000c04 <MCU_init>:
 * [Function Name]	: MCU_init
 * [Description]	: Initialize the MicroController Unit
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void MCU_init(void){
     c04:	df 93       	push	r29
     c06:	cf 93       	push	r28
     c08:	cd b7       	in	r28, 0x3d	; 61
     c0a:	de b7       	in	r29, 0x3e	; 62
     c0c:	2c 97       	sbiw	r28, 0x0c	; 12
     c0e:	0f b6       	in	r0, 0x3f	; 63
     c10:	f8 94       	cli
     c12:	de bf       	out	0x3e, r29	; 62
     c14:	0f be       	out	0x3f, r0	; 63
     c16:	cd bf       	out	0x3d, r28	; 61
	 * Baud Rate		= BAUD_RATE_9600	-> set baud rate to 9600 bits per second
	 * Character size	= EIGHT_BITS		-> Set data transfer size to 8 bits
	 * Parity			= DISABLED			-> Disable parity bit
	 * Stop bit			= ONE_BIT			-> Set only 1 stop bit
	 */
	Usart_ConfigType usart_configuration = {BAUD_RATE_9600, EIGHT_BITS, DISABLED, ONE_BIT};
     c18:	19 82       	std	Y+1, r1	; 0x01
     c1a:	1a 82       	std	Y+2, r1	; 0x02
     c1c:	1b 82       	std	Y+3, r1	; 0x03
     c1e:	1c 82       	std	Y+4, r1	; 0x04
     c20:	80 e8       	ldi	r24, 0x80	; 128
     c22:	89 83       	std	Y+1, r24	; 0x01
     c24:	85 e2       	ldi	r24, 0x25	; 37
     c26:	8a 83       	std	Y+2, r24	; 0x02
     c28:	8b 81       	ldd	r24, Y+3	; 0x03
     c2a:	8e 7f       	andi	r24, 0xFE	; 254
     c2c:	8b 83       	std	Y+3, r24	; 0x03
     c2e:	8b 81       	ldd	r24, Y+3	; 0x03
     c30:	87 7c       	andi	r24, 0xC7	; 199
     c32:	88 61       	ori	r24, 0x18	; 24
     c34:	8b 83       	std	Y+3, r24	; 0x03
	 * Waveform generation mode	= CLEAR_TIMER_COMPARE_ICR1	-> Clear timer compare mode
	 * Clock prescaler			= FCPU_256					-> divide MCU clock by 256
	 * Compare match output A	= NORMAL_OPERATION			-> Normal pin operation for OCR1A
	 * Compare match output B	= NORMAL_OPERATION			-> Normal pin operation for OCR1B
	 */
	TIMERS_ConfigType timer_configuration = {0, 31250, CLEAR_TIMER_COMPARE_ICR1, FCPU_256, NORMAL_OPERATION, NORMAL_OPERATION};
     c36:	88 e0       	ldi	r24, 0x08	; 8
     c38:	fe 01       	movw	r30, r28
     c3a:	35 96       	adiw	r30, 0x05	; 5
     c3c:	df 01       	movw	r26, r30
     c3e:	98 2f       	mov	r25, r24
     c40:	1d 92       	st	X+, r1
     c42:	9a 95       	dec	r25
     c44:	e9 f7       	brne	.-6      	; 0xc40 <MCU_init+0x3c>
     c46:	82 e1       	ldi	r24, 0x12	; 18
     c48:	9a e7       	ldi	r25, 0x7A	; 122
     c4a:	98 87       	std	Y+8, r25	; 0x08
     c4c:	8f 83       	std	Y+7, r24	; 0x07
     c4e:	89 85       	ldd	r24, Y+9	; 0x09
     c50:	80 7f       	andi	r24, 0xF0	; 240
     c52:	8c 60       	ori	r24, 0x0C	; 12
     c54:	89 87       	std	Y+9, r24	; 0x09
     c56:	8a 85       	ldd	r24, Y+10	; 0x0a
     c58:	88 7f       	andi	r24, 0xF8	; 248
     c5a:	84 60       	ori	r24, 0x04	; 4
     c5c:	8a 87       	std	Y+10, r24	; 0x0a

	/* Clear I-bit from status register to not detect interrupts */
	cli();
     c5e:	f8 94       	cli

	/* Initiate USART communication protocol with provided configurations */
	USART_init(&usart_configuration);
     c60:	ce 01       	movw	r24, r28
     c62:	01 96       	adiw	r24, 0x01	; 1
     c64:	0e 94 7a 0a 	call	0x14f4	; 0x14f4 <USART_init>

	/* Initiate timer 1 with provided configurations */
	TIMER1_init(&timer_configuration);
     c68:	ce 01       	movw	r24, r28
     c6a:	05 96       	adiw	r24, 0x05	; 5
     c6c:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <TIMER1_init>

	/* Initiate external EEPROM memory */
	EEPROM_init();
     c70:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <EEPROM_init>

	/* Initiate external control peripherals */
	EXTERNALPERIPHERALS_init();
     c74:	0e 94 81 08 	call	0x1102	; 0x1102 <EXTERNALPERIPHERALS_init>

	/* Set I-bit in status register to detect interrupts */
	sei();
     c78:	78 94       	sei
}
     c7a:	2c 96       	adiw	r28, 0x0c	; 12
     c7c:	0f b6       	in	r0, 0x3f	; 63
     c7e:	f8 94       	cli
     c80:	de bf       	out	0x3e, r29	; 62
     c82:	0f be       	out	0x3f, r0	; 63
     c84:	cd bf       	out	0x3d, r28	; 61
     c86:	cf 91       	pop	r28
     c88:	df 91       	pop	r29
     c8a:	08 95       	ret

00000c8c <receiveAndSavePassword>:
 * [Function Name]	: receiveAndSavePassword
 * [Description]	: Receive password from HMI MCU and save to external EEPROM
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void receiveAndSavePassword(void){
     c8c:	df 93       	push	r29
     c8e:	cf 93       	push	r28
     c90:	cd b7       	in	r28, 0x3d	; 61
     c92:	de b7       	in	r29, 0x3e	; 62
	USART_receiveString(g_password);								/* Receive password from HMI MCU */
     c94:	8d e6       	ldi	r24, 0x6D	; 109
     c96:	90 e0       	ldi	r25, 0x00	; 0
     c98:	0e 94 2c 0b 	call	0x1658	; 0x1658 <USART_receiveString>
	EEPROM_writeString(PASSWORD_ADDRESS, g_password);									/* Write String to memory */
     c9c:	2d e6       	ldi	r18, 0x6D	; 109
     c9e:	30 e0       	ldi	r19, 0x00	; 0
     ca0:	8f ef       	ldi	r24, 0xFF	; 255
     ca2:	90 e0       	ldi	r25, 0x00	; 0
     ca4:	b9 01       	movw	r22, r18
     ca6:	0e 94 3b 08 	call	0x1076	; 0x1076 <EEPROM_writeString>
//	for (int i = 0; i < PASSWORD_LENGTH; i++)						/* Loop through password characters */
//		EEPROM_writeByte(PASSWORD_ADDRESS+i,  g_password[i]);		/* Write character to memory */
	resetPassword();												/* Reset password array*/
     caa:	0e 94 9b 06 	call	0xd36	; 0xd36 <resetPassword>
}
     cae:	cf 91       	pop	r28
     cb0:	df 91       	pop	r29
     cb2:	08 95       	ret

00000cb4 <receiveAndCheckPassword>:
 * [Function Name]	: receiveAndCheckPassword
 * [Description]	: Receive password from HMI MCU and check with saved password
 * [Args]			: N/A
 * [Returns]		: Operation success/failure
 *******************************************************************************/
uint8 receiveAndCheckPassword(void){
     cb4:	df 93       	push	r29
     cb6:	cf 93       	push	r28
     cb8:	00 d0       	rcall	.+0      	; 0xcba <receiveAndCheckPassword+0x6>
     cba:	00 d0       	rcall	.+0      	; 0xcbc <receiveAndCheckPassword+0x8>
     cbc:	cd b7       	in	r28, 0x3d	; 61
     cbe:	de b7       	in	r29, 0x3e	; 62
	uint8 byteToRead;												/* Variable to save byte received from memory */
	USART_receiveString(g_password);								/* Receive password from HMI MCU */
     cc0:	8d e6       	ldi	r24, 0x6D	; 109
     cc2:	90 e0       	ldi	r25, 0x00	; 0
     cc4:	0e 94 2c 0b 	call	0x1658	; 0x1658 <USART_receiveString>
	for (int i = 0; i < PASSWORD_LENGTH-1; i++){					/* Loop through password received */
     cc8:	1a 82       	std	Y+2, r1	; 0x02
     cca:	19 82       	std	Y+1, r1	; 0x01
     ccc:	23 c0       	rjmp	.+70     	; 0xd14 <receiveAndCheckPassword+0x60>
		if (EEPROM_readByte(PASSWORD_ADDRESS+i, &byteToRead)){		/* Receive byte from memory and return SUCCESS or ERROR */
     cce:	89 81       	ldd	r24, Y+1	; 0x01
     cd0:	9a 81       	ldd	r25, Y+2	; 0x02
     cd2:	81 50       	subi	r24, 0x01	; 1
     cd4:	9f 4f       	sbci	r25, 0xFF	; 255
     cd6:	9e 01       	movw	r18, r28
     cd8:	2d 5f       	subi	r18, 0xFD	; 253
     cda:	3f 4f       	sbci	r19, 0xFF	; 255
     cdc:	b9 01       	movw	r22, r18
     cde:	0e 94 db 07 	call	0xfb6	; 0xfb6 <EEPROM_readByte>
     ce2:	88 23       	and	r24, r24
     ce4:	99 f0       	breq	.+38     	; 0xd0c <receiveAndCheckPassword+0x58>
			if(g_password[i] != byteToRead){						/* If they do not match */
     ce6:	89 81       	ldd	r24, Y+1	; 0x01
     ce8:	9a 81       	ldd	r25, Y+2	; 0x02
     cea:	fc 01       	movw	r30, r24
     cec:	e3 59       	subi	r30, 0x93	; 147
     cee:	ff 4f       	sbci	r31, 0xFF	; 255
     cf0:	90 81       	ld	r25, Z
     cf2:	8b 81       	ldd	r24, Y+3	; 0x03
     cf4:	98 17       	cp	r25, r24
     cf6:	21 f0       	breq	.+8      	; 0xd00 <receiveAndCheckPassword+0x4c>
				resetPassword();									/* Reset password array */
     cf8:	0e 94 9b 06 	call	0xd36	; 0xd36 <resetPassword>
				return ERROR;										/* Return error code */
     cfc:	1c 82       	std	Y+4, r1	; 0x04
     cfe:	13 c0       	rjmp	.+38     	; 0xd26 <receiveAndCheckPassword+0x72>
 * [Returns]		: Operation success/failure
 *******************************************************************************/
uint8 receiveAndCheckPassword(void){
	uint8 byteToRead;												/* Variable to save byte received from memory */
	USART_receiveString(g_password);								/* Receive password from HMI MCU */
	for (int i = 0; i < PASSWORD_LENGTH-1; i++){					/* Loop through password received */
     d00:	89 81       	ldd	r24, Y+1	; 0x01
     d02:	9a 81       	ldd	r25, Y+2	; 0x02
     d04:	01 96       	adiw	r24, 0x01	; 1
     d06:	9a 83       	std	Y+2, r25	; 0x02
     d08:	89 83       	std	Y+1, r24	; 0x01
     d0a:	04 c0       	rjmp	.+8      	; 0xd14 <receiveAndCheckPassword+0x60>
				resetPassword();									/* Reset password array */
				return ERROR;										/* Return error code */
			}
		}
		else{														/* If failed to read from memory */
			resetPassword();										/* Reset password array*/
     d0c:	0e 94 9b 06 	call	0xd36	; 0xd36 <resetPassword>
			return ERROR;											/* Return error code */
     d10:	1c 82       	std	Y+4, r1	; 0x04
     d12:	09 c0       	rjmp	.+18     	; 0xd26 <receiveAndCheckPassword+0x72>
 * [Returns]		: Operation success/failure
 *******************************************************************************/
uint8 receiveAndCheckPassword(void){
	uint8 byteToRead;												/* Variable to save byte received from memory */
	USART_receiveString(g_password);								/* Receive password from HMI MCU */
	for (int i = 0; i < PASSWORD_LENGTH-1; i++){					/* Loop through password received */
     d14:	89 81       	ldd	r24, Y+1	; 0x01
     d16:	9a 81       	ldd	r25, Y+2	; 0x02
     d18:	85 30       	cpi	r24, 0x05	; 5
     d1a:	91 05       	cpc	r25, r1
     d1c:	c4 f2       	brlt	.-80     	; 0xcce <receiveAndCheckPassword+0x1a>
		else{														/* If failed to read from memory */
			resetPassword();										/* Reset password array*/
			return ERROR;											/* Return error code */
		}
	}
	resetPassword();												/* Reset password array*/
     d1e:	0e 94 9b 06 	call	0xd36	; 0xd36 <resetPassword>
	return SUCCESS;													/* Return success code */
     d22:	81 e0       	ldi	r24, 0x01	; 1
     d24:	8c 83       	std	Y+4, r24	; 0x04
     d26:	8c 81       	ldd	r24, Y+4	; 0x04
}
     d28:	0f 90       	pop	r0
     d2a:	0f 90       	pop	r0
     d2c:	0f 90       	pop	r0
     d2e:	0f 90       	pop	r0
     d30:	cf 91       	pop	r28
     d32:	df 91       	pop	r29
     d34:	08 95       	ret

00000d36 <resetPassword>:
 * [Function Name]	: resetPassword
 * [Description]	: Reset password array
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void resetPassword(void){
     d36:	df 93       	push	r29
     d38:	cf 93       	push	r28
     d3a:	00 d0       	rcall	.+0      	; 0xd3c <resetPassword+0x6>
     d3c:	cd b7       	in	r28, 0x3d	; 61
     d3e:	de b7       	in	r29, 0x3e	; 62
	for(int i = 0; i < PASSWORD_LENGTH-1; i++)		/* Loop through password received */
     d40:	1a 82       	std	Y+2, r1	; 0x02
     d42:	19 82       	std	Y+1, r1	; 0x01
     d44:	0c c0       	rjmp	.+24     	; 0xd5e <resetPassword+0x28>
		g_password[i] = '*';						/* Set value to * */
     d46:	89 81       	ldd	r24, Y+1	; 0x01
     d48:	9a 81       	ldd	r25, Y+2	; 0x02
     d4a:	fc 01       	movw	r30, r24
     d4c:	e3 59       	subi	r30, 0x93	; 147
     d4e:	ff 4f       	sbci	r31, 0xFF	; 255
     d50:	8a e2       	ldi	r24, 0x2A	; 42
     d52:	80 83       	st	Z, r24
 * [Description]	: Reset password array
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void resetPassword(void){
	for(int i = 0; i < PASSWORD_LENGTH-1; i++)		/* Loop through password received */
     d54:	89 81       	ldd	r24, Y+1	; 0x01
     d56:	9a 81       	ldd	r25, Y+2	; 0x02
     d58:	01 96       	adiw	r24, 0x01	; 1
     d5a:	9a 83       	std	Y+2, r25	; 0x02
     d5c:	89 83       	std	Y+1, r24	; 0x01
     d5e:	89 81       	ldd	r24, Y+1	; 0x01
     d60:	9a 81       	ldd	r25, Y+2	; 0x02
     d62:	85 30       	cpi	r24, 0x05	; 5
     d64:	91 05       	cpc	r25, r1
     d66:	7c f3       	brlt	.-34     	; 0xd46 <resetPassword+0x10>
		g_password[i] = '*';						/* Set value to * */
}
     d68:	0f 90       	pop	r0
     d6a:	0f 90       	pop	r0
     d6c:	cf 91       	pop	r28
     d6e:	df 91       	pop	r29
     d70:	08 95       	ret

00000d72 <raiseError>:
 * [Function Name]	: raiseError
 * [Description]	: Start MCU error actions
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void raiseError(void){
     d72:	df 93       	push	r29
     d74:	cf 93       	push	r28
     d76:	cd b7       	in	r28, 0x3d	; 61
     d78:	de b7       	in	r29, 0x3e	; 62
	TIMER1_start();							/* Start timer 1 */
     d7a:	0e 94 23 0a 	call	0x1446	; 0x1446 <TIMER1_start>
	EXTERNALPERIPHERALS_startAlarm();		/* Start Alarm */
     d7e:	0e 94 c2 08 	call	0x1184	; 0x1184 <EXTERNALPERIPHERALS_startAlarm>
	while(g_timePassed <= 60);				/* Wait for 1 minute */
     d82:	80 91 73 00 	lds	r24, 0x0073
     d86:	8d 33       	cpi	r24, 0x3D	; 61
     d88:	e0 f3       	brcs	.-8      	; 0xd82 <raiseError+0x10>
	EXTERNALPERIPHERALS_stopAlarm();		/* Stop Alarm */
     d8a:	0e 94 d0 08 	call	0x11a0	; 0x11a0 <EXTERNALPERIPHERALS_stopAlarm>
	TIMER1_stop();							/* Stop timer 1 */
     d8e:	0e 94 4a 0a 	call	0x1494	; 0x1494 <TIMER1_stop>
}
     d92:	cf 91       	pop	r28
     d94:	df 91       	pop	r29
     d96:	08 95       	ret

00000d98 <unlockSystem>:
 * [Function Name]	: unlockSystem
 * [Description]	: Start MCU unlocking actions
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void unlockSystem(void){
     d98:	df 93       	push	r29
     d9a:	cf 93       	push	r28
     d9c:	cd b7       	in	r28, 0x3d	; 61
     d9e:	de b7       	in	r29, 0x3e	; 62
	TIMER1_start();						/* Start timer 1 */
     da0:	0e 94 23 0a 	call	0x1446	; 0x1446 <TIMER1_start>
	EXTERNALPERIPHERALS_openDoor();		/* Start door motor to open */
     da4:	0e 94 96 08 	call	0x112c	; 0x112c <EXTERNALPERIPHERALS_openDoor>
	while(g_timePassed <= 15);			/* Wait for 15 seconds */
     da8:	80 91 73 00 	lds	r24, 0x0073
     dac:	80 31       	cpi	r24, 0x10	; 16
     dae:	e0 f3       	brcs	.-8      	; 0xda8 <unlockSystem+0x10>
	EXTERNALPERIPHERALS_holdDoor();		/* Stop door motor */
     db0:	0e 94 a5 08 	call	0x114a	; 0x114a <EXTERNALPERIPHERALS_holdDoor>
	while(g_timePassed <= 18);			/* Wait for 3 seconds */
     db4:	80 91 73 00 	lds	r24, 0x0073
     db8:	83 31       	cpi	r24, 0x13	; 19
     dba:	e0 f3       	brcs	.-8      	; 0xdb4 <unlockSystem+0x1c>
	EXTERNALPERIPHERALS_closeDoor();	/* Start door motor to close */
     dbc:	0e 94 b3 08 	call	0x1166	; 0x1166 <EXTERNALPERIPHERALS_closeDoor>
	while(g_timePassed <= 33);			/* Wait for 15 seconds */
     dc0:	80 91 73 00 	lds	r24, 0x0073
     dc4:	82 32       	cpi	r24, 0x22	; 34
     dc6:	e0 f3       	brcs	.-8      	; 0xdc0 <unlockSystem+0x28>
	EXTERNALPERIPHERALS_holdDoor();		/* Stop door motor */
     dc8:	0e 94 a5 08 	call	0x114a	; 0x114a <EXTERNALPERIPHERALS_holdDoor>
	TIMER1_stop();						/* Start timer 1 */
     dcc:	0e 94 4a 0a 	call	0x1494	; 0x1494 <TIMER1_stop>
}
     dd0:	cf 91       	pop	r28
     dd2:	df 91       	pop	r29
     dd4:	08 95       	ret

00000dd6 <EEPROM_init>:
 * [Function Name]	: EEPROM_init
 * [Description]	: Initialize the external EEPROM memory
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void EEPROM_init(void){
     dd6:	df 93       	push	r29
     dd8:	cf 93       	push	r28
     dda:	cd b7       	in	r28, 0x3d	; 61
     ddc:	de b7       	in	r29, 0x3e	; 62
     dde:	28 97       	sbiw	r28, 0x08	; 8
     de0:	0f b6       	in	r0, 0x3f	; 63
     de2:	f8 94       	cli
     de4:	de bf       	out	0x3e, r29	; 62
     de6:	0f be       	out	0x3f, r0	; 63
     de8:	cd bf       	out	0x3d, r28	; 61
	 * Pre-scalar= ONE		-> Set pre-scalar used in SCL frequency Calculation
	 *
	 * SCL Frequency = CPU Clock Frequency / (16 + 2 * divisionFactor * 4^bitRatePrescalar)
	 * 				 = 250KHz
	 */
	TWI_ConfigType configuration = {2, 1, ONE};
     dea:	ce 01       	movw	r24, r28
     dec:	01 96       	adiw	r24, 0x01	; 1
     dee:	9d 83       	std	Y+5, r25	; 0x05
     df0:	8c 83       	std	Y+4, r24	; 0x04
     df2:	e8 e6       	ldi	r30, 0x68	; 104
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	ff 83       	std	Y+7, r31	; 0x07
     df8:	ee 83       	std	Y+6, r30	; 0x06
     dfa:	f3 e0       	ldi	r31, 0x03	; 3
     dfc:	f8 87       	std	Y+8, r31	; 0x08
     dfe:	ee 81       	ldd	r30, Y+6	; 0x06
     e00:	ff 81       	ldd	r31, Y+7	; 0x07
     e02:	00 80       	ld	r0, Z
     e04:	8e 81       	ldd	r24, Y+6	; 0x06
     e06:	9f 81       	ldd	r25, Y+7	; 0x07
     e08:	01 96       	adiw	r24, 0x01	; 1
     e0a:	9f 83       	std	Y+7, r25	; 0x07
     e0c:	8e 83       	std	Y+6, r24	; 0x06
     e0e:	ec 81       	ldd	r30, Y+4	; 0x04
     e10:	fd 81       	ldd	r31, Y+5	; 0x05
     e12:	00 82       	st	Z, r0
     e14:	8c 81       	ldd	r24, Y+4	; 0x04
     e16:	9d 81       	ldd	r25, Y+5	; 0x05
     e18:	01 96       	adiw	r24, 0x01	; 1
     e1a:	9d 83       	std	Y+5, r25	; 0x05
     e1c:	8c 83       	std	Y+4, r24	; 0x04
     e1e:	98 85       	ldd	r25, Y+8	; 0x08
     e20:	91 50       	subi	r25, 0x01	; 1
     e22:	98 87       	std	Y+8, r25	; 0x08
     e24:	e8 85       	ldd	r30, Y+8	; 0x08
     e26:	ee 23       	and	r30, r30
     e28:	51 f7       	brne	.-44     	; 0xdfe <EEPROM_init+0x28>

	/* Initialize TWI configuration */
	TWI_init(&configuration);
     e2a:	ce 01       	movw	r24, r28
     e2c:	01 96       	adiw	r24, 0x01	; 1
     e2e:	0e 94 de 08 	call	0x11bc	; 0x11bc <TWI_init>
}
     e32:	28 96       	adiw	r28, 0x08	; 8
     e34:	0f b6       	in	r0, 0x3f	; 63
     e36:	f8 94       	cli
     e38:	de bf       	out	0x3e, r29	; 62
     e3a:	0f be       	out	0x3f, r0	; 63
     e3c:	cd bf       	out	0x3d, r28	; 61
     e3e:	cf 91       	pop	r28
     e40:	df 91       	pop	r29
     e42:	08 95       	ret

00000e44 <EEPROM_writeByte>:
 * 		[IN] unsigned char a_data
 * 					: data to right in memory
 *
 * [Returns]		: Operation success/failure
 *******************************************************************************/
uint8 EEPROM_writeByte(uint16 a_address, uint8 a_data){
     e44:	df 93       	push	r29
     e46:	cf 93       	push	r28
     e48:	cd b7       	in	r28, 0x3d	; 61
     e4a:	de b7       	in	r29, 0x3e	; 62
     e4c:	62 97       	sbiw	r28, 0x12	; 18
     e4e:	0f b6       	in	r0, 0x3f	; 63
     e50:	f8 94       	cli
     e52:	de bf       	out	0x3e, r29	; 62
     e54:	0f be       	out	0x3f, r0	; 63
     e56:	cd bf       	out	0x3d, r28	; 61
     e58:	98 8b       	std	Y+16, r25	; 0x10
     e5a:	8f 87       	std	Y+15, r24	; 0x0f
     e5c:	69 8b       	std	Y+17, r22	; 0x11
     e5e:	80 e0       	ldi	r24, 0x00	; 0
     e60:	90 e0       	ldi	r25, 0x00	; 0
     e62:	a0 e2       	ldi	r26, 0x20	; 32
     e64:	b1 e4       	ldi	r27, 0x41	; 65
     e66:	8b 87       	std	Y+11, r24	; 0x0b
     e68:	9c 87       	std	Y+12, r25	; 0x0c
     e6a:	ad 87       	std	Y+13, r26	; 0x0d
     e6c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e6e:	6b 85       	ldd	r22, Y+11	; 0x0b
     e70:	7c 85       	ldd	r23, Y+12	; 0x0c
     e72:	8d 85       	ldd	r24, Y+13	; 0x0d
     e74:	9e 85       	ldd	r25, Y+14	; 0x0e
     e76:	20 e0       	ldi	r18, 0x00	; 0
     e78:	30 e0       	ldi	r19, 0x00	; 0
     e7a:	4a ef       	ldi	r20, 0xFA	; 250
     e7c:	54 e4       	ldi	r21, 0x44	; 68
     e7e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e82:	dc 01       	movw	r26, r24
     e84:	cb 01       	movw	r24, r22
     e86:	8f 83       	std	Y+7, r24	; 0x07
     e88:	98 87       	std	Y+8, r25	; 0x08
     e8a:	a9 87       	std	Y+9, r26	; 0x09
     e8c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     e8e:	6f 81       	ldd	r22, Y+7	; 0x07
     e90:	78 85       	ldd	r23, Y+8	; 0x08
     e92:	89 85       	ldd	r24, Y+9	; 0x09
     e94:	9a 85       	ldd	r25, Y+10	; 0x0a
     e96:	20 e0       	ldi	r18, 0x00	; 0
     e98:	30 e0       	ldi	r19, 0x00	; 0
     e9a:	40 e8       	ldi	r20, 0x80	; 128
     e9c:	5f e3       	ldi	r21, 0x3F	; 63
     e9e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     ea2:	88 23       	and	r24, r24
     ea4:	2c f4       	brge	.+10     	; 0xeb0 <EEPROM_writeByte+0x6c>
		__ticks = 1;
     ea6:	81 e0       	ldi	r24, 0x01	; 1
     ea8:	90 e0       	ldi	r25, 0x00	; 0
     eaa:	9e 83       	std	Y+6, r25	; 0x06
     eac:	8d 83       	std	Y+5, r24	; 0x05
     eae:	3f c0       	rjmp	.+126    	; 0xf2e <EEPROM_writeByte+0xea>
	else if (__tmp > 65535)
     eb0:	6f 81       	ldd	r22, Y+7	; 0x07
     eb2:	78 85       	ldd	r23, Y+8	; 0x08
     eb4:	89 85       	ldd	r24, Y+9	; 0x09
     eb6:	9a 85       	ldd	r25, Y+10	; 0x0a
     eb8:	20 e0       	ldi	r18, 0x00	; 0
     eba:	3f ef       	ldi	r19, 0xFF	; 255
     ebc:	4f e7       	ldi	r20, 0x7F	; 127
     ebe:	57 e4       	ldi	r21, 0x47	; 71
     ec0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     ec4:	18 16       	cp	r1, r24
     ec6:	4c f5       	brge	.+82     	; 0xf1a <EEPROM_writeByte+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     ec8:	6b 85       	ldd	r22, Y+11	; 0x0b
     eca:	7c 85       	ldd	r23, Y+12	; 0x0c
     ecc:	8d 85       	ldd	r24, Y+13	; 0x0d
     ece:	9e 85       	ldd	r25, Y+14	; 0x0e
     ed0:	20 e0       	ldi	r18, 0x00	; 0
     ed2:	30 e0       	ldi	r19, 0x00	; 0
     ed4:	40 e2       	ldi	r20, 0x20	; 32
     ed6:	51 e4       	ldi	r21, 0x41	; 65
     ed8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     edc:	dc 01       	movw	r26, r24
     ede:	cb 01       	movw	r24, r22
     ee0:	bc 01       	movw	r22, r24
     ee2:	cd 01       	movw	r24, r26
     ee4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ee8:	dc 01       	movw	r26, r24
     eea:	cb 01       	movw	r24, r22
     eec:	9e 83       	std	Y+6, r25	; 0x06
     eee:	8d 83       	std	Y+5, r24	; 0x05
     ef0:	0f c0       	rjmp	.+30     	; 0xf10 <EEPROM_writeByte+0xcc>
     ef2:	88 ec       	ldi	r24, 0xC8	; 200
     ef4:	90 e0       	ldi	r25, 0x00	; 0
     ef6:	9c 83       	std	Y+4, r25	; 0x04
     ef8:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     efa:	8b 81       	ldd	r24, Y+3	; 0x03
     efc:	9c 81       	ldd	r25, Y+4	; 0x04
     efe:	01 97       	sbiw	r24, 0x01	; 1
     f00:	f1 f7       	brne	.-4      	; 0xefe <EEPROM_writeByte+0xba>
     f02:	9c 83       	std	Y+4, r25	; 0x04
     f04:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f06:	8d 81       	ldd	r24, Y+5	; 0x05
     f08:	9e 81       	ldd	r25, Y+6	; 0x06
     f0a:	01 97       	sbiw	r24, 0x01	; 1
     f0c:	9e 83       	std	Y+6, r25	; 0x06
     f0e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f10:	8d 81       	ldd	r24, Y+5	; 0x05
     f12:	9e 81       	ldd	r25, Y+6	; 0x06
     f14:	00 97       	sbiw	r24, 0x00	; 0
     f16:	69 f7       	brne	.-38     	; 0xef2 <EEPROM_writeByte+0xae>
     f18:	14 c0       	rjmp	.+40     	; 0xf42 <EEPROM_writeByte+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f1a:	6f 81       	ldd	r22, Y+7	; 0x07
     f1c:	78 85       	ldd	r23, Y+8	; 0x08
     f1e:	89 85       	ldd	r24, Y+9	; 0x09
     f20:	9a 85       	ldd	r25, Y+10	; 0x0a
     f22:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f26:	dc 01       	movw	r26, r24
     f28:	cb 01       	movw	r24, r22
     f2a:	9e 83       	std	Y+6, r25	; 0x06
     f2c:	8d 83       	std	Y+5, r24	; 0x05
     f2e:	8d 81       	ldd	r24, Y+5	; 0x05
     f30:	9e 81       	ldd	r25, Y+6	; 0x06
     f32:	9a 83       	std	Y+2, r25	; 0x02
     f34:	89 83       	std	Y+1, r24	; 0x01
     f36:	89 81       	ldd	r24, Y+1	; 0x01
     f38:	9a 81       	ldd	r25, Y+2	; 0x02
     f3a:	01 97       	sbiw	r24, 0x01	; 1
     f3c:	f1 f7       	brne	.-4      	; 0xf3a <EEPROM_writeByte+0xf6>
     f3e:	9a 83       	std	Y+2, r25	; 0x02
     f40:	89 83       	std	Y+1, r24	; 0x01

	/* Delay between stop and start conditions */
	_delay_ms(10);

	/* Initiate TWI connection by sending start condition */
	TWI_start();
     f42:	0e 94 01 09 	call	0x1202	; 0x1202 <TWI_start>

	/* Check status of status register to assert correct status */
	if (TWI_getStatus() != TWI_START)
     f46:	0e 94 59 09 	call	0x12b2	; 0x12b2 <TWI_getStatus>
     f4a:	88 30       	cpi	r24, 0x08	; 8
     f4c:	11 f0       	breq	.+4      	; 0xf52 <EEPROM_writeByte+0x10e>
		return ERROR;
     f4e:	1a 8a       	std	Y+18, r1	; 0x12
     f50:	28 c0       	rjmp	.+80     	; 0xfa2 <EEPROM_writeByte+0x15e>

	/* Send slave address and 3 MSBs of memory address with write bit set */
	TWI_write((uint8)(0xA0 | ((a_address & 0x0700) >> 7)));
     f52:	8f 85       	ldd	r24, Y+15	; 0x0f
     f54:	98 89       	ldd	r25, Y+16	; 0x10
     f56:	80 70       	andi	r24, 0x00	; 0
     f58:	97 70       	andi	r25, 0x07	; 7
     f5a:	88 0f       	add	r24, r24
     f5c:	89 2f       	mov	r24, r25
     f5e:	88 1f       	adc	r24, r24
     f60:	99 0b       	sbc	r25, r25
     f62:	91 95       	neg	r25
     f64:	80 6a       	ori	r24, 0xA0	; 160
     f66:	0e 94 1c 09 	call	0x1238	; 0x1238 <TWI_write>
	/* Check status of status register to assert correct status */
	if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
     f6a:	0e 94 59 09 	call	0x12b2	; 0x12b2 <TWI_getStatus>
     f6e:	88 31       	cpi	r24, 0x18	; 24
     f70:	11 f0       	breq	.+4      	; 0xf76 <EEPROM_writeByte+0x132>
		return ERROR;
     f72:	1a 8a       	std	Y+18, r1	; 0x12
     f74:	16 c0       	rjmp	.+44     	; 0xfa2 <EEPROM_writeByte+0x15e>

	/* Send 8 LSBs of memory address */
	TWI_write((uint8)a_address);
     f76:	8f 85       	ldd	r24, Y+15	; 0x0f
     f78:	0e 94 1c 09 	call	0x1238	; 0x1238 <TWI_write>
	/* Check status of status register to assert correct status */
	if (TWI_getStatus() != TWI_MT_DATA_ACK)
     f7c:	0e 94 59 09 	call	0x12b2	; 0x12b2 <TWI_getStatus>
     f80:	88 32       	cpi	r24, 0x28	; 40
     f82:	11 f0       	breq	.+4      	; 0xf88 <EEPROM_writeByte+0x144>
		return ERROR;
     f84:	1a 8a       	std	Y+18, r1	; 0x12
     f86:	0d c0       	rjmp	.+26     	; 0xfa2 <EEPROM_writeByte+0x15e>

	/* Write data to accessed memory address */
	TWI_write(a_data);
     f88:	89 89       	ldd	r24, Y+17	; 0x11
     f8a:	0e 94 1c 09 	call	0x1238	; 0x1238 <TWI_write>
	/* Check status of status register to assert correct status */
	if (TWI_getStatus() != TWI_MT_DATA_ACK)
     f8e:	0e 94 59 09 	call	0x12b2	; 0x12b2 <TWI_getStatus>
     f92:	88 32       	cpi	r24, 0x28	; 40
     f94:	11 f0       	breq	.+4      	; 0xf9a <EEPROM_writeByte+0x156>
		return ERROR;
     f96:	1a 8a       	std	Y+18, r1	; 0x12
     f98:	04 c0       	rjmp	.+8      	; 0xfa2 <EEPROM_writeByte+0x15e>

	/* Terminate TWI connection by sending stop condition */
	TWI_stop();
     f9a:	0e 94 11 09 	call	0x1222	; 0x1222 <TWI_stop>
	/* Return Success condition */
	return SUCCESS;
     f9e:	81 e0       	ldi	r24, 0x01	; 1
     fa0:	8a 8b       	std	Y+18, r24	; 0x12
     fa2:	8a 89       	ldd	r24, Y+18	; 0x12
}
     fa4:	62 96       	adiw	r28, 0x12	; 18
     fa6:	0f b6       	in	r0, 0x3f	; 63
     fa8:	f8 94       	cli
     faa:	de bf       	out	0x3e, r29	; 62
     fac:	0f be       	out	0x3f, r0	; 63
     fae:	cd bf       	out	0x3d, r28	; 61
     fb0:	cf 91       	pop	r28
     fb2:	df 91       	pop	r29
     fb4:	08 95       	ret

00000fb6 <EEPROM_readByte>:
 * 		[IN] unsigned char * a_data_Ptr
 * 					: variable to read data into
 *
 * [Returns]		: Operation success/failure
 *******************************************************************************/
uint8 EEPROM_readByte(uint16 a_address, uint8 *a_data_Ptr){
     fb6:	df 93       	push	r29
     fb8:	cf 93       	push	r28
     fba:	00 d0       	rcall	.+0      	; 0xfbc <EEPROM_readByte+0x6>
     fbc:	00 d0       	rcall	.+0      	; 0xfbe <EEPROM_readByte+0x8>
     fbe:	0f 92       	push	r0
     fc0:	cd b7       	in	r28, 0x3d	; 61
     fc2:	de b7       	in	r29, 0x3e	; 62
     fc4:	9a 83       	std	Y+2, r25	; 0x02
     fc6:	89 83       	std	Y+1, r24	; 0x01
     fc8:	7c 83       	std	Y+4, r23	; 0x04
     fca:	6b 83       	std	Y+3, r22	; 0x03

	/* Initiate TWI connection by sending start condition */
	TWI_start();
     fcc:	0e 94 01 09 	call	0x1202	; 0x1202 <TWI_start>
	/* Check status of status register to assert correct status */
	if (TWI_getStatus() != TWI_START)
     fd0:	0e 94 59 09 	call	0x12b2	; 0x12b2 <TWI_getStatus>
     fd4:	88 30       	cpi	r24, 0x08	; 8
     fd6:	11 f0       	breq	.+4      	; 0xfdc <EEPROM_readByte+0x26>
		return ERROR;
     fd8:	1d 82       	std	Y+5, r1	; 0x05
     fda:	44 c0       	rjmp	.+136    	; 0x1064 <EEPROM_readByte+0xae>

	/* Send slave address and 3 MSBs of memory address with write bit set */
	TWI_write((uint8)(0xA0 | ((a_address & 0x0700) >> 7)));
     fdc:	89 81       	ldd	r24, Y+1	; 0x01
     fde:	9a 81       	ldd	r25, Y+2	; 0x02
     fe0:	80 70       	andi	r24, 0x00	; 0
     fe2:	97 70       	andi	r25, 0x07	; 7
     fe4:	88 0f       	add	r24, r24
     fe6:	89 2f       	mov	r24, r25
     fe8:	88 1f       	adc	r24, r24
     fea:	99 0b       	sbc	r25, r25
     fec:	91 95       	neg	r25
     fee:	80 6a       	ori	r24, 0xA0	; 160
     ff0:	0e 94 1c 09 	call	0x1238	; 0x1238 <TWI_write>
	/* Check status of status register to assert correct status */
	if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
     ff4:	0e 94 59 09 	call	0x12b2	; 0x12b2 <TWI_getStatus>
     ff8:	88 31       	cpi	r24, 0x18	; 24
     ffa:	11 f0       	breq	.+4      	; 0x1000 <EEPROM_readByte+0x4a>
		return ERROR;
     ffc:	1d 82       	std	Y+5, r1	; 0x05
     ffe:	32 c0       	rjmp	.+100    	; 0x1064 <EEPROM_readByte+0xae>

	/* Send 8 LSBs of memory address */
	TWI_write((uint8)a_address);
    1000:	89 81       	ldd	r24, Y+1	; 0x01
    1002:	0e 94 1c 09 	call	0x1238	; 0x1238 <TWI_write>
	/* Check status of status register to assert correct status */
	if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1006:	0e 94 59 09 	call	0x12b2	; 0x12b2 <TWI_getStatus>
    100a:	88 32       	cpi	r24, 0x28	; 40
    100c:	11 f0       	breq	.+4      	; 0x1012 <EEPROM_readByte+0x5c>
		return ERROR;
    100e:	1d 82       	std	Y+5, r1	; 0x05
    1010:	29 c0       	rjmp	.+82     	; 0x1064 <EEPROM_readByte+0xae>

	/* Send repeated start condition to hold master and change action */
	TWI_start();
    1012:	0e 94 01 09 	call	0x1202	; 0x1202 <TWI_start>
	/* Check status of status register to assert correct status */
	if (TWI_getStatus() != TWI_REP_START)
    1016:	0e 94 59 09 	call	0x12b2	; 0x12b2 <TWI_getStatus>
    101a:	80 31       	cpi	r24, 0x10	; 16
    101c:	11 f0       	breq	.+4      	; 0x1022 <EEPROM_readByte+0x6c>
		return ERROR;
    101e:	1d 82       	std	Y+5, r1	; 0x05
    1020:	21 c0       	rjmp	.+66     	; 0x1064 <EEPROM_readByte+0xae>

	/* Send slave address and 3 MSBs of memory address with read bit set */
	TWI_write((uint8)(0xA1 | ((a_address & 0x0700) >> 7)));
    1022:	89 81       	ldd	r24, Y+1	; 0x01
    1024:	9a 81       	ldd	r25, Y+2	; 0x02
    1026:	80 70       	andi	r24, 0x00	; 0
    1028:	97 70       	andi	r25, 0x07	; 7
    102a:	88 0f       	add	r24, r24
    102c:	89 2f       	mov	r24, r25
    102e:	88 1f       	adc	r24, r24
    1030:	99 0b       	sbc	r25, r25
    1032:	91 95       	neg	r25
    1034:	81 6a       	ori	r24, 0xA1	; 161
    1036:	0e 94 1c 09 	call	0x1238	; 0x1238 <TWI_write>
	/* Check status of status register to assert correct status */
	if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    103a:	0e 94 59 09 	call	0x12b2	; 0x12b2 <TWI_getStatus>
    103e:	80 34       	cpi	r24, 0x40	; 64
    1040:	11 f0       	breq	.+4      	; 0x1046 <EEPROM_readByte+0x90>
		return ERROR;
    1042:	1d 82       	std	Y+5, r1	; 0x05
    1044:	0f c0       	rjmp	.+30     	; 0x1064 <EEPROM_readByte+0xae>

	/* Read data from accessed memory address */
	*a_data_Ptr = TWI_readWithNACK();
    1046:	0e 94 46 09 	call	0x128c	; 0x128c <TWI_readWithNACK>
    104a:	eb 81       	ldd	r30, Y+3	; 0x03
    104c:	fc 81       	ldd	r31, Y+4	; 0x04
    104e:	80 83       	st	Z, r24
	/* Check status of status register to assert correct status */
	if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1050:	0e 94 59 09 	call	0x12b2	; 0x12b2 <TWI_getStatus>
    1054:	88 35       	cpi	r24, 0x58	; 88
    1056:	11 f0       	breq	.+4      	; 0x105c <EEPROM_readByte+0xa6>
		return ERROR;
    1058:	1d 82       	std	Y+5, r1	; 0x05
    105a:	04 c0       	rjmp	.+8      	; 0x1064 <EEPROM_readByte+0xae>

	/* Terminate TWI connection by sending stop condition */
	TWI_stop();
    105c:	0e 94 11 09 	call	0x1222	; 0x1222 <TWI_stop>
	/* Return Success condition */
	return SUCCESS;
    1060:	81 e0       	ldi	r24, 0x01	; 1
    1062:	8d 83       	std	Y+5, r24	; 0x05
    1064:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1066:	0f 90       	pop	r0
    1068:	0f 90       	pop	r0
    106a:	0f 90       	pop	r0
    106c:	0f 90       	pop	r0
    106e:	0f 90       	pop	r0
    1070:	cf 91       	pop	r28
    1072:	df 91       	pop	r29
    1074:	08 95       	ret

00001076 <EEPROM_writeString>:
 * 		[IN] const unsigned char * a_string_Ptr
 * 					: String to write in memory
 *
 * [Returns]		: Operation success/failure
 *******************************************************************************/
uint8 EEPROM_writeString(uint16 a_address, const uint8 *a_string_Ptr){
    1076:	0f 93       	push	r16
    1078:	1f 93       	push	r17
    107a:	df 93       	push	r29
    107c:	cf 93       	push	r28
    107e:	cd b7       	in	r28, 0x3d	; 61
    1080:	de b7       	in	r29, 0x3e	; 62
    1082:	27 97       	sbiw	r28, 0x07	; 7
    1084:	0f b6       	in	r0, 0x3f	; 63
    1086:	f8 94       	cli
    1088:	de bf       	out	0x3e, r29	; 62
    108a:	0f be       	out	0x3f, r0	; 63
    108c:	cd bf       	out	0x3d, r28	; 61
    108e:	9c 83       	std	Y+4, r25	; 0x04
    1090:	8b 83       	std	Y+3, r24	; 0x03
    1092:	7e 83       	std	Y+6, r23	; 0x06
    1094:	6d 83       	std	Y+5, r22	; 0x05
	for (int i = 0; i < strlen(a_string_Ptr); i++)				/* Loop through password characters */
    1096:	1a 82       	std	Y+2, r1	; 0x02
    1098:	19 82       	std	Y+1, r1	; 0x01
    109a:	1c c0       	rjmp	.+56     	; 0x10d4 <EEPROM_writeString+0x5e>
		if(!EEPROM_writeByte(a_address+i,  a_string_Ptr[i]))	/* Write character to memory */
    109c:	29 81       	ldd	r18, Y+1	; 0x01
    109e:	3a 81       	ldd	r19, Y+2	; 0x02
    10a0:	8b 81       	ldd	r24, Y+3	; 0x03
    10a2:	9c 81       	ldd	r25, Y+4	; 0x04
    10a4:	a9 01       	movw	r20, r18
    10a6:	48 0f       	add	r20, r24
    10a8:	59 1f       	adc	r21, r25
    10aa:	29 81       	ldd	r18, Y+1	; 0x01
    10ac:	3a 81       	ldd	r19, Y+2	; 0x02
    10ae:	8d 81       	ldd	r24, Y+5	; 0x05
    10b0:	9e 81       	ldd	r25, Y+6	; 0x06
    10b2:	fc 01       	movw	r30, r24
    10b4:	e2 0f       	add	r30, r18
    10b6:	f3 1f       	adc	r31, r19
    10b8:	20 81       	ld	r18, Z
    10ba:	ca 01       	movw	r24, r20
    10bc:	62 2f       	mov	r22, r18
    10be:	0e 94 22 07 	call	0xe44	; 0xe44 <EEPROM_writeByte>
    10c2:	88 23       	and	r24, r24
    10c4:	11 f4       	brne	.+4      	; 0x10ca <EEPROM_writeString+0x54>
			return ERROR;										/* Return Error condition */
    10c6:	1f 82       	std	Y+7, r1	; 0x07
    10c8:	10 c0       	rjmp	.+32     	; 0x10ea <EEPROM_writeString+0x74>
 * 					: String to write in memory
 *
 * [Returns]		: Operation success/failure
 *******************************************************************************/
uint8 EEPROM_writeString(uint16 a_address, const uint8 *a_string_Ptr){
	for (int i = 0; i < strlen(a_string_Ptr); i++)				/* Loop through password characters */
    10ca:	89 81       	ldd	r24, Y+1	; 0x01
    10cc:	9a 81       	ldd	r25, Y+2	; 0x02
    10ce:	01 96       	adiw	r24, 0x01	; 1
    10d0:	9a 83       	std	Y+2, r25	; 0x02
    10d2:	89 83       	std	Y+1, r24	; 0x01
    10d4:	09 81       	ldd	r16, Y+1	; 0x01
    10d6:	1a 81       	ldd	r17, Y+2	; 0x02
    10d8:	8d 81       	ldd	r24, Y+5	; 0x05
    10da:	9e 81       	ldd	r25, Y+6	; 0x06
    10dc:	0e 94 b5 0b 	call	0x176a	; 0x176a <strlen>
    10e0:	08 17       	cp	r16, r24
    10e2:	19 07       	cpc	r17, r25
    10e4:	d8 f2       	brcs	.-74     	; 0x109c <EEPROM_writeString+0x26>
		if(!EEPROM_writeByte(a_address+i,  a_string_Ptr[i]))	/* Write character to memory */
			return ERROR;										/* Return Error condition */
	return SUCCESS;												/* Return Success condition */
    10e6:	81 e0       	ldi	r24, 0x01	; 1
    10e8:	8f 83       	std	Y+7, r24	; 0x07
    10ea:	8f 81       	ldd	r24, Y+7	; 0x07
}
    10ec:	27 96       	adiw	r28, 0x07	; 7
    10ee:	0f b6       	in	r0, 0x3f	; 63
    10f0:	f8 94       	cli
    10f2:	de bf       	out	0x3e, r29	; 62
    10f4:	0f be       	out	0x3f, r0	; 63
    10f6:	cd bf       	out	0x3d, r28	; 61
    10f8:	cf 91       	pop	r28
    10fa:	df 91       	pop	r29
    10fc:	1f 91       	pop	r17
    10fe:	0f 91       	pop	r16
    1100:	08 95       	ret

00001102 <EXTERNALPERIPHERALS_init>:
 * [Function Name]	: EXTERNALPERIPHERALS_init
 * [Description]	: Initiate all external peripherals and their registers
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void EXTERNALPERIPHERALS_init(void){
    1102:	df 93       	push	r29
    1104:	cf 93       	push	r28
    1106:	cd b7       	in	r28, 0x3d	; 61
    1108:	de b7       	in	r29, 0x3e	; 62
	/* Set motor PORT pins as output pins */
	MOTOR_PORT_DIR = MOTOR_PORT_DIR | (HIGH << PC3) | (HIGH << PC4);
    110a:	a4 e3       	ldi	r26, 0x34	; 52
    110c:	b0 e0       	ldi	r27, 0x00	; 0
    110e:	e4 e3       	ldi	r30, 0x34	; 52
    1110:	f0 e0       	ldi	r31, 0x00	; 0
    1112:	80 81       	ld	r24, Z
    1114:	88 61       	ori	r24, 0x18	; 24
    1116:	8c 93       	st	X, r24

	/* Set buzzer PORT pin as output pin */
	BUZZER_PORT_DIR |= (HIGH << PC6);
    1118:	a4 e3       	ldi	r26, 0x34	; 52
    111a:	b0 e0       	ldi	r27, 0x00	; 0
    111c:	e4 e3       	ldi	r30, 0x34	; 52
    111e:	f0 e0       	ldi	r31, 0x00	; 0
    1120:	80 81       	ld	r24, Z
    1122:	80 64       	ori	r24, 0x40	; 64
    1124:	8c 93       	st	X, r24
}
    1126:	cf 91       	pop	r28
    1128:	df 91       	pop	r29
    112a:	08 95       	ret

0000112c <EXTERNALPERIPHERALS_openDoor>:
 * [Function Name]	: EXTERNALPERIPHERALS_openDoor
 * [Description]	: Unlocks door
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void EXTERNALPERIPHERALS_openDoor(void){
    112c:	df 93       	push	r29
    112e:	cf 93       	push	r28
    1130:	cd b7       	in	r28, 0x3d	; 61
    1132:	de b7       	in	r29, 0x3e	; 62
	/* Start motor CW to open door */
	MOTOR_PORT_OUT = (MOTOR_PORT_OUT & 0xE7) | (MOTOR_START_CW << PC3);
    1134:	a5 e3       	ldi	r26, 0x35	; 53
    1136:	b0 e0       	ldi	r27, 0x00	; 0
    1138:	e5 e3       	ldi	r30, 0x35	; 53
    113a:	f0 e0       	ldi	r31, 0x00	; 0
    113c:	80 81       	ld	r24, Z
    113e:	87 7e       	andi	r24, 0xE7	; 231
    1140:	88 60       	ori	r24, 0x08	; 8
    1142:	8c 93       	st	X, r24
}
    1144:	cf 91       	pop	r28
    1146:	df 91       	pop	r29
    1148:	08 95       	ret

0000114a <EXTERNALPERIPHERALS_holdDoor>:
 * [Function Name]	: EXTERNALPERIPHERALS_holdDoor
 * [Description]	: Holds door unlocked
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void EXTERNALPERIPHERALS_holdDoor(void){
    114a:	df 93       	push	r29
    114c:	cf 93       	push	r28
    114e:	cd b7       	in	r28, 0x3d	; 61
    1150:	de b7       	in	r29, 0x3e	; 62
	/* Stop motor to hold door */
	MOTOR_PORT_OUT = (MOTOR_PORT_OUT & 0xE7) | (MOTOR_STOP << PC3);
    1152:	a5 e3       	ldi	r26, 0x35	; 53
    1154:	b0 e0       	ldi	r27, 0x00	; 0
    1156:	e5 e3       	ldi	r30, 0x35	; 53
    1158:	f0 e0       	ldi	r31, 0x00	; 0
    115a:	80 81       	ld	r24, Z
    115c:	87 7e       	andi	r24, 0xE7	; 231
    115e:	8c 93       	st	X, r24
}
    1160:	cf 91       	pop	r28
    1162:	df 91       	pop	r29
    1164:	08 95       	ret

00001166 <EXTERNALPERIPHERALS_closeDoor>:
 * [Function Name]	: EXTERNALPERIPHERALS_closeDoor
 * [Description]	: Locks door
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void EXTERNALPERIPHERALS_closeDoor(void){
    1166:	df 93       	push	r29
    1168:	cf 93       	push	r28
    116a:	cd b7       	in	r28, 0x3d	; 61
    116c:	de b7       	in	r29, 0x3e	; 62
	/* Start motor CCW to close door */
	MOTOR_PORT_OUT = (MOTOR_PORT_OUT & 0xE7) | (MOTOR_START_CCW << PC3);
    116e:	a5 e3       	ldi	r26, 0x35	; 53
    1170:	b0 e0       	ldi	r27, 0x00	; 0
    1172:	e5 e3       	ldi	r30, 0x35	; 53
    1174:	f0 e0       	ldi	r31, 0x00	; 0
    1176:	80 81       	ld	r24, Z
    1178:	87 7e       	andi	r24, 0xE7	; 231
    117a:	80 61       	ori	r24, 0x10	; 16
    117c:	8c 93       	st	X, r24
}
    117e:	cf 91       	pop	r28
    1180:	df 91       	pop	r29
    1182:	08 95       	ret

00001184 <EXTERNALPERIPHERALS_startAlarm>:
 * [Function Name]	: EXTERNALPERIPHERALS_startAlarm
 * [Description]	: Starts Alarm from buzzer
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void EXTERNALPERIPHERALS_startAlarm(void){
    1184:	df 93       	push	r29
    1186:	cf 93       	push	r28
    1188:	cd b7       	in	r28, 0x3d	; 61
    118a:	de b7       	in	r29, 0x3e	; 62
	/* Start alarm to sound error */
	BUZZER_PORT_OUT = (BUZZER_PORT_OUT & 0xBF) | (BUZZER_ON << PC6);
    118c:	a5 e3       	ldi	r26, 0x35	; 53
    118e:	b0 e0       	ldi	r27, 0x00	; 0
    1190:	e5 e3       	ldi	r30, 0x35	; 53
    1192:	f0 e0       	ldi	r31, 0x00	; 0
    1194:	80 81       	ld	r24, Z
    1196:	80 64       	ori	r24, 0x40	; 64
    1198:	8c 93       	st	X, r24
}
    119a:	cf 91       	pop	r28
    119c:	df 91       	pop	r29
    119e:	08 95       	ret

000011a0 <EXTERNALPERIPHERALS_stopAlarm>:
 * [Function Name]	: EXTERNALPERIPHERALS_stopAlarm
 * [Description]	: Stops Alarm from buzzer
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void EXTERNALPERIPHERALS_stopAlarm(void){
    11a0:	df 93       	push	r29
    11a2:	cf 93       	push	r28
    11a4:	cd b7       	in	r28, 0x3d	; 61
    11a6:	de b7       	in	r29, 0x3e	; 62
	/* Stop alarm to end error */
	BUZZER_PORT_OUT = (BUZZER_PORT_OUT & 0xBF) | (BUZZER_OFF << PC6);
    11a8:	a5 e3       	ldi	r26, 0x35	; 53
    11aa:	b0 e0       	ldi	r27, 0x00	; 0
    11ac:	e5 e3       	ldi	r30, 0x35	; 53
    11ae:	f0 e0       	ldi	r31, 0x00	; 0
    11b0:	80 81       	ld	r24, Z
    11b2:	8f 7b       	andi	r24, 0xBF	; 191
    11b4:	8c 93       	st	X, r24
}
    11b6:	cf 91       	pop	r28
    11b8:	df 91       	pop	r29
    11ba:	08 95       	ret

000011bc <TWI_init>:
 * 		[IN] const TWI_ConfigType * a_s_configuration_Ptr
 * 					: Pointer to structure containing TWI configuration
 *
 * [Returns]		: N/A
 *******************************************************************************/
void TWI_init(const TWI_ConfigType * a_s_configuration_Ptr){
    11bc:	df 93       	push	r29
    11be:	cf 93       	push	r28
    11c0:	00 d0       	rcall	.+0      	; 0x11c2 <TWI_init+0x6>
    11c2:	cd b7       	in	r28, 0x3d	; 61
    11c4:	de b7       	in	r29, 0x3e	; 62
    11c6:	9a 83       	std	Y+2, r25	; 0x02
    11c8:	89 83       	std	Y+1, r24	; 0x01

	/*
	 * TWBR7:0: TWI Bit Rate Register	-> Selects the division factor for the bit rate generator from configuration provided
	 */
	TWBR = a_s_configuration_Ptr->divisionFactor;
    11ca:	a0 e2       	ldi	r26, 0x20	; 32
    11cc:	b0 e0       	ldi	r27, 0x00	; 0
    11ce:	e9 81       	ldd	r30, Y+1	; 0x01
    11d0:	fa 81       	ldd	r31, Y+2	; 0x02
    11d2:	80 81       	ld	r24, Z
    11d4:	8c 93       	st	X, r24
	/*
	 * TWS7:3:	TWI Status			-> (Read Only)
	 * BIT2: 	Reserved Bit		-> (Read Only)
	 * TWPS1:0: TWI Prescaler Bits	-> Used to control the bit rate prescaler from configuration provided
	 */
	TWSR = a_s_configuration_Ptr->prescalar;
    11d6:	a1 e2       	ldi	r26, 0x21	; 33
    11d8:	b0 e0       	ldi	r27, 0x00	; 0
    11da:	e9 81       	ldd	r30, Y+1	; 0x01
    11dc:	fa 81       	ldd	r31, Y+2	; 0x02
    11de:	82 81       	ldd	r24, Z+2	; 0x02
    11e0:	8c 93       	st	X, r24

	/*
	 * TWA6:0: 	TWI (Slave) Address Register				-> Slave address of this TWI unit from configuration provided
	 * TWGCE= 0	TWI General Call Recognition Enable Bit		-> Enables the recognition of a General call address (0x00)
	 */
	TWAR = a_s_configuration_Ptr->slaveAddress << TWA0;
    11e2:	a2 e2       	ldi	r26, 0x22	; 34
    11e4:	b0 e0       	ldi	r27, 0x00	; 0
    11e6:	e9 81       	ldd	r30, Y+1	; 0x01
    11e8:	fa 81       	ldd	r31, Y+2	; 0x02
    11ea:	81 81       	ldd	r24, Z+1	; 0x01
    11ec:	88 0f       	add	r24, r24
    11ee:	8c 93       	st	X, r24
	 * TWWC: 	TWI Write Collision Flag		-> (Read Only)
	 * TWEN= 1 	TWI Enable Bit					-> Enable TWI operation and activate TWI interface
	 * BIT1: 	Reserved Bit					-> (Read Only)
	 * TWIE= 0 	TWI Interrupt Enable			-> Working with polling
	 */
	TWCR = (HIGH << TWEN);
    11f0:	e6 e5       	ldi	r30, 0x56	; 86
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	84 e0       	ldi	r24, 0x04	; 4
    11f6:	80 83       	st	Z, r24
}
    11f8:	0f 90       	pop	r0
    11fa:	0f 90       	pop	r0
    11fc:	cf 91       	pop	r28
    11fe:	df 91       	pop	r29
    1200:	08 95       	ret

00001202 <TWI_start>:
 * [Function Name]	: TWI_start
 * [Description]	: Start new communication with another device
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void TWI_start(void){
    1202:	df 93       	push	r29
    1204:	cf 93       	push	r28
    1206:	cd b7       	in	r28, 0x3d	; 61
    1208:	de b7       	in	r29, 0x3e	; 62
	 * TWWC: 	TWI Write Collision Flag		-> (Read Only)
	 * TWEN= 1 	TWI Enable Bit					-> Enable TWI operation and activate TWI interface
	 * BIT1: 	Reserved Bit					-> (Read Only)
	 * TWIE= 0 	TWI Interrupt Enable			-> Working with polling
	 */
	TWCR = (HIGH << TWINT) | (HIGH << TWSTA) | (HIGH << TWEN);
    120a:	e6 e5       	ldi	r30, 0x56	; 86
    120c:	f0 e0       	ldi	r31, 0x00	; 0
    120e:	84 ea       	ldi	r24, 0xA4	; 164
    1210:	80 83       	st	Z, r24

	/* Poll waiting until TWINT is set indicating a finished job */
	while(BIT_IS_CLEAR(TWCR,TWINT));
    1212:	e6 e5       	ldi	r30, 0x56	; 86
    1214:	f0 e0       	ldi	r31, 0x00	; 0
    1216:	80 81       	ld	r24, Z
    1218:	88 23       	and	r24, r24
    121a:	dc f7       	brge	.-10     	; 0x1212 <TWI_start+0x10>
}
    121c:	cf 91       	pop	r28
    121e:	df 91       	pop	r29
    1220:	08 95       	ret

00001222 <TWI_stop>:
 * [Function Name]	: TWI_stop
 * [Description]	: Stop communication with another device
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void TWI_stop(void){
    1222:	df 93       	push	r29
    1224:	cf 93       	push	r28
    1226:	cd b7       	in	r28, 0x3d	; 61
    1228:	de b7       	in	r29, 0x3e	; 62
	 * TWWC: 	TWI Write Collision Flag		-> (Read Only)
	 * TWEN= 1 	TWI Enable Bit					-> Enable TWI operation and activate TWI interface
	 * BIT1: 	Reserved Bit					-> (Read Only)
	 * TWIE= 0 	TWI Interrupt Enable			-> Working with polling
	 */
	TWCR = (HIGH << TWINT) | (HIGH << TWSTO) | (HIGH << TWEN);
    122a:	e6 e5       	ldi	r30, 0x56	; 86
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	84 e9       	ldi	r24, 0x94	; 148
    1230:	80 83       	st	Z, r24
}
    1232:	cf 91       	pop	r28
    1234:	df 91       	pop	r29
    1236:	08 95       	ret

00001238 <TWI_write>:
 * 		[IN] unsigned char a_data
 * 					: Data to send to other device
 *
 * [Returns]		: N/A
 *******************************************************************************/
void TWI_write(uint8 a_data){
    1238:	df 93       	push	r29
    123a:	cf 93       	push	r28
    123c:	0f 92       	push	r0
    123e:	cd b7       	in	r28, 0x3d	; 61
    1240:	de b7       	in	r29, 0x3e	; 62
    1242:	89 83       	std	Y+1, r24	; 0x01

	/* Pass data to be sent to TWDR register */
	TWDR = a_data;
    1244:	e3 e2       	ldi	r30, 0x23	; 35
    1246:	f0 e0       	ldi	r31, 0x00	; 0
    1248:	89 81       	ldd	r24, Y+1	; 0x01
    124a:	80 83       	st	Z, r24
	 * TWWC: 	TWI Write Collision Flag		-> (Read Only)
	 * TWEN= 1 	TWI Enable Bit					-> Enable TWI operation and activate TWI interface
	 * BIT1: 	Reserved Bit					-> (Read Only)
	 * TWIE= 0 	TWI Interrupt Enable			-> Working with polling
	 */
	TWCR = (HIGH << TWINT) | (HIGH << TWEN);
    124c:	e6 e5       	ldi	r30, 0x56	; 86
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	84 e8       	ldi	r24, 0x84	; 132
    1252:	80 83       	st	Z, r24

	/* Poll waiting until TWINT is set indicating a finished job */
	while(BIT_IS_CLEAR(TWCR,TWINT));
    1254:	e6 e5       	ldi	r30, 0x56	; 86
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	80 81       	ld	r24, Z
    125a:	88 23       	and	r24, r24
    125c:	dc f7       	brge	.-10     	; 0x1254 <TWI_write+0x1c>

}
    125e:	0f 90       	pop	r0
    1260:	cf 91       	pop	r28
    1262:	df 91       	pop	r29
    1264:	08 95       	ret

00001266 <TWI_readWithACK>:
 * [Function Name]	: TWI_readWithACK
 * [Description]	: Read data from TWDR received from other device and send ACK
 * [Args]			: N/A
 * [Returns]		: Data received from other device in TWDR
 *******************************************************************************/
uint8 TWI_readWithACK(void){
    1266:	df 93       	push	r29
    1268:	cf 93       	push	r28
    126a:	cd b7       	in	r28, 0x3d	; 61
    126c:	de b7       	in	r29, 0x3e	; 62
	 * TWWC: 	TWI Write Collision Flag		-> (Read Only)
	 * TWEN= 1 	TWI Enable Bit					-> Enable TWI operation and activate TWI interface
	 * BIT1: 	Reserved Bit					-> (Read Only)
	 * TWIE= 0 	TWI Interrupt Enable			-> Working with polling
	 */
	TWCR = (HIGH << TWINT) | (HIGH << TWEA) | (HIGH << TWEN);
    126e:	e6 e5       	ldi	r30, 0x56	; 86
    1270:	f0 e0       	ldi	r31, 0x00	; 0
    1272:	84 ec       	ldi	r24, 0xC4	; 196
    1274:	80 83       	st	Z, r24

	/* Poll waiting until TWINT is set indicating a finished job */
	while(BIT_IS_CLEAR(TWCR,TWINT));
    1276:	e6 e5       	ldi	r30, 0x56	; 86
    1278:	f0 e0       	ldi	r31, 0x00	; 0
    127a:	80 81       	ld	r24, Z
    127c:	88 23       	and	r24, r24
    127e:	dc f7       	brge	.-10     	; 0x1276 <TWI_readWithACK+0x10>

	/* Return data received in TWDR */
	return TWDR;
    1280:	e3 e2       	ldi	r30, 0x23	; 35
    1282:	f0 e0       	ldi	r31, 0x00	; 0
    1284:	80 81       	ld	r24, Z
}
    1286:	cf 91       	pop	r28
    1288:	df 91       	pop	r29
    128a:	08 95       	ret

0000128c <TWI_readWithNACK>:
 * [Function Name]	: TWI_readWithNACK
 * [Description]	: Read data from TWDR received from other device and send NACK
 * [Args]			: N/A
 * [Returns]		: Data received from other device in TWDR
 *******************************************************************************/
uint8 TWI_readWithNACK(void){
    128c:	df 93       	push	r29
    128e:	cf 93       	push	r28
    1290:	cd b7       	in	r28, 0x3d	; 61
    1292:	de b7       	in	r29, 0x3e	; 62
	 * TWWC: 	TWI Write Collision Flag		-> (Read Only)
	 * TWEN= 1 	TWI Enable Bit					-> Enable TWI operation and activate TWI interface
	 * BIT1: 	Reserved Bit					-> (Read Only)
	 * TWIE= 0 	TWI Interrupt Enable			-> Working with polling
	 */
	TWCR = (HIGH << TWINT) | (HIGH << TWEN);
    1294:	e6 e5       	ldi	r30, 0x56	; 86
    1296:	f0 e0       	ldi	r31, 0x00	; 0
    1298:	84 e8       	ldi	r24, 0x84	; 132
    129a:	80 83       	st	Z, r24

	/* Poll waiting until TWINT is set indicating a finished job */
	while(BIT_IS_CLEAR(TWCR,TWINT));
    129c:	e6 e5       	ldi	r30, 0x56	; 86
    129e:	f0 e0       	ldi	r31, 0x00	; 0
    12a0:	80 81       	ld	r24, Z
    12a2:	88 23       	and	r24, r24
    12a4:	dc f7       	brge	.-10     	; 0x129c <TWI_readWithNACK+0x10>

	/* Return data received in TWDR */
	return TWDR;
    12a6:	e3 e2       	ldi	r30, 0x23	; 35
    12a8:	f0 e0       	ldi	r31, 0x00	; 0
    12aa:	80 81       	ld	r24, Z
}
    12ac:	cf 91       	pop	r28
    12ae:	df 91       	pop	r29
    12b0:	08 95       	ret

000012b2 <TWI_getStatus>:
 * [Function Name]	: TWI_getStatus
 * [Description]	: Get current device status
 * [Args]			: N/A
 * [Returns]		: Current bus status
 *******************************************************************************/
uint8 TWI_getStatus(void){
    12b2:	df 93       	push	r29
    12b4:	cf 93       	push	r28
    12b6:	cd b7       	in	r28, 0x3d	; 61
    12b8:	de b7       	in	r29, 0x3e	; 62

	/* Return current bus status */
	return (TWSR & 0xF8);
    12ba:	e1 e2       	ldi	r30, 0x21	; 33
    12bc:	f0 e0       	ldi	r31, 0x00	; 0
    12be:	80 81       	ld	r24, Z
    12c0:	88 7f       	andi	r24, 0xF8	; 248
}
    12c2:	cf 91       	pop	r28
    12c4:	df 91       	pop	r29
    12c6:	08 95       	ret

000012c8 <__vector_6>:
 * [ISR Name]		: TIMER1_COMPA_vect
 * [Description]	: ISR for time calculation using Timer 1
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
ISR(TIMER1_COMPA_vect){
    12c8:	1f 92       	push	r1
    12ca:	0f 92       	push	r0
    12cc:	0f b6       	in	r0, 0x3f	; 63
    12ce:	0f 92       	push	r0
    12d0:	11 24       	eor	r1, r1
    12d2:	8f 93       	push	r24
    12d4:	df 93       	push	r29
    12d6:	cf 93       	push	r28
    12d8:	cd b7       	in	r28, 0x3d	; 61
    12da:	de b7       	in	r29, 0x3e	; 62
	g_timePassed++;		/* Increment number of seconds passed */
    12dc:	80 91 73 00 	lds	r24, 0x0073
    12e0:	8f 5f       	subi	r24, 0xFF	; 255
    12e2:	80 93 73 00 	sts	0x0073, r24
}
    12e6:	cf 91       	pop	r28
    12e8:	df 91       	pop	r29
    12ea:	8f 91       	pop	r24
    12ec:	0f 90       	pop	r0
    12ee:	0f be       	out	0x3f, r0	; 63
    12f0:	0f 90       	pop	r0
    12f2:	1f 90       	pop	r1
    12f4:	18 95       	reti

000012f6 <TIMER1_init>:
 * 		[IN] const TIMERS_ConfigType * a_s_configuration_Ptr
 * 					: Pointer to structure containing timer configuration
 *
 * [Returns]		: N/A
 *******************************************************************************/
void TIMER1_init(const TIMERS_ConfigType * a_s_configuration_Ptr){
    12f6:	ff 92       	push	r15
    12f8:	0f 93       	push	r16
    12fa:	1f 93       	push	r17
    12fc:	df 93       	push	r29
    12fe:	cf 93       	push	r28
    1300:	00 d0       	rcall	.+0      	; 0x1302 <TIMER1_init+0xc>
    1302:	cd b7       	in	r28, 0x3d	; 61
    1304:	de b7       	in	r29, 0x3e	; 62
    1306:	9a 83       	std	Y+2, r25	; 0x02
    1308:	89 83       	std	Y+1, r24	; 0x01
	 * COM1B1:0:	Compare Output Mode for Channel B		-> Compare output mode B control from configuration provided
	 * FOC1A:		Force Output Compare for Channel A		-> Force output compare A calculated from configuration provided
	 * FOC1B:		Force Output Compare for Channel B		-> Force output compare B calculated from configuration provided
	 * WGM11:0:		Waveform Generation Mode				-> Waveform generation mode control from configuration provided
	 */
	TCCR1A = (a_s_configuration_Ptr->compareMatchA << COM1A0) |
    130a:	0f e4       	ldi	r16, 0x4F	; 79
    130c:	10 e0       	ldi	r17, 0x00	; 0
    130e:	e9 81       	ldd	r30, Y+1	; 0x01
    1310:	fa 81       	ldd	r31, Y+2	; 0x02
    1312:	86 81       	ldd	r24, Z+6	; 0x06
    1314:	83 70       	andi	r24, 0x03	; 3
    1316:	88 2f       	mov	r24, r24
    1318:	90 e0       	ldi	r25, 0x00	; 0
    131a:	00 24       	eor	r0, r0
    131c:	96 95       	lsr	r25
    131e:	87 95       	ror	r24
    1320:	07 94       	ror	r0
    1322:	96 95       	lsr	r25
    1324:	87 95       	ror	r24
    1326:	07 94       	ror	r0
    1328:	98 2f       	mov	r25, r24
    132a:	80 2d       	mov	r24, r0
    132c:	28 2f       	mov	r18, r24
    132e:	e9 81       	ldd	r30, Y+1	; 0x01
    1330:	fa 81       	ldd	r31, Y+2	; 0x02
    1332:	87 81       	ldd	r24, Z+7	; 0x07
    1334:	83 70       	andi	r24, 0x03	; 3
    1336:	88 2f       	mov	r24, r24
    1338:	90 e0       	ldi	r25, 0x00	; 0
    133a:	82 95       	swap	r24
    133c:	92 95       	swap	r25
    133e:	90 7f       	andi	r25, 0xF0	; 240
    1340:	98 27       	eor	r25, r24
    1342:	80 7f       	andi	r24, 0xF0	; 240
    1344:	98 27       	eor	r25, r24
    1346:	f2 2e       	mov	r15, r18
    1348:	f8 2a       	or	r15, r24
    134a:	e9 81       	ldd	r30, Y+1	; 0x01
    134c:	fa 81       	ldd	r31, Y+2	; 0x02
    134e:	84 81       	ldd	r24, Z+4	; 0x04
    1350:	8f 70       	andi	r24, 0x0F	; 15
    1352:	0e 94 fd 09 	call	0x13fa	; 0x13fa <FOC1X>
    1356:	88 2f       	mov	r24, r24
    1358:	90 e0       	ldi	r25, 0x00	; 0
    135a:	88 0f       	add	r24, r24
    135c:	99 1f       	adc	r25, r25
    135e:	88 0f       	add	r24, r24
    1360:	99 1f       	adc	r25, r25
    1362:	88 0f       	add	r24, r24
    1364:	99 1f       	adc	r25, r25
    1366:	f8 2a       	or	r15, r24
    1368:	e9 81       	ldd	r30, Y+1	; 0x01
    136a:	fa 81       	ldd	r31, Y+2	; 0x02
    136c:	84 81       	ldd	r24, Z+4	; 0x04
    136e:	8f 70       	andi	r24, 0x0F	; 15
    1370:	0e 94 fd 09 	call	0x13fa	; 0x13fa <FOC1X>
    1374:	88 2f       	mov	r24, r24
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	88 0f       	add	r24, r24
    137a:	99 1f       	adc	r25, r25
    137c:	88 0f       	add	r24, r24
    137e:	99 1f       	adc	r25, r25
    1380:	9f 2d       	mov	r25, r15
    1382:	98 2b       	or	r25, r24
    1384:	e9 81       	ldd	r30, Y+1	; 0x01
    1386:	fa 81       	ldd	r31, Y+2	; 0x02
    1388:	84 81       	ldd	r24, Z+4	; 0x04
    138a:	8f 70       	andi	r24, 0x0F	; 15
    138c:	83 70       	andi	r24, 0x03	; 3
    138e:	89 2b       	or	r24, r25
    1390:	f8 01       	movw	r30, r16
    1392:	80 83       	st	Z, r24
	 * ICES1:	Input Capture Edge Select		-> Select edge used to trigger a capture event on ICP1 pin
	 * BIT5:	Reserved Bit					-> (Read Only)
	 * WGM13:2:	Waveform Generation Mode		-> Waveform generation mode control from configuration provided
	 * CS12:0:	Clock Select					-> Prescaler control from configuration provided
	 */
	TCCR1B = (((a_s_configuration_Ptr->waveForm & 0x0C) >> 2) << WGM12) |
    1394:	ae e4       	ldi	r26, 0x4E	; 78
    1396:	b0 e0       	ldi	r27, 0x00	; 0
    1398:	e9 81       	ldd	r30, Y+1	; 0x01
    139a:	fa 81       	ldd	r31, Y+2	; 0x02
    139c:	84 81       	ldd	r24, Z+4	; 0x04
    139e:	8f 70       	andi	r24, 0x0F	; 15
    13a0:	88 2f       	mov	r24, r24
    13a2:	90 e0       	ldi	r25, 0x00	; 0
    13a4:	8c 70       	andi	r24, 0x0C	; 12
    13a6:	90 70       	andi	r25, 0x00	; 0
    13a8:	95 95       	asr	r25
    13aa:	87 95       	ror	r24
    13ac:	95 95       	asr	r25
    13ae:	87 95       	ror	r24
    13b0:	88 0f       	add	r24, r24
    13b2:	99 1f       	adc	r25, r25
    13b4:	88 0f       	add	r24, r24
    13b6:	99 1f       	adc	r25, r25
    13b8:	88 0f       	add	r24, r24
    13ba:	99 1f       	adc	r25, r25
    13bc:	98 2f       	mov	r25, r24
    13be:	e9 81       	ldd	r30, Y+1	; 0x01
    13c0:	fa 81       	ldd	r31, Y+2	; 0x02
    13c2:	85 81       	ldd	r24, Z+5	; 0x05
    13c4:	87 70       	andi	r24, 0x07	; 7
    13c6:	89 2b       	or	r24, r25
    13c8:	8c 93       	st	X, r24
			(a_s_configuration_Ptr->prescaler);

	/* Save timer initial value in global variable */
	g_initialValue = a_s_configuration_Ptr->initialValue;
    13ca:	e9 81       	ldd	r30, Y+1	; 0x01
    13cc:	fa 81       	ldd	r31, Y+2	; 0x02
    13ce:	80 81       	ld	r24, Z
    13d0:	91 81       	ldd	r25, Z+1	; 0x01
    13d2:	90 93 77 00 	sts	0x0077, r25
    13d6:	80 93 76 00 	sts	0x0076, r24

	/* Save timer top value in global variable */
	g_topValue = a_s_configuration_Ptr->topValue;
    13da:	e9 81       	ldd	r30, Y+1	; 0x01
    13dc:	fa 81       	ldd	r31, Y+2	; 0x02
    13de:	82 81       	ldd	r24, Z+2	; 0x02
    13e0:	93 81       	ldd	r25, Z+3	; 0x03
    13e2:	90 93 75 00 	sts	0x0075, r25
    13e6:	80 93 74 00 	sts	0x0074, r24
}
    13ea:	0f 90       	pop	r0
    13ec:	0f 90       	pop	r0
    13ee:	cf 91       	pop	r28
    13f0:	df 91       	pop	r29
    13f2:	1f 91       	pop	r17
    13f4:	0f 91       	pop	r16
    13f6:	ff 90       	pop	r15
    13f8:	08 95       	ret

000013fa <FOC1X>:
 * 		[IN] enum TIMER_WaveformGenerationMode mode
 * 					: Waveform generation mode to choose FOC value
 *
 * [Returns]		: N/A
 *******************************************************************************/
static inline uint8 FOC1X(TIMER_WaveformGenerationMode mode){
    13fa:	df 93       	push	r29
    13fc:	cf 93       	push	r28
    13fe:	00 d0       	rcall	.+0      	; 0x1400 <FOC1X+0x6>
    1400:	00 d0       	rcall	.+0      	; 0x1402 <FOC1X+0x8>
    1402:	cd b7       	in	r28, 0x3d	; 61
    1404:	de b7       	in	r29, 0x3e	; 62
    1406:	89 83       	std	Y+1, r24	; 0x01
	/* Control FOC1X bit value according to chosen waveform generation mode */
	switch(mode){
    1408:	89 81       	ldd	r24, Y+1	; 0x01
    140a:	28 2f       	mov	r18, r24
    140c:	30 e0       	ldi	r19, 0x00	; 0
    140e:	3c 83       	std	Y+4, r19	; 0x04
    1410:	2b 83       	std	Y+3, r18	; 0x03
    1412:	8b 81       	ldd	r24, Y+3	; 0x03
    1414:	9c 81       	ldd	r25, Y+4	; 0x04
    1416:	84 30       	cpi	r24, 0x04	; 4
    1418:	91 05       	cpc	r25, r1
    141a:	49 f0       	breq	.+18     	; 0x142e <FOC1X+0x34>
    141c:	2b 81       	ldd	r18, Y+3	; 0x03
    141e:	3c 81       	ldd	r19, Y+4	; 0x04
    1420:	2c 30       	cpi	r18, 0x0C	; 12
    1422:	31 05       	cpc	r19, r1
    1424:	21 f0       	breq	.+8      	; 0x142e <FOC1X+0x34>
    1426:	8b 81       	ldd	r24, Y+3	; 0x03
    1428:	9c 81       	ldd	r25, Y+4	; 0x04
    142a:	00 97       	sbiw	r24, 0x00	; 0
    142c:	19 f4       	brne	.+6      	; 0x1434 <FOC1X+0x3a>
	case 0:			/* NORMAL_COUNTING */
	case 4:			/* CLEAR_TIMER_COMPARE_OCR1A */
	case 12:		/* CLEAR_TIMER_COMPARE_ICR1 */
		return 1;
    142e:	91 e0       	ldi	r25, 0x01	; 1
    1430:	9a 83       	std	Y+2, r25	; 0x02
    1432:	01 c0       	rjmp	.+2      	; 0x1436 <FOC1X+0x3c>
	default:		/* Any PWM mode */
		return 0;
    1434:	1a 82       	std	Y+2, r1	; 0x02
    1436:	8a 81       	ldd	r24, Y+2	; 0x02
	}
}
    1438:	0f 90       	pop	r0
    143a:	0f 90       	pop	r0
    143c:	0f 90       	pop	r0
    143e:	0f 90       	pop	r0
    1440:	cf 91       	pop	r28
    1442:	df 91       	pop	r29
    1444:	08 95       	ret

00001446 <TIMER1_start>:
 * [Function Name]	: TIMER1_start
 * [Description]	: Start timer 1 functionality
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void TIMER1_start(){
    1446:	df 93       	push	r29
    1448:	cf 93       	push	r28
    144a:	cd b7       	in	r28, 0x3d	; 61
    144c:	de b7       	in	r29, 0x3e	; 62

	/* Reset time to 0 to start a new clock */
	g_timePassed = 0;
    144e:	10 92 73 00 	sts	0x0073, r1

	/* Set top value in ICR1 register */
	ICR1 = g_topValue;
    1452:	e6 e4       	ldi	r30, 0x46	; 70
    1454:	f0 e0       	ldi	r31, 0x00	; 0
    1456:	80 91 74 00 	lds	r24, 0x0074
    145a:	90 91 75 00 	lds	r25, 0x0075
    145e:	91 83       	std	Z+1, r25	; 0x01
    1460:	80 83       	st	Z, r24

	/* Set Start value in TCNT1 register */
	TCNT1 = g_initialValue;
    1462:	ec e4       	ldi	r30, 0x4C	; 76
    1464:	f0 e0       	ldi	r31, 0x00	; 0
    1466:	80 91 76 00 	lds	r24, 0x0076
    146a:	90 91 77 00 	lds	r25, 0x0077
    146e:	91 83       	std	Z+1, r25	; 0x01
    1470:	80 83       	st	Z, r24

	/* Clear INT flag for safety */
	SET_BIT(TIFR, OCF1A);
    1472:	a8 e5       	ldi	r26, 0x58	; 88
    1474:	b0 e0       	ldi	r27, 0x00	; 0
    1476:	e8 e5       	ldi	r30, 0x58	; 88
    1478:	f0 e0       	ldi	r31, 0x00	; 0
    147a:	80 81       	ld	r24, Z
    147c:	80 61       	ori	r24, 0x10	; 16
    147e:	8c 93       	st	X, r24

	/* Enable timer 1 output compare interrupt to restart calculating time */
	SET_BIT(TIMSK, OCIE1A);
    1480:	a9 e5       	ldi	r26, 0x59	; 89
    1482:	b0 e0       	ldi	r27, 0x00	; 0
    1484:	e9 e5       	ldi	r30, 0x59	; 89
    1486:	f0 e0       	ldi	r31, 0x00	; 0
    1488:	80 81       	ld	r24, Z
    148a:	80 61       	ori	r24, 0x10	; 16
    148c:	8c 93       	st	X, r24
}
    148e:	cf 91       	pop	r28
    1490:	df 91       	pop	r29
    1492:	08 95       	ret

00001494 <TIMER1_stop>:
 * [Function Name]	: TIMER1_stop
 * [Description]	: Stop timer 1 functionality
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
void TIMER1_stop(){
    1494:	df 93       	push	r29
    1496:	cf 93       	push	r28
    1498:	cd b7       	in	r28, 0x3d	; 61
    149a:	de b7       	in	r29, 0x3e	; 62
	/* Disable timer 1 output compare interrupt to stop timer from incrementing */
	CLEAR_BIT(TIMSK, OCIE1A);
    149c:	a9 e5       	ldi	r26, 0x59	; 89
    149e:	b0 e0       	ldi	r27, 0x00	; 0
    14a0:	e9 e5       	ldi	r30, 0x59	; 89
    14a2:	f0 e0       	ldi	r31, 0x00	; 0
    14a4:	80 81       	ld	r24, Z
    14a6:	8f 7e       	andi	r24, 0xEF	; 239
    14a8:	8c 93       	st	X, r24
}
    14aa:	cf 91       	pop	r28
    14ac:	df 91       	pop	r29
    14ae:	08 95       	ret

000014b0 <__vector_11>:
 * [ISR Name]		: USART_RXC_vect
 * [Description]	: ISR to appropriately handle data received through USART
 * [Args]			: N/A
 * [Returns]		: N/A
 *******************************************************************************/
ISR(USART_RXC_vect){
    14b0:	1f 92       	push	r1
    14b2:	0f 92       	push	r0
    14b4:	0f b6       	in	r0, 0x3f	; 63
    14b6:	0f 92       	push	r0
    14b8:	11 24       	eor	r1, r1
    14ba:	8f 93       	push	r24
    14bc:	ef 93       	push	r30
    14be:	ff 93       	push	r31
    14c0:	df 93       	push	r29
    14c2:	cf 93       	push	r28
    14c4:	cd b7       	in	r28, 0x3d	; 61
    14c6:	de b7       	in	r29, 0x3e	; 62
	g_recievedData = UDR;			/* Store data received in a global variable */
    14c8:	ec e2       	ldi	r30, 0x2C	; 44
    14ca:	f0 e0       	ldi	r31, 0x00	; 0
    14cc:	80 81       	ld	r24, Z
    14ce:	80 93 78 00 	sts	0x0078, r24
	if (g_recievedData == '~'){		/* Check if data received is a String */
    14d2:	80 91 78 00 	lds	r24, 0x0078
    14d6:	8e 37       	cpi	r24, 0x7E	; 126
    14d8:	19 f4       	brne	.+6      	; 0x14e0 <__vector_11+0x30>
		g_receiveStringFlag = 1;	/* Raise the String flag */
    14da:	81 e0       	ldi	r24, 0x01	; 1
    14dc:	80 93 6c 00 	sts	0x006C, r24
	}
}
    14e0:	cf 91       	pop	r28
    14e2:	df 91       	pop	r29
    14e4:	ff 91       	pop	r31
    14e6:	ef 91       	pop	r30
    14e8:	8f 91       	pop	r24
    14ea:	0f 90       	pop	r0
    14ec:	0f be       	out	0x3f, r0	; 63
    14ee:	0f 90       	pop	r0
    14f0:	1f 90       	pop	r1
    14f2:	18 95       	reti

000014f4 <USART_init>:
 * 		[IN] const Usart_ConfigType * a_s_configuration_Ptr
 * 					: Pointer to structure containing USART configuration
 *
 * [Returns]		: N/A
 *******************************************************************************/
void USART_init(const Usart_ConfigType * a_s_configuration_Ptr){
    14f4:	df 93       	push	r29
    14f6:	cf 93       	push	r28
    14f8:	00 d0       	rcall	.+0      	; 0x14fa <USART_init+0x6>
    14fa:	00 d0       	rcall	.+0      	; 0x14fc <USART_init+0x8>
    14fc:	cd b7       	in	r28, 0x3d	; 61
    14fe:	de b7       	in	r29, 0x3e	; 62
    1500:	9c 83       	std	Y+4, r25	; 0x04
    1502:	8b 83       	std	Y+3, r24	; 0x03
	 * DOR: 	Data OverRun 							-> (Read Only)
	 * PE:		Parity Error 							-> (Read Only)
	 * U2X= 1	USART Double Transmission Speed			-> Activate double speed transmission mode
	 * MPCM= 0	Multi-processor Communication Mode		-> Un-need for single processor
	 */
	UCSRA = (HIGH << U2X);
    1504:	eb e2       	ldi	r30, 0x2B	; 43
    1506:	f0 e0       	ldi	r31, 0x00	; 0
    1508:	82 e0       	ldi	r24, 0x02	; 2
    150a:	80 83       	st	Z, r24
	 * TXEN= 1	Transmitter Enable							-> Enable TX pin on MCU
	 * UCSZ2: 	Character Size								-> Character size control from configuration provided
	 * RXB8: 	Receive Data Bit 8							-> (Read Only)
	 * TXB8: 	Transmit Data Bit 8							-> Bit 8 for 9 bit mode
	 */
	UCSRB = (1<<RXEN) | (HIGH << TXEN) |
    150c:	aa e2       	ldi	r26, 0x2A	; 42
    150e:	b0 e0       	ldi	r27, 0x00	; 0
    1510:	eb 81       	ldd	r30, Y+3	; 0x03
    1512:	fc 81       	ldd	r31, Y+4	; 0x04
    1514:	82 81       	ldd	r24, Z+2	; 0x02
    1516:	86 95       	lsr	r24
    1518:	86 95       	lsr	r24
    151a:	86 95       	lsr	r24
    151c:	87 70       	andi	r24, 0x07	; 7
    151e:	84 70       	andi	r24, 0x04	; 4
    1520:	88 61       	ori	r24, 0x18	; 24
    1522:	8c 93       	st	X, r24
	 * UPM1:0: 	Parity Mode			-> Parity control from configuration provided
	 * USBS: 	Stop Bit Select		-> Stop bit control from configuration provided
	 * UCSZ1:0: Character Size		-> Character size control from configuration provided
	 * UCPOL= 0	Clock Polarity		-> Not needed for Async mode
	 */
	UCSRC = (HIGH << URSEL) |
    1524:	a0 e4       	ldi	r26, 0x40	; 64
    1526:	b0 e0       	ldi	r27, 0x00	; 0
    1528:	eb 81       	ldd	r30, Y+3	; 0x03
    152a:	fc 81       	ldd	r31, Y+4	; 0x04
    152c:	83 81       	ldd	r24, Z+3	; 0x03
    152e:	83 70       	andi	r24, 0x03	; 3
    1530:	98 2f       	mov	r25, r24
    1532:	92 95       	swap	r25
    1534:	90 7f       	andi	r25, 0xF0	; 240
    1536:	eb 81       	ldd	r30, Y+3	; 0x03
    1538:	fc 81       	ldd	r31, Y+4	; 0x04
    153a:	83 81       	ldd	r24, Z+3	; 0x03
    153c:	82 95       	swap	r24
    153e:	8f 70       	andi	r24, 0x0F	; 15
    1540:	81 70       	andi	r24, 0x01	; 1
    1542:	88 0f       	add	r24, r24
    1544:	88 0f       	add	r24, r24
    1546:	88 0f       	add	r24, r24
    1548:	98 2b       	or	r25, r24
    154a:	eb 81       	ldd	r30, Y+3	; 0x03
    154c:	fc 81       	ldd	r31, Y+4	; 0x04
    154e:	82 81       	ldd	r24, Z+2	; 0x02
    1550:	86 95       	lsr	r24
    1552:	86 95       	lsr	r24
    1554:	86 95       	lsr	r24
    1556:	87 70       	andi	r24, 0x07	; 7
    1558:	83 70       	andi	r24, 0x03	; 3
    155a:	88 0f       	add	r24, r24
    155c:	89 2b       	or	r24, r25
    155e:	80 68       	ori	r24, 0x80	; 128
    1560:	8c 93       	st	X, r24
			((a_s_configuration_Ptr->parity) << UPM0) |
			(a_s_configuration_Ptr->stopBit << USBS)|
			((a_s_configuration_Ptr->charSize & 3) << UCSZ0);	//TODO:Sync or Async, hal3ab feiha?

	/* Calculate UBRR value according to input Baud and MCU frequency */
	uint16 UBRR = UBRR(F_CPU, a_s_configuration_Ptr->baudRate);
    1562:	eb 81       	ldd	r30, Y+3	; 0x03
    1564:	fc 81       	ldd	r31, Y+4	; 0x04
    1566:	80 81       	ld	r24, Z
    1568:	91 81       	ldd	r25, Z+1	; 0x01
    156a:	22 81       	ldd	r18, Z+2	; 0x02
    156c:	a2 2f       	mov	r26, r18
    156e:	a1 70       	andi	r26, 0x01	; 1
    1570:	b0 e0       	ldi	r27, 0x00	; 0
    1572:	88 0f       	add	r24, r24
    1574:	99 1f       	adc	r25, r25
    1576:	aa 1f       	adc	r26, r26
    1578:	bb 1f       	adc	r27, r27
    157a:	88 0f       	add	r24, r24
    157c:	99 1f       	adc	r25, r25
    157e:	aa 1f       	adc	r26, r26
    1580:	bb 1f       	adc	r27, r27
    1582:	88 0f       	add	r24, r24
    1584:	99 1f       	adc	r25, r25
    1586:	aa 1f       	adc	r26, r26
    1588:	bb 1f       	adc	r27, r27
    158a:	9c 01       	movw	r18, r24
    158c:	ad 01       	movw	r20, r26
    158e:	80 e0       	ldi	r24, 0x00	; 0
    1590:	92 e1       	ldi	r25, 0x12	; 18
    1592:	aa e7       	ldi	r26, 0x7A	; 122
    1594:	b0 e0       	ldi	r27, 0x00	; 0
    1596:	bc 01       	movw	r22, r24
    1598:	cd 01       	movw	r24, r26
    159a:	0e 94 5c 0b 	call	0x16b8	; 0x16b8 <__udivmodsi4>
    159e:	da 01       	movw	r26, r20
    15a0:	c9 01       	movw	r24, r18
    15a2:	01 97       	sbiw	r24, 0x01	; 1
    15a4:	9a 83       	std	Y+2, r25	; 0x02
    15a6:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * URSEL= 0		Register Select				-> Set to zero to access UBRRH register
	 * BIT14:12:	Reserved bits				-> (Read Only)
	 * UBRR11:0:	USART Baud Rate Register	-> Set Baud Rate according to calculated value
	 */
	UBRRH = (uint8)(UBRR >> 8);
    15a8:	e0 e4       	ldi	r30, 0x40	; 64
    15aa:	f0 e0       	ldi	r31, 0x00	; 0
    15ac:	89 81       	ldd	r24, Y+1	; 0x01
    15ae:	9a 81       	ldd	r25, Y+2	; 0x02
    15b0:	89 2f       	mov	r24, r25
    15b2:	99 27       	eor	r25, r25
    15b4:	80 83       	st	Z, r24
	UBRRL = (uint8)UBRR;
    15b6:	e9 e2       	ldi	r30, 0x29	; 41
    15b8:	f0 e0       	ldi	r31, 0x00	; 0
    15ba:	89 81       	ldd	r24, Y+1	; 0x01
    15bc:	80 83       	st	Z, r24
}
    15be:	0f 90       	pop	r0
    15c0:	0f 90       	pop	r0
    15c2:	0f 90       	pop	r0
    15c4:	0f 90       	pop	r0
    15c6:	cf 91       	pop	r28
    15c8:	df 91       	pop	r29
    15ca:	08 95       	ret

000015cc <USART_sendByte>:
 * 		[IN] const unsigned char a_data
 * 					: Byte to send to other device
 *
 * [Returns]		: N/A
 *******************************************************************************/
void USART_sendByte(const uint8 a_data){
    15cc:	df 93       	push	r29
    15ce:	cf 93       	push	r28
    15d0:	0f 92       	push	r0
    15d2:	cd b7       	in	r28, 0x3d	; 61
    15d4:	de b7       	in	r29, 0x3e	; 62
    15d6:	89 83       	std	Y+1, r24	; 0x01
	//TODO: Adjust for 9 bits
	/* Wait for UDRE flag to be set before writing data for transmission */
	while(BIT_IS_CLEAR(UCSRA, UDRE));
    15d8:	eb e2       	ldi	r30, 0x2B	; 43
    15da:	f0 e0       	ldi	r31, 0x00	; 0
    15dc:	80 81       	ld	r24, Z
    15de:	88 2f       	mov	r24, r24
    15e0:	90 e0       	ldi	r25, 0x00	; 0
    15e2:	80 72       	andi	r24, 0x20	; 32
    15e4:	90 70       	andi	r25, 0x00	; 0
    15e6:	00 97       	sbiw	r24, 0x00	; 0
    15e8:	b9 f3       	breq	.-18     	; 0x15d8 <USART_sendByte+0xc>
	/* Write data to UDR to send using USART */
	UDR = a_data;
    15ea:	ec e2       	ldi	r30, 0x2C	; 44
    15ec:	f0 e0       	ldi	r31, 0x00	; 0
    15ee:	89 81       	ldd	r24, Y+1	; 0x01
    15f0:	80 83       	st	Z, r24
}
    15f2:	0f 90       	pop	r0
    15f4:	cf 91       	pop	r28
    15f6:	df 91       	pop	r29
    15f8:	08 95       	ret

000015fa <USART_receiveByte>:
 * [Function Name]	: USART_receiveByte
 * [Description]	: Receive byte through USART
 * [Args]			: N/A
 * [Returns]		: Byte received from other device
 *******************************************************************************/
uint8 USART_receiveByte(void){
    15fa:	df 93       	push	r29
    15fc:	cf 93       	push	r28
    15fe:	cd b7       	in	r28, 0x3d	; 61
    1600:	de b7       	in	r29, 0x3e	; 62

	/* Wait for RXC flag to be set before reading data received */
	while(BIT_IS_CLEAR(UCSRA, RXC));
    1602:	eb e2       	ldi	r30, 0x2B	; 43
    1604:	f0 e0       	ldi	r31, 0x00	; 0
    1606:	80 81       	ld	r24, Z
    1608:	88 23       	and	r24, r24
    160a:	dc f7       	brge	.-10     	; 0x1602 <USART_receiveByte+0x8>
	/* Read data currently in UDR */
	return UDR;
    160c:	ec e2       	ldi	r30, 0x2C	; 44
    160e:	f0 e0       	ldi	r31, 0x00	; 0
    1610:	80 81       	ld	r24, Z
}
    1612:	cf 91       	pop	r28
    1614:	df 91       	pop	r29
    1616:	08 95       	ret

00001618 <USART_sendString>:
 * 		[IN] const unsigned char *a_string_Ptr
 * 					: String to send to other device
 *
 * [Returns]		: N/A
 *******************************************************************************/
void USART_sendString(const uint8 *a_string_Ptr){
    1618:	df 93       	push	r29
    161a:	cf 93       	push	r28
    161c:	00 d0       	rcall	.+0      	; 0x161e <USART_sendString+0x6>
    161e:	cd b7       	in	r28, 0x3d	; 61
    1620:	de b7       	in	r29, 0x3e	; 62
    1622:	9a 83       	std	Y+2, r25	; 0x02
    1624:	89 83       	std	Y+1, r24	; 0x01
    1626:	0b c0       	rjmp	.+22     	; 0x163e <USART_sendString+0x26>
	/* Send String start symbol */
//	USART_sendByte('~');
	/* Pass by String characters until we reach null terminator */
	while (*a_string_Ptr != '\0'){
		/* Send current character in String */
		USART_sendByte(*a_string_Ptr++);
    1628:	e9 81       	ldd	r30, Y+1	; 0x01
    162a:	fa 81       	ldd	r31, Y+2	; 0x02
    162c:	20 81       	ld	r18, Z
    162e:	89 81       	ldd	r24, Y+1	; 0x01
    1630:	9a 81       	ldd	r25, Y+2	; 0x02
    1632:	01 96       	adiw	r24, 0x01	; 1
    1634:	9a 83       	std	Y+2, r25	; 0x02
    1636:	89 83       	std	Y+1, r24	; 0x01
    1638:	82 2f       	mov	r24, r18
    163a:	0e 94 e6 0a 	call	0x15cc	; 0x15cc <USART_sendByte>
 *******************************************************************************/
void USART_sendString(const uint8 *a_string_Ptr){
	/* Send String start symbol */
//	USART_sendByte('~');
	/* Pass by String characters until we reach null terminator */
	while (*a_string_Ptr != '\0'){
    163e:	e9 81       	ldd	r30, Y+1	; 0x01
    1640:	fa 81       	ldd	r31, Y+2	; 0x02
    1642:	80 81       	ld	r24, Z
    1644:	88 23       	and	r24, r24
    1646:	81 f7       	brne	.-32     	; 0x1628 <USART_sendString+0x10>
		/* Send current character in String */
		USART_sendByte(*a_string_Ptr++);
	}
	/* Send null terminator for String */
	USART_sendByte('\0');
    1648:	80 e0       	ldi	r24, 0x00	; 0
    164a:	0e 94 e6 0a 	call	0x15cc	; 0x15cc <USART_sendByte>
}
    164e:	0f 90       	pop	r0
    1650:	0f 90       	pop	r0
    1652:	cf 91       	pop	r28
    1654:	df 91       	pop	r29
    1656:	08 95       	ret

00001658 <USART_receiveString>:
 * 		[OUT] unsigned char *a_string_Ptr
 * 					: String to receive from other device
 *
 * [Returns]		: N/A
 *******************************************************************************/
void USART_receiveString(uint8 *a_string_Ptr){
    1658:	0f 93       	push	r16
    165a:	1f 93       	push	r17
    165c:	df 93       	push	r29
    165e:	cf 93       	push	r28
    1660:	00 d0       	rcall	.+0      	; 0x1662 <USART_receiveString+0xa>
    1662:	0f 92       	push	r0
    1664:	cd b7       	in	r28, 0x3d	; 61
    1666:	de b7       	in	r29, 0x3e	; 62
    1668:	9b 83       	std	Y+3, r25	; 0x03
    166a:	8a 83       	std	Y+2, r24	; 0x02
	/* iterator to save string in a_string_Ptr */
	uint8 charNum = 0;
    166c:	19 82       	std	Y+1, r1	; 0x01
	/* Pass by String characters until we reach null terminator */
	do {
		/* Save character received to the string provided */
		a_string_Ptr[charNum++] = USART_receiveByte();
    166e:	89 81       	ldd	r24, Y+1	; 0x01
    1670:	28 2f       	mov	r18, r24
    1672:	30 e0       	ldi	r19, 0x00	; 0
    1674:	8a 81       	ldd	r24, Y+2	; 0x02
    1676:	9b 81       	ldd	r25, Y+3	; 0x03
    1678:	8c 01       	movw	r16, r24
    167a:	02 0f       	add	r16, r18
    167c:	13 1f       	adc	r17, r19
    167e:	0e 94 fd 0a 	call	0x15fa	; 0x15fa <USART_receiveByte>
    1682:	f8 01       	movw	r30, r16
    1684:	80 83       	st	Z, r24
    1686:	89 81       	ldd	r24, Y+1	; 0x01
    1688:	8f 5f       	subi	r24, 0xFF	; 255
    168a:	89 83       	std	Y+1, r24	; 0x01
	/* Keep Passing until string last character is null terminator */
	}while(a_string_Ptr[charNum-1] != '\0');
    168c:	89 81       	ldd	r24, Y+1	; 0x01
    168e:	88 2f       	mov	r24, r24
    1690:	90 e0       	ldi	r25, 0x00	; 0
    1692:	9c 01       	movw	r18, r24
    1694:	21 50       	subi	r18, 0x01	; 1
    1696:	30 40       	sbci	r19, 0x00	; 0
    1698:	8a 81       	ldd	r24, Y+2	; 0x02
    169a:	9b 81       	ldd	r25, Y+3	; 0x03
    169c:	fc 01       	movw	r30, r24
    169e:	e2 0f       	add	r30, r18
    16a0:	f3 1f       	adc	r31, r19
    16a2:	80 81       	ld	r24, Z
    16a4:	88 23       	and	r24, r24
    16a6:	19 f7       	brne	.-58     	; 0x166e <USART_receiveString+0x16>
}
    16a8:	0f 90       	pop	r0
    16aa:	0f 90       	pop	r0
    16ac:	0f 90       	pop	r0
    16ae:	cf 91       	pop	r28
    16b0:	df 91       	pop	r29
    16b2:	1f 91       	pop	r17
    16b4:	0f 91       	pop	r16
    16b6:	08 95       	ret

000016b8 <__udivmodsi4>:
    16b8:	a1 e2       	ldi	r26, 0x21	; 33
    16ba:	1a 2e       	mov	r1, r26
    16bc:	aa 1b       	sub	r26, r26
    16be:	bb 1b       	sub	r27, r27
    16c0:	fd 01       	movw	r30, r26
    16c2:	0d c0       	rjmp	.+26     	; 0x16de <__udivmodsi4_ep>

000016c4 <__udivmodsi4_loop>:
    16c4:	aa 1f       	adc	r26, r26
    16c6:	bb 1f       	adc	r27, r27
    16c8:	ee 1f       	adc	r30, r30
    16ca:	ff 1f       	adc	r31, r31
    16cc:	a2 17       	cp	r26, r18
    16ce:	b3 07       	cpc	r27, r19
    16d0:	e4 07       	cpc	r30, r20
    16d2:	f5 07       	cpc	r31, r21
    16d4:	20 f0       	brcs	.+8      	; 0x16de <__udivmodsi4_ep>
    16d6:	a2 1b       	sub	r26, r18
    16d8:	b3 0b       	sbc	r27, r19
    16da:	e4 0b       	sbc	r30, r20
    16dc:	f5 0b       	sbc	r31, r21

000016de <__udivmodsi4_ep>:
    16de:	66 1f       	adc	r22, r22
    16e0:	77 1f       	adc	r23, r23
    16e2:	88 1f       	adc	r24, r24
    16e4:	99 1f       	adc	r25, r25
    16e6:	1a 94       	dec	r1
    16e8:	69 f7       	brne	.-38     	; 0x16c4 <__udivmodsi4_loop>
    16ea:	60 95       	com	r22
    16ec:	70 95       	com	r23
    16ee:	80 95       	com	r24
    16f0:	90 95       	com	r25
    16f2:	9b 01       	movw	r18, r22
    16f4:	ac 01       	movw	r20, r24
    16f6:	bd 01       	movw	r22, r26
    16f8:	cf 01       	movw	r24, r30
    16fa:	08 95       	ret

000016fc <__prologue_saves__>:
    16fc:	2f 92       	push	r2
    16fe:	3f 92       	push	r3
    1700:	4f 92       	push	r4
    1702:	5f 92       	push	r5
    1704:	6f 92       	push	r6
    1706:	7f 92       	push	r7
    1708:	8f 92       	push	r8
    170a:	9f 92       	push	r9
    170c:	af 92       	push	r10
    170e:	bf 92       	push	r11
    1710:	cf 92       	push	r12
    1712:	df 92       	push	r13
    1714:	ef 92       	push	r14
    1716:	ff 92       	push	r15
    1718:	0f 93       	push	r16
    171a:	1f 93       	push	r17
    171c:	cf 93       	push	r28
    171e:	df 93       	push	r29
    1720:	cd b7       	in	r28, 0x3d	; 61
    1722:	de b7       	in	r29, 0x3e	; 62
    1724:	ca 1b       	sub	r28, r26
    1726:	db 0b       	sbc	r29, r27
    1728:	0f b6       	in	r0, 0x3f	; 63
    172a:	f8 94       	cli
    172c:	de bf       	out	0x3e, r29	; 62
    172e:	0f be       	out	0x3f, r0	; 63
    1730:	cd bf       	out	0x3d, r28	; 61
    1732:	09 94       	ijmp

00001734 <__epilogue_restores__>:
    1734:	2a 88       	ldd	r2, Y+18	; 0x12
    1736:	39 88       	ldd	r3, Y+17	; 0x11
    1738:	48 88       	ldd	r4, Y+16	; 0x10
    173a:	5f 84       	ldd	r5, Y+15	; 0x0f
    173c:	6e 84       	ldd	r6, Y+14	; 0x0e
    173e:	7d 84       	ldd	r7, Y+13	; 0x0d
    1740:	8c 84       	ldd	r8, Y+12	; 0x0c
    1742:	9b 84       	ldd	r9, Y+11	; 0x0b
    1744:	aa 84       	ldd	r10, Y+10	; 0x0a
    1746:	b9 84       	ldd	r11, Y+9	; 0x09
    1748:	c8 84       	ldd	r12, Y+8	; 0x08
    174a:	df 80       	ldd	r13, Y+7	; 0x07
    174c:	ee 80       	ldd	r14, Y+6	; 0x06
    174e:	fd 80       	ldd	r15, Y+5	; 0x05
    1750:	0c 81       	ldd	r16, Y+4	; 0x04
    1752:	1b 81       	ldd	r17, Y+3	; 0x03
    1754:	aa 81       	ldd	r26, Y+2	; 0x02
    1756:	b9 81       	ldd	r27, Y+1	; 0x01
    1758:	ce 0f       	add	r28, r30
    175a:	d1 1d       	adc	r29, r1
    175c:	0f b6       	in	r0, 0x3f	; 63
    175e:	f8 94       	cli
    1760:	de bf       	out	0x3e, r29	; 62
    1762:	0f be       	out	0x3f, r0	; 63
    1764:	cd bf       	out	0x3d, r28	; 61
    1766:	ed 01       	movw	r28, r26
    1768:	08 95       	ret

0000176a <strlen>:
    176a:	fc 01       	movw	r30, r24
    176c:	01 90       	ld	r0, Z+
    176e:	00 20       	and	r0, r0
    1770:	e9 f7       	brne	.-6      	; 0x176c <strlen+0x2>
    1772:	80 95       	com	r24
    1774:	90 95       	com	r25
    1776:	8e 0f       	add	r24, r30
    1778:	9f 1f       	adc	r25, r31
    177a:	08 95       	ret

0000177c <_exit>:
    177c:	f8 94       	cli

0000177e <__stop_program>:
    177e:	ff cf       	rjmp	.-2      	; 0x177e <__stop_program>
