{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 15:12:22 2011 " "Info: Processing started: Mon May 30 15:12:22 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mult_contador -c Mult_contador " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mult_contador -c Mult_contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_contador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mult_contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mult_contador-arq_Mult_contador " "Info: Found design unit 1: Mult_contador-arq_Mult_contador" {  } { { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mult_contador " "Info: Found entity 1: Mult_contador" {  } { { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arq_contador " "Info: Found design unit 1: contador-arq_contador" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Info: Found entity 1: contador" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-Divider " "Info: Found design unit 1: Divider-Divider" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Info: Found entity 1: Divider" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-arq_seg7 " "Info: Found design unit 1: seg7-arq_seg7" {  } { { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/seg7.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/seg7.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mult_contador " "Info: Elaborating entity \"Mult_contador\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:div_clk " "Info: Elaborating entity \"Divider\" for hierarchy \"Divider:div_clk\"" {  } { { "Mult_contador.vhd" "div_clk" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D divider.vhd(35) " "Warning (10492): VHDL Process Statement warning at divider.vhd(35): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:contador1 " "Info: Elaborating entity \"contador\" for hierarchy \"contador:contador1\"" {  } { { "Mult_contador.vhd" "contador1" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel contador.vhd(22) " "Warning (10492): VHDL Process Statement warning at contador.vhd(22): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q0 contador.vhd(19) " "Warning (10631): VHDL Process Statement warning at contador.vhd(19): inferring latch(es) for signal or variable \"q0\", which holds its previous value in one or more paths through the process" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel contador.vhd(36) " "Warning (10492): VHDL Process Statement warning at contador.vhd(36): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q1 contador.vhd(33) " "Warning (10631): VHDL Process Statement warning at contador.vhd(33): inferring latch(es) for signal or variable \"q1\", which holds its previous value in one or more paths through the process" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel contador.vhd(50) " "Warning (10492): VHDL Process Statement warning at contador.vhd(50): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q2 contador.vhd(47) " "Warning (10631): VHDL Process Statement warning at contador.vhd(47): inferring latch(es) for signal or variable \"q2\", which holds its previous value in one or more paths through the process" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel contador.vhd(64) " "Warning (10492): VHDL Process Statement warning at contador.vhd(64): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q3 contador.vhd(61) " "Warning (10631): VHDL Process Statement warning at contador.vhd(61): inferring latch(es) for signal or variable \"q3\", which holds its previous value in one or more paths through the process" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[0\] contador.vhd(61) " "Info (10041): Inferred latch for \"q3\[0\]\" at contador.vhd(61)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[1\] contador.vhd(61) " "Info (10041): Inferred latch for \"q3\[1\]\" at contador.vhd(61)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[2\] contador.vhd(61) " "Info (10041): Inferred latch for \"q3\[2\]\" at contador.vhd(61)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[0\] contador.vhd(47) " "Info (10041): Inferred latch for \"q2\[0\]\" at contador.vhd(47)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[1\] contador.vhd(47) " "Info (10041): Inferred latch for \"q2\[1\]\" at contador.vhd(47)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[2\] contador.vhd(47) " "Info (10041): Inferred latch for \"q2\[2\]\" at contador.vhd(47)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[0\] contador.vhd(33) " "Info (10041): Inferred latch for \"q1\[0\]\" at contador.vhd(33)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[1\] contador.vhd(33) " "Info (10041): Inferred latch for \"q1\[1\]\" at contador.vhd(33)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[2\] contador.vhd(33) " "Info (10041): Inferred latch for \"q1\[2\]\" at contador.vhd(33)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q0\[0\] contador.vhd(19) " "Info (10041): Inferred latch for \"q0\[0\]\" at contador.vhd(19)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q0\[1\] contador.vhd(19) " "Info (10041): Inferred latch for \"q0\[1\]\" at contador.vhd(19)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q0\[2\] contador.vhd(19) " "Info (10041): Inferred latch for \"q0\[2\]\" at contador.vhd(19)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:conversor " "Info: Elaborating entity \"seg7\" for hierarchy \"seg7:conversor\"" {  } { { "Mult_contador.vhd" "conversor" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Info: Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Info: Implemented 101 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 15:12:25 2011 " "Info: Processing ended: Mon May 30 15:12:25 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 15:12:26 2011 " "Info: Processing started: Mon May 30 15:12:26 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Mult_contador -c Mult_contador " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Mult_contador -c Mult_contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Mult_contador EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Mult_contador\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Automatically promoted node clk (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divider:div_clk\|D " "Info: Destination node Divider:div_clk\|D" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divider:div_clk|D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Divider:div_clk\|D  " "Info: Automatically promoted node Divider:div_clk\|D " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divider:div_clk\|D~1 " "Info: Destination node Divider:div_clk\|D~1" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divider:div_clk|D~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divider:div_clk|D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contador:contador1\|Equal0~0  " "Info: Automatically promoted node contador:contador1\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:contador1\|count\[0\] " "Info: Destination node contador:contador1\|count\[0\]" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:contador1\|count\[2\] " "Info: Destination node contador:contador1\|count\[2\]" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:contador1\|count\[1\] " "Info: Destination node contador:contador1\|count\[1\]" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contador:contador1\|Equal4~0  " "Info: Automatically promoted node contador:contador1\|Equal4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:contador1\|\\process_1:count\[0\] " "Info: Destination node contador:contador1\|\\process_1:count\[0\]" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|\process_1:count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:contador1\|\\process_1:count\[2\] " "Info: Destination node contador:contador1\|\\process_1:count\[2\]" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|\process_1:count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|Equal4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contador:contador1\|Equal4~1  " "Info: Automatically promoted node contador:contador1\|Equal4~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:contador1\|\\process_2:count\[0\] " "Info: Destination node contador:contador1\|\\process_2:count\[0\]" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|\process_2:count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:contador1\|\\process_2:count\[2\] " "Info: Destination node contador:contador1\|\\process_2:count\[2\]" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|\process_2:count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:contador1\|\\process_2:count\[1\] " "Info: Destination node contador:contador1\|\\process_2:count\[1\]" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|\process_2:count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|Equal4~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contador:contador1\|Equal4~2  " "Info: Automatically promoted node contador:contador1\|Equal4~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:contador1\|\\process_3:count\[0\] " "Info: Destination node contador:contador1\|\\process_3:count\[0\]" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|\process_3:count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:contador1\|\\process_3:count\[2\] " "Info: Destination node contador:contador1\|\\process_3:count\[2\]" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|\process_3:count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:contador1\|\\process_3:count\[1\] " "Info: Destination node contador:contador1\|\\process_3:count\[1\]" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|\process_3:count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|Equal4~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.582 ns register register " "Info: Estimated most critical path is register to register delay of 3.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Divider:div_clk\|count3\[3\] 1 REG LAB_X42_Y10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X42_Y10; Fanout = 3; REG Node = 'Divider:div_clk\|count3\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divider:div_clk|count3[3] } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.150 ns) 1.084 ns Divider:div_clk\|Equal3~0 2 COMB LAB_X38_Y10 1 " "Info: 2: + IC(0.934 ns) + CELL(0.150 ns) = 1.084 ns; Loc. = LAB_X38_Y10; Fanout = 1; COMB Node = 'Divider:div_clk\|Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { Divider:div_clk|count3[3] Divider:div_clk|Equal3~0 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.438 ns) 2.110 ns Divider:div_clk\|Equal3~2 3 COMB LAB_X42_Y10 2 " "Info: 3: + IC(0.588 ns) + CELL(0.438 ns) = 2.110 ns; Loc. = LAB_X42_Y10; Fanout = 2; COMB Node = 'Divider:div_clk\|Equal3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { Divider:div_clk|Equal3~0 Divider:div_clk|Equal3~2 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 2.675 ns Divider:div_clk\|count3\[0\]~16 4 COMB LAB_X42_Y10 10 " "Info: 4: + IC(0.290 ns) + CELL(0.275 ns) = 2.675 ns; Loc. = LAB_X42_Y10; Fanout = 10; COMB Node = 'Divider:div_clk\|count3\[0\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Divider:div_clk|Equal3~2 Divider:div_clk|count3[0]~16 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.660 ns) 3.582 ns Divider:div_clk\|count3\[2\] 5 REG LAB_X42_Y10 3 " "Info: 5: + IC(0.247 ns) + CELL(0.660 ns) = 3.582 ns; Loc. = LAB_X42_Y10; Fanout = 3; REG Node = 'Divider:div_clk\|count3\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { Divider:div_clk|count3[0]~16 Divider:div_clk|count3[2] } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 42.52 % ) " "Info: Total cell delay = 1.523 ns ( 42.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.059 ns ( 57.48 % ) " "Info: Total interconnect delay = 2.059 ns ( 57.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.582 ns" { Divider:div_clk|count3[3] Divider:div_clk|Equal3~0 Divider:div_clk|Equal3~2 Divider:div_clk|count3[0]~16 Divider:div_clk|count3[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X43_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[0\] 0 " "Info: Pin \"s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[1\] 0 " "Info: Pin \"s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[2\] 0 " "Info: Pin \"s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[3\] 0 " "Info: Pin \"s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[4\] 0 " "Info: Pin \"s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[5\] 0 " "Info: Pin \"s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[6\] 0 " "Info: Pin \"s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 15:12:36 2011 " "Info: Processing ended: Mon May 30 15:12:36 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 15:12:37 2011 " "Info: Processing started: Mon May 30 15:12:37 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Mult_contador -c Mult_contador " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Mult_contador -c Mult_contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 15:12:40 2011 " "Info: Processing ended: Mon May 30 15:12:40 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 15:12:41 2011 " "Info: Processing started: Mon May 30 15:12:41 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mult_contador -c Mult_contador --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mult_contador -c Mult_contador --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q2\[2\] " "Warning: Node \"contador:contador1\|q2\[2\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q0\[2\] " "Warning: Node \"contador:contador1\|q0\[2\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q1\[2\] " "Warning: Node \"contador:contador1\|q1\[2\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q3\[2\] " "Warning: Node \"contador:contador1\|q3\[2\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q0\[0\] " "Warning: Node \"contador:contador1\|q0\[0\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q2\[0\] " "Warning: Node \"contador:contador1\|q2\[0\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q3\[0\] " "Warning: Node \"contador:contador1\|q3\[0\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q1\[0\] " "Warning: Node \"contador:contador1\|q1\[0\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q1\[1\] " "Warning: Node \"contador:contador1\|q1\[1\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q0\[1\] " "Warning: Node \"contador:contador1\|q0\[1\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q3\[1\] " "Warning: Node \"contador:contador1\|q3\[1\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q2\[1\] " "Warning: Node \"contador:contador1\|q2\[1\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sel\[1\] " "Info: Assuming node \"sel\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sel\[0\] " "Info: Assuming node \"sel\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "contador:contador1\|Equal4~2 " "Info: Detected gated clock \"contador:contador1\|Equal4~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:contador1\|Equal4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "contador:contador1\|Equal4~0 " "Info: Detected gated clock \"contador:contador1\|Equal4~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:contador1\|Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divider:div_clk\|D " "Info: Detected ripple clock \"Divider:div_clk\|D\" as buffer" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divider:div_clk\|D" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "contador:contador1\|Equal0~0 " "Info: Detected gated clock \"contador:contador1\|Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:contador1\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "contador:contador1\|Equal4~1 " "Info: Detected gated clock \"contador:contador1\|Equal4~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:contador1\|Equal4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Divider:div_clk\|count2\[7\] register Divider:div_clk\|count2\[8\] 248.26 MHz 4.028 ns Internal " "Info: Clock \"clk\" has Internal fmax of 248.26 MHz between source register \"Divider:div_clk\|count2\[7\]\" and destination register \"Divider:div_clk\|count2\[8\]\" (period= 4.028 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.814 ns + Longest register register " "Info: + Longest register to register delay is 3.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Divider:div_clk\|count2\[7\] 1 REG LCFF_X40_Y10_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y10_N15; Fanout = 3; REG Node = 'Divider:div_clk\|count2\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divider:div_clk|count2[7] } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.438 ns) 1.159 ns Divider:div_clk\|Equal2~1 2 COMB LCCOMB_X43_Y10_N26 1 " "Info: 2: + IC(0.721 ns) + CELL(0.438 ns) = 1.159 ns; Loc. = LCCOMB_X43_Y10_N26; Fanout = 1; COMB Node = 'Divider:div_clk\|Equal2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { Divider:div_clk|count2[7] Divider:div_clk|Equal2~1 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 1.831 ns Divider:div_clk\|Equal2~2 3 COMB LCCOMB_X43_Y10_N28 13 " "Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 1.831 ns; Loc. = LCCOMB_X43_Y10_N28; Fanout = 13; COMB Node = 'Divider:div_clk\|Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { Divider:div_clk|Equal2~1 Divider:div_clk|Equal2~2 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.420 ns) 2.518 ns Divider:div_clk\|count2\[0\]~16 4 COMB LCCOMB_X43_Y10_N22 10 " "Info: 4: + IC(0.267 ns) + CELL(0.420 ns) = 2.518 ns; Loc. = LCCOMB_X43_Y10_N22; Fanout = 10; COMB Node = 'Divider:div_clk\|count2\[0\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { Divider:div_clk|Equal2~2 Divider:div_clk|count2[0]~16 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.660 ns) 3.814 ns Divider:div_clk\|count2\[8\] 5 REG LCFF_X40_Y10_N17 3 " "Info: 5: + IC(0.636 ns) + CELL(0.660 ns) = 3.814 ns; Loc. = LCFF_X40_Y10_N17; Fanout = 3; REG Node = 'Divider:div_clk\|count2\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { Divider:div_clk|count2[0]~16 Divider:div_clk|count2[8] } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 50.81 % ) " "Info: Total cell delay = 1.938 ns ( 50.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.876 ns ( 49.19 % ) " "Info: Total interconnect delay = 1.876 ns ( 49.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.814 ns" { Divider:div_clk|count2[7] Divider:div_clk|Equal2~1 Divider:div_clk|Equal2~2 Divider:div_clk|count2[0]~16 Divider:div_clk|count2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.814 ns" { Divider:div_clk|count2[7] {} Divider:div_clk|Equal2~1 {} Divider:div_clk|Equal2~2 {} Divider:div_clk|count2[0]~16 {} Divider:div_clk|count2[8] {} } { 0.000ns 0.721ns 0.252ns 0.267ns 0.636ns } { 0.000ns 0.438ns 0.420ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.608 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 40 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 2.608 ns Divider:div_clk\|count2\[8\] 3 REG LCFF_X40_Y10_N17 3 " "Info: 3: + IC(0.979 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X40_Y10_N17; Fanout = 3; REG Node = 'Divider:div_clk\|count2\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clk~clkctrl Divider:div_clk|count2[8] } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 58.13 % ) " "Info: Total cell delay = 1.516 ns ( 58.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 41.87 % ) " "Info: Total interconnect delay = 1.092 ns ( 41.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl Divider:div_clk|count2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count2[8] {} } { 0.000ns 0.000ns 0.113ns 0.979ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.608 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 40 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 2.608 ns Divider:div_clk\|count2\[7\] 3 REG LCFF_X40_Y10_N15 3 " "Info: 3: + IC(0.979 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X40_Y10_N15; Fanout = 3; REG Node = 'Divider:div_clk\|count2\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clk~clkctrl Divider:div_clk|count2[7] } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 58.13 % ) " "Info: Total cell delay = 1.516 ns ( 58.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 41.87 % ) " "Info: Total interconnect delay = 1.092 ns ( 41.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl Divider:div_clk|count2[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count2[7] {} } { 0.000ns 0.000ns 0.113ns 0.979ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl Divider:div_clk|count2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count2[8] {} } { 0.000ns 0.000ns 0.113ns 0.979ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl Divider:div_clk|count2[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count2[7] {} } { 0.000ns 0.000ns 0.113ns 0.979ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.814 ns" { Divider:div_clk|count2[7] Divider:div_clk|Equal2~1 Divider:div_clk|Equal2~2 Divider:div_clk|count2[0]~16 Divider:div_clk|count2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.814 ns" { Divider:div_clk|count2[7] {} Divider:div_clk|Equal2~1 {} Divider:div_clk|Equal2~2 {} Divider:div_clk|count2[0]~16 {} Divider:div_clk|count2[8] {} } { 0.000ns 0.721ns 0.252ns 0.267ns 0.636ns } { 0.000ns 0.438ns 0.420ns 0.420ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl Divider:div_clk|count2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count2[8] {} } { 0.000ns 0.000ns 0.113ns 0.979ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl Divider:div_clk|count2[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count2[7] {} } { 0.000ns 0.000ns 0.113ns 0.979ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "contador:contador1\|\\process_2:count\[0\] sel\[0\] clk -3.465 ns register " "Info: tsu for register \"contador:contador1\|\\process_2:count\[0\]\" (data pin = \"sel\[0\]\", clock pin = \"clk\") is -3.465 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.052 ns + Longest pin register " "Info: + Longest pin to register delay is 3.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[0\] 1 CLK PIN_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 1.705 ns contador:contador1\|Equal4~1 2 COMB LCCOMB_X64_Y19_N14 4 " "Info: 2: + IC(0.431 ns) + CELL(0.275 ns) = 1.705 ns; Loc. = LCCOMB_X64_Y19_N14; Fanout = 4; COMB Node = 'contador:contador1\|Equal4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { sel[0] contador:contador1|Equal4~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.660 ns) 3.052 ns contador:contador1\|\\process_2:count\[0\] 3 REG LCFF_X62_Y19_N1 4 " "Info: 3: + IC(0.687 ns) + CELL(0.660 ns) = 3.052 ns; Loc. = LCFF_X62_Y19_N1; Fanout = 4; REG Node = 'contador:contador1\|\\process_2:count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { contador:contador1|Equal4~1 contador:contador1|\process_2:count[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 63.37 % ) " "Info: Total cell delay = 1.934 ns ( 63.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 36.63 % ) " "Info: Total interconnect delay = 1.118 ns ( 36.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { sel[0] contador:contador1|Equal4~1 contador:contador1|\process_2:count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { sel[0] {} sel[0]~combout {} contador:contador1|Equal4~1 {} contador:contador1|\process_2:count[0] {} } { 0.000ns 0.000ns 0.431ns 0.687ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.481 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.787 ns) 3.514 ns Divider:div_clk\|D 2 REG LCFF_X33_Y10_N23 2 " "Info: 2: + IC(1.748 ns) + CELL(0.787 ns) = 3.514 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.000 ns) 4.922 ns Divider:div_clk\|D~clkctrl 3 COMB CLKCTRL_G12 12 " "Info: 3: + IC(1.408 ns) + CELL(0.000 ns) = 4.922 ns; Loc. = CLKCTRL_G12; Fanout = 12; COMB Node = 'Divider:div_clk\|D~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { Divider:div_clk|D Divider:div_clk|D~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 6.481 ns contador:contador1\|\\process_2:count\[0\] 4 REG LCFF_X62_Y19_N1 4 " "Info: 4: + IC(1.022 ns) + CELL(0.537 ns) = 6.481 ns; Loc. = LCFF_X62_Y19_N1; Fanout = 4; REG Node = 'contador:contador1\|\\process_2:count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { Divider:div_clk|D~clkctrl contador:contador1|\process_2:count[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 35.53 % ) " "Info: Total cell delay = 2.303 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.178 ns ( 64.47 % ) " "Info: Total interconnect delay = 4.178 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl contador:contador1|\process_2:count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} contador:contador1|\process_2:count[0] {} } { 0.000ns 0.000ns 1.748ns 1.408ns 1.022ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { sel[0] contador:contador1|Equal4~1 contador:contador1|\process_2:count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { sel[0] {} sel[0]~combout {} contador:contador1|Equal4~1 {} contador:contador1|\process_2:count[0] {} } { 0.000ns 0.000ns 0.431ns 0.687ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl contador:contador1|\process_2:count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} contador:contador1|\process_2:count[0] {} } { 0.000ns 0.000ns 1.748ns 1.408ns 1.022ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sel\[0\] s\[2\] contador:contador1\|q1\[1\] 13.033 ns register " "Info: tco from clock \"sel\[0\]\" to destination pin \"s\[2\]\" through register \"contador:contador1\|q1\[1\]\" is 13.033 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] source 3.893 ns + Longest register " "Info: + Longest clock path from clock \"sel\[0\]\" to source register is 3.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[0\] 1 CLK PIN_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.275 ns) 1.707 ns contador:contador1\|Equal4~0 2 COMB LCCOMB_X64_Y19_N30 3 " "Info: 2: + IC(0.433 ns) + CELL(0.275 ns) = 1.707 ns; Loc. = LCCOMB_X64_Y19_N30; Fanout = 3; COMB Node = 'contador:contador1\|Equal4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { sel[0] contador:contador1|Equal4~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.000 ns) 2.241 ns contador:contador1\|Equal4~0clkctrl 3 COMB CLKCTRL_G4 3 " "Info: 3: + IC(0.534 ns) + CELL(0.000 ns) = 2.241 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'contador:contador1\|Equal4~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { contador:contador1|Equal4~0 contador:contador1|Equal4~0clkctrl } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.275 ns) 3.893 ns contador:contador1\|q1\[1\] 4 REG LCCOMB_X64_Y19_N10 1 " "Info: 4: + IC(1.377 ns) + CELL(0.275 ns) = 3.893 ns; Loc. = LCCOMB_X64_Y19_N10; Fanout = 1; REG Node = 'contador:contador1\|q1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { contador:contador1|Equal4~0clkctrl contador:contador1|q1[1] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.549 ns ( 39.79 % ) " "Info: Total cell delay = 1.549 ns ( 39.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.344 ns ( 60.21 % ) " "Info: Total interconnect delay = 2.344 ns ( 60.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.893 ns" { sel[0] contador:contador1|Equal4~0 contador:contador1|Equal4~0clkctrl contador:contador1|q1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.893 ns" { sel[0] {} sel[0]~combout {} contador:contador1|Equal4~0 {} contador:contador1|Equal4~0clkctrl {} contador:contador1|q1[1] {} } { 0.000ns 0.000ns 0.433ns 0.534ns 1.377ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.140 ns + Longest register pin " "Info: + Longest register to pin delay is 9.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:contador1\|q1\[1\] 1 REG LCCOMB_X64_Y19_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X64_Y19_N10; Fanout = 1; REG Node = 'contador:contador1\|q1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|q1[1] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.438 ns) 0.716 ns contador:contador1\|Mux1~0 2 COMB LCCOMB_X64_Y19_N4 1 " "Info: 2: + IC(0.278 ns) + CELL(0.438 ns) = 0.716 ns; Loc. = LCCOMB_X64_Y19_N4; Fanout = 1; COMB Node = 'contador:contador1\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { contador:contador1|q1[1] contador:contador1|Mux1~0 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 1.238 ns contador:contador1\|Mux1~1 3 COMB LCCOMB_X64_Y19_N8 7 " "Info: 3: + IC(0.247 ns) + CELL(0.275 ns) = 1.238 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 7; COMB Node = 'contador:contador1\|Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { contador:contador1|Mux1~0 contador:contador1|Mux1~1 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.868 ns) + CELL(0.438 ns) 5.544 ns seg7:conversor\|Mux4~0 4 COMB LCCOMB_X28_Y1_N20 1 " "Info: 4: + IC(3.868 ns) + CELL(0.438 ns) = 5.544 ns; Loc. = LCCOMB_X28_Y1_N20; Fanout = 1; COMB Node = 'seg7:conversor\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { contador:contador1|Mux1~1 seg7:conversor|Mux4~0 } "NODE_NAME" } } { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/seg7.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(2.778 ns) 9.140 ns s\[2\] 5 PIN PIN_AC12 0 " "Info: 5: + IC(0.818 ns) + CELL(2.778 ns) = 9.140 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 's\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.596 ns" { seg7:conversor|Mux4~0 s[2] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.929 ns ( 42.99 % ) " "Info: Total cell delay = 3.929 ns ( 42.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.211 ns ( 57.01 % ) " "Info: Total interconnect delay = 5.211 ns ( 57.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.140 ns" { contador:contador1|q1[1] contador:contador1|Mux1~0 contador:contador1|Mux1~1 seg7:conversor|Mux4~0 s[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.140 ns" { contador:contador1|q1[1] {} contador:contador1|Mux1~0 {} contador:contador1|Mux1~1 {} seg7:conversor|Mux4~0 {} s[2] {} } { 0.000ns 0.278ns 0.247ns 3.868ns 0.818ns } { 0.000ns 0.438ns 0.275ns 0.438ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.893 ns" { sel[0] contador:contador1|Equal4~0 contador:contador1|Equal4~0clkctrl contador:contador1|q1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.893 ns" { sel[0] {} sel[0]~combout {} contador:contador1|Equal4~0 {} contador:contador1|Equal4~0clkctrl {} contador:contador1|q1[1] {} } { 0.000ns 0.000ns 0.433ns 0.534ns 1.377ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.140 ns" { contador:contador1|q1[1] contador:contador1|Mux1~0 contador:contador1|Mux1~1 seg7:conversor|Mux4~0 s[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.140 ns" { contador:contador1|q1[1] {} contador:contador1|Mux1~0 {} contador:contador1|Mux1~1 {} seg7:conversor|Mux4~0 {} s[2] {} } { 0.000ns 0.278ns 0.247ns 3.868ns 0.818ns } { 0.000ns 0.438ns 0.275ns 0.438ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sel\[1\] s\[2\] 10.222 ns Longest " "Info: Longest tpd from source pin \"sel\[1\]\" to destination pin \"s\[2\]\" is 10.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[1\] 1 CLK PIN_N26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 9; CLK Node = 'sel\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.419 ns) 1.798 ns contador:contador1\|Mux1~0 2 COMB LCCOMB_X64_Y19_N4 1 " "Info: 2: + IC(0.380 ns) + CELL(0.419 ns) = 1.798 ns; Loc. = LCCOMB_X64_Y19_N4; Fanout = 1; COMB Node = 'contador:contador1\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { sel[1] contador:contador1|Mux1~0 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 2.320 ns contador:contador1\|Mux1~1 3 COMB LCCOMB_X64_Y19_N8 7 " "Info: 3: + IC(0.247 ns) + CELL(0.275 ns) = 2.320 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 7; COMB Node = 'contador:contador1\|Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { contador:contador1|Mux1~0 contador:contador1|Mux1~1 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.868 ns) + CELL(0.438 ns) 6.626 ns seg7:conversor\|Mux4~0 4 COMB LCCOMB_X28_Y1_N20 1 " "Info: 4: + IC(3.868 ns) + CELL(0.438 ns) = 6.626 ns; Loc. = LCCOMB_X28_Y1_N20; Fanout = 1; COMB Node = 'seg7:conversor\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { contador:contador1|Mux1~1 seg7:conversor|Mux4~0 } "NODE_NAME" } } { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/seg7.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(2.778 ns) 10.222 ns s\[2\] 5 PIN PIN_AC12 0 " "Info: 5: + IC(0.818 ns) + CELL(2.778 ns) = 10.222 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 's\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.596 ns" { seg7:conversor|Mux4~0 s[2] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.909 ns ( 48.02 % ) " "Info: Total cell delay = 4.909 ns ( 48.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.313 ns ( 51.98 % ) " "Info: Total interconnect delay = 5.313 ns ( 51.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.222 ns" { sel[1] contador:contador1|Mux1~0 contador:contador1|Mux1~1 seg7:conversor|Mux4~0 s[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.222 ns" { sel[1] {} sel[1]~combout {} contador:contador1|Mux1~0 {} contador:contador1|Mux1~1 {} seg7:conversor|Mux4~0 {} s[2] {} } { 0.000ns 0.000ns 0.380ns 0.247ns 3.868ns 0.818ns } { 0.000ns 0.999ns 0.419ns 0.275ns 0.438ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "contador:contador1\|\\process_1:count\[1\] sel\[0\] clk 4.817 ns register " "Info: th for register \"contador:contador1\|\\process_1:count\[1\]\" (data pin = \"sel\[0\]\", clock pin = \"clk\") is 4.817 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.482 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.787 ns) 3.514 ns Divider:div_clk\|D 2 REG LCFF_X33_Y10_N23 2 " "Info: 2: + IC(1.748 ns) + CELL(0.787 ns) = 3.514 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.000 ns) 4.922 ns Divider:div_clk\|D~clkctrl 3 COMB CLKCTRL_G12 12 " "Info: 3: + IC(1.408 ns) + CELL(0.000 ns) = 4.922 ns; Loc. = CLKCTRL_G12; Fanout = 12; COMB Node = 'Divider:div_clk\|D~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { Divider:div_clk|D Divider:div_clk|D~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 6.482 ns contador:contador1\|\\process_1:count\[1\] 4 REG LCFF_X64_Y19_N27 4 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 6.482 ns; Loc. = LCFF_X64_Y19_N27; Fanout = 4; REG Node = 'contador:contador1\|\\process_1:count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { Divider:div_clk|D~clkctrl contador:contador1|\process_1:count[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 35.53 % ) " "Info: Total cell delay = 2.303 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.179 ns ( 64.47 % ) " "Info: Total interconnect delay = 4.179 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.482 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl contador:contador1|\process_1:count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.482 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} contador:contador1|\process_1:count[1] {} } { 0.000ns 0.000ns 1.748ns 1.408ns 1.023ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.931 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[0\] 1 CLK PIN_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.419 ns) 1.847 ns contador:contador1\|\\process_1:count\[1\]~0 2 COMB LCCOMB_X64_Y19_N26 1 " "Info: 2: + IC(0.429 ns) + CELL(0.419 ns) = 1.847 ns; Loc. = LCCOMB_X64_Y19_N26; Fanout = 1; COMB Node = 'contador:contador1\|\\process_1:count\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { sel[0] contador:contador1|\process_1:count[1]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.931 ns contador:contador1\|\\process_1:count\[1\] 3 REG LCFF_X64_Y19_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.931 ns; Loc. = LCFF_X64_Y19_N27; Fanout = 4; REG Node = 'contador:contador1\|\\process_1:count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { contador:contador1|\process_1:count[1]~0 contador:contador1|\process_1:count[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 77.78 % ) " "Info: Total cell delay = 1.502 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.429 ns ( 22.22 % ) " "Info: Total interconnect delay = 0.429 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { sel[0] contador:contador1|\process_1:count[1]~0 contador:contador1|\process_1:count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.931 ns" { sel[0] {} sel[0]~combout {} contador:contador1|\process_1:count[1]~0 {} contador:contador1|\process_1:count[1] {} } { 0.000ns 0.000ns 0.429ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.482 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl contador:contador1|\process_1:count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.482 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} contador:contador1|\process_1:count[1] {} } { 0.000ns 0.000ns 1.748ns 1.408ns 1.023ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { sel[0] contador:contador1|\process_1:count[1]~0 contador:contador1|\process_1:count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.931 ns" { sel[0] {} sel[0]~combout {} contador:contador1|\process_1:count[1]~0 {} contador:contador1|\process_1:count[1] {} } { 0.000ns 0.000ns 0.429ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 15:12:42 2011 " "Info: Processing ended: Mon May 30 15:12:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Info: Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
