Analysis & Synthesis report for parallel_fpga
Fri Nov 28 02:39:31 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|state
 12. State Machine - |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch|state
 13. State Machine - |dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd|state
 14. State Machine - |dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq|state
 15. State Machine - |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if|state
 16. State Machine - |dsa_de1soc_top|jtag_avalon_adapter:u_adapter|state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 25. Source assignments for dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 26. Source assignments for dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Source assignments for dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. Source assignments for dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank0_rtl_0|altsyncram_h7s1:auto_generated
 29. Source assignments for dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank1_rtl_0|altsyncram_h7s1:auto_generated
 30. Source assignments for dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank2_rtl_0|altsyncram_h7s1:auto_generated
 31. Source assignments for dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank3_rtl_0|altsyncram_h7s1:auto_generated
 32. Parameter Settings for User Entity Instance: dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo
 33. Parameter Settings for User Entity Instance: dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|scfifo:rfifo
 34. Parameter Settings for User Entity Instance: dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller
 35. Parameter Settings for User Entity Instance: dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Parameter Settings for User Entity Instance: dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Parameter Settings for User Entity Instance: dsa_jtag_interface:u_jtag_if
 38. Parameter Settings for User Entity Instance: dsa_top:u_dsa
 39. Parameter Settings for User Entity Instance: dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq
 40. Parameter Settings for User Entity Instance: dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd
 41. Parameter Settings for User Entity Instance: dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit
 42. Parameter Settings for User Entity Instance: dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch
 43. Parameter Settings for User Entity Instance: dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch
 44. Parameter Settings for User Entity Instance: dsa_top:u_dsa|dsa_mem_banked:mem_inst
 45. Parameter Settings for User Entity Instance: dsa_top:u_dsa|dsa_datapath_simd:dp_simd
 46. Parameter Settings for Inferred Entity Instance: dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank0_rtl_0
 47. Parameter Settings for Inferred Entity Instance: dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank1_rtl_0
 48. Parameter Settings for Inferred Entity Instance: dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank2_rtl_0
 49. Parameter Settings for Inferred Entity Instance: dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank3_rtl_0
 50. Parameter Settings for Inferred Entity Instance: dsa_top:u_dsa|lpm_divide:Div0
 51. Parameter Settings for Inferred Entity Instance: dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|lpm_divide:Div0
 52. scfifo Parameter Settings by Entity Instance
 53. altsyncram Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit"
 55. Port Connectivity Checks: "dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 56. Port Connectivity Checks: "dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller"
 57. Port Connectivity Checks: "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic"
 58. Port Connectivity Checks: "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart"
 59. Post-Synthesis Netlist Statistics for Top Partition
 60. Elapsed Time Per Partition
 61. Analysis & Synthesis Messages
 62. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 28 02:39:30 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; parallel_fpga                               ;
; Top-level Entity Name           ; dsa_de1soc_top                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1420                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,098,176                                   ;
; Total DSP Blocks                ; 75                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; dsa_de1soc_top     ; parallel_fpga      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                          ; Library         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; dsa_jtag_system/synthesis/dsa_jtag_system.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/dsa_jtag_system.v                        ; dsa_jtag_system ;
; dsa_jtag_system/synthesis/submodules/altera_reset_controller.v     ; yes             ; User Verilog HDL File                        ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/altera_reset_controller.v     ; dsa_jtag_system ;
; dsa_jtag_system/synthesis/submodules/altera_reset_synchronizer.v   ; yes             ; User Verilog HDL File                        ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/altera_reset_synchronizer.v   ; dsa_jtag_system ;
; dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v   ; yes             ; User Verilog HDL File                        ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v   ; dsa_jtag_system ;
; dsa_datapath.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv                                                    ;                 ;
; dsa_datapath_simd.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv                                               ;                 ;
; dsa_top.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv                                                         ;                 ;
; dsa_pixel_fetch_sequential.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv                                      ;                 ;
; dsa_pixel_fetch_simd.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv                                            ;                 ;
; dsa_pixel_fetch_unified.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv                                         ;                 ;
; dsa_control_fsm_simd.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv                                            ;                 ;
; dsa_control_fsm_sequential.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv                                      ;                 ;
; dsa_mem_banked.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_mem_banked.sv                                                  ;                 ;
; dsa_jtag_interface.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv                                              ;                 ;
; dsa_de1soc_top.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv                                                  ;                 ;
; jtag_avalon_adapter.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/jtag_avalon_adapter.sv                                             ;                 ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                     ;                 ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                  ;                 ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                   ;                 ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                   ;                 ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                   ;                 ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                   ;                 ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                 ;                 ;
; db/scfifo_3291.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/scfifo_3291.tdf                                                 ;                 ;
; db/a_dpfifo_5771.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/a_dpfifo_5771.tdf                                               ;                 ;
; db/a_fefifo_7cf.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/a_fefifo_7cf.tdf                                                ;                 ;
; db/cntr_vg7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/cntr_vg7.tdf                                                    ;                 ;
; db/altsyncram_7pu1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/altsyncram_7pu1.tdf                                             ;                 ;
; db/cntr_jgb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/cntr_jgb.tdf                                                    ;                 ;
; alt_jtag_atlantic.v                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                            ;                 ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                  ;                 ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                              ;                 ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                    ; altera_sld      ;
; db/ip/sld7c30a28e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/alt_sld_fab.v                                    ; alt_sld_fab     ;
; db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab     ;
; db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab     ;
; db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab     ;
; db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab     ;
; db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab     ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                               ;                 ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                 ;                 ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;                 ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;                 ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;                 ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;                 ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;                 ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;                 ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                     ;                 ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;                 ;
; db/altsyncram_h7s1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/altsyncram_h7s1.tdf                                             ;                 ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/decode_dla.tdf                                                  ;                 ;
; db/mux_tfb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/mux_tfb.tdf                                                     ;                 ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                 ;                 ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                ;                 ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                            ;                 ;
; db/lpm_divide_pbm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/lpm_divide_pbm.tdf                                              ;                 ;
; db/sign_div_unsign_vlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/sign_div_unsign_vlh.tdf                                         ;                 ;
; db/alt_u_div_40f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/alt_u_div_40f.tdf                                               ;                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1291           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2101           ;
;     -- 7 input functions                    ; 4              ;
;     -- 6 input functions                    ; 315            ;
;     -- 5 input functions                    ; 269            ;
;     -- 4 input functions                    ; 246            ;
;     -- <=3 input functions                  ; 1267           ;
;                                             ;                ;
; Dedicated logic registers                   ; 1420           ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2098176        ;
;                                             ;                ;
; Total DSP Blocks                            ; 75             ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1578           ;
; Total fan-out                               ; 22440          ;
; Average fan-out                             ; 5.59           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                        ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-----------------+
; |dsa_de1soc_top                                                                                                                         ; 2101 (29)           ; 1420 (0)                  ; 2098176           ; 75         ; 67   ; 0            ; |dsa_de1soc_top                                                                                                                                                                                                                                                                                                                                            ; dsa_de1soc_top                     ; work            ;
;    |dsa_jtag_interface:u_jtag_if|                                                                                                       ; 191 (191)           ; 257 (257)                 ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if                                                                                                                                                                                                                                                                                                               ; dsa_jtag_interface                 ; work            ;
;    |dsa_jtag_system:u_jtag_uart|                                                                                                        ; 98 (0)              ; 107 (0)                   ; 1024              ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart                                                                                                                                                                                                                                                                                                                ; dsa_jtag_system                    ; dsa_jtag_system ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                         ; altera_reset_controller            ; dsa_jtag_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                              ; altera_reset_synchronizer          ; dsa_jtag_system ;
;       |dsa_jtag_system_jtag_uart:jtag_uart|                                                                                             ; 98 (23)             ; 104 (8)                   ; 1024              ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                            ; dsa_jtag_system_jtag_uart          ; dsa_jtag_system ;
;          |alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|                                                                ; 29 (29)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                              ; alt_jtag_atlantic                  ; work            ;
;          |dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|                                                    ; 22 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r                                                                                                                                                                                                  ; dsa_jtag_system_jtag_uart_scfifo_r ; dsa_jtag_system ;
;             |scfifo:rfifo|                                                                                                              ; 22 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                     ; scfifo                             ; work            ;
;                |scfifo_3291:auto_generated|                                                                                             ; 22 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                          ; scfifo_3291                        ; work            ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 22 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                     ; a_dpfifo_5771                      ; work            ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 10 (4)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                             ; a_fefifo_7cf                       ; work            ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                        ; cntr_vg7                           ; work            ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                             ; altsyncram_7pu1                    ; work            ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                               ; cntr_jgb                           ; work            ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                     ; cntr_jgb                           ; work            ;
;          |dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w                                                                                                                                                                                                  ; dsa_jtag_system_jtag_uart_scfifo_w ; dsa_jtag_system ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                     ; scfifo                             ; work            ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                          ; scfifo_3291                        ; work            ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                     ; a_dpfifo_5771                      ; work            ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                             ; a_fefifo_7cf                       ; work            ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                        ; cntr_vg7                           ; work            ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                             ; altsyncram_7pu1                    ; work            ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                               ; cntr_jgb                           ; work            ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                     ; cntr_jgb                           ; work            ;
;    |dsa_top:u_dsa|                                                                                                                      ; 1670 (284)          ; 946 (189)                 ; 2097152           ; 75         ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa                                                                                                                                                                                                                                                                                                                              ; dsa_top                            ; work            ;
;       |dsa_control_fsm_sequential:fsm_seq|                                                                                              ; 119 (119)           ; 72 (72)                   ; 0                 ; 1          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq                                                                                                                                                                                                                                                                                           ; dsa_control_fsm_sequential         ; work            ;
;       |dsa_control_fsm_simd:fsm_simd|                                                                                                   ; 106 (106)           ; 69 (69)                   ; 0                 ; 1          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd                                                                                                                                                                                                                                                                                                ; dsa_control_fsm_simd               ; work            ;
;       |dsa_datapath:dp_seq|                                                                                                             ; 32 (32)             ; 9 (9)                     ; 0                 ; 7          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_datapath:dp_seq                                                                                                                                                                                                                                                                                                          ; dsa_datapath                       ; work            ;
;       |dsa_datapath_simd:dp_simd|                                                                                                       ; 192 (192)           ; 33 (33)                   ; 0                 ; 44         ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_datapath_simd:dp_simd                                                                                                                                                                                                                                                                                                    ; dsa_datapath_simd                  ; work            ;
;       |dsa_mem_banked:mem_inst|                                                                                                         ; 203 (63)            ; 14 (2)                    ; 2097152           ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst                                                                                                                                                                                                                                                                                                      ; dsa_mem_banked                     ; work            ;
;          |altsyncram:bank0_rtl_0|                                                                                                       ; 35 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank0_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                         ; work            ;
;             |altsyncram_h7s1:auto_generated|                                                                                            ; 35 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank0_rtl_0|altsyncram_h7s1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_h7s1                    ; work            ;
;                |decode_dla:decode2|                                                                                                     ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank0_rtl_0|altsyncram_h7s1:auto_generated|decode_dla:decode2                                                                                                                                                                                                                             ; decode_dla                         ; work            ;
;                |mux_tfb:mux3|                                                                                                           ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank0_rtl_0|altsyncram_h7s1:auto_generated|mux_tfb:mux3                                                                                                                                                                                                                                   ; mux_tfb                            ; work            ;
;          |altsyncram:bank1_rtl_0|                                                                                                       ; 35 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank1_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                         ; work            ;
;             |altsyncram_h7s1:auto_generated|                                                                                            ; 35 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank1_rtl_0|altsyncram_h7s1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_h7s1                    ; work            ;
;                |decode_dla:decode2|                                                                                                     ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank1_rtl_0|altsyncram_h7s1:auto_generated|decode_dla:decode2                                                                                                                                                                                                                             ; decode_dla                         ; work            ;
;                |mux_tfb:mux3|                                                                                                           ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank1_rtl_0|altsyncram_h7s1:auto_generated|mux_tfb:mux3                                                                                                                                                                                                                                   ; mux_tfb                            ; work            ;
;          |altsyncram:bank2_rtl_0|                                                                                                       ; 35 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank2_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                         ; work            ;
;             |altsyncram_h7s1:auto_generated|                                                                                            ; 35 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank2_rtl_0|altsyncram_h7s1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_h7s1                    ; work            ;
;                |decode_dla:decode2|                                                                                                     ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank2_rtl_0|altsyncram_h7s1:auto_generated|decode_dla:decode2                                                                                                                                                                                                                             ; decode_dla                         ; work            ;
;                |mux_tfb:mux3|                                                                                                           ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank2_rtl_0|altsyncram_h7s1:auto_generated|mux_tfb:mux3                                                                                                                                                                                                                                   ; mux_tfb                            ; work            ;
;          |altsyncram:bank3_rtl_0|                                                                                                       ; 35 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank3_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                         ; work            ;
;             |altsyncram_h7s1:auto_generated|                                                                                            ; 35 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank3_rtl_0|altsyncram_h7s1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_h7s1                    ; work            ;
;                |decode_dla:decode2|                                                                                                     ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank3_rtl_0|altsyncram_h7s1:auto_generated|decode_dla:decode2                                                                                                                                                                                                                             ; decode_dla                         ; work            ;
;                |mux_tfb:mux3|                                                                                                           ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank3_rtl_0|altsyncram_h7s1:auto_generated|mux_tfb:mux3                                                                                                                                                                                                                                   ; mux_tfb                            ; work            ;
;       |dsa_pixel_fetch_unified:fetch_unit|                                                                                              ; 477 (0)             ; 560 (0)                   ; 0                 ; 14         ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit                                                                                                                                                                                                                                                                                           ; dsa_pixel_fetch_unified            ; work            ;
;          |dsa_pixel_fetch_sequential:seq_fetch|                                                                                         ; 72 (72)             ; 127 (127)                 ; 0                 ; 2          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch                                                                                                                                                                                                                                                      ; dsa_pixel_fetch_sequential         ; work            ;
;          |dsa_pixel_fetch_simd:simd_fetch|                                                                                              ; 405 (148)           ; 433 (433)                 ; 0                 ; 12         ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch                                                                                                                                                                                                                                                           ; dsa_pixel_fetch_simd               ; work            ;
;             |lpm_divide:Div0|                                                                                                           ; 257 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|lpm_divide:Div0                                                                                                                                                                                                                                           ; lpm_divide                         ; work            ;
;                |lpm_divide_pbm:auto_generated|                                                                                          ; 257 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|lpm_divide:Div0|lpm_divide_pbm:auto_generated                                                                                                                                                                                                             ; lpm_divide_pbm                     ; work            ;
;                   |sign_div_unsign_vlh:divider|                                                                                         ; 257 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|lpm_divide:Div0|lpm_divide_pbm:auto_generated|sign_div_unsign_vlh:divider                                                                                                                                                                                 ; sign_div_unsign_vlh                ; work            ;
;                      |alt_u_div_40f:divider|                                                                                            ; 257 (257)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|lpm_divide:Div0|lpm_divide_pbm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_40f:divider                                                                                                                                                           ; alt_u_div_40f                      ; work            ;
;       |lpm_divide:Div0|                                                                                                                 ; 257 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|lpm_divide:Div0                                                                                                                                                                                                                                                                                                              ; lpm_divide                         ; work            ;
;          |lpm_divide_pbm:auto_generated|                                                                                                ; 257 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|lpm_divide:Div0|lpm_divide_pbm:auto_generated                                                                                                                                                                                                                                                                                ; lpm_divide_pbm                     ; work            ;
;             |sign_div_unsign_vlh:divider|                                                                                               ; 257 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|lpm_divide:Div0|lpm_divide_pbm:auto_generated|sign_div_unsign_vlh:divider                                                                                                                                                                                                                                                    ; sign_div_unsign_vlh                ; work            ;
;                |alt_u_div_40f:divider|                                                                                                  ; 257 (257)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|dsa_top:u_dsa|lpm_divide:Div0|lpm_divide_pbm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_40f:divider                                                                                                                                                                                                                              ; alt_u_div_40f                      ; work            ;
;    |jtag_avalon_adapter:u_adapter|                                                                                                      ; 22 (22)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|jtag_avalon_adapter:u_adapter                                                                                                                                                                                                                                                                                                              ; jtag_avalon_adapter                ; work            ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                            ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input        ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                        ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 76 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab            ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 71 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric  ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (55)             ; 71 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                       ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                         ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |dsa_de1soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                     ; altera_sld      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                      ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank0_rtl_0|altsyncram_h7s1:auto_generated|ALTSYNCRAM                                                                                                                                    ; M10K block ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None ;
; dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank1_rtl_0|altsyncram_h7s1:auto_generated|ALTSYNCRAM                                                                                                                                    ; M10K block ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None ;
; dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank2_rtl_0|altsyncram_h7s1:auto_generated|ALTSYNCRAM                                                                                                                                    ; M10K block ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None ;
; dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank3_rtl_0|altsyncram_h7s1:auto_generated|ALTSYNCRAM                                                                                                                                    ; M10K block ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary            ;
+-------------------------------------------+-------------+
; Statistic                                 ; Number Used ;
+-------------------------------------------+-------------+
; Two Independent 18x18                     ; 37          ;
; Independent 18x18 plus 36                 ; 14          ;
; Sum of two 18x18                          ; 5           ;
; Independent 27x27                         ; 19          ;
; Total number of DSP blocks                ; 75          ;
;                                           ;             ;
; Fixed Point Unsigned Multiplier           ; 80          ;
; Fixed Point Dedicated Pre-Adder           ; 4           ;
; Fixed Point Dedicated Coefficient Storage ; 2           ;
; Fixed Point Dedicated Output Adder Chain  ; 12          ;
+-------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File      ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |dsa_de1soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                      ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |dsa_de1soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                      ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |dsa_de1soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                      ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |dsa_de1soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                      ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |dsa_de1soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                      ;
; N/A    ; Qsys                    ; 18.1    ; N/A          ; N/A          ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart                                                                                                                                                                                                                                         ; dsa_jtag_system.qsys ;
; Altera ; altera_avalon_jtag_uart ; 18.1    ; N/A          ; N/A          ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart                                                                                                                                                                                                     ; dsa_jtag_system.qsys ;
; Altera ; altera_reset_controller ; 18.1    ; N/A          ; N/A          ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller                                                                                                                                                                                                  ; dsa_jtag_system.qsys ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|state ;
+-------------------+---------------+----------------+-------------------+-----------------------------------------------+
; Name              ; state.ST_DONE ; state.ST_FETCH ; state.ST_CALC_ALL ; state.ST_IDLE                                 ;
+-------------------+---------------+----------------+-------------------+-----------------------------------------------+
; state.ST_IDLE     ; 0             ; 0              ; 0                 ; 0                                             ;
; state.ST_CALC_ALL ; 0             ; 0              ; 1                 ; 1                                             ;
; state.ST_FETCH    ; 0             ; 1              ; 0                 ; 1                                             ;
; state.ST_DONE     ; 1             ; 0              ; 0                 ; 1                                             ;
+-------------------+---------------+----------------+-------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch|state                   ;
+------------------+---------------+------------------+------------------+------------------+------------------+----------------+---------------+
; Name             ; state.ST_DONE ; state.ST_FETCH_3 ; state.ST_FETCH_2 ; state.ST_FETCH_1 ; state.ST_FETCH_0 ; state.ST_SETUP ; state.ST_IDLE ;
+------------------+---------------+------------------+------------------+------------------+------------------+----------------+---------------+
; state.ST_IDLE    ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0             ;
; state.ST_SETUP   ; 0             ; 0                ; 0                ; 0                ; 0                ; 1              ; 1             ;
; state.ST_FETCH_0 ; 0             ; 0                ; 0                ; 0                ; 1                ; 0              ; 1             ;
; state.ST_FETCH_1 ; 0             ; 0                ; 0                ; 1                ; 0                ; 0              ; 1             ;
; state.ST_FETCH_2 ; 0             ; 0                ; 1                ; 0                ; 0                ; 0              ; 1             ;
; state.ST_FETCH_3 ; 0             ; 1                ; 0                ; 0                ; 0                ; 0              ; 1             ;
; state.ST_DONE    ; 1             ; 0                ; 0                ; 0                ; 0                ; 0              ; 1             ;
+------------------+---------------+------------------+------------------+------------------+------------------+----------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd|state                                                                                                                       ;
+------------------------+---------------------+--------------------+------------------+-------------------+---------------------+------------------------+---------------+---------------+---------------+
; Name                   ; state.ST_NEXT_GROUP ; state.ST_WRITE_ALL ; state.ST_WAIT_DP ; state.ST_START_DP ; state.ST_WAIT_FETCH ; state.ST_REQUEST_FETCH ; state.ST_INIT ; state.ST_IDLE ; state.ST_DONE ;
+------------------------+---------------------+--------------------+------------------+-------------------+---------------------+------------------------+---------------+---------------+---------------+
; state.ST_IDLE          ; 0                   ; 0                  ; 0                ; 0                 ; 0                   ; 0                      ; 0             ; 0             ; 0             ;
; state.ST_INIT          ; 0                   ; 0                  ; 0                ; 0                 ; 0                   ; 0                      ; 1             ; 1             ; 0             ;
; state.ST_REQUEST_FETCH ; 0                   ; 0                  ; 0                ; 0                 ; 0                   ; 1                      ; 0             ; 1             ; 0             ;
; state.ST_WAIT_FETCH    ; 0                   ; 0                  ; 0                ; 0                 ; 1                   ; 0                      ; 0             ; 1             ; 0             ;
; state.ST_START_DP      ; 0                   ; 0                  ; 0                ; 1                 ; 0                   ; 0                      ; 0             ; 1             ; 0             ;
; state.ST_WAIT_DP       ; 0                   ; 0                  ; 1                ; 0                 ; 0                   ; 0                      ; 0             ; 1             ; 0             ;
; state.ST_WRITE_ALL     ; 0                   ; 1                  ; 0                ; 0                 ; 0                   ; 0                      ; 0             ; 1             ; 0             ;
; state.ST_NEXT_GROUP    ; 1                   ; 0                  ; 0                ; 0                 ; 0                   ; 0                      ; 0             ; 1             ; 0             ;
; state.ST_DONE          ; 0                   ; 0                  ; 0                ; 0                 ; 0                   ; 0                      ; 0             ; 1             ; 1             ;
+------------------------+---------------------+--------------------+------------------+-------------------+---------------------+------------------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq|state                                                                                              ;
+------------------------+---------------+---------------------+----------------+----------------------+---------------------+------------------------+---------------+---------------+
; Name                   ; state.ST_DONE ; state.ST_NEXT_PIXEL ; state.ST_WRITE ; state.ST_INTERPOLATE ; state.ST_WAIT_FETCH ; state.ST_REQUEST_FETCH ; state.ST_INIT ; state.ST_IDLE ;
+------------------------+---------------+---------------------+----------------+----------------------+---------------------+------------------------+---------------+---------------+
; state.ST_IDLE          ; 0             ; 0                   ; 0              ; 0                    ; 0                   ; 0                      ; 0             ; 0             ;
; state.ST_INIT          ; 0             ; 0                   ; 0              ; 0                    ; 0                   ; 0                      ; 1             ; 1             ;
; state.ST_REQUEST_FETCH ; 0             ; 0                   ; 0              ; 0                    ; 0                   ; 1                      ; 0             ; 1             ;
; state.ST_WAIT_FETCH    ; 0             ; 0                   ; 0              ; 0                    ; 1                   ; 0                      ; 0             ; 1             ;
; state.ST_INTERPOLATE   ; 0             ; 0                   ; 0              ; 1                    ; 0                   ; 0                      ; 0             ; 1             ;
; state.ST_WRITE         ; 0             ; 0                   ; 1              ; 0                    ; 0                   ; 0                      ; 0             ; 1             ;
; state.ST_NEXT_PIXEL    ; 0             ; 1                   ; 0              ; 0                    ; 0                   ; 0                      ; 0             ; 1             ;
; state.ST_DONE          ; 1             ; 0                   ; 0              ; 0                    ; 0                   ; 0                      ; 0             ; 1             ;
+------------------------+---------------+---------------------+----------------+----------------------+---------------------+------------------------+---------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if|state                                                                                                                                                                           ;
+------------------------+-------------------+---------------------+----------------------+------------------------+------------------+----------------------+----------------------+----------------------+-------------------+---------------+
; Name                   ; state.ST_WAIT_MEM ; state.ST_BURST_READ ; state.ST_BURST_WRITE ; state.ST_SEND_RESPONSE ; state.ST_EXECUTE ; state.ST_RECV_DATA_3 ; state.ST_RECV_DATA_2 ; state.ST_RECV_DATA_1 ; state.ST_RECV_CMD ; state.ST_IDLE ;
+------------------------+-------------------+---------------------+----------------------+------------------------+------------------+----------------------+----------------------+----------------------+-------------------+---------------+
; state.ST_IDLE          ; 0                 ; 0                   ; 0                    ; 0                      ; 0                ; 0                    ; 0                    ; 0                    ; 0                 ; 0             ;
; state.ST_RECV_CMD      ; 0                 ; 0                   ; 0                    ; 0                      ; 0                ; 0                    ; 0                    ; 0                    ; 1                 ; 1             ;
; state.ST_RECV_DATA_1   ; 0                 ; 0                   ; 0                    ; 0                      ; 0                ; 0                    ; 0                    ; 1                    ; 0                 ; 1             ;
; state.ST_RECV_DATA_2   ; 0                 ; 0                   ; 0                    ; 0                      ; 0                ; 0                    ; 1                    ; 0                    ; 0                 ; 1             ;
; state.ST_RECV_DATA_3   ; 0                 ; 0                   ; 0                    ; 0                      ; 0                ; 1                    ; 0                    ; 0                    ; 0                 ; 1             ;
; state.ST_EXECUTE       ; 0                 ; 0                   ; 0                    ; 0                      ; 1                ; 0                    ; 0                    ; 0                    ; 0                 ; 1             ;
; state.ST_SEND_RESPONSE ; 0                 ; 0                   ; 0                    ; 1                      ; 0                ; 0                    ; 0                    ; 0                    ; 0                 ; 1             ;
; state.ST_BURST_WRITE   ; 0                 ; 0                   ; 1                    ; 0                      ; 0                ; 0                    ; 0                    ; 0                    ; 0                 ; 1             ;
; state.ST_BURST_READ    ; 0                 ; 1                   ; 0                    ; 0                      ; 0                ; 0                    ; 0                    ; 0                    ; 0                 ; 1             ;
; state.ST_WAIT_MEM      ; 1                 ; 0                   ; 0                    ; 0                      ; 0                ; 0                    ; 0                    ; 0                    ; 0                 ; 1             ;
+------------------------+-------------------+---------------------+----------------------+------------------------+------------------+----------------------+----------------------+----------------------+-------------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |dsa_de1soc_top|jtag_avalon_adapter:u_adapter|state                                           ;
+-------------------+-------------------+-------------------+-------------------+---------------+---------------+
; Name              ; state.ST_WRITE_TX ; state.ST_CHECK_TX ; state.ST_CHECK_RX ; state.ST_IDLE ; state.ST_WAIT ;
+-------------------+-------------------+-------------------+-------------------+---------------+---------------+
; state.ST_IDLE     ; 0                 ; 0                 ; 0                 ; 0             ; 0             ;
; state.ST_CHECK_RX ; 0                 ; 0                 ; 1                 ; 1             ; 0             ;
; state.ST_CHECK_TX ; 0                 ; 1                 ; 0                 ; 1             ; 0             ;
; state.ST_WRITE_TX ; 1                 ; 0                 ; 0                 ; 1             ; 0             ;
; state.ST_WAIT     ; 0                 ; 0                 ; 0                 ; 1             ; 1             ;
+-------------------+-------------------+-------------------+-------------------+---------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|rvalid                 ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|tck_t_dav              ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid        ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|write_stalled          ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|rdata[7]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|wdata[0]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|wdata[7]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|wdata[6]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|wdata[5]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|wdata[4]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|wdata[3]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|wdata[2]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|wdata[1]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|write_valid            ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|rdata[0]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|read_req               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|write                  ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|rdata[1]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|read                   ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|rdata[6]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|rdata[5]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|rdata[4]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|rdata[3]               ; yes                                                              ; yes                                        ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|rdata[2]               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 26                                                                                                            ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                            ; Reason for Removal                                                                                            ;
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch|base_addr_r[0..17] ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|img_base_addr_r[0..17]  ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[0][15]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[0][14]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[0][13]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[0][12]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[0][11]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[0][10]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[0][9]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[0][8]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[1][15]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[1][14]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[1][13]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[1][12]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[1][11]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[1][10]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[1][9]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[1][8]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[2][15]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[2][14]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[2][13]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[2][12]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[2][11]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[2][10]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[2][9]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[2][8]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[3][15]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[3][14]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[3][13]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[3][12]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[3][11]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[3][10]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[3][9]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|a[3][8]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[0][15]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[0][14]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[0][13]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[0][12]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[0][11]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[0][10]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[0][9]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[0][8]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[1][15]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[1][14]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[1][13]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[1][12]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[1][11]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[1][10]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[1][9]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[1][8]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[2][15]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[2][14]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[2][13]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[2][12]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[2][11]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[2][10]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[2][9]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[2][8]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[3][15]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[3][14]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[3][13]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[3][12]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[3][11]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[3][10]                ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[3][9]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|b[3][8]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd|pixels_processed[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_jtag_interface:u_jtag_if|response_buffer_4[0..2]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][17] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][16] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][15] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][14] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][13] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][12] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][11] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][10] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][9]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][8]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][17] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][16] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][15] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][14] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][13] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][12] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][11] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][10] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][9]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][8]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][17] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][16] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][15] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][14] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][13] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][12] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][11] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][10] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][9]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][8]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][17] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][16] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][15] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][14] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][13] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][12] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][11] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][10] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][9]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][8]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][7]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][6]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][5]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][4]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][3]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][2]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][1]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][0]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][7]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][6]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][5]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][4]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][3]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][2]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][1]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][0]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][7]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][6]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][5]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][4]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][3]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][2]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][1]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][0]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][7]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][6]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][5]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][4]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][3]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][2]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][1]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][0]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][17]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][16]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][15]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][14]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][13]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][12]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][11]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][10]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][9]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][8]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][17]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][16]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][15]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][14]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][13]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][12]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][11]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][10]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][9]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][8]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][7]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][6]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][5]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][4]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][3]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][2]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][1]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][0]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][7]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][6]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][5]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][4]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][3]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][2]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][1]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][0]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][24] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][25] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][26] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][27] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][28] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][29] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][30] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][31] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][32] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][33] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_ll_pl[0][34] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][6]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][7]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][8]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][9]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][10] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][11] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][12] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][13] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][14] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][15] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][16] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][17] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][18] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][19] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][20] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][21] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][22] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][23] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][24] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][25] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][26] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][27] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][28] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][29] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult4~mult_hl_pl[0][30] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][24] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][25] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][26] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][27] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][28] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][29] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][30] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][31] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][32] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][33] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_ll_pl[0][34] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][6]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][7]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][8]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][9]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][10] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][11] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][12] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][13] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][14] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][15] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][16] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][17] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][18] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][19] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][20] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][21] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][22] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][23] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][24] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][25] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][26] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][27] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][28] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][29] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult3~mult_hl_pl[0][30] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][24] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][25] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][26] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][27] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][28] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][29] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][30] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][31] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][32] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][33] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_ll_pl[0][34] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][6]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][7]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][8]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][9]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][10] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][11] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][12] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][13] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][14] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][15] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][16] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][17] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][18] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][19] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][20] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][21] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][22] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][23] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][24] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][25] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][26] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][27] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][28] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][29] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult2~mult_hl_pl[0][30] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][24] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][25] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][26] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][27] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][28] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][29] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][30] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][31] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][32] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_ll_pl[0][33] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][6]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][7]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][8]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][9]  ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][10] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][11] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][12] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][13] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][14] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][15] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][16] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][17] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][18] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][19] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][20] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][21] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][22] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][23] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][24] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][25] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][26] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][27] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][28] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mult1~mult_hl_pl[0][29] ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][24]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][25]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][26]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][27]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][28]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][29]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][30]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][31]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][32]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_ll_pl[0][33]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][6]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][7]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][8]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][9]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][10]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][11]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][12]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][13]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][14]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][15]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][16]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][17]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][18]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][19]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][20]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][21]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][22]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][23]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][24]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][25]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][26]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][27]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][28]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult3~mult_hl_pl[0][29]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][24]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][25]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][26]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][27]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][28]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][29]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][30]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][31]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][32]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_ll_pl[0][33]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][6]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][7]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][8]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][9]                                                                     ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][10]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][11]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][12]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][13]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][14]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][15]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][16]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][17]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][18]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][19]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][20]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][21]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][22]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][23]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][24]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][25]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][26]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][27]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][28]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|Mult2~mult_hl_pl[0][29]                                                                    ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][15]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][15] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][15]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][15] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][15]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][15] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][14]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][14] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][14]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][14] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][14]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][14] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][13]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][13] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][13]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][13] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][13]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][13] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][12]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][12] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][12]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][12] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][12]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][12] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][11]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][11] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][11]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][11] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][11]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][11] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][10]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][10] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][10]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][10] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][10]        ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][10] ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][9]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][9]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][9]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][9]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][9]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][9]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][8]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][8]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][8]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][8]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][8]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][8]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][7]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][7]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][7]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][7]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][7]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][7]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][6]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][6]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][6]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][6]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][6]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][6]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][5]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][5]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][5]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][5]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][5]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][5]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][4]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][4]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][4]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][4]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][4]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][4]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][3]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][3]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][3]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][3]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][3]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][3]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][2]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][2]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][2]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][2]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][2]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][2]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][1]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][1]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][1]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][1]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][1]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][1]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[1][0]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][0]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[2][0]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][0]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[3][0]         ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|src_y_int[0][0]  ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[1][15]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][15]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[2][15]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][15]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[3][15]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][15]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[1][14]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][14]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[2][14]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][14]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[3][14]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][14]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[1][13]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][13]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[2][13]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][13]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[3][13]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][13]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[1][12]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][12]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[2][12]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][12]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[3][12]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][12]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[1][11]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][11]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[2][11]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][11]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[3][11]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][11]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[1][10]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][10]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[2][10]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][10]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[3][10]           ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][10]    ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[1][9]            ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][9]     ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[2][9]            ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][9]     ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[3][9]            ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][9]     ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[1][8]            ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][8]     ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[2][8]            ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][8]     ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[3][8]            ; Merged with dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|frac_y[0][8]     ;
; dsa_jtag_interface:u_jtag_if|response_len[3]                                                             ; Merged with dsa_jtag_interface:u_jtag_if|response_len[2]                                                      ;
; dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd|x_reg[1]                                                     ; Merged with dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd|x_reg[0]                                              ;
; dsa_jtag_interface:u_jtag_if|response_buffer_0[1..3]                                                     ; Merged with dsa_jtag_interface:u_jtag_if|response_buffer_0[0]                                                 ;
; dsa_jtag_interface:u_jtag_if|response_buffer_0[7]                                                        ; Merged with dsa_jtag_interface:u_jtag_if|response_buffer_0[5]                                                 ;
; dsa_jtag_interface:u_jtag_if|response_buffer_0[0]                                                        ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd|x_reg[0]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|base_x_r[0,1]           ; Stuck at GND due to stuck port data_in                                                                        ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|state~4                 ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|state~5                 ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|state~6                 ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch|state~4            ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch|state~5            ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch|state~6            ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd|state~4                                                      ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd|state~5                                                      ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd|state~6                                                      ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq|state~4                                                 ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq|state~5                                                 ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq|state~6                                                 ; Lost fanout                                                                                                   ;
; dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq|state~7                                                 ; Lost fanout                                                                                                   ;
; dsa_jtag_interface:u_jtag_if|state~14                                                                    ; Lost fanout                                                                                                   ;
; dsa_jtag_interface:u_jtag_if|state~15                                                                    ; Lost fanout                                                                                                   ;
; dsa_jtag_interface:u_jtag_if|state~16                                                                    ; Lost fanout                                                                                                   ;
; dsa_jtag_interface:u_jtag_if|state~17                                                                    ; Lost fanout                                                                                                   ;
; jtag_avalon_adapter:u_adapter|state~8                                                                    ; Lost fanout                                                                                                   ;
; jtag_avalon_adapter:u_adapter|state~9                                                                    ; Lost fanout                                                                                                   ;
; Total Number of Removed Registers = 524                                                                  ;                                                                                                               ;
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                     ;
+------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------+
; Register name                                        ; Reason for Removal        ; Registers Removed due to This Register                                                       ;
+------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------+
; dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd|x_reg[0] ; Stuck at GND              ; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|base_x_r[0] ;
;                                                      ; due to stuck port data_in ;                                                                                              ;
+------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1420  ;
; Number of registers using Synchronous Clear  ; 300   ;
; Number of registers using Synchronous Load   ; 84    ;
; Number of registers using Asynchronous Clear ; 1353  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1291  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dsa_jtag_interface:u_jtag_if|jtag_rx_ready                                                                                                                                                                                                                                                                                      ; 9       ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                  ; 14      ;
; jtag_avalon_adapter:u_adapter|av_read_n                                                                                                                                                                                                                                                                                         ; 5       ;
; dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                           ; 66      ;
; jtag_avalon_adapter:u_adapter|av_write_n                                                                                                                                                                                                                                                                                        ; 4       ;
; dsa_jtag_interface:u_jtag_if|scale_factor_reg[7]                                                                                                                                                                                                                                                                                ; 33      ;
; dsa_jtag_interface:u_jtag_if|img_width_reg[9]                                                                                                                                                                                                                                                                                   ; 3       ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                          ; 11      ;
; dsa_jtag_interface:u_jtag_if|img_height_reg[9]                                                                                                                                                                                                                                                                                  ; 1       ;
; dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                            ; 1       ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                           ; 2       ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                              ; 2       ;
; dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                            ; 1       ;
; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                              ; 1       ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch|img_width_r[9]                                                                                                                                                                                                                            ; 2       ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|img_width_r[9]                                                                                                                                                                                                                                 ; 2       ;
; dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|scale_factor_r[7]                                                                                                                                                                                                                              ; 30      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 19                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                       ;
+---------------------------------------------------------+---------------------------------------------------+------+
; Register Name                                           ; Megafunction                                      ; Type ;
+---------------------------------------------------------+---------------------------------------------------+------+
; dsa_top:u_dsa|dsa_mem_banked:mem_inst|read_data_0[0..7] ; dsa_top:u_dsa|dsa_mem_banked:mem_inst|bank0_rtl_0 ; RAM  ;
; dsa_top:u_dsa|dsa_mem_banked:mem_inst|read_data_1[0..7] ; dsa_top:u_dsa|dsa_mem_banked:mem_inst|bank1_rtl_0 ; RAM  ;
; dsa_top:u_dsa|dsa_mem_banked:mem_inst|read_data_2[0..7] ; dsa_top:u_dsa|dsa_mem_banked:mem_inst|bank2_rtl_0 ; RAM  ;
; dsa_top:u_dsa|dsa_mem_banked:mem_inst|read_data_3[0..7] ; dsa_top:u_dsa|dsa_mem_banked:mem_inst|bank3_rtl_0 ; RAM  ;
+---------------------------------------------------------+---------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|simd_enable                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|count[2]    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|mem_writes_count[30]                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|td_shift[8] ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd|pixels_processed[13]                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq|pixels_processed[13]                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|td_shift[7] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |dsa_de1soc_top|dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|td_shift[5] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|capture_cnt[4]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if|mem_data_out[4]                                                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq|x_reg[7]                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq|y_reg[7]                                                                                 ;
; 5:1                ; 14 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd|x_reg[15]                                                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd|y_reg[2]                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p11[0][3]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p11[1][7]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p11[2][7]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p11[3][1]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p01[0][7]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p01[1][2]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p01[2][7]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p01[3][2]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p10[0][4]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p10[1][4]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p10[2][0]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p10[3][2]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p00[0][3]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p00[1][5]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p00[2][6]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|p00[3][2]                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if|response_buffer_0[0]                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|fetch_cnt[0]                                             ;
; 7:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if|burst_remaining[31]                                                                                          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if|burst_remaining[1]                                                                                           ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 0 LEs                ; 1360 LEs               ; Yes        ; |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if|response_buffer_2[1]                                                                                         ;
; 20:1               ; 2 bits    ; 26 LEs        ; 20 LEs               ; 6 LEs                  ; Yes        ; |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if|jtag_tx_data[4]                                                                                              ;
; 258:1              ; 6 bits    ; 1032 LEs      ; 12 LEs               ; 1020 LEs               ; Yes        ; |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if|response_buffer_1[2]                                                                                         ;
; 260:1              ; 4 bits    ; 692 LEs       ; 48 LEs               ; 644 LEs                ; Yes        ; |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if|response_len[2]                                                                                              ;
; 19:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if|jtag_tx_data[0]                                                                                              ;
; 19:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if|jtag_tx_data[5]                                                                                              ;
; 262:1              ; 18 bits   ; 3132 LEs      ; 0 LEs                ; 3132 LEs               ; Yes        ; |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if|addr_reg[10]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |dsa_de1soc_top|dsa_top:u_dsa|final_mem_data_in[6]                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mux32                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_mem_banked:mem_inst|Mux7                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Mux1                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Selector2                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |dsa_de1soc_top|jtag_avalon_adapter:u_adapter|Selector5                                                                                                   ;
; 9:1                ; 18 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |dsa_de1soc_top|dsa_top:u_dsa|final_mem_addr[7]                                                                                                           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd|Selector66                                                                                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq|Selector64                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |dsa_de1soc_top|jtag_avalon_adapter:u_adapter|Selector7                                                                                                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |dsa_de1soc_top|dsa_jtag_interface:u_jtag_if|Selector50                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank0_rtl_0|altsyncram_h7s1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank1_rtl_0|altsyncram_h7s1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank2_rtl_0|altsyncram_h7s1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank3_rtl_0|altsyncram_h7s1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                     ;
+---------------------------+----------+--------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_jtag_interface:u_jtag_if ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ADDR_WIDTH     ; 18    ; Signed Integer                                   ;
; DATA_WIDTH     ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_top:u_dsa ;
+----------------+--------+----------------------------------+
; Parameter Name ; Value  ; Type                             ;
+----------------+--------+----------------------------------+
; ADDR_WIDTH     ; 18     ; Signed Integer                   ;
; IMG_WIDTH      ; 512    ; Signed Integer                   ;
; IMG_HEIGHT     ; 512    ; Signed Integer                   ;
; SIMD_WIDTH     ; 4      ; Signed Integer                   ;
; MEM_SIZE       ; 262144 ; Signed Integer                   ;
+----------------+--------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; IMG_WIDTH_MAX  ; 512   ; Signed Integer                                                       ;
; IMG_HEIGHT_MAX ; 512   ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; IMG_WIDTH_MAX  ; 512   ; Signed Integer                                                  ;
; IMG_HEIGHT_MAX ; 512   ; Signed Integer                                                  ;
; SIMD_WIDTH     ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; ADDR_WIDTH     ; 18    ; Signed Integer                                                       ;
; SIMD_WIDTH     ; 4     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 18    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 18    ; Signed Integer                                                                                       ;
; SIMD_WIDTH     ; 4     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_top:u_dsa|dsa_mem_banked:mem_inst ;
+----------------+--------+----------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                     ;
+----------------+--------+----------------------------------------------------------+
; MEM_SIZE       ; 262144 ; Signed Integer                                           ;
; ADDR_WIDTH     ; 18     ; Signed Integer                                           ;
; NUM_BANKS      ; 4      ; Signed Integer                                           ;
+----------------+--------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_top:u_dsa|dsa_datapath_simd:dp_simd ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank0_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                           ;
; WIDTHAD_A                          ; 16                   ; Untyped                                           ;
; NUMWORDS_A                         ; 65536                ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                           ;
; WIDTHAD_B                          ; 16                   ; Untyped                                           ;
; NUMWORDS_B                         ; 65536                ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_h7s1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank1_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                           ;
; WIDTHAD_A                          ; 16                   ; Untyped                                           ;
; NUMWORDS_A                         ; 65536                ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                           ;
; WIDTHAD_B                          ; 16                   ; Untyped                                           ;
; NUMWORDS_B                         ; 65536                ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_h7s1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank2_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                           ;
; WIDTHAD_A                          ; 16                   ; Untyped                                           ;
; NUMWORDS_A                         ; 65536                ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                           ;
; WIDTHAD_B                          ; 16                   ; Untyped                                           ;
; NUMWORDS_B                         ; 65536                ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_h7s1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank3_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                           ;
; WIDTHAD_A                          ; 16                   ; Untyped                                           ;
; NUMWORDS_A                         ; 65536                ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                           ;
; WIDTHAD_B                          ; 16                   ; Untyped                                           ;
; NUMWORDS_B                         ; 65536                ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_h7s1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsa_top:u_dsa|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                              ;
; LPM_WIDTHD             ; 8              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_pbm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                    ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                                                                 ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_pbm ; Untyped                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                          ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                      ;
; Entity Instance            ; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                     ;
; Entity Instance            ; dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 4                                                            ;
; Entity Instance                           ; dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank0_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 8                                                            ;
;     -- NUMWORDS_B                         ; 65536                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                     ;
; Entity Instance                           ; dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank1_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 8                                                            ;
;     -- NUMWORDS_B                         ; 65536                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                     ;
; Entity Instance                           ; dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank2_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 8                                                            ;
;     -- NUMWORDS_B                         ; 65536                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                     ;
; Entity Instance                           ; dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank3_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 8                                                            ;
;     -- NUMWORDS_B                         ; 65536                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                     ;
+-------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit"                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; seq_frac_x[7..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; seq_frac_y[7..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; img_base_addr    ; Input  ; Info     ; Stuck at GND                                                                        ;
; seq_busy         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; simd_busy        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                         ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                    ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                   ;
+----------------+--------+----------+-----------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                              ;
+----------------+--------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic"                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart"                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1344                        ;
;     CLR               ; 101                         ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 14                          ;
;     ENA CLR           ; 855                         ;
;     ENA CLR SCLR      ; 289                         ;
;     ENA CLR SCLR SLD  ; 3                           ;
;     ENA CLR SLD       ; 81                          ;
; arriav_lcell_comb     ; 2016                        ;
;     arith             ; 908                         ;
;         0 data inputs ; 64                          ;
;         1 data inputs ; 485                         ;
;         2 data inputs ; 173                         ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 60                          ;
;         5 data inputs ; 104                         ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 1086                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 222                         ;
;         3 data inputs ; 229                         ;
;         4 data inputs ; 172                         ;
;         5 data inputs ; 144                         ;
;         6 data inputs ; 301                         ;
;     shared            ; 18                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 16                          ;
; arriav_mac            ; 75                          ;
; boundary_port         ; 79                          ;
; stratixv_ram_block    ; 272                         ;
;                       ;                             ;
; Max LUT depth         ; 38.20                       ;
; Average LUT depth     ; 6.13                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 28 02:38:17 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off parallel_fpga -c parallel_fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dsa_jtag_system/synthesis/dsa_jtag_system.v
    Info (12023): Found entity 1: dsa_jtag_system File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/dsa_jtag_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file dsa_jtag_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file dsa_jtag_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 5 design units, including 5 entities, in source file dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v
    Info (12023): Found entity 1: dsa_jtag_system_jtag_uart_sim_scfifo_w File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: dsa_jtag_system_jtag_uart_scfifo_w File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: dsa_jtag_system_jtag_uart_sim_scfifo_r File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: dsa_jtag_system_jtag_uart_scfifo_r File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: dsa_jtag_system_jtag_uart File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v Line: 331
Warning (12019): Can't analyze file -- file testbench_fsms.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file dsa_datapath.sv
    Info (12023): Found entity 1: dsa_datapath File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file dsa_datapath_simd.sv
    Info (12023): Found entity 1: dsa_datapath_simd File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file dsa_simd_registers.sv
    Info (12023): Found entity 1: dsa_simd_registers File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_simd_registers.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: dsa_interpolation_tb File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/testbench.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file testbench_simd.sv
    Info (12023): Found entity 1: dsa_simd_tb File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/testbench_simd.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dsa_top.sv
    Info (12023): Found entity 1: dsa_top File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file dsa_top_tb.sv
    Info (12023): Found entity 1: dsa_top_tb File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dsa_pixel_fetch_sequential.sv
    Info (12023): Found entity 1: dsa_pixel_fetch_sequential File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file dsa_pixel_fetch_simd.sv
    Info (12023): Found entity 1: dsa_pixel_fetch_simd File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file dsa_pixel_fetch_unified.sv
    Info (12023): Found entity 1: dsa_pixel_fetch_unified File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file dsa_control_fsm_simd.sv
    Info (12023): Found entity 1: dsa_control_fsm_simd File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file dsa_control_fsm_sequential.sv
    Info (12023): Found entity 1: dsa_control_fsm_sequential File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file dsa_mem_banked.sv
    Info (12023): Found entity 1: dsa_mem_banked File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_mem_banked.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file dsa_jtag_interface.sv
    Info (12023): Found entity 1: dsa_jtag_interface File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file dsa_jtag_interface_tb.sv
    Info (12023): Found entity 1: dsa_jtag_interface_tb File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file dsa_de1soc_top.sv
    Info (12023): Found entity 1: dsa_de1soc_top File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file jtag_avalon_adapter.sv
    Info (12023): Found entity 1: jtag_avalon_adapter File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/jtag_avalon_adapter.sv Line: 7
Info (12127): Elaborating entity "dsa_de1soc_top" for the top level hierarchy
Info (12128): Elaborating entity "dsa_jtag_system" for hierarchy "dsa_jtag_system:u_jtag_uart" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 92
Info (12128): Elaborating entity "dsa_jtag_system_jtag_uart" for hierarchy "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/dsa_jtag_system.v Line: 31
Info (12128): Elaborating entity "dsa_jtag_system_jtag_uart_scfifo_w" for hierarchy "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "dsa_jtag_system_jtag_uart_scfifo_r" for hierarchy "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "dsa_jtag_system:u_jtag_uart|dsa_jtag_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/dsa_jtag_system.v Line: 94
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dsa_jtag_system:u_jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "jtag_avalon_adapter" for hierarchy "jtag_avalon_adapter:u_adapter" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 117
Info (12128): Elaborating entity "dsa_jtag_interface" for hierarchy "dsa_jtag_interface:u_jtag_if" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 153
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(90): object "data_reg_3" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 90
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(91): object "burst_count" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 91
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(102): object "response_buffer_0" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 102
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(102): object "response_buffer_1" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 102
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(102): object "response_buffer_2" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 102
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(102): object "response_buffer_3" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 102
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(103): object "response_buffer_4" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 103
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(103): object "response_buffer_5" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 103
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(103): object "response_buffer_6" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 103
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(103): object "response_buffer_7" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 103
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(104): object "response_buffer_8" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 104
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(104): object "response_buffer_9" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 104
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(104): object "response_buffer_10" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 104
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(104): object "response_buffer_11" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 104
Warning (10036): Verilog HDL or VHDL warning at dsa_jtag_interface.sv(105): object "response_buffer_12" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 105
Warning (10230): Verilog HDL assignment warning at dsa_jtag_interface.sv(372): truncated value with size 32 to match size of target (18) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 372
Warning (10230): Verilog HDL assignment warning at dsa_jtag_interface.sv(397): truncated value with size 32 to match size of target (18) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 397
Warning (10230): Verilog HDL assignment warning at dsa_jtag_interface.sv(407): truncated value with size 32 to match size of target (4) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 407
Warning (10230): Verilog HDL assignment warning at dsa_jtag_interface.sv(421): truncated value with size 32 to match size of target (18) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 421
Warning (10230): Verilog HDL assignment warning at dsa_jtag_interface.sv(439): truncated value with size 32 to match size of target (18) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv Line: 439
Info (12128): Elaborating entity "dsa_top" for hierarchy "dsa_top:u_dsa" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 180
Warning (10036): Verilog HDL or VHDL warning at dsa_top.sv(78): object "active_write_enable" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 78
Warning (10230): Verilog HDL assignment warning at dsa_top.sv(38): truncated value with size 32 to match size of target (16) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 38
Warning (10230): Verilog HDL assignment warning at dsa_top.sv(39): truncated value with size 32 to match size of target (16) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 39
Warning (10240): Verilog HDL Always Construct warning at dsa_top.sv(245): inferring latch(es) for variable "flops_count", which holds its previous value in one or more paths through the always construct File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 245
Info (10041): Inferred latch for "flops_count[0]" at dsa_top.sv(245) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 245
Info (10041): Inferred latch for "flops_count[1]" at dsa_top.sv(245) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 245
Info (10041): Inferred latch for "flops_count[2]" at dsa_top.sv(245) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 245
Info (12128): Elaborating entity "dsa_control_fsm_sequential" for hierarchy "dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 338
Info (10264): Verilog HDL Case Statement information at dsa_control_fsm_sequential.sv(77): all case item expressions in this case statement are onehot File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv Line: 77
Info (12128): Elaborating entity "dsa_control_fsm_simd" for hierarchy "dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 360
Warning (10230): Verilog HDL assignment warning at dsa_control_fsm_simd.sv(78): truncated value with size 32 to match size of target (16) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv Line: 78
Info (10264): Verilog HDL Case Statement information at dsa_control_fsm_simd.sv(65): all case item expressions in this case statement are onehot File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv Line: 65
Info (12128): Elaborating entity "dsa_pixel_fetch_unified" for hierarchy "dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 418
Info (12128): Elaborating entity "dsa_pixel_fetch_sequential" for hierarchy "dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv Line: 124
Warning (10036): Verilog HDL or VHDL warning at dsa_pixel_fetch_sequential.sv(49): object "img_height_r" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv Line: 49
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_sequential.sv(99): truncated value with size 32 to match size of target (18) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv Line: 99
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_sequential.sv(100): truncated value with size 32 to match size of target (18) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv Line: 100
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_sequential.sv(101): truncated value with size 32 to match size of target (18) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv Line: 101
Info (10264): Verilog HDL Case Statement information at dsa_pixel_fetch_sequential.sv(109): all case item expressions in this case statement are onehot File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv Line: 109
Info (10264): Verilog HDL Case Statement information at dsa_pixel_fetch_sequential.sv(126): all case item expressions in this case statement are onehot File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv Line: 126
Info (12128): Elaborating entity "dsa_pixel_fetch_simd" for hierarchy "dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv Line: 151
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(216): truncated value with size 32 to match size of target (5) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 216
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(224): truncated value with size 32 to match size of target (18) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 224
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(226): truncated value with size 32 to match size of target (18) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 226
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(231): truncated value with size 32 to match size of target (18) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 231
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(234): truncated value with size 32 to match size of target (5) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 234
Info (12128): Elaborating entity "dsa_mem_banked" for hierarchy "dsa_top:u_dsa|dsa_mem_banked:mem_inst" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 444
Info (12128): Elaborating entity "dsa_datapath" for hierarchy "dsa_top:u_dsa|dsa_datapath:dp_seq" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 461
Info (12128): Elaborating entity "dsa_datapath_simd" for hierarchy "dsa_top:u_dsa|dsa_datapath_simd:dp_simd" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 478
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.11.28.02:38:54 Progress: Loading sld7c30a28e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7c30a28e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dsa_top:u_dsa|dsa_mem_banked:mem_inst|bank0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dsa_top:u_dsa|dsa_mem_banked:mem_inst|bank1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dsa_top:u_dsa|dsa_mem_banked:mem_inst|bank2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dsa_top:u_dsa|dsa_mem_banked:mem_inst|bank3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsa_top:u_dsa|Div0" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 138
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch|Div0" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 73
Info (12130): Elaborated megafunction instantiation "dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank0_rtl_0"
Info (12133): Instantiated megafunction "dsa_top:u_dsa|dsa_mem_banked:mem_inst|altsyncram:bank0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h7s1.tdf
    Info (12023): Found entity 1: altsyncram_h7s1 File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/altsyncram_h7s1.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/decode_dla.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/mux_tfb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "dsa_top:u_dsa|lpm_divide:Div0" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 138
Info (12133): Instantiated megafunction "dsa_top:u_dsa|lpm_divide:Div0" with the following parameter: File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 138
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pbm.tdf
    Info (12023): Found entity 1: lpm_divide_pbm File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/lpm_divide_pbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_vlh File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/sign_div_unsign_vlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_40f.tdf
    Info (12023): Found entity 1: alt_u_div_40f File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/alt_u_div_40f.tdf Line: 22
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 15
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 15
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 15
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 15
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 15
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 15
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 15
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 17
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 17
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 17
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 17
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 17
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 17
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 17
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 337 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/output_files/parallel_fpga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 8
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 8
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 8
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv Line: 9
Info (21057): Implemented 3441 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 3022 logic cells
    Info (21064): Implemented 272 RAM segments
    Info (21062): Implemented 75 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 5259 megabytes
    Info: Processing ended: Fri Nov 28 02:39:31 2025
    Info: Elapsed time: 00:01:14
    Info: Total CPU time (on all processors): 00:02:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/output_files/parallel_fpga.map.smsg.


