<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: CRPT_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">CRPT_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5e7a7f564d3ce88c85db88ca7003ad94"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a5e7a7f564d3ce88c85db88ca7003ad94">INTEN</a></td></tr>
<tr class="separator:a5e7a7f564d3ce88c85db88ca7003ad94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfd04fb8d5783a989f1bc65fd7aafd3d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#abfd04fb8d5783a989f1bc65fd7aafd3d">INTSTS</a></td></tr>
<tr class="separator:abfd04fb8d5783a989f1bc65fd7aafd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c73f795c21e4501eac484f294aea31"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#ab7c73f795c21e4501eac484f294aea31">PRNG_CTL</a></td></tr>
<tr class="separator:ab7c73f795c21e4501eac484f294aea31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b3c304a6726aeb8b4c52d7f39988e49"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a3b3c304a6726aeb8b4c52d7f39988e49">PRNG_SEED</a></td></tr>
<tr class="separator:a3b3c304a6726aeb8b4c52d7f39988e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09104a5838aec3935acbf047eaa9832"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#af09104a5838aec3935acbf047eaa9832">PRNG_KEY</a> [8]</td></tr>
<tr class="separator:af09104a5838aec3935acbf047eaa9832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2ee086b7ff370bdeccd6a5b2e34ba88"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#af2ee086b7ff370bdeccd6a5b2e34ba88">AES_FDBCK</a> [4]</td></tr>
<tr class="separator:af2ee086b7ff370bdeccd6a5b2e34ba88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940cfc5bcc002b119ae9d85d0811723b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a940cfc5bcc002b119ae9d85d0811723b">TDES_FDBCKH</a></td></tr>
<tr class="separator:a940cfc5bcc002b119ae9d85d0811723b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca8df494ab7bb24676225b91c9d7161"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a7ca8df494ab7bb24676225b91c9d7161">TDES_FDBCKL</a></td></tr>
<tr class="separator:a7ca8df494ab7bb24676225b91c9d7161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac8f702137dfa3484f194be66818e11"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#afac8f702137dfa3484f194be66818e11">AES_CTL</a></td></tr>
<tr class="separator:afac8f702137dfa3484f194be66818e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9dbe6e2c2a00919bed2403bbf11cdca"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#ad9dbe6e2c2a00919bed2403bbf11cdca">AES_STS</a></td></tr>
<tr class="separator:ad9dbe6e2c2a00919bed2403bbf11cdca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2f3e84cc902defaa1aee792a7f186e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a6f2f3e84cc902defaa1aee792a7f186e">AES_DATIN</a></td></tr>
<tr class="separator:a6f2f3e84cc902defaa1aee792a7f186e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332f8c0dbf9a8bb60b86e06393693ca8"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a332f8c0dbf9a8bb60b86e06393693ca8">AES_DATOUT</a></td></tr>
<tr class="separator:a332f8c0dbf9a8bb60b86e06393693ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a325639559c3954ada0977c781d507634"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a325639559c3954ada0977c781d507634">AES0_KEY</a> [8]</td></tr>
<tr class="separator:a325639559c3954ada0977c781d507634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d2e9576f9553477291c60e97428dcff"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a1d2e9576f9553477291c60e97428dcff">AES0_IV</a> [4]</td></tr>
<tr class="separator:a1d2e9576f9553477291c60e97428dcff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2433da1e91dd3264c09e8f6e3b34a43f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a2433da1e91dd3264c09e8f6e3b34a43f">AES0_SADDR</a></td></tr>
<tr class="separator:a2433da1e91dd3264c09e8f6e3b34a43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f54d21a0ab7df31c6a33564a7ccdf73"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a0f54d21a0ab7df31c6a33564a7ccdf73">AES0_DADDR</a></td></tr>
<tr class="separator:a0f54d21a0ab7df31c6a33564a7ccdf73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88dff1a05368fbfabd5bc7ae8660741c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a88dff1a05368fbfabd5bc7ae8660741c">AES0_CNT</a></td></tr>
<tr class="separator:a88dff1a05368fbfabd5bc7ae8660741c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47339768ada4315838f943fadb51c595"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a47339768ada4315838f943fadb51c595">AES1_KEY</a> [8]</td></tr>
<tr class="separator:a47339768ada4315838f943fadb51c595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cf6955321f574615fb6421ed1714de"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a50cf6955321f574615fb6421ed1714de">AES1_IV</a> [4]</td></tr>
<tr class="separator:a50cf6955321f574615fb6421ed1714de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b0e594a7ad71a9ff4e3b1ec6920bf1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a52b0e594a7ad71a9ff4e3b1ec6920bf1">AES1_SADDR</a></td></tr>
<tr class="separator:a52b0e594a7ad71a9ff4e3b1ec6920bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6a10936f8716364543f69bc814d9b0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#aad6a10936f8716364543f69bc814d9b0">AES1_DADDR</a></td></tr>
<tr class="separator:aad6a10936f8716364543f69bc814d9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a69c362cac4f444dc8437a54e9b9e33"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a2a69c362cac4f444dc8437a54e9b9e33">AES1_CNT</a></td></tr>
<tr class="separator:a2a69c362cac4f444dc8437a54e9b9e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0d4b4b24fc8011ae6526c6f45da59f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#afa0d4b4b24fc8011ae6526c6f45da59f">AES2_KEY</a> [8]</td></tr>
<tr class="separator:afa0d4b4b24fc8011ae6526c6f45da59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1035decafca16bb845778b442ff30323"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a1035decafca16bb845778b442ff30323">AES2_IV</a> [4]</td></tr>
<tr class="separator:a1035decafca16bb845778b442ff30323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02cc726faf1a713484a089ba8ec43e2d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a02cc726faf1a713484a089ba8ec43e2d">AES2_SADDR</a></td></tr>
<tr class="separator:a02cc726faf1a713484a089ba8ec43e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62b3ffba68bc38050dcbf0e7fb78973"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#aa62b3ffba68bc38050dcbf0e7fb78973">AES2_DADDR</a></td></tr>
<tr class="separator:aa62b3ffba68bc38050dcbf0e7fb78973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968f1f04098e231f8cdd5ab6f2e01003"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a968f1f04098e231f8cdd5ab6f2e01003">AES2_CNT</a></td></tr>
<tr class="separator:a968f1f04098e231f8cdd5ab6f2e01003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a818e80f56425c7e8c031ee2b3bacc9e6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a818e80f56425c7e8c031ee2b3bacc9e6">AES3_KEY</a> [8]</td></tr>
<tr class="separator:a818e80f56425c7e8c031ee2b3bacc9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3dd646f01463793a09e9ac3d98b4b5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#aba3dd646f01463793a09e9ac3d98b4b5">AES3_IV</a> [4]</td></tr>
<tr class="separator:aba3dd646f01463793a09e9ac3d98b4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89bdcc58ec7a705cd3d79084ebedf0cf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a89bdcc58ec7a705cd3d79084ebedf0cf">AES3_SADDR</a></td></tr>
<tr class="separator:a89bdcc58ec7a705cd3d79084ebedf0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa08f7ebbf4ac5879cb29fbd8588f0cce"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#aa08f7ebbf4ac5879cb29fbd8588f0cce">AES3_DADDR</a></td></tr>
<tr class="separator:aa08f7ebbf4ac5879cb29fbd8588f0cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd0d62266c6752df88249b7ec67eb5a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a7dd0d62266c6752df88249b7ec67eb5a">AES3_CNT</a></td></tr>
<tr class="separator:a7dd0d62266c6752df88249b7ec67eb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab396d74154220bc477babbda8544f388"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#ab396d74154220bc477babbda8544f388">TDES_CTL</a></td></tr>
<tr class="separator:ab396d74154220bc477babbda8544f388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f77a2f62820163e861aa2e56a3ad8fa"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a6f77a2f62820163e861aa2e56a3ad8fa">TDES_STS</a></td></tr>
<tr class="separator:a6f77a2f62820163e861aa2e56a3ad8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd0115294fc54521190a8ef11c88a0f9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#acd0115294fc54521190a8ef11c88a0f9">TDES0_KEY1H</a></td></tr>
<tr class="separator:acd0115294fc54521190a8ef11c88a0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd7c4e7196847c3ea322a5d0f0ae442"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a2cd7c4e7196847c3ea322a5d0f0ae442">TDES0_KEY1L</a></td></tr>
<tr class="separator:a2cd7c4e7196847c3ea322a5d0f0ae442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef41c8c7eb571a63878379cc12ef9420"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#aef41c8c7eb571a63878379cc12ef9420">TDES0_KEY2H</a></td></tr>
<tr class="separator:aef41c8c7eb571a63878379cc12ef9420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c7bca3c7169f57eb23462c2fb097e0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#aa3c7bca3c7169f57eb23462c2fb097e0">TDES0_KEY2L</a></td></tr>
<tr class="separator:aa3c7bca3c7169f57eb23462c2fb097e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d4637f698378ace868e6cf49be11cd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#ad8d4637f698378ace868e6cf49be11cd">TDES0_KEY3H</a></td></tr>
<tr class="separator:ad8d4637f698378ace868e6cf49be11cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8a85e0245c447d70c2d7cfbb1658b0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a6d8a85e0245c447d70c2d7cfbb1658b0">TDES0_KEY3L</a></td></tr>
<tr class="separator:a6d8a85e0245c447d70c2d7cfbb1658b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30f00f8e68a7ee9e926d1d7b79e2e622"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a30f00f8e68a7ee9e926d1d7b79e2e622">TDES0_IVH</a></td></tr>
<tr class="separator:a30f00f8e68a7ee9e926d1d7b79e2e622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca3227207473aacd91ebc302e00e147"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#abca3227207473aacd91ebc302e00e147">TDES0_IVL</a></td></tr>
<tr class="separator:abca3227207473aacd91ebc302e00e147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230e0578990b3d6a85fdf7b457f2f528"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a230e0578990b3d6a85fdf7b457f2f528">TDES0_SA</a></td></tr>
<tr class="separator:a230e0578990b3d6a85fdf7b457f2f528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd52d52726002868cbdc17c2b8f99319"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#afd52d52726002868cbdc17c2b8f99319">TDES0_DA</a></td></tr>
<tr class="separator:afd52d52726002868cbdc17c2b8f99319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01aec4b354cdc3f3cb0ada2916725d09"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a01aec4b354cdc3f3cb0ada2916725d09">TDES0_CNT</a></td></tr>
<tr class="separator:a01aec4b354cdc3f3cb0ada2916725d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f973cdb58c9cb7eaa9849f606f3e792"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a3f973cdb58c9cb7eaa9849f606f3e792">TDES_DATIN</a></td></tr>
<tr class="separator:a3f973cdb58c9cb7eaa9849f606f3e792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeff64ee1b0c4788e13ee155f8371823"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#abeff64ee1b0c4788e13ee155f8371823">TDES_DATOUT</a></td></tr>
<tr class="separator:abeff64ee1b0c4788e13ee155f8371823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7052677612e5e01b6663f972354471c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#ac7052677612e5e01b6663f972354471c">TDES1_KEY1H</a></td></tr>
<tr class="separator:ac7052677612e5e01b6663f972354471c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a301919dcf47a9d5f9474dd5e655193"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a8a301919dcf47a9d5f9474dd5e655193">TDES1_KEY1L</a></td></tr>
<tr class="separator:a8a301919dcf47a9d5f9474dd5e655193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34dbb9c024ae8bc3dd3a099a8e47e1e4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a34dbb9c024ae8bc3dd3a099a8e47e1e4">TDES1_KEY2H</a></td></tr>
<tr class="separator:a34dbb9c024ae8bc3dd3a099a8e47e1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20bc7406c1684cea2321c58c03338c78"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a20bc7406c1684cea2321c58c03338c78">TDES1_KEY2L</a></td></tr>
<tr class="separator:a20bc7406c1684cea2321c58c03338c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fb6f128eaa979b08cee94d699fcfbe"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a57fb6f128eaa979b08cee94d699fcfbe">TDES1_KEY3H</a></td></tr>
<tr class="separator:a57fb6f128eaa979b08cee94d699fcfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26b48db72740ad9f59ed335fae3c54a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#ac26b48db72740ad9f59ed335fae3c54a">TDES1_KEY3L</a></td></tr>
<tr class="separator:ac26b48db72740ad9f59ed335fae3c54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4145967f93ae2d74e835c735acf175a2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a4145967f93ae2d74e835c735acf175a2">TDES1_IVH</a></td></tr>
<tr class="separator:a4145967f93ae2d74e835c735acf175a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ee1d15898ee333798190f44337a1053"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a1ee1d15898ee333798190f44337a1053">TDES1_IVL</a></td></tr>
<tr class="separator:a1ee1d15898ee333798190f44337a1053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82473e52236e2d646a13fa96510bcd4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#aa82473e52236e2d646a13fa96510bcd4">TDES1_SA</a></td></tr>
<tr class="separator:aa82473e52236e2d646a13fa96510bcd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c096a4d60f9379d159931c1dcbe14f6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a0c096a4d60f9379d159931c1dcbe14f6">TDES1_DA</a></td></tr>
<tr class="separator:a0c096a4d60f9379d159931c1dcbe14f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc582174dfa42b62c6adc4f9f1b6b8c4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#adc582174dfa42b62c6adc4f9f1b6b8c4">TDES1_CNT</a></td></tr>
<tr class="separator:adc582174dfa42b62c6adc4f9f1b6b8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1477c2d292d30e331b5dc663b2d6cd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#afe1477c2d292d30e331b5dc663b2d6cd">TDES2_KEY1H</a></td></tr>
<tr class="separator:afe1477c2d292d30e331b5dc663b2d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62358f2d36fec5c700e848abe47ad9aa"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a62358f2d36fec5c700e848abe47ad9aa">TDES2_KEY1L</a></td></tr>
<tr class="separator:a62358f2d36fec5c700e848abe47ad9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e89588ac124bdcb9ab29bf811f9f43"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#ae1e89588ac124bdcb9ab29bf811f9f43">TDES2_KEY2H</a></td></tr>
<tr class="separator:ae1e89588ac124bdcb9ab29bf811f9f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85d79a32237c65d746f009e688337fbe"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a85d79a32237c65d746f009e688337fbe">TDES2_KEY2L</a></td></tr>
<tr class="separator:a85d79a32237c65d746f009e688337fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d5623465bf1dd29e9f2ad92f38f49b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a83d5623465bf1dd29e9f2ad92f38f49b">TDES2_KEY3H</a></td></tr>
<tr class="separator:a83d5623465bf1dd29e9f2ad92f38f49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92be8cc4e251f87c10e53e069a471f77"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a92be8cc4e251f87c10e53e069a471f77">TDES2_KEY3L</a></td></tr>
<tr class="separator:a92be8cc4e251f87c10e53e069a471f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a822a1ef6506d2694d37ce16ab361d98b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a822a1ef6506d2694d37ce16ab361d98b">TDES2_IVH</a></td></tr>
<tr class="separator:a822a1ef6506d2694d37ce16ab361d98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7321c41903c10dd21086c0fdf0cbc7fd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a7321c41903c10dd21086c0fdf0cbc7fd">TDES2_IVL</a></td></tr>
<tr class="separator:a7321c41903c10dd21086c0fdf0cbc7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ca580f85ad3f2bd5a4640339c6dd49"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a97ca580f85ad3f2bd5a4640339c6dd49">TDES2_SA</a></td></tr>
<tr class="separator:a97ca580f85ad3f2bd5a4640339c6dd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f21341c8cfda612ac36e943914f0180"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a3f21341c8cfda612ac36e943914f0180">TDES2_DA</a></td></tr>
<tr class="separator:a3f21341c8cfda612ac36e943914f0180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a590a112b907d723f73f7cb47aeaabb03"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a590a112b907d723f73f7cb47aeaabb03">TDES2_CNT</a></td></tr>
<tr class="separator:a590a112b907d723f73f7cb47aeaabb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4048570c543290772b1c48e3cbd84d84"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a4048570c543290772b1c48e3cbd84d84">TDES3_KEY1H</a></td></tr>
<tr class="separator:a4048570c543290772b1c48e3cbd84d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a7d6d6e8f6327719710f8500282c62"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a20a7d6d6e8f6327719710f8500282c62">TDES3_KEY1L</a></td></tr>
<tr class="separator:a20a7d6d6e8f6327719710f8500282c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a049cc12dbe3e729b65f4a3eca8effa16"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a049cc12dbe3e729b65f4a3eca8effa16">TDES3_KEY2H</a></td></tr>
<tr class="separator:a049cc12dbe3e729b65f4a3eca8effa16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5392efa71c9a1a40598c4859ef7793a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#ab5392efa71c9a1a40598c4859ef7793a">TDES3_KEY2L</a></td></tr>
<tr class="separator:ab5392efa71c9a1a40598c4859ef7793a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419437c3a42e8b48500e9270cd043384"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a419437c3a42e8b48500e9270cd043384">TDES3_KEY3H</a></td></tr>
<tr class="separator:a419437c3a42e8b48500e9270cd043384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add0b6363289bfba457fbce2eed4dbb48"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#add0b6363289bfba457fbce2eed4dbb48">TDES3_KEY3L</a></td></tr>
<tr class="separator:add0b6363289bfba457fbce2eed4dbb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc1c12a246e8522936c19d69b728676"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a8cc1c12a246e8522936c19d69b728676">TDES3_IVH</a></td></tr>
<tr class="separator:a8cc1c12a246e8522936c19d69b728676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a87af20840d7f0d2500ea6157026c56"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a2a87af20840d7f0d2500ea6157026c56">TDES3_IVL</a></td></tr>
<tr class="separator:a2a87af20840d7f0d2500ea6157026c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7883985a7a741f43a5d9bee7d49aa1e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#ad7883985a7a741f43a5d9bee7d49aa1e">TDES3_SA</a></td></tr>
<tr class="separator:ad7883985a7a741f43a5d9bee7d49aa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55082315a02cc2128f32c59fb97a3c1d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a55082315a02cc2128f32c59fb97a3c1d">TDES3_DA</a></td></tr>
<tr class="separator:a55082315a02cc2128f32c59fb97a3c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae008d522c614e4f23825c869bfd283a9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#ae008d522c614e4f23825c869bfd283a9">TDES3_CNT</a></td></tr>
<tr class="separator:ae008d522c614e4f23825c869bfd283a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ec1b9f3597e33ce8ea629f0b27f295"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#ab3ec1b9f3597e33ce8ea629f0b27f295">HMAC_CTL</a></td></tr>
<tr class="separator:ab3ec1b9f3597e33ce8ea629f0b27f295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e1106b654acebe3d1afa4d26ee465f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a46e1106b654acebe3d1afa4d26ee465f">HMAC_STS</a></td></tr>
<tr class="separator:a46e1106b654acebe3d1afa4d26ee465f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42d81c56c6b6ad1f4ba478bcb6783da"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#ac42d81c56c6b6ad1f4ba478bcb6783da">HMAC_DGST</a> [16]</td></tr>
<tr class="separator:ac42d81c56c6b6ad1f4ba478bcb6783da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3df7daadea26df3eaba84158106a0e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a8d3df7daadea26df3eaba84158106a0e">HMAC_KEYCNT</a></td></tr>
<tr class="separator:a8d3df7daadea26df3eaba84158106a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdf643d9d10e3967a890bcc6005b8c83"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#afdf643d9d10e3967a890bcc6005b8c83">HMAC_SADDR</a></td></tr>
<tr class="separator:afdf643d9d10e3967a890bcc6005b8c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2edbb3718ed1f9c7ca115b31225e30b3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a2edbb3718ed1f9c7ca115b31225e30b3">HMAC_DMACNT</a></td></tr>
<tr class="separator:a2edbb3718ed1f9c7ca115b31225e30b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4124dfa5d09a2f4f4ec86b523fc430"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a5b4124dfa5d09a2f4f4ec86b523fc430">HMAC_DATIN</a></td></tr>
<tr class="separator:a5b4124dfa5d09a2f4f4ec86b523fc430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36634eee5adffa2220eb10f66d0337d2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a36634eee5adffa2220eb10f66d0337d2">ECC_CTL</a></td></tr>
<tr class="separator:a36634eee5adffa2220eb10f66d0337d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97291ea7dd62b10441c22173161be4fb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a97291ea7dd62b10441c22173161be4fb">ECC_STS</a></td></tr>
<tr class="separator:a97291ea7dd62b10441c22173161be4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519e65d54a892e5b609dd1db84c09bdf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a519e65d54a892e5b609dd1db84c09bdf">ECC_X1</a> [18]</td></tr>
<tr class="separator:a519e65d54a892e5b609dd1db84c09bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7270eef1ba815069e51e8fbddb0132"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a4b7270eef1ba815069e51e8fbddb0132">ECC_Y1</a> [18]</td></tr>
<tr class="separator:a4b7270eef1ba815069e51e8fbddb0132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96af9ece30563277a884b923e4f0f9c6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a96af9ece30563277a884b923e4f0f9c6">ECC_X2</a> [18]</td></tr>
<tr class="separator:a96af9ece30563277a884b923e4f0f9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96677b321ecfd8fcbf2232d1b7eacd05"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a96677b321ecfd8fcbf2232d1b7eacd05">ECC_Y2</a> [18]</td></tr>
<tr class="separator:a96677b321ecfd8fcbf2232d1b7eacd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc1d35e109c71665478ebc6988e93a0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a6fc1d35e109c71665478ebc6988e93a0">ECC_A</a> [18]</td></tr>
<tr class="separator:a6fc1d35e109c71665478ebc6988e93a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58603a8fdf00e522cdab2ccbc16db8ba"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a58603a8fdf00e522cdab2ccbc16db8ba">ECC_B</a> [18]</td></tr>
<tr class="separator:a58603a8fdf00e522cdab2ccbc16db8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72529b623e71fd59cf2fe361d49c1d08"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a72529b623e71fd59cf2fe361d49c1d08">ECC_N</a> [18]</td></tr>
<tr class="separator:a72529b623e71fd59cf2fe361d49c1d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f16e86f07f6833ecfa4b6baa34088c"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a07f16e86f07f6833ecfa4b6baa34088c">ECC_K</a> [18]</td></tr>
<tr class="separator:a07f16e86f07f6833ecfa4b6baa34088c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692fe935d4b811796e184df206096a8c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a692fe935d4b811796e184df206096a8c">ECC_SADDR</a></td></tr>
<tr class="separator:a692fe935d4b811796e184df206096a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45293043b6c4fc65230d649c6f58e81d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a45293043b6c4fc65230d649c6f58e81d">ECC_DADDR</a></td></tr>
<tr class="separator:a45293043b6c4fc65230d649c6f58e81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cf97ea62d833289cb47b2d77d270fa7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a3cf97ea62d833289cb47b2d77d270fa7">ECC_STARTREG</a></td></tr>
<tr class="separator:a3cf97ea62d833289cb47b2d77d270fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba9a125249895f674f810fa47935f3e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_p_t___t.html#a5ba9a125249895f674f810fa47935f3e">ECC_WORDCNT</a></td></tr>
<tr class="separator:a5ba9a125249895f674f810fa47935f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup CRPT Cryptographic Accelerator(CRPT)
Memory Mapped Structure for Cryptographic Accelerator
</pre> 
<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l00026">26</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a88dff1a05368fbfabd5bc7ae8660741c" name="a88dff1a05368fbfabd5bc7ae8660741c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88dff1a05368fbfabd5bc7ae8660741c">&#9670;&nbsp;</a></span>AES0_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES0_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0148] AES Byte Count Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES0_CNT
</font><br><p> <font size="2">
Offset: 0x148  AES Byte Count Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CNT</td><td><div style="word-wrap: break-word;"><b>AES Byte Count
</b><br>
The CRPT_AESn_CNT keeps the byte count of source text that is for the AES engine operating in DMA mode
<br>
The CRPT_AESn_CNT is 32-bit and the maximum of byte count is 4G bytes.
<br>
CRPT_AESn_CNT can be read and written
<br>
Writing to CRPT_AESn_CNT while the AES accelerator is operating doesn't affect the current AES operation
<br>
But the value of CRPT_AESn_CNT will be updated later on
<br>
Consequently, software can prepare the byte count of data for the next AES operation.
<br>
According to CBC-CS1, CBC-CS2, and CBC-CS3 standard, the count of operation data must be at least one block
<br>
Operations that are less than one block will output unexpected result.
<br>
In Non-DMA ECB, CBC, CFB, OFB, and CTR mode, CRPT_AESn_CNT must be set as byte count for the last block of data before feeding in the last block of data
<br>
In Non-DMA CBC-CS1, CBC-CS2, and CBC-CS3 mode, CRPT_AESn_CNT must be set as byte count for the last two blocks of data before feeding in the last two blocks of data.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03634">3634</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a0f54d21a0ab7df31c6a33564a7ccdf73" name="a0f54d21a0ab7df31c6a33564a7ccdf73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f54d21a0ab7df31c6a33564a7ccdf73">&#9670;&nbsp;</a></span>AES0_DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES0_DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0144] AES DMA Destination Address Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES0_DADDR
</font><br><p> <font size="2">
Offset: 0x144  AES DMA Destination Address Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DADDR</td><td><div style="word-wrap: break-word;"><b>AES DMA Destination Address
</b><br>
The AES accelerator supports DMA function to transfer the cipher text between system memory and embedded FIFO
<br>
The DADDR keeps the destination address of the data buffer where the engine output's text will be stored
<br>
Based on the destination address, the AES accelerator can write the cipher text back to system memory after the AES operation is finished
<br>
The start of destination address should be located at word boundary
<br>
In other words, bit 1 and 0 of DADDR are ignored.
<br>
DADDR can be read and written
<br>
Writing to DADDR while the AES accelerator is operating doesn't affect the current AES operation
<br>
But the value of DADDR will be updated later on
<br>
Consequently, software can prepare the destination address for the next AES operation.
<br>
In DMA mode, software can update the next CRPT_AESn_DADDR before triggering START.
<br>
The value of CRPT_AESn_SADDR and CRPT_AESn_DADDR can be the same.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03633">3633</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a1d2e9576f9553477291c60e97428dcff" name="a1d2e9576f9553477291c60e97428dcff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d2e9576f9553477291c60e97428dcff">&#9670;&nbsp;</a></span>AES0_IV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES0_IV[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0130] ~ [0x013c] AES Initial Vector Word 0 ~ 3 Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES0_IV[4]
</font><br><p> <font size="2">
Offset: 0x130 ~ 0x13C  AES Initial Vector Word 0 ~ 3 Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>IV</td><td><div style="word-wrap: break-word;"><b>AES Initial Vectors
</b><br>
n = 0, 1..3.
<br>
x = 0, 1..3.
<br>
Four initial vectors (CRPT_AESn_IV0, CRPT_AESn_IV1, CRPT_AESn_IV2, and CRPT_AESn_IV3) are for AES operating in CBC, CFB, and OFB mode
<br>
Four registers (CRPT_AESn_IV0, CRPT_AESn_IV1, CRPT_AESn_IV2, and CRPT_AESn_IV3) act as Nonce counter when the AES engine is operating in CTR mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03631">3631</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a325639559c3954ada0977c781d507634" name="a325639559c3954ada0977c781d507634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a325639559c3954ada0977c781d507634">&#9670;&nbsp;</a></span>AES0_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES0_KEY[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0110] ~ [0x012c] AES Key Word 0~7 Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES0_KEY[8]
</font><br><p> <font size="2">
Offset: 0x110 ~ 0x12C  AES Key Word 0 ~ 7 Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>CRPT_AESn_KEYx
</b><br>
The KEY keeps the security key for AES operation.
<br>
n = 0, 1..3.
<br>
x = 0, 1..7.
<br>
The security key for AES accelerator can be 128, 192, or 256 bits and four, six, or eight 32-bit registers are to store each security key
<br>
{CRPT_AESn_KEY3, CRPT_AESn_KEY2, CRPT_AESn_KEY1, CRPT_AESn_KEY0} stores the 128-bit security key for AES operation
<br>
{CRPT_AESn_KEY5, CRPT_AESn_KEY4, CRPT_AESn_KEY3, CRPT_AESn_KEY2, CRPT_AESn_KEY1, CRPT_AESn_KEY0} stores the 192-bit security key for AES operation
<br>
{CRPT_AESn_KEY7, CRPT_AESn_KEY6, CRPT_AESn_KEY5, CRPT_AESn_KEY4, CRPT_AESn_KEY3, CRPT_AESn_KEY2, CRPT_AESn_KEY1, CRPT_AESn_KEY0} stores the 256-bit security key for AES operation.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03630">3630</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a2433da1e91dd3264c09e8f6e3b34a43f" name="a2433da1e91dd3264c09e8f6e3b34a43f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2433da1e91dd3264c09e8f6e3b34a43f">&#9670;&nbsp;</a></span>AES0_SADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES0_SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0140] AES DMA Source Address Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES0_SADDR
</font><br><p> <font size="2">
Offset: 0x140  AES DMA Source Address Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SADDR</td><td><div style="word-wrap: break-word;"><b>AES DMA Source Address
</b><br>
The AES accelerator supports DMA function to transfer the plain text between system memory and embedded FIFO
<br>
The SADDR keeps the source address of the data buffer where the source text is stored
<br>
Based on the source address, the AES accelerator can read the plain text from system memory and do AES operation
<br>
The start of source address should be located at word boundary
<br>
In other words, bit 1 and 0 of SADDR are ignored.
<br>
SADDR can be read and written
<br>
Writing to SADDR while the AES accelerator is operating doesn't affect the current AES operation
<br>
But the value of SADDR will be updated later on
<br>
Consequently, software can prepare the DMA source address for the next AES operation.
<br>
In DMA mode, software can update the next CRPT_AESn_SADDR before triggering START.
<br>
The value of CRPT_AESn_SADDR and CRPT_AESn_DADDR can be the same.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03632">3632</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a2a69c362cac4f444dc8437a54e9b9e33" name="a2a69c362cac4f444dc8437a54e9b9e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a69c362cac4f444dc8437a54e9b9e33">&#9670;&nbsp;</a></span>AES1_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES1_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0184] AES Byte Count Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES1_CNT
</font><br><p> <font size="2">
Offset: 0x184  AES Byte Count Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CNT</td><td><div style="word-wrap: break-word;"><b>AES Byte Count
</b><br>
The CRPT_AESn_CNT keeps the byte count of source text that is for the AES engine operating in DMA mode
<br>
The CRPT_AESn_CNT is 32-bit and the maximum of byte count is 4G bytes.
<br>
CRPT_AESn_CNT can be read and written
<br>
Writing to CRPT_AESn_CNT while the AES accelerator is operating doesn't affect the current AES operation
<br>
But the value of CRPT_AESn_CNT will be updated later on
<br>
Consequently, software can prepare the byte count of data for the next AES operation.
<br>
According to CBC-CS1, CBC-CS2, and CBC-CS3 standard, the count of operation data must be at least one block
<br>
Operations that are less than one block will output unexpected result.
<br>
In Non-DMA ECB, CBC, CFB, OFB, and CTR mode, CRPT_AESn_CNT must be set as byte count for the last block of data before feeding in the last block of data
<br>
In Non-DMA CBC-CS1, CBC-CS2, and CBC-CS3 mode, CRPT_AESn_CNT must be set as byte count for the last two blocks of data before feeding in the last two blocks of data.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03639">3639</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="aad6a10936f8716364543f69bc814d9b0" name="aad6a10936f8716364543f69bc814d9b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6a10936f8716364543f69bc814d9b0">&#9670;&nbsp;</a></span>AES1_DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES1_DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0180] AES DMA Destination Address Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES1_DADDR
</font><br><p> <font size="2">
Offset: 0x180  AES DMA Destination Address Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DADDR</td><td><div style="word-wrap: break-word;"><b>AES DMA Destination Address
</b><br>
The AES accelerator supports DMA function to transfer the cipher text between system memory and embedded FIFO
<br>
The DADDR keeps the destination address of the data buffer where the engine output's text will be stored
<br>
Based on the destination address, the AES accelerator can write the cipher text back to system memory after the AES operation is finished
<br>
The start of destination address should be located at word boundary
<br>
In other words, bit 1 and 0 of DADDR are ignored.
<br>
DADDR can be read and written
<br>
Writing to DADDR while the AES accelerator is operating doesn't affect the current AES operation
<br>
But the value of DADDR will be updated later on
<br>
Consequently, software can prepare the destination address for the next AES operation.
<br>
In DMA mode, software can update the next CRPT_AESn_DADDR before triggering START.
<br>
The value of CRPT_AESn_SADDR and CRPT_AESn_DADDR can be the same.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03638">3638</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a50cf6955321f574615fb6421ed1714de" name="a50cf6955321f574615fb6421ed1714de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50cf6955321f574615fb6421ed1714de">&#9670;&nbsp;</a></span>AES1_IV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES1_IV[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x016c] ~ [0x0178] AES Initial Vector Word 0~3 Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES1_IV[4]
</font><br><p> <font size="2">
Offset: 0x16C ~ 0x178  AES Initial Vector Word 0 ~ 3 Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>IV</td><td><div style="word-wrap: break-word;"><b>AES Initial Vectors
</b><br>
n = 0, 1..3.
<br>
x = 0, 1..3.
<br>
Four initial vectors (CRPT_AESn_IV0, CRPT_AESn_IV1, CRPT_AESn_IV2, and CRPT_AESn_IV3) are for AES operating in CBC, CFB, and OFB mode
<br>
Four registers (CRPT_AESn_IV0, CRPT_AESn_IV1, CRPT_AESn_IV2, and CRPT_AESn_IV3) act as Nonce counter when the AES engine is operating in CTR mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03636">3636</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a47339768ada4315838f943fadb51c595" name="a47339768ada4315838f943fadb51c595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47339768ada4315838f943fadb51c595">&#9670;&nbsp;</a></span>AES1_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES1_KEY[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x014c] ~ [0x0168] AES Key Word 0~7 Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES1_KEY[8]
</font><br><p> <font size="2">
Offset: 0x14C ~ 0x168  AES Key Word 0 ~ 7 Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>CRPT_AESn_KEYx
</b><br>
The KEY keeps the security key for AES operation.
<br>
n = 0, 1..3.
<br>
x = 0, 1..7.
<br>
The security key for AES accelerator can be 128, 192, or 256 bits and four, six, or eight 32-bit registers are to store each security key
<br>
{CRPT_AESn_KEY3, CRPT_AESn_KEY2, CRPT_AESn_KEY1, CRPT_AESn_KEY0} stores the 128-bit security key for AES operation
<br>
{CRPT_AESn_KEY5, CRPT_AESn_KEY4, CRPT_AESn_KEY3, CRPT_AESn_KEY2, CRPT_AESn_KEY1, CRPT_AESn_KEY0} stores the 192-bit security key for AES operation
<br>
{CRPT_AESn_KEY7, CRPT_AESn_KEY6, CRPT_AESn_KEY5, CRPT_AESn_KEY4, CRPT_AESn_KEY3, CRPT_AESn_KEY2, CRPT_AESn_KEY1, CRPT_AESn_KEY0} stores the 256-bit security key for AES operation.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03635">3635</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a52b0e594a7ad71a9ff4e3b1ec6920bf1" name="a52b0e594a7ad71a9ff4e3b1ec6920bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b0e594a7ad71a9ff4e3b1ec6920bf1">&#9670;&nbsp;</a></span>AES1_SADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES1_SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x017c] AES DMA Source Address Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES1_SADDR
</font><br><p> <font size="2">
Offset: 0x17C  AES DMA Source Address Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SADDR</td><td><div style="word-wrap: break-word;"><b>AES DMA Source Address
</b><br>
The AES accelerator supports DMA function to transfer the plain text between system memory and embedded FIFO
<br>
The SADDR keeps the source address of the data buffer where the source text is stored
<br>
Based on the source address, the AES accelerator can read the plain text from system memory and do AES operation
<br>
The start of source address should be located at word boundary
<br>
In other words, bit 1 and 0 of SADDR are ignored.
<br>
SADDR can be read and written
<br>
Writing to SADDR while the AES accelerator is operating doesn't affect the current AES operation
<br>
But the value of SADDR will be updated later on
<br>
Consequently, software can prepare the DMA source address for the next AES operation.
<br>
In DMA mode, software can update the next CRPT_AESn_SADDR before triggering START.
<br>
The value of CRPT_AESn_SADDR and CRPT_AESn_DADDR can be the same.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03637">3637</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a968f1f04098e231f8cdd5ab6f2e01003" name="a968f1f04098e231f8cdd5ab6f2e01003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968f1f04098e231f8cdd5ab6f2e01003">&#9670;&nbsp;</a></span>AES2_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES2_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x01c0] AES Byte Count Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES2_CNT
</font><br><p> <font size="2">
Offset: 0x1C0  AES Byte Count Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CNT</td><td><div style="word-wrap: break-word;"><b>AES Byte Count
</b><br>
The CRPT_AESn_CNT keeps the byte count of source text that is for the AES engine operating in DMA mode
<br>
The CRPT_AESn_CNT is 32-bit and the maximum of byte count is 4G bytes.
<br>
CRPT_AESn_CNT can be read and written
<br>
Writing to CRPT_AESn_CNT while the AES accelerator is operating doesn't affect the current AES operation
<br>
But the value of CRPT_AESn_CNT will be updated later on
<br>
Consequently, software can prepare the byte count of data for the next AES operation.
<br>
According to CBC-CS1, CBC-CS2, and CBC-CS3 standard, the count of operation data must be at least one block
<br>
Operations that are less than one block will output unexpected result.
<br>
In Non-DMA ECB, CBC, CFB, OFB, and CTR mode, CRPT_AESn_CNT must be set as byte count for the last block of data before feeding in the last block of data
<br>
In Non-DMA CBC-CS1, CBC-CS2, and CBC-CS3 mode, CRPT_AESn_CNT must be set as byte count for the last two blocks of data before feeding in the last two blocks of data.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03644">3644</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="aa62b3ffba68bc38050dcbf0e7fb78973" name="aa62b3ffba68bc38050dcbf0e7fb78973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa62b3ffba68bc38050dcbf0e7fb78973">&#9670;&nbsp;</a></span>AES2_DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES2_DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x01bc] AES DMA Destination Address Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES2_DADDR
</font><br><p> <font size="2">
Offset: 0x1BC  AES DMA Destination Address Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DADDR</td><td><div style="word-wrap: break-word;"><b>AES DMA Destination Address
</b><br>
The AES accelerator supports DMA function to transfer the cipher text between system memory and embedded FIFO
<br>
The DADDR keeps the destination address of the data buffer where the engine output's text will be stored
<br>
Based on the destination address, the AES accelerator can write the cipher text back to system memory after the AES operation is finished
<br>
The start of destination address should be located at word boundary
<br>
In other words, bit 1 and 0 of DADDR are ignored.
<br>
DADDR can be read and written
<br>
Writing to DADDR while the AES accelerator is operating doesn't affect the current AES operation
<br>
But the value of DADDR will be updated later on
<br>
Consequently, software can prepare the destination address for the next AES operation.
<br>
In DMA mode, software can update the next CRPT_AESn_DADDR before triggering START.
<br>
The value of CRPT_AESn_SADDR and CRPT_AESn_DADDR can be the same.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03643">3643</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a1035decafca16bb845778b442ff30323" name="a1035decafca16bb845778b442ff30323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1035decafca16bb845778b442ff30323">&#9670;&nbsp;</a></span>AES2_IV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES2_IV[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x01a8] ~ [0x01b4] AES Initial Vector Word 0~3 Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES2_IV[4]
</font><br><p> <font size="2">
Offset: 0x1A8 ~ 0x1B4  AES Initial Vector Word 0 ~ 3 Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>IV</td><td><div style="word-wrap: break-word;"><b>AES Initial Vectors
</b><br>
n = 0, 1..3.
<br>
x = 0, 1..3.
<br>
Four initial vectors (CRPT_AESn_IV0, CRPT_AESn_IV1, CRPT_AESn_IV2, and CRPT_AESn_IV3) are for AES operating in CBC, CFB, and OFB mode
<br>
Four registers (CRPT_AESn_IV0, CRPT_AESn_IV1, CRPT_AESn_IV2, and CRPT_AESn_IV3) act as Nonce counter when the AES engine is operating in CTR mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03641">3641</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="afa0d4b4b24fc8011ae6526c6f45da59f" name="afa0d4b4b24fc8011ae6526c6f45da59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0d4b4b24fc8011ae6526c6f45da59f">&#9670;&nbsp;</a></span>AES2_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES2_KEY[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0188] ~ [0x01a4] AES Key Word 0~7 Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES2_KEY[8]
</font><br><p> <font size="2">
Offset: 0x188 ~ 0x1A4  AES Key Word 0 ~ 7 Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>CRPT_AESn_KEYx
</b><br>
The KEY keeps the security key for AES operation.
<br>
n = 0, 1..3.
<br>
x = 0, 1..7.
<br>
The security key for AES accelerator can be 128, 192, or 256 bits and four, six, or eight 32-bit registers are to store each security key
<br>
{CRPT_AESn_KEY3, CRPT_AESn_KEY2, CRPT_AESn_KEY1, CRPT_AESn_KEY0} stores the 128-bit security key for AES operation
<br>
{CRPT_AESn_KEY5, CRPT_AESn_KEY4, CRPT_AESn_KEY3, CRPT_AESn_KEY2, CRPT_AESn_KEY1, CRPT_AESn_KEY0} stores the 192-bit security key for AES operation
<br>
{CRPT_AESn_KEY7, CRPT_AESn_KEY6, CRPT_AESn_KEY5, CRPT_AESn_KEY4, CRPT_AESn_KEY3, CRPT_AESn_KEY2, CRPT_AESn_KEY1, CRPT_AESn_KEY0} stores the 256-bit security key for AES operation.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03640">3640</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a02cc726faf1a713484a089ba8ec43e2d" name="a02cc726faf1a713484a089ba8ec43e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02cc726faf1a713484a089ba8ec43e2d">&#9670;&nbsp;</a></span>AES2_SADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES2_SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x01b8] AES DMA Source Address Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES2_SADDR
</font><br><p> <font size="2">
Offset: 0x1B8  AES DMA Source Address Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SADDR</td><td><div style="word-wrap: break-word;"><b>AES DMA Source Address
</b><br>
The AES accelerator supports DMA function to transfer the plain text between system memory and embedded FIFO
<br>
The SADDR keeps the source address of the data buffer where the source text is stored
<br>
Based on the source address, the AES accelerator can read the plain text from system memory and do AES operation
<br>
The start of source address should be located at word boundary
<br>
In other words, bit 1 and 0 of SADDR are ignored.
<br>
SADDR can be read and written
<br>
Writing to SADDR while the AES accelerator is operating doesn't affect the current AES operation
<br>
But the value of SADDR will be updated later on
<br>
Consequently, software can prepare the DMA source address for the next AES operation.
<br>
In DMA mode, software can update the next CRPT_AESn_SADDR before triggering START.
<br>
The value of CRPT_AESn_SADDR and CRPT_AESn_DADDR can be the same.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03642">3642</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a7dd0d62266c6752df88249b7ec67eb5a" name="a7dd0d62266c6752df88249b7ec67eb5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd0d62266c6752df88249b7ec67eb5a">&#9670;&nbsp;</a></span>AES3_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES3_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x01fc] AES Byte Count Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES3_CNT
</font><br><p> <font size="2">
Offset: 0x1FC  AES Byte Count Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CNT</td><td><div style="word-wrap: break-word;"><b>AES Byte Count
</b><br>
The CRPT_AESn_CNT keeps the byte count of source text that is for the AES engine operating in DMA mode
<br>
The CRPT_AESn_CNT is 32-bit and the maximum of byte count is 4G bytes.
<br>
CRPT_AESn_CNT can be read and written
<br>
Writing to CRPT_AESn_CNT while the AES accelerator is operating doesn't affect the current AES operation
<br>
But the value of CRPT_AESn_CNT will be updated later on
<br>
Consequently, software can prepare the byte count of data for the next AES operation.
<br>
According to CBC-CS1, CBC-CS2, and CBC-CS3 standard, the count of operation data must be at least one block
<br>
Operations that are less than one block will output unexpected result.
<br>
In Non-DMA ECB, CBC, CFB, OFB, and CTR mode, CRPT_AESn_CNT must be set as byte count for the last block of data before feeding in the last block of data
<br>
In Non-DMA CBC-CS1, CBC-CS2, and CBC-CS3 mode, CRPT_AESn_CNT must be set as byte count for the last two blocks of data before feeding in the last two blocks of data.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03649">3649</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="aa08f7ebbf4ac5879cb29fbd8588f0cce" name="aa08f7ebbf4ac5879cb29fbd8588f0cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa08f7ebbf4ac5879cb29fbd8588f0cce">&#9670;&nbsp;</a></span>AES3_DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES3_DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x01f8] AES DMA Destination Address Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES3_DADDR
</font><br><p> <font size="2">
Offset: 0x1F8  AES DMA Destination Address Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DADDR</td><td><div style="word-wrap: break-word;"><b>AES DMA Destination Address
</b><br>
The AES accelerator supports DMA function to transfer the cipher text between system memory and embedded FIFO
<br>
The DADDR keeps the destination address of the data buffer where the engine output's text will be stored
<br>
Based on the destination address, the AES accelerator can write the cipher text back to system memory after the AES operation is finished
<br>
The start of destination address should be located at word boundary
<br>
In other words, bit 1 and 0 of DADDR are ignored.
<br>
DADDR can be read and written
<br>
Writing to DADDR while the AES accelerator is operating doesn't affect the current AES operation
<br>
But the value of DADDR will be updated later on
<br>
Consequently, software can prepare the destination address for the next AES operation.
<br>
In DMA mode, software can update the next CRPT_AESn_DADDR before triggering START.
<br>
The value of CRPT_AESn_SADDR and CRPT_AESn_DADDR can be the same.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03648">3648</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="aba3dd646f01463793a09e9ac3d98b4b5" name="aba3dd646f01463793a09e9ac3d98b4b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba3dd646f01463793a09e9ac3d98b4b5">&#9670;&nbsp;</a></span>AES3_IV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES3_IV[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x01e4] ~ [0x01f0] AES Initial Vector Word 0~3 Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES3_IV[4]
</font><br><p> <font size="2">
Offset: 0x1E4 ~ 0x1F0  AES Initial Vector Word 0 ~ 3 Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>IV</td><td><div style="word-wrap: break-word;"><b>AES Initial Vectors
</b><br>
n = 0, 1..3.
<br>
x = 0, 1..3.
<br>
Four initial vectors (CRPT_AESn_IV0, CRPT_AESn_IV1, CRPT_AESn_IV2, and CRPT_AESn_IV3) are for AES operating in CBC, CFB, and OFB mode
<br>
Four registers (CRPT_AESn_IV0, CRPT_AESn_IV1, CRPT_AESn_IV2, and CRPT_AESn_IV3) act as Nonce counter when the AES engine is operating in CTR mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03646">3646</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a818e80f56425c7e8c031ee2b3bacc9e6" name="a818e80f56425c7e8c031ee2b3bacc9e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a818e80f56425c7e8c031ee2b3bacc9e6">&#9670;&nbsp;</a></span>AES3_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES3_KEY[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x01c4] ~ [0x01e0] AES Key Word 0~7 Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES3_KEY[8]
</font><br><p> <font size="2">
Offset: 0x1C4 ~ 0x1E0  AES Key Word 0 ~ 7 Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>CRPT_AESn_KEYx
</b><br>
The KEY keeps the security key for AES operation.
<br>
n = 0, 1..3.
<br>
x = 0, 1..7.
<br>
The security key for AES accelerator can be 128, 192, or 256 bits and four, six, or eight 32-bit registers are to store each security key
<br>
{CRPT_AESn_KEY3, CRPT_AESn_KEY2, CRPT_AESn_KEY1, CRPT_AESn_KEY0} stores the 128-bit security key for AES operation
<br>
{CRPT_AESn_KEY5, CRPT_AESn_KEY4, CRPT_AESn_KEY3, CRPT_AESn_KEY2, CRPT_AESn_KEY1, CRPT_AESn_KEY0} stores the 192-bit security key for AES operation
<br>
{CRPT_AESn_KEY7, CRPT_AESn_KEY6, CRPT_AESn_KEY5, CRPT_AESn_KEY4, CRPT_AESn_KEY3, CRPT_AESn_KEY2, CRPT_AESn_KEY1, CRPT_AESn_KEY0} stores the 256-bit security key for AES operation.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03645">3645</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a89bdcc58ec7a705cd3d79084ebedf0cf" name="a89bdcc58ec7a705cd3d79084ebedf0cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89bdcc58ec7a705cd3d79084ebedf0cf">&#9670;&nbsp;</a></span>AES3_SADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES3_SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x01f4] AES DMA Source Address Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES3_SADDR
</font><br><p> <font size="2">
Offset: 0x1F4  AES DMA Source Address Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SADDR</td><td><div style="word-wrap: break-word;"><b>AES DMA Source Address
</b><br>
The AES accelerator supports DMA function to transfer the plain text between system memory and embedded FIFO
<br>
The SADDR keeps the source address of the data buffer where the source text is stored
<br>
Based on the source address, the AES accelerator can read the plain text from system memory and do AES operation
<br>
The start of source address should be located at word boundary
<br>
In other words, bit 1 and 0 of SADDR are ignored.
<br>
SADDR can be read and written
<br>
Writing to SADDR while the AES accelerator is operating doesn't affect the current AES operation
<br>
But the value of SADDR will be updated later on
<br>
Consequently, software can prepare the DMA source address for the next AES operation.
<br>
In DMA mode, software can update the next CRPT_AESn_SADDR before triggering START.
<br>
The value of CRPT_AESn_SADDR and CRPT_AESn_DADDR can be the same.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03647">3647</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="afac8f702137dfa3484f194be66818e11" name="afac8f702137dfa3484f194be66818e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac8f702137dfa3484f194be66818e11">&#9670;&nbsp;</a></span>AES_CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES_CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0100] AES Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES_CTL
</font><br><p> <font size="2">
Offset: 0x100  AES Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>START</td><td><div style="word-wrap: break-word;"><b>AES Engine Start
</b><br>
0 = No effect.
<br>
1 = Start AES engine. BUSY flag will be set.
<br>
Note: This bit is always 0 when it's read back.
<br>
</div></td></tr><tr><td>
[1]</td><td>STOP</td><td><div style="word-wrap: break-word;"><b>AES Engine Stop
</b><br>
0 = No effect.
<br>
1 = Stop AES engine.
<br>
Note: This bit is always 0 when it's read back.
<br>
</div></td></tr><tr><td>
[3:2]</td><td>KEYSZ</td><td><div style="word-wrap: break-word;"><b>AES Key Size
</b><br>
This bit defines three different key size for AES operation.
<br>
2'b00 = 128 bits key.
<br>
2'b01 = 192 bits key.
<br>
2'b10 = 256 bits key.
<br>
2'b11 = Reserved.
<br>
If the AES accelerator is operating and the corresponding flag BUSY is 1, updating this register has no effect.
<br>
</div></td></tr><tr><td>
[5]</td><td>DMALAST</td><td><div style="word-wrap: break-word;"><b>AES Last Block
</b><br>
In DMA mode, this bit must be set as beginning the last DMA cascade round.
<br>
In Non-DMA mode, this bit must be set when feeding in the last block of data in ECB, CBC, CTR, OFB, and CFB mode, and feeding in the (last-1) block of data at CBC-CS1, CBC-CS2, and CBC-CS3 mode.
<br>
This bit is always 0 when it's read back. Must be written again once START is triggered.
<br>
</div></td></tr><tr><td>
[6]</td><td>DMACSCAD</td><td><div style="word-wrap: break-word;"><b>AES Engine DMA with Cascade Mode
</b><br>
0 = DMA cascade function Disabled.
<br>
1 = In DMA cascade mode, software can update DMA source address register, destination address register, and byte count register during a cascade operation, without finishing the accelerator operation.
<br>
</div></td></tr><tr><td>
[7]</td><td>DMAEN</td><td><div style="word-wrap: break-word;"><b>AES Engine DMA Enable Control
</b><br>
0 = AES DMA engine Disabled.
<br>
The AES engine operates in Non-DMA mode, and gets data from the port CRPT_AES_DATIN.
<br>
1 = AES_DMA engine Enabled.
<br>
The AES engine operates in DMA mode, and data movement from/to the engine is done by DMA logic.
<br>
</div></td></tr><tr><td>
[15:8]</td><td>OPMODE</td><td><div style="word-wrap: break-word;"><b>AES Engine Operation Modes
</b><br>
0x00 = ECB (Electronic Codebook Mode)  0x01 = CBC (Cipher Block Chaining Mode).
<br>
0x02 = CFB (Cipher Feedback Mode).
<br>
0x03 = OFB (Output Feedback Mode).
<br>
0x04 = CTR (Counter Mode).
<br>
0x10 = CBC-CS1 (CBC Ciphertext-Stealing 1 Mode).
<br>
0x11 = CBC-CS2 (CBC Ciphertext-Stealing 2 Mode).
<br>
0x12 = CBC-CS3 (CBC Ciphertext-Stealing 3 Mode).
<br>
</div></td></tr><tr><td>
[16]</td><td>ENCRPT</td><td><div style="word-wrap: break-word;"><b>AES Encryption/Decryption
</b><br>
0 = AES engine executes decryption operation.
<br>
1 = AES engine executes encryption operation.
<br>
</div></td></tr><tr><td>
[22]</td><td>OUTSWAP</td><td><div style="word-wrap: break-word;"><b>AES Engine Output Data Swap
</b><br>
0 = Keep the original order.
<br>
1 = The order that CPU outputs data from the accelerator will be changed from {byte3, byte2, byte1, byte0} to {byte0, byte1, byte2, byte3}.
<br>
</div></td></tr><tr><td>
[23]</td><td>INSWAP</td><td><div style="word-wrap: break-word;"><b>AES Engine Input Data Swap
</b><br>
0 = Keep the original order.
<br>
1 = The order that CPU feeds data to the accelerator will be changed from {byte3, byte2, byte1, byte0} to {byte0, byte1, byte2, byte3}.
<br>
</div></td></tr><tr><td>
[25:24]</td><td>CHANNEL</td><td><div style="word-wrap: break-word;"><b>AES Engine Working Channel
</b><br>
00 = Current control register setting is for channel 0.
<br>
01 = Current control register setting is for channel 1.
<br>
10 = Current control register setting is for channel 2.
<br>
11 = Current control register setting is for channel 3.
<br>
</div></td></tr><tr><td>
[30:26]</td><td>KEYUNPRT</td><td><div style="word-wrap: break-word;"><b>Unprotect Key
</b><br>
Writing 0 to CRPT_AES_CTL[31] and "10110" to CRPT_AES_CTL[30:26] is to unprotect the AES key.
<br>
The KEYUNPRT can be read and written
<br>
When it is written as the AES engine is operating, BUSY flag is 1, there would be no effect on KEYUNPRT.
<br>
</div></td></tr><tr><td>
[31]</td><td>KEYPRT</td><td><div style="word-wrap: break-word;"><b>Protect Key
</b><br>
Read as a flag to reflect KEYPRT.
<br>
0 = No effect.
<br>
1 = Protect the content of the AES key from reading
<br>
The return value for reading CRPT_AESn_KEYx is not the content of the registers CRPT_AESn_KEYx
<br>
Once it is set, it can be cleared by asserting KEYUNPRT
<br>
And the key content would be cleared as well.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03626">3626</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a6f2f3e84cc902defaa1aee792a7f186e" name="a6f2f3e84cc902defaa1aee792a7f186e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f2f3e84cc902defaa1aee792a7f186e">&#9670;&nbsp;</a></span>AES_DATIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES_DATIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0108] AES Engine Data Input Port Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES_DATIN
</font><br><p> <font size="2">
Offset: 0x108  AES Engine Data Input Port Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DATIN</td><td><div style="word-wrap: break-word;"><b>AES Engine Input Port
</b><br>
CPU feeds data to AES engine through this port by checking CRPT_AES_STS. Feed data as INBUFFULL is 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03628">3628</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a332f8c0dbf9a8bb60b86e06393693ca8" name="a332f8c0dbf9a8bb60b86e06393693ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a332f8c0dbf9a8bb60b86e06393693ca8">&#9670;&nbsp;</a></span>AES_DATOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES_DATOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x010c] AES Engine Data Output Port Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES_DATOUT
</font><br><p> <font size="2">
Offset: 0x10C  AES Engine Data Output Port Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DATOUT</td><td><div style="word-wrap: break-word;"><b>AES Engine Output Port
</b><br>
CPU gets results from the AES engine through this port by checking CRPT_AES_STS
<br>
Get data as OUTBUFEMPTY is 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03629">3629</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="af2ee086b7ff370bdeccd6a5b2e34ba88" name="af2ee086b7ff370bdeccd6a5b2e34ba88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2ee086b7ff370bdeccd6a5b2e34ba88">&#9670;&nbsp;</a></span>AES_FDBCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES_FDBCK[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] ~ [0x005c] AES Engine Output Feedback Data after Cryptographic Operation <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES_FDBCK[4]
</font><br><p> <font size="2">
Offset: 0x50 ~ 0x5C  AES Engine Output Feedback Data after Cryptographic Operation
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>FDBCK</td><td><div style="word-wrap: break-word;"><b>AES Feedback Information
</b><br>
The feedback value is 128 bits in size.
<br>
The AES engine uses the data from CRPT_AES_FDBCKx as the data inputted to CRPT_AESn_IVx for the next block in DMA cascade mode.
<br>
The AES engine outputs feedback information for IV in the next block's operation
<br>
Software can use this feedback information to implement more than four DMA channels
<br>
Software can store that feedback value temporarily
<br>
After switching back, fill the stored feedback value to this register in the same channel operation, and then continue the operation with the original setting.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03620">3620</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="ad9dbe6e2c2a00919bed2403bbf11cdca" name="ad9dbe6e2c2a00919bed2403bbf11cdca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9dbe6e2c2a00919bed2403bbf11cdca">&#9670;&nbsp;</a></span>AES_STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::AES_STS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0104] AES Engine Flag <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AES_STS
</font><br><p> <font size="2">
Offset: 0x104  AES Engine Flag
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BUSY</td><td><div style="word-wrap: break-word;"><b>AES Engine Busy
</b><br>
0 = The AES engine is idle or finished.
<br>
1 = The AES engine is under processing.
<br>
</div></td></tr><tr><td>
[8]</td><td>INBUFEMPTY</td><td><div style="word-wrap: break-word;"><b>AES Input Buffer Empty
</b><br>
0 = There are some data in input buffer waiting for the AES engine to process.
<br>
1 = AES input buffer is empty
<br>
Software needs to feed data to the AES engine
<br>
Otherwise, the AES engine will be pending to wait for input data.
<br>
</div></td></tr><tr><td>
[9]</td><td>INBUFFULL</td><td><div style="word-wrap: break-word;"><b>AES Input Buffer Full Flag
</b><br>
0 = AES input buffer is not full. Software can feed the data into the AES engine.
<br>
1 = AES input buffer is full
<br>
Software cannot feed data to the AES engine
<br>
Otherwise, the flag INBUFERR will be set to 1.
<br>
</div></td></tr><tr><td>
[10]</td><td>INBUFERR</td><td><div style="word-wrap: break-word;"><b>AES Input Buffer Error Flag
</b><br>
0 = No error.
<br>
1 = Error happens during feeding data to the AES engine.
<br>
</div></td></tr><tr><td>
[12]</td><td>CNTERR</td><td><div style="word-wrap: break-word;"><b>CRPT_AESn_CNT Setting Error
</b><br>
0 = No error in CRPT_AESn_CNT setting.
<br>
1 = CRPT_AESn_CNT is not a multiply of 16 in ECB, CBC, CFB, OFB, and CTR mode.
<br>
</div></td></tr><tr><td>
[16]</td><td>OUTBUFEMPTY</td><td><div style="word-wrap: break-word;"><b>AES Out Buffer Empty
</b><br>
0 = AES output buffer is not empty. There are some valid data kept in output buffer.
<br>
1 = AES output buffer is empty
<br>
Software cannot get data from CRPT_AES_DATOUT
<br>
Otherwise, the flag OUTBUFERR will be set to 1 since the output buffer is empty.
<br>
</div></td></tr><tr><td>
[17]</td><td>OUTBUFFULL</td><td><div style="word-wrap: break-word;"><b>AES Out Buffer Full Flag
</b><br>
0 = AES output buffer is not full.
<br>
1 = AES output buffer is full, and software needs to get data from CRPT_AES_DATOUT
<br>
Otherwise, the AES engine will be pending since the output buffer is full.
<br>
</div></td></tr><tr><td>
[18]</td><td>OUTBUFERR</td><td><div style="word-wrap: break-word;"><b>AES Out Buffer Error Flag
</b><br>
0 = No error.
<br>
1 = Error happens during getting the result from AES engine.
<br>
</div></td></tr><tr><td>
[20]</td><td>BUSERR</td><td><div style="word-wrap: break-word;"><b>AES DMA Access Bus Error Flag
</b><br>
0 = No error.
<br>
1 = Bus error will stop DMA operation and AES engine.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03627">3627</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a6fc1d35e109c71665478ebc6988e93a0" name="a6fc1d35e109c71665478ebc6988e93a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc1d35e109c71665478ebc6988e93a0">&#9670;&nbsp;</a></span>ECC_A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::ECC_A[18]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0928] ~ [0x096c] ECC The parameter CURVEA word 0~17 of elliptic curve <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECC_A[18]
</font><br><p> <font size="2">
Offset: 0x928 ~ 0x96C  ECC The parameter CURVEA word 0 ~ 17 of elliptic curve
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CURVEA</td><td><div style="word-wrap: break-word;"><b>ECC the Parameter CURVEA Value of Elliptic Curve (CURVEA)
</b><br>
The formula of elliptic curve is y2=x3+CURVEA*x+CURVEB in GF(p) and y2+x*y=x3+CURVEA*x2+CURVEB in GF(2^m).
<br>
For B-163 or K-163, CURVEA is stored in CRPT_ECC_A_00~CRPT_ECC_A_05
<br>
For B-233 or K-233, CURVEA is stored in CRPT_ECC_A_00~CRPT_ECC_A_07
<br>
For B-283 or K-283, CURVEA is stored in CRPT_ECC_A_00~CRPT_ECC_A_08
<br>
For B-409 or K-409, CURVEA is stored in CRPT_ECC_A_00~CRPT_ECC_A_12
<br>
For B-571 or K-571, CURVEA is stored in CRPT_ECC_A_00~CRPT_ECC_A_17
<br>
For P-192, CURVEA is stored in CRPT_ECC_A_00~CRPT_ECC_A_05
<br>
For P-224, CURVEA is stored in CRPT_ECC_A_00~CRPT_ECC_A_06
<br>
For P-256, CURVEA is stored in CRPT_ECC_A_00~CRPT_ECC_A_07
<br>
For P-384, CURVEA is stored in CRPT_ECC_A_00~CRPT_ECC_A_11
<br>
For P-521, CURVEA is stored in CRPT_ECC_A_00~CRPT_ECC_A_16
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03726">3726</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a58603a8fdf00e522cdab2ccbc16db8ba" name="a58603a8fdf00e522cdab2ccbc16db8ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58603a8fdf00e522cdab2ccbc16db8ba">&#9670;&nbsp;</a></span>ECC_B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::ECC_B[18]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0970] ~ [0x09b4] ECC The parameter CURVEB word 0~17 of elliptic curve <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECC_B[18]
</font><br><p> <font size="2">
Offset: 0x970 ~ 0x9B4  ECC The parameter CURVEB word 0 ~ 17 of elliptic curve
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CURVEB</td><td><div style="word-wrap: break-word;"><b>ECC the Parameter CURVEB Value of Elliptic Curve (CURVEA)
</b><br>
The formula of elliptic curve is y2=x3+CURVEA*x+CURVEB in GF(p) and y2+x*y=x3+CURVEA*x2+CURVEB in GF(2^m).
<br>
For B-163 or K-163, CURVEB is stored in CRPT_ECC_B_00~CRPT_ECC_B_05
<br>
For B-233 or K-233, CURVEB is stored in CRPT_ECC_B_00~CRPT_ECC_B_07
<br>
For B-283 or K-283, CURVEB is stored in CRPT_ECC_B_00~CRPT_ECC_B_08
<br>
For B-409 or K-409, CURVEB is stored in CRPT_ECC_B_00~CRPT_ECC_B_12
<br>
For B-521 or K-521, CURVEB is stored in CRPT_ECC_B_00~CRPT_ECC_B_17
<br>
For P-192, CURVEB is stored in CRPT_ECC_B_00~CRPT_ECC_B_05
<br>
For P-224, CURVEB is stored in CRPT_ECC_B_00~CRPT_ECC_B_06
<br>
For P-256, CURVEB is stored in CRPT_ECC_B_00~CRPT_ECC_B_07
<br>
For P-384, CURVEB is stored in CRPT_ECC_B_00~CRPT_ECC_B_11
<br>
For P-521, CURVEB is stored in CRPT_ECC_B_00~CRPT_ECC_B_16
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03727">3727</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a36634eee5adffa2220eb10f66d0337d2" name="a36634eee5adffa2220eb10f66d0337d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36634eee5adffa2220eb10f66d0337d2">&#9670;&nbsp;</a></span>ECC_CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::ECC_CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0800] ECC Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECC_CTL
</font><br><p> <font size="2">
Offset: 0x800  ECC Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>START</td><td><div style="word-wrap: break-word;"><b>ECC Accelerator Start
</b><br>
0 = No effect.
<br>
1 = Start ECC accelerator. BUSY flag will be set.
<br>
This bit is always 0 when it's read back.
<br>
ECC accelerator will ignore this START signal when BUSY flag is 1.
<br>
</div></td></tr><tr><td>
[1]</td><td>STOP</td><td><div style="word-wrap: break-word;"><b>ECC Accelerator Stop
</b><br>
0 = No effect.
<br>
1 = Abort ECC accelerator and make it into idle state.
<br>
This bit is always 0 when it's read back.
<br>
Remember to clear ECC interrupt flag after stopping ECC accelerator.
<br>
</div></td></tr><tr><td>
[7]</td><td>DMAEN</td><td><div style="word-wrap: break-word;"><b>ECC Accelerator DMA Enable Control
</b><br>
0 = ECC DMA engine Disabled.
<br>
1 = ECC DMA engine Enabled.
<br>
Only when START and DMAEN are 1, ECC DMA engine will be active
<br>
</div></td></tr><tr><td>
[8]</td><td>FSEL</td><td><div style="word-wrap: break-word;"><b>Field Selection
</b><br>
0 = Binary Field (GF(2^m)).
<br>
1 = Prime Field (GF(p)).
<br>
</div></td></tr><tr><td>
[10:9]</td><td>ECCOP</td><td><div style="word-wrap: break-word;"><b>Point Operation for BF and PF
</b><br>
00 = Point multiplication :.
<br>
(POINTX1, POINTY1) = SCALARK * (POINTX1, POINTY1).
<br>
01 = Modulus operation : choose by MODOP (CRPT_ECC_CTL[12:11]).
<br>
10 = Point addition :.
<br>
(POINTX1, POINTY1) = (POINTX1, POINTY1) +.
<br>
(POINTX2, POINTY2)
<br>
11 = Point doubling :.
<br>
(POINTX1, POINTY1) = 2 * (POINTX1, POINTY1).
<br>
Besides above three input data, point operations still need the parameters of elliptic curve (CURVEA, CURVEB, CURVEN and CURVEM) as shown in Figure 6.27-11
<br>
</div></td></tr><tr><td>
[12:11]</td><td>MODOP</td><td><div style="word-wrap: break-word;"><b>Modulus Operation for PF
</b><br>
00 = Division :.
<br>
POINTX1 = (POINTY1 / POINTX1) % CURVEN.
<br>
01 = Multiplication :.
<br>
POINTX1 = (POINTX1 * POINTY1) % CURVEN.
<br>
10 = Addition :.
<br>
POINTX1 = (POINTX1 + POINTY1) % CURVEN.
<br>
11 = Subtraction :.
<br>
POINTX1 = (POINTX1 - POINTY1) % CURVEN.
<br>
MODOP is active only when ECCOP = 01.
<br>
</div></td></tr><tr><td>
[16]</td><td>LDP1</td><td><div style="word-wrap: break-word;"><b>The Control Signal of Register for the X and Y Coordinate of the First Point (POINTX1, POINTY1)
</b><br>
0 = The register for POINTX1 and POINTY1 is not modified by DMA or user.
<br>
1 = The register for POINTX1 and POINTY1 is modified by DMA or user.
<br>
</div></td></tr><tr><td>
[17]</td><td>LDP2</td><td><div style="word-wrap: break-word;"><b>The Control Signal of Register for the X and Y Coordinate of the Second Point (POINTX2, POINTY2)
</b><br>
0 = The register for POINTX2 and POINTY2 is not modified by DMA or user.
<br>
1 = The register for POINTX2 and POINTY2 is modified by DMA or user.
<br>
</div></td></tr><tr><td>
[18]</td><td>LDA</td><td><div style="word-wrap: break-word;"><b>The Control Signal of Register for the Parameter CURVEA of Elliptic Curve
</b><br>
0 = The register for CURVEA is not modified by DMA or user.
<br>
1 = The register for CURVEA is modified by DMA or user.
<br>
</div></td></tr><tr><td>
[19]</td><td>LDB</td><td><div style="word-wrap: break-word;"><b>The Control Signal of Register for the Parameter CURVEB of Elliptic Curve
</b><br>
0 = The register for CURVEB is not modified by DMA or user.
<br>
1 = The register for CURVEB is modified by DMA or user.
<br>
</div></td></tr><tr><td>
[20]</td><td>LDN</td><td><div style="word-wrap: break-word;"><b>The Control Signal of Register for the Parameter CURVEN of Elliptic Curve
</b><br>
0 = The register for CURVEN is not modified by DMA or user.
<br>
1 = The register for CURVEN is modified by DMA or user.
<br>
</div></td></tr><tr><td>
[21]</td><td>LDK</td><td><div style="word-wrap: break-word;"><b>The Control Signal of Register for SCALARK
</b><br>
0 = The register for SCALARK is not modified by DMA or user.
<br>
1 = The register for SCALARK is modified by DMA or user.
<br>
</div></td></tr><tr><td>
[31:22]</td><td>CURVEM</td><td><div style="word-wrap: break-word;"><b>The key length of elliptic curve.
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03720">3720</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a45293043b6c4fc65230d649c6f58e81d" name="a45293043b6c4fc65230d649c6f58e81d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45293043b6c4fc65230d649c6f58e81d">&#9670;&nbsp;</a></span>ECC_DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::ECC_DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0a4c] ECC DMA Destination Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECC_DADDR
</font><br><p> <font size="2">
Offset: 0xA4C  ECC DMA Destination Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DADDR</td><td><div style="word-wrap: break-word;"><b>ECC DMA Destination Address
</b><br>
The ECC accelerator supports DMA function to transfer the DATA and PARAMETER between system memory and ECC accelerator
<br>
The DADDR keeps the destination address of the data buffer where output data of ECC engine will be stored
<br>
Based on the destination address, the ECC accelerator can write the result data back to system memory after the ECC operation is finished
<br>
The start of destination address should be located at word boundary
<br>
That is, bit 1 and 0 of DADDR are ignored
<br>
DADDR can be read and written
<br>
In DMA mode, software must update the CRPT_ECC_DADDR before triggering START
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03731">3731</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a07f16e86f07f6833ecfa4b6baa34088c" name="a07f16e86f07f6833ecfa4b6baa34088c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f16e86f07f6833ecfa4b6baa34088c">&#9670;&nbsp;</a></span>ECC_K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::ECC_K[18]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0a00] ~ [0x0a44] ECC The scalar SCALARK word 0~17 of point multiplication</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECC_K[18]
</font><br><p> <font size="2">
Offset: 0xA00 ~ 0xA44  ECC The scalar SCALARK word0 of point multiplication
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SCALARK</td><td><div style="word-wrap: break-word;"><b>ECC the Scalar SCALARK Value of Point Multiplication(SCALARK)
</b><br>
Because the SCALARK usually stores the private key, ECC accelerator do not allow to read the register SCALARK.
<br>
For B-163 or K-163, SCALARK is stored in CRPT_ECC_K_00~CRPT_ECC_K_05
<br>
For B-233 or K-233, SCALARK is stored in CRPT_ECC_K_00~CRPT_ECC_K_07
<br>
For B-283 or K-283, SCALARK is stored in CRPT_ECC_K_00~CRPT_ECC_K_08
<br>
For B-409 or K-409, SCALARK is stored in CRPT_ECC_K_00~CRPT_ECC_K_12
<br>
For B-571 or K-571, SCALARK is stored in CRPT_ECC_K_00~CRPT_ECC_K_17
<br>
For P-192, SCALARK is stored in CRPT_ECC_K_00~CRPT_ECC_K_05
<br>
For P-224, SCALARK is stored in CRPT_ECC_K_00~CRPT_ECC_K_06
<br>
For P-256, SCALARK is stored in CRPT_ECC_K_00~CRPT_ECC_K_07
<br>
For P-384, SCALARK is stored in CRPT_ECC_K_00~CRPT_ECC_K_11
<br>
For P-521, SCALARK is stored in CRPT_ECC_K_00~CRPT_ECC_K_16
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03729">3729</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a72529b623e71fd59cf2fe361d49c1d08" name="a72529b623e71fd59cf2fe361d49c1d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72529b623e71fd59cf2fe361d49c1d08">&#9670;&nbsp;</a></span>ECC_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::ECC_N[18]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x09b8] ~ [0x09fc] ECC The parameter CURVEN word 0~17 of elliptic curve <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECC_N[18]
</font><br><p> <font size="2">
Offset: 0x9B8 ~ 0x9FC  ECC The parameter CURVEN word 0 ~ 17 of elliptic curve
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CURVEN</td><td><div style="word-wrap: break-word;"><b>ECC the Parameter CURVEN Value of Elliptic Curve (CURVEN)
</b><br>
In GF(p), CURVEN is the prime p.
<br>
In GF(2^m), CURVEN is the irreducible polynomial.
<br>
For B-163 or K-163, CURVEN is stored in CRPT_ECC_N_00~CRPT_ECC_N_05
<br>
For B-233 or K-233, CURVEN is stored in CRPT_ECC_N_00~CRPT_ECC_N_07
<br>
For B-283 or K-283, CURVEN is stored in CRPT_ECC_N_00~CRPT_ECC_N_08
<br>
For B-409 or K-409, CURVEN is stored in CRPT_ECC_N_00~CRPT_ECC_N_12
<br>
For B-571 or K-571, CURVEN is stored in CRPT_ECC_N_00~CRPT_ECC_N_17
<br>
For P-192, CURVEN is stored in CRPT_ECC_N_00~CRPT_ECC_N_05
<br>
For P-224, CURVEN is stored in CRPT_ECC_N_00~CRPT_ECC_N_06
<br>
For P-256, CURVEN is stored in CRPT_ECC_N_00~CRPT_ECC_N_07
<br>
For P-384, CURVEN is stored in CRPT_ECC_N_00~CRPT_ECC_N_11
<br>
For P-521, CURVEN is stored in CRPT_ECC_N_00~CRPT_ECC_N_16
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03728">3728</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a692fe935d4b811796e184df206096a8c" name="a692fe935d4b811796e184df206096a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a692fe935d4b811796e184df206096a8c">&#9670;&nbsp;</a></span>ECC_SADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::ECC_SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0a48] ECC DMA Source Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECC_SADDR
</font><br><p> <font size="2">
Offset: 0xA48  ECC DMA Source Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SADDR</td><td><div style="word-wrap: break-word;"><b>ECC DMA Source Address
</b><br>
The ECC accelerator supports DMA function to transfer the DATA and PARAMETER between
<br>
SRAM memory space and ECC accelerator. The SADDR keeps the source address of the data
<br>
buffer where the source text is stored. Based on the source address, the ECC accelerator
<br>
can read the DATA and PARAMETER from SRAM memory space and do ECC operation. The start
<br>
of source address should be located at word boundary. That is, bit 1 and 0 of SADDR are
<br>
ignored. SADDR can be read and written. In DMA mode, software must update the CRPT_ECC_SADDR
<br>
before triggering START.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03730">3730</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a3cf97ea62d833289cb47b2d77d270fa7" name="a3cf97ea62d833289cb47b2d77d270fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cf97ea62d833289cb47b2d77d270fa7">&#9670;&nbsp;</a></span>ECC_STARTREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::ECC_STARTREG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0a50] ECC Starting Address of Updated Registers <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECC_STARTREG
</font><br><p> <font size="2">
Offset: 0xA50  ECC Starting Address of Updated Registers
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>STARTREG</td><td><div style="word-wrap: break-word;"><b>ECC Starting Address of Updated Registers
</b><br>
The address of the updated registers that DMA feeds the first data or parameter to ECC engine
<br>
When ECC engine is active, ECC accelerator does not allow users to modify STARTREG
<br>
For example, we want to updated input data from register CRPT_ECC POINTX1
<br>
Thus, the value of STARTREG is 0x808.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03732">3732</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a97291ea7dd62b10441c22173161be4fb" name="a97291ea7dd62b10441c22173161be4fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97291ea7dd62b10441c22173161be4fb">&#9670;&nbsp;</a></span>ECC_STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::ECC_STS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0804] ECC Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECC_STS
</font><br><p> <font size="2">
Offset: 0x804  ECC Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BUSY</td><td><div style="word-wrap: break-word;"><b>ECC Accelerator Busy Flag
</b><br>
0 = The ECC accelerator is idle or finished.
<br>
1 = The ECC accelerator is under processing and protects all registers.
<br>
Remember to clear ECC interrupt flag after ECC accelerator finished
<br>
</div></td></tr><tr><td>
[1]</td><td>DMABUSY</td><td><div style="word-wrap: break-word;"><b>ECC DMA Busy Flag
</b><br>
0 = ECC DMA is idle or finished.
<br>
1 = ECC DMA is busy.
<br>
</div></td></tr><tr><td>
[16]</td><td>BUSERR</td><td><div style="word-wrap: break-word;"><b>ECC DMA Access Bus Error Flag
</b><br>
0 = No error.
<br>
1 = Bus error will stop DMA operation and ECC accelerator.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03721">3721</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a5ba9a125249895f674f810fa47935f3e" name="a5ba9a125249895f674f810fa47935f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba9a125249895f674f810fa47935f3e">&#9670;&nbsp;</a></span>ECC_WORDCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::ECC_WORDCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0a54] ECC DMA Word Count <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECC_WORDCNT
</font><br><p> <font size="2">
Offset: 0xA54  ECC DMA Word Count
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>WORDCNT</td><td><div style="word-wrap: break-word;"><b>ECC DMA Word Count
</b><br>
The CRPT_ECC_WORDCNT keeps the word count of source data that is for the required input data of ECC accelerator with various operations in DMA mode
<br>
Although CRPT_ECC_WORDCNT is 32-bit, the maximum of word count in ECC accelerator is 144 words
<br>
CRPT_ECC_WORDCNT can be read and written
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03733">3733</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a519e65d54a892e5b609dd1db84c09bdf" name="a519e65d54a892e5b609dd1db84c09bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a519e65d54a892e5b609dd1db84c09bdf">&#9670;&nbsp;</a></span>ECC_X1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::ECC_X1[18]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0808] ~ [0x084c] ECC The X-coordinate word 0~17 of the first point <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECC_X1[18]
</font><br><p> <font size="2">
Offset: 0x808 ~ 0x84C  ECC The X-coordinate word 0 ~ 17 of the first point
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>POINTX1</td><td><div style="word-wrap: break-word;"><b>ECC the x-coordinate Value of the First Point (POINTX1)
</b><br>
For B-163 or K-163, POINTX1 is stored in CRPT_ECC_X1_00~CRPT_ECC_X1_05
<br>
For B-233 or K-233, POINTX1 is stored in CRPT_ECC_X1_00~CRPT_ECC_X1_07
<br>
For B-283 or K-283, POINTX1 is stored in CRPT_ECC_X1_00~CRPT_ECC_X1_08
<br>
For B-409 or K-409, POINTX1 is stored in CRPT_ECC_X1_00~CRPT_ECC_X1_12
<br>
For B-571 or K-571, POINTX1 is stored in CRPT_ECC_X1_00~CRPT_ECC_X1_17
<br>
For P-192, POINTX1 is stored in CRPT_ECC_X1_00~CRPT_ECC_X1_05
<br>
For P-224, POINTX1 is stored in CRPT_ECC_X1_00~CRPT_ECC_X1_06
<br>
For P-256, POINTX1 is stored in CRPT_ECC_X1_00~CRPT_ECC_X1_07
<br>
For P-384, POINTX1 is stored in CRPT_ECC_X1_00~CRPT_ECC_X1_11
<br>
For P-521, POINTX1 is stored in CRPT_ECC_X1_00~CRPT_ECC_X1_16
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03722">3722</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a96af9ece30563277a884b923e4f0f9c6" name="a96af9ece30563277a884b923e4f0f9c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96af9ece30563277a884b923e4f0f9c6">&#9670;&nbsp;</a></span>ECC_X2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::ECC_X2[18]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0898] ~ [0x08dc] ECC The X-coordinate word 0~17 of the second point <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECC_X2[18]
</font><br><p> <font size="2">
Offset: 0x898 ~ 0x8DC  ECC The X-coordinate word 0 ~ 17 of the second point
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>POINTX2</td><td><div style="word-wrap: break-word;"><b>ECC the x-coordinate Value of the Second Point (POINTX2)
</b><br>
For B-163 or K-163, POINTX2 is stored in CRPT_ECC_X2_00~CRPT_ECC_X2_05
<br>
For B-233 or K-233, POINTX2 is stored in CRPT_ECC_X2_00~CRPT_ECC_X2_07
<br>
For B-283 or K-283, POINTX2 is stored in CRPT_ECC_X2_00~CRPT_ECC_X2_08
<br>
For B-409 or K-409, POINTX2 is stored in CRPT_ECC_X2_00~CRPT_ECC_X2_12
<br>
For B-571 or K-571, POINTX2 is stored in CRPT_ECC_X2_00~CRPT_ECC_X2_17
<br>
For P-192, POINTX2 is stored in CRPT_ECC_X2_00~CRPT_ECC_X2_05
<br>
For P-224, POINTX2 is stored in CRPT_ECC_X2_00~CRPT_ECC_X2_06
<br>
For P-256, POINTX2 is stored in CRPT_ECC_X2_00~CRPT_ECC_X2_07
<br>
For P-384, POINTX2 is stored in CRPT_ECC_X2_00~CRPT_ECC_X2_11
<br>
For P-521, POINTX2 is stored in CRPT_ECC_X2_00~CRPT_ECC_X2_16
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03724">3724</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a4b7270eef1ba815069e51e8fbddb0132" name="a4b7270eef1ba815069e51e8fbddb0132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7270eef1ba815069e51e8fbddb0132">&#9670;&nbsp;</a></span>ECC_Y1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::ECC_Y1[18]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0850] ~ [0x0894] ECC The Y-coordinate word 0~17 of the first point <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECC_Y1[18]
</font><br><p> <font size="2">
Offset: 0x850 ~ 0x894  ECC The Y-coordinate word 0 ~ 17 of the first point
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>POINTY1</td><td><div style="word-wrap: break-word;"><b>ECC the Y-coordinate Value of the First Point (POINTY1)
</b><br>
For B-163 or K-163, POINTY1 is stored in CRPT_ECC_Y1_00~CRPT_ECC_Y1_05
<br>
For B-233 or K-233, POINTY1 is stored in CRPT_ECC_Y1_00~CRPT_ECC_Y1_07
<br>
For B-283 or K-283, POINTY1 is stored in CRPT_ECC_Y1_00~CRPT_ECC_Y1_08
<br>
For B-409 or K-409, POINTY1 is stored in CRPT_ECC_Y1_00~CRPT_ECC_Y1_12
<br>
For B-571 or K-571, POINTY1 is stored in CRPT_ECC_Y1_00~CRPT_ECC_Y1_17
<br>
For P-192, POINTY1 is stored in CRPT_ECC_Y1_00~CRPT_ECC_Y1_05
<br>
For P-224, POINTY1 is stored in CRPT_ECC_Y1_00~CRPT_ECC_Y1_06
<br>
For P-256, POINTY1 is stored in CRPT_ECC_Y1_00~CRPT_ECC_Y1_07
<br>
For P-384, POINTY1 is stored in CRPT_ECC_Y1_00~CRPT_ECC_Y1_11
<br>
For P-521, POINTY1 is stored in CRPT_ECC_Y1_00~CRPT_ECC_Y1_16
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03723">3723</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a96677b321ecfd8fcbf2232d1b7eacd05" name="a96677b321ecfd8fcbf2232d1b7eacd05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96677b321ecfd8fcbf2232d1b7eacd05">&#9670;&nbsp;</a></span>ECC_Y2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::ECC_Y2[18]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x08e0] ~ [0x0924] ECC The Y-coordinate word 0~17 of the second point <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECC_Y2[18]
</font><br><p> <font size="2">
Offset: 0x8E0 ~ 0x924  ECC The Y-coordinate word 0 ~ 17 of the second point
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>POINTY2</td><td><div style="word-wrap: break-word;"><b>ECC the Y-coordinate Value of the Second Point (POINTY2)
</b><br>
For B-163 or K-163, POINTY2 is stored in CRPT_ECC_Y2_00~CRPT_ECC_Y2_05
<br>
For B-233 or K-233, POINTY2 is stored in CRPT_ECC_Y2_00~CRPT_ECC_Y2_07
<br>
For B-283 or K-283, POINTY2 is stored in CRPT_ECC_Y2_00~CRPT_ECC_Y2_08
<br>
For B-409 or K-409, POINTY2 is stored in CRPT_ECC_Y2_00~CRPT_ECC_Y2_12
<br>
For B-571 or K-571, POINTY2 is stored in CRPT_ECC_Y2_00~CRPT_ECC_Y2_17
<br>
For P-192, POINTY2 is stored in CRPT_ECC_Y2_00~CRPT_ECC_Y2_05
<br>
For P-224, POINTY2 is stored in CRPT_ECC_Y2_00~CRPT_ECC_Y2_06
<br>
For P-256, POINTY2 is stored in CRPT_ECC_Y2_00~CRPT_ECC_Y2_07
<br>
For P-384, POINTY2 is stored in CRPT_ECC_Y2_00~CRPT_ECC_Y2_11
<br>
For P-521, POINTY2 is stored in CRPT_ECC_Y2_00~CRPT_ECC_Y2_16
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03725">3725</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="ab3ec1b9f3597e33ce8ea629f0b27f295" name="ab3ec1b9f3597e33ce8ea629f0b27f295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3ec1b9f3597e33ce8ea629f0b27f295">&#9670;&nbsp;</a></span>HMAC_CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::HMAC_CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0300] SHA/HMAC Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HMAC_CTL
</font><br><p> <font size="2">
Offset: 0x300  SHA/HMAC Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>START</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Engine Start
</b><br>
0 = No effect.
<br>
1 = Start SHA/HMAC engine. BUSY flag will be set.
<br>
This bit is always 0 when it's read back.
<br>
</div></td></tr><tr><td>
[1]</td><td>STOP</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Engine Stop
</b><br>
0 = No effect.
<br>
1 = Stop SHA/HMAC engine.
<br>
This bit is always 0 when it's read back.
<br>
</div></td></tr><tr><td>
[4]</td><td>HMACEN</td><td><div style="word-wrap: break-word;"><b>HMAC_SHA Engine Operating Mode
</b><br>
0 = execute SHA function.
<br>
1 = execute HMAC function.
<br>
</div></td></tr><tr><td>
[5]</td><td>DMALAST</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Last Block
</b><br>
This bit must be set as feeding in last byte of data.
<br>
</div></td></tr><tr><td>
[7]</td><td>DMAEN</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Engine DMA Enable Control
</b><br>
0 = SHA/HMAC DMA engine Disabled.
<br>
SHA/HMAC engine operates in Non-DMA mode, and gets data from the port CRPT_HMAC_DATIN.
<br>
1 = SHA/HMAC DMA engine Enabled.
<br>
SHA/HMAC engine operates in DMA mode, and data movement from/to the engine is done by DMA logic.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>OPMODE</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Engine Operation Modes
</b><br>
0x0xx: SHA160
<br>
0x100: SHA256
<br>
0x101: SHA224
<br>
0x110: SHA512
<br>
0x111: SHA384
<br>
These bits can be read and written. But writing to them wouldn't take effect as BUSY is 1.
<br>
</div></td></tr><tr><td>
[22]</td><td>OUTSWAP</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Engine Output Data Swap
</b><br>
0 = Keep the original order.
<br>
1 = The order that CPU feeds data to the accelerator will be changed from {byte3, byte2, byte1, byte0} to {byte0, byte1, byte2, byte3}.
<br>
</div></td></tr><tr><td>
[23]</td><td>INSWAP</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Engine Input Data Swap
</b><br>
0 = Keep the original order.
<br>
1 = The order that CPU feeds data to the accelerator will be changed from {byte3, byte2, byte1, byte0} to {byte0, byte1, byte2, byte3}.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03710">3710</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a5b4124dfa5d09a2f4f4ec86b523fc430" name="a5b4124dfa5d09a2f4f4ec86b523fc430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b4124dfa5d09a2f4f4ec86b523fc430">&#9670;&nbsp;</a></span>HMAC_DATIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::HMAC_DATIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0354] SHA/HMAC Engine Non-DMA Mode Data Input Port Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HMAC_DATIN
</font><br><p> <font size="2">
Offset: 0x354  SHA/HMAC Engine Non-DMA Mode Data Input Port Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DATIN</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Engine Input Port
</b><br>
CPU feeds data to SHA/HMAC engine through this port by checking CRPT_HMAC_STS
<br>
Feed data as DATINREQ is 1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03716">3716</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="ac42d81c56c6b6ad1f4ba478bcb6783da" name="ac42d81c56c6b6ad1f4ba478bcb6783da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac42d81c56c6b6ad1f4ba478bcb6783da">&#9670;&nbsp;</a></span>HMAC_DGST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::HMAC_DGST[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0308] ~ [0x0344] SHA/HMAC Digest Message 0~15 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HMAC_DGST[16]
</font><br><p> <font size="2">
Offset: 0x308 ~ 0x344  SHA/HMAC Digest Message 0 ~ 15
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DGST</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Digest Message Output Register
</b><br>
For SHA-160, the digest is stored in CRPT_HMAC_DGST0 ~ CRPT_HMAC_DGST4.
<br>
For SHA-224, the digest is stored in CRPT_HMAC_DGST0 ~ CRPT_HMAC_DGST6.
<br>
For SHA-256, the digest is stored in CRPT_HMAC_DGST0 ~ CRPT_HMAC_DGST7.
<br>
For SHA-384, the digest is stored in CRPT_HMAC_DGST0 ~ CRPT_HMAC_DGST11.
<br>
For SHA-512, the digest is stored in CRPT_HMAC_DGST0 ~ CRPT_HMAC_DGST15.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03712">3712</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a2edbb3718ed1f9c7ca115b31225e30b3" name="a2edbb3718ed1f9c7ca115b31225e30b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edbb3718ed1f9c7ca115b31225e30b3">&#9670;&nbsp;</a></span>HMAC_DMACNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::HMAC_DMACNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0350] SHA/HMAC Byte Count Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HMAC_DMACNT
</font><br><p> <font size="2">
Offset: 0x350  SHA/HMAC Byte Count Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DMACNT</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Operation Byte Count
</b><br>
The CRPT_HMAC_DMACNT keeps the byte count of source text that is for the SHA/HMAC engine operating in DMA mode
<br>
The CRPT_HMAC_DMACNT is 32-bit and the maximum of byte count is 4G bytes.
<br>
CRPT_HMAC_DMACNT can be read and written
<br>
Writing to CRPT_HMAC_DMACNT while the SHA/HMAC accelerator is operating doesn't affect the current SHA/HMAC operation
<br>
But the value of CRPT_HMAC_DMACNT will be updated later on
<br>
Consequently, software can prepare the byte count of data for the next SHA/HMAC operation.
<br>
In Non-DMA mode, CRPT_HMAC_DMACNT must be set as the byte count of the last block before feeding in the last block of data.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03715">3715</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a8d3df7daadea26df3eaba84158106a0e" name="a8d3df7daadea26df3eaba84158106a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d3df7daadea26df3eaba84158106a0e">&#9670;&nbsp;</a></span>HMAC_KEYCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::HMAC_KEYCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0348] SHA/HMAC Key Byte Count Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HMAC_KEYCNT
</font><br><p> <font size="2">
Offset: 0x348  SHA/HMAC Key Byte Count Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEYCNT</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Key Byte Count
</b><br>
The CRPT_HMAC_KEYCNT keeps the byte count of key that SHA/HMAC engine operates
<br>
The register is 32-bit and the maximum byte count is 4G bytes
<br>
It can be read and written.
<br>
Writing to the register CRPT_HMAC_KEYCNT as the SHA/HMAC accelerator operating doesn't affect the current SHA/HMAC operation
<br>
But the value of CRPT_SHA _KEYCNT will be updated later on
<br>
Consequently, software can prepare the key count for the next SHA/HMAC operation.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03713">3713</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="afdf643d9d10e3967a890bcc6005b8c83" name="afdf643d9d10e3967a890bcc6005b8c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdf643d9d10e3967a890bcc6005b8c83">&#9670;&nbsp;</a></span>HMAC_SADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::HMAC_SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x034c] SHA/HMAC DMA Source Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HMAC_SADDR
</font><br><p> <font size="2">
Offset: 0x34C  SHA/HMAC DMA Source Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SADDR</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC DMA Source Address
</b><br>
The SHA/HMAC accelerator supports DMA function to transfer the plain text between system memory and embedded FIFO
<br>
The CRPT_HMAC_SADDR keeps the source address of the data buffer where the source text is stored
<br>
Based on the source address, the SHA/HMAC accelerator can read the plain text from system memory and do SHA/HMAC operation
<br>
The start of source address should be located at word boundary
<br>
In other words, bit 1 and 0 of CRPT_HMAC_SADDR are ignored.
<br>
CRPT_HMAC_SADDR can be read and written
<br>
Writing to CRPT_HMAC_SADDR while the SHA/HMAC accelerator is operating doesn't affect the current SHA/HMAC operation
<br>
But the value of CRPT_HMAC_SADDR will be updated later on
<br>
Consequently, software can prepare the DMA source address for the next SHA/HMAC operation.
<br>
In DMA mode, software can update the next CRPT_HMAC_SADDR before triggering START.
<br>
CRPT_HMAC_SADDR and CRPT_HMAC_DADDR can be the same in the value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03714">3714</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a46e1106b654acebe3d1afa4d26ee465f" name="a46e1106b654acebe3d1afa4d26ee465f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46e1106b654acebe3d1afa4d26ee465f">&#9670;&nbsp;</a></span>HMAC_STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::HMAC_STS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0304] SHA/HMAC Status Flag <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HMAC_STS
</font><br><p> <font size="2">
Offset: 0x304  SHA/HMAC Status Flag
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BUSY</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Engine Busy
</b><br>
0 = SHA/HMAC engine is idle or finished.
<br>
1 = SHA/HMAC engine is busy.
<br>
</div></td></tr><tr><td>
[1]</td><td>DMABUSY</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Engine DMA Busy Flag
</b><br>
0 = SHA/HMAC DMA engine is idle or finished.
<br>
1 = SHA/HMAC DMA engine is busy.
<br>
</div></td></tr><tr><td>
[8]</td><td>DMAERR</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Engine DMA Error Flag
</b><br>
0 = Show the SHA/HMAC engine access normal.
<br>
1 = Show the SHA/HMAC engine access error.
<br>
</div></td></tr><tr><td>
[16]</td><td>DATINREQ</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Non-DMA Mode Data Input Request
</b><br>
0 = No effect.
<br>
1 = Request SHA/HMAC Non-DMA mode data input.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03711">3711</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a5e7a7f564d3ce88c85db88ca7003ad94" name="a5e7a7f564d3ce88c85db88ca7003ad94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e7a7f564d3ce88c85db88ca7003ad94">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] Crypto Interrupt Enable Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN
</font><br><p> <font size="2">
Offset: 0x00  Crypto Interrupt Enable Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>AESIEN</td><td><div style="word-wrap: break-word;"><b>AES Interrupt Enable Control
</b><br>
0 = AES interrupt Disabled.
<br>
1 = AES interrupt Enabled.
<br>
In DMA mode, an interrupt will be triggered when amount of data set in AES_DMA_CNT is fed into the AES engine.
<br>
In Non-DMA mode, an interrupt will be triggered when the AES engine finishes the operation.
<br>
</div></td></tr><tr><td>
[1]</td><td>AESEIEN</td><td><div style="word-wrap: break-word;"><b>AES Error Flag Enable Control
</b><br>
0 = AES error interrupt flag Disabled.
<br>
1 = AES error interrupt flag Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>TDESIEN</td><td><div style="word-wrap: break-word;"><b>TDES/DES Interrupt Enable Control
</b><br>
0 = TDES/DES interrupt Disabled.
<br>
1 = TDES/DES interrupt Enabled.
<br>
In DMA mode, an interrupt will be triggered when amount of data set in TDES_DMA_CNT is fed into the TDES engine.
<br>
In Non-DMA mode, an interrupt will be triggered when the TDES engine finishes the operation.
<br>
</div></td></tr><tr><td>
[9]</td><td>TDESEIEN</td><td><div style="word-wrap: break-word;"><b>TDES/DES Error Flag Enable Control
</b><br>
0 = TDES/DES error interrupt flag Disabled.
<br>
1 = TDES/DES error interrupt flag Enabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>PRNGIEN</td><td><div style="word-wrap: break-word;"><b>PRNG Interrupt Enable Control
</b><br>
0 = PRNG interrupt Disabled.
<br>
1 = PRNG interrupt Enabled.
<br>
</div></td></tr><tr><td>
[22]</td><td>ECCIEN</td><td><div style="word-wrap: break-word;"><b>ECC Interrupt Enable Control
</b><br>
0 = ECC interrupt Disabled.
<br>
1 = ECC interrupt Enabled.
<br>
In DMA mode, an interrupt will be triggered when amount of data set in ECC_DMA_CNT is fed into the ECC engine.
<br>
In Non-DMA mode, an interrupt will be triggered when the ECC engine finishes the operation.
<br>
</div></td></tr><tr><td>
[23]</td><td>ECCEIEN</td><td><div style="word-wrap: break-word;"><b>ECC Error Interrupt Enable Control
</b><br>
0 = ECC error interrupt flag Disabled.
<br>
1 = ECC error interrupt flag Enabled.
<br>
</div></td></tr><tr><td>
[24]</td><td>HMACIEN</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Interrupt Enable Control
</b><br>
0 = SHA/HMAC interrupt Disabled.
<br>
1 = SHA/HMAC interrupt Enabled.
<br>
In DMA mode, an interrupt will be triggered when amount of data set in SHA _DMA_CNT is fed into the SHA/HMAC engine
<br>
In Non-DMA mode, an interrupt will be triggered when the SHA/HMAC engine finishes the operation.
<br>
</div></td></tr><tr><td>
[25]</td><td>HMACEIEN</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Error Interrupt Enable Control
</b><br>
0 = SHA/HMAC error interrupt flag Disabled.
<br>
1 = SHA/HMAC error interrupt flag Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03612">3612</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="abfd04fb8d5783a989f1bc65fd7aafd3d" name="abfd04fb8d5783a989f1bc65fd7aafd3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd04fb8d5783a989f1bc65fd7aafd3d">&#9670;&nbsp;</a></span>INTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] Crypto Interrupt Flag <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS
</font><br><p> <font size="2">
Offset: 0x04  Crypto Interrupt Flag
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>AESIF</td><td><div style="word-wrap: break-word;"><b>AES Finish Interrupt Flag
</b><br>
This bit is cleared by writing 1, and it has no effect by writing 0.
<br>
0 = No AES interrupt.
<br>
= AES encryption/decryption done interrupt.
<br>
</div></td></tr><tr><td>
[1]</td><td>AESEIF</td><td><div style="word-wrap: break-word;"><b>AES Error Flag
</b><br>
This bit is cleared by writing 1, and it has no effect by writing 0.
<br>
0 = No AES error.
<br>
1 = AES encryption/decryption done interrupt.
<br>
</div></td></tr><tr><td>
[8]</td><td>TDESIF</td><td><div style="word-wrap: break-word;"><b>TDES/DES Finish Interrupt Flag
</b><br>
This bit is cleared by writing 1, and it has no effect by writing 0.
<br>
0 = No TDES/DES interrupt.
<br>
1 = TDES/DES encryption/decryption done interrupt.
<br>
</div></td></tr><tr><td>
[9]</td><td>TDESEIF</td><td><div style="word-wrap: break-word;"><b>TDES/DES Error Flag
</b><br>
This bit includes the operating and setting error
<br>
The detailed flag is shown in the CRPT_TDES_STS register
<br>
This includes operating and setting error.
<br>
This bit is cleared by writing 1, and it has no effect by writing 0.
<br>
0 = No TDES/DES error.
<br>
1 = TDES/DES encryption/decryption error interrupt.
<br>
</div></td></tr><tr><td>
[16]</td><td>PRNGIF</td><td><div style="word-wrap: break-word;"><b>PRNG Finish Interrupt Flag
</b><br>
This bit is cleared by writing 1, and it has no effect by writing 0.
<br>
0 = No PRNG interrupt.
<br>
1 = PRNG key generation done interrupt.
<br>
</div></td></tr><tr><td>
[22]</td><td>ECCIF</td><td><div style="word-wrap: break-word;"><b>ECC Finish Interrupt Flag
</b><br>
This bit is cleared by writing 1, and it has no effect by writing 0.
<br>
0 = No ECC interrupt.
<br>
1 = ECC operation done interrupt.
<br>
</div></td></tr><tr><td>
[23]</td><td>ECCEIF</td><td><div style="word-wrap: break-word;"><b>ECC Error Flag
</b><br>
This register includes operating and setting error. The detail flag is shown in CRPT_ECC_STS register.
<br>
This bit is cleared by writing 1, and it has no effect by writing 0.
<br>
0 = No ECC error.
<br>
1 = ECC error interrupt.
<br>
</div></td></tr><tr><td>
[24]</td><td>HMACIF</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Finish Interrupt Flag
</b><br>
This bit is cleared by writing 1, and it has no effect by writing 0.
<br>
0 = No SHA/HMAC interrupt.
<br>
1 = SHA/HMAC operation done interrupt.
<br>
</div></td></tr><tr><td>
[25]</td><td>HMACEIF</td><td><div style="word-wrap: break-word;"><b>SHA/HMAC Error Flag
</b><br>
This register includes operating and setting error. The detail flag is shown in CRPT_HMAC_STS register.
<br>
This bit is cleared by writing 1, and it has no effect by writing 0.
<br>
0 = No SHA/HMAC error.
<br>
1 = SHA/HMAC error interrupt.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03613">3613</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="ab7c73f795c21e4501eac484f294aea31" name="ab7c73f795c21e4501eac484f294aea31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7c73f795c21e4501eac484f294aea31">&#9670;&nbsp;</a></span>PRNG_CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::PRNG_CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] PRNG Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PRNG_CTL
</font><br><p> <font size="2">
Offset: 0x08  PRNG Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>START</td><td><div style="word-wrap: break-word;"><b>Start PRNG Engine
</b><br>
0 = Stop PRNG engine.
<br>
1 = Generate new key and store the new key to register CRPT_PRNG_KEYx , which will be cleared when the new key is generated.
<br>
</div></td></tr><tr><td>
[1]</td><td>SEEDRLD</td><td><div style="word-wrap: break-word;"><b>Reload New Seed for PRNG Engine
</b><br>
0 = Generating key based on the current seed.
<br>
1 = Reload new seed.
<br>
</div></td></tr><tr><td>
[3:2]</td><td>KEYSZ</td><td><div style="word-wrap: break-word;"><b>PRNG Generate Key Size
</b><br>
00 = 64 bits.
<br>
01 = 128 bits.
<br>
10 = 192 bits.
<br>
11 = 256 bits.
<br>
</div></td></tr><tr><td>
[8]</td><td>BUSY</td><td><div style="word-wrap: break-word;"><b>PRNG Busy (Read Only)
</b><br>
0 = PRNG engine is idle.
<br>
1 = Indicate that the PRNG engine is generating CRPT_PRNG_KEYx.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03614">3614</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="af09104a5838aec3935acbf047eaa9832" name="af09104a5838aec3935acbf047eaa9832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af09104a5838aec3935acbf047eaa9832">&#9670;&nbsp;</a></span>PRNG_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::PRNG_KEY[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] ~ [0x002c] PRNG Generated Key0 ~ Key7 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PRNG_KEY[8]
</font><br><p> <font size="2">
Offset: 0x10 ~ 0x2C  PRNG Generated Key0 ~ Key7
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>Store PRNG Generated Key (Read Only)
</b><br>
The bits store the key that is generated by PRNG.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03616">3616</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a3b3c304a6726aeb8b4c52d7f39988e49" name="a3b3c304a6726aeb8b4c52d7f39988e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b3c304a6726aeb8b4c52d7f39988e49">&#9670;&nbsp;</a></span>PRNG_SEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::PRNG_SEED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] Seed for PRNG <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PRNG_SEED
</font><br><p> <font size="2">
Offset: 0x0C  Seed for PRNG
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SEED</td><td><div style="word-wrap: break-word;"><b>Seed for PRNG (Write Only)
</b><br>
The bits store the seed for PRNG engine.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03615">3615</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a01aec4b354cdc3f3cb0ada2916725d09" name="a01aec4b354cdc3f3cb0ada2916725d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01aec4b354cdc3f3cb0ada2916725d09">&#9670;&nbsp;</a></span>TDES0_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES0_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0230] TDES/DES Byte Count Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES0_CNT
</font><br><p> <font size="2">
Offset: 0x230  TDES/DES Byte Count Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CNT</td><td><div style="word-wrap: break-word;"><b>TDES/DES Byte Count
</b><br>
The CRPT_TDESn_CNT keeps the byte count of source text that is for the TDES/DES engine operating in DMA mode
<br>
The CRPT_TDESn_CNT is 32-bit and the maximum of byte count is 4G bytes.
<br>
CRPT_TDESn_CNT can be read and written
<br>
Writing to CRPT_TDESn_CNT while the TDES/DES accelerator is operating doesn't affect the current TDES/DES operation
<br>
But the value of CRPT_TDESn_CNT will be updated later on
<br>
Consequently, software can prepare the byte count of data for the next TDES /DES operation.
<br>
In Non-DMA ECB, CBC, CFB, OFB, and CTR mode, CRPT_TDESn_CNT must be set as byte count for the last block of data before feeding in the last block of data.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03662">3662</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="afd52d52726002868cbdc17c2b8f99319" name="afd52d52726002868cbdc17c2b8f99319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd52d52726002868cbdc17c2b8f99319">&#9670;&nbsp;</a></span>TDES0_DA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES0_DA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x022c] TDES/DES DMA Destination Address Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES0_DA
</font><br><p> <font size="2">
Offset: 0x22C  TDES/DES DMA Destination Address Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DADDR</td><td><div style="word-wrap: break-word;"><b>TDES/DES DMA Destination Address
</b><br>
The TDES/DES accelerator supports DMA function to transfer the cipher text between system memory and embedded FIFO
<br>
The CRPT_TDESn_DA keeps the destination address of the data buffer where the engine output's text will be stored
<br>
Based on the destination address, the TDES/DES accelerator can write the cipher text back to system memory after the TDES/DES operation is finished
<br>
The start of destination address should be located at word boundary
<br>
In other words, bit 1 and 0 of CRPT_TDESn_DA are ignored.
<br>
CRPT_TDESn_DA can be read and written
<br>
Writing to CRPT_TDESn_DA while the TDES/DES accelerator is operating doesn't affect the current TDES/DES operation
<br>
But the value of CRPT_TDESn_DA will be updated later on
<br>
Consequently, software can prepare the destination address for the next TDES/DES operation.
<br>
In DMA mode, software can update the next CRPT_TDESn_DA before triggering START.
<br>
CRPT_TDESn_SAD and CRPT_TDESn_DA can be the same in the value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03661">3661</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a30f00f8e68a7ee9e926d1d7b79e2e622" name="a30f00f8e68a7ee9e926d1d7b79e2e622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30f00f8e68a7ee9e926d1d7b79e2e622">&#9670;&nbsp;</a></span>TDES0_IVH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES0_IVH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0220] TDES/DES Initial Vector High Word Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES0_IVH
</font><br><p> <font size="2">
Offset: 0x220  TDES/DES Initial Vector High Word Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>IV</td><td><div style="word-wrap: break-word;"><b>TDES/DES Initial Vector High Word
</b><br>
Initial vector (IV) is for TDES/DES engine in CBC, CFB, and OFB mode
<br>
IV is Nonce counter for TDES/DES engine in CTR mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03658">3658</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="abca3227207473aacd91ebc302e00e147" name="abca3227207473aacd91ebc302e00e147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abca3227207473aacd91ebc302e00e147">&#9670;&nbsp;</a></span>TDES0_IVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES0_IVL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0224] TDES/DES Initial Vector Low Word Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES0_IVL
</font><br><p> <font size="2">
Offset: 0x224  TDES/DES Initial Vector Low Word Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>IV</td><td><div style="word-wrap: break-word;"><b>TDES/DES Initial Vector Low Word
</b><br>
Initial vector (IV) is for TDES/DES engine in CBC, CFB, and OFB mode
<br>
IV is Nonce counter for TDES/DES engine in CTR mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03659">3659</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="acd0115294fc54521190a8ef11c88a0f9" name="acd0115294fc54521190a8ef11c88a0f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd0115294fc54521190a8ef11c88a0f9">&#9670;&nbsp;</a></span>TDES0_KEY1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES0_KEY1H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0208] TDES/DES Key 1 High Word Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES0_KEY1H
</font><br><p> <font size="2">
Offset: 0x208  TDES/DES Key 1 High Word Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 1 High Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03652">3652</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a2cd7c4e7196847c3ea322a5d0f0ae442" name="a2cd7c4e7196847c3ea322a5d0f0ae442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd7c4e7196847c3ea322a5d0f0ae442">&#9670;&nbsp;</a></span>TDES0_KEY1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES0_KEY1L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x020c] TDES/DES Key 1 Low Word Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES0_KEY1L
</font><br><p> <font size="2">
Offset: 0x20C  TDES/DES Key 1 Low Word Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 1 Low Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03653">3653</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="aef41c8c7eb571a63878379cc12ef9420" name="aef41c8c7eb571a63878379cc12ef9420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef41c8c7eb571a63878379cc12ef9420">&#9670;&nbsp;</a></span>TDES0_KEY2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES0_KEY2H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0210] TDES Key 2 High Word Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES0_KEY2H
</font><br><p> <font size="2">
Offset: 0x210  TDES Key 2 High Word Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 2 High Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03654">3654</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="aa3c7bca3c7169f57eb23462c2fb097e0" name="aa3c7bca3c7169f57eb23462c2fb097e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3c7bca3c7169f57eb23462c2fb097e0">&#9670;&nbsp;</a></span>TDES0_KEY2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES0_KEY2L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0214] TDES Key 2 Low Word Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES0_KEY2L
</font><br><p> <font size="2">
Offset: 0x214  TDES Key 2 Low Word Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 2 Low Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03655">3655</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="ad8d4637f698378ace868e6cf49be11cd" name="ad8d4637f698378ace868e6cf49be11cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8d4637f698378ace868e6cf49be11cd">&#9670;&nbsp;</a></span>TDES0_KEY3H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES0_KEY3H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0218] TDES Key 3 High Word Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES0_KEY3H
</font><br><p> <font size="2">
Offset: 0x218  TDES Key 3 High Word Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 3 High Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03656">3656</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a6d8a85e0245c447d70c2d7cfbb1658b0" name="a6d8a85e0245c447d70c2d7cfbb1658b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8a85e0245c447d70c2d7cfbb1658b0">&#9670;&nbsp;</a></span>TDES0_KEY3L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES0_KEY3L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x021c] TDES Key 3 Low Word Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES0_KEY3L
</font><br><p> <font size="2">
Offset: 0x21C  TDES Key 3 Low Word Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 3 Low Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03657">3657</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a230e0578990b3d6a85fdf7b457f2f528" name="a230e0578990b3d6a85fdf7b457f2f528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230e0578990b3d6a85fdf7b457f2f528">&#9670;&nbsp;</a></span>TDES0_SA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES0_SA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0228] TDES/DES DMA Source Address Register for Channel 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES0_SA
</font><br><p> <font size="2">
Offset: 0x228  TDES/DES DMA Source Address Register for Channel 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SADDR</td><td><div style="word-wrap: break-word;"><b>TDES/DES DMA Source Address
</b><br>
The TDES/DES accelerator supports DMA function to transfer the plain text between system memory and embedded FIFO
<br>
The CRPT_TDESn_SA keeps the source address of the data buffer where the source text is stored
<br>
Based on the source address, the TDES/DES accelerator can read the plain text from system memory and do TDES/DES operation
<br>
The start of source address should be located at word boundary
<br>
In other words, bit 1 and 0 of CRPT_TDESn_SA are ignored.
<br>
CRPT_TDESn_SA can be read and written
<br>
Writing to CRPT_TDESn_SA while the TDES/DES accelerator is operating doesn't affect the current TDES/DES operation
<br>
But the value of CRPT_TDESn_SA will be updated later on
<br>
Consequently, software can prepare the DMA source address for the next TDES/DES operation.
<br>
In DMA mode, software can update the next CRPT_TDESn_SA before triggering START.
<br>
CRPT_TDESn_SA and CRPT_TDESn_DA can be the same in the value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03660">3660</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="adc582174dfa42b62c6adc4f9f1b6b8c4" name="adc582174dfa42b62c6adc4f9f1b6b8c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc582174dfa42b62c6adc4f9f1b6b8c4">&#9670;&nbsp;</a></span>TDES1_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES1_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0270] TDES/DES Byte Count Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES1_CNT
</font><br><p> <font size="2">
Offset: 0x270  TDES/DES Byte Count Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CNT</td><td><div style="word-wrap: break-word;"><b>TDES/DES Byte Count
</b><br>
The CRPT_TDESn_CNT keeps the byte count of source text that is for the TDES/DES engine operating in DMA mode
<br>
The CRPT_TDESn_CNT is 32-bit and the maximum of byte count is 4G bytes.
<br>
CRPT_TDESn_CNT can be read and written
<br>
Writing to CRPT_TDESn_CNT while the TDES/DES accelerator is operating doesn't affect the current TDES/DES operation
<br>
But the value of CRPT_TDESn_CNT will be updated later on
<br>
Consequently, software can prepare the byte count of data for the next TDES /DES operation.
<br>
In Non-DMA ECB, CBC, CFB, OFB, and CTR mode, CRPT_TDESn_CNT must be set as byte count for the last block of data before feeding in the last block of data.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03678">3678</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a0c096a4d60f9379d159931c1dcbe14f6" name="a0c096a4d60f9379d159931c1dcbe14f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c096a4d60f9379d159931c1dcbe14f6">&#9670;&nbsp;</a></span>TDES1_DA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES1_DA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x026c] TDES/DES DMA Destination Address Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES1_DA
</font><br><p> <font size="2">
Offset: 0x26C  TDES/DES DMA Destination Address Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DADDR</td><td><div style="word-wrap: break-word;"><b>TDES/DES DMA Destination Address
</b><br>
The TDES/DES accelerator supports DMA function to transfer the cipher text between system memory and embedded FIFO
<br>
The CRPT_TDESn_DA keeps the destination address of the data buffer where the engine output's text will be stored
<br>
Based on the destination address, the TDES/DES accelerator can write the cipher text back to system memory after the TDES/DES operation is finished
<br>
The start of destination address should be located at word boundary
<br>
In other words, bit 1 and 0 of CRPT_TDESn_DA are ignored.
<br>
CRPT_TDESn_DA can be read and written
<br>
Writing to CRPT_TDESn_DA while the TDES/DES accelerator is operating doesn't affect the current TDES/DES operation
<br>
But the value of CRPT_TDESn_DA will be updated later on
<br>
Consequently, software can prepare the destination address for the next TDES/DES operation.
<br>
In DMA mode, software can update the next CRPT_TDESn_DA before triggering START.
<br>
CRPT_TDESn_SAD and CRPT_TDESn_DA can be the same in the value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03677">3677</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a4145967f93ae2d74e835c735acf175a2" name="a4145967f93ae2d74e835c735acf175a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4145967f93ae2d74e835c735acf175a2">&#9670;&nbsp;</a></span>TDES1_IVH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES1_IVH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0260] TDES/DES Initial Vector High Word Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES1_IVH
</font><br><p> <font size="2">
Offset: 0x260  TDES/DES Initial Vector High Word Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>IV</td><td><div style="word-wrap: break-word;"><b>TDES/DES Initial Vector High Word
</b><br>
Initial vector (IV) is for TDES/DES engine in CBC, CFB, and OFB mode
<br>
IV is Nonce counter for TDES/DES engine in CTR mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03674">3674</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a1ee1d15898ee333798190f44337a1053" name="a1ee1d15898ee333798190f44337a1053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ee1d15898ee333798190f44337a1053">&#9670;&nbsp;</a></span>TDES1_IVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES1_IVL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0264] TDES/DES Initial Vector Low Word Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES1_IVL
</font><br><p> <font size="2">
Offset: 0x264  TDES/DES Initial Vector Low Word Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>IV</td><td><div style="word-wrap: break-word;"><b>TDES/DES Initial Vector Low Word
</b><br>
Initial vector (IV) is for TDES/DES engine in CBC, CFB, and OFB mode
<br>
IV is Nonce counter for TDES/DES engine in CTR mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03675">3675</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="ac7052677612e5e01b6663f972354471c" name="ac7052677612e5e01b6663f972354471c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7052677612e5e01b6663f972354471c">&#9670;&nbsp;</a></span>TDES1_KEY1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES1_KEY1H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0248] TDES/DES Key 1 High Word Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES1_KEY1H
</font><br><p> <font size="2">
Offset: 0x248  TDES/DES Key 1 High Word Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 1 High Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03668">3668</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a8a301919dcf47a9d5f9474dd5e655193" name="a8a301919dcf47a9d5f9474dd5e655193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a301919dcf47a9d5f9474dd5e655193">&#9670;&nbsp;</a></span>TDES1_KEY1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES1_KEY1L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x024c] TDES/DES Key 1 Low Word Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES1_KEY1L
</font><br><p> <font size="2">
Offset: 0x24C  TDES/DES Key 1 Low Word Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 1 Low Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03669">3669</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a34dbb9c024ae8bc3dd3a099a8e47e1e4" name="a34dbb9c024ae8bc3dd3a099a8e47e1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34dbb9c024ae8bc3dd3a099a8e47e1e4">&#9670;&nbsp;</a></span>TDES1_KEY2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES1_KEY2H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0250] TDES Key 2 High Word Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES1_KEY2H
</font><br><p> <font size="2">
Offset: 0x250  TDES Key 2 High Word Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 2 High Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03670">3670</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a20bc7406c1684cea2321c58c03338c78" name="a20bc7406c1684cea2321c58c03338c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20bc7406c1684cea2321c58c03338c78">&#9670;&nbsp;</a></span>TDES1_KEY2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES1_KEY2L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0254] TDES Key 2 Low Word Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES1_KEY2L
</font><br><p> <font size="2">
Offset: 0x254  TDES Key 2 Low Word Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 2 Low Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03671">3671</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a57fb6f128eaa979b08cee94d699fcfbe" name="a57fb6f128eaa979b08cee94d699fcfbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57fb6f128eaa979b08cee94d699fcfbe">&#9670;&nbsp;</a></span>TDES1_KEY3H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES1_KEY3H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0258] TDES Key 3 High Word Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES1_KEY3H
</font><br><p> <font size="2">
Offset: 0x258  TDES Key 3 High Word Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 3 High Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03672">3672</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="ac26b48db72740ad9f59ed335fae3c54a" name="ac26b48db72740ad9f59ed335fae3c54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26b48db72740ad9f59ed335fae3c54a">&#9670;&nbsp;</a></span>TDES1_KEY3L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES1_KEY3L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x025c] TDES Key 3 Low Word Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES1_KEY3L
</font><br><p> <font size="2">
Offset: 0x25C  TDES Key 3 Low Word Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 3 Low Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03673">3673</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="aa82473e52236e2d646a13fa96510bcd4" name="aa82473e52236e2d646a13fa96510bcd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa82473e52236e2d646a13fa96510bcd4">&#9670;&nbsp;</a></span>TDES1_SA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES1_SA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0268] TDES/DES DMA Source Address Register for Channel 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES1_SA
</font><br><p> <font size="2">
Offset: 0x268  TDES/DES DMA Source Address Register for Channel 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SADDR</td><td><div style="word-wrap: break-word;"><b>TDES/DES DMA Source Address
</b><br>
The TDES/DES accelerator supports DMA function to transfer the plain text between system memory and embedded FIFO
<br>
The CRPT_TDESn_SA keeps the source address of the data buffer where the source text is stored
<br>
Based on the source address, the TDES/DES accelerator can read the plain text from system memory and do TDES/DES operation
<br>
The start of source address should be located at word boundary
<br>
In other words, bit 1 and 0 of CRPT_TDESn_SA are ignored.
<br>
CRPT_TDESn_SA can be read and written
<br>
Writing to CRPT_TDESn_SA while the TDES/DES accelerator is operating doesn't affect the current TDES/DES operation
<br>
But the value of CRPT_TDESn_SA will be updated later on
<br>
Consequently, software can prepare the DMA source address for the next TDES/DES operation.
<br>
In DMA mode, software can update the next CRPT_TDESn_SA before triggering START.
<br>
CRPT_TDESn_SA and CRPT_TDESn_DA can be the same in the value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03676">3676</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a590a112b907d723f73f7cb47aeaabb03" name="a590a112b907d723f73f7cb47aeaabb03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a590a112b907d723f73f7cb47aeaabb03">&#9670;&nbsp;</a></span>TDES2_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES2_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02b0] TDES/DES Byte Count Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES2_CNT
</font><br><p> <font size="2">
Offset: 0x2B0  TDES/DES Byte Count Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CNT</td><td><div style="word-wrap: break-word;"><b>TDES/DES Byte Count
</b><br>
The CRPT_TDESn_CNT keeps the byte count of source text that is for the TDES/DES engine operating in DMA mode
<br>
The CRPT_TDESn_CNT is 32-bit and the maximum of byte count is 4G bytes.
<br>
CRPT_TDESn_CNT can be read and written
<br>
Writing to CRPT_TDESn_CNT while the TDES/DES accelerator is operating doesn't affect the current TDES/DES operation
<br>
But the value of CRPT_TDESn_CNT will be updated later on
<br>
Consequently, software can prepare the byte count of data for the next TDES /DES operation.
<br>
In Non-DMA ECB, CBC, CFB, OFB, and CTR mode, CRPT_TDESn_CNT must be set as byte count for the last block of data before feeding in the last block of data.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03692">3692</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a3f21341c8cfda612ac36e943914f0180" name="a3f21341c8cfda612ac36e943914f0180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f21341c8cfda612ac36e943914f0180">&#9670;&nbsp;</a></span>TDES2_DA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES2_DA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02ac] TDES/DES DMA Destination Address Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES2_DA
</font><br><p> <font size="2">
Offset: 0x2AC  TDES/DES DMA Destination Address Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DADDR</td><td><div style="word-wrap: break-word;"><b>TDES/DES DMA Destination Address
</b><br>
The TDES/DES accelerator supports DMA function to transfer the cipher text between system memory and embedded FIFO
<br>
The CRPT_TDESn_DA keeps the destination address of the data buffer where the engine output's text will be stored
<br>
Based on the destination address, the TDES/DES accelerator can write the cipher text back to system memory after the TDES/DES operation is finished
<br>
The start of destination address should be located at word boundary
<br>
In other words, bit 1 and 0 of CRPT_TDESn_DA are ignored.
<br>
CRPT_TDESn_DA can be read and written
<br>
Writing to CRPT_TDESn_DA while the TDES/DES accelerator is operating doesn't affect the current TDES/DES operation
<br>
But the value of CRPT_TDESn_DA will be updated later on
<br>
Consequently, software can prepare the destination address for the next TDES/DES operation.
<br>
In DMA mode, software can update the next CRPT_TDESn_DA before triggering START.
<br>
CRPT_TDESn_SAD and CRPT_TDESn_DA can be the same in the value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03691">3691</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a822a1ef6506d2694d37ce16ab361d98b" name="a822a1ef6506d2694d37ce16ab361d98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a822a1ef6506d2694d37ce16ab361d98b">&#9670;&nbsp;</a></span>TDES2_IVH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES2_IVH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02a0] TDES/DES Initial Vector High Word Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES2_IVH
</font><br><p> <font size="2">
Offset: 0x2A0  TDES/DES Initial Vector High Word Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>IV</td><td><div style="word-wrap: break-word;"><b>TDES/DES Initial Vector High Word
</b><br>
Initial vector (IV) is for TDES/DES engine in CBC, CFB, and OFB mode
<br>
IV is Nonce counter for TDES/DES engine in CTR mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03688">3688</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a7321c41903c10dd21086c0fdf0cbc7fd" name="a7321c41903c10dd21086c0fdf0cbc7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7321c41903c10dd21086c0fdf0cbc7fd">&#9670;&nbsp;</a></span>TDES2_IVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES2_IVL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02a4] TDES/DES Initial Vector Low Word Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES2_IVL
</font><br><p> <font size="2">
Offset: 0x2A4  TDES/DES Initial Vector Low Word Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>IV</td><td><div style="word-wrap: break-word;"><b>TDES/DES Initial Vector Low Word
</b><br>
Initial vector (IV) is for TDES/DES engine in CBC, CFB, and OFB mode
<br>
IV is Nonce counter for TDES/DES engine in CTR mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03689">3689</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="afe1477c2d292d30e331b5dc663b2d6cd" name="afe1477c2d292d30e331b5dc663b2d6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1477c2d292d30e331b5dc663b2d6cd">&#9670;&nbsp;</a></span>TDES2_KEY1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES2_KEY1H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0288] TDES/DES Key 1 High Word Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES2_KEY1H
</font><br><p> <font size="2">
Offset: 0x288  TDES/DES Key 1 High Word Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 1 High Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03682">3682</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a62358f2d36fec5c700e848abe47ad9aa" name="a62358f2d36fec5c700e848abe47ad9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62358f2d36fec5c700e848abe47ad9aa">&#9670;&nbsp;</a></span>TDES2_KEY1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES2_KEY1L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x028c] TDES/DES Key 1 Low Word Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES2_KEY1L
</font><br><p> <font size="2">
Offset: 0x28C  TDES/DES Key 1 Low Word Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 1 Low Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03683">3683</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="ae1e89588ac124bdcb9ab29bf811f9f43" name="ae1e89588ac124bdcb9ab29bf811f9f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e89588ac124bdcb9ab29bf811f9f43">&#9670;&nbsp;</a></span>TDES2_KEY2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES2_KEY2H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0290] TDES Key 2 High Word Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES2_KEY2H
</font><br><p> <font size="2">
Offset: 0x290  TDES Key 2 High Word Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 2 High Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03684">3684</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a85d79a32237c65d746f009e688337fbe" name="a85d79a32237c65d746f009e688337fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85d79a32237c65d746f009e688337fbe">&#9670;&nbsp;</a></span>TDES2_KEY2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES2_KEY2L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0294] TDES Key 2 Low Word Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES2_KEY2L
</font><br><p> <font size="2">
Offset: 0x294  TDES Key 2 Low Word Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 2 Low Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03685">3685</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a83d5623465bf1dd29e9f2ad92f38f49b" name="a83d5623465bf1dd29e9f2ad92f38f49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83d5623465bf1dd29e9f2ad92f38f49b">&#9670;&nbsp;</a></span>TDES2_KEY3H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES2_KEY3H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0298] TDES Key 3 High Word Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES2_KEY3H
</font><br><p> <font size="2">
Offset: 0x298  TDES Key 3 High Word Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 3 High Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03686">3686</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a92be8cc4e251f87c10e53e069a471f77" name="a92be8cc4e251f87c10e53e069a471f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92be8cc4e251f87c10e53e069a471f77">&#9670;&nbsp;</a></span>TDES2_KEY3L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES2_KEY3L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x029c] TDES Key 3 Low Word Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES2_KEY3L
</font><br><p> <font size="2">
Offset: 0x29C  TDES Key 3 Low Word Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 3 Low Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03687">3687</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a97ca580f85ad3f2bd5a4640339c6dd49" name="a97ca580f85ad3f2bd5a4640339c6dd49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ca580f85ad3f2bd5a4640339c6dd49">&#9670;&nbsp;</a></span>TDES2_SA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES2_SA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02a8] TDES/DES DMA Source Address Register for Channel 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES2_SA
</font><br><p> <font size="2">
Offset: 0x2A8  TDES/DES DMA Source Address Register for Channel 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SADDR</td><td><div style="word-wrap: break-word;"><b>TDES/DES DMA Source Address
</b><br>
The TDES/DES accelerator supports DMA function to transfer the plain text between system memory and embedded FIFO
<br>
The CRPT_TDESn_SA keeps the source address of the data buffer where the source text is stored
<br>
Based on the source address, the TDES/DES accelerator can read the plain text from system memory and do TDES/DES operation
<br>
The start of source address should be located at word boundary
<br>
In other words, bit 1 and 0 of CRPT_TDESn_SA are ignored.
<br>
CRPT_TDESn_SA can be read and written
<br>
Writing to CRPT_TDESn_SA while the TDES/DES accelerator is operating doesn't affect the current TDES/DES operation
<br>
But the value of CRPT_TDESn_SA will be updated later on
<br>
Consequently, software can prepare the DMA source address for the next TDES/DES operation.
<br>
In DMA mode, software can update the next CRPT_TDESn_SA before triggering START.
<br>
CRPT_TDESn_SA and CRPT_TDESn_DA can be the same in the value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03690">3690</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="ae008d522c614e4f23825c869bfd283a9" name="ae008d522c614e4f23825c869bfd283a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae008d522c614e4f23825c869bfd283a9">&#9670;&nbsp;</a></span>TDES3_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES3_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02f0] TDES/DES Byte Count Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES3_CNT
</font><br><p> <font size="2">
Offset: 0x2F0  TDES/DES Byte Count Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CNT</td><td><div style="word-wrap: break-word;"><b>TDES/DES Byte Count
</b><br>
The CRPT_TDESn_CNT keeps the byte count of source text that is for the TDES/DES engine operating in DMA mode
<br>
The CRPT_TDESn_CNT is 32-bit and the maximum of byte count is 4G bytes.
<br>
CRPT_TDESn_CNT can be read and written
<br>
Writing to CRPT_TDESn_CNT while the TDES/DES accelerator is operating doesn't affect the current TDES/DES operation
<br>
But the value of CRPT_TDESn_CNT will be updated later on
<br>
Consequently, software can prepare the byte count of data for the next TDES /DES operation.
<br>
In Non-DMA ECB, CBC, CFB, OFB, and CTR mode, CRPT_TDESn_CNT must be set as byte count for the last block of data before feeding in the last block of data.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03706">3706</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a55082315a02cc2128f32c59fb97a3c1d" name="a55082315a02cc2128f32c59fb97a3c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55082315a02cc2128f32c59fb97a3c1d">&#9670;&nbsp;</a></span>TDES3_DA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES3_DA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02ec] TDES/DES DMA Destination Address Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES3_DA
</font><br><p> <font size="2">
Offset: 0x2EC  TDES/DES DMA Destination Address Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DADDR</td><td><div style="word-wrap: break-word;"><b>TDES/DES DMA Destination Address
</b><br>
The TDES/DES accelerator supports DMA function to transfer the cipher text between system memory and embedded FIFO
<br>
The CRPT_TDESn_DA keeps the destination address of the data buffer where the engine output's text will be stored
<br>
Based on the destination address, the TDES/DES accelerator can write the cipher text back to system memory after the TDES/DES operation is finished
<br>
The start of destination address should be located at word boundary
<br>
In other words, bit 1 and 0 of CRPT_TDESn_DA are ignored.
<br>
CRPT_TDESn_DA can be read and written
<br>
Writing to CRPT_TDESn_DA while the TDES/DES accelerator is operating doesn't affect the current TDES/DES operation
<br>
But the value of CRPT_TDESn_DA will be updated later on
<br>
Consequently, software can prepare the destination address for the next TDES/DES operation.
<br>
In DMA mode, software can update the next CRPT_TDESn_DA before triggering START.
<br>
CRPT_TDESn_SAD and CRPT_TDESn_DA can be the same in the value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03705">3705</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a8cc1c12a246e8522936c19d69b728676" name="a8cc1c12a246e8522936c19d69b728676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc1c12a246e8522936c19d69b728676">&#9670;&nbsp;</a></span>TDES3_IVH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES3_IVH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02e0] TDES/DES Initial Vector High Word Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES3_IVH
</font><br><p> <font size="2">
Offset: 0x2E0  TDES/DES Initial Vector High Word Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>IV</td><td><div style="word-wrap: break-word;"><b>TDES/DES Initial Vector High Word
</b><br>
Initial vector (IV) is for TDES/DES engine in CBC, CFB, and OFB mode
<br>
IV is Nonce counter for TDES/DES engine in CTR mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03702">3702</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a2a87af20840d7f0d2500ea6157026c56" name="a2a87af20840d7f0d2500ea6157026c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a87af20840d7f0d2500ea6157026c56">&#9670;&nbsp;</a></span>TDES3_IVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES3_IVL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02e4] TDES/DES Initial Vector Low Word Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES3_IVL
</font><br><p> <font size="2">
Offset: 0x2E4  TDES/DES Initial Vector Low Word Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>IV</td><td><div style="word-wrap: break-word;"><b>TDES/DES Initial Vector Low Word
</b><br>
Initial vector (IV) is for TDES/DES engine in CBC, CFB, and OFB mode
<br>
IV is Nonce counter for TDES/DES engine in CTR mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03703">3703</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a4048570c543290772b1c48e3cbd84d84" name="a4048570c543290772b1c48e3cbd84d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4048570c543290772b1c48e3cbd84d84">&#9670;&nbsp;</a></span>TDES3_KEY1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES3_KEY1H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02c8] TDES/DES Key 1 High Word Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES3_KEY1H
</font><br><p> <font size="2">
Offset: 0x2C8  TDES/DES Key 1 High Word Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 1 High Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03696">3696</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a20a7d6d6e8f6327719710f8500282c62" name="a20a7d6d6e8f6327719710f8500282c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a7d6d6e8f6327719710f8500282c62">&#9670;&nbsp;</a></span>TDES3_KEY1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES3_KEY1L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02cc] TDES/DES Key 1 Low Word Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES3_KEY1L
</font><br><p> <font size="2">
Offset: 0x2CC  TDES/DES Key 1 Low Word Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 1 High Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03697">3697</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a049cc12dbe3e729b65f4a3eca8effa16" name="a049cc12dbe3e729b65f4a3eca8effa16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a049cc12dbe3e729b65f4a3eca8effa16">&#9670;&nbsp;</a></span>TDES3_KEY2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES3_KEY2H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02d0] TDES Key 2 High Word Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES3_KEY2H
</font><br><p> <font size="2">
Offset: 0x2D0  TDES Key 2 High Word Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 2 High Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03698">3698</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="ab5392efa71c9a1a40598c4859ef7793a" name="ab5392efa71c9a1a40598c4859ef7793a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5392efa71c9a1a40598c4859ef7793a">&#9670;&nbsp;</a></span>TDES3_KEY2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES3_KEY2L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02d4] TDES Key 2 Low Word Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES3_KEY2L
</font><br><p> <font size="2">
Offset: 0x2D4  TDES Key 2 Low Word Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 2 Low Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03699">3699</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a419437c3a42e8b48500e9270cd043384" name="a419437c3a42e8b48500e9270cd043384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419437c3a42e8b48500e9270cd043384">&#9670;&nbsp;</a></span>TDES3_KEY3H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES3_KEY3H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02d8] TDES Key 3 High Word Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES3_KEY3H
</font><br><p> <font size="2">
Offset: 0x2D8  TDES Key 3 High Word Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 3 High Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03700">3700</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="add0b6363289bfba457fbce2eed4dbb48" name="add0b6363289bfba457fbce2eed4dbb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add0b6363289bfba457fbce2eed4dbb48">&#9670;&nbsp;</a></span>TDES3_KEY3L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES3_KEY3L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02dc] TDES Key 3 Low Word Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES3_KEY3L
</font><br><p> <font size="2">
Offset: 0x2DC  TDES Key 3 Low Word Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key 3 Low Word
</b><br>
The key registers for TDES/DES algorithm calculation
<br>
The security key for the TDES/DES accelerator is 64 bits
<br>
Thus, it needs two 32-bit registers to store a security key
<br>
The register CRPT_TDESn_KEYxH is used to keep the bit [63:32] of security key for the TDES/DES operation, while the register CRPT_TDESn_KEYxL is used to keep the bit [31:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03701">3701</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="ad7883985a7a741f43a5d9bee7d49aa1e" name="ad7883985a7a741f43a5d9bee7d49aa1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7883985a7a741f43a5d9bee7d49aa1e">&#9670;&nbsp;</a></span>TDES3_SA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES3_SA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x02e8] TDES/DES DMA Source Address Register for Channel 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES3_SA
</font><br><p> <font size="2">
Offset: 0x2E8  TDES/DES DMA Source Address Register for Channel 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SADDR</td><td><div style="word-wrap: break-word;"><b>TDES/DES DMA Source Address
</b><br>
The TDES/DES accelerator supports DMA function to transfer the plain text between system memory and embedded FIFO
<br>
The CRPT_TDESn_SA keeps the source address of the data buffer where the source text is stored
<br>
Based on the source address, the TDES/DES accelerator can read the plain text from system memory and do TDES/DES operation
<br>
The start of source address should be located at word boundary
<br>
In other words, bit 1 and 0 of CRPT_TDESn_SA are ignored.
<br>
CRPT_TDESn_SA can be read and written
<br>
Writing to CRPT_TDESn_SA while the TDES/DES accelerator is operating doesn't affect the current TDES/DES operation
<br>
But the value of CRPT_TDESn_SA will be updated later on
<br>
Consequently, software can prepare the DMA source address for the next TDES/DES operation.
<br>
In DMA mode, software can update the next CRPT_TDESn_SA before triggering START.
<br>
CRPT_TDESn_SA and CRPT_TDESn_DA can be the same in the value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03704">3704</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="ab396d74154220bc477babbda8544f388" name="ab396d74154220bc477babbda8544f388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab396d74154220bc477babbda8544f388">&#9670;&nbsp;</a></span>TDES_CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES_CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0200] TDES/DES Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES_CTL
</font><br><p> <font size="2">
Offset: 0x200  TDES/DES Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>START</td><td><div style="word-wrap: break-word;"><b>TDES/DES Engine Start
</b><br>
0 = No effect.
<br>
1 = Start TDES/DES engine. The flag BUSY would be set.
<br>
Note: The bit is always 0 when it's read back.
<br>
</div></td></tr><tr><td>
[1]</td><td>STOP</td><td><div style="word-wrap: break-word;"><b>TDES/DES Engine Stop
</b><br>
0 = No effect.
<br>
1 = Stop TDES/DES engine.
<br>
Note: The bit is always 0 when it's read back.
<br>
</div></td></tr><tr><td>
[2]</td><td>TMODE</td><td><div style="word-wrap: break-word;"><b>TDES/DES Engine Operating Mode
</b><br>
0 = Set DES mode for TDES/DES engine.
<br>
1 = Set Triple DES mode for TDES/DES engine.
<br>
</div></td></tr><tr><td>
[3]</td><td>3KEYS</td><td><div style="word-wrap: break-word;"><b>TDES/DES Key Number
</b><br>
0 = Select KEY1 and KEY2 in TDES/DES engine.
<br>
1 = Triple keys in TDES/DES engine Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>DMALAST</td><td><div style="word-wrap: break-word;"><b>TDES/DES Engine Start for the Last Block
</b><br>
In DMA mode, this bit must be set as beginning the last DMA cascade round.
<br>
In Non-DMA mode, this bit must be set as feeding in last block of data.
<br>
</div></td></tr><tr><td>
[6]</td><td>DMACSCAD</td><td><div style="word-wrap: break-word;"><b>TDES/DES Engine DMA with Cascade Mode
</b><br>
0 = DMA cascade function Disabled.
<br>
1 = In DMA Cascade mode, software can update DMA source address register, destination address register, and byte count register during a cascade operation, without finishing the accelerator operation.
<br>
</div></td></tr><tr><td>
[7]</td><td>DMAEN</td><td><div style="word-wrap: break-word;"><b>TDES/DES Engine DMA Enable Control
</b><br>
0 = TDES_DMA engine Disabled.
<br>
TDES engine operates in Non-DMA mode, and get data from the port CRPT_TDES_DATIN.
<br>
1 = TDES_DMA engine Enabled.
<br>
TDES engine operates in DMA mode, and data movement from/to the engine is done by DMA logic.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>OPMODE</td><td><div style="word-wrap: break-word;"><b>TDES/DES Engine Operation Mode
</b><br>
0x00 = ECB (Electronic Codebook Mode).
<br>
0x01 = CBC (Cipher Block Chaining Mode).
<br>
0x02 = CFB (Cipher Feedback Mode).
<br>
0x03 = OFB (Output Feedback Mode).
<br>
0x04 = CTR (Counter Mode).
<br>
Others = CTR (Counter Mode).
<br>
</div></td></tr><tr><td>
[16]</td><td>ENCRPT</td><td><div style="word-wrap: break-word;"><b>TDES/DES Encryption/Decryption
</b><br>
0 = TDES engine executes decryption operation.
<br>
1 = TDES engine executes encryption operation.
<br>
</div></td></tr><tr><td>
[21]</td><td>BLKSWAP</td><td><div style="word-wrap: break-word;"><b>TDES/DES Engine Block Double Word Endian Swap
</b><br>
0 = Keep the original order, e.g. {WORD_H, WORD_L}.
<br>
1 = When this bit is set to 1, the TDES engine would exchange high and low word in the sequence {WORD_L, WORD_H}.
<br>
</div></td></tr><tr><td>
[22]</td><td>OUTSWAP</td><td><div style="word-wrap: break-word;"><b>TDES/DES Engine Output Data Swap
</b><br>
0 = Keep the original order.
<br>
1 = The order that CPU outputs data from the accelerator will be changed from {byte3, byte2, byte1, byte0} to {byte0, byte1, byte2, byte3}.
<br>
</div></td></tr><tr><td>
[23]</td><td>INSWAP</td><td><div style="word-wrap: break-word;"><b>TDES/DES Engine Input Data Swap
</b><br>
0 = Keep the original order.
<br>
1 = The order that CPU feeds data to the accelerator will be changed from {byte3, byte2, byte1, byte0} to {byte0, byte1, byte2, byte3}.
<br>
</div></td></tr><tr><td>
[25:24]</td><td>CHANNEL</td><td><div style="word-wrap: break-word;"><b>TDES/DES Engine Working Channel
</b><br>
00 = Current control register setting is for channel 0.
<br>
01 = Current control register setting is for channel 1.
<br>
10 = Current control register setting is for channel 2.
<br>
11 = Current control register setting is for channel 3.
<br>
</div></td></tr><tr><td>
[30:26]</td><td>KEYUNPRT</td><td><div style="word-wrap: break-word;"><b>Unprotect Key
</b><br>
Writing 0 to CRPT_TDES_CTL [31] and "10110" to CRPT_TDES_CTL [30:26] is to unprotect TDES key.
<br>
The KEYUNPRT can be read and written
<br>
When it is written as the TDES engine is operating, BUSY flag is 1, there would be no effect on KEYUNPRT.
<br>
</div></td></tr><tr><td>
[31]</td><td>KEYPRT</td><td><div style="word-wrap: break-word;"><b>Protect Key
</b><br>
Read as a flag to reflect KEYPRT.
<br>
0 = No effect.
<br>
1 = This bit is to protect the content of TDES key from reading
<br>
The return value for reading CRPT_ TDESn_KEYxH/L is not the content in the registers CRPT_ TDESn_KEYxH/L
<br>
Once it is set, it can be cleared by asserting KEYUNPRT
<br>
The key content would be cleared as well.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03650">3650</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a3f973cdb58c9cb7eaa9849f606f3e792" name="a3f973cdb58c9cb7eaa9849f606f3e792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f973cdb58c9cb7eaa9849f606f3e792">&#9670;&nbsp;</a></span>TDES_DATIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES_DATIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0234] TDES/DES Engine Input data Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES_DATIN
</font><br><p> <font size="2">
Offset: 0x234  TDES/DES Engine Input data Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DATIN</td><td><div style="word-wrap: break-word;"><b>TDES/DES Engine Input Port
</b><br>
CPU feeds data to TDES/DES engine through this port by checking CRPT_TDES_STS
<br>
Feed data as INBUFFULL is 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03663">3663</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="abeff64ee1b0c4788e13ee155f8371823" name="abeff64ee1b0c4788e13ee155f8371823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeff64ee1b0c4788e13ee155f8371823">&#9670;&nbsp;</a></span>TDES_DATOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES_DATOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0238] TDES/DES Engine Output data Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES_DATOUT
</font><br><p> <font size="2">
Offset: 0x238  TDES/DES Engine Output data Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DATOUT</td><td><div style="word-wrap: break-word;"><b>TDES/DES Engine Output Port
</b><br>
CPU gets result from the TDES/DES engine through this port by checking CRPT_TDES_STS
<br>
Get data as OUTBUFEMPTY is 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03664">3664</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a940cfc5bcc002b119ae9d85d0811723b" name="a940cfc5bcc002b119ae9d85d0811723b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a940cfc5bcc002b119ae9d85d0811723b">&#9670;&nbsp;</a></span>TDES_FDBCKH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES_FDBCKH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0060] TDES/DES Engine Output Feedback High Word Data after Cryptographic Operation</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES_FDBCKH
</font><br><p> <font size="2">
Offset: 0x60  TDES/DES Engine Output Feedback High Word Data after Cryptographic Operation
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>FDBCK</td><td><div style="word-wrap: break-word;"><b>TDES/DES Feedback
</b><br>
The feedback value is 64 bits in size.
<br>
The TDES/DES engine uses the data from {CRPT_TDES_FDBCKH, CRPT_TDES_FDBCKL} as the data inputted to {CRPT_TDESn_IVH, CRPT_TDESn_IVL} for the next block in DMA cascade mode
<br>
The feedback register is for CBC, CFB, and OFB mode.
<br>
TDES/DES engine outputs feedback information for IV in the next block's operation
<br>
Software can use this feedback information to implement more than four DMA channels
<br>
Software can store that feedback value temporarily
<br>
After switching back, fill the stored feedback value to this register in the same channel operation
<br>
Then can continue the operation with the original setting.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03621">3621</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a7ca8df494ab7bb24676225b91c9d7161" name="a7ca8df494ab7bb24676225b91c9d7161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca8df494ab7bb24676225b91c9d7161">&#9670;&nbsp;</a></span>TDES_FDBCKL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES_FDBCKL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0064] TDES/DES Engine Output Feedback Low Word Data after Cryptographic Operation <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES_FDBCKL
</font><br><p> <font size="2">
Offset: 0x64  TDES/DES Engine Output Feedback Low Word Data after Cryptographic Operation
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>FDBCK</td><td><div style="word-wrap: break-word;"><b>TDES/DES Feedback
</b><br>
The feedback value is 64 bits in size.
<br>
The TDES/DES engine uses the data from {CRPT_TDES_FDBCKH, CRPT_TDES_FDBCKL} as the data inputted to {CRPT_TDESn_IVH, CRPT_TDESn_IVL} for the next block in DMA cascade mode
<br>
The feedback register is for CBC, CFB, and OFB mode.
<br>
TDES/DES engine outputs feedback information for IV in the next block's operation
<br>
Software can use this feedback information to implement more than four DMA channels
<br>
Software can store that feedback value temporarily
<br>
After switching back, fill the stored feedback value to this register in the same channel operation
<br>
Then can continue the operation with the original setting.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03622">3622</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<a id="a6f77a2f62820163e861aa2e56a3ad8fa" name="a6f77a2f62820163e861aa2e56a3ad8fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f77a2f62820163e861aa2e56a3ad8fa">&#9670;&nbsp;</a></span>TDES_STS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRPT_T::TDES_STS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0204] TDES/DES Engine Flag <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDES_STS
</font><br><p> <font size="2">
Offset: 0x204  TDES/DES Engine Flag
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BUSY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Engine Busy
</b><br>
0 = TDES/DES engine is idle or finished.
<br>
1 = TDES/DES engine is under processing.
<br>
</div></td></tr><tr><td>
[8]</td><td>INBUFEMPTY</td><td><div style="word-wrap: break-word;"><b>TDES/DES in Buffer Empty
</b><br>
0 = There are some data in input buffer waiting for the TDES/DES engine to process.
<br>
1 = TDES/DES input buffer is empty
<br>
Software needs to feed data to the TDES/DES engine
<br>
Otherwise, the TDES/DES engine will be pending to wait for input data.
<br>
</div></td></tr><tr><td>
[9]</td><td>INBUFFULL</td><td><div style="word-wrap: break-word;"><b>TDES/DES in Buffer Full Flag
</b><br>
0 = TDES/DES input buffer is not full. Software can feed the data into the TDES/DES engine.
<br>
1 = TDES input buffer is full
<br>
Software cannot feed data to the TDES/DES engine
<br>
Otherwise, the flag INBUFERR will be set to 1.
<br>
</div></td></tr><tr><td>
[10]</td><td>INBUFERR</td><td><div style="word-wrap: break-word;"><b>TDES/DES in Buffer Error Flag
</b><br>
0 = No error.
<br>
1 = Error happens during feeding data to the TDES/DES engine.
<br>
</div></td></tr><tr><td>
[16]</td><td>OUTBUFEMPTY</td><td><div style="word-wrap: break-word;"><b>TDES/DES Output Buffer Empty Flag
</b><br>
0 = TDES/DES output buffer is not empty. There are some valid data kept in output buffer.
<br>
1 = TDES/DES output buffer is empty, Software cannot get data from TDES_DATA_OUT
<br>
Otherwise the flag OUTBUFERR will be set to 1, since output buffer is empty.
<br>
</div></td></tr><tr><td>
[17]</td><td>OUTBUFFULL</td><td><div style="word-wrap: break-word;"><b>TDES/DES Output Buffer Full Flag
</b><br>
0 = TDES/DES output buffer is not full.
<br>
1 = TDES/DES output buffer is full, and software needs to get data from TDES_DATA_OUT
<br>
Otherwise, the TDES/DES engine will be pending since output buffer is full.
<br>
</div></td></tr><tr><td>
[18]</td><td>OUTBUFERR</td><td><div style="word-wrap: break-word;"><b>TDES/DES Out Buffer Error Flag
</b><br>
0 = No error.
<br>
1 = Error happens during getting test result from TDES/DES engine.
<br>
</div></td></tr><tr><td>
[20]</td><td>BUSERR</td><td><div style="word-wrap: break-word;"><b>TDES/DES DMA Access Bus Error Flag
</b><br>
0 = No error.
<br>
1 = Bus error will stop DMA operation and TDES/DES engine.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="crypto__reg_8h_source.html#l03651">3651</a> of file <a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="crypto__reg_8h_source.html">crypto_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:26 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
