<profile>

<section name = "Vitis HLS Report for 'xFGradientX3x3_0_0_s'" level="0">
<item name = "Date">Mon Jul 15 19:05:00 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">sobel_resize_xf</item>
<item name = "Solution">sol2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.655 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 10.000 ns, 10.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 88, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 14, -</column>
<column name="Register">-, -, 36, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="A00_fu_102_p2">+, 0, 0, 14, 9, 9</column>
<column name="S00_fu_116_p2">+, 0, 0, 14, 9, 9</column>
<column name="out_pix_4_fu_143_p2">+, 0, 0, 11, 11, 11</column>
<column name="out_pix_5_fu_137_p2">-, 0, 0, 11, 11, 11</column>
<column name="out_pix_fu_122_p2">-, 0, 0, 13, 10, 10</column>
<column name="icmp_ln74_fu_171_p2">icmp, 0, 0, 11, 3, 1</column>
<column name="or_ln72_fu_191_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln72_1_fu_197_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln72_fu_183_p3">select, 0, 0, 2, 1, 2</column>
<column name="xor_ln72_fu_177_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_return">14, 3, 8, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A00_reg_205">9, 0, 9, 0</column>
<column name="S00_reg_210">9, 0, 9, 0</column>
<column name="ap_ce_reg">1, 0, 1, 0</column>
<column name="ap_return_int_reg">8, 0, 8, 0</column>
<column name="out_pix_reg_215">9, 0, 10, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xFGradientX3x3&lt;0, 0&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xFGradientX3x3&lt;0, 0&gt;, return value</column>
<column name="ap_return">out, 8, ap_ctrl_hs, xFGradientX3x3&lt;0, 0&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, xFGradientX3x3&lt;0, 0&gt;, return value</column>
<column name="t0_val">in, 8, ap_none, t0_val, scalar</column>
<column name="t2_val">in, 8, ap_none, t2_val, scalar</column>
<column name="m0_val">in, 8, ap_none, m0_val, scalar</column>
<column name="m2_val">in, 8, ap_none, m2_val, scalar</column>
<column name="b0_val">in, 8, ap_none, b0_val, scalar</column>
<column name="b2_val">in, 8, ap_none, b2_val, scalar</column>
</table>
</item>
</section>
</profile>
