

================================================================
== Vitis HLS Report for 'writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:48:26 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                                                                                                                          |                                                                                                                                                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                                                                         Instance                                                                                         |                                                                                     Module                                                                                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_58  |writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       10|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      636|     1732|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       74|    -|
|Register             |        -|     -|       69|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      705|     1816|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                                                                         Instance                                                                                         |                                                                                     Module                                                                                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_58  |writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3  |        0|   0|  636|  1732|    0|
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                                                                                                                                     |                                                                                                                                                                                |        0|   0|  636|  1732|    0|
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_cur_n  |       and|   0|  0|   2|           1|           0|
    |ap_int_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  10|           5|           6|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  20|          4|    1|          4|
    |ap_done             |   9|          2|    1|          2|
    |fftOutStrm_read     |   9|          2|    1|          2|
    |m_axi_gmem_AWVALID  |   9|          2|    1|          2|
    |m_axi_gmem_BREADY   |   9|          2|    1|          2|
    |m_axi_gmem_WVALID   |   9|          2|    1|          2|
    |n_images_blk_n      |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  74|         16|    7|         16|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                                                                  Name                                                                                                 | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                                                                                                                              |   3|   0|    3|          0|
    |ap_done_reg                                                                                                                                                                                            |   1|   0|    1|          0|
    |grp_writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |n_images_read_reg_81                                                                                                                                                                                   |  32|   0|   32|          0|
    |tmp_1_reg_86                                                                                                                                                                                           |  32|   0|   37|          5|
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                                                                                                                  |  69|   0|   74|          5|
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                                                                  Source Object                                                                  |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >|  return value|
|ap_ext_blocking_n    |  out|    1|  ap_ctrl_hs|  writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >|  return value|
|ap_str_blocking_n    |  out|    1|  ap_ctrl_hs|  writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >|  return value|
|ap_int_blocking_n    |  out|    1|  ap_ctrl_hs|  writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >|  return value|
|fftOutStrm_dout      |   in|  512|     ap_fifo|                                                                                                                                       fftOutStrm|       pointer|
|fftOutStrm_empty_n   |   in|    1|     ap_fifo|                                                                                                                                       fftOutStrm|       pointer|
|fftOutStrm_read      |  out|    1|     ap_fifo|                                                                                                                                       fftOutStrm|       pointer|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  512|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   64|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  512|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                                                                                                             gmem|       pointer|
|p_read               |   in|   64|     ap_none|                                                                                                                                           p_read|        scalar|
|n_images_dout        |   in|   32|     ap_fifo|                                                                                                                                         n_images|       pointer|
|n_images_empty_n     |   in|    1|     ap_fifo|                                                                                                                                         n_images|       pointer|
|n_images_read        |  out|    1|     ap_fifo|                                                                                                                                         n_images|       pointer|
+---------------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_2 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.39ns)   --->   "%n_images_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %n_images"   --->   Operation 5 'read' 'n_images_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %n_images_read, i5 0"   --->   Operation 6 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 7 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3, i37 %tmp_1, i64 %p_read_2, i512 %fftOutStrm, i512 %gmem"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n_images, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fftOutStrm, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_14, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_12, void @empty_4, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3, i37 %tmp_1, i64 %p_read_2, i512 %fftOutStrm, i512 %gmem"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln89 = ret" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:89]   --->   Operation 13 'ret' 'ret_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftOutStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_images]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_2          (read          ) [ 0011]
n_images_read     (read          ) [ 0010]
tmp_1             (bitconcatenate) [ 0001]
empty             (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln0          (call          ) [ 0000]
ret_ln89          (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftOutStrm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n_images">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_images"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_read_2_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="n_images_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_images_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="37" slack="0"/>
<pin id="61" dir="0" index="2" bw="64" slack="1"/>
<pin id="62" dir="0" index="3" bw="512" slack="0"/>
<pin id="63" dir="0" index="4" bw="512" slack="0"/>
<pin id="64" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="37" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="1"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="76" class="1005" name="p_read_2_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="1"/>
<pin id="78" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="81" class="1005" name="n_images_read_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_images_read "/>
</bind>
</comp>

<comp id="86" class="1005" name="tmp_1_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="37" slack="1"/>
<pin id="88" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="75"><net_src comp="68" pin="3"/><net_sink comp="58" pin=1"/></net>

<net id="79"><net_src comp="46" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="84"><net_src comp="52" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="89"><net_src comp="68" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 }
 - Input state : 
	Port: writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > > : fftOutStrm | {2 3 }
	Port: writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > > : gmem | {}
	Port: writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > > : p_read | {1 }
	Port: writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > > : n_images | {1 }
  - Chain level:
	State 1
	State 2
		call_ln0 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                                                                      Functional Unit                                                                                     |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_58 |  0.774  |   1044  |   1581  |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                                                                                    p_read_2_read_fu_46                                                                                   |    0    |    0    |    0    |
|          |                                                                                 n_images_read_read_fu_52                                                                                 |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                                                                        tmp_1_fu_68                                                                                       |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                                                                                                                          |  0.774  |   1044  |   1581  |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|n_images_read_reg_81|   32   |
|   p_read_2_reg_76  |   64   |
|    tmp_1_reg_86    |   37   |
+--------------------+--------+
|        Total       |   133  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                                                                           Comp                                                                                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_58 |  p1  |   2  |  37  |   74   ||    9    |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                                                                           Total                                                                                          |      |      |      |   74   ||  0.387  ||    9    |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |  1044  |  1581  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   133  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1177  |  1590  |
+-----------+--------+--------+--------+
