verilog work "../rtl/half_adder.v"
verilog work "../rtl/full_adder.v"
verilog work "../tb/full_adder_tb.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
