var verilog__module_8h =
[
    [ "VerilogDataEntry", "structhal_1_1_verilog_data_entry.html", "structhal_1_1_verilog_data_entry" ],
    [ "VerilogSignal", "structhal_1_1_verilog_signal.html", "structhal_1_1_verilog_signal" ],
    [ "VerilogPort", "structhal_1_1_verilog_port.html", "structhal_1_1_verilog_port" ],
    [ "VerilogPortAssignment", "structhal_1_1_verilog_port_assignment.html", "structhal_1_1_verilog_port_assignment" ],
    [ "VerilogAssignment", "structhal_1_1_verilog_assignment.html", "structhal_1_1_verilog_assignment" ],
    [ "VerilogInstance", "structhal_1_1_verilog_instance.html", "structhal_1_1_verilog_instance" ],
    [ "VerilogModule", "structhal_1_1_verilog_module.html", "structhal_1_1_verilog_module" ],
    [ "assignment_t", "verilog__module_8h.html#acfac62292eda3634942dd2cb0c2595fc", null ],
    [ "empty_t", "verilog__module_8h.html#a8b247d46669e3b7f7df99ed2dc6f27a3", null ],
    [ "identifier_t", "verilog__module_8h.html#adcf42bbdeeb5a461c48df122fb44f8f9", null ],
    [ "numeral_t", "verilog__module_8h.html#a437842c9faed27bb3dc90c0137434ee1", null ],
    [ "ranged_identifier_t", "verilog__module_8h.html#abc3fed28b6ba9013b7453ae4f74a5b3f", null ]
];