{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 28 19:25:03 2010 " "Info: Processing started: Fri May 28 19:25:03 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8259A -c 8259A --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8259A -c 8259A --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw3\[6\] " "Warning: Node \"core:inst\|ocw3\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw3\[5\] " "Warning: Node \"core:inst\|ocw3\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|write1 " "Warning: Node \"core:inst\|write1\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|write2 " "Warning: Node \"core:inst\|write2\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|icw1\[0\] " "Warning: Node \"core:inst\|icw1\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 167 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|icw1\[1\] " "Warning: Node \"core:inst\|icw1\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 167 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw3\[1\] " "Warning: Node \"core:inst\|ocw3\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw3\[0\] " "Warning: Node \"core:inst\|ocw3\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|icw2\[7\] " "Warning: Node \"core:inst\|icw2\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 168 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw1\[7\] " "Warning: Node \"core:inst\|ocw1\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 171 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|icw2\[6\] " "Warning: Node \"core:inst\|icw2\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 168 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw1\[6\] " "Warning: Node \"core:inst\|ocw1\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 171 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|icw2\[5\] " "Warning: Node \"core:inst\|icw2\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 168 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw1\[5\] " "Warning: Node \"core:inst\|ocw1\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 171 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|icw2\[4\] " "Warning: Node \"core:inst\|icw2\[4\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 168 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw1\[4\] " "Warning: Node \"core:inst\|ocw1\[4\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 171 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|icw2\[3\] " "Warning: Node \"core:inst\|icw2\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 168 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw1\[3\] " "Warning: Node \"core:inst\|ocw1\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 171 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw1\[2\] " "Warning: Node \"core:inst\|ocw1\[2\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 171 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw1\[1\] " "Warning: Node \"core:inst\|ocw1\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 171 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw1\[0\] " "Warning: Node \"core:inst\|ocw1\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 171 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw2\[6\] " "Warning: Node \"core:inst\|ocw2\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw2\[1\] " "Warning: Node \"core:inst\|ocw2\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw2\[2\] " "Warning: Node \"core:inst\|ocw2\[2\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw2\[0\] " "Warning: Node \"core:inst\|ocw2\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw2\[5\] " "Warning: Node \"core:inst\|ocw2\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|clr_imr " "Warning: Node \"core:inst\|clr_imr\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|er\[2\] " "Warning: Node \"core:inst\|er\[2\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|er\[3\] " "Warning: Node \"core:inst\|er\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|er\[1\] " "Warning: Node \"core:inst\|er\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|er\[0\] " "Warning: Node \"core:inst\|er\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|ocw2\[7\] " "Warning: Node \"core:inst\|ocw2\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|er\[6\] " "Warning: Node \"core:inst\|er\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|er\[5\] " "Warning: Node \"core:inst\|er\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|er\[4\] " "Warning: Node \"core:inst\|er\[4\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|er\[7\] " "Warning: Node \"core:inst\|er\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|icw1\[3\] " "Warning: Node \"core:inst\|icw1\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 167 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|pri\[2\] " "Warning: Node \"core:inst\|pri\[2\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|pri\[1\] " "Warning: Node \"core:inst\|pri\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "core:inst\|pri\[0\] " "Warning: Node \"core:inst\|pri\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "INTA " "Info: Assuming node \"INTA\" is an undefined clock" {  } { { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 136 40 208 152 "INTA" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "INTA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DATAIN\[3\] " "Info: Assuming node \"DATAIN\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 216 40 208 232 "DATAIN\[7..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DATAIN\[4\] " "Info: Assuming node \"DATAIN\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 216 40 208 232 "DATAIN\[7..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "35 " "Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "core:inst\|er\[7\] " "Info: Detected ripple clock \"core:inst\|er\[7\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|er\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|er\[4\] " "Info: Detected ripple clock \"core:inst\|er\[4\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|er\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|er\[5\] " "Info: Detected ripple clock \"core:inst\|er\[5\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|er\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|er\[6\] " "Info: Detected ripple clock \"core:inst\|er\[6\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|er\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|ocw2\[7\] " "Info: Detected ripple clock \"core:inst\|ocw2\[7\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|ocw2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|er\[0\] " "Info: Detected ripple clock \"core:inst\|er\[0\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|er\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|er\[1\] " "Info: Detected ripple clock \"core:inst\|er\[1\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|er\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|er\[3\] " "Info: Detected ripple clock \"core:inst\|er\[3\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|er\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|er\[2\] " "Info: Detected ripple clock \"core:inst\|er\[2\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|er\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|clr_imr " "Info: Detected ripple clock \"core:inst\|clr_imr\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 14 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|clr_imr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|ocw2\[5\] " "Info: Detected ripple clock \"core:inst\|ocw2\[5\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|ocw2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|ocw2\[6\] " "Info: Detected ripple clock \"core:inst\|ocw2\[6\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|ocw2\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|write2 " "Info: Detected ripple clock \"core:inst\|write2\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 38 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|write2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|write1 " "Info: Detected ripple clock \"core:inst\|write1\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 38 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|write1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|pri\[2\]~1244 " "Info: Detected gated clock \"core:inst\|pri\[2\]~1244\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|pri\[2\]~1244" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|pri\[2\]~1243 " "Info: Detected gated clock \"core:inst\|pri\[2\]~1243\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|pri\[2\]~1243" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|pri\[2\]~1242 " "Info: Detected gated clock \"core:inst\|pri\[2\]~1242\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|pri\[2\]~1242" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|pri\[2\]~1241 " "Info: Detected gated clock \"core:inst\|pri\[2\]~1241\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|pri\[2\]~1241" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|pri\[2\]~1240 " "Info: Detected gated clock \"core:inst\|pri\[2\]~1240\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|pri\[2\]~1240" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|WideOr7~280 " "Info: Detected gated clock \"core:inst\|WideOr7~280\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 344 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|WideOr7~280" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|pri\[2\]~1238 " "Info: Detected gated clock \"core:inst\|pri\[2\]~1238\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|pri\[2\]~1238" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|WideOr2~539 " "Info: Detected gated clock \"core:inst\|WideOr2~539\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 315 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|WideOr2~539" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|er\[7\]~657 " "Info: Detected gated clock \"core:inst\|er\[7\]~657\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|er\[7\]~657" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|er\[7\]~656 " "Info: Detected gated clock \"core:inst\|er\[7\]~656\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|er\[7\]~656" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|icw4\[1\] " "Info: Detected ripple clock \"core:inst\|icw4\[1\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 187 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|icw4\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|o2~26 " "Info: Detected gated clock \"core:inst\|o2~26\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|o2~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|icw2~0 " "Info: Detected gated clock \"core:inst\|icw2~0\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 32 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|icw2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|flag1 " "Info: Detected ripple clock \"core:inst\|flag1\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 45 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|flag1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|o1 " "Info: Detected gated clock \"core:inst\|o1\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|o1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|state.0010 " "Info: Detected ripple clock \"core:inst\|state.0010\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 41 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|state.0010" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|state.0001 " "Info: Detected ripple clock \"core:inst\|state.0001\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 41 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|state.0001" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|icw1~0 " "Info: Detected gated clock \"core:inst\|icw1~0\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 32 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|icw1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|always0~3 " "Info: Detected gated clock \"core:inst\|always0~3\" as buffer" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|always0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "core:inst\|state.0101 " "Info: Detected ripple clock \"core:inst\|state.0101\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 41 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|state.0101" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "core:inst\|ocw3~16 " "Info: Detected gated clock \"core:inst\|ocw3~16\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 35 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst\|ocw3~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "INTA register register core:inst\|flag1 core:inst\|flag1 450.05 MHz Internal " "Info: Clock \"INTA\" Internal fmax is restricted to 450.05 MHz between source register \"core:inst\|flag1\" and destination register \"core:inst\|flag1\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst\|flag1 1 REG LCFF_X24_Y15_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y15_N5; Fanout = 3; REG Node = 'core:inst\|flag1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst|flag1 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns core:inst\|flag1~2 2 COMB LCCOMB_X24_Y15_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X24_Y15_N4; Fanout = 1; COMB Node = 'core:inst\|flag1~2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { core:inst|flag1 core:inst|flag1~2 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns core:inst\|flag1 3 REG LCFF_X24_Y15_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X24_Y15_N5; Fanout = 3; REG Node = 'core:inst\|flag1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { core:inst|flag1~2 core:inst|flag1 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { core:inst|flag1 core:inst|flag1~2 core:inst|flag1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { core:inst|flag1 {} core:inst|flag1~2 {} core:inst|flag1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTA destination 2.803 ns + Shortest register " "Info: + Shortest clock path from clock \"INTA\" to destination register is 2.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns INTA 1 CLK PIN_AB12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AB12; Fanout = 2; CLK Node = 'INTA'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 136 40 208 152 "INTA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.537 ns) 2.803 ns core:inst\|flag1 2 REG LCFF_X24_Y15_N5 3 " "Info: 2: + IC(1.446 ns) + CELL(0.537 ns) = 2.803 ns; Loc. = LCFF_X24_Y15_N5; Fanout = 3; REG Node = 'core:inst\|flag1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { INTA core:inst|flag1 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.357 ns ( 48.41 % ) " "Info: Total cell delay = 1.357 ns ( 48.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.446 ns ( 51.59 % ) " "Info: Total interconnect delay = 1.446 ns ( 51.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { INTA core:inst|flag1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { INTA {} INTA~combout {} core:inst|flag1 {} } { 0.000ns 0.000ns 1.446ns } { 0.000ns 0.820ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTA source 2.803 ns - Longest register " "Info: - Longest clock path from clock \"INTA\" to source register is 2.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns INTA 1 CLK PIN_AB12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AB12; Fanout = 2; CLK Node = 'INTA'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 136 40 208 152 "INTA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.537 ns) 2.803 ns core:inst\|flag1 2 REG LCFF_X24_Y15_N5 3 " "Info: 2: + IC(1.446 ns) + CELL(0.537 ns) = 2.803 ns; Loc. = LCFF_X24_Y15_N5; Fanout = 3; REG Node = 'core:inst\|flag1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { INTA core:inst|flag1 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.357 ns ( 48.41 % ) " "Info: Total cell delay = 1.357 ns ( 48.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.446 ns ( 51.59 % ) " "Info: Total interconnect delay = 1.446 ns ( 51.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { INTA core:inst|flag1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { INTA {} INTA~combout {} core:inst|flag1 {} } { 0.000ns 0.000ns 1.446ns } { 0.000ns 0.820ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { INTA core:inst|flag1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { INTA {} INTA~combout {} core:inst|flag1 {} } { 0.000ns 0.000ns 1.446ns } { 0.000ns 0.820ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { INTA core:inst|flag1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { INTA {} INTA~combout {} core:inst|flag1 {} } { 0.000ns 0.000ns 1.446ns } { 0.000ns 0.820ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { core:inst|flag1 core:inst|flag1~2 core:inst|flag1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { core:inst|flag1 {} core:inst|flag1~2 {} core:inst|flag1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { INTA core:inst|flag1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { INTA {} INTA~combout {} core:inst|flag1 {} } { 0.000ns 0.000ns 1.446ns } { 0.000ns 0.820ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { INTA core:inst|flag1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { INTA {} INTA~combout {} core:inst|flag1 {} } { 0.000ns 0.000ns 1.446ns } { 0.000ns 0.820ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst|flag1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { core:inst|flag1 {} } {  } {  } "" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 45 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "DATAIN\[3\] register core:inst\|ocw2\[1\] register core:inst\|er\[7\] 237.08 MHz 4.218 ns Internal " "Info: Clock \"DATAIN\[3\]\" has Internal fmax of 237.08 MHz between source register \"core:inst\|ocw2\[1\]\" and destination register \"core:inst\|er\[7\]\" (period= 4.218 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.757 ns + Longest register register " "Info: + Longest register to register delay is 1.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst\|ocw2\[1\] 1 REG LCCOMB_X22_Y15_N16 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 7; REG Node = 'core:inst\|ocw2\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst|ocw2[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.275 ns) 0.953 ns core:inst\|er\[7\]~653 2 COMB LCCOMB_X24_Y15_N18 2 " "Info: 2: + IC(0.678 ns) + CELL(0.275 ns) = 0.953 ns; Loc. = LCCOMB_X24_Y15_N18; Fanout = 2; COMB Node = 'core:inst\|er\[7\]~653'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { core:inst|ocw2[1] core:inst|er[7]~653 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 1.364 ns core:inst\|er\[7\]~655 3 COMB LCCOMB_X24_Y15_N6 1 " "Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 1.364 ns; Loc. = LCCOMB_X24_Y15_N6; Fanout = 1; COMB Node = 'core:inst\|er\[7\]~655'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { core:inst|er[7]~653 core:inst|er[7]~655 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.757 ns core:inst\|er\[7\] 4 REG LCCOMB_X24_Y15_N10 5 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 1.757 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 5; REG Node = 'core:inst\|er\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { core:inst|er[7]~655 core:inst|er[7] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.575 ns ( 32.73 % ) " "Info: Total cell delay = 0.575 ns ( 32.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.182 ns ( 67.27 % ) " "Info: Total interconnect delay = 1.182 ns ( 67.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { core:inst|ocw2[1] core:inst|er[7]~653 core:inst|er[7]~655 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.757 ns" { core:inst|ocw2[1] {} core:inst|er[7]~653 {} core:inst|er[7]~655 {} core:inst|er[7] {} } { 0.000ns 0.678ns 0.261ns 0.243ns } { 0.000ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.474 ns - Smallest " "Info: - Smallest clock skew is -1.474 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DATAIN\[3\] destination 4.099 ns + Shortest register " "Info: + Shortest clock path from clock \"DATAIN\[3\]\" to destination register is 4.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns DATAIN\[3\] 1 CLK PIN_AC12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 5; CLK Node = 'DATAIN\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATAIN[3] } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 216 40 208 232 "DATAIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.150 ns) 2.384 ns core:inst\|o2~26 2 COMB LCCOMB_X24_Y15_N14 14 " "Info: 2: + IC(1.404 ns) + CELL(0.150 ns) = 2.384 ns; Loc. = LCCOMB_X24_Y15_N14; Fanout = 14; COMB Node = 'core:inst\|o2~26'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { DATAIN[3] core:inst|o2~26 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.393 ns) 3.555 ns core:inst\|er\[7\]~657 3 COMB LCCOMB_X24_Y15_N8 8 " "Info: 3: + IC(0.778 ns) + CELL(0.393 ns) = 3.555 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 8; COMB Node = 'core:inst\|er\[7\]~657'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { core:inst|o2~26 core:inst|er[7]~657 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.271 ns) 4.099 ns core:inst\|er\[7\] 4 REG LCCOMB_X24_Y15_N10 5 " "Info: 4: + IC(0.273 ns) + CELL(0.271 ns) = 4.099 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 5; REG Node = 'core:inst\|er\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.644 ns ( 40.11 % ) " "Info: Total cell delay = 1.644 ns ( 40.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.455 ns ( 59.89 % ) " "Info: Total interconnect delay = 2.455 ns ( 59.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { DATAIN[3] core:inst|o2~26 core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.099 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|er[7]~657 {} core:inst|er[7] {} } { 0.000ns 0.000ns 1.404ns 0.778ns 0.273ns } { 0.000ns 0.830ns 0.150ns 0.393ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DATAIN\[3\] source 5.573 ns - Longest register " "Info: - Longest clock path from clock \"DATAIN\[3\]\" to source register is 5.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns DATAIN\[3\] 1 CLK PIN_AC12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 5; CLK Node = 'DATAIN\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATAIN[3] } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 216 40 208 232 "DATAIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.150 ns) 2.384 ns core:inst\|o2~26 2 COMB LCCOMB_X24_Y15_N14 14 " "Info: 2: + IC(1.404 ns) + CELL(0.150 ns) = 2.384 ns; Loc. = LCCOMB_X24_Y15_N14; Fanout = 14; COMB Node = 'core:inst\|o2~26'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { DATAIN[3] core:inst|o2~26 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.000 ns) 4.058 ns core:inst\|o2~26clkctrl 3 COMB CLKCTRL_G2 3 " "Info: 3: + IC(1.674 ns) + CELL(0.000 ns) = 4.058 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'core:inst\|o2~26clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { core:inst|o2~26 core:inst|o2~26clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.150 ns) 5.573 ns core:inst\|ocw2\[1\] 4 REG LCCOMB_X22_Y15_N16 7 " "Info: 4: + IC(1.365 ns) + CELL(0.150 ns) = 5.573 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 7; REG Node = 'core:inst\|ocw2\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { core:inst|o2~26clkctrl core:inst|ocw2[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.130 ns ( 20.28 % ) " "Info: Total cell delay = 1.130 ns ( 20.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.443 ns ( 79.72 % ) " "Info: Total interconnect delay = 4.443 ns ( 79.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.573 ns" { DATAIN[3] core:inst|o2~26 core:inst|o2~26clkctrl core:inst|ocw2[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.573 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|o2~26clkctrl {} core:inst|ocw2[1] {} } { 0.000ns 0.000ns 1.404ns 1.674ns 1.365ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { DATAIN[3] core:inst|o2~26 core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.099 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|er[7]~657 {} core:inst|er[7] {} } { 0.000ns 0.000ns 1.404ns 0.778ns 0.273ns } { 0.000ns 0.830ns 0.150ns 0.393ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.573 ns" { DATAIN[3] core:inst|o2~26 core:inst|o2~26clkctrl core:inst|ocw2[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.573 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|o2~26clkctrl {} core:inst|ocw2[1] {} } { 0.000ns 0.000ns 1.404ns 1.674ns 1.365ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.987 ns + " "Info: + Micro setup delay of destination is 0.987 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { core:inst|ocw2[1] core:inst|er[7]~653 core:inst|er[7]~655 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.757 ns" { core:inst|ocw2[1] {} core:inst|er[7]~653 {} core:inst|er[7]~655 {} core:inst|er[7] {} } { 0.000ns 0.678ns 0.261ns 0.243ns } { 0.000ns 0.275ns 0.150ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { DATAIN[3] core:inst|o2~26 core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.099 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|er[7]~657 {} core:inst|er[7] {} } { 0.000ns 0.000ns 1.404ns 0.778ns 0.273ns } { 0.000ns 0.830ns 0.150ns 0.393ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.573 ns" { DATAIN[3] core:inst|o2~26 core:inst|o2~26clkctrl core:inst|ocw2[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.573 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|o2~26clkctrl {} core:inst|ocw2[1] {} } { 0.000ns 0.000ns 1.404ns 1.674ns 1.365ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "DATAIN\[4\] register core:inst\|ocw2\[1\] register core:inst\|er\[7\] 237.08 MHz 4.218 ns Internal " "Info: Clock \"DATAIN\[4\]\" has Internal fmax of 237.08 MHz between source register \"core:inst\|ocw2\[1\]\" and destination register \"core:inst\|er\[7\]\" (period= 4.218 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.757 ns + Longest register register " "Info: + Longest register to register delay is 1.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst\|ocw2\[1\] 1 REG LCCOMB_X22_Y15_N16 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 7; REG Node = 'core:inst\|ocw2\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst|ocw2[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.275 ns) 0.953 ns core:inst\|er\[7\]~653 2 COMB LCCOMB_X24_Y15_N18 2 " "Info: 2: + IC(0.678 ns) + CELL(0.275 ns) = 0.953 ns; Loc. = LCCOMB_X24_Y15_N18; Fanout = 2; COMB Node = 'core:inst\|er\[7\]~653'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { core:inst|ocw2[1] core:inst|er[7]~653 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 1.364 ns core:inst\|er\[7\]~655 3 COMB LCCOMB_X24_Y15_N6 1 " "Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 1.364 ns; Loc. = LCCOMB_X24_Y15_N6; Fanout = 1; COMB Node = 'core:inst\|er\[7\]~655'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { core:inst|er[7]~653 core:inst|er[7]~655 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.757 ns core:inst\|er\[7\] 4 REG LCCOMB_X24_Y15_N10 5 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 1.757 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 5; REG Node = 'core:inst\|er\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { core:inst|er[7]~655 core:inst|er[7] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.575 ns ( 32.73 % ) " "Info: Total cell delay = 0.575 ns ( 32.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.182 ns ( 67.27 % ) " "Info: Total interconnect delay = 1.182 ns ( 67.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { core:inst|ocw2[1] core:inst|er[7]~653 core:inst|er[7]~655 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.757 ns" { core:inst|ocw2[1] {} core:inst|er[7]~653 {} core:inst|er[7]~655 {} core:inst|er[7] {} } { 0.000ns 0.678ns 0.261ns 0.243ns } { 0.000ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.474 ns - Smallest " "Info: - Smallest clock skew is -1.474 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DATAIN\[4\] destination 4.319 ns + Shortest register " "Info: + Shortest clock path from clock \"DATAIN\[4\]\" to destination register is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns DATAIN\[4\] 1 CLK PIN_AE10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE10; Fanout = 6; CLK Node = 'DATAIN\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATAIN[4] } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 216 40 208 232 "DATAIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.275 ns) 2.604 ns core:inst\|o2~26 2 COMB LCCOMB_X24_Y15_N14 14 " "Info: 2: + IC(1.479 ns) + CELL(0.275 ns) = 2.604 ns; Loc. = LCCOMB_X24_Y15_N14; Fanout = 14; COMB Node = 'core:inst\|o2~26'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { DATAIN[4] core:inst|o2~26 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.393 ns) 3.775 ns core:inst\|er\[7\]~657 3 COMB LCCOMB_X24_Y15_N8 8 " "Info: 3: + IC(0.778 ns) + CELL(0.393 ns) = 3.775 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 8; COMB Node = 'core:inst\|er\[7\]~657'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { core:inst|o2~26 core:inst|er[7]~657 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.271 ns) 4.319 ns core:inst\|er\[7\] 4 REG LCCOMB_X24_Y15_N10 5 " "Info: 4: + IC(0.273 ns) + CELL(0.271 ns) = 4.319 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 5; REG Node = 'core:inst\|er\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.789 ns ( 41.42 % ) " "Info: Total cell delay = 1.789 ns ( 41.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.530 ns ( 58.58 % ) " "Info: Total interconnect delay = 2.530 ns ( 58.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { DATAIN[4] core:inst|o2~26 core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { DATAIN[4] {} DATAIN[4]~combout {} core:inst|o2~26 {} core:inst|er[7]~657 {} core:inst|er[7] {} } { 0.000ns 0.000ns 1.479ns 0.778ns 0.273ns } { 0.000ns 0.850ns 0.275ns 0.393ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DATAIN\[4\] source 5.793 ns - Longest register " "Info: - Longest clock path from clock \"DATAIN\[4\]\" to source register is 5.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns DATAIN\[4\] 1 CLK PIN_AE10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE10; Fanout = 6; CLK Node = 'DATAIN\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATAIN[4] } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 216 40 208 232 "DATAIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.275 ns) 2.604 ns core:inst\|o2~26 2 COMB LCCOMB_X24_Y15_N14 14 " "Info: 2: + IC(1.479 ns) + CELL(0.275 ns) = 2.604 ns; Loc. = LCCOMB_X24_Y15_N14; Fanout = 14; COMB Node = 'core:inst\|o2~26'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { DATAIN[4] core:inst|o2~26 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.000 ns) 4.278 ns core:inst\|o2~26clkctrl 3 COMB CLKCTRL_G2 3 " "Info: 3: + IC(1.674 ns) + CELL(0.000 ns) = 4.278 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'core:inst\|o2~26clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { core:inst|o2~26 core:inst|o2~26clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.150 ns) 5.793 ns core:inst\|ocw2\[1\] 4 REG LCCOMB_X22_Y15_N16 7 " "Info: 4: + IC(1.365 ns) + CELL(0.150 ns) = 5.793 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 7; REG Node = 'core:inst\|ocw2\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { core:inst|o2~26clkctrl core:inst|ocw2[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 22.01 % ) " "Info: Total cell delay = 1.275 ns ( 22.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.518 ns ( 77.99 % ) " "Info: Total interconnect delay = 4.518 ns ( 77.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { DATAIN[4] core:inst|o2~26 core:inst|o2~26clkctrl core:inst|ocw2[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.793 ns" { DATAIN[4] {} DATAIN[4]~combout {} core:inst|o2~26 {} core:inst|o2~26clkctrl {} core:inst|ocw2[1] {} } { 0.000ns 0.000ns 1.479ns 1.674ns 1.365ns } { 0.000ns 0.850ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { DATAIN[4] core:inst|o2~26 core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { DATAIN[4] {} DATAIN[4]~combout {} core:inst|o2~26 {} core:inst|er[7]~657 {} core:inst|er[7] {} } { 0.000ns 0.000ns 1.479ns 0.778ns 0.273ns } { 0.000ns 0.850ns 0.275ns 0.393ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { DATAIN[4] core:inst|o2~26 core:inst|o2~26clkctrl core:inst|ocw2[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.793 ns" { DATAIN[4] {} DATAIN[4]~combout {} core:inst|o2~26 {} core:inst|o2~26clkctrl {} core:inst|ocw2[1] {} } { 0.000ns 0.000ns 1.479ns 1.674ns 1.365ns } { 0.000ns 0.850ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.987 ns + " "Info: + Micro setup delay of destination is 0.987 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { core:inst|ocw2[1] core:inst|er[7]~653 core:inst|er[7]~655 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.757 ns" { core:inst|ocw2[1] {} core:inst|er[7]~653 {} core:inst|er[7]~655 {} core:inst|er[7] {} } { 0.000ns 0.678ns 0.261ns 0.243ns } { 0.000ns 0.275ns 0.150ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { DATAIN[4] core:inst|o2~26 core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { DATAIN[4] {} DATAIN[4]~combout {} core:inst|o2~26 {} core:inst|er[7]~657 {} core:inst|er[7] {} } { 0.000ns 0.000ns 1.479ns 0.778ns 0.273ns } { 0.000ns 0.850ns 0.275ns 0.393ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { DATAIN[4] core:inst|o2~26 core:inst|o2~26clkctrl core:inst|ocw2[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.793 ns" { DATAIN[4] {} DATAIN[4]~combout {} core:inst|o2~26 {} core:inst|o2~26clkctrl {} core:inst|ocw2[1] {} } { 0.000ns 0.000ns 1.479ns 1.674ns 1.365ns } { 0.000ns 0.850ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "INTA 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"INTA\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "core:inst\|er\[7\] core:inst\|pri\[1\] INTA 4.019 ns " "Info: Found hold time violation between source  pin or register \"core:inst\|er\[7\]\" and destination pin or register \"core:inst\|pri\[1\]\" for clock \"INTA\" (Hold time is 4.019 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.059 ns + Largest " "Info: + Largest clock skew is 6.059 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTA destination 10.655 ns + Longest register " "Info: + Longest clock path from clock \"INTA\" to destination register is 10.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns INTA 1 CLK PIN_AB12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AB12; Fanout = 2; CLK Node = 'INTA'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 136 40 208 152 "INTA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.787 ns) 3.053 ns core:inst\|flag1 2 REG LCFF_X24_Y15_N5 3 " "Info: 2: + IC(1.446 ns) + CELL(0.787 ns) = 3.053 ns; Loc. = LCFF_X24_Y15_N5; Fanout = 3; REG Node = 'core:inst\|flag1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { INTA core:inst|flag1 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.275 ns) 3.652 ns core:inst\|er\[7\]~656 3 COMB LCCOMB_X24_Y15_N2 1 " "Info: 3: + IC(0.324 ns) + CELL(0.275 ns) = 3.652 ns; Loc. = LCCOMB_X24_Y15_N2; Fanout = 1; COMB Node = 'core:inst\|er\[7\]~656'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { core:inst|flag1 core:inst|er[7]~656 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.149 ns) 4.052 ns core:inst\|er\[7\]~657 4 COMB LCCOMB_X24_Y15_N8 8 " "Info: 4: + IC(0.251 ns) + CELL(0.149 ns) = 4.052 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 8; COMB Node = 'core:inst\|er\[7\]~657'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { core:inst|er[7]~656 core:inst|er[7]~657 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.271 ns) 5.046 ns core:inst\|er\[0\] 5 REG LCCOMB_X22_Y15_N14 9 " "Info: 5: + IC(0.723 ns) + CELL(0.271 ns) = 5.046 ns; Loc. = LCCOMB_X22_Y15_N14; Fanout = 9; REG Node = 'core:inst\|er\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { core:inst|er[7]~657 core:inst|er[0] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.416 ns) 5.900 ns core:inst\|WideOr2~539 6 COMB LCCOMB_X21_Y15_N24 2 " "Info: 6: + IC(0.438 ns) + CELL(0.416 ns) = 5.900 ns; Loc. = LCCOMB_X21_Y15_N24; Fanout = 2; COMB Node = 'core:inst\|WideOr2~539'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { core:inst|er[0] core:inst|WideOr2~539 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.438 ns) 7.025 ns core:inst\|pri\[2\]~1243 7 COMB LCCOMB_X23_Y15_N14 1 " "Info: 7: + IC(0.687 ns) + CELL(0.438 ns) = 7.025 ns; Loc. = LCCOMB_X23_Y15_N14; Fanout = 1; COMB Node = 'core:inst\|pri\[2\]~1243'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { core:inst|WideOr2~539 core:inst|pri[2]~1243 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 7.564 ns core:inst\|pri\[2\]~1244 8 COMB LCCOMB_X23_Y15_N0 1 " "Info: 8: + IC(0.264 ns) + CELL(0.275 ns) = 7.564 ns; Loc. = LCCOMB_X23_Y15_N0; Fanout = 1; COMB Node = 'core:inst\|pri\[2\]~1244'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { core:inst|pri[2]~1243 core:inst|pri[2]~1244 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.000 ns) 9.133 ns core:inst\|pri\[2\]~1244clkctrl 9 COMB CLKCTRL_G0 3 " "Info: 9: + IC(1.569 ns) + CELL(0.000 ns) = 9.133 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'core:inst\|pri\[2\]~1244clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.150 ns) 10.655 ns core:inst\|pri\[1\] 10 REG LCCOMB_X21_Y15_N8 1 " "Info: 10: + IC(1.372 ns) + CELL(0.150 ns) = 10.655 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 1; REG Node = 'core:inst\|pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.581 ns ( 33.61 % ) " "Info: Total cell delay = 3.581 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.074 ns ( 66.39 % ) " "Info: Total interconnect delay = 7.074 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.655 ns" { INTA core:inst|flag1 core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[0] core:inst|WideOr2~539 core:inst|pri[2]~1243 core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.655 ns" { INTA {} INTA~combout {} core:inst|flag1 {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[0] {} core:inst|WideOr2~539 {} core:inst|pri[2]~1243 {} core:inst|pri[2]~1244 {} core:inst|pri[2]~1244clkctrl {} core:inst|pri[1] {} } { 0.000ns 0.000ns 1.446ns 0.324ns 0.251ns 0.723ns 0.438ns 0.687ns 0.264ns 1.569ns 1.372ns } { 0.000ns 0.820ns 0.787ns 0.275ns 0.149ns 0.271ns 0.416ns 0.438ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTA source 4.596 ns - Shortest register " "Info: - Shortest clock path from clock \"INTA\" to source register is 4.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns INTA 1 CLK PIN_AB12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AB12; Fanout = 2; CLK Node = 'INTA'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 136 40 208 152 "INTA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.787 ns) 3.053 ns core:inst\|flag1 2 REG LCFF_X24_Y15_N5 3 " "Info: 2: + IC(1.446 ns) + CELL(0.787 ns) = 3.053 ns; Loc. = LCFF_X24_Y15_N5; Fanout = 3; REG Node = 'core:inst\|flag1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { INTA core:inst|flag1 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.275 ns) 3.652 ns core:inst\|er\[7\]~656 3 COMB LCCOMB_X24_Y15_N2 1 " "Info: 3: + IC(0.324 ns) + CELL(0.275 ns) = 3.652 ns; Loc. = LCCOMB_X24_Y15_N2; Fanout = 1; COMB Node = 'core:inst\|er\[7\]~656'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { core:inst|flag1 core:inst|er[7]~656 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.149 ns) 4.052 ns core:inst\|er\[7\]~657 4 COMB LCCOMB_X24_Y15_N8 8 " "Info: 4: + IC(0.251 ns) + CELL(0.149 ns) = 4.052 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 8; COMB Node = 'core:inst\|er\[7\]~657'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { core:inst|er[7]~656 core:inst|er[7]~657 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.271 ns) 4.596 ns core:inst\|er\[7\] 5 REG LCCOMB_X24_Y15_N10 5 " "Info: 5: + IC(0.273 ns) + CELL(0.271 ns) = 4.596 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 5; REG Node = 'core:inst\|er\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.302 ns ( 50.09 % ) " "Info: Total cell delay = 2.302 ns ( 50.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.294 ns ( 49.91 % ) " "Info: Total interconnect delay = 2.294 ns ( 49.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { INTA core:inst|flag1 core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.596 ns" { INTA {} INTA~combout {} core:inst|flag1 {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[7] {} } { 0.000ns 0.000ns 1.446ns 0.324ns 0.251ns 0.273ns } { 0.000ns 0.820ns 0.787ns 0.275ns 0.149ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.655 ns" { INTA core:inst|flag1 core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[0] core:inst|WideOr2~539 core:inst|pri[2]~1243 core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.655 ns" { INTA {} INTA~combout {} core:inst|flag1 {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[0] {} core:inst|WideOr2~539 {} core:inst|pri[2]~1243 {} core:inst|pri[2]~1244 {} core:inst|pri[2]~1244clkctrl {} core:inst|pri[1] {} } { 0.000ns 0.000ns 1.446ns 0.324ns 0.251ns 0.723ns 0.438ns 0.687ns 0.264ns 1.569ns 1.372ns } { 0.000ns 0.820ns 0.787ns 0.275ns 0.149ns 0.271ns 0.416ns 0.438ns 0.275ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { INTA core:inst|flag1 core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.596 ns" { INTA {} INTA~combout {} core:inst|flag1 {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[7] {} } { 0.000ns 0.000ns 1.446ns 0.324ns 0.251ns 0.273ns } { 0.000ns 0.820ns 0.787ns 0.275ns 0.149ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.040 ns - Shortest register register " "Info: - Shortest register to register delay is 2.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst\|er\[7\] 1 REG LCCOMB_X24_Y15_N10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 5; REG Node = 'core:inst\|er\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst|er[7] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.242 ns) 0.937 ns core:inst\|pri\[1\]~1248 2 COMB LCCOMB_X21_Y15_N6 1 " "Info: 2: + IC(0.695 ns) + CELL(0.242 ns) = 0.937 ns; Loc. = LCCOMB_X21_Y15_N6; Fanout = 1; COMB Node = 'core:inst\|pri\[1\]~1248'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { core:inst|er[7] core:inst|pri[1]~1248 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 1.335 ns core:inst\|pri\[1\]~1249 3 COMB LCCOMB_X21_Y15_N12 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 1.335 ns; Loc. = LCCOMB_X21_Y15_N12; Fanout = 1; COMB Node = 'core:inst\|pri\[1\]~1249'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { core:inst|pri[1]~1248 core:inst|pri[1]~1249 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 2.040 ns core:inst\|pri\[1\] 4 REG LCCOMB_X21_Y15_N8 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 2.040 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 1; REG Node = 'core:inst\|pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { core:inst|pri[1]~1249 core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.830 ns ( 40.69 % ) " "Info: Total cell delay = 0.830 ns ( 40.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 59.31 % ) " "Info: Total interconnect delay = 1.210 ns ( 59.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { core:inst|er[7] core:inst|pri[1]~1248 core:inst|pri[1]~1249 core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.040 ns" { core:inst|er[7] {} core:inst|pri[1]~1248 {} core:inst|pri[1]~1249 {} core:inst|pri[1] {} } { 0.000ns 0.695ns 0.248ns 0.267ns } { 0.000ns 0.242ns 0.150ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.655 ns" { INTA core:inst|flag1 core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[0] core:inst|WideOr2~539 core:inst|pri[2]~1243 core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.655 ns" { INTA {} INTA~combout {} core:inst|flag1 {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[0] {} core:inst|WideOr2~539 {} core:inst|pri[2]~1243 {} core:inst|pri[2]~1244 {} core:inst|pri[2]~1244clkctrl {} core:inst|pri[1] {} } { 0.000ns 0.000ns 1.446ns 0.324ns 0.251ns 0.723ns 0.438ns 0.687ns 0.264ns 1.569ns 1.372ns } { 0.000ns 0.820ns 0.787ns 0.275ns 0.149ns 0.271ns 0.416ns 0.438ns 0.275ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { INTA core:inst|flag1 core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.596 ns" { INTA {} INTA~combout {} core:inst|flag1 {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[7] {} } { 0.000ns 0.000ns 1.446ns 0.324ns 0.251ns 0.273ns } { 0.000ns 0.820ns 0.787ns 0.275ns 0.149ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { core:inst|er[7] core:inst|pri[1]~1248 core:inst|pri[1]~1249 core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.040 ns" { core:inst|er[7] {} core:inst|pri[1]~1248 {} core:inst|pri[1]~1249 {} core:inst|pri[1] {} } { 0.000ns 0.695ns 0.248ns 0.267ns } { 0.000ns 0.242ns 0.150ns 0.438ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "DATAIN\[3\] 33 " "Warning: Circuit may not operate. Detected 33 non-operational path(s) clocked by clock \"DATAIN\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "core:inst\|ocw2\[6\] core:inst\|pri\[1\] DATAIN\[3\] 5.314 ns " "Info: Found hold time violation between source  pin or register \"core:inst\|ocw2\[6\]\" and destination pin or register \"core:inst\|pri\[1\]\" for clock \"DATAIN\[3\]\" (Hold time is 5.314 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.411 ns + Largest " "Info: + Largest clock skew is 7.411 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DATAIN\[3\] destination 10.347 ns + Longest register " "Info: + Longest clock path from clock \"DATAIN\[3\]\" to destination register is 10.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns DATAIN\[3\] 1 CLK PIN_AC12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 5; CLK Node = 'DATAIN\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATAIN[3] } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 216 40 208 232 "DATAIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.150 ns) 2.384 ns core:inst\|o2~26 2 COMB LCCOMB_X24_Y15_N14 14 " "Info: 2: + IC(1.404 ns) + CELL(0.150 ns) = 2.384 ns; Loc. = LCCOMB_X24_Y15_N14; Fanout = 14; COMB Node = 'core:inst\|o2~26'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { DATAIN[3] core:inst|o2~26 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.275 ns) 2.937 ns core:inst\|ocw2\[5\] 3 REG LCCOMB_X24_Y15_N22 1 " "Info: 3: + IC(0.278 ns) + CELL(0.275 ns) = 2.937 ns; Loc. = LCCOMB_X24_Y15_N22; Fanout = 1; REG Node = 'core:inst\|ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { core:inst|o2~26 core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 3.344 ns core:inst\|er\[7\]~656 4 COMB LCCOMB_X24_Y15_N2 1 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 3.344 ns; Loc. = LCCOMB_X24_Y15_N2; Fanout = 1; COMB Node = 'core:inst\|er\[7\]~656'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { core:inst|ocw2[5] core:inst|er[7]~656 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.149 ns) 3.744 ns core:inst\|er\[7\]~657 5 COMB LCCOMB_X24_Y15_N8 8 " "Info: 5: + IC(0.251 ns) + CELL(0.149 ns) = 3.744 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 8; COMB Node = 'core:inst\|er\[7\]~657'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { core:inst|er[7]~656 core:inst|er[7]~657 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.271 ns) 4.738 ns core:inst\|er\[0\] 6 REG LCCOMB_X22_Y15_N14 9 " "Info: 6: + IC(0.723 ns) + CELL(0.271 ns) = 4.738 ns; Loc. = LCCOMB_X22_Y15_N14; Fanout = 9; REG Node = 'core:inst\|er\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { core:inst|er[7]~657 core:inst|er[0] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.416 ns) 5.592 ns core:inst\|WideOr2~539 7 COMB LCCOMB_X21_Y15_N24 2 " "Info: 7: + IC(0.438 ns) + CELL(0.416 ns) = 5.592 ns; Loc. = LCCOMB_X21_Y15_N24; Fanout = 2; COMB Node = 'core:inst\|WideOr2~539'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { core:inst|er[0] core:inst|WideOr2~539 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.438 ns) 6.717 ns core:inst\|pri\[2\]~1243 8 COMB LCCOMB_X23_Y15_N14 1 " "Info: 8: + IC(0.687 ns) + CELL(0.438 ns) = 6.717 ns; Loc. = LCCOMB_X23_Y15_N14; Fanout = 1; COMB Node = 'core:inst\|pri\[2\]~1243'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { core:inst|WideOr2~539 core:inst|pri[2]~1243 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 7.256 ns core:inst\|pri\[2\]~1244 9 COMB LCCOMB_X23_Y15_N0 1 " "Info: 9: + IC(0.264 ns) + CELL(0.275 ns) = 7.256 ns; Loc. = LCCOMB_X23_Y15_N0; Fanout = 1; COMB Node = 'core:inst\|pri\[2\]~1244'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { core:inst|pri[2]~1243 core:inst|pri[2]~1244 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.000 ns) 8.825 ns core:inst\|pri\[2\]~1244clkctrl 10 COMB CLKCTRL_G0 3 " "Info: 10: + IC(1.569 ns) + CELL(0.000 ns) = 8.825 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'core:inst\|pri\[2\]~1244clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.150 ns) 10.347 ns core:inst\|pri\[1\] 11 REG LCCOMB_X21_Y15_N8 1 " "Info: 11: + IC(1.372 ns) + CELL(0.150 ns) = 10.347 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 1; REG Node = 'core:inst\|pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.104 ns ( 30.00 % ) " "Info: Total cell delay = 3.104 ns ( 30.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.243 ns ( 70.00 % ) " "Info: Total interconnect delay = 7.243 ns ( 70.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.347 ns" { DATAIN[3] core:inst|o2~26 core:inst|ocw2[5] core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[0] core:inst|WideOr2~539 core:inst|pri[2]~1243 core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.347 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|ocw2[5] {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[0] {} core:inst|WideOr2~539 {} core:inst|pri[2]~1243 {} core:inst|pri[2]~1244 {} core:inst|pri[2]~1244clkctrl {} core:inst|pri[1] {} } { 0.000ns 0.000ns 1.404ns 0.278ns 0.257ns 0.251ns 0.723ns 0.438ns 0.687ns 0.264ns 1.569ns 1.372ns } { 0.000ns 0.830ns 0.150ns 0.275ns 0.150ns 0.149ns 0.271ns 0.416ns 0.438ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DATAIN\[3\] source 2.936 ns - Shortest register " "Info: - Shortest clock path from clock \"DATAIN\[3\]\" to source register is 2.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns DATAIN\[3\] 1 CLK PIN_AC12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 5; CLK Node = 'DATAIN\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATAIN[3] } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 216 40 208 232 "DATAIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.150 ns) 2.384 ns core:inst\|o2~26 2 COMB LCCOMB_X24_Y15_N14 14 " "Info: 2: + IC(1.404 ns) + CELL(0.150 ns) = 2.384 ns; Loc. = LCCOMB_X24_Y15_N14; Fanout = 14; COMB Node = 'core:inst\|o2~26'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { DATAIN[3] core:inst|o2~26 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.275 ns) 2.936 ns core:inst\|ocw2\[6\] 3 REG LCCOMB_X24_Y15_N30 10 " "Info: 3: + IC(0.277 ns) + CELL(0.275 ns) = 2.936 ns; Loc. = LCCOMB_X24_Y15_N30; Fanout = 10; REG Node = 'core:inst\|ocw2\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { core:inst|o2~26 core:inst|ocw2[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.255 ns ( 42.75 % ) " "Info: Total cell delay = 1.255 ns ( 42.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.681 ns ( 57.25 % ) " "Info: Total interconnect delay = 1.681 ns ( 57.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { DATAIN[3] core:inst|o2~26 core:inst|ocw2[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.936 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|ocw2[6] {} } { 0.000ns 0.000ns 1.404ns 0.277ns } { 0.000ns 0.830ns 0.150ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.347 ns" { DATAIN[3] core:inst|o2~26 core:inst|ocw2[5] core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[0] core:inst|WideOr2~539 core:inst|pri[2]~1243 core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.347 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|ocw2[5] {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[0] {} core:inst|WideOr2~539 {} core:inst|pri[2]~1243 {} core:inst|pri[2]~1244 {} core:inst|pri[2]~1244clkctrl {} core:inst|pri[1] {} } { 0.000ns 0.000ns 1.404ns 0.278ns 0.257ns 0.251ns 0.723ns 0.438ns 0.687ns 0.264ns 1.569ns 1.372ns } { 0.000ns 0.830ns 0.150ns 0.275ns 0.150ns 0.149ns 0.271ns 0.416ns 0.438ns 0.275ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { DATAIN[3] core:inst|o2~26 core:inst|ocw2[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.936 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|ocw2[6] {} } { 0.000ns 0.000ns 1.404ns 0.277ns } { 0.000ns 0.830ns 0.150ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.097 ns - Shortest register register " "Info: - Shortest register to register delay is 2.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst\|ocw2\[6\] 1 REG LCCOMB_X24_Y15_N30 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y15_N30; Fanout = 10; REG Node = 'core:inst\|ocw2\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst|ocw2[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.437 ns) 1.392 ns core:inst\|pri\[1\]~1249 2 COMB LCCOMB_X21_Y15_N12 1 " "Info: 2: + IC(0.955 ns) + CELL(0.437 ns) = 1.392 ns; Loc. = LCCOMB_X21_Y15_N12; Fanout = 1; COMB Node = 'core:inst\|pri\[1\]~1249'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { core:inst|ocw2[6] core:inst|pri[1]~1249 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 2.097 ns core:inst\|pri\[1\] 3 REG LCCOMB_X21_Y15_N8 1 " "Info: 3: + IC(0.267 ns) + CELL(0.438 ns) = 2.097 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 1; REG Node = 'core:inst\|pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { core:inst|pri[1]~1249 core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.875 ns ( 41.73 % ) " "Info: Total cell delay = 0.875 ns ( 41.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 58.27 % ) " "Info: Total interconnect delay = 1.222 ns ( 58.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { core:inst|ocw2[6] core:inst|pri[1]~1249 core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.097 ns" { core:inst|ocw2[6] {} core:inst|pri[1]~1249 {} core:inst|pri[1] {} } { 0.000ns 0.955ns 0.267ns } { 0.000ns 0.437ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.347 ns" { DATAIN[3] core:inst|o2~26 core:inst|ocw2[5] core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[0] core:inst|WideOr2~539 core:inst|pri[2]~1243 core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.347 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|ocw2[5] {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[0] {} core:inst|WideOr2~539 {} core:inst|pri[2]~1243 {} core:inst|pri[2]~1244 {} core:inst|pri[2]~1244clkctrl {} core:inst|pri[1] {} } { 0.000ns 0.000ns 1.404ns 0.278ns 0.257ns 0.251ns 0.723ns 0.438ns 0.687ns 0.264ns 1.569ns 1.372ns } { 0.000ns 0.830ns 0.150ns 0.275ns 0.150ns 0.149ns 0.271ns 0.416ns 0.438ns 0.275ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { DATAIN[3] core:inst|o2~26 core:inst|ocw2[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.936 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|ocw2[6] {} } { 0.000ns 0.000ns 1.404ns 0.277ns } { 0.000ns 0.830ns 0.150ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { core:inst|ocw2[6] core:inst|pri[1]~1249 core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.097 ns" { core:inst|ocw2[6] {} core:inst|pri[1]~1249 {} core:inst|pri[1] {} } { 0.000ns 0.955ns 0.267ns } { 0.000ns 0.437ns 0.438ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "DATAIN\[4\] 33 " "Warning: Circuit may not operate. Detected 33 non-operational path(s) clocked by clock \"DATAIN\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "core:inst\|ocw2\[6\] core:inst\|pri\[1\] DATAIN\[4\] 5.314 ns " "Info: Found hold time violation between source  pin or register \"core:inst\|ocw2\[6\]\" and destination pin or register \"core:inst\|pri\[1\]\" for clock \"DATAIN\[4\]\" (Hold time is 5.314 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.411 ns + Largest " "Info: + Largest clock skew is 7.411 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DATAIN\[4\] destination 10.567 ns + Longest register " "Info: + Longest clock path from clock \"DATAIN\[4\]\" to destination register is 10.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns DATAIN\[4\] 1 CLK PIN_AE10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE10; Fanout = 6; CLK Node = 'DATAIN\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATAIN[4] } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 216 40 208 232 "DATAIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.275 ns) 2.604 ns core:inst\|o2~26 2 COMB LCCOMB_X24_Y15_N14 14 " "Info: 2: + IC(1.479 ns) + CELL(0.275 ns) = 2.604 ns; Loc. = LCCOMB_X24_Y15_N14; Fanout = 14; COMB Node = 'core:inst\|o2~26'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { DATAIN[4] core:inst|o2~26 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.275 ns) 3.157 ns core:inst\|ocw2\[5\] 3 REG LCCOMB_X24_Y15_N22 1 " "Info: 3: + IC(0.278 ns) + CELL(0.275 ns) = 3.157 ns; Loc. = LCCOMB_X24_Y15_N22; Fanout = 1; REG Node = 'core:inst\|ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { core:inst|o2~26 core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 3.564 ns core:inst\|er\[7\]~656 4 COMB LCCOMB_X24_Y15_N2 1 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 3.564 ns; Loc. = LCCOMB_X24_Y15_N2; Fanout = 1; COMB Node = 'core:inst\|er\[7\]~656'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { core:inst|ocw2[5] core:inst|er[7]~656 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.149 ns) 3.964 ns core:inst\|er\[7\]~657 5 COMB LCCOMB_X24_Y15_N8 8 " "Info: 5: + IC(0.251 ns) + CELL(0.149 ns) = 3.964 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 8; COMB Node = 'core:inst\|er\[7\]~657'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { core:inst|er[7]~656 core:inst|er[7]~657 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.271 ns) 4.958 ns core:inst\|er\[0\] 6 REG LCCOMB_X22_Y15_N14 9 " "Info: 6: + IC(0.723 ns) + CELL(0.271 ns) = 4.958 ns; Loc. = LCCOMB_X22_Y15_N14; Fanout = 9; REG Node = 'core:inst\|er\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { core:inst|er[7]~657 core:inst|er[0] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.416 ns) 5.812 ns core:inst\|WideOr2~539 7 COMB LCCOMB_X21_Y15_N24 2 " "Info: 7: + IC(0.438 ns) + CELL(0.416 ns) = 5.812 ns; Loc. = LCCOMB_X21_Y15_N24; Fanout = 2; COMB Node = 'core:inst\|WideOr2~539'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { core:inst|er[0] core:inst|WideOr2~539 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.438 ns) 6.937 ns core:inst\|pri\[2\]~1243 8 COMB LCCOMB_X23_Y15_N14 1 " "Info: 8: + IC(0.687 ns) + CELL(0.438 ns) = 6.937 ns; Loc. = LCCOMB_X23_Y15_N14; Fanout = 1; COMB Node = 'core:inst\|pri\[2\]~1243'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { core:inst|WideOr2~539 core:inst|pri[2]~1243 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 7.476 ns core:inst\|pri\[2\]~1244 9 COMB LCCOMB_X23_Y15_N0 1 " "Info: 9: + IC(0.264 ns) + CELL(0.275 ns) = 7.476 ns; Loc. = LCCOMB_X23_Y15_N0; Fanout = 1; COMB Node = 'core:inst\|pri\[2\]~1244'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { core:inst|pri[2]~1243 core:inst|pri[2]~1244 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.000 ns) 9.045 ns core:inst\|pri\[2\]~1244clkctrl 10 COMB CLKCTRL_G0 3 " "Info: 10: + IC(1.569 ns) + CELL(0.000 ns) = 9.045 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'core:inst\|pri\[2\]~1244clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.150 ns) 10.567 ns core:inst\|pri\[1\] 11 REG LCCOMB_X21_Y15_N8 1 " "Info: 11: + IC(1.372 ns) + CELL(0.150 ns) = 10.567 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 1; REG Node = 'core:inst\|pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.249 ns ( 30.75 % ) " "Info: Total cell delay = 3.249 ns ( 30.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.318 ns ( 69.25 % ) " "Info: Total interconnect delay = 7.318 ns ( 69.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.567 ns" { DATAIN[4] core:inst|o2~26 core:inst|ocw2[5] core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[0] core:inst|WideOr2~539 core:inst|pri[2]~1243 core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.567 ns" { DATAIN[4] {} DATAIN[4]~combout {} core:inst|o2~26 {} core:inst|ocw2[5] {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[0] {} core:inst|WideOr2~539 {} core:inst|pri[2]~1243 {} core:inst|pri[2]~1244 {} core:inst|pri[2]~1244clkctrl {} core:inst|pri[1] {} } { 0.000ns 0.000ns 1.479ns 0.278ns 0.257ns 0.251ns 0.723ns 0.438ns 0.687ns 0.264ns 1.569ns 1.372ns } { 0.000ns 0.850ns 0.275ns 0.275ns 0.150ns 0.149ns 0.271ns 0.416ns 0.438ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DATAIN\[4\] source 3.156 ns - Shortest register " "Info: - Shortest clock path from clock \"DATAIN\[4\]\" to source register is 3.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns DATAIN\[4\] 1 CLK PIN_AE10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE10; Fanout = 6; CLK Node = 'DATAIN\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATAIN[4] } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 216 40 208 232 "DATAIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.275 ns) 2.604 ns core:inst\|o2~26 2 COMB LCCOMB_X24_Y15_N14 14 " "Info: 2: + IC(1.479 ns) + CELL(0.275 ns) = 2.604 ns; Loc. = LCCOMB_X24_Y15_N14; Fanout = 14; COMB Node = 'core:inst\|o2~26'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { DATAIN[4] core:inst|o2~26 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.275 ns) 3.156 ns core:inst\|ocw2\[6\] 3 REG LCCOMB_X24_Y15_N30 10 " "Info: 3: + IC(0.277 ns) + CELL(0.275 ns) = 3.156 ns; Loc. = LCCOMB_X24_Y15_N30; Fanout = 10; REG Node = 'core:inst\|ocw2\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { core:inst|o2~26 core:inst|ocw2[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 44.36 % ) " "Info: Total cell delay = 1.400 ns ( 44.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.756 ns ( 55.64 % ) " "Info: Total interconnect delay = 1.756 ns ( 55.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { DATAIN[4] core:inst|o2~26 core:inst|ocw2[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.156 ns" { DATAIN[4] {} DATAIN[4]~combout {} core:inst|o2~26 {} core:inst|ocw2[6] {} } { 0.000ns 0.000ns 1.479ns 0.277ns } { 0.000ns 0.850ns 0.275ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.567 ns" { DATAIN[4] core:inst|o2~26 core:inst|ocw2[5] core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[0] core:inst|WideOr2~539 core:inst|pri[2]~1243 core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.567 ns" { DATAIN[4] {} DATAIN[4]~combout {} core:inst|o2~26 {} core:inst|ocw2[5] {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[0] {} core:inst|WideOr2~539 {} core:inst|pri[2]~1243 {} core:inst|pri[2]~1244 {} core:inst|pri[2]~1244clkctrl {} core:inst|pri[1] {} } { 0.000ns 0.000ns 1.479ns 0.278ns 0.257ns 0.251ns 0.723ns 0.438ns 0.687ns 0.264ns 1.569ns 1.372ns } { 0.000ns 0.850ns 0.275ns 0.275ns 0.150ns 0.149ns 0.271ns 0.416ns 0.438ns 0.275ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { DATAIN[4] core:inst|o2~26 core:inst|ocw2[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.156 ns" { DATAIN[4] {} DATAIN[4]~combout {} core:inst|o2~26 {} core:inst|ocw2[6] {} } { 0.000ns 0.000ns 1.479ns 0.277ns } { 0.000ns 0.850ns 0.275ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.097 ns - Shortest register register " "Info: - Shortest register to register delay is 2.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst\|ocw2\[6\] 1 REG LCCOMB_X24_Y15_N30 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y15_N30; Fanout = 10; REG Node = 'core:inst\|ocw2\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst|ocw2[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.437 ns) 1.392 ns core:inst\|pri\[1\]~1249 2 COMB LCCOMB_X21_Y15_N12 1 " "Info: 2: + IC(0.955 ns) + CELL(0.437 ns) = 1.392 ns; Loc. = LCCOMB_X21_Y15_N12; Fanout = 1; COMB Node = 'core:inst\|pri\[1\]~1249'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { core:inst|ocw2[6] core:inst|pri[1]~1249 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 2.097 ns core:inst\|pri\[1\] 3 REG LCCOMB_X21_Y15_N8 1 " "Info: 3: + IC(0.267 ns) + CELL(0.438 ns) = 2.097 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 1; REG Node = 'core:inst\|pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { core:inst|pri[1]~1249 core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.875 ns ( 41.73 % ) " "Info: Total cell delay = 0.875 ns ( 41.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 58.27 % ) " "Info: Total interconnect delay = 1.222 ns ( 58.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { core:inst|ocw2[6] core:inst|pri[1]~1249 core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.097 ns" { core:inst|ocw2[6] {} core:inst|pri[1]~1249 {} core:inst|pri[1] {} } { 0.000ns 0.955ns 0.267ns } { 0.000ns 0.437ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.567 ns" { DATAIN[4] core:inst|o2~26 core:inst|ocw2[5] core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[0] core:inst|WideOr2~539 core:inst|pri[2]~1243 core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.567 ns" { DATAIN[4] {} DATAIN[4]~combout {} core:inst|o2~26 {} core:inst|ocw2[5] {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[0] {} core:inst|WideOr2~539 {} core:inst|pri[2]~1243 {} core:inst|pri[2]~1244 {} core:inst|pri[2]~1244clkctrl {} core:inst|pri[1] {} } { 0.000ns 0.000ns 1.479ns 0.278ns 0.257ns 0.251ns 0.723ns 0.438ns 0.687ns 0.264ns 1.569ns 1.372ns } { 0.000ns 0.850ns 0.275ns 0.275ns 0.150ns 0.149ns 0.271ns 0.416ns 0.438ns 0.275ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { DATAIN[4] core:inst|o2~26 core:inst|ocw2[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.156 ns" { DATAIN[4] {} DATAIN[4]~combout {} core:inst|o2~26 {} core:inst|ocw2[6] {} } { 0.000ns 0.000ns 1.479ns 0.277ns } { 0.000ns 0.850ns 0.275ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { core:inst|ocw2[6] core:inst|pri[1]~1249 core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.097 ns" { core:inst|ocw2[6] {} core:inst|pri[1]~1249 {} core:inst|pri[1] {} } { 0.000ns 0.955ns 0.267ns } { 0.000ns 0.437ns 0.438ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "core:inst\|er\[7\] CODE\[2\] DATAIN\[3\] 5.866 ns register " "Info: tsu for register \"core:inst\|er\[7\]\" (data pin = \"CODE\[2\]\", clock pin = \"DATAIN\[3\]\") is 5.866 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.978 ns + Longest pin register " "Info: + Longest pin to register delay is 8.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns CODE\[2\] 1 PIN PIN_Y12 8 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 8; PIN Node = 'CODE\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CODE[2] } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 200 40 208 216 "CODE\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.655 ns) + CELL(0.150 ns) 6.615 ns core:inst\|setzero\[7\]~183 2 COMB LCCOMB_X23_Y8_N0 4 " "Info: 2: + IC(5.655 ns) + CELL(0.150 ns) = 6.615 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 4; COMB Node = 'core:inst\|setzero\[7\]~183'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { CODE[2] core:inst|setzero[7]~183 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.420 ns) 8.585 ns core:inst\|er\[7\]~655 3 COMB LCCOMB_X24_Y15_N6 1 " "Info: 3: + IC(1.550 ns) + CELL(0.420 ns) = 8.585 ns; Loc. = LCCOMB_X24_Y15_N6; Fanout = 1; COMB Node = 'core:inst\|er\[7\]~655'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { core:inst|setzero[7]~183 core:inst|er[7]~655 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 8.978 ns core:inst\|er\[7\] 4 REG LCCOMB_X24_Y15_N10 5 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 8.978 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 5; REG Node = 'core:inst\|er\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { core:inst|er[7]~655 core:inst|er[7] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.530 ns ( 17.04 % ) " "Info: Total cell delay = 1.530 ns ( 17.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.448 ns ( 82.96 % ) " "Info: Total interconnect delay = 7.448 ns ( 82.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.978 ns" { CODE[2] core:inst|setzero[7]~183 core:inst|er[7]~655 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.978 ns" { CODE[2] {} CODE[2]~combout {} core:inst|setzero[7]~183 {} core:inst|er[7]~655 {} core:inst|er[7] {} } { 0.000ns 0.000ns 5.655ns 1.550ns 0.243ns } { 0.000ns 0.810ns 0.150ns 0.420ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.987 ns + " "Info: + Micro setup delay of destination is 0.987 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DATAIN\[3\] destination 4.099 ns - Shortest register " "Info: - Shortest clock path from clock \"DATAIN\[3\]\" to destination register is 4.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns DATAIN\[3\] 1 CLK PIN_AC12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 5; CLK Node = 'DATAIN\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATAIN[3] } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 216 40 208 232 "DATAIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.150 ns) 2.384 ns core:inst\|o2~26 2 COMB LCCOMB_X24_Y15_N14 14 " "Info: 2: + IC(1.404 ns) + CELL(0.150 ns) = 2.384 ns; Loc. = LCCOMB_X24_Y15_N14; Fanout = 14; COMB Node = 'core:inst\|o2~26'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { DATAIN[3] core:inst|o2~26 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.393 ns) 3.555 ns core:inst\|er\[7\]~657 3 COMB LCCOMB_X24_Y15_N8 8 " "Info: 3: + IC(0.778 ns) + CELL(0.393 ns) = 3.555 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 8; COMB Node = 'core:inst\|er\[7\]~657'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { core:inst|o2~26 core:inst|er[7]~657 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.271 ns) 4.099 ns core:inst\|er\[7\] 4 REG LCCOMB_X24_Y15_N10 5 " "Info: 4: + IC(0.273 ns) + CELL(0.271 ns) = 4.099 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 5; REG Node = 'core:inst\|er\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.644 ns ( 40.11 % ) " "Info: Total cell delay = 1.644 ns ( 40.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.455 ns ( 59.89 % ) " "Info: Total interconnect delay = 2.455 ns ( 59.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { DATAIN[3] core:inst|o2~26 core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.099 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|er[7]~657 {} core:inst|er[7] {} } { 0.000ns 0.000ns 1.404ns 0.778ns 0.273ns } { 0.000ns 0.830ns 0.150ns 0.393ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.978 ns" { CODE[2] core:inst|setzero[7]~183 core:inst|er[7]~655 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.978 ns" { CODE[2] {} CODE[2]~combout {} core:inst|setzero[7]~183 {} core:inst|er[7]~655 {} core:inst|er[7] {} } { 0.000ns 0.000ns 5.655ns 1.550ns 0.243ns } { 0.000ns 0.810ns 0.150ns 0.420ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { DATAIN[3] core:inst|o2~26 core:inst|er[7]~657 core:inst|er[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.099 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|er[7]~657 {} core:inst|er[7] {} } { 0.000ns 0.000ns 1.404ns 0.778ns 0.273ns } { 0.000ns 0.830ns 0.150ns 0.393ns 0.271ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "INTA SP\[1\] core:inst\|pri\[1\] 15.251 ns register " "Info: tco from clock \"INTA\" to destination pin \"SP\[1\]\" through register \"core:inst\|pri\[1\]\" is 15.251 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTA source 10.655 ns + Longest register " "Info: + Longest clock path from clock \"INTA\" to source register is 10.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns INTA 1 CLK PIN_AB12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AB12; Fanout = 2; CLK Node = 'INTA'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 136 40 208 152 "INTA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.787 ns) 3.053 ns core:inst\|flag1 2 REG LCFF_X24_Y15_N5 3 " "Info: 2: + IC(1.446 ns) + CELL(0.787 ns) = 3.053 ns; Loc. = LCFF_X24_Y15_N5; Fanout = 3; REG Node = 'core:inst\|flag1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { INTA core:inst|flag1 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.275 ns) 3.652 ns core:inst\|er\[7\]~656 3 COMB LCCOMB_X24_Y15_N2 1 " "Info: 3: + IC(0.324 ns) + CELL(0.275 ns) = 3.652 ns; Loc. = LCCOMB_X24_Y15_N2; Fanout = 1; COMB Node = 'core:inst\|er\[7\]~656'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { core:inst|flag1 core:inst|er[7]~656 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.149 ns) 4.052 ns core:inst\|er\[7\]~657 4 COMB LCCOMB_X24_Y15_N8 8 " "Info: 4: + IC(0.251 ns) + CELL(0.149 ns) = 4.052 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 8; COMB Node = 'core:inst\|er\[7\]~657'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { core:inst|er[7]~656 core:inst|er[7]~657 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.271 ns) 5.046 ns core:inst\|er\[0\] 5 REG LCCOMB_X22_Y15_N14 9 " "Info: 5: + IC(0.723 ns) + CELL(0.271 ns) = 5.046 ns; Loc. = LCCOMB_X22_Y15_N14; Fanout = 9; REG Node = 'core:inst\|er\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { core:inst|er[7]~657 core:inst|er[0] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.416 ns) 5.900 ns core:inst\|WideOr2~539 6 COMB LCCOMB_X21_Y15_N24 2 " "Info: 6: + IC(0.438 ns) + CELL(0.416 ns) = 5.900 ns; Loc. = LCCOMB_X21_Y15_N24; Fanout = 2; COMB Node = 'core:inst\|WideOr2~539'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { core:inst|er[0] core:inst|WideOr2~539 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.438 ns) 7.025 ns core:inst\|pri\[2\]~1243 7 COMB LCCOMB_X23_Y15_N14 1 " "Info: 7: + IC(0.687 ns) + CELL(0.438 ns) = 7.025 ns; Loc. = LCCOMB_X23_Y15_N14; Fanout = 1; COMB Node = 'core:inst\|pri\[2\]~1243'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { core:inst|WideOr2~539 core:inst|pri[2]~1243 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 7.564 ns core:inst\|pri\[2\]~1244 8 COMB LCCOMB_X23_Y15_N0 1 " "Info: 8: + IC(0.264 ns) + CELL(0.275 ns) = 7.564 ns; Loc. = LCCOMB_X23_Y15_N0; Fanout = 1; COMB Node = 'core:inst\|pri\[2\]~1244'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { core:inst|pri[2]~1243 core:inst|pri[2]~1244 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.000 ns) 9.133 ns core:inst\|pri\[2\]~1244clkctrl 9 COMB CLKCTRL_G0 3 " "Info: 9: + IC(1.569 ns) + CELL(0.000 ns) = 9.133 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'core:inst\|pri\[2\]~1244clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.150 ns) 10.655 ns core:inst\|pri\[1\] 10 REG LCCOMB_X21_Y15_N8 1 " "Info: 10: + IC(1.372 ns) + CELL(0.150 ns) = 10.655 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 1; REG Node = 'core:inst\|pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.581 ns ( 33.61 % ) " "Info: Total cell delay = 3.581 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.074 ns ( 66.39 % ) " "Info: Total interconnect delay = 7.074 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.655 ns" { INTA core:inst|flag1 core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[0] core:inst|WideOr2~539 core:inst|pri[2]~1243 core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.655 ns" { INTA {} INTA~combout {} core:inst|flag1 {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[0] {} core:inst|WideOr2~539 {} core:inst|pri[2]~1243 {} core:inst|pri[2]~1244 {} core:inst|pri[2]~1244clkctrl {} core:inst|pri[1] {} } { 0.000ns 0.000ns 1.446ns 0.324ns 0.251ns 0.723ns 0.438ns 0.687ns 0.264ns 1.569ns 1.372ns } { 0.000ns 0.820ns 0.787ns 0.275ns 0.149ns 0.271ns 0.416ns 0.438ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.596 ns + Longest register pin " "Info: + Longest register to pin delay is 4.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst\|pri\[1\] 1 REG LCCOMB_X21_Y15_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 1; REG Node = 'core:inst\|pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.788 ns) + CELL(2.808 ns) 4.596 ns SP\[1\] 2 PIN PIN_AE7 0 " "Info: 2: + IC(1.788 ns) + CELL(2.808 ns) = 4.596 ns; Loc. = PIN_AE7; Fanout = 0; PIN Node = 'SP\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { core:inst|pri[1] SP[1] } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 248 584 760 264 "SP\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 61.10 % ) " "Info: Total cell delay = 2.808 ns ( 61.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.788 ns ( 38.90 % ) " "Info: Total interconnect delay = 1.788 ns ( 38.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { core:inst|pri[1] SP[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.596 ns" { core:inst|pri[1] {} SP[1] {} } { 0.000ns 1.788ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.655 ns" { INTA core:inst|flag1 core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[0] core:inst|WideOr2~539 core:inst|pri[2]~1243 core:inst|pri[2]~1244 core:inst|pri[2]~1244clkctrl core:inst|pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.655 ns" { INTA {} INTA~combout {} core:inst|flag1 {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[0] {} core:inst|WideOr2~539 {} core:inst|pri[2]~1243 {} core:inst|pri[2]~1244 {} core:inst|pri[2]~1244clkctrl {} core:inst|pri[1] {} } { 0.000ns 0.000ns 1.446ns 0.324ns 0.251ns 0.723ns 0.438ns 0.687ns 0.264ns 1.569ns 1.372ns } { 0.000ns 0.820ns 0.787ns 0.275ns 0.149ns 0.271ns 0.416ns 0.438ns 0.275ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { core:inst|pri[1] SP[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.596 ns" { core:inst|pri[1] {} SP[1] {} } { 0.000ns 1.788ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CS DATAOUT\[1\] 13.850 ns Longest " "Info: Longest tpd from source pin \"CS\" to destination pin \"DATAOUT\[1\]\" is 13.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CS 1 PIN PIN_B10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B10; Fanout = 4; PIN Node = 'CS'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 88 40 208 104 "CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.665 ns) + CELL(0.398 ns) 6.913 ns core:inst\|rd_imr~23 2 COMB LCCOMB_X23_Y16_N14 3 " "Info: 2: + IC(5.665 ns) + CELL(0.398 ns) = 6.913 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 3; COMB Node = 'core:inst\|rd_imr~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.063 ns" { CS core:inst|rd_imr~23 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.271 ns) 7.455 ns core:inst\|dataout~649 3 COMB LCCOMB_X23_Y16_N22 8 " "Info: 3: + IC(0.271 ns) + CELL(0.271 ns) = 7.455 ns; Loc. = LCCOMB_X23_Y16_N22; Fanout = 8; COMB Node = 'core:inst\|dataout~649'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { core:inst|rd_imr~23 core:inst|dataout~649 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.150 ns) 8.778 ns core:inst\|dataout\[1\]~656 4 COMB LCCOMB_X22_Y8_N6 1 " "Info: 4: + IC(1.173 ns) + CELL(0.150 ns) = 8.778 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 1; COMB Node = 'core:inst\|dataout\[1\]~656'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { core:inst|dataout~649 core:inst|dataout[1]~656 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.672 ns) 13.850 ns DATAOUT\[1\] 5 PIN PIN_AE2 0 " "Info: 5: + IC(2.400 ns) + CELL(2.672 ns) = 13.850 ns; Loc. = PIN_AE2; Fanout = 0; PIN Node = 'DATAOUT\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.072 ns" { core:inst|dataout[1]~656 DATAOUT[1] } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 264 696 872 280 "DATAOUT\[7..0\]" "" } { 256 496 696 272 "DATAOUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.341 ns ( 31.34 % ) " "Info: Total cell delay = 4.341 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.509 ns ( 68.66 % ) " "Info: Total interconnect delay = 9.509 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.850 ns" { CS core:inst|rd_imr~23 core:inst|dataout~649 core:inst|dataout[1]~656 DATAOUT[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.850 ns" { CS {} CS~combout {} core:inst|rd_imr~23 {} core:inst|dataout~649 {} core:inst|dataout[1]~656 {} DATAOUT[1] {} } { 0.000ns 0.000ns 5.665ns 0.271ns 1.173ns 2.400ns } { 0.000ns 0.850ns 0.398ns 0.271ns 0.150ns 2.672ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "core:inst\|er\[3\] DATAIN\[3\] INTA 0.656 ns register " "Info: th for register \"core:inst\|er\[3\]\" (data pin = \"DATAIN\[3\]\", clock pin = \"INTA\") is 0.656 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTA destination 5.048 ns + Longest register " "Info: + Longest clock path from clock \"INTA\" to destination register is 5.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns INTA 1 CLK PIN_AB12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AB12; Fanout = 2; CLK Node = 'INTA'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 136 40 208 152 "INTA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.787 ns) 3.053 ns core:inst\|flag1 2 REG LCFF_X24_Y15_N5 3 " "Info: 2: + IC(1.446 ns) + CELL(0.787 ns) = 3.053 ns; Loc. = LCFF_X24_Y15_N5; Fanout = 3; REG Node = 'core:inst\|flag1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { INTA core:inst|flag1 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.275 ns) 3.652 ns core:inst\|er\[7\]~656 3 COMB LCCOMB_X24_Y15_N2 1 " "Info: 3: + IC(0.324 ns) + CELL(0.275 ns) = 3.652 ns; Loc. = LCCOMB_X24_Y15_N2; Fanout = 1; COMB Node = 'core:inst\|er\[7\]~656'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { core:inst|flag1 core:inst|er[7]~656 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.149 ns) 4.052 ns core:inst\|er\[7\]~657 4 COMB LCCOMB_X24_Y15_N8 8 " "Info: 4: + IC(0.251 ns) + CELL(0.149 ns) = 4.052 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 8; COMB Node = 'core:inst\|er\[7\]~657'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { core:inst|er[7]~656 core:inst|er[7]~657 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.271 ns) 5.048 ns core:inst\|er\[3\] 5 REG LCCOMB_X22_Y15_N24 7 " "Info: 5: + IC(0.725 ns) + CELL(0.271 ns) = 5.048 ns; Loc. = LCCOMB_X22_Y15_N24; Fanout = 7; REG Node = 'core:inst\|er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { core:inst|er[7]~657 core:inst|er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.302 ns ( 45.60 % ) " "Info: Total cell delay = 2.302 ns ( 45.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.746 ns ( 54.40 % ) " "Info: Total interconnect delay = 2.746 ns ( 54.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.048 ns" { INTA core:inst|flag1 core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.048 ns" { INTA {} INTA~combout {} core:inst|flag1 {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[3] {} } { 0.000ns 0.000ns 1.446ns 0.324ns 0.251ns 0.725ns } { 0.000ns 0.820ns 0.787ns 0.275ns 0.149ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.392 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns DATAIN\[3\] 1 CLK PIN_AC12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 5; CLK Node = 'DATAIN\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATAIN[3] } "NODE_NAME" } } { "CORE_FIANEL.bdf" "" { Schematic "F:/interface/8259Acyq/CORE_FIANEL.bdf" { { 216 40 208 232 "DATAIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.150 ns) 2.384 ns core:inst\|o2~26 2 COMB LCCOMB_X24_Y15_N14 14 " "Info: 2: + IC(1.404 ns) + CELL(0.150 ns) = 2.384 ns; Loc. = LCCOMB_X24_Y15_N14; Fanout = 14; COMB Node = 'core:inst\|o2~26'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { DATAIN[3] core:inst|o2~26 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.437 ns) 3.578 ns core:inst\|er\[1\]~665 3 COMB LCCOMB_X22_Y15_N26 2 " "Info: 3: + IC(0.757 ns) + CELL(0.437 ns) = 3.578 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 2; COMB Node = 'core:inst\|er\[1\]~665'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { core:inst|o2~26 core:inst|er[1]~665 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 3.997 ns core:inst\|er\[3\]~666 4 COMB LCCOMB_X22_Y15_N22 1 " "Info: 4: + IC(0.269 ns) + CELL(0.150 ns) = 3.997 ns; Loc. = LCCOMB_X22_Y15_N22; Fanout = 1; COMB Node = 'core:inst\|er\[3\]~666'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { core:inst|er[1]~665 core:inst|er[3]~666 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 4.392 ns core:inst\|er\[3\] 5 REG LCCOMB_X22_Y15_N24 7 " "Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 4.392 ns; Loc. = LCCOMB_X22_Y15_N24; Fanout = 7; REG Node = 'core:inst\|er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { core:inst|er[3]~666 core:inst|er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.717 ns ( 39.09 % ) " "Info: Total cell delay = 1.717 ns ( 39.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.675 ns ( 60.91 % ) " "Info: Total interconnect delay = 2.675 ns ( 60.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.392 ns" { DATAIN[3] core:inst|o2~26 core:inst|er[1]~665 core:inst|er[3]~666 core:inst|er[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.392 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|er[1]~665 {} core:inst|er[3]~666 {} core:inst|er[3] {} } { 0.000ns 0.000ns 1.404ns 0.757ns 0.269ns 0.245ns } { 0.000ns 0.830ns 0.150ns 0.437ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.048 ns" { INTA core:inst|flag1 core:inst|er[7]~656 core:inst|er[7]~657 core:inst|er[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.048 ns" { INTA {} INTA~combout {} core:inst|flag1 {} core:inst|er[7]~656 {} core:inst|er[7]~657 {} core:inst|er[3] {} } { 0.000ns 0.000ns 1.446ns 0.324ns 0.251ns 0.725ns } { 0.000ns 0.820ns 0.787ns 0.275ns 0.149ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.392 ns" { DATAIN[3] core:inst|o2~26 core:inst|er[1]~665 core:inst|er[3]~666 core:inst|er[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.392 ns" { DATAIN[3] {} DATAIN[3]~combout {} core:inst|o2~26 {} core:inst|er[1]~665 {} core:inst|er[3]~666 {} core:inst|er[3] {} } { 0.000ns 0.000ns 1.404ns 0.757ns 0.269ns 0.245ns } { 0.000ns 0.830ns 0.150ns 0.437ns 0.150ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 46 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Allocated 144 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 28 19:25:04 2010 " "Info: Processing ended: Fri May 28 19:25:04 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
