#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jun 23 14:57:03 2025
# Process ID: 48688
# Current directory: C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23188 C:\Users\jungu\Desktop\AiSys\AiSys_cpu\cpu\Assign 7.xpr
# Log file: C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/vivado.log
# Journal file: C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu\vivado.jou
# Running On: BOOK-ELUD8M5EVV, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 33968 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.xpr}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v}}
file delete -force {C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/bd/design_1/design_1.bd}}
file delete -force {C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/bd/design_1}
file delete -force {c:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.gen/sources_1/bd/design_1}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cpu_top [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file {C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cpu_top.v} [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
remove_files  {{C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/bd/design_1/design_1.bd}}
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_project C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.xpr
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.runs/impl_1/OT_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.runs/impl_1/OT_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project {Assign 7}
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_n]]
set_property package_pin "" [get_ports [list  clk]]
place_ports clk E3
place_ports reset_n D9
save_constraints
launch_runs impl_1 -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.runs/impl_1/OT_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cpu_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
current_project logiclabs
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.runs/impl_1/OT_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_project
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
open_project C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
current_project {Assign 7}
open_run synth_1 -name synth_1
current_project logiclabs
launch_runs synth_1 -jobs 16
wait_on_run synth_1
current_project {Assign 7}
set_property IOSTANDARD LVCMOS33 [get_ports [list out]]
current_project logiclabs
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
current_project {Assign 7}
place_ports out H5
current_project logiclabs
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.runs/impl_1/OT_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.runs/impl_1/OT_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.runs/impl_1/OT_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_project
save_constraints
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:\Users\jungu\Desktop\AiSys\logiclabs\logiclabs.runs\impl_1\OT_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.runs/impl_1/OT_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.runs/impl_1/OT_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_project
open_project C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list btnC]]
save_constraints
launch_runs impl_1 -jobs 16
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.runs/impl_1/OT_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.runs/impl_1/OT_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.runs/impl_1/OT_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
close_design
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_project {C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.xpr}
update_compile_order -fileset sources_1
current_project logiclabs
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_project C:/Users/jungu/Desktop/AiSys/uart/uart.xpr
close_project
open_project C:/Users/jungu/Desktop/AiSys/uart/uart.xpr
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/jungu/Desktop/AiSys/logiclabs/logiclabs.runs/impl_1/OT_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
add_files -norecurse -scan_for_includes {C:/Users/jungu/Downloads/Logic_Project/test_skeleton_synth/uart_receiver_synthesis.v C:/Users/jungu/Downloads/Logic_Project/test_skeleton_synth/uart_transmitter_synthesis.v}
import_files -norecurse {C:/Users/jungu/Downloads/Logic_Project/test_skeleton_synth/uart_receiver_synthesis.v C:/Users/jungu/Downloads/Logic_Project/test_skeleton_synth/uart_transmitter_synthesis.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/jungu/Desktop/AiSys/uart/uart.srcs/sources_1/new
close [ open C:/Users/jungu/Desktop/AiSys/uart/uart.srcs/sources_1/new/uart_core.v w ]
add_files C:/Users/jungu/Desktop/AiSys/uart/uart.srcs/sources_1/new/uart_core.v
update_compile_order -fileset sources_1
file mkdir C:/Users/jungu/Desktop/AiSys/uart/uart.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jungu/Desktop/AiSys/uart/uart.srcs/sim_1/new/uart_core_tb.v w ]
add_files -fileset sim_1 C:/Users/jungu/Desktop/AiSys/uart/uart.srcs/sim_1/new/uart_core_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_core_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_core [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source uart_core_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
save_wave_config {C:/Users/jungu/Desktop/AiSys/uart/uart_core_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/jungu/Desktop/AiSys/uart/uart_core_tb_behav.wcfg
set_property xsim.view C:/Users/jungu/Desktop/AiSys/uart/uart_core_tb_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/jungu/Desktop/AiSys/uart/uart_core_tb_behav.wcfg
source uart_core_tb.tcl
run all
close_sim
launch_simulation
open_wave_config C:/Users/jungu/Desktop/AiSys/uart/uart_core_tb_behav.wcfg
source uart_core_tb.tcl
run all
close_sim
launch_simulation
open_wave_config C:/Users/jungu/Desktop/AiSys/uart/uart_core_tb_behav.wcfg
source uart_core_tb.tcl
run all
run all
close_sim
launch_simulation
open_wave_config C:/Users/jungu/Desktop/AiSys/uart/uart_core_tb_behav.wcfg
source uart_core_tb.tcl
run all
close_sim
launch_simulation
open_wave_config C:/Users/jungu/Desktop/AiSys/uart/uart_core_tb_behav.wcfg
source uart_core_tb.tcl
run all
close_sim
close_project
