Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Sep 21 13:24:45 2025
| Host         : ibm-server.iith.ac.in running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu28dr
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1313 |
|    Minimum number of control sets                        |  1068 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   245 |
| Unused register locations in slices containing registers |  1598 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1313 |
| >= 0 to < 4        |   284 |
| >= 4 to < 6        |   220 |
| >= 6 to < 8        |    70 |
| >= 8 to < 10       |   136 |
| >= 10 to < 12      |    52 |
| >= 12 to < 14      |   101 |
| >= 14 to < 16      |    21 |
| >= 16              |   429 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12188 |         2635 |
| No           | No                    | Yes                    |             241 |           70 |
| No           | Yes                   | No                     |            6091 |         1244 |
| Yes          | No                    | No                     |           20360 |         3619 |
| Yes          | No                    | Yes                    |             434 |           96 |
| Yes          | Yes                   | No                     |           11140 |         2125 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                                                      Enable Signal                                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_3_n_0                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc12/mrk_cntr_done_ff_i_3_n_0                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_done_ff_i_3_n_0                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff_i_3_n_0                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc30/mrk_cntr_done_ff_i_3_n_0                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_done_ff_i_3_n_0                                                                                                                                         |                1 |              1 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                      | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/sysref_dac_pedge_ff_i_1_n_0                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                        | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                           | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I_0                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                1 |              1 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                        | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                          | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_done_ff_i_3_n_0                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc02/mrk_cntr_done_ff_i_3_n_0                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_1_in                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/m_payload_i[255]_i_1__10_n_0                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[199]_i_1_n_0                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                          | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                        | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                        | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[6]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                      | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[6]                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_1[0]                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[12]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[11]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[9]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                      | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                              |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                           | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                      | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[11]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[12]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_0/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[1]_i_1_n_0                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[4]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_1/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[1]_i_1_n_0                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_7/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[1]_i_1_n_0                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_6/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[1]_i_1_n_0                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_5/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[1]_i_1_n_0                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_2/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[1]_i_1_n_0                                                                                                                         |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_4/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[1]_i_1_n_0                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_3/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[1]_i_1_n_0                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[4]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[11]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[8]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[10]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                      | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                      | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                      | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                |                1 |              2 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[1]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/dac_hier/axis_register_slice_0/inst/axisc_register_slice_0/state[0]_i_2_n_0                                                                                                                                                                                                  | design_1_i/dac_hier/axis_register_slice_0/inst/axisc_register_slice_0/state[0]_i_1_n_0                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[2]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc1[2]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                           | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/fg_cal_en_i_1__0_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpen_por_i_1_n_0                                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                              |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpen_por_i_1__4_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                              |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/fg_cal_en_i_1_n_0                                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc0[2]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                      | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc2[2]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_rs/inst/b.b_pipe/m_payload_i[2]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc3[2]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[12]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[11]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[4]                                                                                                                                                                       | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[1]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[1]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[12]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/fg_cal_en_i_1__4_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpen_por_i_1__3_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[11]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[4]                                                                                                                                                                | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpen_por_i_1__2_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1                                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/fg_cal_en_i_1__3_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[10]                                                                                                                                                  | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/fg_cal_en_i_1__2_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpen_por_i_1__1_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/fg_cal_en_i_1__1_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpen_por_i_1__0_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[11]                                                                                                                                                  | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/p_1_in                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[1]_i_1__0_n_0                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[9]                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_den_i_1__1_n_0                                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/sm_count[1]_i_1_n_0                                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[3]_i_1_n_0                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/p_1_in                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[1]_i_1_n_0                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[8]                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_den_i_1__0_n_0                                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]                                                                                                                            |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                      | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                   | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                      |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc3_bg_cal_off[0]_i_1_n_0                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc2_bg_cal_off[0]_i_1_n_0                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc1_bg_cal_off[0]_i_1_n_0                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                      | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc0_bg_cal_off[0]_i_2_n_0                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count[1]_i_1__0_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[3]_i_1__0_n_0                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                            | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                            | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_0/axis_dwidth_converter_1/inst/areset_r                                                                                                                                                                             |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_ld_enable_i                                                                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                          |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                            | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_1/axis_dwidth_converter_1/inst/areset_r                                                                                                                                                                             |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                            | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                            | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                     |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                            | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                     |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                      |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                           | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                     |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start[0]                                                                                                                                                                       |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                      |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start[1]                                                                                                                                                                       |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                     |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                           | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                     |                2 |              3 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[2][0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr[10]_i_1__0_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                               |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr[10]_i_1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                               |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_req_ack/read_ack_tog_reg_1                                                                                                                             |                2 |              3 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc0[2]_i_1_n_0                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                1 |              3 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                            | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs_reg[0][0]                                                                                                                                                                 | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc0[3]_i_1_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc3[2]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc1[2]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0[2]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc2[2]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc1[2]_i_1_n_0                                                                                                                               | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc3[3]_i_1_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc2[3]_i_1_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc1[3]_i_1_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_3/axis_dwidth_converter_1/inst/areset_r                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc2[2]_i_1_n_0                                                                                                                               | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc0[2]_i_1_n_0                                                                                                                               | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc3[2]_i_1_n_0                                                                                                                               | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc3[2]_i_1_n_0                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc1[2]_i_1_n_0                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc2[2]_i_1_n_0                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/dac_hier/axis_dwidth_converter_0/inst/areset_r                                                                                                                                                                               |                2 |              3 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                            | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                     |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[22]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[4]_i_1__4_n_0                                                                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/FSM_sequential_tc_sm_state_reg[0][0]                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                         |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_2/axis_dwidth_converter_1/inst/areset_r                                                                                                                                                                             |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                            | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                2 |              3 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_7/axis_dwidth_converter_1/inst/areset_r                                                                                                                                                                             |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_6/axis_dwidth_converter_1/inst/areset_r                                                                                                                                                                             |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_5/axis_dwidth_converter_1/inst/areset_r                                                                                                                                                                             |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                1 |              3 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/adc_hier_4/axis_dwidth_converter_1/inst/areset_r                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[9]                                                                                                                                                                | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cal_enables[3]_i_1_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[6]                                                                                                                                                                | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_sm_state                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r[3]_i_2_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r0                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r[3]_i_2__0_n_0                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r0                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[7]                                                                                                                                                                | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[8]                                                                                                                                                                | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[19]_i_1__0_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[21]_i_1__1_n_0                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cal_enables[3]_i_1__4_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_sm_state                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[6].w_issuing_cnt_reg[51][0]                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r[3]_i_2__2_n_0                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r0                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_sm_state                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[4].w_issuing_cnt_reg[35][0]                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cal_enables[3]_i_1__2_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r[3]_i_2__1_n_0                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r0                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[5].w_issuing_cnt_reg[43][0]                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cal_enables[3]_i_1__3_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cal_enables[3]_i_1__0_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[7].w_issuing_cnt_reg[59][0]                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_sm_state                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[8].w_issuing_cnt_reg[67][0]                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[9].w_issuing_cnt_reg[75][0]                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[17]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[21]_i_1__4_n_0                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cal_enables[3]_i_1__1_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_sm_state                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_sm_state                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                3 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                               | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[0]                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                3 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                               | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/vio_0/inst/DECODER_INST/wr_en[4]_i_4_0                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                1 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/mt_mrk_rst_ff_reg_n_0                                                                                                                                                                           |                1 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[8]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[9]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[6]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[7]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[7]                                                                                                                                                                       | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[9]                                                                                                                                                                       | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[6]                                                                                                                                                                       | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3[4]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2[4]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1[4]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0[4]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                         |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[223]_i_1_n_0                                | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[223]_i_1_n_0                                | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[8]                                                                                                                                                                       | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/user_drp_drdy_i_1__4_n_0                                                                                   |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[255]_i_1_n_0                                | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[255]_i_1_n_0                                | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                      |                1 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_2[0]                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[8]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[7]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[6]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[9]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[0]                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[9].r_issuing_cnt_reg[74][0]                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__1_3[0]                                                                                                                                                                | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                           | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                     |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                      |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                    |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                       |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                     |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[11]_i_1__0_n_0                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[6]_i_1__0_n_0                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                     |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[8].r_issuing_cnt_reg[66][0]                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[7].r_issuing_cnt_reg[58][0]                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[6].r_issuing_cnt_reg[50][0]                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[5].r_issuing_cnt_reg[42][0]                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[34][0]                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[3].r_issuing_cnt_reg[26][0]                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[18][0]                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[10].r_issuing_cnt_reg[82][0]                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[10][0]                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[11]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[11]_i_1__0_n_0                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[10]_i_1_n_0                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[1]                                                                                                                                                                         | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                           | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/auto_rs/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                   |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[5]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[7]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[7]                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                     | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                           | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                     |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[1]                                                                                                                                                                         | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[1]                                                                                                                                                                         | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[1]                                                                                                                                                                         | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/auto_rs/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                     |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                              |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[16]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[21]_i_1_n_0                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc02/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc1_drp_control/FSM_onehot_state[4]_i_1__1_n_0                                                                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc2_drp_control/FSM_onehot_state[4]_i_1__2_n_0                                                                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state[4]_i_1__3_n_0                                                                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac0_drp_control/FSM_onehot_state[4]_i_2_n_0                                                                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                              | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                      |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[5]                                                                                                                                                                | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[1]                                                                                                                                                                         | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                               |                3 |              5 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc2[3]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                  |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc1[3]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0[3]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN                                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc3[3]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc2[3]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc1[3]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc0[3]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              5 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc3[3]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                           | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[1]                                                                                                                                                                         | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state[4]_i_2__0_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                               |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                           | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                2 |              5 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[3]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc12/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc30/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/user_drp_drdy_i_1__0_n_0                                                                                   |                5 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                           | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[1]                                                                                                                                                                         | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[5]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/FSM_sequential_bgt_sm_state[4]_i_2_n_0                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                              |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                           | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                     |                2 |              5 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[1]                                                                                                                                                                         | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/EXT_LPF/lpf_int                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[5]                                                                                                                                                                       | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[1]                                                                                                                                                                         | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[4]_i_1_n_0                                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                              |                3 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc0_drp_control/FSM_onehot_state[4]_i_1__0_n_0                                                                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc0_i_1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                         |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/clock_en_count[5]_i_1_n_0                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                              | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                      |                4 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                     |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                5 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code[5]_i_1__0_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/vbg_ctrl[6]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[21]_i_1__3_n_0                                                                             |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_rs/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_rs/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl[6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/trim_code[5]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                       |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                      |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count[5]_i_1__3_n_0                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_count[5]_i_1__2_n_0                                                                                   |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/clock_en_count[5]_i_1__1_n_0                                                                                   |                1 |              6 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                              |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/clock_en_count[5]_i_1__4_n_0                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                6 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/clock_en_count[5]_i_1__0_n_0                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |                6 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/hier_rsts/reset_dac_clk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | design_1_i/hier_rsts/reset_dac_clk/U0/SEQ/seq_clr                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                         | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr[6]_i_1__3_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                         | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[199]_i_1_n_0                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr[6]_i_1__4_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                         | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr[6]_i_1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/rdata_ctrl[15]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              7 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                3 |              7 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                     | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                    |                1 |              7 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                              |                7 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                              |                2 |              7 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                1 |              7 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                  | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                    |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[4]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                      |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/mem_addr[6]_i_1__2_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_addr[6]_i_1__0_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_reg[6]_0[6]                                                                                           |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_addr_reg[6]_0[6]                                                                                           |                5 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                         | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/mem_addr_reg[6]_0[6]                                                                                           |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/mem_addr_reg[6]_0[6]                                                                                           |                4 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                         | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                3 |              7 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                  | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                    |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/mem_addr[6]_i_1__1_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                         | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                         | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                         | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                3 |              7 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                     | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/rdata_ctrl[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                         | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                 |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_adc3_reset_count/count0                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_adc3_reset_count/count[7]_i_1_n_0                                                                                                                                                             |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[0]                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/dac1_restart_reg_n_0                                                                                                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/adc0_restart_reg_n_0                                                                                                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/adc3_restart_reg_n_0                                                                                                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/adc2_restart_reg_n_0                                                                                                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/adc1_restart_reg_n_0                                                                                                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |                5 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_dac1_reset_count/count0                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_dac1_reset_count/count[7]_i_1__3_n_0                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[0]                                                                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_dac0_reset_count/count0                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_dac0_reset_count/count[7]_i_1__4_n_0                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_count_ff[7]_i_1_n_0                                                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/dac0_restart_reg_n_0                                                                                                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[231]_i_1_n_0                                | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[191]_i_1_n_0                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[247]_i_1_n_0                                | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[207]_i_1_n_0                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[135]_i_1_n_0                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[239]_i_1_n_0                                | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_adc2_reset_count/count0                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_adc2_reset_count/count[7]_i_1__0_n_0                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[183]_i_1_n_0                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |                3 |              8 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[215]_i_1_n_0                                | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_adc0_reset_count/count0                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_adc0_reset_count/count[7]_i_1__2_n_0                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_adc1_reset_count/count0                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_adc1_reset_count/count[7]_i_1__1_n_0                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |                6 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                2 |              8 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |                5 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[0]                                                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[0]                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff[7]_i_1_n_0                                                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[143]_i_1_n_0                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[151]_i_1_n_0                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[159]_i_1_n_0                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[167]_i_1_n_0                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[175]_i_1_n_0                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpaddr_por[10]_i_1__1_n_0                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/const_operation[9]_i_1__1_n_0                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                              | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                              |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpaddr_por[10]_i_1__0_n_0                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/const_operation[9]_i_1__0_n_0                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpaddr_por[10]_i_1__4_n_0                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/const_operation[9]_i_1_n_0                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpaddr_por[10]_i_1_n_0                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                3 |              9 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                              | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                              |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                     |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[13]_i_1_n_0                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                         |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_14[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/const_operation[9]_i_1__2_n_0                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_28[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_26[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_10[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_11[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_25[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_24[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_12[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_13[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_27[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_15[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_16[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_23[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_22[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_17[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_21[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_20[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_18[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_2[0]                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_19[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_32[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_7[0]                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_8[0]                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                         |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_9[0]                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_6[0]                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_5[0]                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_4[0]                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0                                                                                                                    | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                      |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                1 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_31[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpaddr_por[10]_i_1__2_n_0                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_30[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_3[0]                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpaddr_por[10]_i_1__3_n_0                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_29[0]                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                1 |             10 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                         |                6 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                3 |             10 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/vio_0/inst/PROBE_IN_INST/read_done                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                7 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                      |                7 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                     |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                     |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                      |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                     |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc2[10]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                6 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[10]_i_2__0_n_0                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[10]_i_1__0_n_0                                                                                                             |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[2]                                                                                                                                                                       | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[5]                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                7 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[4]                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_sm_reset                                                                                                                                    |                6 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[3]                                                                                                                                                                       | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |             11 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                               | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[4]_0                                                                                                                                  |               10 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc3[10]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[2]                                                                                                                                                                | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[3]                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                7 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                      | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                      |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[2]                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc0[10]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc1[10]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[4]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                7 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[2]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[3]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                7 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[2]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                7 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[2]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                8 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[3]                                                                                                                                                                | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[3]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[3]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                9 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[5]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                8 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                4 |             11 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                               | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[4]_0                                                                                                                                  |               12 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[16]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_2_n_0                                                                                                                                                                                                                   | design_1_i/adc_hier_4/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_1_n_0                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[15]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_2_n_0                                                                                                                                                                                                                   | design_1_i/adc_hier_3/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_1_n_0                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[14]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[27]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[26]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                7 |             12 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_2_n_0                                                                                                                                                                                                                   | design_1_i/adc_hier_0/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_1_n_0                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[14]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[19]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[24]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[28]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                7 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_2_n_0                                                                                                                                                                                                                   | design_1_i/adc_hier_5/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_1_n_0                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[27]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[18]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                    | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                 |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[13]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                9 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                    | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[17]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[26]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[25]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_2_n_0                                                                                                                                                                                                                   | design_1_i/adc_hier_7/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_1_n_0                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[27]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[26]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[28]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[27]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[26]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[22]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[25]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[25]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[24]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[23]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[28]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[20]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[28]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[15]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[23]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[19]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                    | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                    | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_2_n_0                                                                                                                                                                                                                   | design_1_i/adc_hier_6/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_1_n_0                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[18]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             12 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[13]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[17]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[16]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[16]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[25]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[20]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[24]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[14]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[14]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[15]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[19]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[16]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[17]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[20]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[18]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[19]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[23]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[13]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                9 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[21]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[20]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[21]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[24]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[22]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[22]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[23]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_2_n_0                                                                                                                                                                                                                   | design_1_i/adc_hier_1/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_1_n_0                                                                                                                                                                   |                2 |             12 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[21]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[17]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_2_n_0                                                                                                                                                                                                                   | design_1_i/adc_hier_2/ctrl_snapshot_128k_0/inst/bram_addr[16]_i_1_n_0                                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[15]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[18]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[13]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[21]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                9 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[22]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                6 |             13 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             13 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                7 |             13 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                6 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                9 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                     |                6 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                     |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                7 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                     |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                      |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                8 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                      |                7 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[1]                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                9 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                      |                8 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[1]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                     |                6 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[1]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[1]                                                                                                                                                                | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff[14]_i_1_n_0                                                                                                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[1]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff[14]_i_1_n_0                                                                                                                                                                                               | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[1]                                                                                                                                                                       | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                7 |             15 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_di[15]_i_1__0_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                               |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc30/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata[15]_i_1__2_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpdi_por[15]_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por[15]_i_1__2_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpdi_por[15]_i_1__0_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata[15]_i_1__4_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por[15]_i_1__3_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                9 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/dac_hier/uram_play128k_0/inst/portAcpu_addr[31]_i_1_n_0                                                                                                                                                                      |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata[15]_i_1__3_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                      |               12 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/rdata[15]_i_1__0_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/rdata[15]_i_1_n_0                                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpdi_por[15]_i_1__1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/rdata[15]_i_1__1_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por[15]_i_1__4_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_di[15]_i_1_n_0                                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                               |                8 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[10]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[0]                                                                                                                                                                                     | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[17]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                      |                7 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                4 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[10]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               10 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_reg[0]_0                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[10]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               10 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_9[0]                                                                                                                  | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                      |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[10]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               10 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_9[0]                                                                                                                  | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[12]                                                                                                                                                  | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[12]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               10 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                      |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc02/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc12/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                          | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |                7 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                     |                4 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                       |                6 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[16]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                     |                5 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/E[0]                                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                         |                2 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                      |                6 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[17]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             18 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[17]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                     |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                6 |             18 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[19]_i_1__0_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                     |                6 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                      |                4 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |               13 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[22]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                     |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                5 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr_reg[6]_0[6]                                                                                           |                8 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr_reg[6]_0[6]                                                                                           |                7 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_rs/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_rs/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             21 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                     |               13 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                      |               11 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                      |                7 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                     |               12 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                      |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                      |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_start_val[21]_i_1__0_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_count[0]_i_1__3_n_0                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count[0]_i_1_n_0                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_count[0]_i_1__4_n_0                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_count[0]_i_1__0_n_0                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_count[0]_i_1__2_n_0                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                      |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                      |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                            |               14 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                            |               15 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_count[0]_i_1__1_n_0                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                3 |             24 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN                                                                                                                                                                        |                7 |             25 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpaddr[10]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |               14 |             25 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc1_drpaddr[10]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |               16 |             25 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |               14 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc2_drpaddr[10]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |               10 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc3_drpaddr[10]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |               15 |             25 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                7 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |               11 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                      |                5 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[38]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |               13 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                     |                9 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |               11 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[38]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                         |                6 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                         |                6 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                3 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                3 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                4 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[30]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               21 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_8[0]                                                                                                                  | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_7[0]                                                                                                                  | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               18 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_6[0]                                                                                                                  | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_5[0]                                                                                                                  | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[29]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               21 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[13]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               19 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_5[0]                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_6[0]                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_7[0]                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_8[0]                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[14]                                                                                                                                                                                    | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[14]                                                                                                                                                  | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[31]_i_1_n_0                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[31]_i_1_n_0                                                                                                 |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[31]_i_1_n_0                                                                                                 |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[31]_i_1_n_0                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[31]_i_1_n_0                                                                                                 |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]_rep__1_4[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[30]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_rep__0_1[29]                                                                                                                                                               | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               22 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[31]_i_1_n_0                                                                                                 |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               14 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[31]_i_1_n_0                                                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[31]_i_1_n_0                                                                                                 |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[30]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_8[29]                                                                                                                                                                      | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               21 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                  |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[30]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               17 |             32 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[29]                                                                                                                                                                                   | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[31]_i_1_n_0                                                                                                 |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[13]                                                                                                                                                  | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               15 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_rs/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_rs/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |               22 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                      |                9 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                     |               19 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |               11 |             35 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               17 |             36 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                     |               20 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |               15 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                      |               10 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                      |                9 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                      |               10 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               13 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I_0                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                      |                7 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |               11 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                      |               13 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               11 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |               14 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                     |               26 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |               22 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                     |               11 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                         |               18 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               14 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[76]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               15 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                     |               12 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                     |               10 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[76]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               14 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                         |               14 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |               12 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_rs_w/inst/w.w_pipe/p_1_in                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_rs_w/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |               22 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/ps8_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                      |               15 |             50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |               20 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |               21 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |               23 |             51 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                      |               14 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                      |               13 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |               14 |             55 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                     |               14 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |               17 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |               15 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |               21 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |               15 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |               32 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/hier_rsts/reset_dac_clk/U0/interconnect_aresetn[0]                                                                                                                                                                           |               22 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               27 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                     |               16 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN                                                                                                                                                                        |               15 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[76]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[39]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                         |               25 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[39]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               20 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[76]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                  | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                      |               24 |             80 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN                                                                                                                                                                        |               23 |             84 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                     |               20 |             88 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |               21 |             92 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |               27 |            101 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               23 |            103 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               25 |            103 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |               25 |            116 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |               28 |            118 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |               33 |            121 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |               31 |            126 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/hier_rsts/reset_dac_clk/U0/peripheral_aresetn[0]                                                                                                                                                                             |               29 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_6/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               38 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_5/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               41 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_0/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               37 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_0/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[255]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               53 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_0/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               37 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_1/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               43 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_1/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[255]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               64 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_1/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               40 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_2/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               42 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_2/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[255]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               58 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_2/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               40 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_3/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               40 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_3/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[255]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               62 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_3/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               37 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_4/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               45 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_4/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[255]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               53 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_4/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               39 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_5/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[255]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               68 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_5/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               43 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_6/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               40 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_6/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[255]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               53 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_7/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               42 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_7/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[255]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               55 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/adc_hier_7/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               41 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/dac_hier/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               35 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/dac_hier/axis_register_slice_0/inst/axisc_register_slice_0/storage_data1                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               48 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/dac_hier/axis_register_slice_0/inst/axisc_register_slice_0/storage_data2_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               48 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |            145 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               28 |            145 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               31 |            147 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         | design_1_i/hier_rsts/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                             |               83 |            211 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                         |               39 |            243 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                         |               47 |            244 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_storage_r[255]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               71 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                         |               99 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |               68 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | design_1_i/adc_hier_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |               64 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_storage_r[255]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               75 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                         |               92 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_storage_r[255]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               84 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                         |               85 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | design_1_i/dac_hier/axi_bram_ctrl_dac/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |               62 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_storage_r[255]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |               69 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/dac_hier/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.load_payload                                                                                                                                                     |                                                                                                                                                                                                                                         |               69 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/dac_hier/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               48 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |               67 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                         |              104 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_0/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_storage_r[255]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               48 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |               65 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                         |               74 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |               68 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_storage_r[255]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               83 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                         |               97 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | design_1_i/adc_hier_7/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |               67 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_storage_r[255]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               84 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                         |               96 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | design_1_i/adc_hier_6/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |               65 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_storage_r[255]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               78 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                         |               86 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | design_1_i/adc_hier_5/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                  |               60 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_storage_r[255]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               76 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/adc_hier_4/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                         |               90 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               58 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               57 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_9[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               73 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                         |               58 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               69 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               57 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_3[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               64 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_4[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               84 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_5[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               60 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_6[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               88 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_7[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               50 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_8[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               76 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               76 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               51 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               90 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               61 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               85 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               64 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               70 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                               |                                                                                                                                                                                                                                         |               73 |            257 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               70 |            259 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                         |               67 |            259 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1[0]                                                                             |                                                                                                                                                                                                                                         |               61 |            259 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               95 |            259 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               95 |            259 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               68 |            259 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               23 |            273 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE | design_1_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               23 |            273 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               95 |            289 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_rs_w/inst/w.w_pipe/p_1_in                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               45 |            289 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/s00_couplers/auto_rs_w/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               45 |            289 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               95 |            289 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc00_subadc1/SR[0]                                                                                                                                                                       |              102 |            956 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc32_subadc6/SR[0]                                                                                                                                                                       |               95 |            956 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc20_subadc1/SR[0]                                                                                                                                                                       |              103 |            956 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/i_gcb_adc10_subadc1/p_0_in                                                                                                                                                                      |              125 |            956 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              303 |           1004 |
|  design_1_i/startup_0/inst/CFGMCLK_RAW_BUFGCE |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              352 |           1667 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |             1040 |           5492 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |             1224 |           6680 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


