

================================================================
== Vitis HLS Report for 'hevc_loop_filter_chroma_8bit_hls'
================================================================
* Date:           Thu Feb 27 14:43:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       hevc_loop_filter_chroma_8bit_hls_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.153 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       65|  16.500 ns|  0.214 us|    6|   66|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                                      |                                                           |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2_fu_153  |hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2  |       30|       30|  99.000 ns|  99.000 ns|   29|   29|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1  |        4|       64|    2 ~ 32|          -|          -|     2|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      201|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      236|      655|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       56|    -|
|Register             |        -|     -|      382|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      618|      912|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2_fu_153  |hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2  |        0|   0|  236|  655|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                 |                                                           |        0|   0|  236|  655|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_1_fu_233_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln76_fu_296_p2               |         +|   0|  0|  43|          36|          36|
    |mul13_cast_fu_200_p2             |         -|   0|  0|  28|           1|          21|
    |sub38_fu_285_p2                  |         -|   0|  0|  23|           1|          16|
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_264                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_267                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op70_call_state2    |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_227_p2              |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln79_fu_244_p2              |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln80_fu_265_p2              |      icmp|   0|  0|  23|          16|           1|
    |select_ln79_fu_250_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln84_fu_271_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln85_fu_278_p3            |    select|   0|  0|   8|           1|           8|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 201|          67|         131|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_phi_mux_idx_ext3_pn_phi_fu_147_p4  |   9|          2|   34|         68|
    |idx_ext3_pn_reg_144                   |   9|          2|   34|         68|
    |j_fu_86                               |   9|          2|    2|          4|
    |pix_07_idx_fu_82                      |   9|          2|   36|         72|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  56|         12|  107|        216|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln76_1_reg_383                                                                 |   2|   0|    2|          0|
    |ap_CS_fsm                                                                          |   3|   0|    3|          0|
    |grp_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2_fu_153_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln80_reg_398                                                                  |   1|   0|    1|          0|
    |idx_ext3_pn_reg_144                                                                |  34|   0|   34|          0|
    |j_fu_86                                                                            |   2|   0|    2|          0|
    |mul13_cast_reg_340                                                                 |  20|   0|   21|          1|
    |mul_cast_reg_335                                                                   |  34|   0|   34|          0|
    |no_p_arr_0_read_reg_360                                                            |   8|   0|    8|          0|
    |no_p_arr_1_read_reg_365                                                            |   8|   0|    8|          0|
    |no_q_arr_0_read_reg_370                                                            |   8|   0|    8|          0|
    |no_q_arr_1_read_reg_375                                                            |   8|   0|    8|          0|
    |pix_07_idx_fu_82                                                                   |  36|   0|   36|          0|
    |select_ln84_reg_402                                                                |   8|   0|    8|          0|
    |select_ln85_reg_407                                                                |   8|   0|    8|          0|
    |shl_ln_reg_345                                                                     |  32|   0|   34|          2|
    |sub38_reg_412                                                                      |  16|   0|   16|          0|
    |tc_arr_0_read_reg_350                                                              |  32|   0|   32|          0|
    |tc_arr_1_read_reg_355                                                              |  32|   0|   32|          0|
    |trunc_ln62_reg_330                                                                 |  21|   0|   21|          0|
    |trunc_ln76_reg_388                                                                 |  21|   0|   21|          0|
    |trunc_ln79_1_reg_393                                                               |  15|   0|   15|          0|
    |ystride_read_reg_325                                                               |  32|   0|   32|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 382|   0|  385|          3|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  hevc_loop_filter_chroma_8bit_hls|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  hevc_loop_filter_chroma_8bit_hls|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  hevc_loop_filter_chroma_8bit_hls|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  hevc_loop_filter_chroma_8bit_hls|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  hevc_loop_filter_chroma_8bit_hls|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  hevc_loop_filter_chroma_8bit_hls|  return value|
|ap_ce              |   in|    1|  ap_ctrl_hs|  hevc_loop_filter_chroma_8bit_hls|  return value|
|ap_core            |   in|    8|     ap_none|                           ap_core|        scalar|
|ap_part            |   in|    8|     ap_none|                           ap_part|        scalar|
|ap_parent          |   in|    8|     ap_none|                         ap_parent|        scalar|
|pix_base_address0  |  out|   21|   ap_memory|                          pix_base|         array|
|pix_base_ce0       |  out|    1|   ap_memory|                          pix_base|         array|
|pix_base_we0       |  out|    1|   ap_memory|                          pix_base|         array|
|pix_base_d0        |  out|    8|   ap_memory|                          pix_base|         array|
|pix_base_q0        |   in|    8|   ap_memory|                          pix_base|         array|
|pix_base_address1  |  out|   21|   ap_memory|                          pix_base|         array|
|pix_base_ce1       |  out|    1|   ap_memory|                          pix_base|         array|
|pix_base_q1        |   in|    8|   ap_memory|                          pix_base|         array|
|frame_offset       |   in|   32|     ap_none|                      frame_offset|        scalar|
|xstride            |   in|   32|     ap_none|                           xstride|        scalar|
|ystride            |   in|   32|     ap_none|                           ystride|        scalar|
|tc_arr_0           |   in|   32|     ap_none|                          tc_arr_0|       pointer|
|tc_arr_1           |   in|   32|     ap_none|                          tc_arr_1|       pointer|
|no_p_arr_0         |   in|    8|     ap_none|                        no_p_arr_0|       pointer|
|no_p_arr_1         |   in|    8|     ap_none|                        no_p_arr_1|       pointer|
|no_q_arr_0         |   in|    8|     ap_none|                        no_q_arr_0|       pointer|
|no_q_arr_1         |   in|    8|     ap_none|                        no_q_arr_1|       pointer|
+-------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.81>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%pix_07_idx = alloca i32 1"   --->   Operation 4 'alloca' 'pix_07_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../tutorial_example/source/hls.cpp:70]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ystride_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ystride" [../tutorial_example/source/hls.cpp:62]   --->   Operation 6 'read' 'ystride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%xstride_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xstride" [../tutorial_example/source/hls.cpp:62]   --->   Operation 7 'read' 'xstride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%frame_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %frame_offset" [../tutorial_example/source/hls.cpp:62]   --->   Operation 8 'read' 'frame_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %xstride_read" [../tutorial_example/source/hls.cpp:62]   --->   Operation 9 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln62 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../tutorial_example/source/hls.cpp:62]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_core"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_core, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_part"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_part, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_parent"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_parent, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pix_base, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pix_base"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %frame_offset"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_offset, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xstride"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xstride, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ystride"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ystride, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tc_arr_0"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tc_arr_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tc_arr_1"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tc_arr_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %no_p_arr_0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %no_p_arr_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %no_p_arr_1"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %no_p_arr_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %no_q_arr_0"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %no_q_arr_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %no_q_arr_1"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %no_q_arr_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%frame_offset_cast = sext i32 %frame_offset_read" [../tutorial_example/source/hls.cpp:62]   --->   Operation 37 'sext' 'frame_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty = shl i32 %ystride_read, i32 2" [../tutorial_example/source/hls.cpp:62]   --->   Operation 38 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mul_cast = sext i32 %empty" [../tutorial_example/source/hls.cpp:62]   --->   Operation 39 'sext' 'mul_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_15 = trunc i32 %xstride_read" [../tutorial_example/source/hls.cpp:62]   --->   Operation 40 'trunc' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %empty_15, i1 0" [../tutorial_example/source/hls.cpp:62]   --->   Operation 41 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.81ns)   --->   "%mul13_cast = sub i21 0, i21 %p_shl" [../tutorial_example/source/hls.cpp:62]   --->   Operation 42 'sub' 'mul13_cast' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %ystride_read, i2 0" [../tutorial_example/source/hls.cpp:76]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tc_arr_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %tc_arr_0"   --->   Operation 44 'read' 'tc_arr_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tc_arr_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %tc_arr_1"   --->   Operation 45 'read' 'tc_arr_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%no_p_arr_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %no_p_arr_0"   --->   Operation 46 'read' 'no_p_arr_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%no_p_arr_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %no_p_arr_1"   --->   Operation 47 'read' 'no_p_arr_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%no_q_arr_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %no_q_arr_0"   --->   Operation 48 'read' 'no_q_arr_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%no_q_arr_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %no_q_arr_1"   --->   Operation 49 'read' 'no_q_arr_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln70 = store i2 0, i2 %j" [../tutorial_example/source/hls.cpp:70]   --->   Operation 50 'store' 'store_ln70' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln62 = store i36 %frame_offset_cast, i36 %pix_07_idx" [../tutorial_example/source/hls.cpp:62]   --->   Operation 51 'store' 'store_ln62' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body" [../tutorial_example/source/hls.cpp:76]   --->   Operation 52 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%j_1 = load i2 %j" [../tutorial_example/source/hls.cpp:76]   --->   Operation 53 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.43ns)   --->   "%icmp_ln76 = icmp_eq  i2 %j_1, i2 2" [../tutorial_example/source/hls.cpp:76]   --->   Operation 54 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.43ns)   --->   "%add_ln76_1 = add i2 %j_1, i2 1" [../tutorial_example/source/hls.cpp:76]   --->   Operation 56 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.body.split, void %for.end105" [../tutorial_example/source/hls.cpp:76]   --->   Operation 57 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%pix_07_idx_load = load i36 %pix_07_idx" [../tutorial_example/source/hls.cpp:76]   --->   Operation 58 'load' 'pix_07_idx_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i36 %pix_07_idx_load" [../tutorial_example/source/hls.cpp:76]   --->   Operation 59 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../tutorial_example/source/hls.cpp:76]   --->   Operation 60 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.43ns)   --->   "%icmp_ln79 = icmp_eq  i2 %j_1, i2 1" [../tutorial_example/source/hls.cpp:79]   --->   Operation 61 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.22ns)   --->   "%select_ln79 = select i1 %icmp_ln79, i32 %tc_arr_1_read, i32 %tc_arr_0_read" [../tutorial_example/source/hls.cpp:79]   --->   Operation 62 'select' 'select_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tc = trunc i32 %select_ln79" [../tutorial_example/source/hls.cpp:79]   --->   Operation 63 'trunc' 'tc' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i32 %select_ln79" [../tutorial_example/source/hls.cpp:79]   --->   Operation 64 'trunc' 'trunc_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.78ns)   --->   "%icmp_ln80 = icmp_slt  i16 %tc, i16 1" [../tutorial_example/source/hls.cpp:80]   --->   Operation 65 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %VITIS_LOOP_87_2, void %cleanup" [../tutorial_example/source/hls.cpp:80]   --->   Operation 66 'br' 'br_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.30ns)   --->   "%select_ln84 = select i1 %icmp_ln79, i8 %no_p_arr_1_read, i8 %no_p_arr_0_read" [../tutorial_example/source/hls.cpp:84]   --->   Operation 67 'select' 'select_ln84' <Predicate = (!icmp_ln76 & !icmp_ln80)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.30ns)   --->   "%select_ln85 = select i1 %icmp_ln79, i8 %no_q_arr_1_read, i8 %no_q_arr_0_read" [../tutorial_example/source/hls.cpp:85]   --->   Operation 68 'select' 'select_ln85' <Predicate = (!icmp_ln76 & !icmp_ln80)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.78ns)   --->   "%sub38 = sub i16 0, i16 %tc" [../tutorial_example/source/hls.cpp:79]   --->   Operation 69 'sub' 'sub38' <Predicate = (!icmp_ln76 & !icmp_ln80)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [2/2] (0.70ns)   --->   "%call_ln62 = call void @hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2, i32 %ystride_read, i21 %trunc_ln76, i21 %mul13_cast, i8 %pix_base, i21 %trunc_ln62, i16 %sub38, i15 %trunc_ln79_1, i8 %select_ln84, i8 %select_ln85" [../tutorial_example/source/hls.cpp:62]   --->   Operation 70 'call' 'call_ln62' <Predicate = (!icmp_ln76 & !icmp_ln80)> <Delay = 0.70> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [../tutorial_example/source/hls.cpp:106]   --->   Operation 71 'ret' 'ret_ln106' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.69>
ST_3 : Operation 72 [1/2] (0.95ns)   --->   "%call_ln62 = call void @hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2, i32 %ystride_read, i21 %trunc_ln76, i21 %mul13_cast, i8 %pix_base, i21 %trunc_ln62, i16 %sub38, i15 %trunc_ln79_1, i8 %select_ln84, i8 %select_ln85" [../tutorial_example/source/hls.cpp:62]   --->   Operation 72 'call' 'call_ln62' <Predicate = (!icmp_ln80)> <Delay = 0.95> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.38>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%idx_ext3_pn = phi i34 %mul_cast, void %for.body.split, i34 %shl_ln, void %VITIS_LOOP_87_2" [../tutorial_example/source/hls.cpp:62]   --->   Operation 74 'phi' 'idx_ext3_pn' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%pix_07_idx_load_1 = load i36 %pix_07_idx" [../tutorial_example/source/hls.cpp:76]   --->   Operation 75 'load' 'pix_07_idx_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%sext_ln76 = sext i34 %idx_ext3_pn" [../tutorial_example/source/hls.cpp:76]   --->   Operation 76 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln76 = add i36 %sext_ln76, i36 %pix_07_idx_load_1" [../tutorial_example/source/hls.cpp:76]   --->   Operation 77 'add' 'add_ln76' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln70 = store i2 %add_ln76_1, i2 %j" [../tutorial_example/source/hls.cpp:70]   --->   Operation 78 'store' 'store_ln70' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln76 = store i36 %add_ln76, i36 %pix_07_idx" [../tutorial_example/source/hls.cpp:76]   --->   Operation 79 'store' 'store_ln76' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body" [../tutorial_example/source/hls.cpp:76]   --->   Operation 80 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ ap_core]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_part]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_parent]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pix_base]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ frame_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xstride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ystride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tc_arr_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tc_arr_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ no_p_arr_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ no_p_arr_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ no_q_arr_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ no_q_arr_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pix_07_idx            (alloca           ) [ 0111]
j                     (alloca           ) [ 0111]
ystride_read          (read             ) [ 0011]
xstride_read          (read             ) [ 0000]
frame_offset_read     (read             ) [ 0000]
trunc_ln62            (trunc            ) [ 0011]
spectopmodule_ln62    (spectopmodule    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
frame_offset_cast     (sext             ) [ 0000]
empty                 (shl              ) [ 0000]
mul_cast              (sext             ) [ 0011]
empty_15              (trunc            ) [ 0000]
p_shl                 (bitconcatenate   ) [ 0000]
mul13_cast            (sub              ) [ 0011]
shl_ln                (bitconcatenate   ) [ 0011]
tc_arr_0_read         (read             ) [ 0011]
tc_arr_1_read         (read             ) [ 0011]
no_p_arr_0_read       (read             ) [ 0011]
no_p_arr_1_read       (read             ) [ 0011]
no_q_arr_0_read       (read             ) [ 0011]
no_q_arr_1_read       (read             ) [ 0011]
store_ln70            (store            ) [ 0000]
store_ln62            (store            ) [ 0000]
br_ln76               (br               ) [ 0000]
j_1                   (load             ) [ 0000]
icmp_ln76             (icmp             ) [ 0011]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
add_ln76_1            (add              ) [ 0001]
br_ln76               (br               ) [ 0000]
pix_07_idx_load       (load             ) [ 0000]
trunc_ln76            (trunc            ) [ 0001]
specloopname_ln76     (specloopname     ) [ 0000]
icmp_ln79             (icmp             ) [ 0000]
select_ln79           (select           ) [ 0000]
tc                    (trunc            ) [ 0000]
trunc_ln79_1          (trunc            ) [ 0001]
icmp_ln80             (icmp             ) [ 0011]
br_ln80               (br               ) [ 0011]
select_ln84           (select           ) [ 0001]
select_ln85           (select           ) [ 0001]
sub38                 (sub              ) [ 0001]
ret_ln106             (ret              ) [ 0000]
call_ln62             (call             ) [ 0000]
br_ln0                (br               ) [ 0000]
idx_ext3_pn           (phi              ) [ 0001]
pix_07_idx_load_1     (load             ) [ 0000]
sext_ln76             (sext             ) [ 0000]
add_ln76              (add              ) [ 0000]
store_ln70            (store            ) [ 0000]
store_ln76            (store            ) [ 0000]
br_ln76               (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ap_core">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_core"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ap_part">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_part"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ap_parent">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_parent"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pix_base">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_base"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xstride">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xstride"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ystride">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ystride"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tc_arr_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tc_arr_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tc_arr_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tc_arr_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="no_p_arr_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="no_p_arr_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="no_p_arr_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="no_p_arr_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="no_q_arr_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="no_q_arr_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="no_q_arr_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="no_q_arr_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i20.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="pix_07_idx_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_07_idx/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ystride_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ystride_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="xstride_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xstride_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="frame_offset_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_offset_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tc_arr_0_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tc_arr_0_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tc_arr_1_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tc_arr_1_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="no_p_arr_0_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="no_p_arr_0_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="no_p_arr_1_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="no_p_arr_1_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="no_q_arr_0_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="no_q_arr_0_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="no_q_arr_1_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="no_q_arr_1_read/1 "/>
</bind>
</comp>

<comp id="144" class="1005" name="idx_ext3_pn_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="34" slack="2147483647"/>
<pin id="146" dir="1" index="1" bw="34" slack="2147483647"/>
</pin_list>
<bind>
<opset="idx_ext3_pn (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="idx_ext3_pn_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="2"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="34" slack="2"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_ext3_pn/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="0" index="2" bw="21" slack="0"/>
<pin id="157" dir="0" index="3" bw="21" slack="1"/>
<pin id="158" dir="0" index="4" bw="8" slack="0"/>
<pin id="159" dir="0" index="5" bw="21" slack="1"/>
<pin id="160" dir="0" index="6" bw="16" slack="0"/>
<pin id="161" dir="0" index="7" bw="15" slack="0"/>
<pin id="162" dir="0" index="8" bw="8" slack="0"/>
<pin id="163" dir="0" index="9" bw="8" slack="0"/>
<pin id="164" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="36" slack="1"/>
<pin id="169" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_07_idx_load/2 pix_07_idx_load_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln62_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="frame_offset_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="frame_offset_cast/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mul_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_cast/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="empty_15_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_15/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_shl_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="21" slack="0"/>
<pin id="194" dir="0" index="1" bw="20" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mul13_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="21" slack="0"/>
<pin id="203" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul13_cast/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="shl_ln_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="34" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln70_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="2" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln62_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="36" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="j_1_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="1"/>
<pin id="226" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln76_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="0" index="1" bw="2" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln76_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln76_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="36" slack="0"/>
<pin id="241" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln79_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln79_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="0" index="2" bw="32" slack="1"/>
<pin id="254" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tc_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tc/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln79_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln80_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln84_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="1"/>
<pin id="274" dir="0" index="2" bw="8" slack="1"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln85_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="1"/>
<pin id="281" dir="0" index="2" bw="8" slack="1"/>
<pin id="282" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sub38_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub38/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln76_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="34" slack="0"/>
<pin id="294" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln76_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="34" slack="0"/>
<pin id="298" dir="0" index="1" bw="36" slack="0"/>
<pin id="299" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln70_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="1"/>
<pin id="304" dir="0" index="1" bw="2" slack="2"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln76_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="36" slack="0"/>
<pin id="308" dir="0" index="1" bw="36" slack="2"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 "/>
</bind>
</comp>

<comp id="311" class="1005" name="pix_07_idx_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="36" slack="0"/>
<pin id="313" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opset="pix_07_idx "/>
</bind>
</comp>

<comp id="318" class="1005" name="j_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="325" class="1005" name="ystride_read_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ystride_read "/>
</bind>
</comp>

<comp id="330" class="1005" name="trunc_ln62_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="21" slack="1"/>
<pin id="332" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln62 "/>
</bind>
</comp>

<comp id="335" class="1005" name="mul_cast_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="34" slack="2"/>
<pin id="337" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="mul_cast "/>
</bind>
</comp>

<comp id="340" class="1005" name="mul13_cast_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="21" slack="1"/>
<pin id="342" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul13_cast "/>
</bind>
</comp>

<comp id="345" class="1005" name="shl_ln_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="34" slack="2"/>
<pin id="347" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="350" class="1005" name="tc_arr_0_read_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tc_arr_0_read "/>
</bind>
</comp>

<comp id="355" class="1005" name="tc_arr_1_read_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tc_arr_1_read "/>
</bind>
</comp>

<comp id="360" class="1005" name="no_p_arr_0_read_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="1"/>
<pin id="362" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="no_p_arr_0_read "/>
</bind>
</comp>

<comp id="365" class="1005" name="no_p_arr_1_read_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="1"/>
<pin id="367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="no_p_arr_1_read "/>
</bind>
</comp>

<comp id="370" class="1005" name="no_q_arr_0_read_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="no_q_arr_0_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="no_q_arr_1_read_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="no_q_arr_1_read "/>
</bind>
</comp>

<comp id="383" class="1005" name="add_ln76_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="1"/>
<pin id="385" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76_1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="trunc_ln76_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="21" slack="1"/>
<pin id="390" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76 "/>
</bind>
</comp>

<comp id="393" class="1005" name="trunc_ln79_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="15" slack="1"/>
<pin id="395" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln79_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="icmp_ln80_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="402" class="1005" name="select_ln84_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln84 "/>
</bind>
</comp>

<comp id="407" class="1005" name="select_ln85_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="1"/>
<pin id="409" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85 "/>
</bind>
</comp>

<comp id="412" class="1005" name="sub38_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="1"/>
<pin id="414" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub38 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="60" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="62" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="62" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="165"><net_src comp="80" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="173"><net_src comp="96" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="102" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="90" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="96" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="50" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="192" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="90" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="58" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="174" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="64" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="224" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="167" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="248"><net_src comp="224" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="250" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="250" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="153" pin=7"/></net>

<net id="269"><net_src comp="256" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="76" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="244" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="271" pin="3"/><net_sink comp="153" pin=8"/></net>

<net id="283"><net_src comp="244" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="278" pin="3"/><net_sink comp="153" pin=9"/></net>

<net id="289"><net_src comp="78" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="256" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="2"/><net_sink comp="153" pin=6"/></net>

<net id="295"><net_src comp="147" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="167" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="310"><net_src comp="296" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="82" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="321"><net_src comp="86" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="328"><net_src comp="90" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="333"><net_src comp="170" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="153" pin=5"/></net>

<net id="338"><net_src comp="184" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="343"><net_src comp="200" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="153" pin=3"/></net>

<net id="348"><net_src comp="206" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="353"><net_src comp="108" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="358"><net_src comp="114" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="363"><net_src comp="120" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="368"><net_src comp="126" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="373"><net_src comp="132" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="378"><net_src comp="138" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="386"><net_src comp="233" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="391"><net_src comp="239" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="396"><net_src comp="260" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="153" pin=7"/></net>

<net id="401"><net_src comp="265" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="271" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="153" pin=8"/></net>

<net id="410"><net_src comp="278" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="153" pin=9"/></net>

<net id="415"><net_src comp="285" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="153" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pix_base | {2 3 }
 - Input state : 
	Port: hevc_loop_filter_chroma_8bit_hls : pix_base | {2 3 }
	Port: hevc_loop_filter_chroma_8bit_hls : frame_offset | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls : xstride | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls : ystride | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls : tc_arr_0 | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls : tc_arr_1 | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls : no_p_arr_0 | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls : no_p_arr_1 | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls : no_q_arr_0 | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls : no_q_arr_1 | {1 }
  - Chain level:
	State 1
		p_shl : 1
		mul13_cast : 2
		store_ln70 : 1
		store_ln62 : 1
	State 2
		icmp_ln76 : 1
		add_ln76_1 : 1
		br_ln76 : 2
		trunc_ln76 : 1
		icmp_ln79 : 1
		select_ln79 : 2
		tc : 3
		trunc_ln79_1 : 3
		icmp_ln80 : 4
		br_ln80 : 5
		select_ln84 : 2
		select_ln85 : 2
		sub38 : 4
		call_ln62 : 5
	State 3
		idx_ext3_pn : 1
		sext_ln76 : 2
		add_ln76 : 3
		store_ln76 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|
| Operation|                            Functional Unit                           |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2_fu_153 | 1.67943 |   348   |   550   |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|    add   |                           add_ln76_1_fu_233                          |    0    |    0    |    9    |
|          |                            add_ln76_fu_296                           |    0    |    0    |    43   |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|    sub   |                           mul13_cast_fu_200                          |    0    |    0    |    28   |
|          |                             sub38_fu_285                             |    0    |    0    |    23   |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|          |                          select_ln79_fu_250                          |    0    |    0    |    32   |
|  select  |                          select_ln84_fu_271                          |    0    |    0    |    8    |
|          |                          select_ln85_fu_278                          |    0    |    0    |    8    |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|          |                           icmp_ln76_fu_227                           |    0    |    0    |    9    |
|   icmp   |                           icmp_ln79_fu_244                           |    0    |    0    |    9    |
|          |                           icmp_ln80_fu_265                           |    0    |    0    |    23   |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|          |                        ystride_read_read_fu_90                       |    0    |    0    |    0    |
|          |                        xstride_read_read_fu_96                       |    0    |    0    |    0    |
|          |                     frame_offset_read_read_fu_102                    |    0    |    0    |    0    |
|          |                       tc_arr_0_read_read_fu_108                      |    0    |    0    |    0    |
|   read   |                       tc_arr_1_read_read_fu_114                      |    0    |    0    |    0    |
|          |                      no_p_arr_0_read_read_fu_120                     |    0    |    0    |    0    |
|          |                      no_p_arr_1_read_read_fu_126                     |    0    |    0    |    0    |
|          |                      no_q_arr_0_read_read_fu_132                     |    0    |    0    |    0    |
|          |                      no_q_arr_1_read_read_fu_138                     |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|          |                           trunc_ln62_fu_170                          |    0    |    0    |    0    |
|          |                            empty_15_fu_188                           |    0    |    0    |    0    |
|   trunc  |                           trunc_ln76_fu_239                          |    0    |    0    |    0    |
|          |                               tc_fu_256                              |    0    |    0    |    0    |
|          |                          trunc_ln79_1_fu_260                         |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|          |                       frame_offset_cast_fu_174                       |    0    |    0    |    0    |
|   sext   |                            mul_cast_fu_184                           |    0    |    0    |    0    |
|          |                           sext_ln76_fu_292                           |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|    shl   |                             empty_fu_178                             |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                             p_shl_fu_192                             |    0    |    0    |    0    |
|          |                             shl_ln_fu_206                            |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                      | 1.67943 |   348   |   742   |
|----------|----------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln76_1_reg_383  |    2   |
|   icmp_ln80_reg_398   |    1   |
|  idx_ext3_pn_reg_144  |   34   |
|       j_reg_318       |    2   |
|   mul13_cast_reg_340  |   21   |
|    mul_cast_reg_335   |   34   |
|no_p_arr_0_read_reg_360|    8   |
|no_p_arr_1_read_reg_365|    8   |
|no_q_arr_0_read_reg_370|    8   |
|no_q_arr_1_read_reg_375|    8   |
|   pix_07_idx_reg_311  |   36   |
|  select_ln84_reg_402  |    8   |
|  select_ln85_reg_407  |    8   |
|     shl_ln_reg_345    |   34   |
|     sub38_reg_412     |   16   |
| tc_arr_0_read_reg_350 |   32   |
| tc_arr_1_read_reg_355 |   32   |
|   trunc_ln62_reg_330  |   21   |
|   trunc_ln76_reg_388  |   21   |
|  trunc_ln79_1_reg_393 |   15   |
|  ystride_read_reg_325 |   32   |
+-----------------------+--------+
|         Total         |   381  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                 Comp                                 |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2_fu_153 |  p2  |   2  |  21  |   42   ||    0    ||    9    |
| grp_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2_fu_153 |  p6  |   2  |  16  |   32   ||    0    ||    9    |
| grp_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2_fu_153 |  p7  |   2  |  15  |   30   ||    0    ||    9    |
| grp_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2_fu_153 |  p8  |   2  |   8  |   16   ||    0    ||    9    |
| grp_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2_fu_153 |  p9  |   2  |   8  |   16   ||    0    ||    9    |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                 Total                                |      |      |      |   136  ||  1.935  ||    0    ||    45   |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   348  |   742  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   45   |
|  Register |    -   |   381  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   729  |   787  |
+-----------+--------+--------+--------+
