
VL53L1X_SUMO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3b4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  0800a554  0800a554  0001a554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a630  0800a630  0001a630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a638  0800a638  0001a638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a63c  0800a63c  0001a63c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000a4  20000000  0800a640  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001348  200000a8  0800a6e4  000200a8  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  200013f0  0800a6e4  000213f0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003228a  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003854  00000000  00000000  0005235e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000017e0  00000000  00000000  00055bb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001668  00000000  00000000  00057398  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000bad4  00000000  00000000  00058a00  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000a6a6  00000000  00000000  000644d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0006eb7a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00006a54  00000000  00000000  0006ebf8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a8 	.word	0x200000a8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a53c 	.word	0x0800a53c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000ac 	.word	0x200000ac
 80001dc:	0800a53c 	.word	0x0800a53c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b97a 	b.w	800059c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	468c      	mov	ip, r1
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	9e08      	ldr	r6, [sp, #32]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d151      	bne.n	8000374 <__udivmoddi4+0xb4>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d96d      	bls.n	80003b2 <__udivmoddi4+0xf2>
 80002d6:	fab2 fe82 	clz	lr, r2
 80002da:	f1be 0f00 	cmp.w	lr, #0
 80002de:	d00b      	beq.n	80002f8 <__udivmoddi4+0x38>
 80002e0:	f1ce 0c20 	rsb	ip, lr, #32
 80002e4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002ec:	fa02 f70e 	lsl.w	r7, r2, lr
 80002f0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002f4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002f8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002fc:	0c25      	lsrs	r5, r4, #16
 80002fe:	fbbc f8fa 	udiv	r8, ip, sl
 8000302:	fa1f f987 	uxth.w	r9, r7
 8000306:	fb0a cc18 	mls	ip, sl, r8, ip
 800030a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800030e:	fb08 f309 	mul.w	r3, r8, r9
 8000312:	42ab      	cmp	r3, r5
 8000314:	d90a      	bls.n	800032c <__udivmoddi4+0x6c>
 8000316:	19ed      	adds	r5, r5, r7
 8000318:	f108 32ff 	add.w	r2, r8, #4294967295
 800031c:	f080 8123 	bcs.w	8000566 <__udivmoddi4+0x2a6>
 8000320:	42ab      	cmp	r3, r5
 8000322:	f240 8120 	bls.w	8000566 <__udivmoddi4+0x2a6>
 8000326:	f1a8 0802 	sub.w	r8, r8, #2
 800032a:	443d      	add	r5, r7
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb5 f0fa 	udiv	r0, r5, sl
 8000334:	fb0a 5510 	mls	r5, sl, r0, r5
 8000338:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800033c:	fb00 f909 	mul.w	r9, r0, r9
 8000340:	45a1      	cmp	r9, r4
 8000342:	d909      	bls.n	8000358 <__udivmoddi4+0x98>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	f080 810a 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800034e:	45a1      	cmp	r9, r4
 8000350:	f240 8107 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000354:	3802      	subs	r0, #2
 8000356:	443c      	add	r4, r7
 8000358:	eba4 0409 	sub.w	r4, r4, r9
 800035c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000360:	2100      	movs	r1, #0
 8000362:	2e00      	cmp	r6, #0
 8000364:	d061      	beq.n	800042a <__udivmoddi4+0x16a>
 8000366:	fa24 f40e 	lsr.w	r4, r4, lr
 800036a:	2300      	movs	r3, #0
 800036c:	6034      	str	r4, [r6, #0]
 800036e:	6073      	str	r3, [r6, #4]
 8000370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000374:	428b      	cmp	r3, r1
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0xc8>
 8000378:	2e00      	cmp	r6, #0
 800037a:	d054      	beq.n	8000426 <__udivmoddi4+0x166>
 800037c:	2100      	movs	r1, #0
 800037e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000382:	4608      	mov	r0, r1
 8000384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000388:	fab3 f183 	clz	r1, r3
 800038c:	2900      	cmp	r1, #0
 800038e:	f040 808e 	bne.w	80004ae <__udivmoddi4+0x1ee>
 8000392:	42ab      	cmp	r3, r5
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xdc>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 80fa 	bhi.w	8000590 <__udivmoddi4+0x2d0>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb65 0503 	sbc.w	r5, r5, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	46ac      	mov	ip, r5
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d03f      	beq.n	800042a <__udivmoddi4+0x16a>
 80003aa:	e886 1010 	stmia.w	r6, {r4, ip}
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	b912      	cbnz	r2, 80003ba <__udivmoddi4+0xfa>
 80003b4:	2701      	movs	r7, #1
 80003b6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003ba:	fab7 fe87 	clz	lr, r7
 80003be:	f1be 0f00 	cmp.w	lr, #0
 80003c2:	d134      	bne.n	800042e <__udivmoddi4+0x16e>
 80003c4:	1beb      	subs	r3, r5, r7
 80003c6:	0c3a      	lsrs	r2, r7, #16
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb3 f8f2 	udiv	r8, r3, r2
 80003d2:	0c25      	lsrs	r5, r4, #16
 80003d4:	fb02 3318 	mls	r3, r2, r8, r3
 80003d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003dc:	fb0c f308 	mul.w	r3, ip, r8
 80003e0:	42ab      	cmp	r3, r5
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x134>
 80003e4:	19ed      	adds	r5, r5, r7
 80003e6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x132>
 80003ec:	42ab      	cmp	r3, r5
 80003ee:	f200 80d1 	bhi.w	8000594 <__udivmoddi4+0x2d4>
 80003f2:	4680      	mov	r8, r0
 80003f4:	1aed      	subs	r5, r5, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003fc:	fb02 5510 	mls	r5, r2, r0, r5
 8000400:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000404:	fb0c fc00 	mul.w	ip, ip, r0
 8000408:	45a4      	cmp	ip, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x15c>
 800040c:	19e4      	adds	r4, r4, r7
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x15a>
 8000414:	45a4      	cmp	ip, r4
 8000416:	f200 80b8 	bhi.w	800058a <__udivmoddi4+0x2ca>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 040c 	sub.w	r4, r4, ip
 8000420:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000424:	e79d      	b.n	8000362 <__udivmoddi4+0xa2>
 8000426:	4631      	mov	r1, r6
 8000428:	4630      	mov	r0, r6
 800042a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042e:	f1ce 0420 	rsb	r4, lr, #32
 8000432:	fa05 f30e 	lsl.w	r3, r5, lr
 8000436:	fa07 f70e 	lsl.w	r7, r7, lr
 800043a:	fa20 f804 	lsr.w	r8, r0, r4
 800043e:	0c3a      	lsrs	r2, r7, #16
 8000440:	fa25 f404 	lsr.w	r4, r5, r4
 8000444:	ea48 0803 	orr.w	r8, r8, r3
 8000448:	fbb4 f1f2 	udiv	r1, r4, r2
 800044c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000450:	fb02 4411 	mls	r4, r2, r1, r4
 8000454:	fa1f fc87 	uxth.w	ip, r7
 8000458:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800045c:	fb01 f30c 	mul.w	r3, r1, ip
 8000460:	42ab      	cmp	r3, r5
 8000462:	fa00 f40e 	lsl.w	r4, r0, lr
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x1bc>
 8000468:	19ed      	adds	r5, r5, r7
 800046a:	f101 30ff 	add.w	r0, r1, #4294967295
 800046e:	f080 808a 	bcs.w	8000586 <__udivmoddi4+0x2c6>
 8000472:	42ab      	cmp	r3, r5
 8000474:	f240 8087 	bls.w	8000586 <__udivmoddi4+0x2c6>
 8000478:	3902      	subs	r1, #2
 800047a:	443d      	add	r5, r7
 800047c:	1aeb      	subs	r3, r5, r3
 800047e:	fa1f f588 	uxth.w	r5, r8
 8000482:	fbb3 f0f2 	udiv	r0, r3, r2
 8000486:	fb02 3310 	mls	r3, r2, r0, r3
 800048a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800048e:	fb00 f30c 	mul.w	r3, r0, ip
 8000492:	42ab      	cmp	r3, r5
 8000494:	d907      	bls.n	80004a6 <__udivmoddi4+0x1e6>
 8000496:	19ed      	adds	r5, r5, r7
 8000498:	f100 38ff 	add.w	r8, r0, #4294967295
 800049c:	d26f      	bcs.n	800057e <__udivmoddi4+0x2be>
 800049e:	42ab      	cmp	r3, r5
 80004a0:	d96d      	bls.n	800057e <__udivmoddi4+0x2be>
 80004a2:	3802      	subs	r0, #2
 80004a4:	443d      	add	r5, r7
 80004a6:	1aeb      	subs	r3, r5, r3
 80004a8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004ac:	e78f      	b.n	80003ce <__udivmoddi4+0x10e>
 80004ae:	f1c1 0720 	rsb	r7, r1, #32
 80004b2:	fa22 f807 	lsr.w	r8, r2, r7
 80004b6:	408b      	lsls	r3, r1
 80004b8:	fa05 f401 	lsl.w	r4, r5, r1
 80004bc:	ea48 0303 	orr.w	r3, r8, r3
 80004c0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004c4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004c8:	40fd      	lsrs	r5, r7
 80004ca:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ce:	fbb5 f9fc 	udiv	r9, r5, ip
 80004d2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004d6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004da:	fa1f f883 	uxth.w	r8, r3
 80004de:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004e2:	fb09 f408 	mul.w	r4, r9, r8
 80004e6:	42ac      	cmp	r4, r5
 80004e8:	fa02 f201 	lsl.w	r2, r2, r1
 80004ec:	fa00 fa01 	lsl.w	sl, r0, r1
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x244>
 80004f2:	18ed      	adds	r5, r5, r3
 80004f4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f8:	d243      	bcs.n	8000582 <__udivmoddi4+0x2c2>
 80004fa:	42ac      	cmp	r4, r5
 80004fc:	d941      	bls.n	8000582 <__udivmoddi4+0x2c2>
 80004fe:	f1a9 0902 	sub.w	r9, r9, #2
 8000502:	441d      	add	r5, r3
 8000504:	1b2d      	subs	r5, r5, r4
 8000506:	fa1f fe8e 	uxth.w	lr, lr
 800050a:	fbb5 f0fc 	udiv	r0, r5, ip
 800050e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000512:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000516:	fb00 f808 	mul.w	r8, r0, r8
 800051a:	45a0      	cmp	r8, r4
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x26e>
 800051e:	18e4      	adds	r4, r4, r3
 8000520:	f100 35ff 	add.w	r5, r0, #4294967295
 8000524:	d229      	bcs.n	800057a <__udivmoddi4+0x2ba>
 8000526:	45a0      	cmp	r8, r4
 8000528:	d927      	bls.n	800057a <__udivmoddi4+0x2ba>
 800052a:	3802      	subs	r0, #2
 800052c:	441c      	add	r4, r3
 800052e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000532:	eba4 0408 	sub.w	r4, r4, r8
 8000536:	fba0 8902 	umull	r8, r9, r0, r2
 800053a:	454c      	cmp	r4, r9
 800053c:	46c6      	mov	lr, r8
 800053e:	464d      	mov	r5, r9
 8000540:	d315      	bcc.n	800056e <__udivmoddi4+0x2ae>
 8000542:	d012      	beq.n	800056a <__udivmoddi4+0x2aa>
 8000544:	b156      	cbz	r6, 800055c <__udivmoddi4+0x29c>
 8000546:	ebba 030e 	subs.w	r3, sl, lr
 800054a:	eb64 0405 	sbc.w	r4, r4, r5
 800054e:	fa04 f707 	lsl.w	r7, r4, r7
 8000552:	40cb      	lsrs	r3, r1
 8000554:	431f      	orrs	r7, r3
 8000556:	40cc      	lsrs	r4, r1
 8000558:	6037      	str	r7, [r6, #0]
 800055a:	6074      	str	r4, [r6, #4]
 800055c:	2100      	movs	r1, #0
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	4618      	mov	r0, r3
 8000564:	e6f8      	b.n	8000358 <__udivmoddi4+0x98>
 8000566:	4690      	mov	r8, r2
 8000568:	e6e0      	b.n	800032c <__udivmoddi4+0x6c>
 800056a:	45c2      	cmp	sl, r8
 800056c:	d2ea      	bcs.n	8000544 <__udivmoddi4+0x284>
 800056e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000572:	eb69 0503 	sbc.w	r5, r9, r3
 8000576:	3801      	subs	r0, #1
 8000578:	e7e4      	b.n	8000544 <__udivmoddi4+0x284>
 800057a:	4628      	mov	r0, r5
 800057c:	e7d7      	b.n	800052e <__udivmoddi4+0x26e>
 800057e:	4640      	mov	r0, r8
 8000580:	e791      	b.n	80004a6 <__udivmoddi4+0x1e6>
 8000582:	4681      	mov	r9, r0
 8000584:	e7be      	b.n	8000504 <__udivmoddi4+0x244>
 8000586:	4601      	mov	r1, r0
 8000588:	e778      	b.n	800047c <__udivmoddi4+0x1bc>
 800058a:	3802      	subs	r0, #2
 800058c:	443c      	add	r4, r7
 800058e:	e745      	b.n	800041c <__udivmoddi4+0x15c>
 8000590:	4608      	mov	r0, r1
 8000592:	e708      	b.n	80003a6 <__udivmoddi4+0xe6>
 8000594:	f1a8 0802 	sub.w	r8, r8, #2
 8000598:	443d      	add	r5, r7
 800059a:	e72b      	b.n	80003f4 <__udivmoddi4+0x134>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <CheckValidRectRoi>:
 *   0------------------------- >15
 *   check Rectangle definition conforms to the (0,15,15) coordinate system
 *   with a minimum of 4x4 size
 */
static VL53L1_Error CheckValidRectRoi(VL53L1_UserRoi_t ROI)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b085      	sub	sp, #20
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80005a8:	2300      	movs	r3, #0
 80005aa:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* Negative check are not necessary because value is unsigned */
	if ((ROI.TopLeftX > 15) || (ROI.TopLeftY > 15) ||
 80005ac:	793b      	ldrb	r3, [r7, #4]
 80005ae:	2b0f      	cmp	r3, #15
 80005b0:	d808      	bhi.n	80005c4 <CheckValidRectRoi+0x24>
 80005b2:	797b      	ldrb	r3, [r7, #5]
 80005b4:	2b0f      	cmp	r3, #15
 80005b6:	d805      	bhi.n	80005c4 <CheckValidRectRoi+0x24>
		(ROI.BotRightX > 15) || (ROI.BotRightY > 15))
 80005b8:	79bb      	ldrb	r3, [r7, #6]
	if ((ROI.TopLeftX > 15) || (ROI.TopLeftY > 15) ||
 80005ba:	2b0f      	cmp	r3, #15
 80005bc:	d802      	bhi.n	80005c4 <CheckValidRectRoi+0x24>
		(ROI.BotRightX > 15) || (ROI.BotRightY > 15))
 80005be:	79fb      	ldrb	r3, [r7, #7]
 80005c0:	2b0f      	cmp	r3, #15
 80005c2:	d901      	bls.n	80005c8 <CheckValidRectRoi+0x28>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 80005c4:	23fc      	movs	r3, #252	; 0xfc
 80005c6:	73fb      	strb	r3, [r7, #15]

	if ((ROI.TopLeftX > ROI.BotRightX) || (ROI.TopLeftY < ROI.BotRightY))
 80005c8:	793a      	ldrb	r2, [r7, #4]
 80005ca:	79bb      	ldrb	r3, [r7, #6]
 80005cc:	429a      	cmp	r2, r3
 80005ce:	d803      	bhi.n	80005d8 <CheckValidRectRoi+0x38>
 80005d0:	797a      	ldrb	r2, [r7, #5]
 80005d2:	79fb      	ldrb	r3, [r7, #7]
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d201      	bcs.n	80005dc <CheckValidRectRoi+0x3c>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 80005d8:	23fc      	movs	r3, #252	; 0xfc
 80005da:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80005dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	3714      	adds	r7, #20
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr

080005ec <VL53L1_SetDeviceAddress>:

/* End Group PAL General Functions */

/* Group PAL Init Functions */
VL53L1_Error VL53L1_SetDeviceAddress(VL53L1_DEV Dev, uint8_t DeviceAddress)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	460b      	mov	r3, r1
 80005f6:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80005f8:	2300      	movs	r3, #0
 80005fa:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_WrByte(Dev, VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
 80005fc:	78fb      	ldrb	r3, [r7, #3]
 80005fe:	085b      	lsrs	r3, r3, #1
 8000600:	b2db      	uxtb	r3, r3
 8000602:	461a      	mov	r2, r3
 8000604:	2101      	movs	r1, #1
 8000606:	6878      	ldr	r0, [r7, #4]
 8000608:	f005 f984 	bl	8005914 <VL53L1_WrByte>
 800060c:	4603      	mov	r3, r0
 800060e:	73fb      	strb	r3, [r7, #15]
			DeviceAddress / 2);

	LOG_FUNCTION_END(Status);
	return Status;
 8000610:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000614:	4618      	mov	r0, r3
 8000616:	3710      	adds	r7, #16
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}

0800061c <VL53L1_DataInit>:

VL53L1_Error VL53L1_DataInit(VL53L1_DEV Dev)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000624:	2300      	movs	r3, #0
 8000626:	73fb      	strb	r3, [r7, #15]
		Status = VL53L1_WrByte(Dev, VL53L1_PAD_I2C_HV__EXTSUP_CONFIG,
				i);
	}
#endif

	if (Status == VL53L1_ERROR_NONE)
 8000628:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d105      	bne.n	800063c <VL53L1_DataInit+0x20>
		Status = VL53L1_data_init(Dev, 1);
 8000630:	2101      	movs	r1, #1
 8000632:	6878      	ldr	r0, [r7, #4]
 8000634:	f000 ff6a 	bl	800150c <VL53L1_data_init>
 8000638:	4603      	mov	r3, r0
 800063a:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L1_ERROR_NONE) {
 800063c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d107      	bne.n	8000654 <VL53L1_DataInit+0x38>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	2201      	movs	r2, #1
 8000648:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2208      	movs	r2, #8
 8000650:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
				VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	}

	/* Enable all check */
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8000654:	2300      	movs	r3, #0
 8000656:	73bb      	strb	r3, [r7, #14]
 8000658:	e012      	b.n	8000680 <VL53L1_DataInit+0x64>
		if (Status == VL53L1_ERROR_NONE)
 800065a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800065e:	2b00      	cmp	r3, #0
 8000660:	d112      	bne.n	8000688 <VL53L1_DataInit+0x6c>
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 8000662:	7bbb      	ldrb	r3, [r7, #14]
 8000664:	b29b      	uxth	r3, r3
 8000666:	2201      	movs	r2, #1
 8000668:	4619      	mov	r1, r3
 800066a:	6878      	ldr	r0, [r7, #4]
 800066c:	f000 fb23 	bl	8000cb6 <VL53L1_SetLimitCheckEnable>
 8000670:	4603      	mov	r3, r0
 8000672:	461a      	mov	r2, r3
 8000674:	7bfb      	ldrb	r3, [r7, #15]
 8000676:	4313      	orrs	r3, r2
 8000678:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800067a:	7bbb      	ldrb	r3, [r7, #14]
 800067c:	3301      	adds	r3, #1
 800067e:	73bb      	strb	r3, [r7, #14]
 8000680:	7bbb      	ldrb	r3, [r7, #14]
 8000682:	2b01      	cmp	r3, #1
 8000684:	d9e9      	bls.n	800065a <VL53L1_DataInit+0x3e>
 8000686:	e000      	b.n	800068a <VL53L1_DataInit+0x6e>
		else
			break;
 8000688:	bf00      	nop

	}

	/* Limit default values */
	if (Status == VL53L1_ERROR_NONE) {
 800068a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d107      	bne.n	80006a2 <VL53L1_DataInit+0x86>
		Status = VL53L1_SetLimitCheckValue(Dev,
 8000692:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8000696:	2100      	movs	r1, #0
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f000 fb6d 	bl	8000d78 <VL53L1_SetLimitCheckValue>
 800069e:	4603      	mov	r3, r0
 80006a0:	73fb      	strb	r3, [r7, #15]
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L1_ERROR_NONE) {
 80006a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d107      	bne.n	80006ba <VL53L1_DataInit+0x9e>
		Status = VL53L1_SetLimitCheckValue(Dev,
 80006aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006ae:	2101      	movs	r1, #1
 80006b0:	6878      	ldr	r0, [r7, #4]
 80006b2:	f000 fb61 	bl	8000d78 <VL53L1_SetLimitCheckValue>
 80006b6:	4603      	mov	r3, r0
 80006b8:	73fb      	strb	r3, [r7, #15]
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80006ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80006be:	4618      	mov	r0, r3
 80006c0:	3710      	adds	r7, #16
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}

080006c6 <VL53L1_StaticInit>:


VL53L1_Error VL53L1_StaticInit(VL53L1_DEV Dev)
{
 80006c6:	b580      	push	{r7, lr}
 80006c8:	b084      	sub	sp, #16
 80006ca:	af00      	add	r7, sp, #0
 80006cc:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80006ce:	2300      	movs	r3, #0
 80006d0:	73fb      	strb	r3, [r7, #15]
	uint8_t  measurement_mode;

	LOG_FUNCTION_START("");

	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	2203      	movs	r2, #3
 80006d6:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 80006da:	2320      	movs	r3, #32
 80006dc:	73bb      	strb	r3, [r7, #14]
	VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	7bba      	ldrb	r2, [r7, #14]
 80006e2:	709a      	strb	r2, [r3, #2]

	VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2203      	movs	r2, #3
 80006e8:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
			VL53L1_DISTANCEMODE_LONG);

	VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2203      	movs	r2, #3
 80006f0:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
			VL53L1_DISTANCEMODE_LONG);

	VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	2203      	movs	r2, #3
 80006f8:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
			VL53L1_DISTANCEMODE_LONG);

	/* ticket 472728 fix */
	Status = VL53L1_SetPresetMode(Dev,
 80006fc:	2108      	movs	r1, #8
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	f000 f8ed 	bl	80008de <VL53L1_SetPresetMode>
 8000704:	4603      	mov	r3, r0
 8000706:	73fb      	strb	r3, [r7, #15]
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	/* end of ticket 472728 fix */
	LOG_FUNCTION_END(Status);
	return Status;
 8000708:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800070c:	4618      	mov	r0, r3
 800070e:	3710      	adds	r7, #16
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <VL53L1_WaitDeviceBooted>:

VL53L1_Error VL53L1_WaitDeviceBooted(VL53L1_DEV Dev)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800071c:	2300      	movs	r3, #0
 800071e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_poll_for_boot_completion(Dev,
 8000720:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000724:	6878      	ldr	r0, [r7, #4]
 8000726:	f005 f819 	bl	800575c <VL53L1_poll_for_boot_completion>
 800072a:	4603      	mov	r3, r0
 800072c:	73fb      	strb	r3, [r7, #15]
			VL53L1_BOOT_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800072e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000732:	4618      	mov	r0, r3
 8000734:	3710      	adds	r7, #16
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
	...

0800073c <ComputeDevicePresetMode>:
/* Group PAL Parameters Functions */
static VL53L1_Error ComputeDevicePresetMode(
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		VL53L1_DevicePresetModes *pDevicePresetMode)
{
 800073c:	b480      	push	{r7}
 800073e:	b087      	sub	sp, #28
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	603a      	str	r2, [r7, #0]
 8000746:	71fb      	strb	r3, [r7, #7]
 8000748:	460b      	mov	r3, r1
 800074a:	71bb      	strb	r3, [r7, #6]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800074c:	2300      	movs	r3, #0
 800074e:	75fb      	strb	r3, [r7, #23]

	uint8_t DistIdx;
	VL53L1_DevicePresetModes LightModes[3] = {
 8000750:	4a2c      	ldr	r2, [pc, #176]	; (8000804 <ComputeDevicePresetMode+0xc8>)
 8000752:	f107 0310 	add.w	r3, r7, #16
 8000756:	6812      	ldr	r2, [r2, #0]
 8000758:	4611      	mov	r1, r2
 800075a:	8019      	strh	r1, [r3, #0]
 800075c:	3302      	adds	r3, #2
 800075e:	0c12      	lsrs	r2, r2, #16
 8000760:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE};


	VL53L1_DevicePresetModes TimedModes[3] = {
 8000762:	4a29      	ldr	r2, [pc, #164]	; (8000808 <ComputeDevicePresetMode+0xcc>)
 8000764:	f107 030c 	add.w	r3, r7, #12
 8000768:	6812      	ldr	r2, [r2, #0]
 800076a:	4611      	mov	r1, r2
 800076c:	8019      	strh	r1, [r3, #0]
 800076e:	3302      	adds	r3, #2
 8000770:	0c12      	lsrs	r2, r2, #16
 8000772:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE};

	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 8000774:	4a25      	ldr	r2, [pc, #148]	; (800080c <ComputeDevicePresetMode+0xd0>)
 8000776:	f107 0308 	add.w	r3, r7, #8
 800077a:	6812      	ldr	r2, [r2, #0]
 800077c:	4611      	mov	r1, r2
 800077e:	8019      	strh	r1, [r3, #0]
 8000780:	3302      	adds	r3, #2
 8000782:	0c12      	lsrs	r2, r2, #16
 8000784:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE};

	*pDevicePresetMode = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	2201      	movs	r2, #1
 800078a:	701a      	strb	r2, [r3, #0]

	switch (DistanceMode) {
 800078c:	79bb      	ldrb	r3, [r7, #6]
 800078e:	2b01      	cmp	r3, #1
 8000790:	d002      	beq.n	8000798 <ComputeDevicePresetMode+0x5c>
 8000792:	2b02      	cmp	r3, #2
 8000794:	d003      	beq.n	800079e <ComputeDevicePresetMode+0x62>
 8000796:	e005      	b.n	80007a4 <ComputeDevicePresetMode+0x68>
	case VL53L1_DISTANCEMODE_SHORT:
		DistIdx = 0;
 8000798:	2300      	movs	r3, #0
 800079a:	75bb      	strb	r3, [r7, #22]
		break;
 800079c:	e004      	b.n	80007a8 <ComputeDevicePresetMode+0x6c>
	case VL53L1_DISTANCEMODE_MEDIUM:
		DistIdx = 1;
 800079e:	2301      	movs	r3, #1
 80007a0:	75bb      	strb	r3, [r7, #22]
		break;
 80007a2:	e001      	b.n	80007a8 <ComputeDevicePresetMode+0x6c>
	default:
		DistIdx = 2;
 80007a4:	2302      	movs	r3, #2
 80007a6:	75bb      	strb	r3, [r7, #22]
	}

	switch (PresetMode) {
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	2b04      	cmp	r3, #4
 80007ac:	d004      	beq.n	80007b8 <ComputeDevicePresetMode+0x7c>
 80007ae:	2b08      	cmp	r3, #8
 80007b0:	d014      	beq.n	80007dc <ComputeDevicePresetMode+0xa0>
 80007b2:	2b03      	cmp	r3, #3
 80007b4:	d009      	beq.n	80007ca <ComputeDevicePresetMode+0x8e>
 80007b6:	e01a      	b.n	80007ee <ComputeDevicePresetMode+0xb2>
	case VL53L1_PRESETMODE_LITE_RANGING:
		*pDevicePresetMode = LightModes[DistIdx];
 80007b8:	7dbb      	ldrb	r3, [r7, #22]
 80007ba:	f107 0218 	add.w	r2, r7, #24
 80007be:	4413      	add	r3, r2
 80007c0:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	701a      	strb	r2, [r3, #0]
		break;
 80007c8:	e013      	b.n	80007f2 <ComputeDevicePresetMode+0xb6>


	case VL53L1_PRESETMODE_AUTONOMOUS:
		*pDevicePresetMode = TimedModes[DistIdx];
 80007ca:	7dbb      	ldrb	r3, [r7, #22]
 80007cc:	f107 0218 	add.w	r2, r7, #24
 80007d0:	4413      	add	r3, r2
 80007d2:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	701a      	strb	r2, [r3, #0]
		break;
 80007da:	e00a      	b.n	80007f2 <ComputeDevicePresetMode+0xb6>

	case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
 80007dc:	7dbb      	ldrb	r3, [r7, #22]
 80007de:	f107 0218 	add.w	r2, r7, #24
 80007e2:	4413      	add	r3, r2
 80007e4:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	701a      	strb	r2, [r3, #0]
		break;
 80007ec:	e001      	b.n	80007f2 <ComputeDevicePresetMode+0xb6>

	default:
		/* Unsupported mode */
		Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 80007ee:	23f8      	movs	r3, #248	; 0xf8
 80007f0:	75fb      	strb	r3, [r7, #23]
	}

	return Status;
 80007f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	371c      	adds	r7, #28
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	0800a580 	.word	0x0800a580
 8000808:	0800a584 	.word	0x0800a584
 800080c:	0800a588 	.word	0x0800a588

08000810 <SetPresetMode>:

static VL53L1_Error SetPresetMode(VL53L1_DEV Dev,
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		uint32_t inter_measurement_period_ms)
{
 8000810:	b5b0      	push	{r4, r5, r7, lr}
 8000812:	b08e      	sub	sp, #56	; 0x38
 8000814:	af04      	add	r7, sp, #16
 8000816:	60f8      	str	r0, [r7, #12]
 8000818:	607b      	str	r3, [r7, #4]
 800081a:	460b      	mov	r3, r1
 800081c:	72fb      	strb	r3, [r7, #11]
 800081e:	4613      	mov	r3, r2
 8000820:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000822:	2300      	movs	r3, #0
 8000824:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t mm_config_timeout_us;
	uint32_t lld_range_config_timeout_us;

	LOG_FUNCTION_START("%d", (int)PresetMode);

	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8000828:	7afb      	ldrb	r3, [r7, #11]
 800082a:	2b03      	cmp	r3, #3
 800082c:	d002      	beq.n	8000834 <SetPresetMode+0x24>
 800082e:	7afb      	ldrb	r3, [r7, #11]
 8000830:	2b08      	cmp	r3, #8
 8000832:	d103      	bne.n	800083c <SetPresetMode+0x2c>
		(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 8000834:	2340      	movs	r3, #64	; 0x40
 8000836:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800083a:	e002      	b.n	8000842 <SetPresetMode+0x32>
	else
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 800083c:	2320      	movs	r3, #32
 800083e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26


	Status = ComputeDevicePresetMode(PresetMode, DistanceMode,
 8000842:	f107 0225 	add.w	r2, r7, #37	; 0x25
 8000846:	7ab9      	ldrb	r1, [r7, #10]
 8000848:	7afb      	ldrb	r3, [r7, #11]
 800084a:	4618      	mov	r0, r3
 800084c:	f7ff ff76 	bl	800073c <ComputeDevicePresetMode>
 8000850:	4603      	mov	r3, r0
 8000852:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			&device_preset_mode);

	if (Status == VL53L1_ERROR_NONE)
 8000856:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800085a:	2b00      	cmp	r3, #0
 800085c:	d112      	bne.n	8000884 <SetPresetMode+0x74>
		Status =  VL53L1_get_preset_mode_timing_cfg(Dev,
 800085e:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8000862:	f107 001c 	add.w	r0, r7, #28
 8000866:	f107 0222 	add.w	r2, r7, #34	; 0x22
 800086a:	f107 0314 	add.w	r3, r7, #20
 800086e:	9301      	str	r3, [sp, #4]
 8000870:	f107 0318 	add.w	r3, r7, #24
 8000874:	9300      	str	r3, [sp, #0]
 8000876:	4603      	mov	r3, r0
 8000878:	68f8      	ldr	r0, [r7, #12]
 800087a:	f001 f8e1 	bl	8001a40 <VL53L1_get_preset_mode_timing_cfg>
 800087e:	4603      	mov	r3, r0
 8000880:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&dss_config__target_total_rate_mcps,
				&phasecal_config_timeout_us,
				&mm_config_timeout_us,
				&lld_range_config_timeout_us);

	if (Status == VL53L1_ERROR_NONE)
 8000884:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000888:	2b00      	cmp	r3, #0
 800088a:	d112      	bne.n	80008b2 <SetPresetMode+0xa2>
		Status = VL53L1_set_preset_mode(
 800088c:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8000890:	8c7c      	ldrh	r4, [r7, #34]	; 0x22
 8000892:	69fd      	ldr	r5, [r7, #28]
 8000894:	69bb      	ldr	r3, [r7, #24]
 8000896:	697a      	ldr	r2, [r7, #20]
 8000898:	6879      	ldr	r1, [r7, #4]
 800089a:	9102      	str	r1, [sp, #8]
 800089c:	9201      	str	r2, [sp, #4]
 800089e:	9300      	str	r3, [sp, #0]
 80008a0:	462b      	mov	r3, r5
 80008a2:	4622      	mov	r2, r4
 80008a4:	4601      	mov	r1, r0
 80008a6:	68f8      	ldr	r0, [r7, #12]
 80008a8:	f001 f974 	bl	8001b94 <VL53L1_set_preset_mode>
 80008ac:	4603      	mov	r3, r0
 80008ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				lld_range_config_timeout_us,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 80008b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d103      	bne.n	80008c2 <SetPresetMode+0xb2>
		VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80008c0:	709a      	strb	r2, [r3, #2]

	if (Status == VL53L1_ERROR_NONE)
 80008c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d103      	bne.n	80008d2 <SetPresetMode+0xc2>
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode, PresetMode);
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	7afa      	ldrb	r2, [r7, #11]
 80008ce:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c

	LOG_FUNCTION_END(Status);
	return Status;
 80008d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3728      	adds	r7, #40	; 0x28
 80008da:	46bd      	mov	sp, r7
 80008dc:	bdb0      	pop	{r4, r5, r7, pc}

080008de <VL53L1_SetPresetMode>:

VL53L1_Error VL53L1_SetPresetMode(VL53L1_DEV Dev, VL53L1_PresetModes PresetMode)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b084      	sub	sp, #16
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	6078      	str	r0, [r7, #4]
 80008e6:	460b      	mov	r3, r1
 80008e8:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80008ea:	2300      	movs	r3, #0
 80008ec:	73fb      	strb	r3, [r7, #15]
	VL53L1_DistanceModes DistanceMode = VL53L1_DISTANCEMODE_LONG;
 80008ee:	2303      	movs	r3, #3
 80008f0:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	Status = SetPresetMode(Dev,
 80008f2:	7bba      	ldrb	r2, [r7, #14]
 80008f4:	78f9      	ldrb	r1, [r7, #3]
 80008f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008fa:	6878      	ldr	r0, [r7, #4]
 80008fc:	f7ff ff88 	bl	8000810 <SetPresetMode>
 8000900:	4603      	mov	r3, r0
 8000902:	73fb      	strb	r3, [r7, #15]
			PresetMode,
			DistanceMode,
			1000);

	if (Status == VL53L1_ERROR_NONE) {
 8000904:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d11f      	bne.n	800094c <VL53L1_SetPresetMode+0x6e>
		VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	7bba      	ldrb	r2, [r7, #14]
 8000910:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
				DistanceMode);

		VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	7bba      	ldrb	r2, [r7, #14]
 8000918:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
				DistanceMode);

		if ((PresetMode == VL53L1_PRESETMODE_LITE_RANGING) ||
 800091c:	78fb      	ldrb	r3, [r7, #3]
 800091e:	2b04      	cmp	r3, #4
 8000920:	d005      	beq.n	800092e <VL53L1_SetPresetMode+0x50>
 8000922:	78fb      	ldrb	r3, [r7, #3]
 8000924:	2b03      	cmp	r3, #3
 8000926:	d002      	beq.n	800092e <VL53L1_SetPresetMode+0x50>
			(PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8000928:	78fb      	ldrb	r3, [r7, #3]
 800092a:	2b08      	cmp	r3, #8
 800092c:	d107      	bne.n	800093e <VL53L1_SetPresetMode+0x60>
			(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 800092e:	f24a 0128 	movw	r1, #41000	; 0xa028
 8000932:	6878      	ldr	r0, [r7, #4]
 8000934:	f000 f8a2 	bl	8000a7c <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8000938:	4603      	mov	r3, r0
 800093a:	73fb      	strb	r3, [r7, #15]
 800093c:	e006      	b.n	800094c <VL53L1_SetPresetMode+0x6e>
				Dev, 41000);
		else
			/* Set default timing budget to 30Hz (33.33 ms)*/
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 800093e:	f248 2135 	movw	r1, #33333	; 0x8235
 8000942:	6878      	ldr	r0, [r7, #4]
 8000944:	f000 f89a 	bl	8000a7c <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8000948:	4603      	mov	r3, r0
 800094a:	73fb      	strb	r3, [r7, #15]
				Dev, 33333);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800094c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d106      	bne.n	8000962 <VL53L1_SetPresetMode+0x84>
		/* Set default intermeasurement period to 1000 ms */
		Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Dev,
 8000954:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000958:	6878      	ldr	r0, [r7, #4]
 800095a:	f000 f963 	bl	8000c24 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 800095e:	4603      	mov	r3, r0
 8000960:	73fb      	strb	r3, [r7, #15]
				1000);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8000962:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000966:	4618      	mov	r0, r3
 8000968:	3710      	adds	r7, #16
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}

0800096e <VL53L1_SetDistanceMode>:
	return Status;
}

VL53L1_Error VL53L1_SetDistanceMode(VL53L1_DEV Dev,
		VL53L1_DistanceModes DistanceMode)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	b088      	sub	sp, #32
 8000972:	af00      	add	r7, sp, #0
 8000974:	6078      	str	r0, [r7, #4]
 8000976:	460b      	mov	r3, r1
 8000978:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800097a:	2300      	movs	r3, #0
 800097c:	77fb      	strb	r3, [r7, #31]
	uint32_t PhaseCalTimeoutUs;
	VL53L1_user_zone_t user_zone;

	LOG_FUNCTION_START("%d", (int)DistanceMode);

	PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 8000984:	777b      	strb	r3, [r7, #29]
	/* when the distance mode is valid:
	 * Manual Mode: all modes
	 * AUTO AUTO_LITE : LITE_RANGING, RANGING
	 */

	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 8000986:	78fb      	ldrb	r3, [r7, #3]
 8000988:	2b01      	cmp	r3, #1
 800098a:	d008      	beq.n	800099e <VL53L1_SetDistanceMode+0x30>
 800098c:	78fb      	ldrb	r3, [r7, #3]
 800098e:	2b02      	cmp	r3, #2
 8000990:	d005      	beq.n	800099e <VL53L1_SetDistanceMode+0x30>
		(DistanceMode != VL53L1_DISTANCEMODE_MEDIUM) &&
 8000992:	78fb      	ldrb	r3, [r7, #3]
 8000994:	2b03      	cmp	r3, #3
 8000996:	d002      	beq.n	800099e <VL53L1_SetDistanceMode+0x30>
		(DistanceMode != VL53L1_DISTANCEMODE_LONG))
		return VL53L1_ERROR_INVALID_PARAMS;
 8000998:	f06f 0303 	mvn.w	r3, #3
 800099c:	e069      	b.n	8000a72 <VL53L1_SetDistanceMode+0x104>

	/* The internal distance mode is limited to Short, Medium or
	 * long only
	*/
	if (Status == VL53L1_ERROR_NONE) {
 800099e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d10a      	bne.n	80009bc <VL53L1_SetDistanceMode+0x4e>
		if ((DistanceMode == VL53L1_DISTANCEMODE_SHORT) ||
 80009a6:	78fb      	ldrb	r3, [r7, #3]
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d002      	beq.n	80009b2 <VL53L1_SetDistanceMode+0x44>
 80009ac:	78fb      	ldrb	r3, [r7, #3]
 80009ae:	2b02      	cmp	r3, #2
 80009b0:	d102      	bne.n	80009b8 <VL53L1_SetDistanceMode+0x4a>
			(DistanceMode == VL53L1_DISTANCEMODE_MEDIUM))
			InternalDistanceMode = DistanceMode;
 80009b2:	78fb      	ldrb	r3, [r7, #3]
 80009b4:	77bb      	strb	r3, [r7, #30]
 80009b6:	e001      	b.n	80009bc <VL53L1_SetDistanceMode+0x4e>
		else /* (DistanceMode == VL53L1_DISTANCEMODE_LONG) */
			InternalDistanceMode = VL53L1_DISTANCEMODE_LONG;
 80009b8:	2303      	movs	r3, #3
 80009ba:	77bb      	strb	r3, [r7, #30]
	}

	if (Status == VL53L1_ERROR_NONE)
 80009bc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d107      	bne.n	80009d4 <VL53L1_SetDistanceMode+0x66>
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 80009c4:	f107 0308 	add.w	r3, r7, #8
 80009c8:	4619      	mov	r1, r3
 80009ca:	6878      	ldr	r0, [r7, #4]
 80009cc:	f000 ffe1 	bl	8001992 <VL53L1_get_user_zone>
 80009d0:	4603      	mov	r3, r0
 80009d2:	77fb      	strb	r3, [r7, #31]

	inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	695b      	ldr	r3, [r3, #20]
 80009d8:	61bb      	str	r3, [r7, #24]
				LLData.inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 80009da:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d10a      	bne.n	80009f8 <VL53L1_SetDistanceMode+0x8a>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 80009e2:	f107 0314 	add.w	r3, r7, #20
 80009e6:	f107 0210 	add.w	r2, r7, #16
 80009ea:	f107 010c 	add.w	r1, r7, #12
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	f000 ff0a 	bl	8001808 <VL53L1_get_timeouts_us>
 80009f4:	4603      	mov	r3, r0
 80009f6:	77fb      	strb	r3, [r7, #31]
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53L1_ERROR_NONE)
 80009f8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d107      	bne.n	8000a10 <VL53L1_SetDistanceMode+0xa2>
		Status = SetPresetMode(Dev,
 8000a00:	7fba      	ldrb	r2, [r7, #30]
 8000a02:	7f79      	ldrb	r1, [r7, #29]
 8000a04:	69bb      	ldr	r3, [r7, #24]
 8000a06:	6878      	ldr	r0, [r7, #4]
 8000a08:	f7ff ff02 	bl	8000810 <SetPresetMode>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	77fb      	strb	r3, [r7, #31]
				PresetMode,
				InternalDistanceMode,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE) {
 8000a10:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d10b      	bne.n	8000a30 <VL53L1_SetDistanceMode+0xc2>
		VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	7fba      	ldrb	r2, [r7, #30]
 8000a1c:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
				InternalDistanceMode);
		VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	7fba      	ldrb	r2, [r7, #30]
 8000a24:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
				InternalDistanceMode);
		VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	78fa      	ldrb	r2, [r7, #3]
 8000a2c:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
				DistanceMode);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8000a30:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d10e      	bne.n	8000a56 <VL53L1_SetDistanceMode+0xe8>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 8000a38:	68f9      	ldr	r1, [r7, #12]
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	6878      	ldr	r0, [r7, #4]
 8000a40:	f000 feaa 	bl	8001798 <VL53L1_set_timeouts_us>
 8000a44:	4603      	mov	r3, r0
 8000a46:	77fb      	strb	r3, [r7, #31]
			MmTimeoutUs, TimingBudget);

		if (Status == VL53L1_ERROR_NONE)
 8000a48:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d102      	bne.n	8000a56 <VL53L1_SetDistanceMode+0xe8>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 8000a50:	697a      	ldr	r2, [r7, #20]
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	611a      	str	r2, [r3, #16]
				TimingBudget);
	}

	if (Status == VL53L1_ERROR_NONE)
 8000a56:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d107      	bne.n	8000a6e <VL53L1_SetDistanceMode+0x100>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 8000a5e:	f107 0308 	add.w	r3, r7, #8
 8000a62:	4619      	mov	r1, r3
 8000a64:	6878      	ldr	r0, [r7, #4]
 8000a66:	f000 ff71 	bl	800194c <VL53L1_set_user_zone>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	77fb      	strb	r3, [r7, #31]

	LOG_FUNCTION_END(Status);
	return Status;
 8000a6e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3720      	adds	r7, #32
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
	...

08000a7c <VL53L1_SetMeasurementTimingBudgetMicroSeconds>:



VL53L1_Error VL53L1_SetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b08c      	sub	sp, #48	; 0x30
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000a86:	2300      	movs	r3, #0
 8000a88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t MmTimeoutUs;
	VL53L1_PresetModes PresetMode;
	uint32_t PhaseCalTimeoutUs;
	uint32_t vhv;
	int32_t vhv_loops;
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 8000a8c:	4b63      	ldr	r3, [pc, #396]	; (8000c1c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1a0>)
 8000a8e:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	/* Timing budget is limited to 10 seconds */
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	4a63      	ldr	r2, [pc, #396]	; (8000c20 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1a4>)
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d902      	bls.n	8000a9e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x22>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8000a98:	23fc      	movs	r3, #252	; 0xfc
 8000a9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L1_ERROR_NONE) {
 8000a9e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d109      	bne.n	8000aba <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x3e>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8000aa6:	f107 031a 	add.w	r3, r7, #26
 8000aaa:	461a      	mov	r2, r3
 8000aac:	2105      	movs	r1, #5
 8000aae:	6878      	ldr	r0, [r7, #4]
 8000ab0:	f000 fa46 	bl	8000f40 <VL53L1_GetSequenceStepEnable>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8000aba:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d109      	bne.n	8000ad6 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x5a>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8000ac2:	f107 0319 	add.w	r3, r7, #25
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	2106      	movs	r1, #6
 8000aca:	6878      	ldr	r0, [r7, #4]
 8000acc:	f000 fa38 	bl	8000f40 <VL53L1_GetSequenceStepEnable>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);
	}

	if (Status == VL53L1_ERROR_NONE)
 8000ad6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d10b      	bne.n	8000af6 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x7a>
		Status = VL53L1_get_timeouts_us(Dev,
 8000ade:	f107 0314 	add.w	r3, r7, #20
 8000ae2:	f107 0210 	add.w	r2, r7, #16
 8000ae6:	f107 010c 	add.w	r1, r7, #12
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f000 fe8c 	bl	8001808 <VL53L1_get_timeouts_us>
 8000af0:	4603      	mov	r3, r0
 8000af2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&TimingBudget);

	if (Status == VL53L1_ERROR_NONE) {
 8000af6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d17f      	bne.n	8000bfe <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x182>
		PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 8000b04:	76fb      	strb	r3, [r7, #27]

		TimingGuard = 0;
 8000b06:	2300      	movs	r3, #0
 8000b08:	62bb      	str	r3, [r7, #40]	; 0x28
		divisor = 1;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	627b      	str	r3, [r7, #36]	; 0x24
		switch (PresetMode) {
 8000b0e:	7efb      	ldrb	r3, [r7, #27]
 8000b10:	2b04      	cmp	r3, #4
 8000b12:	d004      	beq.n	8000b1e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xa2>
 8000b14:	2b08      	cmp	r3, #8
 8000b16:	d023      	beq.n	8000b60 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe4>
 8000b18:	2b03      	cmp	r3, #3
 8000b1a:	d00e      	beq.n	8000b3a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xbe>
 8000b1c:	e03f      	b.n	8000b9e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x122>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8000b1e:	7ebb      	ldrb	r3, [r7, #26]
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	d002      	beq.n	8000b2a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xae>
 8000b24:	7e7b      	ldrb	r3, [r7, #25]
 8000b26:	2b01      	cmp	r3, #1
 8000b28:	d103      	bne.n	8000b32 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xb6>
				TimingGuard = 5000;
 8000b2a:	f241 3388 	movw	r3, #5000	; 0x1388
 8000b2e:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				TimingGuard = 1000;
		break;
 8000b30:	e038      	b.n	8000ba4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>
				TimingGuard = 1000;
 8000b32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b36:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 8000b38:	e034      	b.n	8000ba4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 8000b3a:	69fb      	ldr	r3, [r7, #28]
 8000b3c:	005b      	lsls	r3, r3, #1
 8000b3e:	61fb      	str	r3, [r7, #28]
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8000b40:	7ebb      	ldrb	r3, [r7, #26]
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d002      	beq.n	8000b4c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd0>
 8000b46:	7e7b      	ldrb	r3, [r7, #25]
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d103      	bne.n	8000b54 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd8>
				TimingGuard = 26600;
 8000b4c:	f246 73e8 	movw	r3, #26600	; 0x67e8
 8000b50:	62bb      	str	r3, [r7, #40]	; 0x28
 8000b52:	e002      	b.n	8000b5a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xde>
			else
				TimingGuard = 21600;
 8000b54:	f245 4360 	movw	r3, #21600	; 0x5460
 8000b58:	62bb      	str	r3, [r7, #40]	; 0x28
			divisor = 2;
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 8000b5e:	e021      	b.n	8000ba4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 8000b60:	69fb      	ldr	r3, [r7, #28]
 8000b62:	005b      	lsls	r3, r3, #1
 8000b64:	61fb      	str	r3, [r7, #28]
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 8000b66:	23f5      	movs	r3, #245	; 0xf5
 8000b68:	623b      	str	r3, [r7, #32]
			VL53L1_get_tuning_parm(Dev,
 8000b6a:	f107 0308 	add.w	r3, r7, #8
 8000b6e:	461a      	mov	r2, r3
 8000b70:	f248 0136 	movw	r1, #32822	; 0x8036
 8000b74:	6878      	ldr	r0, [r7, #4]
 8000b76:	f001 fecd 	bl	8002914 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	dd07      	ble.n	8000b90 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x114>
				vhv += vhv_loops *
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	22f5      	movs	r2, #245	; 0xf5
 8000b84:	fb02 f303 	mul.w	r3, r2, r3
 8000b88:	461a      	mov	r2, r3
 8000b8a:	6a3b      	ldr	r3, [r7, #32]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	623b      	str	r3, [r7, #32]
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8000b90:	6a3b      	ldr	r3, [r7, #32]
 8000b92:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 8000b96:	62bb      	str	r3, [r7, #40]	; 0x28
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			divisor = 2;
 8000b98:	2302      	movs	r3, #2
 8000b9a:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 8000b9c:	e002      	b.n	8000ba4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 8000b9e:	23f8      	movs	r3, #248	; 0xf8
 8000ba0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}

		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 8000ba4:	683a      	ldr	r2, [r7, #0]
 8000ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d803      	bhi.n	8000bb4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x138>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 8000bac:	23fc      	movs	r3, #252	; 0xfc
 8000bae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000bb2:	e003      	b.n	8000bbc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>
		else {
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
					- TimingGuard);
 8000bb4:	683a      	ldr	r2, [r7, #0]
 8000bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bb8:	1ad3      	subs	r3, r2, r3
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
 8000bba:	617b      	str	r3, [r7, #20]
		}

		if (Status == VL53L1_ERROR_NONE) {
 8000bbc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d11c      	bne.n	8000bfe <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x182>
			if (TimingBudget > FDAMaxTimingBudgetUs)
 8000bc4:	697a      	ldr	r2, [r7, #20]
 8000bc6:	69fb      	ldr	r3, [r7, #28]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d903      	bls.n	8000bd4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x158>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 8000bcc:	23fc      	movs	r3, #252	; 0xfc
 8000bce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000bd2:	e00d      	b.n	8000bf0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x174>
			else {
				TimingBudget /= divisor;
 8000bd4:	697a      	ldr	r2, [r7, #20]
 8000bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bdc:	617b      	str	r3, [r7, #20]
				Status = VL53L1_set_timeouts_us(
 8000bde:	68f9      	ldr	r1, [r7, #12]
 8000be0:	693a      	ldr	r2, [r7, #16]
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	6878      	ldr	r0, [r7, #4]
 8000be6:	f000 fdd7 	bl	8001798 <VL53L1_set_timeouts_us>
 8000bea:	4603      	mov	r3, r0
 8000bec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					PhaseCalTimeoutUs,
					MmTimeoutUs,
					TimingBudget);
			}

			if (Status == VL53L1_ERROR_NONE)
 8000bf0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d102      	bne.n	8000bfe <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x182>
				VL53L1DevDataSet(Dev,
 8000bf8:	697a      	ldr	r2, [r7, #20]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	611a      	str	r2, [r3, #16]
					LLData.range_config_timeout_us,
					TimingBudget);
		}
	}
	if (Status == VL53L1_ERROR_NONE) {
 8000bfe:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d103      	bne.n	8000c0e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x192>
		VL53L1DevDataSet(Dev,
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	683a      	ldr	r2, [r7, #0]
 8000c0a:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380
			CurrentParameters.MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8000c0e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3730      	adds	r7, #48	; 0x30
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	00086470 	.word	0x00086470
 8000c20:	00989680 	.word	0x00989680

08000c24 <VL53L1_SetInterMeasurementPeriodMilliSeconds>:



VL53L1_Error VL53L1_SetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP = InterMeasurementPeriodMilliSeconds;
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	60bb      	str	r3, [r7, #8]
	adjustedIMP += (adjustedIMP * 64) / 1000;
 8000c36:	68bb      	ldr	r3, [r7, #8]
 8000c38:	019b      	lsls	r3, r3, #6
 8000c3a:	4a09      	ldr	r2, [pc, #36]	; (8000c60 <VL53L1_SetInterMeasurementPeriodMilliSeconds+0x3c>)
 8000c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c40:	099b      	lsrs	r3, r3, #6
 8000c42:	68ba      	ldr	r2, [r7, #8]
 8000c44:	4413      	add	r3, r2
 8000c46:	60bb      	str	r3, [r7, #8]
	/* End of fix for Ticket 468205 */
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 8000c48:	68b9      	ldr	r1, [r7, #8]
 8000c4a:	6878      	ldr	r0, [r7, #4]
 8000c4c:	f000 fd7b 	bl	8001746 <VL53L1_set_inter_measurement_period_ms>
 8000c50:	4603      	mov	r3, r0
 8000c52:	73fb      	strb	r3, [r7, #15]
			adjustedIMP);

	LOG_FUNCTION_END(Status);
	return Status;
 8000c54:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3710      	adds	r7, #16
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	10624dd3 	.word	0x10624dd3

08000c64 <SetLimitValue>:
	return Status;
}

static VL53L1_Error SetLimitValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
		FixPoint1616_t value)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b086      	sub	sp, #24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	607a      	str	r2, [r7, #4]
 8000c70:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000c72:	2300      	movs	r3, #0
 8000c74:	75fb      	strb	r3, [r7, #23]
	uint16_t tmpuint16; /* temporary variable */

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8000c76:	897b      	ldrh	r3, [r7, #10]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d002      	beq.n	8000c82 <SetLimitValue+0x1e>
 8000c7c:	2b01      	cmp	r3, #1
 8000c7e:	d009      	beq.n	8000c94 <SetLimitValue+0x30>
 8000c80:	e011      	b.n	8000ca6 <SetLimitValue+0x42>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT142(value);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	0b9b      	lsrs	r3, r3, #14
 8000c86:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_sigma_threshold(Dev, tmpuint16);
 8000c88:	8abb      	ldrh	r3, [r7, #20]
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	68f8      	ldr	r0, [r7, #12]
 8000c8e:	f001 f90d 	bl	8001eac <VL53L1_set_lite_sigma_threshold>
		break;
 8000c92:	e00a      	b.n	8000caa <SetLimitValue+0x46>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT97(value);
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	0a5b      	lsrs	r3, r3, #9
 8000c98:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
 8000c9a:	8abb      	ldrh	r3, [r7, #20]
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	68f8      	ldr	r0, [r7, #12]
 8000ca0:	f001 f930 	bl	8001f04 <VL53L1_set_lite_min_count_rate>
		break;
 8000ca4:	e001      	b.n	8000caa <SetLimitValue+0x46>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8000ca6:	23fc      	movs	r3, #252	; 0xfc
 8000ca8:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8000caa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3718      	adds	r7, #24
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <VL53L1_SetLimitCheckEnable>:


VL53L1_Error VL53L1_SetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	b084      	sub	sp, #16
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	6078      	str	r0, [r7, #4]
 8000cbe:	460b      	mov	r3, r1
 8000cc0:	807b      	strh	r3, [r7, #2]
 8000cc2:	4613      	mov	r3, r2
 8000cc4:	707b      	strb	r3, [r7, #1]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	73fb      	strb	r3, [r7, #15]
	FixPoint1616_t TempFix1616 = 0;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");


	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8000cce:	887b      	ldrh	r3, [r7, #2]
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d902      	bls.n	8000cda <VL53L1_SetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8000cd4:	23fc      	movs	r3, #252	; 0xfc
 8000cd6:	73fb      	strb	r3, [r7, #15]
 8000cd8:	e014      	b.n	8000d04 <VL53L1_SetLimitCheckEnable+0x4e>
	} else {
		/* TempFix1616 contains either 0 or the limit value */
		if (LimitCheckEnable == 0)
 8000cda:	787b      	ldrb	r3, [r7, #1]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d102      	bne.n	8000ce6 <VL53L1_SetLimitCheckEnable+0x30>
			TempFix1616 = 0;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	60bb      	str	r3, [r7, #8]
 8000ce4:	e006      	b.n	8000cf4 <VL53L1_SetLimitCheckEnable+0x3e>
		else
			VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8000ce6:	887b      	ldrh	r3, [r7, #2]
 8000ce8:	687a      	ldr	r2, [r7, #4]
 8000cea:	33e0      	adds	r3, #224	; 0xe0
 8000cec:	009b      	lsls	r3, r3, #2
 8000cee:	4413      	add	r3, r2
 8000cf0:	689b      	ldr	r3, [r3, #8]
 8000cf2:	60bb      	str	r3, [r7, #8]
				LimitCheckId, TempFix1616);

		Status = SetLimitValue(Dev, LimitCheckId, TempFix1616);
 8000cf4:	887b      	ldrh	r3, [r7, #2]
 8000cf6:	68ba      	ldr	r2, [r7, #8]
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	6878      	ldr	r0, [r7, #4]
 8000cfc:	f7ff ffb2 	bl	8000c64 <SetLimitValue>
 8000d00:	4603      	mov	r3, r0
 8000d02:	73fb      	strb	r3, [r7, #15]
	}

	if (Status == VL53L1_ERROR_NONE)
 8000d04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d10c      	bne.n	8000d26 <VL53L1_SetLimitCheckEnable+0x70>
		VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8000d0c:	887b      	ldrh	r3, [r7, #2]
 8000d0e:	787a      	ldrb	r2, [r7, #1]
 8000d10:	2a00      	cmp	r2, #0
 8000d12:	bf14      	ite	ne
 8000d14:	2201      	movne	r2, #1
 8000d16:	2200      	moveq	r2, #0
 8000d18:	b2d2      	uxtb	r2, r2
 8000d1a:	4611      	mov	r1, r2
 8000d1c:	687a      	ldr	r2, [r7, #4]
 8000d1e:	4413      	add	r3, r2
 8000d20:	460a      	mov	r2, r1
 8000d22:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
			((LimitCheckEnable == 0) ? 0 : 1));



	LOG_FUNCTION_END(Status);
	return Status;
 8000d26:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3710      	adds	r7, #16
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}

08000d32 <VL53L1_GetLimitCheckEnable>:

VL53L1_Error VL53L1_GetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8000d32:	b480      	push	{r7}
 8000d34:	b087      	sub	sp, #28
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	60f8      	str	r0, [r7, #12]
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	607a      	str	r2, [r7, #4]
 8000d3e:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8000d44:	897b      	ldrh	r3, [r7, #10]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d905      	bls.n	8000d56 <VL53L1_GetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8000d4a:	23fc      	movs	r3, #252	; 0xfc
 8000d4c:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2200      	movs	r2, #0
 8000d52:	701a      	strb	r2, [r3, #0]
 8000d54:	e008      	b.n	8000d68 <VL53L1_GetLimitCheckEnable+0x36>
	} else {
		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8000d56:	897b      	ldrh	r3, [r7, #10]
 8000d58:	68fa      	ldr	r2, [r7, #12]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	f893 3384 	ldrb.w	r3, [r3, #900]	; 0x384
 8000d60:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	7dba      	ldrb	r2, [r7, #22]
 8000d66:	701a      	strb	r2, [r3, #0]
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8000d68:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	371c      	adds	r7, #28
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr

08000d78 <VL53L1_SetLimitCheckValue>:

VL53L1_Error VL53L1_SetLimitCheckValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	60f8      	str	r0, [r7, #12]
 8000d80:	460b      	mov	r3, r1
 8000d82:	607a      	str	r2, [r7, #4]
 8000d84:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000d86:	2300      	movs	r3, #0
 8000d88:	75fb      	strb	r3, [r7, #23]
	uint8_t LimitChecksEnable;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8000d8a:	897b      	ldrh	r3, [r7, #10]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d902      	bls.n	8000d96 <VL53L1_SetLimitCheckValue+0x1e>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8000d90:	23fc      	movs	r3, #252	; 0xfc
 8000d92:	75fb      	strb	r3, [r7, #23]
 8000d94:	e023      	b.n	8000dde <VL53L1_SetLimitCheckValue+0x66>
	} else {

		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8000d96:	897b      	ldrh	r3, [r7, #10]
 8000d98:	68fa      	ldr	r2, [r7, #12]
 8000d9a:	4413      	add	r3, r2
 8000d9c:	f893 3384 	ldrb.w	r3, [r3, #900]	; 0x384
 8000da0:	75bb      	strb	r3, [r7, #22]
				LimitCheckId,
				LimitChecksEnable);

		if (LimitChecksEnable == 0) {
 8000da2:	7dbb      	ldrb	r3, [r7, #22]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d107      	bne.n	8000db8 <VL53L1_SetLimitCheckValue+0x40>
			/* disabled write only internal value */
			VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8000da8:	897b      	ldrh	r3, [r7, #10]
 8000daa:	68fa      	ldr	r2, [r7, #12]
 8000dac:	33e0      	adds	r3, #224	; 0xe0
 8000dae:	009b      	lsls	r3, r3, #2
 8000db0:	4413      	add	r3, r2
 8000db2:	687a      	ldr	r2, [r7, #4]
 8000db4:	609a      	str	r2, [r3, #8]
 8000db6:	e012      	b.n	8000dde <VL53L1_SetLimitCheckValue+0x66>
				LimitCheckId, LimitCheckValue);
		} else {

			Status = SetLimitValue(Dev, LimitCheckId,
 8000db8:	897b      	ldrh	r3, [r7, #10]
 8000dba:	687a      	ldr	r2, [r7, #4]
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	68f8      	ldr	r0, [r7, #12]
 8000dc0:	f7ff ff50 	bl	8000c64 <SetLimitValue>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue);

			if (Status == VL53L1_ERROR_NONE) {
 8000dc8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d106      	bne.n	8000dde <VL53L1_SetLimitCheckValue+0x66>
				VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8000dd0:	897b      	ldrh	r3, [r7, #10]
 8000dd2:	68fa      	ldr	r2, [r7, #12]
 8000dd4:	33e0      	adds	r3, #224	; 0xe0
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	4413      	add	r3, r2
 8000dda:	687a      	ldr	r2, [r7, #4]
 8000ddc:	609a      	str	r2, [r3, #8]
			}
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8000dde:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	3718      	adds	r7, #24
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}

08000dea <VL53L1_GetLimitCheckValue>:

VL53L1_Error VL53L1_GetLimitCheckValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b088      	sub	sp, #32
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	60f8      	str	r0, [r7, #12]
 8000df2:	460b      	mov	r3, r1
 8000df4:	607a      	str	r2, [r7, #4]
 8000df6:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	77fb      	strb	r3, [r7, #31]
	FixPoint1616_t TempFix1616;
	uint16_t SigmaThresh;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8000dfc:	897b      	ldrh	r3, [r7, #10]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d002      	beq.n	8000e08 <VL53L1_GetLimitCheckValue+0x1e>
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	d00c      	beq.n	8000e20 <VL53L1_GetLimitCheckValue+0x36>
 8000e06:	e017      	b.n	8000e38 <VL53L1_GetLimitCheckValue+0x4e>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		Status = VL53L1_get_lite_sigma_threshold(Dev, &SigmaThresh);
 8000e08:	f107 0314 	add.w	r3, r7, #20
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	68f8      	ldr	r0, [r7, #12]
 8000e10:	f001 f836 	bl	8001e80 <VL53L1_get_lite_sigma_threshold>
 8000e14:	4603      	mov	r3, r0
 8000e16:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT142TOFIXPOINT1616(SigmaThresh);
 8000e18:	8abb      	ldrh	r3, [r7, #20]
 8000e1a:	039b      	lsls	r3, r3, #14
 8000e1c:	61bb      	str	r3, [r7, #24]
		break;
 8000e1e:	e00d      	b.n	8000e3c <VL53L1_GetLimitCheckValue+0x52>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L1_get_lite_min_count_rate(Dev, &MinCountRate);
 8000e20:	f107 0316 	add.w	r3, r7, #22
 8000e24:	4619      	mov	r1, r3
 8000e26:	68f8      	ldr	r0, [r7, #12]
 8000e28:	f001 f856 	bl	8001ed8 <VL53L1_get_lite_min_count_rate>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(MinCountRate);
 8000e30:	8afb      	ldrh	r3, [r7, #22]
 8000e32:	025b      	lsls	r3, r3, #9
 8000e34:	61bb      	str	r3, [r7, #24]
		break;
 8000e36:	e001      	b.n	8000e3c <VL53L1_GetLimitCheckValue+0x52>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8000e38:	23fc      	movs	r3, #252	; 0xfc
 8000e3a:	77fb      	strb	r3, [r7, #31]
	}

	if (Status == VL53L1_ERROR_NONE) {
 8000e3c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d123      	bne.n	8000e8c <VL53L1_GetLimitCheckValue+0xa2>

		if (TempFix1616 == 0) {
 8000e44:	69bb      	ldr	r3, [r7, #24]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d110      	bne.n	8000e6c <VL53L1_GetLimitCheckValue+0x82>
			/* disabled: return value from memory */
			VL53L1_GETARRAYPARAMETERFIELD(Dev,
 8000e4a:	897b      	ldrh	r3, [r7, #10]
 8000e4c:	68fa      	ldr	r2, [r7, #12]
 8000e4e:	33e0      	adds	r3, #224	; 0xe0
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	4413      	add	r3, r2
 8000e54:	689b      	ldr	r3, [r3, #8]
 8000e56:	61bb      	str	r3, [r7, #24]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			*pLimitCheckValue = TempFix1616;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	69ba      	ldr	r2, [r7, #24]
 8000e5c:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8000e5e:	897b      	ldrh	r3, [r7, #10]
 8000e60:	68fa      	ldr	r2, [r7, #12]
 8000e62:	4413      	add	r3, r2
 8000e64:	2200      	movs	r2, #0
 8000e66:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
 8000e6a:	e00f      	b.n	8000e8c <VL53L1_GetLimitCheckValue+0xa2>
				LimitChecksEnable, LimitCheckId, 0);
		} else {
			*pLimitCheckValue = TempFix1616;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	69ba      	ldr	r2, [r7, #24]
 8000e70:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8000e72:	897b      	ldrh	r3, [r7, #10]
 8000e74:	68fa      	ldr	r2, [r7, #12]
 8000e76:	33e0      	adds	r3, #224	; 0xe0
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	4413      	add	r3, r2
 8000e7c:	69ba      	ldr	r2, [r7, #24]
 8000e7e:	609a      	str	r2, [r3, #8]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8000e80:	897b      	ldrh	r3, [r7, #10]
 8000e82:	68fa      	ldr	r2, [r7, #12]
 8000e84:	4413      	add	r3, r2
 8000e86:	2201      	movs	r2, #1
 8000e88:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
				LimitChecksEnable, LimitCheckId, 1);
		}
	}
	LOG_FUNCTION_END(Status);
	return Status;
 8000e8c:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3720      	adds	r7, #32
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <VL53L1_SetUserROI>:

/* Group ROI Functions */

VL53L1_Error VL53L1_SetUserROI(VL53L1_DEV Dev,
		VL53L1_UserRoi_t *pRoi)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	73fb      	strb	r3, [r7, #15]
	VL53L1_user_zone_t user_zone;

	Status = CheckValidRectRoi(*pRoi);
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2200      	movs	r2, #0
 8000eac:	461a      	mov	r2, r3
 8000eae:	4610      	mov	r0, r2
 8000eb0:	f7ff fb76 	bl	80005a0 <CheckValidRectRoi>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	73fb      	strb	r3, [r7, #15]
	if (Status != VL53L1_ERROR_NONE)
 8000eb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d002      	beq.n	8000ec6 <VL53L1_SetUserROI+0x2e>
		return VL53L1_ERROR_INVALID_PARAMS;
 8000ec0:	f06f 0303 	mvn.w	r3, #3
 8000ec4:	e038      	b.n	8000f38 <VL53L1_SetUserROI+0xa0>

	user_zone.x_centre = (pRoi->BotRightX + pRoi->TopLeftX  + 1) / 2;
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	789b      	ldrb	r3, [r3, #2]
 8000eca:	461a      	mov	r2, r3
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	0fda      	lsrs	r2, r3, #31
 8000ed6:	4413      	add	r3, r2
 8000ed8:	105b      	asrs	r3, r3, #1
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	723b      	strb	r3, [r7, #8]
	user_zone.y_centre = (pRoi->TopLeftY  + pRoi->BotRightY + 1) / 2;
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	785b      	ldrb	r3, [r3, #1]
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	78db      	ldrb	r3, [r3, #3]
 8000ee8:	4413      	add	r3, r2
 8000eea:	3301      	adds	r3, #1
 8000eec:	0fda      	lsrs	r2, r3, #31
 8000eee:	4413      	add	r3, r2
 8000ef0:	105b      	asrs	r3, r3, #1
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	727b      	strb	r3, [r7, #9]
	user_zone.width =    (pRoi->BotRightX - pRoi->TopLeftX);
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	789a      	ldrb	r2, [r3, #2]
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	1ad3      	subs	r3, r2, r3
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	72bb      	strb	r3, [r7, #10]
	user_zone.height =   (pRoi->TopLeftY  - pRoi->BotRightY);
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	785a      	ldrb	r2, [r3, #1]
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	78db      	ldrb	r3, [r3, #3]
 8000f0c:	1ad3      	subs	r3, r2, r3
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	72fb      	strb	r3, [r7, #11]
	if ((user_zone.width < 3) || (user_zone.height < 3))
 8000f12:	7abb      	ldrb	r3, [r7, #10]
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d902      	bls.n	8000f1e <VL53L1_SetUserROI+0x86>
 8000f18:	7afb      	ldrb	r3, [r7, #11]
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d802      	bhi.n	8000f24 <VL53L1_SetUserROI+0x8c>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8000f1e:	23fc      	movs	r3, #252	; 0xfc
 8000f20:	73fb      	strb	r3, [r7, #15]
 8000f22:	e007      	b.n	8000f34 <VL53L1_SetUserROI+0x9c>
	else
		Status =  VL53L1_set_user_zone(Dev, &user_zone);
 8000f24:	f107 0308 	add.w	r3, r7, #8
 8000f28:	4619      	mov	r1, r3
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f000 fd0e 	bl	800194c <VL53L1_set_user_zone>
 8000f30:	4603      	mov	r3, r0
 8000f32:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8000f34:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3710      	adds	r7, #16
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <VL53L1_GetSequenceStepEnable>:
}


VL53L1_Error VL53L1_GetSequenceStepEnable(VL53L1_DEV Dev,
	VL53L1_SequenceStepId SequenceStepId, uint8_t *pSequenceStepEnabled)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	460b      	mov	r3, r1
 8000f4a:	607a      	str	r2, [r7, #4]
 8000f4c:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L1_get_sequence_config_bit(Dev,
 8000f52:	7afb      	ldrb	r3, [r7, #11]
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	4619      	mov	r1, r3
 8000f58:	68f8      	ldr	r0, [r7, #12]
 8000f5a:	f000 fcc0 	bl	80018de <VL53L1_get_sequence_config_bit>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	75fb      	strb	r3, [r7, #23]
		(VL53L1_DeviceSequenceConfig)SequenceStepId,
		pSequenceStepEnabled);

	LOG_FUNCTION_END(Status);
	return Status;
 8000f62:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3718      	adds	r7, #24
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <ChangePresetMode>:
	LOG_FUNCTION_END(Status);
	return Status;
}

static VL53L1_Error ChangePresetMode(VL53L1_DEV Dev)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b08a      	sub	sp, #40	; 0x28
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000f76:	2300      	movs	r3, #0
 8000f78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t DeviceMeasurementMode;
	uint32_t inter_measurement_period_ms;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_user_zone(Dev, &user_zone);
 8000f7c:	f107 0318 	add.w	r3, r7, #24
 8000f80:	4619      	mov	r1, r3
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f000 fd05 	bl	8001992 <VL53L1_get_user_zone>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	/*  Initialize variables fix ticket EwokP #475395 */
	PresetMode = VL53L1DevDataGet(Dev,
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 8000f94:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			CurrentParameters.PresetMode);
	NewDistanceMode = VL53L1DevDataGet(Dev,
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f893 337f 	ldrb.w	r3, [r3, #895]	; 0x37f
 8000f9e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			CurrentParameters.NewDistanceMode);
	/*  End of Initialize variables fix ticket EwokP #475395 */
	if (Status == VL53L1_ERROR_NONE)
 8000fa2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d10b      	bne.n	8000fc2 <ChangePresetMode+0x54>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 8000faa:	f107 0314 	add.w	r3, r7, #20
 8000fae:	f107 0210 	add.w	r2, r7, #16
 8000fb2:	f107 010c 	add.w	r1, r7, #12
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f000 fc26 	bl	8001808 <VL53L1_get_timeouts_us>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53L1_ERROR_NONE)
 8000fc2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d105      	bne.n	8000fd6 <ChangePresetMode+0x68>
		Status = VL53L1_stop_range(Dev);
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f001 f9fa 	bl	80023c4 <VL53L1_stop_range>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (Status == VL53L1_ERROR_NONE)
 8000fd6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d107      	bne.n	8000fee <ChangePresetMode+0x80>
		Status = VL53L1_WaitUs(Dev, 500);
 8000fde:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f004 fd52 	bl	8005a8c <VL53L1_WaitUs>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (Status == VL53L1_ERROR_NONE) {
 8000fee:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d10d      	bne.n	8001012 <ChangePresetMode+0xa4>
		inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	695b      	ldr	r3, [r3, #20]
 8000ffa:	623b      	str	r3, [r7, #32]
					LLData.inter_measurement_period_ms);

		Status = SetPresetMode(Dev,
 8000ffc:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001000:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001004:	6a3b      	ldr	r3, [r7, #32]
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff fc02 	bl	8000810 <SetPresetMode>
 800100c:	4603      	mov	r3, r0
 800100e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				PresetMode,
				NewDistanceMode,
				inter_measurement_period_ms);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8001012:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001016:	2b00      	cmp	r3, #0
 8001018:	d10f      	bne.n	800103a <ChangePresetMode+0xcc>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 800101a:	68f9      	ldr	r1, [r7, #12]
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f000 fbb9 	bl	8001798 <VL53L1_set_timeouts_us>
 8001026:	4603      	mov	r3, r0
 8001028:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			MmTimeoutUs, TimingBudget);

		if (Status == VL53L1_ERROR_NONE)
 800102c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001030:	2b00      	cmp	r3, #0
 8001032:	d102      	bne.n	800103a <ChangePresetMode+0xcc>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 8001034:	697a      	ldr	r2, [r7, #20]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	611a      	str	r2, [r3, #16]
				TimingBudget);
	}

	if (Status == VL53L1_ERROR_NONE)
 800103a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800103e:	2b00      	cmp	r3, #0
 8001040:	d108      	bne.n	8001054 <ChangePresetMode+0xe6>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 8001042:	f107 0318 	add.w	r3, r7, #24
 8001046:	4619      	mov	r1, r3
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f000 fc7f 	bl	800194c <VL53L1_set_user_zone>
 800104e:	4603      	mov	r3, r0
 8001050:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (Status == VL53L1_ERROR_NONE) {
 8001054:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001058:	2b00      	cmp	r3, #0
 800105a:	d10b      	bne.n	8001074 <ChangePresetMode+0x106>
		DeviceMeasurementMode = VL53L1DevDataGet(Dev,
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	789b      	ldrb	r3, [r3, #2]
 8001060:	77fb      	strb	r3, [r7, #31]
				LLData.measurement_mode);

		Status = VL53L1_init_and_start_range(
 8001062:	7ffb      	ldrb	r3, [r7, #31]
 8001064:	2206      	movs	r2, #6
 8001066:	4619      	mov	r1, r3
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f000 ff81 	bl	8001f70 <VL53L1_init_and_start_range>
 800106e:	4603      	mov	r3, r0
 8001070:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				Dev,
				DeviceMeasurementMode,
				VL53L1_DEVICECONFIGLEVEL_FULL);
	}

	if (Status == VL53L1_ERROR_NONE)
 8001074:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001078:	2b00      	cmp	r3, #0
 800107a:	d104      	bne.n	8001086 <ChangePresetMode+0x118>
		VL53L1DevDataSet(Dev,
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001082:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
			CurrentParameters.InternalDistanceMode,
			NewDistanceMode);

	LOG_FUNCTION_END(Status);
	return Status;
 8001086:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800108a:	4618      	mov	r0, r3
 800108c:	3728      	adds	r7, #40	; 0x28
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <VL53L1_ClearInterruptAndStartMeasurement>:


VL53L1_Error VL53L1_ClearInterruptAndStartMeasurement(VL53L1_DEV Dev)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b084      	sub	sp, #16
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800109a:	2300      	movs	r3, #0
 800109c:	73fb      	strb	r3, [r7, #15]
	VL53L1_DistanceModes InternalDistanceMode;
	VL53L1_DistanceModes NewDistanceMode;

	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	789b      	ldrb	r3, [r3, #2]
 80010a2:	73bb      	strb	r3, [r7, #14]
	InternalDistanceMode = VL53L1DevDataGet(Dev,
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f893 337e 	ldrb.w	r3, [r3, #894]	; 0x37e
 80010aa:	737b      	strb	r3, [r7, #13]
			CurrentParameters.InternalDistanceMode);
	NewDistanceMode = VL53L1DevDataGet(Dev,
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f893 337f 	ldrb.w	r3, [r3, #895]	; 0x37f
 80010b2:	733b      	strb	r3, [r7, #12]
			CurrentParameters.NewDistanceMode);

	if (NewDistanceMode != InternalDistanceMode)
 80010b4:	7b3a      	ldrb	r2, [r7, #12]
 80010b6:	7b7b      	ldrb	r3, [r7, #13]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d005      	beq.n	80010c8 <VL53L1_ClearInterruptAndStartMeasurement+0x36>
		Status = ChangePresetMode(Dev);
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f7ff ff56 	bl	8000f6e <ChangePresetMode>
 80010c2:	4603      	mov	r3, r0
 80010c4:	73fb      	strb	r3, [r7, #15]
 80010c6:	e006      	b.n	80010d6 <VL53L1_ClearInterruptAndStartMeasurement+0x44>
	else
		Status = VL53L1_clear_interrupt_and_enable_next_range(
 80010c8:	7bbb      	ldrb	r3, [r7, #14]
 80010ca:	4619      	mov	r1, r3
 80010cc:	6878      	ldr	r0, [r7, #4]
 80010ce:	f001 fad8 	bl	8002682 <VL53L1_clear_interrupt_and_enable_next_range>
 80010d2:	4603      	mov	r3, r0
 80010d4:	73fb      	strb	r3, [r7, #15]
						Dev,
						DeviceMeasurementMode);

	LOG_FUNCTION_END(Status);
	return Status;
 80010d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3710      	adds	r7, #16
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <VL53L1_GetMeasurementDataReady>:


VL53L1_Error VL53L1_GetMeasurementDataReady(VL53L1_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b084      	sub	sp, #16
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80010ec:	2300      	movs	r3, #0
 80010ee:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_is_new_data_ready(Dev, pMeasurementDataReady);
 80010f0:	6839      	ldr	r1, [r7, #0]
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f004 faf9 	bl	80056ea <VL53L1_is_new_data_ready>
 80010f8:	4603      	mov	r3, r0
 80010fa:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80010fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <ComputeRQL>:


static uint8_t ComputeRQL(uint8_t active_results,
		uint8_t FilteredRangeStatus,
		VL53L1_range_data_t *presults_data)
{
 8001108:	b480      	push	{r7}
 800110a:	b08d      	sub	sp, #52	; 0x34
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	603a      	str	r2, [r7, #0]
 8001112:	71fb      	strb	r3, [r7, #7]
 8001114:	460b      	mov	r3, r1
 8001116:	71bb      	strb	r3, [r7, #6]
	int16_t SRL = 300;
 8001118:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800111c:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t SRAS = 30;
 800111e:	231e      	movs	r3, #30
 8001120:	847b      	strh	r3, [r7, #34]	; 0x22
	FixPoint1616_t RAS;
	FixPoint1616_t SRQL;
	FixPoint1616_t GI =   7713587; /* 117.7 * 65536 */
 8001122:	4b34      	ldr	r3, [pc, #208]	; (80011f4 <ComputeRQL+0xec>)
 8001124:	61fb      	str	r3, [r7, #28]
	FixPoint1616_t GGm =  3198157; /* 48.8 * 65536 */
 8001126:	4b34      	ldr	r3, [pc, #208]	; (80011f8 <ComputeRQL+0xf0>)
 8001128:	61bb      	str	r3, [r7, #24]
	FixPoint1616_t LRAP = 6554;    /* 0.1 * 65536 */
 800112a:	f641 139a 	movw	r3, #6554	; 0x199a
 800112e:	617b      	str	r3, [r7, #20]
	FixPoint1616_t partial;
	uint8_t finalvalue;
	uint8_t returnvalue;

	if (active_results == 0)
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d103      	bne.n	800113e <ComputeRQL+0x36>
		returnvalue = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800113c:	e052      	b.n	80011e4 <ComputeRQL+0xdc>
	else if (FilteredRangeStatus == VL53L1_DEVICEERROR_PHASECONSISTENCY)
 800113e:	79bb      	ldrb	r3, [r7, #6]
 8001140:	2b07      	cmp	r3, #7
 8001142:	d103      	bne.n	800114c <ComputeRQL+0x44>
		returnvalue = 50;
 8001144:	2332      	movs	r3, #50	; 0x32
 8001146:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800114a:	e04b      	b.n	80011e4 <ComputeRQL+0xdc>
	else {
		if (presults_data->median_range_mm < SRL)
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8001152:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8001156:	429a      	cmp	r2, r3
 8001158:	dd03      	ble.n	8001162 <ComputeRQL+0x5a>
			RAS = SRAS * 65536;
 800115a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800115c:	041b      	lsls	r3, r3, #16
 800115e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001160:	e007      	b.n	8001172 <ComputeRQL+0x6a>
		else
			RAS = LRAP * presults_data->median_range_mm;
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8001168:	461a      	mov	r2, r3
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	fb03 f302 	mul.w	r3, r3, r2
 8001170:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Fix1616 + (fix1616 * uint16_t / fix1616) * 65536 = fix1616 */
		if (RAS != 0) {
 8001172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001174:	2b00      	cmp	r3, #0
 8001176:	d020      	beq.n	80011ba <ComputeRQL+0xb2>
			partial = (GGm * presults_data->sigma_mm);
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800117c:	461a      	mov	r2, r3
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	fb03 f302 	mul.w	r3, r3, r2
 8001184:	613b      	str	r3, [r7, #16]
			partial = partial + (RAS >> 1);
 8001186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001188:	085b      	lsrs	r3, r3, #1
 800118a:	693a      	ldr	r2, [r7, #16]
 800118c:	4413      	add	r3, r2
 800118e:	613b      	str	r3, [r7, #16]
			partial = partial / RAS;
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001194:	fbb2 f3f3 	udiv	r3, r2, r3
 8001198:	613b      	str	r3, [r7, #16]
			partial = partial * 65536;
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	041b      	lsls	r3, r3, #16
 800119e:	613b      	str	r3, [r7, #16]
			if (partial <= GI)
 80011a0:	693a      	ldr	r2, [r7, #16]
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d804      	bhi.n	80011b2 <ComputeRQL+0xaa>
				SRQL = GI - partial;
 80011a8:	69fa      	ldr	r2, [r7, #28]
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80011b0:	e006      	b.n	80011c0 <ComputeRQL+0xb8>
			else
				SRQL = 50 * 65536;
 80011b2:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 80011b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80011b8:	e002      	b.n	80011c0 <ComputeRQL+0xb8>
		} else
			SRQL = 100 * 65536;
 80011ba:	f44f 03c8 	mov.w	r3, #6553600	; 0x640000
 80011be:	62bb      	str	r3, [r7, #40]	; 0x28

		finalvalue = (uint8_t)(SRQL >> 16);
 80011c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011c2:	0c1b      	lsrs	r3, r3, #16
 80011c4:	73fb      	strb	r3, [r7, #15]
		returnvalue = MAX(50, MIN(100, finalvalue));
 80011c6:	7bfb      	ldrb	r3, [r7, #15]
 80011c8:	2b64      	cmp	r3, #100	; 0x64
 80011ca:	d802      	bhi.n	80011d2 <ComputeRQL+0xca>
 80011cc:	7bfb      	ldrb	r3, [r7, #15]
 80011ce:	2b32      	cmp	r3, #50	; 0x32
 80011d0:	dd05      	ble.n	80011de <ComputeRQL+0xd6>
 80011d2:	7bfb      	ldrb	r3, [r7, #15]
 80011d4:	2b64      	cmp	r3, #100	; 0x64
 80011d6:	bf28      	it	cs
 80011d8:	2364      	movcs	r3, #100	; 0x64
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	e000      	b.n	80011e0 <ComputeRQL+0xd8>
 80011de:	2332      	movs	r3, #50	; 0x32
 80011e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return returnvalue;
 80011e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3734      	adds	r7, #52	; 0x34
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr
 80011f4:	0075b333 	.word	0x0075b333
 80011f8:	0030cccd 	.word	0x0030cccd

080011fc <ConvertStatusLite>:


static uint8_t ConvertStatusLite(uint8_t FilteredRangeStatus)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	71fb      	strb	r3, [r7, #7]
	uint8_t RangeStatus;

	switch (FilteredRangeStatus) {
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	3b04      	subs	r3, #4
 800120a:	2b0f      	cmp	r3, #15
 800120c:	d83d      	bhi.n	800128a <ConvertStatusLite+0x8e>
 800120e:	a201      	add	r2, pc, #4	; (adr r2, 8001214 <ConvertStatusLite+0x18>)
 8001210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001214:	08001267 	.word	0x08001267
 8001218:	08001261 	.word	0x08001261
 800121c:	0800126d 	.word	0x0800126d
 8001220:	08001273 	.word	0x08001273
 8001224:	0800127f 	.word	0x0800127f
 8001228:	08001285 	.word	0x08001285
 800122c:	0800128b 	.word	0x0800128b
 8001230:	0800128b 	.word	0x0800128b
 8001234:	08001279 	.word	0x08001279
 8001238:	0800128b 	.word	0x0800128b
 800123c:	0800128b 	.word	0x0800128b
 8001240:	0800128b 	.word	0x0800128b
 8001244:	0800128b 	.word	0x0800128b
 8001248:	0800128b 	.word	0x0800128b
 800124c:	08001255 	.word	0x08001255
 8001250:	0800125b 	.word	0x0800125b
	case VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY:
		RangeStatus = VL53L1_RANGESTATUS_SYNCRONISATION_INT;
 8001254:	230a      	movs	r3, #10
 8001256:	73fb      	strb	r3, [r7, #15]
		break;
 8001258:	e019      	b.n	800128e <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_NO_WRAP_CHECK_FAIL;
 800125a:	2306      	movs	r3, #6
 800125c:	73fb      	strb	r3, [r7, #15]
		break;
 800125e:	e016      	b.n	800128e <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEPHASECHECK:
		RangeStatus = VL53L1_RANGESTATUS_OUTOFBOUNDS_FAIL;
 8001260:	2304      	movs	r3, #4
 8001262:	73fb      	strb	r3, [r7, #15]
		break;
 8001264:	e013      	b.n	800128e <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MSRCNOTARGET:
		RangeStatus = VL53L1_RANGESTATUS_SIGNAL_FAIL;
 8001266:	2302      	movs	r3, #2
 8001268:	73fb      	strb	r3, [r7, #15]
		break;
 800126a:	e010      	b.n	800128e <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK:
		RangeStatus = VL53L1_RANGESTATUS_SIGMA_FAIL;
 800126c:	2301      	movs	r3, #1
 800126e:	73fb      	strb	r3, [r7, #15]
		break;
 8001270:	e00d      	b.n	800128e <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_PHASECONSISTENCY:
		RangeStatus = VL53L1_RANGESTATUS_WRAP_TARGET_FAIL;
 8001272:	2307      	movs	r3, #7
 8001274:	73fb      	strb	r3, [r7, #15]
		break;
 8001276:	e00a      	b.n	800128e <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEIGNORETHRESHOLD:
		RangeStatus = VL53L1_RANGESTATUS_XTALK_SIGNAL_FAIL;
 8001278:	2309      	movs	r3, #9
 800127a:	73fb      	strb	r3, [r7, #15]
		break;
 800127c:	e007      	b.n	800128e <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MINCLIP:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_MIN_RANGE_CLIPPED;
 800127e:	2303      	movs	r3, #3
 8001280:	73fb      	strb	r3, [r7, #15]
		break;
 8001282:	e004      	b.n	800128e <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 8001284:	2300      	movs	r3, #0
 8001286:	73fb      	strb	r3, [r7, #15]
		break;
 8001288:	e001      	b.n	800128e <ConvertStatusLite+0x92>
	default:
		RangeStatus = VL53L1_RANGESTATUS_NONE;
 800128a:	23ff      	movs	r3, #255	; 0xff
 800128c:	73fb      	strb	r3, [r7, #15]
	}

	return RangeStatus;
 800128e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001290:	4618      	mov	r0, r3
 8001292:	3714      	adds	r7, #20
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <SetSimpleData>:

static VL53L1_Error SetSimpleData(VL53L1_DEV Dev,
	uint8_t active_results, uint8_t device_status,
	VL53L1_range_data_t *presults_data,
	VL53L1_RangingMeasurementData_t *pRangeData)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08c      	sub	sp, #48	; 0x30
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	607b      	str	r3, [r7, #4]
 80012a6:	460b      	mov	r3, r1
 80012a8:	72fb      	strb	r3, [r7, #11]
 80012aa:	4613      	mov	r3, r2
 80012ac:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80012ae:	2300      	movs	r3, #0
 80012b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	FixPoint1616_t SignalRate;
	FixPoint1616_t TempFix1616;
	FixPoint1616_t LimitCheckValue;
	int16_t Range;

	pRangeData->TimeStamp = presults_data->time_stamp;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	685a      	ldr	r2, [r3, #4]
 80012b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012ba:	601a      	str	r2, [r3, #0]

	FilteredRangeStatus = presults_data->range_status & 0x1F;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80012c2:	f003 031f 	and.w	r3, r3, #31
 80012c6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

	pRangeData->RangeQualityLevel = ComputeRQL(active_results,
 80012ca:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 80012ce:	7afb      	ldrb	r3, [r7, #11]
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff ff18 	bl	8001108 <ComputeRQL>
 80012d8:	4603      	mov	r3, r0
 80012da:	461a      	mov	r2, r3
 80012dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012de:	715a      	strb	r2, [r3, #5]
					FilteredRangeStatus,
					presults_data);

	SignalRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80012e4:	025b      	lsls	r3, r3, #9
 80012e6:	62bb      	str	r3, [r7, #40]	; 0x28
		presults_data->peak_signal_count_rate_mcps);
	pRangeData->SignalRateRtnMegaCps
		= SignalRate;
 80012e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012ec:	609a      	str	r2, [r3, #8]

	AmbientRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80012f2:	025b      	lsls	r3, r3, #9
 80012f4:	627b      	str	r3, [r7, #36]	; 0x24
		presults_data->ambient_count_rate_mcps);
	pRangeData->AmbientRateRtnMegaCps = AmbientRate;
 80012f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012fa:	60da      	str	r2, [r3, #12]

	pRangeData->EffectiveSpadRtnCount =
		presults_data->actual_effective_spads;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	8a1a      	ldrh	r2, [r3, #16]
	pRangeData->EffectiveSpadRtnCount =
 8001300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001302:	821a      	strh	r2, [r3, #16]

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001308:	025b      	lsls	r3, r3, #9
 800130a:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);

	pRangeData->SigmaMilliMeter = TempFix1616;
 800130c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800130e:	6a3a      	ldr	r2, [r7, #32]
 8001310:	615a      	str	r2, [r3, #20]

	pRangeData->RangeMilliMeter = presults_data->median_range_mm;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	f9b3 203c 	ldrsh.w	r2, [r3, #60]	; 0x3c
 8001318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800131a:	831a      	strh	r2, [r3, #24]

	pRangeData->RangeFractionalPart = 0;
 800131c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800131e:	2200      	movs	r2, #0
 8001320:	769a      	strb	r2, [r3, #26]

	/* Treat device error status first */
	switch (device_status) {
 8001322:	7abb      	ldrb	r3, [r7, #10]
 8001324:	3b01      	subs	r3, #1
 8001326:	2b10      	cmp	r3, #16
 8001328:	d82c      	bhi.n	8001384 <SetSimpleData+0xe8>
 800132a:	a201      	add	r2, pc, #4	; (adr r2, 8001330 <SetSimpleData+0x94>)
 800132c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001330:	08001375 	.word	0x08001375
 8001334:	08001375 	.word	0x08001375
 8001338:	08001375 	.word	0x08001375
 800133c:	08001385 	.word	0x08001385
 8001340:	08001385 	.word	0x08001385
 8001344:	08001385 	.word	0x08001385
 8001348:	08001385 	.word	0x08001385
 800134c:	08001385 	.word	0x08001385
 8001350:	08001385 	.word	0x08001385
 8001354:	08001385 	.word	0x08001385
 8001358:	08001385 	.word	0x08001385
 800135c:	08001385 	.word	0x08001385
 8001360:	0800137d 	.word	0x0800137d
 8001364:	08001385 	.word	0x08001385
 8001368:	08001385 	.word	0x08001385
 800136c:	08001385 	.word	0x08001385
 8001370:	08001375 	.word	0x08001375
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_VCSELCONTINUITYTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_HARDWARE_FAIL;
 8001374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001376:	2205      	movs	r2, #5
 8001378:	76da      	strb	r2, [r3, #27]
		break;
 800137a:	e006      	b.n	800138a <SetSimpleData+0xee>
	case VL53L1_DEVICEERROR_USERROICLIP:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_MIN_RANGE_FAIL;
 800137c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800137e:	220d      	movs	r2, #13
 8001380:	76da      	strb	r2, [r3, #27]
		break;
 8001382:	e002      	b.n	800138a <SetSimpleData+0xee>
	default:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 8001384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001386:	2200      	movs	r2, #0
 8001388:	76da      	strb	r2, [r3, #27]
	}

	/* Now deal with range status according to the ranging preset */
	if (pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) {
 800138a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800138c:	7edb      	ldrb	r3, [r3, #27]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d108      	bne.n	80013a4 <SetSimpleData+0x108>
			pRangeData->RangeStatus =
				ConvertStatusLite(FilteredRangeStatus);
 8001392:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff ff30 	bl	80011fc <ConvertStatusLite>
 800139c:	4603      	mov	r3, r0
 800139e:	461a      	mov	r2, r3
			pRangeData->RangeStatus =
 80013a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013a2:	76da      	strb	r2, [r3, #27]
	}

	/* Update current Limit Check */
	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80013a8:	025b      	lsls	r3, r3, #9
 80013aa:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	6a3a      	ldr	r2, [r7, #32]
 80013b0:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
		TempFix1616);

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80013b8:	025b      	lsls	r3, r3, #9
 80013ba:	623b      	str	r3, [r7, #32]
			presults_data->peak_signal_count_rate_mcps);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	6a3a      	ldr	r2, [r7, #32]
 80013c0:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
		TempFix1616);

	/* Update Limit Check Status */
	/* Sigma */
	VL53L1_GetLimitCheckValue(Dev,
 80013c4:	f107 0314 	add.w	r3, r7, #20
 80013c8:	461a      	mov	r2, r3
 80013ca:	2100      	movs	r1, #0
 80013cc:	68f8      	ldr	r0, [r7, #12]
 80013ce:	f7ff fd0c 	bl	8000dea <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&LimitCheckValue);

	SigmaLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK)
			? 1 : 0;
 80013d2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80013d6:	2b06      	cmp	r3, #6
 80013d8:	bf0c      	ite	eq
 80013da:	2301      	moveq	r3, #1
 80013dc:	2300      	movne	r3, #0
 80013de:	b2db      	uxtb	r3, r3
	SigmaLimitflag = (FilteredRangeStatus ==
 80013e0:	77fb      	strb	r3, [r7, #31]

	VL53L1_GetLimitCheckEnable(Dev,
 80013e2:	f107 0319 	add.w	r3, r7, #25
 80013e6:	461a      	mov	r2, r3
 80013e8:	2100      	movs	r1, #0
 80013ea:	68f8      	ldr	r0, [r7, #12]
 80013ec:	f7ff fca1 	bl	8000d32 <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SigmaLimitflag == 1)) ? 1 : 0;
 80013f0:	7e7b      	ldrb	r3, [r7, #25]
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d104      	bne.n	8001400 <SetSimpleData+0x164>
 80013f6:	7ffb      	ldrb	r3, [r7, #31]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d101      	bne.n	8001400 <SetSimpleData+0x164>
 80013fc:	2301      	movs	r3, #1
 80013fe:	e000      	b.n	8001402 <SetSimpleData+0x166>
 8001400:	2300      	movs	r3, #0
 8001402:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	7fba      	ldrb	r2, [r7, #30]
 8001408:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

	/* Signal Rate */
	VL53L1_GetLimitCheckValue(Dev,
 800140c:	f107 0314 	add.w	r3, r7, #20
 8001410:	461a      	mov	r2, r3
 8001412:	2101      	movs	r1, #1
 8001414:	68f8      	ldr	r0, [r7, #12]
 8001416:	f7ff fce8 	bl	8000dea <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&LimitCheckValue);

	SignalLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_MSRCNOTARGET)
			? 1 : 0;
 800141a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800141e:	2b04      	cmp	r3, #4
 8001420:	bf0c      	ite	eq
 8001422:	2301      	moveq	r3, #1
 8001424:	2300      	movne	r3, #0
 8001426:	b2db      	uxtb	r3, r3
	SignalLimitflag = (FilteredRangeStatus ==
 8001428:	777b      	strb	r3, [r7, #29]

	VL53L1_GetLimitCheckEnable(Dev,
 800142a:	f107 0319 	add.w	r3, r7, #25
 800142e:	461a      	mov	r2, r3
 8001430:	2101      	movs	r1, #1
 8001432:	68f8      	ldr	r0, [r7, #12]
 8001434:	f7ff fc7d 	bl	8000d32 <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SignalLimitflag == 1)) ? 1 : 0;
 8001438:	7e7b      	ldrb	r3, [r7, #25]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d104      	bne.n	8001448 <SetSimpleData+0x1ac>
 800143e:	7f7b      	ldrb	r3, [r7, #29]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d101      	bne.n	8001448 <SetSimpleData+0x1ac>
 8001444:	2301      	movs	r3, #1
 8001446:	e000      	b.n	800144a <SetSimpleData+0x1ae>
 8001448:	2300      	movs	r3, #0
 800144a:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	7fba      	ldrb	r2, [r7, #30]
 8001450:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, Temp8);

	Range = pRangeData->RangeMilliMeter;
 8001454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001456:	8b1b      	ldrh	r3, [r3, #24]
 8001458:	837b      	strh	r3, [r7, #26]
	if ((pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) &&
 800145a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800145c:	7edb      	ldrb	r3, [r3, #27]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d110      	bne.n	8001484 <SetSimpleData+0x1e8>
 8001462:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001466:	2b00      	cmp	r3, #0
 8001468:	da0c      	bge.n	8001484 <SetSimpleData+0x1e8>
		(Range < 0)) {
		if (Range < BDTable[VL53L1_TUNING_PROXY_MIN])
 800146a:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800146e:	4b08      	ldr	r3, [pc, #32]	; (8001490 <SetSimpleData+0x1f4>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	429a      	cmp	r2, r3
 8001474:	da03      	bge.n	800147e <SetSimpleData+0x1e2>
			pRangeData->RangeStatus =
 8001476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001478:	220e      	movs	r2, #14
 800147a:	76da      	strb	r2, [r3, #27]
 800147c:	e002      	b.n	8001484 <SetSimpleData+0x1e8>
					VL53L1_RANGESTATUS_RANGE_INVALID;
		else
			pRangeData->RangeMilliMeter = 0;
 800147e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001480:	2200      	movs	r2, #0
 8001482:	831a      	strh	r2, [r3, #24]
	}

	return Status;
 8001484:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001488:	4618      	mov	r0, r3
 800148a:	3730      	adds	r7, #48	; 0x30
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20000000 	.word	0x20000000

08001494 <VL53L1_GetRangingMeasurementData>:



VL53L1_Error VL53L1_GetRangingMeasurementData(VL53L1_DEV Dev,
	VL53L1_RangingMeasurementData_t *pRangingMeasurementData)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b0a8      	sub	sp, #160	; 0xa0
 8001498:	af02      	add	r7, sp, #8
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800149e:	2300      	movs	r3, #0
 80014a0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	VL53L1_range_results_t       results;
	VL53L1_range_results_t       *presults = &results;
 80014a4:	f107 0308 	add.w	r3, r7, #8
 80014a8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	LOG_FUNCTION_START("");


	/* Clear Ranging Data */
	memset(pRangingMeasurementData, 0xFF,
 80014ac:	221c      	movs	r2, #28
 80014ae:	21ff      	movs	r1, #255	; 0xff
 80014b0:	6838      	ldr	r0, [r7, #0]
 80014b2:	f008 fc06 	bl	8009cc2 <memset>
		sizeof(VL53L1_RangingMeasurementData_t));

	/* Get Ranging Data */
	Status = VL53L1_get_device_results(
 80014b6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80014ba:	2102      	movs	r1, #2
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f001 f862 	bl	8002586 <VL53L1_get_device_results>
 80014c2:	4603      	mov	r3, r0
 80014c4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			Dev,
			VL53L1_DEVICERESULTSLEVEL_FULL,
			presults);

	if (Status == VL53L1_ERROR_NONE) {
 80014c8:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d117      	bne.n	8001500 <VL53L1_GetRangingMeasurementData+0x6c>
		pRangingMeasurementData->StreamCount = presults->stream_count;
 80014d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80014d4:	789a      	ldrb	r2, [r3, #2]
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	711a      	strb	r2, [r3, #4]

		/* in case of lite ranging or autonomous the following function
		 * returns index = 0
		 */
		presults_data = &(presults->data[0]);
 80014da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80014de:	3304      	adds	r3, #4
 80014e0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		Status = SetSimpleData(Dev, 1,
 80014e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80014e8:	78da      	ldrb	r2, [r3, #3]
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	9300      	str	r3, [sp, #0]
 80014ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80014f2:	2101      	movs	r1, #1
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	f7ff fed1 	bl	800129c <SetSimpleData>
 80014fa:	4603      	mov	r3, r0
 80014fc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
				presults_data,
				pRangingMeasurementData);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8001500:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
}
 8001504:	4618      	mov	r0, r3
 8001506:	3798      	adds	r7, #152	; 0x98
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}

0800150c <VL53L1_data_init>:


VL53L1_Error VL53L1_data_init(
	VL53L1_DEV        Dev,
	uint8_t           read_p2p_data)
{
 800150c:	b5b0      	push	{r4, r5, r7, lr}
 800150e:	b088      	sub	sp, #32
 8001510:	af04      	add	r7, sp, #16
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	460b      	mov	r3, r1
 8001516:	70fb      	strb	r3, [r7, #3]
	/*
	 * Initialise pdev data structure
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8001518:	2300      	movs	r3, #0
 800151a:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t    *pdev =
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	60bb      	str	r3, [r7, #8]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_init_ll_driver_state(
 8001520:	2162      	movs	r1, #98	; 0x62
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f002 f8f4 	bl	8003710 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_UNKNOWN);

	pdev->wait_method             = VL53L1_WAIT_METHOD_BLOCKING;
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	2200      	movs	r2, #0
 800152c:	701a      	strb	r2, [r3, #0]
	pdev->preset_mode             = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	2201      	movs	r2, #1
 8001532:	705a      	strb	r2, [r3, #1]
	pdev->measurement_mode        = VL53L1_DEVICEMEASUREMENTMODE_STOP;
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	2200      	movs	r2, #0
 8001538:	709a      	strb	r2, [r3, #2]

	pdev->offset_calibration_mode =
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	2201      	movs	r2, #1
 800153e:	70da      	strb	r2, [r3, #3]
		VL53L1_OFFSETCALIBRATIONMODE__MM1_MM2__STANDARD;
	pdev->offset_correction_mode  =
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	2201      	movs	r2, #1
 8001544:	711a      	strb	r2, [r3, #4]
		VL53L1_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS;

	pdev->phasecal_config_timeout_us  =  1000;
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800154c:	609a      	str	r2, [r3, #8]
	pdev->mm_config_timeout_us        =  2000;
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001554:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = 13000;
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800155c:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms =   100;
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	2264      	movs	r2, #100	; 0x64
 8001562:	615a      	str	r2, [r3, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800156a:	831a      	strh	r2, [r3, #24]
	pdev->debug_mode                  =  0x00;
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	2200      	movs	r2, #0
 8001570:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/* initialise gain calibration values to tuning parameter values */

	pdev->gain_cal.standard_ranging_gain_factor =
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	f240 72db 	movw	r2, #2011	; 0x7db
 800157a:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
			VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR_DEFAULT;

	/*
	 * Initialise version structure
	 */
	VL53L1_init_version(Dev);
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f002 f8aa 	bl	80036d8 <VL53L1_init_version>
	 *
	 *  Contains the key NVM data e.g identification info fast oscillator
	 *  freq, max trim and laser safety info
	 */

	if (read_p2p_data > 0 && status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8001584:	78fb      	ldrb	r3, [r7, #3]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d008      	beq.n	800159c <VL53L1_data_init+0x90>
 800158a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d104      	bne.n	800159c <VL53L1_data_init+0x90>
			status = VL53L1_read_p2p_data(Dev);
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f000 f857 	bl	8001646 <VL53L1_read_p2p_data>
 8001598:	4603      	mov	r3, r0
 800159a:	73fb      	strb	r3, [r7, #15]

	/* Initialise Ref SPAD Char configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_refspadchar_config_struct(
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	f503 7388 	add.w	r3, r3, #272	; 0x110
	status =
 80015a2:	4618      	mov	r0, r3
 80015a4:	f001 fbda 	bl	8002d5c <VL53L1_init_refspadchar_config_struct>
 80015a8:	4603      	mov	r3, r0
 80015aa:	73fb      	strb	r3, [r7, #15]
#endif

	/* Initialise SPAD Self Check (SSC) configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_ssc_config_struct(
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	f503 7390 	add.w	r3, r3, #288	; 0x120
	status =
 80015b2:	4618      	mov	r0, r3
 80015b4:	f001 fbf6 	bl	8002da4 <VL53L1_init_ssc_config_struct>
 80015b8:	4603      	mov	r3, r0
 80015ba:	73fb      	strb	r3, [r7, #15]

	/* Initialise Private Xtalk configuration structure
	 * - Fill with customer NVM data to begin
	 */
	status =
		VL53L1_init_xtalk_config_struct(
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	f103 0242 	add.w	r2, r3, #66	; 0x42
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	f503 7396 	add.w	r3, r3, #300	; 0x12c
	status =
 80015c8:	4619      	mov	r1, r3
 80015ca:	4610      	mov	r0, r2
 80015cc:	f001 fc0b 	bl	8002de6 <VL53L1_init_xtalk_config_struct>
 80015d0:	4603      	mov	r3, r0
 80015d2:	73fb      	strb	r3, [r7, #15]

	/* Initialise Offset Calibration configuration structure
	 */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_offset_cal_config_struct(
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	f503 73a2 	add.w	r3, r3, #324	; 0x144
	status =
 80015da:	4618      	mov	r0, r3
 80015dc:	f001 fc65 	bl	8002eaa <VL53L1_init_offset_cal_config_struct>
 80015e0:	4603      	mov	r3, r0
 80015e2:	73fb      	strb	r3, [r7, #15]

	/* Initialise Tuning Parameter structure
	 * - Added as part of Patch_AddingTuningParmStorage_11821
	 */
	status =
		VL53L1_init_tuning_parm_storage_struct(
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	33a4      	adds	r3, #164	; 0xa4
	status =
 80015e8:	4618      	mov	r0, r3
 80015ea:	f001 fc85 	bl	8002ef8 <VL53L1_init_tuning_parm_storage_struct>
 80015ee:	4603      	mov	r3, r0
 80015f0:	73fb      	strb	r3, [r7, #15]
			&(pdev->tuning_parms));

	status = VL53L1_set_vhv_loopbound(Dev,
 80015f2:	2120      	movs	r1, #32
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f000 fc9b 	bl	8001f30 <VL53L1_set_vhv_loopbound>
 80015fa:	4603      	mov	r3, r0
 80015fc:	73fb      	strb	r3, [r7, #15]
	/*
	 * Initialise default settings - much happen *after*
	 * reading /setting  of static_nvm_managed
	 */

	if (status == VL53L1_ERROR_NONE)
 80015fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d116      	bne.n	8001634 <VL53L1_data_init+0x128>
		status = VL53L1_set_preset_mode(
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	7858      	ldrb	r0, [r3, #1]
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	8b1c      	ldrh	r4, [r3, #24]
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	689d      	ldr	r5, [r3, #8]
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	68ba      	ldr	r2, [r7, #8]
 8001618:	6912      	ldr	r2, [r2, #16]
 800161a:	68b9      	ldr	r1, [r7, #8]
 800161c:	6949      	ldr	r1, [r1, #20]
 800161e:	9102      	str	r1, [sp, #8]
 8001620:	9201      	str	r2, [sp, #4]
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	462b      	mov	r3, r5
 8001626:	4622      	mov	r2, r4
 8001628:	4601      	mov	r1, r0
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f000 fab2 	bl	8001b94 <VL53L1_set_preset_mode>
 8001630:	4603      	mov	r3, r0
 8001632:	73fb      	strb	r3, [r7, #15]
						pdev->range_config_timeout_us,
						pdev->inter_measurement_period_ms);

	/* Initial Low Power Auto Mode data structures */
	/* Added for Patch_LowPowerAutoMode */
	VL53L1_low_power_auto_data_init(
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f002 fdb4 	bl	80041a2 <VL53L1_low_power_auto_data_init>

#endif

	LOG_FUNCTION_END(status);

	return status;
 800163a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800163e:	4618      	mov	r0, r3
 8001640:	3710      	adds	r7, #16
 8001642:	46bd      	mov	sp, r7
 8001644:	bdb0      	pop	{r4, r5, r7, pc}

08001646 <VL53L1_read_p2p_data>:


VL53L1_Error VL53L1_read_p2p_data(
	VL53L1_DEV        Dev)
{
 8001646:	b580      	push	{r7, lr}
 8001648:	b084      	sub	sp, #16
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
	 *
	 *  Contains the key NVM data e.g identification info
	 *  fast oscillator freq, max trim and laser safety info
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800164e:	2300      	movs	r3, #0
 8001650:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 8001656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d108      	bne.n	8001670 <VL53L1_read_p2p_data+0x2a>
		status = VL53L1_get_static_nvm_managed(
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8001664:	4619      	mov	r1, r3
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f002 fff0 	bl	800464c <VL53L1_get_static_nvm_managed>
 800166c:	4603      	mov	r3, r0
 800166e:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->stat_nvm));

	if (status == VL53L1_ERROR_NONE)
 8001670:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d107      	bne.n	8001688 <VL53L1_read_p2p_data+0x42>
		status = VL53L1_get_customer_nvm_managed(
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	3342      	adds	r3, #66	; 0x42
 800167c:	4619      	mov	r1, r3
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f003 f922 	bl	80048c8 <VL53L1_get_customer_nvm_managed>
 8001684:	4603      	mov	r3, r0
 8001686:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->customer));

	if (status == VL53L1_ERROR_NONE) {
 8001688:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d115      	bne.n	80016bc <VL53L1_read_p2p_data+0x76>

		status = VL53L1_get_nvm_copy_data(
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 8001696:	4619      	mov	r1, r3
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f003 fffb 	bl	8005694 <VL53L1_get_nvm_copy_data>
 800169e:	4603      	mov	r3, r0
 80016a0:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->nvm_copy_data));

		/* copy Return Good SPADs to buffer */
		if (status == VL53L1_ERROR_NONE)
 80016a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d108      	bne.n	80016bc <VL53L1_read_p2p_data+0x76>
			VL53L1_copy_rtn_good_spads_to_buffer(
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	f503 72fd 	add.w	r2, r3, #506	; 0x1fa
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	33f0      	adds	r3, #240	; 0xf0
 80016b4:	4619      	mov	r1, r3
 80016b6:	4610      	mov	r0, r2
 80016b8:	f002 f98d 	bl	80039d6 <VL53L1_copy_rtn_good_spads_to_buffer>

	/*
	 * read slow osc calibration value
	 * counts per ms
	 */
	if (status == VL53L1_ERROR_NONE)
 80016bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d109      	bne.n	80016d8 <VL53L1_read_p2p_data+0x92>
		status =
			VL53L1_RdWord(
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
		status =
 80016ca:	461a      	mov	r2, r3
 80016cc:	21de      	movs	r1, #222	; 0xde
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f004 f97c 	bl	80059cc <VL53L1_RdWord>
 80016d4:	4603      	mov	r3, r0
 80016d6:	73fb      	strb	r3, [r7, #15]

	/*
	 * Check if there a sensible value for osc_measured__fast_osc__frequency
	 */

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 80016de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016e2:	d204      	bcs.n	80016ee <VL53L1_read_p2p_data+0xa8>
			VL53L1_TRACE_LEVEL_WARNING,
			"\nInvalid %s value (0x%04X) - forcing to 0x%04X\n\n",
			"pdev->stat_nvm.osc_measured__fast_osc__frequency",
			pdev->stat_nvm.osc_measured__fast_osc__frequency,
			0xBCCC);
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	f64b 42cc 	movw	r2, #48332	; 0xbccc
 80016ea:	f8a3 215e 	strh.w	r2, [r3, #350]	; 0x15e

	/*
	 * Get MM ROI - contains optical centre as SPAD number
	 */

	if (status == VL53L1_ERROR_NONE)
 80016ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d107      	bne.n	8001706 <VL53L1_read_p2p_data+0xc0>
		status =
			VL53L1_get_mode_mitigation_roi(
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	339e      	adds	r3, #158	; 0x9e
		status =
 80016fa:	4619      	mov	r1, r3
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f000 f96a 	bl	80019d6 <VL53L1_get_mode_mitigation_roi>
 8001702:	4603      	mov	r3, r0
 8001704:	73fb      	strb	r3, [r7, #15]

	/* catch parts where the optical centre is
	 * no programmed in to the NVM
	 */

	if (pdev->optical_centre.x_centre == 0 &&
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 800170c:	2b00      	cmp	r3, #0
 800170e:	d114      	bne.n	800173a <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.y_centre == 0) {
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
	if (pdev->optical_centre.x_centre == 0 &&
 8001716:	2b00      	cmp	r3, #0
 8001718:	d10f      	bne.n	800173a <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.x_centre =
				pdev->mm_roi.x_centre << 4;
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	f893 309e 	ldrb.w	r3, [r3, #158]	; 0x9e
 8001720:	011b      	lsls	r3, r3, #4
 8001722:	b2da      	uxtb	r2, r3
		pdev->optical_centre.x_centre =
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
		pdev->optical_centre.y_centre =
				pdev->mm_roi.y_centre << 4;
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
 8001730:	011b      	lsls	r3, r3, #4
 8001732:	b2da      	uxtb	r2, r3
		pdev->optical_centre.y_centre =
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
	}

	LOG_FUNCTION_END(status);

	return status;
 800173a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800173e:	4618      	mov	r0, r3
 8001740:	3710      	adds	r7, #16
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}

08001746 <VL53L1_set_inter_measurement_period_ms>:


VL53L1_Error VL53L1_set_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t                inter_measurement_period_ms)
{
 8001746:	b480      	push	{r7}
 8001748:	b085      	sub	sp, #20
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
 800174e:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001750:	2300      	movs	r3, #0
 8001752:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800175e:	2b00      	cmp	r3, #0
 8001760:	d101      	bne.n	8001766 <VL53L1_set_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8001762:	23f1      	movs	r3, #241	; 0xf1
 8001764:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE) {
 8001766:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d10c      	bne.n	8001788 <VL53L1_set_inter_measurement_period_ms+0x42>
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	683a      	ldr	r2, [r7, #0]
 8001772:	615a      	str	r2, [r3, #20]
		pdev->tim_cfg.system__intermeasurement_period = \
			inter_measurement_period_ms *
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800177a:	461a      	mov	r2, r3
			inter_measurement_period_ms *
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	fb03 f202 	mul.w	r2, r3, r2
		pdev->tim_cfg.system__intermeasurement_period = \
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	}

	LOG_FUNCTION_END(status);

	return status;
 8001788:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800178c:	4618      	mov	r0, r3
 800178e:	3714      	adds	r7, #20
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <VL53L1_set_timeouts_us>:
VL53L1_Error VL53L1_set_timeouts_us(
	VL53L1_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b088      	sub	sp, #32
 800179c:	af02      	add	r7, sp, #8
 800179e:	60f8      	str	r0, [r7, #12]
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	607a      	str	r2, [r7, #4]
 80017a4:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for setting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80017a6:	2300      	movs	r3, #0
 80017a8:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <VL53L1_set_timeouts_us+0x24>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 80017b8:	23f1      	movs	r3, #241	; 0xf1
 80017ba:	75fb      	strb	r3, [r7, #23]

	if (status == VL53L1_ERROR_NONE) {
 80017bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d11b      	bne.n	80017fc <VL53L1_set_timeouts_us+0x64>

		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	68ba      	ldr	r2, [r7, #8]
 80017c8:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	683a      	ldr	r2, [r7, #0]
 80017d4:	611a      	str	r2, [r3, #16]

		status =
			VL53L1_calc_timeout_register_values(
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	f8b3 115e 	ldrh.w	r1, [r3, #350]	; 0x15e
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	f502 72ce 	add.w	r2, r2, #412	; 0x19c
		status =
 80017e8:	9201      	str	r2, [sp, #4]
 80017ea:	9300      	str	r3, [sp, #0]
 80017ec:	460b      	mov	r3, r1
 80017ee:	683a      	ldr	r2, [r7, #0]
 80017f0:	6879      	ldr	r1, [r7, #4]
 80017f2:	68b8      	ldr	r0, [r7, #8]
 80017f4:	f002 fc07 	bl	8004006 <VL53L1_calc_timeout_register_values>
 80017f8:	4603      	mov	r3, r0
 80017fa:	75fb      	strb	r3, [r7, #23]
				&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 80017fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001800:	4618      	mov	r0, r3
 8001802:	3718      	adds	r7, #24
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <VL53L1_get_timeouts_us>:
VL53L1_Error VL53L1_get_timeouts_us(
	VL53L1_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b088      	sub	sp, #32
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
 8001814:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for getting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001816:	2300      	movs	r3, #0
 8001818:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t *pdev =
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	uint32_t  macro_period_us = 0;
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
	uint16_t  timeout_encoded = 0;
 8001822:	2300      	movs	r3, #0
 8001824:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 800182c:	2b00      	cmp	r3, #0
 800182e:	d101      	bne.n	8001834 <VL53L1_get_timeouts_us+0x2c>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8001830:	23f1      	movs	r3, #241	; 0xf1
 8001832:	77fb      	strb	r3, [r7, #31]

	if (status == VL53L1_ERROR_NONE) {
 8001834:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d14a      	bne.n	80018d2 <VL53L1_get_timeouts_us+0xca>

		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
			VL53L1_calc_macro_period_us(
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	f8b3 215e 	ldrh.w	r2, [r3, #350]	; 0x15e
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	f893 31a2 	ldrb.w	r3, [r3, #418]	; 0x1a2
		macro_period_us =
 8001848:	4619      	mov	r1, r3
 800184a:	4610      	mov	r0, r2
 800184c:	f002 fa86 	bl	8003d5c <VL53L1_calc_macro_period_us>
 8001850:	6178      	str	r0, [r7, #20]

		/*  Get Phase Cal Timing A timeout */

		*pphasecal_config_timeout_us =
			VL53L1_calc_timeout_us(
				(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	f893 318b 	ldrb.w	r3, [r3, #395]	; 0x18b
			VL53L1_calc_timeout_us(
 8001858:	6979      	ldr	r1, [r7, #20]
 800185a:	4618      	mov	r0, r3
 800185c:	f002 fb3f 	bl	8003ede <VL53L1_calc_timeout_us>
 8001860:	4602      	mov	r2, r0
		*pphasecal_config_timeout_us =
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/*  Get MM Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
 8001866:	69bb      	ldr	r3, [r7, #24]
 8001868:	f893 319c 	ldrb.w	r3, [r3, #412]	; 0x19c
		timeout_encoded =
 800186c:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 800186e:	8a7b      	ldrh	r3, [r7, #18]
 8001870:	021b      	lsls	r3, r3, #8
 8001872:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 8001874:	69bb      	ldr	r3, [r7, #24]
 8001876:	f893 319d 	ldrb.w	r3, [r3, #413]	; 0x19d
 800187a:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 800187c:	4413      	add	r3, r2
 800187e:	827b      	strh	r3, [r7, #18]

		*pmm_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 8001880:	8a7b      	ldrh	r3, [r7, #18]
 8001882:	6979      	ldr	r1, [r7, #20]
 8001884:	4618      	mov	r0, r3
 8001886:	f002 fb63 	bl	8003f50 <VL53L1_calc_decoded_timeout_us>
 800188a:	4602      	mov	r2, r0
		*pmm_config_timeout_us =
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/* Get Range Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
		timeout_encoded =
 8001896:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 8001898:	8a7b      	ldrh	r3, [r7, #18]
 800189a:	021b      	lsls	r3, r3, #8
 800189c:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 800189e:	69bb      	ldr	r3, [r7, #24]
 80018a0:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 80018a4:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 80018a6:	4413      	add	r3, r2
 80018a8:	827b      	strh	r3, [r7, #18]

		*prange_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 80018aa:	8a7b      	ldrh	r3, [r7, #18]
 80018ac:	6979      	ldr	r1, [r7, #20]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f002 fb4e 	bl	8003f50 <VL53L1_calc_decoded_timeout_us>
 80018b4:	4602      	mov	r2, r0
		*prange_config_timeout_us =
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	601a      	str	r2, [r3, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	69bb      	ldr	r3, [r7, #24]
 80018c0:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	611a      	str	r2, [r3, #16]

	}

	LOG_FUNCTION_END(status);

	return status;
 80018d2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3720      	adds	r7, #32
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <VL53L1_get_sequence_config_bit>:

VL53L1_Error VL53L1_get_sequence_config_bit(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceSequenceConfig   bit_id,
	uint8_t                      *pvalue)
{
 80018de:	b480      	push	{r7}
 80018e0:	b087      	sub	sp, #28
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	60f8      	str	r0, [r7, #12]
 80018e6:	460b      	mov	r3, r1
 80018e8:	607a      	str	r2, [r7, #4]
 80018ea:	72fb      	strb	r3, [r7, #11]
	/**
	 * Convenience function for getting sequence
	 * config enable bits
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80018ec:	2300      	movs	r3, #0
 80018ee:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	613b      	str	r3, [r7, #16]
		VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  bit_mask        = 0x01;
 80018f4:	2301      	movs	r3, #1
 80018f6:	75bb      	strb	r3, [r7, #22]

	if (bit_id <= VL53L1_DEVICESEQUENCECONFIG_RANGE) {
 80018f8:	7afb      	ldrb	r3, [r7, #11]
 80018fa:	2b07      	cmp	r3, #7
 80018fc:	d81c      	bhi.n	8001938 <VL53L1_get_sequence_config_bit+0x5a>

		if (bit_id > 0) {
 80018fe:	7afb      	ldrb	r3, [r7, #11]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d004      	beq.n	800190e <VL53L1_get_sequence_config_bit+0x30>
			bit_mask  = 0x01 << bit_id;
 8001904:	7afb      	ldrb	r3, [r7, #11]
 8001906:	2201      	movs	r2, #1
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
 800190c:	75bb      	strb	r3, [r7, #22]
		}

		*pvalue =
			pdev->dyn_cfg.system__sequence_config & bit_mask;
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	f893 21c5 	ldrb.w	r2, [r3, #453]	; 0x1c5
		*pvalue =
 8001914:	7dbb      	ldrb	r3, [r7, #22]
 8001916:	4013      	ands	r3, r2
 8001918:	b2da      	uxtb	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	701a      	strb	r2, [r3, #0]

		if (bit_id > 0) {
 800191e:	7afb      	ldrb	r3, [r7, #11]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d00b      	beq.n	800193c <VL53L1_get_sequence_config_bit+0x5e>
			*pvalue  = *pvalue >> bit_id;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	461a      	mov	r2, r3
 800192a:	7afb      	ldrb	r3, [r7, #11]
 800192c:	fa42 f303 	asr.w	r3, r2, r3
 8001930:	b2da      	uxtb	r2, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	701a      	strb	r2, [r3, #0]
 8001936:	e001      	b.n	800193c <VL53L1_get_sequence_config_bit+0x5e>
		}

	} else {
		status = VL53L1_ERROR_INVALID_PARAMS;
 8001938:	23fc      	movs	r3, #252	; 0xfc
 800193a:	75fb      	strb	r3, [r7, #23]
	}

	return status;
 800193c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001940:	4618      	mov	r0, r3
 8001942:	371c      	adds	r7, #28
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <VL53L1_set_user_zone>:


VL53L1_Error VL53L1_set_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001956:	2300      	movs	r3, #0
 8001958:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert (row,col) location into a SPAD number */
	VL53L1_encode_row_col(
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	7858      	ldrb	r0, [r3, #1]
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	7819      	ldrb	r1, [r3, #0]
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	f203 13c3 	addw	r3, r3, #451	; 0x1c3
 800196c:	461a      	mov	r2, r3
 800196e:	f002 fbc3 	bl	80040f8 <VL53L1_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));

	/* merge x and y sizes */
	VL53L1_encode_zone_size(
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	7898      	ldrb	r0, [r3, #2]
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	78d9      	ldrb	r1, [r3, #3]
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8001980:	461a      	mov	r2, r3
 8001982:	f002 fbf8 	bl	8004176 <VL53L1_encode_zone_size>

	/* need to add checks to ensure ROI is within array */

	LOG_FUNCTION_END(status);

	return status;
 8001986:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800198a:	4618      	mov	r0, r3
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <VL53L1_get_user_zone>:


VL53L1_Error VL53L1_get_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	b084      	sub	sp, #16
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
 800199a:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800199c:	2300      	movs	r3, #0
 800199e:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location*/
	VL53L1_decode_row_col(
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	f893 01c3 	ldrb.w	r0, [r3, #451]	; 0x1c3
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	3301      	adds	r3, #1
 80019ae:	683a      	ldr	r2, [r7, #0]
 80019b0:	4619      	mov	r1, r3
 80019b2:	f002 fd67 	bl	8004484 <VL53L1_decode_row_col>
			pdev->dyn_cfg.roi_config__user_roi_centre_spad,
			&(puser_zone->y_centre),
			&(puser_zone->x_centre));

	/* extract x and y sizes */
	VL53L1_decode_zone_size(
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	f893 01c4 	ldrb.w	r0, [r3, #452]	; 0x1c4
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	1c99      	adds	r1, r3, #2
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	3303      	adds	r3, #3
 80019c4:	461a      	mov	r2, r3
 80019c6:	f002 fbbe 	bl	8004146 <VL53L1_decode_zone_size>
		&(puser_zone->width),
		&(puser_zone->height));

	LOG_FUNCTION_END(status);

	return status;
 80019ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}

080019d6 <VL53L1_get_mode_mitigation_roi>:


VL53L1_Error VL53L1_get_mode_mitigation_roi(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *pmm_roi)
{
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b086      	sub	sp, #24
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
 80019de:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the mode mitigation ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80019e0:	2300      	movs	r3, #0
 80019e2:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	613b      	str	r3, [r7, #16]

	uint8_t  x       = 0;
 80019e8:	2300      	movs	r3, #0
 80019ea:	73bb      	strb	r3, [r7, #14]
	uint8_t  y       = 0;
 80019ec:	2300      	movs	r3, #0
 80019ee:	737b      	strb	r3, [r7, #13]
	uint8_t  xy_size = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location */
	VL53L1_decode_row_col(
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	f893 322a 	ldrb.w	r3, [r3, #554]	; 0x22a
 80019fa:	f107 020e 	add.w	r2, r7, #14
 80019fe:	f107 010d 	add.w	r1, r7, #13
 8001a02:	4618      	mov	r0, r3
 8001a04:	f002 fd3e 	bl	8004484 <VL53L1_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 8001a08:	7bba      	ldrb	r2, [r7, #14]
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	701a      	strb	r2, [r3, #0]
	pmm_roi->y_centre = y;
 8001a0e:	7b7a      	ldrb	r2, [r7, #13]
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	705a      	strb	r2, [r3, #1]
	 * versus the API sense
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */
	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	f893 322b 	ldrb.w	r3, [r3, #555]	; 0x22b
 8001a1a:	73fb      	strb	r3, [r7, #15]

	pmm_roi->height = xy_size >> 4;
 8001a1c:	7bfb      	ldrb	r3, [r7, #15]
 8001a1e:	091b      	lsrs	r3, r3, #4
 8001a20:	b2da      	uxtb	r2, r3
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	70da      	strb	r2, [r3, #3]
	pmm_roi->width  = xy_size & 0x0F;
 8001a26:	7bfb      	ldrb	r3, [r7, #15]
 8001a28:	f003 030f 	and.w	r3, r3, #15
 8001a2c:	b2da      	uxtb	r2, r3
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	709a      	strb	r2, [r3, #2]

	LOG_FUNCTION_END(status);

	return status;
 8001a32:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3718      	adds	r7, #24
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
	...

08001a40 <VL53L1_get_preset_mode_timing_cfg>:
	VL53L1_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b087      	sub	sp, #28
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	607a      	str	r2, [r7, #4]
 8001a4a:	603b      	str	r3, [r7, #0]
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001a50:	2300      	movs	r3, #0
 8001a52:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 8001a58:	7afb      	ldrb	r3, [r7, #11]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	2b25      	cmp	r3, #37	; 0x25
 8001a5e:	f200 808e 	bhi.w	8001b7e <VL53L1_get_preset_mode_timing_cfg+0x13e>
 8001a62:	a201      	add	r2, pc, #4	; (adr r2, 8001a68 <VL53L1_get_preset_mode_timing_cfg+0x28>)
 8001a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a68:	08001b01 	.word	0x08001b01
 8001a6c:	08001b01 	.word	0x08001b01
 8001a70:	08001b01 	.word	0x08001b01
 8001a74:	08001b01 	.word	0x08001b01
 8001a78:	08001b01 	.word	0x08001b01
 8001a7c:	08001b2b 	.word	0x08001b2b
 8001a80:	08001b2b 	.word	0x08001b2b
 8001a84:	08001b2b 	.word	0x08001b2b
 8001a88:	08001b7f 	.word	0x08001b7f
 8001a8c:	08001b7f 	.word	0x08001b7f
 8001a90:	08001b7f 	.word	0x08001b7f
 8001a94:	08001b7f 	.word	0x08001b7f
 8001a98:	08001b7f 	.word	0x08001b7f
 8001a9c:	08001b7f 	.word	0x08001b7f
 8001aa0:	08001b7f 	.word	0x08001b7f
 8001aa4:	08001b7f 	.word	0x08001b7f
 8001aa8:	08001b01 	.word	0x08001b01
 8001aac:	08001b2b 	.word	0x08001b2b
 8001ab0:	08001b7f 	.word	0x08001b7f
 8001ab4:	08001b7f 	.word	0x08001b7f
 8001ab8:	08001b7f 	.word	0x08001b7f
 8001abc:	08001b7f 	.word	0x08001b7f
 8001ac0:	08001b7f 	.word	0x08001b7f
 8001ac4:	08001b7f 	.word	0x08001b7f
 8001ac8:	08001b7f 	.word	0x08001b7f
 8001acc:	08001b7f 	.word	0x08001b7f
 8001ad0:	08001b7f 	.word	0x08001b7f
 8001ad4:	08001b7f 	.word	0x08001b7f
 8001ad8:	08001b7f 	.word	0x08001b7f
 8001adc:	08001b7f 	.word	0x08001b7f
 8001ae0:	08001b7f 	.word	0x08001b7f
 8001ae4:	08001b7f 	.word	0x08001b7f
 8001ae8:	08001b7f 	.word	0x08001b7f
 8001aec:	08001b7f 	.word	0x08001b7f
 8001af0:	08001b7f 	.word	0x08001b7f
 8001af4:	08001b55 	.word	0x08001b55
 8001af8:	08001b55 	.word	0x08001b55
 8001afc:	08001b55 	.word	0x08001b55
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
	case VL53L1_DEVICEPRESETMODE_OLT:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_lite_mcps;
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	f8b3 20ca 	ldrh.w	r2, [r3, #202]	; 0xca
		*pdss_config__target_total_rate_mcps =
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
		*pphasecal_config_timeout_us =
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lite_us;
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
		*pmm_config_timeout_us =
 8001b1a:	6a3b      	ldr	r3, [r7, #32]
 8001b1c:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lite_us;
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
		*prange_config_timeout_us =
 8001b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b26:	601a      	str	r2, [r3, #0]
	break;
 8001b28:	e02c      	b.n	8001b84 <VL53L1_get_preset_mode_timing_cfg+0x144>
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_timed_us;
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
		*pmm_config_timeout_us =
 8001b44:	6a3b      	ldr	r3, [r7, #32]
 8001b46:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_timed_us;
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
		*prange_config_timeout_us =
 8001b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b50:	601a      	str	r2, [r3, #0]
	break;
 8001b52:	e017      	b.n	8001b84 <VL53L1_get_preset_mode_timing_cfg+0x144>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lpa_us;
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
		*pmm_config_timeout_us =
 8001b6e:	6a3b      	ldr	r3, [r7, #32]
 8001b70:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lpa_us;
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
		*prange_config_timeout_us =
 8001b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7a:	601a      	str	r2, [r3, #0]
	break;
 8001b7c:	e002      	b.n	8001b84 <VL53L1_get_preset_mode_timing_cfg+0x144>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 8001b7e:	23fc      	movs	r3, #252	; 0xfc
 8001b80:	75fb      	strb	r3, [r7, #23]
		break;
 8001b82:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 8001b84:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	371c      	adds	r7, #28
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <VL53L1_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b092      	sub	sp, #72	; 0x48
 8001b98:	af04      	add	r7, sp, #16
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	607b      	str	r3, [r7, #4]
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	72fb      	strb	r3, [r7, #11]
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	813b      	strh	r3, [r7, #8]
	/**
	 * Initializes static and dynamic data structures for
	 * the provided preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	VL53L1_LLDriverData_t *pdev =
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	633b      	str	r3, [r7, #48]	; 0x30
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 8001bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bb2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8001bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 8001bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bba:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8001bbe:	62bb      	str	r3, [r7, #40]	; 0x28
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 8001bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bc2:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 8001bc6:	627b      	str	r3, [r7, #36]	; 0x24
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 8001bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bca:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 8001bce:	623b      	str	r3, [r7, #32]
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 8001bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bd2:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8001bd6:	61fb      	str	r3, [r7, #28]
	VL53L1_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 8001bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bda:	33a4      	adds	r3, #164	; 0xa4
 8001bdc:	61bb      	str	r3, [r7, #24]
	VL53L1_low_power_auto_data_t  *plpadata      =
 8001bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001be0:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 8001be4:	617b      	str	r3, [r7, #20]
					&(pdev->low_power_auto_data);

	LOG_FUNCTION_START("");

	/* save input settings */
	pdev->preset_mode                 = device_preset_mode;
 8001be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001be8:	7afa      	ldrb	r2, [r7, #11]
 8001bea:	705a      	strb	r2, [r3, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 8001bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001bf0:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 8001bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bf4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001bf6:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8001bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bfa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001bfc:	615a      	str	r2, [r3, #20]

	/* Reset LL Driver state variables */

	VL53L1_init_ll_driver_state(
 8001bfe:	2103      	movs	r1, #3
 8001c00:	68f8      	ldr	r0, [r7, #12]
 8001c02:	f001 fd85 	bl	8003710 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* apply selected preset */

	switch (device_preset_mode) {
 8001c06:	7afb      	ldrb	r3, [r7, #11]
 8001c08:	3b01      	subs	r3, #1
 8001c0a:	2b25      	cmp	r3, #37	; 0x25
 8001c0c:	f200 810c 	bhi.w	8001e28 <VL53L1_set_preset_mode+0x294>
 8001c10:	a201      	add	r2, pc, #4	; (adr r2, 8001c18 <VL53L1_set_preset_mode+0x84>)
 8001c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c16:	bf00      	nop
 8001c18:	08001cb1 	.word	0x08001cb1
 8001c1c:	08001ccd 	.word	0x08001ccd
 8001c20:	08001ce9 	.word	0x08001ce9
 8001c24:	08001d05 	.word	0x08001d05
 8001c28:	08001d21 	.word	0x08001d21
 8001c2c:	08001d3d 	.word	0x08001d3d
 8001c30:	08001d59 	.word	0x08001d59
 8001c34:	08001d75 	.word	0x08001d75
 8001c38:	08001e29 	.word	0x08001e29
 8001c3c:	08001e29 	.word	0x08001e29
 8001c40:	08001e29 	.word	0x08001e29
 8001c44:	08001e29 	.word	0x08001e29
 8001c48:	08001e29 	.word	0x08001e29
 8001c4c:	08001e29 	.word	0x08001e29
 8001c50:	08001e29 	.word	0x08001e29
 8001c54:	08001e29 	.word	0x08001e29
 8001c58:	08001d91 	.word	0x08001d91
 8001c5c:	08001dad 	.word	0x08001dad
 8001c60:	08001e29 	.word	0x08001e29
 8001c64:	08001e29 	.word	0x08001e29
 8001c68:	08001e29 	.word	0x08001e29
 8001c6c:	08001e29 	.word	0x08001e29
 8001c70:	08001e29 	.word	0x08001e29
 8001c74:	08001e29 	.word	0x08001e29
 8001c78:	08001e29 	.word	0x08001e29
 8001c7c:	08001e29 	.word	0x08001e29
 8001c80:	08001e29 	.word	0x08001e29
 8001c84:	08001e29 	.word	0x08001e29
 8001c88:	08001e29 	.word	0x08001e29
 8001c8c:	08001e29 	.word	0x08001e29
 8001c90:	08001e29 	.word	0x08001e29
 8001c94:	08001e29 	.word	0x08001e29
 8001c98:	08001e29 	.word	0x08001e29
 8001c9c:	08001e29 	.word	0x08001e29
 8001ca0:	08001e29 	.word	0x08001e29
 8001ca4:	08001dc9 	.word	0x08001dc9
 8001ca8:	08001de9 	.word	0x08001de9
 8001cac:	08001e09 	.word	0x08001e09

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING:
		status = VL53L1_preset_mode_standard_ranging(
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	9301      	str	r3, [sp, #4]
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	6a3b      	ldr	r3, [r7, #32]
 8001cba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cbc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001cbe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001cc0:	f001 f9a8 	bl	8003014 <VL53L1_preset_mode_standard_ranging>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8001cca:	e0b1      	b.n	8001e30 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_standard_ranging_short_range(
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	9301      	str	r3, [sp, #4]
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	9300      	str	r3, [sp, #0]
 8001cd4:	6a3b      	ldr	r3, [r7, #32]
 8001cd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001cda:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001cdc:	f001 fab8 	bl	8003250 <VL53L1_preset_mode_standard_ranging_short_range>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8001ce6:	e0a3      	b.n	8001e30 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_standard_ranging_long_range(
 8001ce8:	69bb      	ldr	r3, [r7, #24]
 8001cea:	9301      	str	r3, [sp, #4]
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	6a3b      	ldr	r3, [r7, #32]
 8001cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cf4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001cf6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001cf8:	f001 faeb 	bl	80032d2 <VL53L1_preset_mode_standard_ranging_long_range>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8001d02:	e095      	b.n	8001e30 <VL53L1_set_preset_mode+0x29c>

#ifndef VL53L1_NOCALIB
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm1_cal(
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	9301      	str	r3, [sp, #4]
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	6a3b      	ldr	r3, [r7, #32]
 8001d0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d12:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001d14:	f001 fb1e 	bl	8003354 <VL53L1_preset_mode_standard_ranging_mm1_cal>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8001d1e:	e087      	b.n	8001e30 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm2_cal(
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	9301      	str	r3, [sp, #4]
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	9300      	str	r3, [sp, #0]
 8001d28:	6a3b      	ldr	r3, [r7, #32]
 8001d2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d2e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001d30:	f001 fb35 	bl	800339e <VL53L1_preset_mode_standard_ranging_mm2_cal>
 8001d34:	4603      	mov	r3, r0
 8001d36:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8001d3a:	e079      	b.n	8001e30 <VL53L1_set_preset_mode+0x29c>
#endif

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
		status = VL53L1_preset_mode_timed_ranging(
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	9301      	str	r3, [sp, #4]
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	9300      	str	r3, [sp, #0]
 8001d44:	6a3b      	ldr	r3, [r7, #32]
 8001d46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001d4c:	f001 fb4c 	bl	80033e8 <VL53L1_preset_mode_timed_ranging>
 8001d50:	4603      	mov	r3, r0
 8001d52:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8001d56:	e06b      	b.n	8001e30 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_timed_ranging_short_range(
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	9301      	str	r3, [sp, #4]
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	6a3b      	ldr	r3, [r7, #32]
 8001d62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001d68:	f001 fb78 	bl	800345c <VL53L1_preset_mode_timed_ranging_short_range>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8001d72:	e05d      	b.n	8001e30 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_timed_ranging_long_range(
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	9301      	str	r3, [sp, #4]
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	9300      	str	r3, [sp, #0]
 8001d7c:	6a3b      	ldr	r3, [r7, #32]
 8001d7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d82:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001d84:	f001 fba4 	bl	80034d0 <VL53L1_preset_mode_timed_ranging_long_range>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8001d8e:	e04f      	b.n	8001e30 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_OLT:
		status = VL53L1_preset_mode_olt(
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	9301      	str	r3, [sp, #4]
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	6a3b      	ldr	r3, [r7, #32]
 8001d9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d9e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001da0:	f001 fc78 	bl	8003694 <VL53L1_preset_mode_olt>
 8001da4:	4603      	mov	r3, r0
 8001da6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8001daa:	e041      	b.n	8001e30 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		status = VL53L1_preset_mode_singleshot_ranging(
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	9301      	str	r3, [sp, #4]
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	6a3b      	ldr	r3, [r7, #32]
 8001db6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001db8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001dba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001dbc:	f001 fc34 	bl	8003628 <VL53L1_preset_mode_singleshot_ranging>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8001dc6:	e033      	b.n	8001e30 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
		status = VL53L1_preset_mode_low_power_auto_short_ranging(
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	9302      	str	r3, [sp, #8]
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	9301      	str	r3, [sp, #4]
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	9300      	str	r3, [sp, #0]
 8001dd4:	6a3b      	ldr	r3, [r7, #32]
 8001dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001dda:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001ddc:	f001 fbd8 	bl	8003590 <VL53L1_preset_mode_low_power_auto_short_ranging>
 8001de0:	4603      	mov	r3, r0
 8001de2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 8001de6:	e023      	b.n	8001e30 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
		status = VL53L1_preset_mode_low_power_auto_ranging(
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	9302      	str	r3, [sp, #8]
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	9301      	str	r3, [sp, #4]
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	9300      	str	r3, [sp, #0]
 8001df4:	6a3b      	ldr	r3, [r7, #32]
 8001df6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001df8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001dfa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001dfc:	f001 fba2 	bl	8003544 <VL53L1_preset_mode_low_power_auto_ranging>
 8001e00:	4603      	mov	r3, r0
 8001e02:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 8001e06:	e013      	b.n	8001e30 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		status = VL53L1_preset_mode_low_power_auto_long_ranging(
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	9302      	str	r3, [sp, #8]
 8001e0c:	69bb      	ldr	r3, [r7, #24]
 8001e0e:	9301      	str	r3, [sp, #4]
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	6a3b      	ldr	r3, [r7, #32]
 8001e16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e18:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e1a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001e1c:	f001 fbde 	bl	80035dc <VL53L1_preset_mode_low_power_auto_long_ranging>
 8001e20:	4603      	mov	r3, r0
 8001e22:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 8001e26:	e003      	b.n	8001e30 <VL53L1_set_preset_mode+0x29c>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 8001e28:	23fc      	movs	r3, #252	; 0xfc
 8001e2a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 8001e2e:	bf00      	nop

	}

	/* update DSS target */

	if (status == VL53L1_ERROR_NONE) {
 8001e30:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d105      	bne.n	8001e44 <VL53L1_set_preset_mode+0x2b0>

		pstatic->dss_config__target_total_rate_mcps =
 8001e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e3a:	893a      	ldrh	r2, [r7, #8]
 8001e3c:	801a      	strh	r2, [r3, #0]
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 8001e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e40:	893a      	ldrh	r2, [r7, #8]
 8001e42:	831a      	strh	r2, [r3, #24]
	/*
	 * Update the register timeout values based on input
	 * real time values and preset mode VCSEL periods
	 */

	if (status == VL53L1_ERROR_NONE)
 8001e44:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d108      	bne.n	8001e5e <VL53L1_set_preset_mode+0x2ca>
		status =
 8001e4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e4e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001e50:	6879      	ldr	r1, [r7, #4]
 8001e52:	68f8      	ldr	r0, [r7, #12]
 8001e54:	f7ff fca0 	bl	8001798 <VL53L1_set_timeouts_us>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53L1_ERROR_NONE)
 8001e5e:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d106      	bne.n	8001e74 <VL53L1_set_preset_mode+0x2e0>
		status =
 8001e66:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001e68:	68f8      	ldr	r0, [r7, #12]
 8001e6a:	f7ff fc6c 	bl	8001746 <VL53L1_set_inter_measurement_period_ms>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				inter_measurement_period_ms);

	LOG_FUNCTION_END(status);

	return status;
 8001e74:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3738      	adds	r7, #56	; 0x38
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <VL53L1_get_lite_sigma_threshold>:
}

VL53L1_Error VL53L1_get_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_sigma)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
	 * Gets the Sigma Threshold value for Lite Mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_sigma =
			pdev->tim_cfg.range_config__sigma_thresh;
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	f8b3 21a6 	ldrh.w	r2, [r3, #422]	; 0x1a6
	*plite_sigma =
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 8001e9c:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3714      	adds	r7, #20
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <VL53L1_set_lite_sigma_threshold>:

VL53L1_Error VL53L1_set_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           lite_sigma)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	807b      	strh	r3, [r7, #2]
	 * Sets the Sigma threshold value for Lite mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__sigma_thresh = lite_sigma;
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	887a      	ldrh	r2, [r7, #2]
 8001ec4:	f8a3 21a6 	strh.w	r2, [r3, #422]	; 0x1a6

	LOG_FUNCTION_END(status);

	return status;
 8001ec8:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <VL53L1_get_lite_min_count_rate>:

VL53L1_Error VL53L1_get_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_mincountrate)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
	 * Gets the Min Count Rate value for Lite Mode
	 *
	 * (fixed point 9.7 Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_mincountrate =
			pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps;
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	f8b3 21a8 	ldrh.w	r2, [r3, #424]	; 0x1a8
	*plite_mincountrate =
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 8001ef4:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3714      	adds	r7, #20
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <VL53L1_set_lite_min_count_rate>:

VL53L1_Error VL53L1_set_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                            lite_mincountrate)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	460b      	mov	r3, r1
 8001f0e:	807b      	strh	r3, [r7, #2]
	 * Sets the Min COunt Rate value for Lite mode
	 *
	 * (fixed point 19.7Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001f10:	2300      	movs	r3, #0
 8001f12:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps =
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	887a      	ldrh	r2, [r7, #2]
 8001f1c:	f8a3 21a8 	strh.w	r2, [r3, #424]	; 0x1a8
		lite_mincountrate;

	LOG_FUNCTION_END(status);

	return status;
 8001f20:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3714      	adds	r7, #20
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <VL53L1_set_vhv_loopbound>:


VL53L1_Error VL53L1_set_vhv_loopbound(
	VL53L1_DEV                   Dev,
	uint8_t                      vhv_loopbound)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	460b      	mov	r3, r1
 8001f3a:	70fb      	strb	r3, [r7, #3]
	 * - ensure that any change here is followed by a
	 * init_and_start_range with full i2c packet
	 * configuration.
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 8001f4a:	f003 0303 	and.w	r3, r3, #3
 8001f4e:	b2da      	uxtb	r2, r3
			(vhv_loopbound * 4);
 8001f50:	78fb      	ldrb	r3, [r7, #3]
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	b2db      	uxtb	r3, r3
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8001f56:	4413      	add	r3, r2
 8001f58:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

	LOG_FUNCTION_END(status);

	return status;
 8001f60:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3714      	adds	r7, #20
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <VL53L1_init_and_start_range>:

VL53L1_Error VL53L1_init_and_start_range(
	VL53L1_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53L1_DeviceConfigLevel       device_config_level)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b0d0      	sub	sp, #320	; 0x140
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	1d3b      	adds	r3, r7, #4
 8001f78:	6018      	str	r0, [r3, #0]
 8001f7a:	4608      	mov	r0, r1
 8001f7c:	4611      	mov	r1, r2
 8001f7e:	1cfb      	adds	r3, r7, #3
 8001f80:	4602      	mov	r2, r0
 8001f82:	701a      	strb	r2, [r3, #0]
 8001f84:	1cbb      	adds	r3, r7, #2
 8001f86:	460a      	mov	r2, r1
 8001f88:	701a      	strb	r2, [r3, #0]
	 * system_control is always sent as the last byte of this
	 * register group (mode_start) either triggers the range
	 * or enables the next range
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001f90:	1d3b      	adds	r3, r7, #4
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_static_nvm_managed_t   *pstatic_nvm   = &(pdev->stat_nvm);
 8001f98:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001f9c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8001fa0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	VL53L1_customer_nvm_managed_t *pcustomer_nvm = &(pdev->customer);
 8001fa4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001fa8:	3342      	adds	r3, #66	; 0x42
 8001faa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 8001fae:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001fb2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8001fb6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 8001fba:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001fbe:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8001fc2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 8001fc6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001fca:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 8001fce:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 8001fd2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001fd6:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 8001fda:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 8001fde:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001fe2:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8001fe6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

	VL53L1_ll_driver_state_t  *pstate   = &(pdev->ll_state);
 8001fea:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001fee:	332c      	adds	r3, #44	; 0x2c
 8001ff0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	uint8_t  *pbuffer                   = &buffer[0];
 8001ff4:	f107 030c 	add.w	r3, r7, #12
 8001ff8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	uint16_t i                          = 0;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
	uint16_t i2c_index                  = 0;
 8002002:	2300      	movs	r3, #0
 8002004:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
	uint16_t i2c_buffer_offset_bytes    = 0;
 8002008:	2300      	movs	r3, #0
 800200a:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
	uint16_t i2c_buffer_size_bytes      = 0;
 800200e:	2300      	movs	r3, #0
 8002010:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c

	LOG_FUNCTION_START("");

	/* save measurement mode */
	pdev->measurement_mode = measurement_mode;
 8002014:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002018:	1cfa      	adds	r2, r7, #3
 800201a:	7812      	ldrb	r2, [r2, #0]
 800201c:	709a      	strb	r2, [r3, #2]

	/* Merge measurement mode with mode_start */

	psystem->system__mode_start =
		(psystem->system__mode_start &
 800201e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002022:	791b      	ldrb	r3, [r3, #4]
 8002024:	b25b      	sxtb	r3, r3
 8002026:	f003 030f 	and.w	r3, r3, #15
 800202a:	b25a      	sxtb	r2, r3
		VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 800202c:	1cfb      	adds	r3, r7, #3
 800202e:	f993 3000 	ldrsb.w	r3, [r3]
 8002032:	4313      	orrs	r3, r2
 8002034:	b25b      	sxtb	r3, r3
 8002036:	b2da      	uxtb	r2, r3
	psystem->system__mode_start =
 8002038:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800203c:	711a      	strb	r2, [r3, #4]
		measurement_mode;

	/* copy in rit from xtalk config */

	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
		pdev->xtalk_cfg.crosstalk_range_ignore_threshold_rate_mcps;
 800203e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002042:	f8b3 2142 	ldrh.w	r2, [r3, #322]	; 0x142
	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 8002046:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800204a:	f8a3 217c 	strh.w	r2, [r3, #380]	; 0x17c
	/* Start Patch_LowPowerAutoMode */

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF) {
 800204e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002052:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 8002056:	2bff      	cmp	r3, #255	; 0xff
 8002058:	d104      	bne.n	8002064 <VL53L1_init_and_start_range+0xf4>
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 800205a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800205e:	2200      	movs	r2, #0
 8002060:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	}

	/* For Presence. Override threshold config */
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8002064:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002068:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800206c:	2b01      	cmp	r3, #1
 800206e:	d133      	bne.n	80020d8 <VL53L1_init_and_start_range+0x168>
		(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 8002070:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002074:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8002078:	2b00      	cmp	r3, #0
 800207a:	d12d      	bne.n	80020d8 <VL53L1_init_and_start_range+0x168>
		/* save interrupt config */
		pdev->low_power_auto_data.saved_interrupt_config =
			pdev->gen_cfg.system__interrupt_config_gpio;
 800207c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002080:	f893 2186 	ldrb.w	r2, [r3, #390]	; 0x186
		pdev->low_power_auto_data.saved_interrupt_config =
 8002084:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002088:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
		/* set intr_new_measure_ready */
		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 800208c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002090:	2220      	movs	r2, #32
 8002092:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
		/* check MM1/MM2 disabled? */
		if ((pdev->dyn_cfg.system__sequence_config & (
 8002096:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800209a:	f893 31c5 	ldrb.w	r3, [r3, #453]	; 0x1c5
 800209e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d10c      	bne.n	80020c0 <VL53L1_init_and_start_range+0x150>
			VL53L1_SEQUENCE_MM1_EN | VL53L1_SEQUENCE_MM2_EN)) ==
				0x0) {
			pdev->customer.algo__part_to_part_range_offset_mm =
				pdev->customer.mm_config__outer_offset_mm * 4;
 80020a6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80020aa:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	b21a      	sxth	r2, r3
			pdev->customer.algo__part_to_part_range_offset_mm =
 80020b6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80020ba:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 80020be:	e004      	b.n	80020ca <VL53L1_init_and_start_range+0x15a>
		} else {
			pdev->customer.algo__part_to_part_range_offset_mm = 0x0;
 80020c0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80020c4:	2200      	movs	r2, #0
 80020c6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
		}

		/* make sure config gets written out */
		if (device_config_level <
 80020ca:	1cbb      	adds	r3, r7, #2
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	2b04      	cmp	r3, #4
 80020d0:	d802      	bhi.n	80020d8 <VL53L1_init_and_start_range+0x168>
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS) {
			device_config_level =
 80020d2:	1cbb      	adds	r3, r7, #2
 80020d4:	2205      	movs	r2, #5
 80020d6:	701a      	strb	r2, [r3, #0]
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80020d8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80020dc:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d110      	bne.n	8002106 <VL53L1_init_and_start_range+0x196>
		(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 80020e4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80020e8:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d10a      	bne.n	8002106 <VL53L1_init_and_start_range+0x196>
		/* restore interrupt config */
		pdev->gen_cfg.system__interrupt_config_gpio =
			pdev->low_power_auto_data.saved_interrupt_config;
 80020f0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80020f4:	f893 22e7 	ldrb.w	r2, [r3, #743]	; 0x2e7
		pdev->gen_cfg.system__interrupt_config_gpio =
 80020f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80020fc:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186

		/* make sure config gets written out including VHV config */
		device_config_level = VL53L1_DEVICECONFIGLEVEL_FULL;
 8002100:	1cbb      	adds	r3, r7, #2
 8002102:	2206      	movs	r2, #6
 8002104:	701a      	strb	r2, [r3, #0]

	/*
	 * Determine Initial I2C index
	 */

	switch (device_config_level) {
 8002106:	1cbb      	adds	r3, r7, #2
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	3b01      	subs	r3, #1
 800210c:	2b05      	cmp	r3, #5
 800210e:	d827      	bhi.n	8002160 <VL53L1_init_and_start_range+0x1f0>
 8002110:	a201      	add	r2, pc, #4	; (adr r2, 8002118 <VL53L1_init_and_start_range+0x1a8>)
 8002112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002116:	bf00      	nop
 8002118:	08002159 	.word	0x08002159
 800211c:	08002151 	.word	0x08002151
 8002120:	08002149 	.word	0x08002149
 8002124:	08002141 	.word	0x08002141
 8002128:	08002139 	.word	0x08002139
 800212c:	08002131 	.word	0x08002131
	case VL53L1_DEVICECONFIGLEVEL_FULL:
		i2c_index = VL53L1_STATIC_NVM_MANAGED_I2C_INDEX;
 8002130:	2301      	movs	r3, #1
 8002132:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8002136:	e017      	b.n	8002168 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS:
		i2c_index = VL53L1_CUSTOMER_NVM_MANAGED_I2C_INDEX;
 8002138:	230d      	movs	r3, #13
 800213a:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800213e:	e013      	b.n	8002168 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS:
		i2c_index = VL53L1_STATIC_CONFIG_I2C_INDEX;
 8002140:	2324      	movs	r3, #36	; 0x24
 8002142:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8002146:	e00f      	b.n	8002168 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS:
		i2c_index = VL53L1_GENERAL_CONFIG_I2C_INDEX;
 8002148:	2344      	movs	r3, #68	; 0x44
 800214a:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800214e:	e00b      	b.n	8002168 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS:
		i2c_index = VL53L1_TIMING_CONFIG_I2C_INDEX;
 8002150:	235a      	movs	r3, #90	; 0x5a
 8002152:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8002156:	e007      	b.n	8002168 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS:
		i2c_index = VL53L1_DYNAMIC_CONFIG_I2C_INDEX;
 8002158:	2371      	movs	r3, #113	; 0x71
 800215a:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800215e:	e003      	b.n	8002168 <VL53L1_init_and_start_range+0x1f8>
	default:
		i2c_index = VL53L1_SYSTEM_CONTROL_I2C_INDEX;
 8002160:	2383      	movs	r3, #131	; 0x83
 8002162:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8002166:	bf00      	nop
	}

	/* I2C Buffer size */

	i2c_buffer_size_bytes = \
 8002168:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800216c:	f1c3 0388 	rsb	r3, r3, #136	; 0x88
 8002170:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
			 VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES) -
			 i2c_index;

	/* Initialize buffer */

	pbuffer = &buffer[0];
 8002174:	f107 030c 	add.w	r3, r7, #12
 8002178:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 800217c:	2300      	movs	r3, #0
 800217e:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 8002182:	e00b      	b.n	800219c <VL53L1_init_and_start_range+0x22c>
		*pbuffer++ = 0;
 8002184:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002188:	1c5a      	adds	r2, r3, #1
 800218a:	f8c7 2138 	str.w	r2, [r7, #312]	; 0x138
 800218e:	2200      	movs	r2, #0
 8002190:	701a      	strb	r2, [r3, #0]
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 8002192:	f8b7 3136 	ldrh.w	r3, [r7, #310]	; 0x136
 8002196:	3301      	adds	r3, #1
 8002198:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 800219c:	f8b7 2136 	ldrh.w	r2, [r7, #310]	; 0x136
 80021a0:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d3ed      	bcc.n	8002184 <VL53L1_init_and_start_range+0x214>
	}

	/* Build I2C buffer */

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_FULL &&
 80021a8:	1cbb      	adds	r3, r7, #2
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	2b05      	cmp	r3, #5
 80021ae:	d917      	bls.n	80021e0 <VL53L1_init_and_start_range+0x270>
 80021b0:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d113      	bne.n	80021e0 <VL53L1_init_and_start_range+0x270>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 80021b8:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 80021bc:	f1c3 0301 	rsb	r3, r3, #1
 80021c0:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_nvm_managed(
				pstatic_nvm,
				VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80021c4:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_nvm_managed(
 80021c8:	f107 020c 	add.w	r2, r7, #12
 80021cc:	4413      	add	r3, r2
		status =
 80021ce:	461a      	mov	r2, r3
 80021d0:	210b      	movs	r1, #11
 80021d2:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 80021d6:	f002 f984 	bl	80044e2 <VL53L1_i2c_encode_static_nvm_managed>
 80021da:	4603      	mov	r3, r0
 80021dc:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 80021e0:	1cbb      	adds	r3, r7, #2
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	2b04      	cmp	r3, #4
 80021e6:	d917      	bls.n	8002218 <VL53L1_init_and_start_range+0x2a8>
 80021e8:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d113      	bne.n	8002218 <VL53L1_init_and_start_range+0x2a8>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 80021f0:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 80021f4:	f1c3 030d 	rsb	r3, r3, #13
 80021f8:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_customer_nvm_managed(
				pcustomer_nvm,
				VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80021fc:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_customer_nvm_managed(
 8002200:	f107 020c 	add.w	r2, r7, #12
 8002204:	4413      	add	r3, r2
		status =
 8002206:	461a      	mov	r2, r3
 8002208:	2117      	movs	r1, #23
 800220a:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800220e:	f002 fa44 	bl	800469a <VL53L1_i2c_encode_customer_nvm_managed>
 8002212:	4603      	mov	r3, r0
 8002214:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 8002218:	1cbb      	adds	r3, r7, #2
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	2b03      	cmp	r3, #3
 800221e:	d917      	bls.n	8002250 <VL53L1_init_and_start_range+0x2e0>
 8002220:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8002224:	2b00      	cmp	r3, #0
 8002226:	d113      	bne.n	8002250 <VL53L1_init_and_start_range+0x2e0>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8002228:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800222c:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
 8002230:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_config(
				pstatic,
				VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8002234:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_config(
 8002238:	f107 020c 	add.w	r2, r7, #12
 800223c:	4413      	add	r3, r2
		status =
 800223e:	461a      	mov	r2, r3
 8002240:	2120      	movs	r1, #32
 8002242:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 8002246:	f002 fb66 	bl	8004916 <VL53L1_i2c_encode_static_config>
 800224a:	4603      	mov	r3, r0
 800224c:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 8002250:	1cbb      	adds	r3, r7, #2
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	2b02      	cmp	r3, #2
 8002256:	d917      	bls.n	8002288 <VL53L1_init_and_start_range+0x318>
 8002258:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800225c:	2b00      	cmp	r3, #0
 800225e:	d113      	bne.n	8002288 <VL53L1_init_and_start_range+0x318>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8002260:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002264:	f1c3 0344 	rsb	r3, r3, #68	; 0x44
 8002268:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_general_config(
				pgeneral,
				VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800226c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_general_config(
 8002270:	f107 020c 	add.w	r2, r7, #12
 8002274:	4413      	add	r3, r2
		status =
 8002276:	461a      	mov	r2, r3
 8002278:	2116      	movs	r1, #22
 800227a:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 800227e:	f002 fc2d 	bl	8004adc <VL53L1_i2c_encode_general_config>
 8002282:	4603      	mov	r3, r0
 8002284:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 8002288:	1cbb      	adds	r3, r7, #2
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	2b01      	cmp	r3, #1
 800228e:	d917      	bls.n	80022c0 <VL53L1_init_and_start_range+0x350>
 8002290:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8002294:	2b00      	cmp	r3, #0
 8002296:	d113      	bne.n	80022c0 <VL53L1_init_and_start_range+0x350>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8002298:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800229c:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 80022a0:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_timing_config(
				ptiming,
				VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80022a4:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_timing_config(
 80022a8:	f107 020c 	add.w	r2, r7, #12
 80022ac:	4413      	add	r3, r2
		status =
 80022ae:	461a      	mov	r2, r3
 80022b0:	2117      	movs	r1, #23
 80022b2:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 80022b6:	f002 fc95 	bl	8004be4 <VL53L1_i2c_encode_timing_config>
 80022ba:	4603      	mov	r3, r0
 80022bc:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 80022c0:	1cbb      	adds	r3, r7, #2
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d036      	beq.n	8002336 <VL53L1_init_and_start_range+0x3c6>
 80022c8:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d132      	bne.n	8002336 <VL53L1_init_and_start_range+0x3c6>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 80022d0:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 80022d4:	f1c3 0371 	rsb	r3, r3, #113	; 0x71
 80022d8:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
			VL53L1_DYNAMIC_CONFIG_I2C_INDEX - i2c_index;

		/* If in back to back mode, use GPH ID from cfg_state */
		if ((psystem->system__mode_start &
 80022dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80022e0:	791b      	ldrb	r3, [r3, #4]
 80022e2:	f003 0320 	and.w	r3, r3, #32
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d017      	beq.n	800231a <VL53L1_init_and_start_range+0x3aa>
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) ==
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) {
			pdynamic->system__grouped_parameter_hold_0 = pstate->cfg_gph_id | 0x01;
 80022ea:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80022ee:	789b      	ldrb	r3, [r3, #2]
 80022f0:	f043 0301 	orr.w	r3, r3, #1
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80022fa:	701a      	strb	r2, [r3, #0]
			pdynamic->system__grouped_parameter_hold_1 = pstate->cfg_gph_id | 0x01;
 80022fc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002300:	789b      	ldrb	r3, [r3, #2]
 8002302:	f043 0301 	orr.w	r3, r3, #1
 8002306:	b2da      	uxtb	r2, r3
 8002308:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800230c:	731a      	strb	r2, [r3, #12]
			pdynamic->system__grouped_parameter_hold   = pstate->cfg_gph_id;
 800230e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002312:	789a      	ldrb	r2, [r3, #2]
 8002314:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002318:	749a      	strb	r2, [r3, #18]
		}
		status =
			VL53L1_i2c_encode_dynamic_config(
				pdynamic,
				VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800231a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_dynamic_config(
 800231e:	f107 020c 	add.w	r2, r7, #12
 8002322:	4413      	add	r3, r2
		status =
 8002324:	461a      	mov	r2, r3
 8002326:	2112      	movs	r1, #18
 8002328:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 800232c:	f002 fcdc 	bl	8004ce8 <VL53L1_i2c_encode_dynamic_config>
 8002330:	4603      	mov	r3, r0
 8002332:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (status == VL53L1_ERROR_NONE) {
 8002336:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800233a:	2b00      	cmp	r3, #0
 800233c:	d113      	bne.n	8002366 <VL53L1_init_and_start_range+0x3f6>

		i2c_buffer_offset_bytes = \
 800233e:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002342:	f1c3 0383 	rsb	r3, r3, #131	; 0x83
 8002346:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_system_control(
				psystem,
				VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800234a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_system_control(
 800234e:	f107 020c 	add.w	r2, r7, #12
 8002352:	4413      	add	r3, r2
		status =
 8002354:	461a      	mov	r2, r3
 8002356:	2105      	movs	r1, #5
 8002358:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 800235c:	f002 fd49 	bl	8004df2 <VL53L1_i2c_encode_system_control>
 8002360:	4603      	mov	r3, r0
 8002362:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/* Send I2C Buffer */

	if (status == VL53L1_ERROR_NONE) {
 8002366:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800236a:	2b00      	cmp	r3, #0
 800236c:	d10c      	bne.n	8002388 <VL53L1_init_and_start_range+0x418>
		status =
			VL53L1_WriteMulti(
 800236e:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
		status =
 8002372:	f107 020c 	add.w	r2, r7, #12
 8002376:	f8b7 1134 	ldrh.w	r1, [r7, #308]	; 0x134
 800237a:	1d38      	adds	r0, r7, #4
 800237c:	6800      	ldr	r0, [r0, #0]
 800237e:	f003 fa5f 	bl	8005840 <VL53L1_WriteMulti>
 8002382:	4603      	mov	r3, r0
 8002384:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/*
	 * Update LL Driver State
	 */
	if (status == VL53L1_ERROR_NONE)
 8002388:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800238c:	2b00      	cmp	r3, #0
 800238e:	d106      	bne.n	800239e <VL53L1_init_and_start_range+0x42e>
		status = VL53L1_update_ll_driver_rd_state(Dev);
 8002390:	1d3b      	adds	r3, r7, #4
 8002392:	6818      	ldr	r0, [r3, #0]
 8002394:	f001 f9e6 	bl	8003764 <VL53L1_update_ll_driver_rd_state>
 8002398:	4603      	mov	r3, r0
 800239a:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	if (status == VL53L1_ERROR_NONE)
 800239e:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d106      	bne.n	80023b4 <VL53L1_init_and_start_range+0x444>
		status = VL53L1_update_ll_driver_cfg_state(Dev);
 80023a6:	1d3b      	adds	r3, r7, #4
 80023a8:	6818      	ldr	r0, [r3, #0]
 80023aa:	f001 faae 	bl	800390a <VL53L1_update_ll_driver_cfg_state>
 80023ae:	4603      	mov	r3, r0
 80023b0:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	LOG_FUNCTION_END(status);

	return status;
 80023b4:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop

080023c4 <VL53L1_stop_range>:


VL53L1_Error VL53L1_stop_range(
	VL53L1_DEV     Dev)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
	/*
	 * Stops any in process range using the ABORT command
	 * Also clears all of the measurement mode bits
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80023cc:	2300      	movs	r3, #0
 80023ce:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev =
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	60bb      	str	r3, [r7, #8]
			VL53L1DevStructGetLLDriverHandle(Dev);

	/* Merge ABORT mode with mode_start */

	pdev->sys_ctrl.system__mode_start =
			(pdev->sys_ctrl.system__mode_start & VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 80023da:	b25b      	sxtb	r3, r3
 80023dc:	f003 030f 	and.w	r3, r3, #15
 80023e0:	b25b      	sxtb	r3, r3
 80023e2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80023e6:	b25b      	sxtb	r3, r3
 80023e8:	b2da      	uxtb	r2, r3
	pdev->sys_ctrl.system__mode_start =
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	f883 21cc 	strb.w	r2, [r3, #460]	; 0x1cc
			 VL53L1_DEVICEMEASUREMENTMODE_ABORT;

	status = VL53L1_set_system_control(
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 80023f6:	4619      	mov	r1, r3
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f002 fd35 	bl	8004e68 <VL53L1_set_system_control>
 80023fe:	4603      	mov	r3, r0
 8002400:	73fb      	strb	r3, [r7, #15]
				Dev,
				&pdev->sys_ctrl);

	/* Abort bit is auto clear so clear register group structure to match */
	pdev->sys_ctrl.system__mode_start =
			(pdev->sys_ctrl.system__mode_start & VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK);
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 8002408:	f003 030f 	and.w	r3, r3, #15
 800240c:	b2da      	uxtb	r2, r3
	pdev->sys_ctrl.system__mode_start =
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	f883 21cc 	strb.w	r2, [r3, #460]	; 0x1cc

	/* reset zone dynamic info */
	VL53L1_init_ll_driver_state(
 8002414:	2103      	movs	r1, #3
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f001 f97a 	bl	8003710 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* reset low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1)
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 8002422:	2b01      	cmp	r3, #1
 8002424:	d102      	bne.n	800242c <VL53L1_stop_range+0x68>
		VL53L1_low_power_auto_data_stop_range(Dev);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f001 feef 	bl	800420a <VL53L1_low_power_auto_data_stop_range>

	return status;
 800242c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002430:	4618      	mov	r0, r3
 8002432:	3710      	adds	r7, #16
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <VL53L1_get_measurement_results>:


VL53L1_Error VL53L1_get_measurement_results(
	VL53L1_DEV                     Dev,
	VL53L1_DeviceResultsLevel      device_results_level)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b0c8      	sub	sp, #288	; 0x120
 800243c:	af00      	add	r7, sp, #0
 800243e:	1d3b      	adds	r3, r7, #4
 8002440:	6018      	str	r0, [r3, #0]
 8002442:	460a      	mov	r2, r1
 8002444:	1cfb      	adds	r3, r7, #3
 8002446:	701a      	strb	r2, [r3, #0]
	/*
	 * Read via a single I2C multiple byte transaction all
	 * of the requested device measurement data results
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8002448:	2300      	movs	r3, #0
 800244a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800244e:	1d3b      	adds	r3, r7, #4
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_system_results_t   *psystem_results = &(pdev->sys_results);
 8002456:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800245a:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 800245e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	VL53L1_core_results_t     *pcore_results   = &(pdev->core_results);
 8002462:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002466:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800246a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	VL53L1_debug_results_t    *pdebug_results  = &(pdev->dbg_results);
 800246e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002472:	f503 732b 	add.w	r3, r3, #684	; 0x2ac
 8002476:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	uint16_t i2c_index               = VL53L1_SYSTEM_RESULTS_I2C_INDEX;
 800247a:	2388      	movs	r3, #136	; 0x88
 800247c:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
	uint16_t i2c_buffer_offset_bytes = 0;
 8002480:	2300      	movs	r3, #0
 8002482:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	uint16_t i2c_buffer_size_bytes   = 0;
 8002486:	2300      	movs	r3, #0
 8002488:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c

	LOG_FUNCTION_START("");

	/* Determine multi byte read transaction size */

	switch (device_results_level) {
 800248c:	1cfb      	adds	r3, r7, #3
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	2b01      	cmp	r3, #1
 8002492:	d008      	beq.n	80024a6 <VL53L1_get_measurement_results+0x6e>
 8002494:	2b02      	cmp	r3, #2
 8002496:	d10d      	bne.n	80024b4 <VL53L1_get_measurement_results+0x7c>
	case VL53L1_DEVICERESULTSLEVEL_FULL:
		i2c_buffer_size_bytes =
 8002498:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800249c:	f5c3 7387 	rsb	r3, r3, #270	; 0x10e
 80024a0:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_DEBUG_RESULTS_I2C_INDEX +
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 80024a4:	e00a      	b.n	80024bc <VL53L1_get_measurement_results+0x84>
	case VL53L1_DEVICERESULTSLEVEL_UPTO_CORE:
		i2c_buffer_size_bytes =
 80024a6:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 80024aa:	f1c3 03d5 	rsb	r3, r3, #213	; 0xd5
 80024ae:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_CORE_RESULTS_I2C_INDEX +
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 80024b2:	e003      	b.n	80024bc <VL53L1_get_measurement_results+0x84>
	default:
		i2c_buffer_size_bytes =
 80024b4:	232c      	movs	r3, #44	; 0x2c
 80024b6:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES;
		break;
 80024ba:	bf00      	nop
	}

	/* Read  Result Data */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80024bc:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d10c      	bne.n	80024de <VL53L1_get_measurement_results+0xa6>
		status =
			VL53L1_ReadMulti(
 80024c4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
		status =
 80024c8:	f107 0208 	add.w	r2, r7, #8
 80024cc:	f8b7 110a 	ldrh.w	r1, [r7, #266]	; 0x10a
 80024d0:	1d38      	adds	r0, r7, #4
 80024d2:	6800      	ldr	r0, [r0, #0]
 80024d4:	f003 f9ea 	bl	80058ac <VL53L1_ReadMulti>
 80024d8:	4603      	mov	r3, r0
 80024da:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				buffer,
				(uint32_t)i2c_buffer_size_bytes);

	/* Decode  I2C buffer */

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_FULL &&
 80024de:	1cfb      	adds	r3, r7, #3
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d917      	bls.n	8002516 <VL53L1_get_measurement_results+0xde>
 80024e6:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d113      	bne.n	8002516 <VL53L1_get_measurement_results+0xde>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 80024ee:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 80024f2:	f1c3 03d6 	rsb	r3, r3, #214	; 0xd6
 80024f6:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_DEBUG_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_debug_results(
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 80024fa:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_debug_results(
 80024fe:	f107 0208 	add.w	r2, r7, #8
 8002502:	4413      	add	r3, r2
		status =
 8002504:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002508:	4619      	mov	r1, r3
 800250a:	2038      	movs	r0, #56	; 0x38
 800250c:	f002 fe2a 	bl	8005164 <VL53L1_i2c_decode_debug_results>
 8002510:	4603      	mov	r3, r0
 8002512:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pdebug_results);
	}

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_UPTO_CORE &&
 8002516:	1cfb      	adds	r3, r7, #3
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d017      	beq.n	800254e <VL53L1_get_measurement_results+0x116>
 800251e:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 8002522:	2b00      	cmp	r3, #0
 8002524:	d113      	bne.n	800254e <VL53L1_get_measurement_results+0x116>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8002526:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800252a:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 800252e:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_CORE_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_core_results(
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 8002532:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_core_results(
 8002536:	f107 0208 	add.w	r2, r7, #8
 800253a:	4413      	add	r3, r2
		status =
 800253c:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002540:	4619      	mov	r1, r3
 8002542:	2021      	movs	r0, #33	; 0x21
 8002544:	f002 fdad 	bl	80050a2 <VL53L1_i2c_decode_core_results>
 8002548:	4603      	mov	r3, r0
 800254a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pcore_results);
	}

	if (status == VL53L1_ERROR_NONE) {
 800254e:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 8002552:	2b00      	cmp	r3, #0
 8002554:	d110      	bne.n	8002578 <VL53L1_get_measurement_results+0x140>

		i2c_buffer_offset_bytes = 0;
 8002556:	2300      	movs	r3, #0
 8002558:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
		status =
			VL53L1_i2c_decode_system_results(
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800255c:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_system_results(
 8002560:	f107 0208 	add.w	r2, r7, #8
 8002564:	4413      	add	r3, r2
		status =
 8002566:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800256a:	4619      	mov	r1, r3
 800256c:	202c      	movs	r0, #44	; 0x2c
 800256e:	f002 fca2 	bl	8004eb6 <VL53L1_i2c_decode_system_results>
 8002572:	4603      	mov	r3, r0
 8002574:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				psystem_results);
	}

	LOG_FUNCTION_END(status);

	return status;
 8002578:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
}
 800257c:	4618      	mov	r0, r3
 800257e:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <VL53L1_get_device_results>:

VL53L1_Error VL53L1_get_device_results(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceResultsLevel     device_results_level,
	VL53L1_range_results_t       *prange_results)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b088      	sub	sp, #32
 800258a:	af00      	add	r7, sp, #0
 800258c:	60f8      	str	r0, [r7, #12]
 800258e:	460b      	mov	r3, r1
 8002590:	607a      	str	r2, [r7, #4]
 8002592:	72fb      	strb	r3, [r7, #11]
	 *  VL53L1_copy_sys_and_core_results_to_range_results()
	 *
	 *  The input measurement mode controls what happens next ...
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8002594:	2300      	movs	r3, #0
 8002596:	77fb      	strb	r3, [r7, #31]

	VL53L1_LLDriverData_t *pdev =
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);
	VL53L1_LLDriverResults_t *pres =
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f503 733d 	add.w	r3, r3, #756	; 0x2f4
 80025a2:	617b      	str	r3, [r7, #20]
			VL53L1DevStructGetLLResultsHandle(Dev);

	VL53L1_range_results_t   *presults = &(pres->range_results);
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	/* Get device results */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80025a8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d106      	bne.n	80025be <VL53L1_get_device_results+0x38>
		status = VL53L1_get_measurement_results(
 80025b0:	7afb      	ldrb	r3, [r7, #11]
 80025b2:	4619      	mov	r1, r3
 80025b4:	68f8      	ldr	r0, [r7, #12]
 80025b6:	f7ff ff3f 	bl	8002438 <VL53L1_get_measurement_results>
 80025ba:	4603      	mov	r3, r0
 80025bc:	77fb      	strb	r3, [r7, #31]
						Dev,
						device_results_level);

	if (status == VL53L1_ERROR_NONE)
 80025be:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d10c      	bne.n	80025e0 <VL53L1_get_device_results+0x5a>
		VL53L1_copy_sys_and_core_results_to_range_results(
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor,
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
		VL53L1_copy_sys_and_core_results_to_range_results(
 80025cc:	4618      	mov	r0, r3
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	f503 71e7 	add.w	r1, r3, #462	; 0x1ce
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	f503 7222 	add.w	r2, r3, #648	; 0x288
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	f000 f86c 	bl	80026b8 <VL53L1_copy_sys_and_core_results_to_range_results>
				&(pdev->core_results),
				presults);

	/* Start Patch_LowPowerAutoMode */
	/* process results from first range of low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1) {
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d12d      	bne.n	8002646 <VL53L1_get_device_results+0xc0>
		/* change to manual calibrations. Only needed on the
		 * first range out  */
		if ((status == VL53L1_ERROR_NONE) &&
 80025ea:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d10e      	bne.n	8002610 <VL53L1_get_device_results+0x8a>
			(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		if ((status == VL53L1_ERROR_NONE) &&
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d109      	bne.n	8002610 <VL53L1_get_device_results+0x8a>
			status = VL53L1_low_power_auto_setup_manual_calibration(
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	f001 fe5e 	bl	80042be <VL53L1_low_power_auto_setup_manual_calibration>
 8002602:	4603      	mov	r3, r0
 8002604:	77fb      	strb	r3, [r7, #31]
					Dev);
			pdev->low_power_auto_data.low_power_auto_range_count = 1;
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	2201      	movs	r2, #1
 800260a:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 800260e:	e00c      	b.n	800262a <VL53L1_get_device_results+0xa4>
		} else if ((status == VL53L1_ERROR_NONE) &&
 8002610:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d108      	bne.n	800262a <VL53L1_get_device_results+0xa4>
			(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		} else if ((status == VL53L1_ERROR_NONE) &&
 800261e:	2b01      	cmp	r3, #1
 8002620:	d103      	bne.n	800262a <VL53L1_get_device_results+0xa4>
			pdev->low_power_auto_data.low_power_auto_range_count = 2;
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	2202      	movs	r2, #2
 8002626:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
		}

		/* perform DSS calculation. This can be performed every range */
		if ((pdev->low_power_auto_data.low_power_auto_range_count != 0xFF) &&
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 8002630:	2bff      	cmp	r3, #255	; 0xff
 8002632:	d008      	beq.n	8002646 <VL53L1_get_device_results+0xc0>
 8002634:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d104      	bne.n	8002646 <VL53L1_get_device_results+0xc0>
			(status == VL53L1_ERROR_NONE)) {
			status = VL53L1_low_power_auto_update_DSS(
 800263c:	68f8      	ldr	r0, [r7, #12]
 800263e:	f001 fe83 	bl	8004348 <VL53L1_low_power_auto_update_DSS>
 8002642:	4603      	mov	r3, r0
 8002644:	77fb      	strb	r3, [r7, #31]
	}
	/* End Patch_LowPowerAutoMode */

	/* copy current state into results */

	presults->cfg_device_state = pdev->ll_state.cfg_device_state;
 8002646:	69bb      	ldr	r3, [r7, #24]
 8002648:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	701a      	strb	r2, [r3, #0]
	presults->rd_device_state  = pdev->ll_state.rd_device_state;
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	705a      	strb	r2, [r3, #1]

	/* copy internal structure to supplied output pointer */

	memcpy(
 800265a:	2284      	movs	r2, #132	; 0x84
 800265c:	6939      	ldr	r1, [r7, #16]
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f007 fb24 	bl	8009cac <memcpy>
	/*
	 * Check LL driver and Device are in Sync
	 * If not an error is raised
	 */

	if (status == VL53L1_ERROR_NONE)
 8002664:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d104      	bne.n	8002676 <VL53L1_get_device_results+0xf0>
		status = VL53L1_check_ll_driver_rd_state(Dev);
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f001 f901 	bl	8003874 <VL53L1_check_ll_driver_rd_state>
 8002672:	4603      	mov	r3, r0
 8002674:	77fb      	strb	r3, [r7, #31]
			VL53L1_TRACE_MODULE_RANGE_RESULTS_DATA);
#endif

	LOG_FUNCTION_END(status);

	return status;
 8002676:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800267a:	4618      	mov	r0, r3
 800267c:	3720      	adds	r7, #32
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <VL53L1_clear_interrupt_and_enable_next_range>:


VL53L1_Error VL53L1_clear_interrupt_and_enable_next_range(
	VL53L1_DEV        Dev,
	uint8_t           measurement_mode)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b084      	sub	sp, #16
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
 800268a:	460b      	mov	r3, r1
 800268c:	70fb      	strb	r3, [r7, #3]
	/*
	 * Enable next range by sending handshake which
	 * clears the interrupt
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800268e:	2300      	movs	r3, #0
 8002690:	73fb      	strb	r3, [r7, #15]
	/* Dynamic GPH Management     */
	/* Setup GPH absorption point and config values for next measurement */

	/* Update GPH registers, clear interrupt and set measurement mode */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8002692:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d107      	bne.n	80026aa <VL53L1_clear_interrupt_and_enable_next_range+0x28>
		status = VL53L1_init_and_start_range(
 800269a:	78fb      	ldrb	r3, [r7, #3]
 800269c:	2203      	movs	r2, #3
 800269e:	4619      	mov	r1, r3
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	f7ff fc65 	bl	8001f70 <VL53L1_init_and_start_range>
 80026a6:	4603      	mov	r3, r0
 80026a8:	73fb      	strb	r3, [r7, #15]
					measurement_mode,
					VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS);

	LOG_FUNCTION_END(status);

	return status;
 80026aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3710      	adds	r7, #16
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
	...

080026b8 <VL53L1_copy_sys_and_core_results_to_range_results>:
void VL53L1_copy_sys_and_core_results_to_range_results(
	int32_t                           gain_factor,
	VL53L1_system_results_t          *psys,
	VL53L1_core_results_t            *pcore,
	VL53L1_range_results_t           *presults)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b089      	sub	sp, #36	; 0x24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
 80026c4:	603b      	str	r3, [r7, #0]
	uint8_t  i = 0;
 80026c6:	2300      	movs	r3, #0
 80026c8:	77fb      	strb	r3, [r7, #31]

	VL53L1_range_data_t *pdata;
	int32_t range_mm = 0;
 80026ca:	2300      	movs	r3, #0
 80026cc:	613b      	str	r3, [r7, #16]
	uint32_t tmpu32 = 0;
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");

	/* copy results */

	presults->stream_count    = psys->result__stream_count;
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	78da      	ldrb	r2, [r3, #3]
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	709a      	strb	r2, [r3, #2]

	pdata = &(presults->data[0]);
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	3304      	adds	r3, #4
 80026de:	61bb      	str	r3, [r7, #24]

	for (i = 0 ; i < 2 ; i++) {
 80026e0:	2300      	movs	r3, #0
 80026e2:	77fb      	strb	r3, [r7, #31]
 80026e4:	e0d0      	b.n	8002888 <VL53L1_copy_sys_and_core_results_to_range_results+0x1d0>

		pdata->range_id     = i;
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	7ffa      	ldrb	r2, [r7, #31]
 80026ea:	701a      	strb	r2, [r3, #0]
		pdata->time_stamp   = 0;
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	2200      	movs	r2, #0
 80026f0:	605a      	str	r2, [r3, #4]

		if ((psys->result__stream_count == 0) &&
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	78db      	ldrb	r3, [r3, #3]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d10a      	bne.n	8002710 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			((psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK) ==
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	785b      	ldrb	r3, [r3, #1]
 80026fe:	f003 031f 	and.w	r3, r3, #31
		if ((psys->result__stream_count == 0) &&
 8002702:	2b09      	cmp	r3, #9
 8002704:	d104      	bne.n	8002710 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			VL53L1_DEVICEERROR_RANGECOMPLETE)) {
			pdata->range_status = VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	2213      	movs	r2, #19
 800270a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800270e:	e007      	b.n	8002720 <VL53L1_copy_sys_and_core_results_to_range_results+0x68>
		} else {
			pdata->range_status =
					psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	785b      	ldrb	r3, [r3, #1]
 8002714:	f003 031f 	and.w	r3, r3, #31
 8002718:	b2da      	uxtb	r2, r3
			pdata->range_status =
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
		}

		switch (i) {
 8002720:	7ffb      	ldrb	r3, [r7, #31]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d002      	beq.n	800272c <VL53L1_copy_sys_and_core_results_to_range_results+0x74>
 8002726:	2b01      	cmp	r3, #1
 8002728:	d05d      	beq.n	80027e6 <VL53L1_copy_sys_and_core_results_to_range_results+0x12e>
 800272a:	e0a7      	b.n	800287c <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>

		case 0:

			if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM1)
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	789b      	ldrb	r3, [r3, #2]
 8002730:	2b07      	cmp	r3, #7
 8002732:	d104      	bne.n	800273e <VL53L1_copy_sys_and_core_results_to_range_results+0x86>
				pdata->actual_effective_spads =
					psys->result__mm_inner_actual_effective_spads_sd0;
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	8a5a      	ldrh	r2, [r3, #18]
				pdata->actual_effective_spads =
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	821a      	strh	r2, [r3, #16]
 800273c:	e00c      	b.n	8002758 <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM2)
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	789b      	ldrb	r3, [r3, #2]
 8002742:	2b08      	cmp	r3, #8
 8002744:	d104      	bne.n	8002750 <VL53L1_copy_sys_and_core_results_to_range_results+0x98>
				pdata->actual_effective_spads =
						psys->result__mm_outer_actual_effective_spads_sd0;
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	8a9a      	ldrh	r2, [r3, #20]
				pdata->actual_effective_spads =
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	821a      	strh	r2, [r3, #16]
 800274e:	e003      	b.n	8002758 <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else
				pdata->actual_effective_spads =
					psys->result__dss_actual_effective_spads_sd0;
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	889a      	ldrh	r2, [r3, #4]
				pdata->actual_effective_spads =
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	821a      	strh	r2, [r3, #16]

			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0;
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	8a1a      	ldrh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
				psys->result__avg_signal_count_rate_mcps_sd0;
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	8ada      	ldrh	r2, [r3, #22]
			pdata->avg_signal_count_rate_mcps =
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	85da      	strh	r2, [r3, #46]	; 0x2e
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd0;
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	891a      	ldrh	r2, [r3, #8]
			pdata->ambient_count_rate_mcps =
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	895b      	ldrh	r3, [r3, #10]
 8002774:	015b      	lsls	r3, r3, #5
 8002776:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800277e:	d302      	bcc.n	8002786 <VL53L1_copy_sys_and_core_results_to_range_results+0xce>
				tmpu32 = 0xFFFF;
 8002780:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002784:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	b29a      	uxth	r2, r3
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd0;
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	899a      	ldrh	r2, [r3, #12]
			pdata->median_phase =
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd0;
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	89db      	ldrh	r3, [r3, #14]
			range_mm =
 800279a:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	68fa      	ldr	r2, [r7, #12]
 80027a0:	fb02 f303 	mul.w	r3, r2, r3
 80027a4:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027ac:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	da01      	bge.n	80027b8 <VL53L1_copy_sys_and_core_results_to_range_results+0x100>
 80027b4:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 80027b8:	12db      	asrs	r3, r3, #11
 80027ba:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	b21a      	sxth	r2, r3
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd0;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685a      	ldr	r2, [r3, #4]
			pdata->ranging_total_events =
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd0;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689a      	ldr	r2, [r3, #8]
			pdata->signal_total_events =
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed =
				pcore->result_core__total_periods_elapsed_sd0;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68da      	ldr	r2, [r3, #12]
			pdata->total_periods_elapsed =
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd0;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681a      	ldr	r2, [r3, #0]
			pdata->ambient_window_events =
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	621a      	str	r2, [r3, #32]

			break;
 80027e4:	e04a      	b.n	800287c <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>
		case 1:

			pdata->actual_effective_spads =
				psys->result__dss_actual_effective_spads_sd1;
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	8b1a      	ldrh	r2, [r3, #24]
			pdata->actual_effective_spads =
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	821a      	strh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_mcps_sd1;
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	8b5a      	ldrh	r2, [r3, #26]
			pdata->peak_signal_count_rate_mcps =
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027fc:	85da      	strh	r2, [r3, #46]	; 0x2e
				0xFFFF;
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd1;
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	8b9a      	ldrh	r2, [r3, #28]
			pdata->ambient_count_rate_mcps =
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	8bdb      	ldrh	r3, [r3, #30]
 800280a:	015b      	lsls	r3, r3, #5
 800280c:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002814:	d302      	bcc.n	800281c <VL53L1_copy_sys_and_core_results_to_range_results+0x164>
				tmpu32 = 0xFFFF;
 8002816:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800281a:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	b29a      	uxth	r2, r3
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd1;
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	8c1a      	ldrh	r2, [r3, #32]
			pdata->median_phase =
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd1;
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
			range_mm =
 8002830:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	fb02 f303 	mul.w	r3, r2, r3
 800283a:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002842:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	2b00      	cmp	r3, #0
 8002848:	da01      	bge.n	800284e <VL53L1_copy_sys_and_core_results_to_range_results+0x196>
 800284a:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800284e:	12db      	asrs	r3, r3, #11
 8002850:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	b21a      	sxth	r2, r3
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd1;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	695a      	ldr	r2, [r3, #20]
			pdata->ranging_total_events =
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd1;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	699a      	ldr	r2, [r3, #24]
			pdata->signal_total_events =
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed  =
				pcore->result_core__total_periods_elapsed_sd1;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	69da      	ldr	r2, [r3, #28]
			pdata->total_periods_elapsed  =
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd1;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	691a      	ldr	r2, [r3, #16]
			pdata->ambient_window_events =
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	621a      	str	r2, [r3, #32]

			break;
 800287a:	bf00      	nop
		}

		pdata++;
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	3340      	adds	r3, #64	; 0x40
 8002880:	61bb      	str	r3, [r7, #24]
	for (i = 0 ; i < 2 ; i++) {
 8002882:	7ffb      	ldrb	r3, [r7, #31]
 8002884:	3301      	adds	r3, #1
 8002886:	77fb      	strb	r3, [r7, #31]
 8002888:	7ffb      	ldrb	r3, [r7, #31]
 800288a:	2b01      	cmp	r3, #1
 800288c:	f67f af2b 	bls.w	80026e6 <VL53L1_copy_sys_and_core_results_to_range_results+0x2e>

	/* Update Global Device Status for results
	 * - Default to no update
	 */

	presults->device_status = VL53L1_DEVICEERROR_NOUPDATE;
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	2200      	movs	r2, #0
 8002894:	70da      	strb	r2, [r3, #3]
	 * - If device error condition, update device status
	 * - Remove device status from range status output this should
	 * only contain information relating to range data
	 */

	switch (psys->result__range_status &
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	785b      	ldrb	r3, [r3, #1]
 800289a:	f003 031f 	and.w	r3, r3, #31
 800289e:	3b01      	subs	r3, #1
 80028a0:	2b10      	cmp	r3, #16
 80028a2:	d831      	bhi.n	8002908 <VL53L1_copy_sys_and_core_results_to_range_results+0x250>
 80028a4:	a201      	add	r2, pc, #4	; (adr r2, 80028ac <VL53L1_copy_sys_and_core_results_to_range_results+0x1f4>)
 80028a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028aa:	bf00      	nop
 80028ac:	080028f1 	.word	0x080028f1
 80028b0:	080028f1 	.word	0x080028f1
 80028b4:	080028f1 	.word	0x080028f1
 80028b8:	08002909 	.word	0x08002909
 80028bc:	08002909 	.word	0x08002909
 80028c0:	08002909 	.word	0x08002909
 80028c4:	08002909 	.word	0x08002909
 80028c8:	08002909 	.word	0x08002909
 80028cc:	08002909 	.word	0x08002909
 80028d0:	08002909 	.word	0x08002909
 80028d4:	08002909 	.word	0x08002909
 80028d8:	08002909 	.word	0x08002909
 80028dc:	080028f1 	.word	0x080028f1
 80028e0:	08002909 	.word	0x08002909
 80028e4:	08002909 	.word	0x08002909
 80028e8:	08002909 	.word	0x08002909
 80028ec:	080028f1 	.word	0x080028f1
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53L1_DEVICEERROR_USERROICLIP:
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (psys->result__range_status &
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	785b      	ldrb	r3, [r3, #1]
 80028f4:	f003 031f 	and.w	r3, r3, #31
 80028f8:	b2da      	uxtb	r2, r3
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	70da      	strb	r2, [r3, #3]
				VL53L1_RANGE_STATUS__RANGE_STATUS_MASK);

		presults->data[0].range_status = VL53L1_DEVICEERROR_NOUPDATE;
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	break;
 8002906:	bf00      	nop

	}

	LOG_FUNCTION_END(0);
}
 8002908:	bf00      	nop
 800290a:	3724      	adds	r7, #36	; 0x24
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <VL53L1_get_tuning_parm>:

VL53L1_Error VL53L1_get_tuning_parm(
	VL53L1_DEV                     Dev,
	VL53L1_TuningParms             tuning_parm_key,
	int32_t                       *ptuning_parm_value)
{
 8002914:	b480      	push	{r7}
 8002916:	b087      	sub	sp, #28
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	460b      	mov	r3, r1
 800291e:	607a      	str	r2, [r7, #4]
 8002920:	817b      	strh	r3, [r7, #10]
	 * Gets the requested tuning parm value
	 * - Large case statement for returns
	 * - if key does not match, INVALID parm error returned
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8002922:	2300      	movs	r3, #0
 8002924:	75fb      	strb	r3, [r7, #23]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 800292a:	897b      	ldrh	r3, [r7, #10]
 800292c:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8002930:	2b38      	cmp	r3, #56	; 0x38
 8002932:	f200 8204 	bhi.w	8002d3e <VL53L1_get_tuning_parm+0x42a>
 8002936:	a201      	add	r2, pc, #4	; (adr r2, 800293c <VL53L1_get_tuning_parm+0x28>)
 8002938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800293c:	08002a21 	.word	0x08002a21
 8002940:	08002a2f 	.word	0x08002a2f
 8002944:	08002a3d 	.word	0x08002a3d
 8002948:	08002a4b 	.word	0x08002a4b
 800294c:	08002a59 	.word	0x08002a59
 8002950:	08002a67 	.word	0x08002a67
 8002954:	08002a75 	.word	0x08002a75
 8002958:	08002a83 	.word	0x08002a83
 800295c:	08002a91 	.word	0x08002a91
 8002960:	08002a9f 	.word	0x08002a9f
 8002964:	08002aad 	.word	0x08002aad
 8002968:	08002abb 	.word	0x08002abb
 800296c:	08002ac9 	.word	0x08002ac9
 8002970:	08002ad7 	.word	0x08002ad7
 8002974:	08002ae5 	.word	0x08002ae5
 8002978:	08002af3 	.word	0x08002af3
 800297c:	08002b01 	.word	0x08002b01
 8002980:	08002b0f 	.word	0x08002b0f
 8002984:	08002b1d 	.word	0x08002b1d
 8002988:	08002b2b 	.word	0x08002b2b
 800298c:	08002b39 	.word	0x08002b39
 8002990:	08002b47 	.word	0x08002b47
 8002994:	08002b55 	.word	0x08002b55
 8002998:	08002b63 	.word	0x08002b63
 800299c:	08002b71 	.word	0x08002b71
 80029a0:	08002b7f 	.word	0x08002b7f
 80029a4:	08002b8d 	.word	0x08002b8d
 80029a8:	08002b9b 	.word	0x08002b9b
 80029ac:	08002ba9 	.word	0x08002ba9
 80029b0:	08002bb7 	.word	0x08002bb7
 80029b4:	08002bc5 	.word	0x08002bc5
 80029b8:	08002bd3 	.word	0x08002bd3
 80029bc:	08002be1 	.word	0x08002be1
 80029c0:	08002bef 	.word	0x08002bef
 80029c4:	08002bfd 	.word	0x08002bfd
 80029c8:	08002c0b 	.word	0x08002c0b
 80029cc:	08002c19 	.word	0x08002c19
 80029d0:	08002c27 	.word	0x08002c27
 80029d4:	08002c35 	.word	0x08002c35
 80029d8:	08002c43 	.word	0x08002c43
 80029dc:	08002c51 	.word	0x08002c51
 80029e0:	08002c5f 	.word	0x08002c5f
 80029e4:	08002c6d 	.word	0x08002c6d
 80029e8:	08002c7b 	.word	0x08002c7b
 80029ec:	08002c89 	.word	0x08002c89
 80029f0:	08002c97 	.word	0x08002c97
 80029f4:	08002ca5 	.word	0x08002ca5
 80029f8:	08002cb3 	.word	0x08002cb3
 80029fc:	08002cc1 	.word	0x08002cc1
 8002a00:	08002ccf 	.word	0x08002ccf
 8002a04:	08002cdd 	.word	0x08002cdd
 8002a08:	08002ceb 	.word	0x08002ceb
 8002a0c:	08002cf9 	.word	0x08002cf9
 8002a10:	08002d07 	.word	0x08002d07
 8002a14:	08002d15 	.word	0x08002d15
 8002a18:	08002d23 	.word	0x08002d23
 8002a1c:	08002d31 	.word	0x08002d31

	case VL53L1_TUNINGPARM_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	; 0xa4
 8002a26:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	601a      	str	r2, [r3, #0]
	break;
 8002a2c:	e18e      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	; 0xa6
 8002a34:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	601a      	str	r2, [r3, #0]
	break;
 8002a3a:	e187      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002a42:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	601a      	str	r2, [r3, #0]
	break;
 8002a48:	e180      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8002a50:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	601a      	str	r2, [r3, #0]
	break;
 8002a56:	e179      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_target;
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8002a5e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	601a      	str	r2, [r3, #0]
	break;
 8002a64:	e172      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	; 0xb2
 8002a6c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	601a      	str	r2, [r3, #0]
	break;
 8002a72:	e16b      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 8002a7a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	601a      	str	r2, [r3, #0]
	break;
 8002a80:	e164      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 8002a88:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	601a      	str	r2, [r3, #0]
	break;
 8002a8e:	e15d      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	; 0xb6
 8002a96:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	601a      	str	r2, [r3, #0]
	break;
 8002a9c:	e156      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8002aa4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	601a      	str	r2, [r3, #0]
	break;
 8002aaa:	e14f      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 8002ab2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	601a      	str	r2, [r3, #0]
	break;
 8002ab8:	e148      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps;
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 8002ac0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	601a      	str	r2, [r3, #0]
	break;
 8002ac6:	e141      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	f8b3 30be 	ldrh.w	r3, [r3, #190]	; 0xbe
 8002ace:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	601a      	str	r2, [r3, #0]
	break;
 8002ad4:	e13a      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps;
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8002adc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	601a      	str	r2, [r3, #0]
	break;
 8002ae2:	e133      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 8002aea:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	601a      	str	r2, [r3, #0]
	break;
 8002af0:	e12c      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
 8002af8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	601a      	str	r2, [r3, #0]
	break;
 8002afe:	e125      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8002b06:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	601a      	str	r2, [r3, #0]
	break;
 8002b0c:	e11e      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8002b14:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	601a      	str	r2, [r3, #0]
	break;
 8002b1a:	e117      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg ;
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 8002b22:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	601a      	str	r2, [r3, #0]
	break;
 8002b28:	e110      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 8002b30:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	601a      	str	r2, [r3, #0]
	break;
 8002b36:	e109      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8002b3e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	601a      	str	r2, [r3, #0]
	break;
 8002b44:	e102      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	f9b3 313e 	ldrsh.w	r3, [r3, #318]	; 0x13e
 8002b4c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	601a      	str	r2, [r3, #0]
	break;
 8002b52:	e0fb      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 8002b5a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	601a      	str	r2, [r3, #0]
	break;
 8002b60:	e0f4      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 8002b68:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	601a      	str	r2, [r3, #0]
	break;
 8002b6e:	e0ed      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8002b76:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	601a      	str	r2, [r3, #0]
	break;
 8002b7c:	e0e6      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 8002b84:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	601a      	str	r2, [r3, #0]
	break;
 8002b8a:	e0df      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	f893 30ae 	ldrb.w	r3, [r3, #174]	; 0xae
 8002b92:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	601a      	str	r2, [r3, #0]
	break;
 8002b98:	e0d8      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	f893 30af 	ldrb.w	r3, [r3, #175]	; 0xaf
 8002ba0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	601a      	str	r2, [r3, #0]
	break;
 8002ba6:	e0d1      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	f893 30c6 	ldrb.w	r3, [r3, #198]	; 0xc6
 8002bae:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	601a      	str	r2, [r3, #0]
	break;
 8002bb4:	e0ca      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
				(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 8002bbc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	601a      	str	r2, [r3, #0]
	break;
 8002bc2:	e0c3      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.device_test_mode;
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8002bca:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	601a      	str	r2, [r3, #0]
	break;
 8002bd0:	e0bc      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.vcsel_period;
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 8002bd8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	601a      	str	r2, [r3, #0]
	break;
 8002bde:	e0b5      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.timeout_us;
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002be6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	601a      	str	r2, [r3, #0]
	break;
 8002bec:	e0ae      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.target_count_rate_mcps;
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8002bf4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	601a      	str	r2, [r3, #0]
	break;
 8002bfa:	e0a7      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	f8b3 311a 	ldrh.w	r3, [r3, #282]	; 0x11a
 8002c02:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	601a      	str	r2, [r3, #0]
	break;
 8002c08:	e0a0      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	f8b3 311c 	ldrh.w	r3, [r3, #284]	; 0x11c
 8002c10:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	601a      	str	r2, [r3, #0]
	break;
 8002c16:	e099      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;;
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	f8b3 3144 	ldrh.w	r3, [r3, #324]	; 0x144
 8002c1e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	601a      	str	r2, [r3, #0]
	break;
 8002c24:	e092      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8002c2c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	601a      	str	r2, [r3, #0]
	break;
 8002c32:	e08b      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8002c3a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	601a      	str	r2, [r3, #0]
	break;
 8002c40:	e084      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8002c48:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	601a      	str	r2, [r3, #0]
	break;
 8002c4e:	e07d      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 8002c56:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	601a      	str	r2, [r3, #0]
	break;
 8002c5c:	e076      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	f893 3155 	ldrb.w	r3, [r3, #341]	; 0x155
 8002c64:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	601a      	str	r2, [r3, #0]
	break;
 8002c6a:	e06f      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	f893 3156 	ldrb.w	r3, [r3, #342]	; 0x156
 8002c72:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	601a      	str	r2, [r3, #0]
	break;
 8002c78:	e068      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_period;
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	f893 3121 	ldrb.w	r3, [r3, #289]	; 0x121
 8002c80:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	601a      	str	r2, [r3, #0]
	break;
 8002c86:	e061      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_start;
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	f893 3122 	ldrb.w	r3, [r3, #290]	; 0x122
 8002c8e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	601a      	str	r2, [r3, #0]
	break;
 8002c94:	e05a      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	f8b3 3128 	ldrh.w	r3, [r3, #296]	; 0x128
 8002c9c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	601a      	str	r2, [r3, #0]
	break;
 8002ca2:	e053      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	; 0xca
 8002caa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	601a      	str	r2, [r3, #0]
	break;
 8002cb0:	e04c      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 8002cb8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	601a      	str	r2, [r3, #0]
	break;
 8002cbe:	e045      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8002cc6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	601a      	str	r2, [r3, #0]
	break;
 8002ccc:	e03e      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8002cd4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	601a      	str	r2, [r3, #0]
	break;
 8002cda:	e037      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002ce2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	601a      	str	r2, [r3, #0]
	break;
 8002ce8:	e030      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002cf0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	601a      	str	r2, [r3, #0]
	break;
 8002cf6:	e029      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8002cfe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	601a      	str	r2, [r3, #0]
	break;
 8002d04:	e022      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d0c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	601a      	str	r2, [r3, #0]
	break;
 8002d12:	e01b      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
				(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 8002d1a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	601a      	str	r2, [r3, #0]
	break;
 8002d20:	e014      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d28:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	601a      	str	r2, [r3, #0]
	break;
 8002d2e:	e00d      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002d36:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	601a      	str	r2, [r3, #0]
	break;
 8002d3c:	e006      	b.n	8002d4c <VL53L1_get_tuning_parm+0x438>


	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8002d44:	601a      	str	r2, [r3, #0]
		status = VL53L1_ERROR_INVALID_PARAMS;
 8002d46:	23fc      	movs	r3, #252	; 0xfc
 8002d48:	75fb      	strb	r3, [r7, #23]
	break;
 8002d4a:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 8002d4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	371c      	adds	r7, #28
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <VL53L1_init_refspadchar_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_refspadchar_config_struct(
	VL53L1_refspadchar_config_t   *pdata)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Ref SPAD Char data structures preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8002d64:	2300      	movs	r3, #0
 8002d66:	73fb      	strb	r3, [r7, #15]
	 * target_count_rate_mcps    = 0x0A00 - 9.7 -> 20.0 Mcps
	 * min_count_rate_limit_mcps = 0x0500 - 9.7 -> 10.0 Mcps
	 * max_count_rate_limit_mcps = 0x1400 - 9.7 -> 40.0 Mcps
	 */

	pdata->device_test_mode =
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2208      	movs	r2, #8
 8002d6c:	701a      	strb	r2, [r3, #0]
			VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->vcsel_period              =
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	220b      	movs	r2, #11
 8002d72:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002d7a:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8002d82:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8002d8a:	815a      	strh	r2, [r3, #10]
			VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8002d92:	819a      	strh	r2, [r3, #12]
			VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 8002d94:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3714      	adds	r7, #20
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <VL53L1_init_ssc_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_ssc_config_struct(
	VL53L1_ssc_config_t   *pdata)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes SPAD Self Check (SSC) data structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8002dac:	2300      	movs	r3, #0
 8002dae:	73fb      	strb	r3, [r7, #15]
	/* SPAD Select Check Configuration */

	/* 0 - store RTN count rates
	 * 1 - store REF count rates
	 */
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	701a      	strb	r2, [r3, #0]

	/* VCSEL period register value  0x12 (18) -> 38 VCSEL clocks */
	pdata->vcsel_period =
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2212      	movs	r2, #18
 8002dba:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;

	/* VCSEL pulse start */
	pdata->vcsel_start  =
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	220f      	movs	r2, #15
 8002dc0:	709a      	strb	r2, [r3, #2]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;

	/* VCSEL pulse width */
	pdata->vcsel_width  = 0x02;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	70da      	strb	r2, [r3, #3]

	/* SSC timeout [us] */
	pdata->timeout_us   = 36000;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 8002dce:	605a      	str	r2, [r3, #4]

	/* SSC rate limit [Mcps]
	 * - 9.7 for VCSEL ON
	 * - 1.15 for VCSEL OFF
	 */
	pdata->rate_limit_mcps =
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	220c      	movs	r2, #12
 8002dd4:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 8002dd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3714      	adds	r7, #20
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <VL53L1_init_xtalk_config_struct>:


VL53L1_Error VL53L1_init_xtalk_config_struct(
	VL53L1_customer_nvm_managed_t *pnvm,
	VL53L1_xtalk_config_t   *pdata)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b084      	sub	sp, #16
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
 8002dee:	6039      	str	r1, [r7, #0]
	/*
	 * Initializes Xtalk Config structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8002df0:	2300      	movs	r3, #0
 8002df2:	73fb      	strb	r3, [r7, #15]
	 */

	/* Store xtalk data into golden copy */

	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	895b      	ldrh	r3, [r3, #10]
 8002df8:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	601a      	str	r2, [r3, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	809a      	strh	r2, [r3, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	80da      	strh	r2, [r3, #6]

	/* Store NVM defaults for later use */

	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	895b      	ldrh	r3, [r3, #10]
 8002e16:	461a      	mov	r2, r3
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	609a      	str	r2, [r3, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	819a      	strh	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	81da      	strh	r2, [r3, #14]

	pdata->lite_mode_crosstalk_margin_kcps                     =
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	2200      	movs	r2, #0
 8002e34:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;

	/* Default for Range Ignore Threshold Mult = 2.0 */

	pdata->crosstalk_range_ignore_threshold_mult =
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	2240      	movs	r2, #64	; 0x40
 8002e3a:	751a      	strb	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d10d      	bne.n	8002e60 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps == 0x00)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d108      	bne.n	8002e60 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps == 0x00))
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d103      	bne.n	8002e60 <VL53L1_init_xtalk_config_struct+0x7a>
		pdata->global_crosstalk_compensation_enable = 0x00;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	741a      	strb	r2, [r3, #16]
 8002e5e:	e002      	b.n	8002e66 <VL53L1_init_xtalk_config_struct+0x80>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	2201      	movs	r2, #1
 8002e64:	741a      	strb	r2, [r3, #16]


	if ((status == VL53L1_ERROR_NONE) &&
 8002e66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d114      	bne.n	8002e98 <VL53L1_init_xtalk_config_struct+0xb2>
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	7c1b      	ldrb	r3, [r3, #16]
	if ((status == VL53L1_ERROR_NONE) &&
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d110      	bne.n	8002e98 <VL53L1_init_xtalk_config_struct+0xb2>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
			VL53L1_calc_range_ignore_threshold(
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	6818      	ldr	r0, [r3, #0]
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	7d1b      	ldrb	r3, [r3, #20]
 8002e8a:	f000 ff97 	bl	8003dbc <VL53L1_calc_range_ignore_threshold>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	461a      	mov	r2, r3
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	82da      	strh	r2, [r3, #22]
 8002e96:	e002      	b.n	8002e9e <VL53L1_init_xtalk_config_struct+0xb8>
				pdata->algo__crosstalk_compensation_plane_offset_kcps,
				pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
				pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
				pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	82da      	strh	r2, [r3, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
 8002e9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <VL53L1_init_offset_cal_config_struct>:

#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_offset_cal_config_struct(
	VL53L1_offsetcal_config_t   *pdata)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	b085      	sub	sp, #20
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Offset Calibration Config structure
	 * - for use with VL53L1_run_offset_calibration()
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* Preset Timeout and DSS defaults */

	pdata->dss_config__target_total_rate_mcps          =
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8002ebc:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;
	/* 20.0 Mcps */
	pdata->phasecal_config_timeout_us                  =
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002ec4:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;
	/* 1000 us */
	pdata->range_config_timeout_us                     =
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8002ecc:	609a      	str	r2, [r3, #8]
			VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;
	/* 13000 us */
	pdata->mm_config_timeout_us                        =
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8002ed4:	60da      	str	r2, [r3, #12]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;
	/* 13000 us - Added as part of Patch_AddedOffsetCalMMTuningParm_11791 */

	/* Init number of averaged samples */

	pdata->pre_num_of_samples                          =
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2208      	movs	r2, #8
 8002eda:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2228      	movs	r2, #40	; 0x28
 8002ee0:	745a      	strb	r2, [r3, #17]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2209      	movs	r2, #9
 8002ee6:	749a      	strb	r2, [r3, #18]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 8002ee8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3714      	adds	r7, #20
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr

08002ef8 <VL53L1_init_tuning_parm_storage_struct>:
#endif

VL53L1_Error VL53L1_init_tuning_parm_storage_struct(
	VL53L1_tuning_parm_storage_t   *pdata)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes  Tuning Param storage structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8002f00:	2300      	movs	r3, #0
 8002f02:	73fb      	strb	r3, [r7, #15]
	 *
	 * - Custom overwrite possible from vl53l1_set_tuning_parms()
	 * - via tuning file input
	 */

	pdata->tp_tuning_parm_version              =
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f248 0203 	movw	r2, #32771	; 0x8003
 8002f0a:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f248 0201 	movw	r2, #32769	; 0x8001
 8002f12:	805a      	strh	r2, [r3, #2]
			VL53L1_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f248 0241 	movw	r2, #32833	; 0x8041
 8002f1a:	809a      	strh	r2, [r3, #4]
			VL53L1_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	220e      	movs	r2, #14
 8002f20:	719a      	strb	r2, [r3, #6]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	220a      	movs	r2, #10
 8002f26:	71da      	strb	r2, [r3, #7]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2206      	movs	r2, #6
 8002f2c:	721a      	strb	r2, [r3, #8]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	220e      	movs	r2, #14
 8002f32:	725a      	strb	r2, [r3, #9]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	220a      	movs	r2, #10
 8002f38:	729a      	strb	r2, [r3, #10]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2206      	movs	r2, #6
 8002f3e:	72da      	strb	r2, [r3, #11]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2202      	movs	r2, #2
 8002f44:	731a      	strb	r2, [r3, #12]
			VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2221      	movs	r2, #33	; 0x21
 8002f4a:	735a      	strb	r2, [r3, #13]
			VL53L1_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate                  =
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	81da      	strh	r2, [r3, #14]
			VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip                    =
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2200      	movs	r2, #0
 8002f56:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm        =
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8002f5e:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm         =
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8002f66:	829a      	strh	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm       =
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8002f6e:	82da      	strh	r2, [r3, #22]
			VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	22c0      	movs	r2, #192	; 0xc0
 8002f74:	831a      	strh	r2, [r3, #24]
			VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	22c0      	movs	r2, #192	; 0xc0
 8002f7a:	835a      	strh	r2, [r3, #26]
			VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	22c0      	movs	r2, #192	; 0xc0
 8002f80:	839a      	strh	r2, [r3, #28]
			VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2208      	movs	r2, #8
 8002f86:	779a      	strb	r2, [r3, #30]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2210      	movs	r2, #16
 8002f8c:	77da      	strb	r2, [r3, #31]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2201      	movs	r2, #1
 8002f92:	f883 2020 	strb.w	r2, [r3, #32]
			VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2202      	movs	r2, #2
 8002f9a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			VL53L1_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			VL53L1_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2202      	movs	r2, #2
 8002faa:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			VL53L1_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select            =
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;

	/* Preset Mode Configurations */
	/* - New parms added as part of Patch_TuningParmPresetModeAddition_11839 */

	pdata->tp_dss_target_lite_mcps               =
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8002fbc:	84da      	strh	r2, [r3, #38]	; 0x26
			VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8002fc4:	851a      	strh	r2, [r3, #40]	; 0x28
			VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f248 0230 	movw	r2, #32816	; 0x8030
 8002fcc:	62da      	str	r2, [r3, #44]	; 0x2c
			VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US;
	pdata->tp_phasecal_timeout_timed_us          =
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002fd4:	631a      	str	r2, [r3, #48]	; 0x30
			VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002fdc:	635a      	str	r2, [r3, #52]	; 0x34
			VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002fe4:	639a      	str	r2, [r3, #56]	; 0x38
			VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f24f 6218 	movw	r2, #63000	; 0xf618
 8002fec:	641a      	str	r2, [r3, #64]	; 0x40
			VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8002ff4:	645a      	str	r2, [r3, #68]	; 0x44
			VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	/* Added for Patch_LowPowerAutoMode */

	pdata->tp_mm_timeout_lpa_us =
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	63da      	str	r2, [r3, #60]	; 0x3c
			VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003002:	649a      	str	r2, [r3, #72]	; 0x48
			VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US_DEFAULT;


	LOG_FUNCTION_END(status);

	return status;
 8003004:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003008:	4618      	mov	r0, r3
 800300a:	3714      	adds	r7, #20
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <VL53L1_preset_mode_standard_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8003014:	b480      	push	{r7}
 8003016:	b087      	sub	sp, #28
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]
 8003020:	603b      	str	r3, [r7, #0]
	 *  - back to back
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003022:	2300      	movs	r3, #0
 8003024:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	/* Static Configuration */

	/* dss_config__target_total_rate_mcps = 20.0 Mcps 9.7 fp */
	pstatic->dss_config__target_total_rate_mcps               = 0x0A00;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800302c:	801a      	strh	r2, [r3, #0]
	pstatic->debug__ctrl                                      = 0x00;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	709a      	strb	r2, [r3, #2]
	pstatic->test_mode__ctrl                                  = 0x00;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2200      	movs	r2, #0
 8003038:	70da      	strb	r2, [r3, #3]
	pstatic->clk_gating__ctrl                                 = 0x00;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	711a      	strb	r2, [r3, #4]
	pstatic->nvm_bist__ctrl                                   = 0x00;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2200      	movs	r2, #0
 8003044:	715a      	strb	r2, [r3, #5]
	pstatic->nvm_bist__num_nvm_words                          = 0x00;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	719a      	strb	r2, [r3, #6]
	pstatic->nvm_bist__start_address                          = 0x00;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	71da      	strb	r2, [r3, #7]
	pstatic->host_if__status                                  = 0x00;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	721a      	strb	r2, [r3, #8]
	pstatic->pad_i2c_hv__config                               = 0x00;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2200      	movs	r2, #0
 800305c:	725a      	strb	r2, [r3, #9]
	pstatic->pad_i2c_hv__extsup_config                        = 0x00;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2200      	movs	r2, #0
 8003062:	729a      	strb	r2, [r3, #10]

	/*
	 *  0 - gpio__extsup_hv
	 *  1 - gpio__vmodeint_hv
	 */
	pstatic->gpio_hv_pad__ctrl                                = 0x00;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2200      	movs	r2, #0
 8003068:	72da      	strb	r2, [r3, #11]
	 * Set interrupt active low
	 *
	 *  3:0 - gpio__mux_select_hv
	 *    4 - gpio__mux_active_high_hv
	 */
	pstatic->gpio_hv_mux__ctrl  = \
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2211      	movs	r2, #17
 800306e:	731a      	strb	r2, [r3, #12]
			VL53L1_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW | \
			VL53L1_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status                              = 0x02;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2202      	movs	r2, #2
 8003074:	735a      	strb	r2, [r3, #13]
	pstatic->gpio__fio_hv_status                              = 0x00;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2200      	movs	r2, #0
 800307a:	739a      	strb	r2, [r3, #14]
	pstatic->ana_config__spad_sel_pswidth                     = 0x02;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2202      	movs	r2, #2
 8003080:	73da      	strb	r2, [r3, #15]
	pstatic->ana_config__vcsel_pulse_width_offset             = 0x08;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2208      	movs	r2, #8
 8003086:	741a      	strb	r2, [r3, #16]
	pstatic->ana_config__fast_osc__config_ctrl                = 0x00;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2200      	movs	r2, #0
 800308c:	745a      	strb	r2, [r3, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 800308e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003090:	7f9a      	ldrb	r2, [r3, #30]
	pstatic->sigma_estimator__effective_pulse_width_ns        =
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 8003096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003098:	7fda      	ldrb	r2, [r3, #31]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm                    =
			ptuning_parms->tp_lite_sigma_ref_mm;
 800309e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a0:	f893 2020 	ldrb.w	r2, [r3, #32]
	pstatic->sigma_estimator__sigma_ref_mm                    =
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	751a      	strb	r2, [r3, #20]
	/* Minimum allowable value of 1 - 0 disables the feature */
	pstatic->algo__crosstalk_compensation_valid_height_mm     = 0x01;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2201      	movs	r2, #1
 80030ac:	755a      	strb	r2, [r3, #21]
	pstatic->spare_host_config__static_config_spare_0         = 0x00;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1         = 0x00;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps                = 0x0000;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	831a      	strh	r2, [r3, #24]

	/* set RIT distance to 20 mm */
	pstatic->algo__range_ignore_valid_height_mm               = 0xff;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	22ff      	movs	r2, #255	; 0xff
 80030c4:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip                             =
			ptuning_parms->tp_lite_min_clip;
 80030c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c8:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->algo__range_min_clip                             =
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	76da      	strb	r2, [r3, #27]
	 * Phase consistency check limit - format 1.3 fp
	 * 0x02 -> 0.25
	 * 0x08 -> 1.00
	 */
	pstatic->algo__consistency_check__tolerance               =
			ptuning_parms->tp_consistency_lite_phase_tolerance;
 80030ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d0:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->algo__consistency_check__tolerance               =
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	771a      	strb	r2, [r3, #28]
	pstatic->spare_host_config__static_config_spare_2         = 0x00;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb                      = 0x00;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	779a      	strb	r2, [r3, #30]
	pstatic->sd_config__reset_stages_lsb                      = 0x00;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2200      	movs	r2, #0
 80030e6:	77da      	strb	r2, [r3, #31]

	pgeneral->gph_config__stream_count_update_value           = 0x00;
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	2200      	movs	r2, #0
 80030ec:	701a      	strb	r2, [r3, #0]
	pgeneral->global_config__stream_divider                   = 0x00;
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	2200      	movs	r2, #0
 80030f2:	705a      	strb	r2, [r3, #1]
	pgeneral->system__interrupt_config_gpio =
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	2220      	movs	r2, #32
 80030f8:	709a      	strb	r2, [r3, #2]
			VL53L1_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start                         = 0x0B;
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	220b      	movs	r2, #11
 80030fe:	70da      	strb	r2, [r3, #3]
	 * 60 * 60 ranges (once every minute @ 60Hz)
	 * 0 - disables
	 * 12-bit value -> 4095 max
	 */
	pgeneral->cal_config__repeat_rate                         =
			ptuning_parms->tp_cal_repeat_rate;
 8003100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003102:	89da      	ldrh	r2, [r3, #14]
	pgeneral->cal_config__repeat_rate                         =
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	809a      	strh	r2, [r3, #4]
	pgeneral->global_config__vcsel_width                      = 0x02;
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	2202      	movs	r2, #2
 800310c:	719a      	strb	r2, [r3, #6]
	/* 13 macro periods gives a timeout of 1ms */
	pgeneral->phasecal_config__timeout_macrop                 = 0x0D;
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	220d      	movs	r2, #13
 8003112:	71da      	strb	r2, [r3, #7]
	/* Phase cal target phase 2.0625 - 4.4 fp -> 0x21*/
	pgeneral->phasecal_config__target                         =
			ptuning_parms->tp_phasecal_target;
 8003114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003116:	7b5a      	ldrb	r2, [r3, #13]
	pgeneral->phasecal_config__target                         =
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	721a      	strb	r2, [r3, #8]
	pgeneral->phasecal_config__override                       = 0x00;
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	2200      	movs	r2, #0
 8003120:	725a      	strb	r2, [r3, #9]
	pgeneral->dss_config__roi_mode_control =
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	2201      	movs	r2, #1
 8003126:	729a      	strb	r2, [r3, #10]
			VL53L1_DEVICEDSSMODE__TARGET_RATE;
	/* format for threshold high and low is 9.7 fp */
	pgeneral->system__thresh_rate_high                        = 0x0000;
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	2200      	movs	r2, #0
 800312c:	819a      	strh	r2, [r3, #12]
	pgeneral->system__thresh_rate_low                         = 0x0000;
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	2200      	movs	r2, #0
 8003132:	81da      	strh	r2, [r3, #14]
	/* The format for manual effective spads is 8.8 -> 0x8C00 = 140.00 */
	pgeneral->dss_config__manual_effective_spads_select       = 0x8C00;
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	f44f 420c 	mov.w	r2, #35840	; 0x8c00
 800313a:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__manual_block_select                 = 0x00;
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	2200      	movs	r2, #0
 8003140:	749a      	strb	r2, [r3, #18]
	 * Aperture attenuation value - format 0.8
	 *
	 * Nominal:  5x   -> 0.200000 * 256 = 51 = 0x33
	 * Measured: 4.6x -> 0.217391 * 256 = 56 = 0x38
	 */
	pgeneral->dss_config__aperture_attenuation                = 0x38;
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	2238      	movs	r2, #56	; 0x38
 8003146:	74da      	strb	r2, [r3, #19]
	pgeneral->dss_config__max_spads_limit                     = 0xFF;
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	22ff      	movs	r2, #255	; 0xff
 800314c:	751a      	strb	r2, [r3, #20]
	pgeneral->dss_config__min_spads_limit                     = 0x01;
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	2201      	movs	r2, #1
 8003152:	755a      	strb	r2, [r3, #21]

	/* Timing Configuration */

	/* Default timing of 2ms */
	ptiming->mm_config__timeout_macrop_a_hi                   = 0x00;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	701a      	strb	r2, [r3, #0]
	ptiming->mm_config__timeout_macrop_a_lo                   = 0x1a;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	221a      	movs	r2, #26
 800315e:	705a      	strb	r2, [r3, #1]
	ptiming->mm_config__timeout_macrop_b_hi                   = 0x00;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	709a      	strb	r2, [r3, #2]
	ptiming->mm_config__timeout_macrop_b_lo                   = 0x20;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2220      	movs	r2, #32
 800316a:	70da      	strb	r2, [r3, #3]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	711a      	strb	r2, [r3, #4]
	ptiming->range_config__timeout_macrop_a_lo                = 0xCC;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	22cc      	movs	r2, #204	; 0xcc
 8003176:	715a      	strb	r2, [r3, #5]
	/* register value 11 gives a 24 VCSEL period */
	ptiming->range_config__vcsel_period_a                     = 0x0B;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	220b      	movs	r2, #11
 800317c:	719a      	strb	r2, [r3, #6]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	71da      	strb	r2, [r3, #7]
	ptiming->range_config__timeout_macrop_b_lo                = 0xF5;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	22f5      	movs	r2, #245	; 0xf5
 8003188:	721a      	strb	r2, [r3, #8]
	/* register value  09 gives a 20 VCSEL period */
	ptiming->range_config__vcsel_period_b                     = 0x09;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2209      	movs	r2, #9
 800318e:	725a      	strb	r2, [r3, #9]
	 *
	 * 0x003C -> 15.0 mm
	 * 0x0050 -> 20.0 mm
	 */
	ptiming->range_config__sigma_thresh                       =
			ptuning_parms->tp_lite_med_sigma_thresh_mm;
 8003190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003192:	8a9a      	ldrh	r2, [r3, #20]
	ptiming->range_config__sigma_thresh                       =
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	815a      	strh	r2, [r3, #10]
	 *  Rate Limit - format 9.7fp
	 *  0x0020 -> 0.250 Mcps
	 *  0x0080 -> 1.000 Mcps
	 */
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
			ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 8003198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319a:	8b5a      	ldrh	r2, [r3, #26]
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	819a      	strh	r2, [r3, #12]

	/* Phase limit register formats = 5.3
	 * low   = 0x08 ->  1.0
	 * high  = 0x78 -> 15.0 -> 3.0m
	 */
	ptiming->range_config__valid_phase_low                    = 0x08;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2208      	movs	r2, #8
 80031a4:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high                   = 0x78;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2278      	movs	r2, #120	; 0x78
 80031aa:	73da      	strb	r2, [r3, #15]
	ptiming->system__intermeasurement_period                  = 0x00000000;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	611a      	str	r2, [r3, #16]
	ptiming->system__fractional_enable                        = 0x00;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	751a      	strb	r2, [r3, #20]

	/* Dynamic Configuration */

	pdynamic->system__grouped_parameter_hold_0                 = 0x01;
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	2201      	movs	r2, #1
 80031bc:	701a      	strb	r2, [r3, #0]

	pdynamic->system__thresh_high                              = 0x0000;
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	2200      	movs	r2, #0
 80031c2:	805a      	strh	r2, [r3, #2]
	pdynamic->system__thresh_low                               = 0x0000;
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	2200      	movs	r2, #0
 80031c8:	809a      	strh	r2, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant                = 0x00;
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	2200      	movs	r2, #0
 80031ce:	719a      	strb	r2, [r3, #6]
	pdynamic->system__seed_config =
			ptuning_parms->tp_lite_seed_cfg;
 80031d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d2:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
	pdynamic->system__seed_config =
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	71da      	strb	r2, [r3, #7]

	/* Timing A */
	pdynamic->sd_config__woi_sd0                               = 0x0B;
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	220b      	movs	r2, #11
 80031de:	721a      	strb	r2, [r3, #8]
	/* Timing B */
	pdynamic->sd_config__woi_sd1                               = 0x09;
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	2209      	movs	r2, #9
 80031e4:	725a      	strb	r2, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
			ptuning_parms->tp_init_phase_rtn_lite_med;
 80031e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e8:	79da      	ldrb	r2, [r3, #7]
	pdynamic->sd_config__initial_phase_sd0                     =
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	729a      	strb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
			ptuning_parms->tp_init_phase_ref_lite_med;;
 80031ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f0:	7a9a      	ldrb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	72da      	strb	r2, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1                 = 0x01;
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	2201      	movs	r2, #1
 80031fa:	731a      	strb	r2, [r3, #12]
	 *
	 *  Setting below 2nd order, Quantifier = 1024
	 */

	pdynamic->sd_config__first_order_select =
			ptuning_parms->tp_lite_first_order_select;
 80031fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fe:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
	pdynamic->sd_config__first_order_select =
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	735a      	strb	r2, [r3, #13]
	pdynamic->sd_config__quantifier         =
			ptuning_parms->tp_lite_quantifier;
 8003206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003208:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
	pdynamic->sd_config__quantifier         =
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	739a      	strb	r2, [r3, #14]

	/* Below defaults will be overwritten by zone_cfg
	 * Spad no = 199 (0xC7)
	 * Spad no =  63 (0x3F)
	 */
	pdynamic->roi_config__user_roi_centre_spad              = 0xC7;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	22c7      	movs	r2, #199	; 0xc7
 8003214:	73da      	strb	r2, [r3, #15]
	/* 16x16 ROI */
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	22ff      	movs	r2, #255	; 0xff
 800321a:	741a      	strb	r2, [r3, #16]


	pdynamic->system__sequence_config                          = \
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	22db      	movs	r2, #219	; 0xdb
 8003220:	745a      	strb	r2, [r3, #17]
			VL53L1_SEQUENCE_DSS1_EN | \
			VL53L1_SEQUENCE_DSS2_EN | \
			VL53L1_SEQUENCE_MM2_EN | \
			VL53L1_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold                   = 0x02;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	2202      	movs	r2, #2
 8003226:	749a      	strb	r2, [r3, #18]

	/* System control */


	psystem->system__stream_count_ctrl                         = 0x00;
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	2200      	movs	r2, #0
 800322c:	705a      	strb	r2, [r3, #1]
	psystem->firmware__enable                                  = 0x01;
 800322e:	6a3b      	ldr	r3, [r7, #32]
 8003230:	2201      	movs	r2, #1
 8003232:	709a      	strb	r2, [r3, #2]
	psystem->system__interrupt_clear                           = \
 8003234:	6a3b      	ldr	r3, [r7, #32]
 8003236:	2201      	movs	r2, #1
 8003238:	70da      	strb	r2, [r3, #3]
			VL53L1_CLEAR_RANGE_INT;

	psystem->system__mode_start                                = \
 800323a:	6a3b      	ldr	r3, [r7, #32]
 800323c:	2221      	movs	r2, #33	; 0x21
 800323e:	711a      	strb	r2, [r3, #4]
			VL53L1_DEVICEREADOUTMODE_SINGLE_SD | \
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
 8003240:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003244:	4618      	mov	r0, r3
 8003246:	371c      	adds	r7, #28
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <VL53L1_preset_mode_standard_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b088      	sub	sp, #32
 8003254:	af02      	add	r7, sp, #8
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	607a      	str	r2, [r7, #4]
 800325c:	603b      	str	r3, [r7, #0]
	 * (up to 1.4 metres)
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800325e:	2300      	movs	r3, #0
 8003260:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration followed by
	 * overrides for the  short range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 8003262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003264:	9301      	str	r3, [sp, #4]
 8003266:	6a3b      	ldr	r3, [r7, #32]
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	68b9      	ldr	r1, [r7, #8]
 8003270:	68f8      	ldr	r0, [r7, #12]
 8003272:	f7ff fecf 	bl	8003014 <VL53L1_preset_mode_standard_ranging>
 8003276:	4603      	mov	r3, r0
 8003278:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800327a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d121      	bne.n	80032c6 <VL53L1_preset_mode_standard_ranging_short_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp -> 1.0
		 * valid_phase_high              = 0x38 -> 5.3fp -> 7.0 -> 1.4m
		 */

		ptiming->range_config__vcsel_period_a                = 0x07;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2207      	movs	r2, #7
 8003286:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x05;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2205      	movs	r2, #5
 800328c:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_short_sigma_thresh_mm;
 800328e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003290:	8ada      	ldrh	r2, [r3, #22]
		ptiming->range_config__sigma_thresh                  =
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_short_min_count_rate_rtn_mcps;
 8003296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003298:	8b9a      	ldrh	r2, [r3, #28]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2208      	movs	r2, #8
 80032a2:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0x38;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2238      	movs	r2, #56	; 0x38
 80032a8:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x07;
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	2207      	movs	r2, #7
 80032ae:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x05;
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	2205      	movs	r2, #5
 80032b4:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_short;
 80032b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b8:	7a1a      	ldrb	r2, [r3, #8]
		pdynamic->sd_config__initial_phase_sd0               =
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_short;
 80032be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c0:	7ada      	ldrb	r2, [r3, #11]
		pdynamic->sd_config__initial_phase_sd1               =
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 80032c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3718      	adds	r7, #24
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <VL53L1_preset_mode_standard_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b088      	sub	sp, #32
 80032d6:	af02      	add	r7, sp, #8
 80032d8:	60f8      	str	r0, [r7, #12]
 80032da:	60b9      	str	r1, [r7, #8]
 80032dc:	607a      	str	r2, [r7, #4]
 80032de:	603b      	str	r3, [r7, #0]
	 * (up to 4.8 metres)
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80032e0:	2300      	movs	r3, #0
 80032e2:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 80032e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e6:	9301      	str	r3, [sp, #4]
 80032e8:	6a3b      	ldr	r3, [r7, #32]
 80032ea:	9300      	str	r3, [sp, #0]
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	68b9      	ldr	r1, [r7, #8]
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f7ff fe8e 	bl	8003014 <VL53L1_preset_mode_standard_ranging>
 80032f8:	4603      	mov	r3, r0
 80032fa:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80032fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d121      	bne.n	8003348 <VL53L1_preset_mode_standard_ranging_long_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp ->  1.0
		 * valid_phase_high              = 0xB8 -> 5.3fp -> 23.0 -> 4.6m
		 */

		ptiming->range_config__vcsel_period_a                = 0x0F;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	220f      	movs	r2, #15
 8003308:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x0D;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	220d      	movs	r2, #13
 800330e:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_long_sigma_thresh_mm;
 8003310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003312:	8a5a      	ldrh	r2, [r3, #18]
		ptiming->range_config__sigma_thresh                  =
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_long_min_count_rate_rtn_mcps;
 8003318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800331a:	8b1a      	ldrh	r2, [r3, #24]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2208      	movs	r2, #8
 8003324:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0xB8;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	22b8      	movs	r2, #184	; 0xb8
 800332a:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x0F;
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	220f      	movs	r2, #15
 8003330:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x0D;
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	220d      	movs	r2, #13
 8003336:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_long;
 8003338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333a:	799a      	ldrb	r2, [r3, #6]
		pdynamic->sd_config__initial_phase_sd0               =
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_long;
 8003340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003342:	7a5a      	ldrb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd1               =
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 8003348:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800334c:	4618      	mov	r0, r3
 800334e:	3718      	adds	r7, #24
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <VL53L1_preset_mode_standard_ranging_mm1_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b088      	sub	sp, #32
 8003358:	af02      	add	r7, sp, #8
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
 8003360:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003362:	2300      	movs	r3, #0
 8003364:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 8003366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003368:	9301      	str	r3, [sp, #4]
 800336a:	6a3b      	ldr	r3, [r7, #32]
 800336c:	9300      	str	r3, [sp, #0]
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	68b9      	ldr	r1, [r7, #8]
 8003374:	68f8      	ldr	r0, [r7, #12]
 8003376:	f7ff fe4d 	bl	8003014 <VL53L1_preset_mode_standard_ranging>
 800337a:	4603      	mov	r3, r0
 800337c:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800337e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d105      	bne.n	8003392 <VL53L1_preset_mode_standard_ranging_mm1_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	2202      	movs	r2, #2
 800338a:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	223b      	movs	r2, #59	; 0x3b
 8003390:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM1_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 8003392:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003396:	4618      	mov	r0, r3
 8003398:	3718      	adds	r7, #24
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <VL53L1_preset_mode_standard_ranging_mm2_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800339e:	b580      	push	{r7, lr}
 80033a0:	b088      	sub	sp, #32
 80033a2:	af02      	add	r7, sp, #8
 80033a4:	60f8      	str	r0, [r7, #12]
 80033a6:	60b9      	str	r1, [r7, #8]
 80033a8:	607a      	str	r2, [r7, #4]
 80033aa:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80033ac:	2300      	movs	r3, #0
 80033ae:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 80033b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b2:	9301      	str	r3, [sp, #4]
 80033b4:	6a3b      	ldr	r3, [r7, #32]
 80033b6:	9300      	str	r3, [sp, #0]
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	68b9      	ldr	r1, [r7, #8]
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f7ff fe28 	bl	8003014 <VL53L1_preset_mode_standard_ranging>
 80033c4:	4603      	mov	r3, r0
 80033c6:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80033c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d105      	bne.n	80033dc <VL53L1_preset_mode_standard_ranging_mm2_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	2202      	movs	r2, #2
 80033d4:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	225b      	movs	r2, #91	; 0x5b
 80033da:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM2_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 80033dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3718      	adds	r7, #24
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <VL53L1_preset_mode_timed_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b088      	sub	sp, #32
 80033ec:	af02      	add	r7, sp, #8
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	607a      	str	r2, [r7, #4]
 80033f4:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80033f6:	2300      	movs	r3, #0
 80033f8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 80033fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033fc:	9301      	str	r3, [sp, #4]
 80033fe:	6a3b      	ldr	r3, [r7, #32]
 8003400:	9300      	str	r3, [sp, #0]
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	68b9      	ldr	r1, [r7, #8]
 8003408:	68f8      	ldr	r0, [r7, #12]
 800340a:	f7ff fe03 	bl	8003014 <VL53L1_preset_mode_standard_ranging>
 800340e:	4603      	mov	r3, r0
 8003410:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8003412:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d11a      	bne.n	8003450 <VL53L1_preset_mode_timed_ranging+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	2200      	movs	r2, #0
 800341e:	749a      	strb	r2, [r3, #18]

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	22b1      	movs	r2, #177	; 0xb1
 800342a:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	22d4      	movs	r2, #212	; 0xd4
 8003436:	721a      	strb	r2, [r3, #8]

		/* Timing Configuration */

		ptiming->system__intermeasurement_period = 0x00000600;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800343e:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 8003440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003442:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800344a:	6a3b      	ldr	r3, [r7, #32]
 800344c:	2240      	movs	r2, #64	; 0x40
 800344e:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 8003450:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003454:	4618      	mov	r0, r3
 8003456:	3718      	adds	r7, #24
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <VL53L1_preset_mode_timed_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b088      	sub	sp, #32
 8003460:	af02      	add	r7, sp, #8
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	607a      	str	r2, [r7, #4]
 8003468:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800346a:	2300      	movs	r3, #0
 800346c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_short_range(
 800346e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003470:	9301      	str	r3, [sp, #4]
 8003472:	6a3b      	ldr	r3, [r7, #32]
 8003474:	9300      	str	r3, [sp, #0]
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	68b9      	ldr	r1, [r7, #8]
 800347c:	68f8      	ldr	r0, [r7, #12]
 800347e:	f7ff fee7 	bl	8003250 <VL53L1_preset_mode_standard_ranging_short_range>
 8003482:	4603      	mov	r3, r0
 8003484:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8003486:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d11a      	bne.n	80034c4 <VL53L1_preset_mode_timed_ranging_short_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	2200      	movs	r2, #0
 8003492:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2284      	movs	r2, #132	; 0x84
 800349e:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	22b1      	movs	r2, #177	; 0xb1
 80034aa:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80034b2:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 80034b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 80034be:	6a3b      	ldr	r3, [r7, #32]
 80034c0:	2240      	movs	r2, #64	; 0x40
 80034c2:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 80034c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3718      	adds	r7, #24
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <VL53L1_preset_mode_timed_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b088      	sub	sp, #32
 80034d4:	af02      	add	r7, sp, #8
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	607a      	str	r2, [r7, #4]
 80034dc:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80034de:	2300      	movs	r3, #0
 80034e0:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_long_range(
 80034e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e4:	9301      	str	r3, [sp, #4]
 80034e6:	6a3b      	ldr	r3, [r7, #32]
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	68b9      	ldr	r1, [r7, #8]
 80034f0:	68f8      	ldr	r0, [r7, #12]
 80034f2:	f7ff feee 	bl	80032d2 <VL53L1_preset_mode_standard_ranging_long_range>
 80034f6:	4603      	mov	r3, r0
 80034f8:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80034fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d11a      	bne.n	8003538 <VL53L1_preset_mode_timed_ranging_long_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	2200      	movs	r2, #0
 8003506:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x97;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2297      	movs	r2, #151	; 0x97
 8003512:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	22b1      	movs	r2, #177	; 0xb1
 800351e:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8003526:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 8003528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 8003532:	6a3b      	ldr	r3, [r7, #32]
 8003534:	2240      	movs	r2, #64	; 0x40
 8003536:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 8003538:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800353c:	4618      	mov	r0, r3
 800353e:	3718      	adds	r7, #24
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <VL53L1_preset_mode_low_power_auto_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b088      	sub	sp, #32
 8003548:	af02      	add	r7, sp, #8
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	607a      	str	r2, [r7, #4]
 8003550:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003552:	2300      	movs	r3, #0
 8003554:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging(
 8003556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003558:	9301      	str	r3, [sp, #4]
 800355a:	6a3b      	ldr	r3, [r7, #32]
 800355c:	9300      	str	r3, [sp, #0]
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	68b9      	ldr	r1, [r7, #8]
 8003564:	68f8      	ldr	r0, [r7, #12]
 8003566:	f7ff ff3f 	bl	80033e8 <VL53L1_preset_mode_timed_ranging>
 800356a:	4603      	mov	r3, r0
 800356c:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800356e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d106      	bne.n	8003584 <VL53L1_preset_mode_low_power_auto_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 8003576:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003578:	6839      	ldr	r1, [r7, #0]
 800357a:	68b8      	ldr	r0, [r7, #8]
 800357c:	f000 fe7f 	bl	800427e <VL53L1_config_low_power_auto_mode>
 8003580:	4603      	mov	r3, r0
 8003582:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 8003584:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003588:	4618      	mov	r0, r3
 800358a:	3718      	adds	r7, #24
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <VL53L1_preset_mode_low_power_auto_short_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b088      	sub	sp, #32
 8003594:	af02      	add	r7, sp, #8
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	607a      	str	r2, [r7, #4]
 800359c:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800359e:	2300      	movs	r3, #0
 80035a0:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_short_range(
 80035a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a4:	9301      	str	r3, [sp, #4]
 80035a6:	6a3b      	ldr	r3, [r7, #32]
 80035a8:	9300      	str	r3, [sp, #0]
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	68b9      	ldr	r1, [r7, #8]
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f7ff ff53 	bl	800345c <VL53L1_preset_mode_timed_ranging_short_range>
 80035b6:	4603      	mov	r3, r0
 80035b8:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 80035ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d106      	bne.n	80035d0 <VL53L1_preset_mode_low_power_auto_short_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 80035c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035c4:	6839      	ldr	r1, [r7, #0]
 80035c6:	68b8      	ldr	r0, [r7, #8]
 80035c8:	f000 fe59 	bl	800427e <VL53L1_config_low_power_auto_mode>
 80035cc:	4603      	mov	r3, r0
 80035ce:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 80035d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3718      	adds	r7, #24
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}

080035dc <VL53L1_preset_mode_low_power_auto_long_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b088      	sub	sp, #32
 80035e0:	af02      	add	r7, sp, #8
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
 80035e8:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80035ea:	2300      	movs	r3, #0
 80035ec:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_long_range(
 80035ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f0:	9301      	str	r3, [sp, #4]
 80035f2:	6a3b      	ldr	r3, [r7, #32]
 80035f4:	9300      	str	r3, [sp, #0]
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	68b9      	ldr	r1, [r7, #8]
 80035fc:	68f8      	ldr	r0, [r7, #12]
 80035fe:	f7ff ff67 	bl	80034d0 <VL53L1_preset_mode_timed_ranging_long_range>
 8003602:	4603      	mov	r3, r0
 8003604:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 8003606:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d106      	bne.n	800361c <VL53L1_preset_mode_low_power_auto_long_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800360e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003610:	6839      	ldr	r1, [r7, #0]
 8003612:	68b8      	ldr	r0, [r7, #8]
 8003614:	f000 fe33 	bl	800427e <VL53L1_config_low_power_auto_mode>
 8003618:	4603      	mov	r3, r0
 800361a:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800361c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003620:	4618      	mov	r0, r3
 8003622:	3718      	adds	r7, #24
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <VL53L1_preset_mode_singleshot_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b088      	sub	sp, #32
 800362c:	af02      	add	r7, sp, #8
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	607a      	str	r2, [r7, #4]
 8003634:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003636:	2300      	movs	r3, #0
 8003638:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800363a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363c:	9301      	str	r3, [sp, #4]
 800363e:	6a3b      	ldr	r3, [r7, #32]
 8003640:	9300      	str	r3, [sp, #0]
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	68b9      	ldr	r1, [r7, #8]
 8003648:	68f8      	ldr	r0, [r7, #12]
 800364a:	f7ff fce3 	bl	8003014 <VL53L1_preset_mode_standard_ranging>
 800364e:	4603      	mov	r3, r0
 8003650:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8003652:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d116      	bne.n	8003688 <VL53L1_preset_mode_singleshot_ranging+0x60>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	2200      	movs	r2, #0
 800365e:	749a      	strb	r2, [r3, #18]

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	22b1      	movs	r2, #177	; 0xb1
 800366a:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	22d4      	movs	r2, #212	; 0xd4
 8003676:	721a      	strb	r2, [r3, #8]

		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 8003678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start = \
 8003682:	6a3b      	ldr	r3, [r7, #32]
 8003684:	2210      	movs	r2, #16
 8003686:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_SINGLESHOT;
	}

	LOG_FUNCTION_END(status);

	return status;
 8003688:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800368c:	4618      	mov	r0, r3
 800368e:	3718      	adds	r7, #24
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <VL53L1_preset_mode_olt>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b088      	sub	sp, #32
 8003698:	af02      	add	r7, sp, #8
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	60b9      	str	r1, [r7, #8]
 800369e:	607a      	str	r2, [r7, #4]
 80036a0:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_OLT
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80036a2:	2300      	movs	r3, #0
 80036a4:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 80036a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a8:	9301      	str	r3, [sp, #4]
 80036aa:	6a3b      	ldr	r3, [r7, #32]
 80036ac:	9300      	str	r3, [sp, #0]
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	68b9      	ldr	r1, [r7, #8]
 80036b4:	68f8      	ldr	r0, [r7, #12]
 80036b6:	f7ff fcad 	bl	8003014 <VL53L1_preset_mode_standard_ranging>
 80036ba:	4603      	mov	r3, r0
 80036bc:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override OLT specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80036be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d102      	bne.n	80036cc <VL53L1_preset_mode_olt+0x38>

		/* Disables requirement for host handshake */
		psystem->system__stream_count_ctrl  = 0x01;
 80036c6:	6a3b      	ldr	r3, [r7, #32]
 80036c8:	2201      	movs	r2, #1
 80036ca:	705a      	strb	r2, [r3, #1]
	}

	LOG_FUNCTION_END(status);

	return status;
 80036cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3718      	adds	r7, #24
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <VL53L1_init_version>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void  VL53L1_init_version(
	VL53L1_DEV        Dev)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
	/**
	 * Initialise version structure
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	60fb      	str	r3, [r7, #12]

	pdev->version.ll_major    = VL53L1_LL_API_IMPLEMENTATION_VER_MAJOR;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdev->version.ll_minor    = VL53L1_LL_API_IMPLEMENTATION_VER_MINOR;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2202      	movs	r2, #2
 80036f0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdev->version.ll_build    = VL53L1_LL_API_IMPLEMENTATION_VER_SUB;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	220a      	movs	r2, #10
 80036f8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdev->version.ll_revision = VL53L1_LL_API_IMPLEMENTATION_VER_REVISION;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f44f 62e6 	mov.w	r2, #1840	; 0x730
 8003702:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003704:	bf00      	nop
 8003706:	3714      	adds	r7, #20
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <VL53L1_init_ll_driver_state>:


void  VL53L1_init_ll_driver_state(
	VL53L1_DEV         Dev,
	VL53L1_DeviceState device_state)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	460b      	mov	r3, r1
 800371a:	70fb      	strb	r3, [r7, #3]
	/**
	 * Initialise LL Driver state variables
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	60fb      	str	r3, [r7, #12]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	332c      	adds	r3, #44	; 0x2c
 8003724:	60bb      	str	r3, [r7, #8]

	pstate->cfg_device_state  = device_state;
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	78fa      	ldrb	r2, [r7, #3]
 800372a:	701a      	strb	r2, [r3, #0]
	pstate->cfg_stream_count  = 0;
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	2200      	movs	r2, #0
 8003730:	705a      	strb	r2, [r3, #1]
	pstate->cfg_gph_id        = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	2202      	movs	r2, #2
 8003736:	709a      	strb	r2, [r3, #2]
	pstate->cfg_timing_status = 0;
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	2200      	movs	r2, #0
 800373c:	70da      	strb	r2, [r3, #3]

	pstate->rd_device_state   = device_state;
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	78fa      	ldrb	r2, [r7, #3]
 8003742:	711a      	strb	r2, [r3, #4]
	pstate->rd_stream_count   = 0;
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	2200      	movs	r2, #0
 8003748:	715a      	strb	r2, [r3, #5]
	pstate->rd_gph_id         = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	2202      	movs	r2, #2
 800374e:	719a      	strb	r2, [r3, #6]
	pstate->rd_timing_status  = 0;
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	2200      	movs	r2, #0
 8003754:	71da      	strb	r2, [r3, #7]

}
 8003756:	bf00      	nop
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
	...

08003764 <VL53L1_update_ll_driver_rd_state>:


VL53L1_Error  VL53L1_update_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 8003764:	b480      	push	{r7}
 8003766:	b087      	sub	sp, #28
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
	 * VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC
	 * VL53L1_DEVICESTATE_RANGING_GATHER_DATA
	 * VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA
	 */

	VL53L1_Error        status  = VL53L1_ERROR_NONE;
 800376c:	2300      	movs	r3, #0
 800376e:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	613b      	str	r3, [r7, #16]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	332c      	adds	r3, #44	; 0x2c
 8003778:	60fb      	str	r3, [r7, #12]

#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	if ((pdev->sys_ctrl.system__mode_start &
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 8003780:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d10c      	bne.n	80037a2 <VL53L1_update_ll_driver_rd_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2203      	movs	r2, #3
 800378c:	711a      	strb	r2, [r3, #4]
		pstate->rd_stream_count  = 0;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2200      	movs	r2, #0
 8003792:	715a      	strb	r2, [r3, #5]
		pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2202      	movs	r2, #2
 8003798:	719a      	strb	r2, [r3, #6]
		pstate->rd_timing_status = 0;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2200      	movs	r2, #0
 800379e:	71da      	strb	r2, [r3, #7]
 80037a0:	e060      	b.n	8003864 <VL53L1_update_ll_driver_rd_state+0x100>

		/*
		 * implement read stream count
		 */

		if (pstate->rd_stream_count == 0xFF) {
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	795b      	ldrb	r3, [r3, #5]
 80037a6:	2bff      	cmp	r3, #255	; 0xff
 80037a8:	d103      	bne.n	80037b2 <VL53L1_update_ll_driver_rd_state+0x4e>
			pstate->rd_stream_count = 0x80;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2280      	movs	r2, #128	; 0x80
 80037ae:	715a      	strb	r2, [r3, #5]
 80037b0:	e005      	b.n	80037be <VL53L1_update_ll_driver_rd_state+0x5a>
		} else {
			pstate->rd_stream_count++;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	795b      	ldrb	r3, [r3, #5]
 80037b6:	3301      	adds	r3, #1
 80037b8:	b2da      	uxtb	r2, r3
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	715a      	strb	r2, [r3, #5]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->rd_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	799b      	ldrb	r3, [r3, #6]
 80037c2:	f083 0302 	eor.w	r3, r3, #2
 80037c6:	b2da      	uxtb	r2, r3
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	719a      	strb	r2, [r3, #6]

		/* Ok now ranging  */

		switch (pstate->rd_device_state) {
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	791b      	ldrb	r3, [r3, #4]
 80037d0:	3b03      	subs	r3, #3
 80037d2:	2b05      	cmp	r3, #5
 80037d4:	d839      	bhi.n	800384a <VL53L1_update_ll_driver_rd_state+0xe6>
 80037d6:	a201      	add	r2, pc, #4	; (adr r2, 80037dc <VL53L1_update_ll_driver_rd_state+0x78>)
 80037d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037dc:	080037f5 	.word	0x080037f5
 80037e0:	0800384b 	.word	0x0800384b
 80037e4:	0800384b 	.word	0x0800384b
 80037e8:	0800381f 	.word	0x0800381f
 80037ec:	0800382d 	.word	0x0800382d
 80037f0:	08003835 	.word	0x08003835

		case VL53L1_DEVICESTATE_SW_STANDBY:

			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	f893 31c6 	ldrb.w	r3, [r3, #454]	; 0x1c6
 80037fa:	f003 0302 	and.w	r3, r3, #2
 80037fe:	2b00      	cmp	r3, #0
 8003800:	dd03      	ble.n	800380a <VL53L1_update_ll_driver_rd_state+0xa6>
				VL53L1_GROUPEDPARAMETERHOLD_ID_MASK) > 0) {
				pstate->rd_device_state =
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2206      	movs	r2, #6
 8003806:	711a      	strb	r2, [r3, #4]
 8003808:	e002      	b.n	8003810 <VL53L1_update_ll_driver_rd_state+0xac>
					VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC;
			} else {
				pstate->rd_device_state =
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2208      	movs	r2, #8
 800380e:	711a      	strb	r2, [r3, #4]
					VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;
			}

			pstate->rd_stream_count  = 0;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	715a      	strb	r2, [r3, #5]
			pstate->rd_timing_status = 0;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	71da      	strb	r2, [r3, #7]

		break;
 800381c:	e022      	b.n	8003864 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC:

			pstate->rd_stream_count = 0;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	715a      	strb	r2, [r3, #5]
			pstate->rd_device_state =
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2208      	movs	r2, #8
 8003828:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800382a:	e01b      	b.n	8003864 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_GATHER_DATA:

			pstate->rd_device_state =
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2208      	movs	r2, #8
 8003830:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 8003832:	e017      	b.n	8003864 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA:

			pstate->rd_timing_status ^= 0x01;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	79db      	ldrb	r3, [r3, #7]
 8003838:	f083 0301 	eor.w	r3, r3, #1
 800383c:	b2da      	uxtb	r2, r3
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	71da      	strb	r2, [r3, #7]

			pstate->rd_device_state =
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2208      	movs	r2, #8
 8003846:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 8003848:	e00c      	b.n	8003864 <VL53L1_update_ll_driver_rd_state+0x100>

		default:

			pstate->rd_device_state  =
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2203      	movs	r2, #3
 800384e:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_SW_STANDBY;
			pstate->rd_stream_count  = 0;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	715a      	strb	r2, [r3, #5]
			pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2202      	movs	r2, #2
 800385a:	719a      	strb	r2, [r3, #6]
			pstate->rd_timing_status = 0;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2200      	movs	r2, #0
 8003860:	71da      	strb	r2, [r3, #7]

		break;
 8003862:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 8003864:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003868:	4618      	mov	r0, r3
 800386a:	371c      	adds	r7, #28
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr

08003874 <VL53L1_check_ll_driver_rd_state>:


VL53L1_Error VL53L1_check_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 8003874:	b480      	push	{r7}
 8003876:	b089      	sub	sp, #36	; 0x24
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
	 * matches the state and stream count received from the device
	 *
	 * Check is only use in back to back mode
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 800387c:	2300      	movs	r3, #0
 800387e:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t  *pdev =
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t  *pstate       = &(pdev->ll_state);
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	332c      	adds	r3, #44	; 0x2c
 8003888:	617b      	str	r3, [r7, #20]
	VL53L1_system_results_t   *psys_results = &(pdev->sys_results);
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 8003890:	613b      	str	r3, [r7, #16]

	uint8_t   device_range_status   = 0;
 8003892:	2300      	movs	r3, #0
 8003894:	73fb      	strb	r3, [r7, #15]
	uint8_t   device_stream_count   = 0;
 8003896:	2300      	movs	r3, #0
 8003898:	73bb      	strb	r3, [r7, #14]
	uint8_t   device_gph_id         = 0;
 800389a:	2300      	movs	r3, #0
 800389c:	737b      	strb	r3, [r7, #13]
#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	device_range_status =
			psys_results->result__range_status &
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	785b      	ldrb	r3, [r3, #1]
	device_range_status =
 80038a2:	f003 031f 	and.w	r3, r3, #31
 80038a6:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;

	device_stream_count = psys_results->result__stream_count;
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	78db      	ldrb	r3, [r3, #3]
 80038ac:	73bb      	strb	r3, [r7, #14]

	/* load the correct GPH ID */
	device_gph_id = (psys_results->result__interrupt_status &
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	781b      	ldrb	r3, [r3, #0]
		VL53L1_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 80038b2:	111b      	asrs	r3, r3, #4
 80038b4:	b2db      	uxtb	r3, r3
	device_gph_id = (psys_results->result__interrupt_status &
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	737b      	strb	r3, [r7, #13]

	/* only apply checks in back to back mode */

	if ((pdev->sys_ctrl.system__mode_start &
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 80038c2:	f003 0320 	and.w	r3, r3, #32
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d017      	beq.n	80038fa <VL53L1_check_ll_driver_rd_state+0x86>
		 *
		 * In theory the stream count should zero for the GPH interrupt
		 * but that is not the case after at abort ....
		 */

		if (pstate->rd_device_state ==
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	791b      	ldrb	r3, [r3, #4]
 80038ce:	2b06      	cmp	r3, #6
 80038d0:	d105      	bne.n	80038de <VL53L1_check_ll_driver_rd_state+0x6a>
			VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {

			if (device_range_status !=
 80038d2:	7bfb      	ldrb	r3, [r7, #15]
 80038d4:	2b12      	cmp	r3, #18
 80038d6:	d010      	beq.n	80038fa <VL53L1_check_ll_driver_rd_state+0x86>
				VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY) {
				status = VL53L1_ERROR_GPH_SYNC_CHECK_FAIL;
 80038d8:	23ef      	movs	r3, #239	; 0xef
 80038da:	77fb      	strb	r3, [r7, #31]
 80038dc:	e00d      	b.n	80038fa <VL53L1_check_ll_driver_rd_state+0x86>
			}
		} else {
			if (pstate->rd_stream_count != device_stream_count) {
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	795b      	ldrb	r3, [r3, #5]
 80038e2:	7bba      	ldrb	r2, [r7, #14]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d001      	beq.n	80038ec <VL53L1_check_ll_driver_rd_state+0x78>
				status = VL53L1_ERROR_STREAM_COUNT_CHECK_FAIL;
 80038e8:	23ee      	movs	r3, #238	; 0xee
 80038ea:	77fb      	strb	r3, [r7, #31]

		/*
		 * Check Read state GPH ID
		 */

		if (pstate->rd_gph_id != device_gph_id) {
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	799b      	ldrb	r3, [r3, #6]
 80038f0:	7b7a      	ldrb	r2, [r7, #13]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d001      	beq.n	80038fa <VL53L1_check_ll_driver_rd_state+0x86>
			status = VL53L1_ERROR_GPH_ID_CHECK_FAIL;
 80038f6:	23ed      	movs	r3, #237	; 0xed
 80038f8:	77fb      	strb	r3, [r7, #31]

	} /* if back to back */

	LOG_FUNCTION_END(status);

	return status;
 80038fa:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3724      	adds	r7, #36	; 0x24
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr

0800390a <VL53L1_update_ll_driver_cfg_state>:


VL53L1_Error  VL53L1_update_ll_driver_cfg_state(
	VL53L1_DEV         Dev)
{
 800390a:	b480      	push	{r7}
 800390c:	b087      	sub	sp, #28
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
	/**
	 * State machine for configuration device state
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 8003912:	2300      	movs	r3, #0
 8003914:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t  *pdev =
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	332c      	adds	r3, #44	; 0x2c
 800391e:	60fb      	str	r3, [r7, #12]
	VL53L1_print_ll_driver_state(pstate);
#endif

	/* if top bits of mode start reset are zero then in standby state */

	if ((pdev->sys_ctrl.system__mode_start &
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 8003926:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10c      	bne.n	8003948 <VL53L1_update_ll_driver_cfg_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2203      	movs	r2, #3
 8003932:	701a      	strb	r2, [r3, #0]
		pstate->cfg_stream_count  = 0;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	705a      	strb	r2, [r3, #1]
		pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2202      	movs	r2, #2
 800393e:	709a      	strb	r2, [r3, #2]
		pstate->cfg_timing_status = 0;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	70da      	strb	r2, [r3, #3]
 8003946:	e03e      	b.n	80039c6 <VL53L1_update_ll_driver_cfg_state+0xbc>

		/*
		 * implement configuration stream count
		 */

		if (pstate->cfg_stream_count == 0xFF) {
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	785b      	ldrb	r3, [r3, #1]
 800394c:	2bff      	cmp	r3, #255	; 0xff
 800394e:	d103      	bne.n	8003958 <VL53L1_update_ll_driver_cfg_state+0x4e>
			pstate->cfg_stream_count = 0x80;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2280      	movs	r2, #128	; 0x80
 8003954:	705a      	strb	r2, [r3, #1]
 8003956:	e005      	b.n	8003964 <VL53L1_update_ll_driver_cfg_state+0x5a>
		} else {
			pstate->cfg_stream_count++;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	785b      	ldrb	r3, [r3, #1]
 800395c:	3301      	adds	r3, #1
 800395e:	b2da      	uxtb	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	705a      	strb	r2, [r3, #1]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->cfg_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	789b      	ldrb	r3, [r3, #2]
 8003968:	f083 0302 	eor.w	r3, r3, #2
 800396c:	b2da      	uxtb	r2, r3
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	709a      	strb	r2, [r3, #2]

		/*
		 * Implement configuration state machine
		 */

		switch (pstate->cfg_device_state) {
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	781b      	ldrb	r3, [r3, #0]
 8003976:	2b03      	cmp	r3, #3
 8003978:	d002      	beq.n	8003980 <VL53L1_update_ll_driver_cfg_state+0x76>
 800397a:	2b04      	cmp	r3, #4
 800397c:	d00e      	beq.n	800399c <VL53L1_update_ll_driver_cfg_state+0x92>
 800397e:	e015      	b.n	80039ac <VL53L1_update_ll_driver_cfg_state+0xa2>

		case VL53L1_DEVICESTATE_SW_STANDBY:

			pstate->cfg_timing_status ^= 0x01;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	78db      	ldrb	r3, [r3, #3]
 8003984:	f083 0301 	eor.w	r3, r3, #1
 8003988:	b2da      	uxtb	r2, r3
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	70da      	strb	r2, [r3, #3]
			pstate->cfg_stream_count = 1;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2201      	movs	r2, #1
 8003992:	705a      	strb	r2, [r3, #1]

			pstate->cfg_device_state = VL53L1_DEVICESTATE_RANGING_DSS_AUTO;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2204      	movs	r2, #4
 8003998:	701a      	strb	r2, [r3, #0]
		break;
 800399a:	e014      	b.n	80039c6 <VL53L1_update_ll_driver_cfg_state+0xbc>

		case VL53L1_DEVICESTATE_RANGING_DSS_AUTO:

			pstate->cfg_timing_status ^= 0x01;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	78db      	ldrb	r3, [r3, #3]
 80039a0:	f083 0301 	eor.w	r3, r3, #1
 80039a4:	b2da      	uxtb	r2, r3
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	70da      	strb	r2, [r3, #3]

		break;
 80039aa:	e00c      	b.n	80039c6 <VL53L1_update_ll_driver_cfg_state+0xbc>

		default:

			pstate->cfg_device_state = VL53L1_DEVICESTATE_SW_STANDBY;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2203      	movs	r2, #3
 80039b0:	701a      	strb	r2, [r3, #0]
			pstate->cfg_stream_count = 0;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	705a      	strb	r2, [r3, #1]
			pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2202      	movs	r2, #2
 80039bc:	709a      	strb	r2, [r3, #2]
			pstate->cfg_timing_status = 0;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2200      	movs	r2, #0
 80039c2:	70da      	strb	r2, [r3, #3]

		break;
 80039c4:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 80039c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	371c      	adds	r7, #28
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr

080039d6 <VL53L1_copy_rtn_good_spads_to_buffer>:


void VL53L1_copy_rtn_good_spads_to_buffer(
	VL53L1_nvm_copy_data_t  *pdata,
	uint8_t                 *pbuffer)
{
 80039d6:	b480      	push	{r7}
 80039d8:	b083      	sub	sp, #12
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
 80039de:	6039      	str	r1, [r7, #0]
	/*
	 * Convenience function to copy return SPAD enables to buffer
	 */

	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	7c1a      	ldrb	r2, [r3, #16]
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	3301      	adds	r3, #1
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	7c52      	ldrb	r2, [r2, #17]
 80039f0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	3302      	adds	r3, #2
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	7c92      	ldrb	r2, [r2, #18]
 80039fa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	3303      	adds	r3, #3
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	7cd2      	ldrb	r2, [r2, #19]
 8003a04:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	3304      	adds	r3, #4
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	7d12      	ldrb	r2, [r2, #20]
 8003a0e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	3305      	adds	r3, #5
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	7d52      	ldrb	r2, [r2, #21]
 8003a18:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	3306      	adds	r3, #6
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	7d92      	ldrb	r2, [r2, #22]
 8003a22:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	3307      	adds	r3, #7
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	7dd2      	ldrb	r2, [r2, #23]
 8003a2c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	3308      	adds	r3, #8
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	7e12      	ldrb	r2, [r2, #24]
 8003a36:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	3309      	adds	r3, #9
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	7e52      	ldrb	r2, [r2, #25]
 8003a40:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	330a      	adds	r3, #10
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	7e92      	ldrb	r2, [r2, #26]
 8003a4a:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	330b      	adds	r3, #11
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	7ed2      	ldrb	r2, [r2, #27]
 8003a54:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	330c      	adds	r3, #12
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	7f12      	ldrb	r2, [r2, #28]
 8003a5e:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	330d      	adds	r3, #13
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	7f52      	ldrb	r2, [r2, #29]
 8003a68:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	330e      	adds	r3, #14
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	7f92      	ldrb	r2, [r2, #30]
 8003a72:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	330f      	adds	r3, #15
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	7fd2      	ldrb	r2, [r2, #31]
 8003a7c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	3310      	adds	r3, #16
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003a88:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	3311      	adds	r3, #17
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8003a94:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	3312      	adds	r3, #18
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8003aa0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	3313      	adds	r3, #19
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8003aac:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	3314      	adds	r3, #20
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8003ab8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	3315      	adds	r3, #21
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8003ac4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	3316      	adds	r3, #22
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 8003ad0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	3317      	adds	r3, #23
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
 8003adc:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	3318      	adds	r3, #24
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 8003ae8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	3319      	adds	r3, #25
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 8003af4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	331a      	adds	r3, #26
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
 8003b00:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	331b      	adds	r3, #27
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	f892 202b 	ldrb.w	r2, [r2, #43]	; 0x2b
 8003b0c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	331c      	adds	r3, #28
 8003b12:	687a      	ldr	r2, [r7, #4]
 8003b14:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8003b18:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	331d      	adds	r3, #29
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8003b24:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	331e      	adds	r3, #30
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 8003b30:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	331f      	adds	r3, #31
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 8003b3c:	701a      	strb	r2, [r3, #0]
}
 8003b3e:	bf00      	nop
 8003b40:	370c      	adds	r7, #12
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr

08003b4a <VL53L1_i2c_encode_uint16_t>:

void VL53L1_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8003b4a:	b480      	push	{r7}
 8003b4c:	b085      	sub	sp, #20
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	4603      	mov	r3, r0
 8003b52:	603a      	str	r2, [r7, #0]
 8003b54:	80fb      	strh	r3, [r7, #6]
 8003b56:	460b      	mov	r3, r1
 8003b58:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a uint16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	81fb      	strh	r3, [r7, #14]
	uint16_t   data = 0;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 8003b62:	88fb      	ldrh	r3, [r7, #6]
 8003b64:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 8003b66:	2300      	movs	r3, #0
 8003b68:	81fb      	strh	r3, [r7, #14]
 8003b6a:	e00e      	b.n	8003b8a <VL53L1_i2c_encode_uint16_t+0x40>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 8003b6c:	88ba      	ldrh	r2, [r7, #4]
 8003b6e:	89fb      	ldrh	r3, [r7, #14]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	3b01      	subs	r3, #1
 8003b74:	683a      	ldr	r2, [r7, #0]
 8003b76:	4413      	add	r3, r2
 8003b78:	89ba      	ldrh	r2, [r7, #12]
 8003b7a:	b2d2      	uxtb	r2, r2
 8003b7c:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 8003b7e:	89bb      	ldrh	r3, [r7, #12]
 8003b80:	0a1b      	lsrs	r3, r3, #8
 8003b82:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 8003b84:	89fb      	ldrh	r3, [r7, #14]
 8003b86:	3301      	adds	r3, #1
 8003b88:	81fb      	strh	r3, [r7, #14]
 8003b8a:	89fa      	ldrh	r2, [r7, #14]
 8003b8c:	88bb      	ldrh	r3, [r7, #4]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d3ec      	bcc.n	8003b6c <VL53L1_i2c_encode_uint16_t+0x22>
	}
}
 8003b92:	bf00      	nop
 8003b94:	3714      	adds	r7, #20
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr

08003b9e <VL53L1_i2c_decode_uint16_t>:

uint16_t VL53L1_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8003b9e:	b480      	push	{r7}
 8003ba0:	b085      	sub	sp, #20
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	6039      	str	r1, [r7, #0]
 8003ba8:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint16_t   value = 0x00;
 8003baa:	2300      	movs	r3, #0
 8003bac:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0) {
 8003bae:	e00a      	b.n	8003bc6 <VL53L1_i2c_decode_uint16_t+0x28>
		value = (value << 8) | (uint16_t)*pbuffer++;
 8003bb0:	89fb      	ldrh	r3, [r7, #14]
 8003bb2:	021b      	lsls	r3, r3, #8
 8003bb4:	b21a      	sxth	r2, r3
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	1c59      	adds	r1, r3, #1
 8003bba:	6039      	str	r1, [r7, #0]
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	b21b      	sxth	r3, r3
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	b21b      	sxth	r3, r3
 8003bc4:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 8003bc6:	88fb      	ldrh	r3, [r7, #6]
 8003bc8:	1e5a      	subs	r2, r3, #1
 8003bca:	80fa      	strh	r2, [r7, #6]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d1ef      	bne.n	8003bb0 <VL53L1_i2c_decode_uint16_t+0x12>
	}

	return value;
 8003bd0:	89fb      	ldrh	r3, [r7, #14]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3714      	adds	r7, #20
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr

08003bde <VL53L1_i2c_encode_int16_t>:

void VL53L1_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b085      	sub	sp, #20
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	4603      	mov	r3, r0
 8003be6:	603a      	str	r2, [r7, #0]
 8003be8:	80fb      	strh	r3, [r7, #6]
 8003bea:	460b      	mov	r3, r1
 8003bec:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a int16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	81fb      	strh	r3, [r7, #14]
	int16_t    data = 0;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 8003bf6:	88fb      	ldrh	r3, [r7, #6]
 8003bf8:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	81fb      	strh	r3, [r7, #14]
 8003bfe:	e00f      	b.n	8003c20 <VL53L1_i2c_encode_int16_t+0x42>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 8003c00:	88ba      	ldrh	r2, [r7, #4]
 8003c02:	89fb      	ldrh	r3, [r7, #14]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	3b01      	subs	r3, #1
 8003c08:	683a      	ldr	r2, [r7, #0]
 8003c0a:	4413      	add	r3, r2
 8003c0c:	89ba      	ldrh	r2, [r7, #12]
 8003c0e:	b2d2      	uxtb	r2, r2
 8003c10:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 8003c12:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003c16:	121b      	asrs	r3, r3, #8
 8003c18:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 8003c1a:	89fb      	ldrh	r3, [r7, #14]
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	81fb      	strh	r3, [r7, #14]
 8003c20:	89fa      	ldrh	r2, [r7, #14]
 8003c22:	88bb      	ldrh	r3, [r7, #4]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d3eb      	bcc.n	8003c00 <VL53L1_i2c_encode_int16_t+0x22>
	}
}
 8003c28:	bf00      	nop
 8003c2a:	3714      	adds	r7, #20
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <VL53L1_i2c_decode_int16_t>:

int16_t VL53L1_i2c_decode_int16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b085      	sub	sp, #20
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	6039      	str	r1, [r7, #0]
 8003c3e:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int16_t    value = 0x00;
 8003c40:	2300      	movs	r3, #0
 8003c42:	81fb      	strh	r3, [r7, #14]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	b25b      	sxtb	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	da0e      	bge.n	8003c6c <VL53L1_i2c_decode_int16_t+0x38>
		value = 0xFFFF;
 8003c4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c52:	81fb      	strh	r3, [r7, #14]
	}

	while (count-- > 0) {
 8003c54:	e00a      	b.n	8003c6c <VL53L1_i2c_decode_int16_t+0x38>
		value = (value << 8) | (int16_t)*pbuffer++;
 8003c56:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003c5a:	021b      	lsls	r3, r3, #8
 8003c5c:	b21a      	sxth	r2, r3
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	1c59      	adds	r1, r3, #1
 8003c62:	6039      	str	r1, [r7, #0]
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	b21b      	sxth	r3, r3
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 8003c6c:	88fb      	ldrh	r3, [r7, #6]
 8003c6e:	1e5a      	subs	r2, r3, #1
 8003c70:	80fa      	strh	r2, [r7, #6]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1ef      	bne.n	8003c56 <VL53L1_i2c_decode_int16_t+0x22>
	}

	return value;
 8003c76:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3714      	adds	r7, #20
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr

08003c86 <VL53L1_i2c_encode_uint32_t>:

void VL53L1_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8003c86:	b480      	push	{r7}
 8003c88:	b087      	sub	sp, #28
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	60f8      	str	r0, [r7, #12]
 8003c8e:	460b      	mov	r3, r1
 8003c90:	607a      	str	r2, [r7, #4]
 8003c92:	817b      	strh	r3, [r7, #10]
	/*
	 * Encodes a uint32_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 8003c94:	2300      	movs	r3, #0
 8003c96:	82fb      	strh	r3, [r7, #22]
	uint32_t   data = 0;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	613b      	str	r3, [r7, #16]

	data =  ip_value;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	613b      	str	r3, [r7, #16]

	for (i = 0; i < count ; i++) {
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	82fb      	strh	r3, [r7, #22]
 8003ca4:	e00e      	b.n	8003cc4 <VL53L1_i2c_encode_uint32_t+0x3e>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 8003ca6:	897a      	ldrh	r2, [r7, #10]
 8003ca8:	8afb      	ldrh	r3, [r7, #22]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	3b01      	subs	r3, #1
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	4413      	add	r3, r2
 8003cb2:	693a      	ldr	r2, [r7, #16]
 8003cb4:	b2d2      	uxtb	r2, r2
 8003cb6:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	0a1b      	lsrs	r3, r3, #8
 8003cbc:	613b      	str	r3, [r7, #16]
	for (i = 0; i < count ; i++) {
 8003cbe:	8afb      	ldrh	r3, [r7, #22]
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	82fb      	strh	r3, [r7, #22]
 8003cc4:	8afa      	ldrh	r2, [r7, #22]
 8003cc6:	897b      	ldrh	r3, [r7, #10]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d3ec      	bcc.n	8003ca6 <VL53L1_i2c_encode_uint32_t+0x20>
	}
}
 8003ccc:	bf00      	nop
 8003cce:	371c      	adds	r7, #28
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <VL53L1_i2c_decode_uint32_t>:

uint32_t VL53L1_i2c_decode_uint32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	4603      	mov	r3, r0
 8003ce0:	6039      	str	r1, [r7, #0]
 8003ce2:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint32_t   value = 0x00;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	60fb      	str	r3, [r7, #12]

	while (count-- > 0) {
 8003ce8:	e007      	b.n	8003cfa <VL53L1_i2c_decode_uint32_t+0x22>
		value = (value << 8) | (uint32_t)*pbuffer++;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	021a      	lsls	r2, r3, #8
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	1c59      	adds	r1, r3, #1
 8003cf2:	6039      	str	r1, [r7, #0]
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 8003cfa:	88fb      	ldrh	r3, [r7, #6]
 8003cfc:	1e5a      	subs	r2, r3, #1
 8003cfe:	80fa      	strh	r2, [r7, #6]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1f2      	bne.n	8003cea <VL53L1_i2c_decode_uint32_t+0x12>
	}

	return value;
 8003d04:	68fb      	ldr	r3, [r7, #12]
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3714      	adds	r7, #20
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr

08003d12 <VL53L1_i2c_decode_int32_t>:
}

int32_t VL53L1_i2c_decode_int32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8003d12:	b480      	push	{r7}
 8003d14:	b085      	sub	sp, #20
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	4603      	mov	r3, r0
 8003d1a:	6039      	str	r1, [r7, #0]
 8003d1c:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int32_t    value = 0x00;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	60fb      	str	r3, [r7, #12]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	b25b      	sxtb	r3, r3
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	da0b      	bge.n	8003d44 <VL53L1_i2c_decode_int32_t+0x32>
		value = 0xFFFFFFFF;
 8003d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8003d30:	60fb      	str	r3, [r7, #12]
	}

	while (count-- > 0) {
 8003d32:	e007      	b.n	8003d44 <VL53L1_i2c_decode_int32_t+0x32>
		value = (value << 8) | (int32_t)*pbuffer++;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	021a      	lsls	r2, r3, #8
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	1c59      	adds	r1, r3, #1
 8003d3c:	6039      	str	r1, [r7, #0]
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 8003d44:	88fb      	ldrh	r3, [r7, #6]
 8003d46:	1e5a      	subs	r2, r3, #1
 8003d48:	80fa      	strh	r2, [r7, #6]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d1f2      	bne.n	8003d34 <VL53L1_i2c_decode_int32_t+0x22>
	}

	return value;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3714      	adds	r7, #20
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr

08003d5c <VL53L1_calc_macro_period_us>:
#endif

uint32_t VL53L1_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   vcsel_period)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b086      	sub	sp, #24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	4603      	mov	r3, r0
 8003d64:	460a      	mov	r2, r1
 8003d66:	80fb      	strh	r3, [r7, #6]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	717b      	strb	r3, [r7, #5]
	 *
	 * Macro period fixed point format = unsigned 12.12
	 * Maximum supported macro period  = 4095.9999 us
	 */

	uint32_t  pll_period_us        = 0;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	617b      	str	r3, [r7, #20]
	uint8_t   vcsel_period_pclks   = 0;
 8003d70:	2300      	movs	r3, #0
 8003d72:	74fb      	strb	r3, [r7, #19]
	uint32_t  macro_period_us      = 0;
 8003d74:	2300      	movs	r3, #0
 8003d76:	60fb      	str	r3, [r7, #12]

	/*  Calculate PLL period in [us] from the  fast_osc_frequency
	 *  Fast osc frequency fixed point format = unsigned 4.12
	 */

	pll_period_us = VL53L1_calc_pll_period_us(fast_osc_frequency);
 8003d78:	88fb      	ldrh	r3, [r7, #6]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f000 fb5b 	bl	8004436 <VL53L1_calc_pll_period_us>
 8003d80:	6178      	str	r0, [r7, #20]

	/*  VCSEL period
	 *  - the real VCSEL period in PLL clocks = 2*(VCSEL_PERIOD+1)
	 */

	vcsel_period_pclks = VL53L1_decode_vcsel_period(vcsel_period);
 8003d82:	797b      	ldrb	r3, [r7, #5]
 8003d84:	4618      	mov	r0, r3
 8003d86:	f000 fb6a 	bl	800445e <VL53L1_decode_vcsel_period>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	74fb      	strb	r3, [r7, #19]
	 *  Max bits (24 - 6) + 12 = 30-bits usage
	 *
	 *  Downshift by 6 before multiplying by the VCSEL Period
	 */

	macro_period_us =
 8003d8e:	697a      	ldr	r2, [r7, #20]
 8003d90:	4613      	mov	r3, r2
 8003d92:	00db      	lsls	r3, r3, #3
 8003d94:	4413      	add	r3, r2
 8003d96:	021b      	lsls	r3, r3, #8
 8003d98:	60fb      	str	r3, [r7, #12]
			(uint32_t)VL53L1_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	099b      	lsrs	r3, r3, #6
 8003d9e:	60fb      	str	r3, [r7, #12]

	macro_period_us = macro_period_us * (uint32_t)vcsel_period_pclks;
 8003da0:	7cfa      	ldrb	r2, [r7, #19]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	fb02 f303 	mul.w	r3, r2, r3
 8003da8:	60fb      	str	r3, [r7, #12]
	macro_period_us = macro_period_us >> 6;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	099b      	lsrs	r3, r3, #6
 8003dae:	60fb      	str	r3, [r7, #12]
			macro_period_us);
#endif

	LOG_FUNCTION_END(0);

	return macro_period_us;
 8003db0:	68fb      	ldr	r3, [r7, #12]
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3718      	adds	r7, #24
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
	...

08003dbc <VL53L1_calc_range_ignore_threshold>:
uint16_t VL53L1_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t  x_gradient,
	int16_t  y_gradient,
	uint8_t  rate_mult)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b089      	sub	sp, #36	; 0x24
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	60f8      	str	r0, [r7, #12]
 8003dc4:	4608      	mov	r0, r1
 8003dc6:	4611      	mov	r1, r2
 8003dc8:	461a      	mov	r2, r3
 8003dca:	4603      	mov	r3, r0
 8003dcc:	817b      	strh	r3, [r7, #10]
 8003dce:	460b      	mov	r3, r1
 8003dd0:	813b      	strh	r3, [r7, #8]
 8003dd2:	4613      	mov	r3, r2
 8003dd4:	71fb      	strb	r3, [r7, #7]
	 * Range ignore threshold rate is then multiplied by user input
	 * rate_mult (in 3.5 fractional format)
	 *
	 */

	int32_t    range_ignore_thresh_int  = 0;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	617b      	str	r3, [r7, #20]
	uint16_t   range_ignore_thresh_kcps = 0;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	83fb      	strh	r3, [r7, #30]
	int32_t    central_rate_int         = 0;
 8003dde:	2300      	movs	r3, #0
 8003de0:	613b      	str	r3, [r7, #16]
	int16_t    x_gradient_int           = 0;
 8003de2:	2300      	movs	r3, #0
 8003de4:	83bb      	strh	r3, [r7, #28]
	int16_t    y_gradient_int           = 0;
 8003de6:	2300      	movs	r3, #0
 8003de8:	837b      	strh	r3, [r7, #26]

	LOG_FUNCTION_START("");

	/* Shift central_rate to .13 fractional for simple addition */

	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	011b      	lsls	r3, r3, #4
 8003dee:	4a23      	ldr	r2, [pc, #140]	; (8003e7c <VL53L1_calc_range_ignore_threshold+0xc0>)
 8003df0:	fb82 1203 	smull	r1, r2, r2, r3
 8003df4:	1192      	asrs	r2, r2, #6
 8003df6:	17db      	asrs	r3, r3, #31
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	613b      	str	r3, [r7, #16]

	if (x_gradient < 0) {
 8003dfc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	da03      	bge.n	8003e0c <VL53L1_calc_range_ignore_threshold+0x50>
		x_gradient_int = x_gradient * -1;
 8003e04:	897b      	ldrh	r3, [r7, #10]
 8003e06:	425b      	negs	r3, r3
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	83bb      	strh	r3, [r7, #28]
	}

	if (y_gradient < 0) {
 8003e0c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	da03      	bge.n	8003e1c <VL53L1_calc_range_ignore_threshold+0x60>
		y_gradient_int = y_gradient * -1;
 8003e14:	893b      	ldrh	r3, [r7, #8]
 8003e16:	425b      	negs	r3, r3
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	837b      	strh	r3, [r7, #26]

	/* Calculate full rate per spad - worst case from measured xtalk */
	/* Generated here from .11 fractional kcps */
	/* Additional factor of 4 applied to bring fractional precision to .13 */

	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 8003e1c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8003e20:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003e24:	4413      	add	r3, r2
 8003e26:	015b      	lsls	r3, r3, #5
 8003e28:	617b      	str	r3, [r7, #20]

	/* Convert Kcps to Mcps */

	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	4a13      	ldr	r2, [pc, #76]	; (8003e7c <VL53L1_calc_range_ignore_threshold+0xc0>)
 8003e2e:	fb82 1203 	smull	r1, r2, r2, r3
 8003e32:	1192      	asrs	r2, r2, #6
 8003e34:	17db      	asrs	r3, r3, #31
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	617b      	str	r3, [r7, #20]

	/* Combine with Central Rate - Mcps .13 format*/

	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 8003e3a:	697a      	ldr	r2, [r7, #20]
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	4413      	add	r3, r2
 8003e40:	617b      	str	r3, [r7, #20]

	/* Mult by user input */

	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 8003e42:	79fa      	ldrb	r2, [r7, #7]
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	fb02 f303 	mul.w	r3, r2, r3
 8003e4a:	617b      	str	r3, [r7, #20]

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	3310      	adds	r3, #16
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	da00      	bge.n	8003e56 <VL53L1_calc_range_ignore_threshold+0x9a>
 8003e54:	331f      	adds	r3, #31
 8003e56:	115b      	asrs	r3, r3, #5
 8003e58:	617b      	str	r3, [r7, #20]

	/* Finally clip and output in correct format */

	if (range_ignore_thresh_int > 0xFFFF) {
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e60:	db03      	blt.n	8003e6a <VL53L1_calc_range_ignore_threshold+0xae>
		range_ignore_thresh_kcps = 0xFFFF;
 8003e62:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e66:	83fb      	strh	r3, [r7, #30]
 8003e68:	e001      	b.n	8003e6e <VL53L1_calc_range_ignore_threshold+0xb2>
	} else {
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	83fb      	strh	r3, [r7, #30]
			range_ignore_thresh_kcps);
#endif

	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
 8003e6e:	8bfb      	ldrh	r3, [r7, #30]
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3724      	adds	r7, #36	; 0x24
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr
 8003e7c:	10624dd3 	.word	0x10624dd3

08003e80 <VL53L1_calc_timeout_mclks>:


uint32_t VL53L1_calc_timeout_mclks(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b085      	sub	sp, #20
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	timeout_mclks   =
			((timeout_us << 12) + (macro_period_us>>1)) /
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	031a      	lsls	r2, r3, #12
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	085b      	lsrs	r3, r3, #1
 8003e96:	441a      	add	r2, r3
	timeout_mclks   =
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e9e:	60fb      	str	r3, [r7, #12]
			macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3714      	adds	r7, #20
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr

08003eae <VL53L1_calc_encoded_timeout>:


uint16_t VL53L1_calc_encoded_timeout(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 8003eae:	b580      	push	{r7, lr}
 8003eb0:	b084      	sub	sp, #16
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
 8003eb6:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	60fb      	str	r3, [r7, #12]
	uint16_t timeout_encoded = 0;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	817b      	strh	r3, [r7, #10]

	LOG_FUNCTION_START("");

	timeout_mclks   =
 8003ec0:	6839      	ldr	r1, [r7, #0]
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7ff ffdc 	bl	8003e80 <VL53L1_calc_timeout_mclks>
 8003ec8:	60f8      	str	r0, [r7, #12]
		VL53L1_calc_timeout_mclks(timeout_us, macro_period_us);

	timeout_encoded =
 8003eca:	68f8      	ldr	r0, [r7, #12]
 8003ecc:	f000 f859 	bl	8003f82 <VL53L1_encode_timeout>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	817b      	strh	r3, [r7, #10]
			timeout_encoded, timeout_encoded);
#endif

	LOG_FUNCTION_END(0);

	return timeout_encoded;
 8003ed4:	897b      	ldrh	r3, [r7, #10]
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3710      	adds	r7, #16
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <VL53L1_calc_timeout_us>:


uint32_t VL53L1_calc_timeout_us(
	uint32_t timeout_mclks,
	uint32_t macro_period_us)
{
 8003ede:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ee0:	b087      	sub	sp, #28
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
 8003ee6:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_us     = 0;
 8003ee8:	2200      	movs	r2, #0
 8003eea:	617a      	str	r2, [r7, #20]
	uint64_t tmp            = 0;
 8003eec:	f04f 0100 	mov.w	r1, #0
 8003ef0:	f04f 0200 	mov.w	r2, #0
 8003ef4:	e9c7 1202 	strd	r1, r2, [r7, #8]

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	4615      	mov	r5, r2
 8003efc:	f04f 0600 	mov.w	r6, #0
 8003f00:	683a      	ldr	r2, [r7, #0]
 8003f02:	4611      	mov	r1, r2
 8003f04:	f04f 0200 	mov.w	r2, #0
 8003f08:	fb01 fe06 	mul.w	lr, r1, r6
 8003f0c:	fb05 f002 	mul.w	r0, r5, r2
 8003f10:	4470      	add	r0, lr
 8003f12:	fba5 1201 	umull	r1, r2, r5, r1
 8003f16:	4410      	add	r0, r2
 8003f18:	4602      	mov	r2, r0
 8003f1a:	e9c7 1202 	strd	r1, r2, [r7, #8]
 8003f1e:	e9c7 1202 	strd	r1, r2, [r7, #8]
	tmp += 0x00800;
 8003f22:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003f26:	f511 6100 	adds.w	r1, r1, #2048	; 0x800
 8003f2a:	f142 0200 	adc.w	r2, r2, #0
 8003f2e:	e9c7 1202 	strd	r1, r2, [r7, #8]
	tmp  = tmp >> 12;
 8003f32:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003f36:	0b0b      	lsrs	r3, r1, #12
 8003f38:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8003f3c:	0b14      	lsrs	r4, r2, #12
 8003f3e:	e9c7 3402 	strd	r3, r4, [r7, #8]

	timeout_us = (uint32_t)tmp;
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	617b      	str	r3, [r7, #20]
			timeout_us, timeout_us);
#endif

	LOG_FUNCTION_END(0);

	return timeout_us;
 8003f46:	697b      	ldr	r3, [r7, #20]
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	371c      	adds	r7, #28
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003f50 <VL53L1_calc_decoded_timeout_us>:
}

uint32_t VL53L1_calc_decoded_timeout_us(
	uint16_t timeout_encoded,
	uint32_t macro_period_us)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	4603      	mov	r3, r0
 8003f58:	6039      	str	r1, [r7, #0]
 8003f5a:	80fb      	strh	r3, [r7, #6]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks  = 0;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	60fb      	str	r3, [r7, #12]
	uint32_t timeout_us     = 0;
 8003f60:	2300      	movs	r3, #0
 8003f62:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	timeout_mclks =
 8003f64:	88fb      	ldrh	r3, [r7, #6]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f000 f837 	bl	8003fda <VL53L1_decode_timeout>
 8003f6c:	60f8      	str	r0, [r7, #12]
		VL53L1_decode_timeout(timeout_encoded);

	timeout_us    =
 8003f6e:	6839      	ldr	r1, [r7, #0]
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f7ff ffb4 	bl	8003ede <VL53L1_calc_timeout_us>
 8003f76:	60b8      	str	r0, [r7, #8]
		VL53L1_calc_timeout_us(timeout_mclks, macro_period_us);

	LOG_FUNCTION_END(0);

	return timeout_us;
 8003f78:	68bb      	ldr	r3, [r7, #8]
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3710      	adds	r7, #16
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}

08003f82 <VL53L1_encode_timeout>:


uint16_t VL53L1_encode_timeout(uint32_t timeout_mclks)
{
 8003f82:	b480      	push	{r7}
 8003f84:	b087      	sub	sp, #28
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
	/*
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8003f92:	2300      	movs	r3, #0
 8003f94:	81fb      	strh	r3, [r7, #14]

	if (timeout_mclks > 0) {
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d017      	beq.n	8003fcc <VL53L1_encode_timeout+0x4a>
		ls_byte = timeout_mclks - 1;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8003fa2:	e005      	b.n	8003fb0 <VL53L1_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	085b      	lsrs	r3, r3, #1
 8003fa8:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8003faa:	89fb      	ldrh	r3, [r7, #14]
 8003fac:	3301      	adds	r3, #1
 8003fae:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1f4      	bne.n	8003fa4 <VL53L1_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8003fba:	89fb      	ldrh	r3, [r7, #14]
 8003fbc:	021b      	lsls	r3, r3, #8
 8003fbe:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8003fc8:	4413      	add	r3, r2
 8003fca:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8003fcc:	8afb      	ldrh	r3, [r7, #22]
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	371c      	adds	r7, #28
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr

08003fda <VL53L1_decode_timeout>:


uint32_t VL53L1_decode_timeout(uint16_t encoded_timeout)
{
 8003fda:	b480      	push	{r7}
 8003fdc:	b085      	sub	sp, #20
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decode 16-bit timeout register value
	 * format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8003fe8:	88fb      	ldrh	r3, [r7, #6]
 8003fea:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8003fec:	88fa      	ldrh	r2, [r7, #6]
 8003fee:	0a12      	lsrs	r2, r2, #8
 8003ff0:	b292      	uxth	r2, r2
 8003ff2:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3714      	adds	r7, #20
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr

08004006 <VL53L1_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53L1_general_config_t *pgeneral,
	VL53L1_timing_config_t  *ptiming)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b088      	sub	sp, #32
 800400a:	af00      	add	r7, sp, #0
 800400c:	60f8      	str	r0, [r7, #12]
 800400e:	60b9      	str	r1, [r7, #8]
 8004010:	607a      	str	r2, [r7, #4]
 8004012:	807b      	strh	r3, [r7, #2]
	 * into the appropriate register values
	 *
	 * Must also be run after the VCSEL period settings are changed
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004014:	2300      	movs	r3, #0
 8004016:	77fb      	strb	r3, [r7, #31]

	uint32_t macro_period_us    = 0;
 8004018:	2300      	movs	r3, #0
 800401a:	617b      	str	r3, [r7, #20]
	uint32_t timeout_mclks      = 0;
 800401c:	2300      	movs	r3, #0
 800401e:	61bb      	str	r3, [r7, #24]
	uint16_t timeout_encoded    = 0;
 8004020:	2300      	movs	r3, #0
 8004022:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 8004024:	887b      	ldrh	r3, [r7, #2]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d102      	bne.n	8004030 <VL53L1_calc_timeout_register_values+0x2a>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800402a:	23f1      	movs	r3, #241	; 0xf1
 800402c:	77fb      	strb	r3, [r7, #31]
 800402e:	e05d      	b.n	80040ec <VL53L1_calc_timeout_register_values+0xe6>
	} else {
		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 8004030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004032:	799a      	ldrb	r2, [r3, #6]
		macro_period_us =
 8004034:	887b      	ldrh	r3, [r7, #2]
 8004036:	4611      	mov	r1, r2
 8004038:	4618      	mov	r0, r3
 800403a:	f7ff fe8f 	bl	8003d5c <VL53L1_calc_macro_period_us>
 800403e:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_a);

		/*  Update Phase timeout - uses Timing A */
		timeout_mclks =
 8004040:	6979      	ldr	r1, [r7, #20]
 8004042:	68f8      	ldr	r0, [r7, #12]
 8004044:	f7ff ff1c 	bl	8003e80 <VL53L1_calc_timeout_mclks>
 8004048:	61b8      	str	r0, [r7, #24]
			VL53L1_calc_timeout_mclks(
				phasecal_config_timeout_us,
				macro_period_us);

		/* clip as the phase cal timeout register is only 8-bits */
		if (timeout_mclks > 0xFF)
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	2bff      	cmp	r3, #255	; 0xff
 800404e:	d901      	bls.n	8004054 <VL53L1_calc_timeout_register_values+0x4e>
			timeout_mclks = 0xFF;
 8004050:	23ff      	movs	r3, #255	; 0xff
 8004052:	61bb      	str	r3, [r7, #24]

		pgeneral->phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	b2da      	uxtb	r2, r3
		pgeneral->phasecal_config__timeout_macrop =
 8004058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800405a:	71da      	strb	r2, [r3, #7]

		/*  Update MM Timing A timeout */
		timeout_encoded =
 800405c:	6979      	ldr	r1, [r7, #20]
 800405e:	68b8      	ldr	r0, [r7, #8]
 8004060:	f7ff ff25 	bl	8003eae <VL53L1_calc_encoded_timeout>
 8004064:	4603      	mov	r3, r0
 8004066:	827b      	strh	r3, [r7, #18]
			VL53L1_calc_encoded_timeout(
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8004068:	8a7b      	ldrh	r3, [r7, #18]
 800406a:	0a1b      	lsrs	r3, r3, #8
 800406c:	b29b      	uxth	r3, r3
 800406e:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_hi =
 8004070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004072:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 8004074:	8a7b      	ldrh	r3, [r7, #18]
 8004076:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_lo =
 8004078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800407a:	705a      	strb	r2, [r3, #1]

		/* Update Range Timing A timeout */
		timeout_encoded =
 800407c:	6979      	ldr	r1, [r7, #20]
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f7ff ff15 	bl	8003eae <VL53L1_calc_encoded_timeout>
 8004084:	4603      	mov	r3, r0
 8004086:	827b      	strh	r3, [r7, #18]
			VL53L1_calc_encoded_timeout(
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8004088:	8a7b      	ldrh	r3, [r7, #18]
 800408a:	0a1b      	lsrs	r3, r3, #8
 800408c:	b29b      	uxth	r3, r3
 800408e:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_hi =
 8004090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004092:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 8004094:	8a7b      	ldrh	r3, [r7, #18]
 8004096:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_lo =
 8004098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800409a:	715a      	strb	r2, [r3, #5]

		/* Update Macro Period for Range B VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800409c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800409e:	7a5a      	ldrb	r2, [r3, #9]
		macro_period_us =
 80040a0:	887b      	ldrh	r3, [r7, #2]
 80040a2:	4611      	mov	r1, r2
 80040a4:	4618      	mov	r0, r3
 80040a6:	f7ff fe59 	bl	8003d5c <VL53L1_calc_macro_period_us>
 80040aa:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);

		/* Update MM Timing B timeout */
		timeout_encoded =
 80040ac:	6979      	ldr	r1, [r7, #20]
 80040ae:	68b8      	ldr	r0, [r7, #8]
 80040b0:	f7ff fefd 	bl	8003eae <VL53L1_calc_encoded_timeout>
 80040b4:	4603      	mov	r3, r0
 80040b6:	827b      	strh	r3, [r7, #18]
				VL53L1_calc_encoded_timeout(
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 80040b8:	8a7b      	ldrh	r3, [r7, #18]
 80040ba:	0a1b      	lsrs	r3, r3, #8
 80040bc:	b29b      	uxth	r3, r3
 80040be:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_hi =
 80040c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040c2:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 80040c4:	8a7b      	ldrh	r3, [r7, #18]
 80040c6:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_lo =
 80040c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040ca:	70da      	strb	r2, [r3, #3]

		/* Update Range Timing B timeout */
		timeout_encoded = VL53L1_calc_encoded_timeout(
 80040cc:	6979      	ldr	r1, [r7, #20]
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f7ff feed 	bl	8003eae <VL53L1_calc_encoded_timeout>
 80040d4:	4603      	mov	r3, r0
 80040d6:	827b      	strh	r3, [r7, #18]
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 80040d8:	8a7b      	ldrh	r3, [r7, #18]
 80040da:	0a1b      	lsrs	r3, r3, #8
 80040dc:	b29b      	uxth	r3, r3
 80040de:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_hi =
 80040e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040e2:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 80040e4:	8a7b      	ldrh	r3, [r7, #18]
 80040e6:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_lo =
 80040e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040ea:	721a      	strb	r2, [r3, #8]
	}

	LOG_FUNCTION_END(0);

	return status;
 80040ec:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3720      	adds	r7, #32
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <VL53L1_encode_row_col>:

void VL53L1_encode_row_col(
	uint8_t  row,
	uint8_t  col,
	uint8_t *pspad_number)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	4603      	mov	r3, r0
 8004100:	603a      	str	r2, [r7, #0]
 8004102:	71fb      	strb	r3, [r7, #7]
 8004104:	460b      	mov	r3, r1
 8004106:	71bb      	strb	r3, [r7, #6]
	/**
	 *  Encodes the input array(row,col) location as SPAD number.
	 */

	if (row > 7) {
 8004108:	79fb      	ldrb	r3, [r7, #7]
 800410a:	2b07      	cmp	r3, #7
 800410c:	d90a      	bls.n	8004124 <VL53L1_encode_row_col+0x2c>
		*pspad_number = 128 + (col << 3) + (15-row);
 800410e:	79bb      	ldrb	r3, [r7, #6]
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	b2da      	uxtb	r2, r3
 8004114:	79fb      	ldrb	r3, [r7, #7]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	b2db      	uxtb	r3, r3
 800411a:	3b71      	subs	r3, #113	; 0x71
 800411c:	b2da      	uxtb	r2, r3
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	701a      	strb	r2, [r3, #0]
	} else {
		*pspad_number = ((15-col) << 3) + row;
	}
}
 8004122:	e00a      	b.n	800413a <VL53L1_encode_row_col+0x42>
		*pspad_number = ((15-col) << 3) + row;
 8004124:	79bb      	ldrb	r3, [r7, #6]
 8004126:	f1c3 030f 	rsb	r3, r3, #15
 800412a:	b2db      	uxtb	r3, r3
 800412c:	00db      	lsls	r3, r3, #3
 800412e:	b2da      	uxtb	r2, r3
 8004130:	79fb      	ldrb	r3, [r7, #7]
 8004132:	4413      	add	r3, r2
 8004134:	b2da      	uxtb	r2, r3
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	701a      	strb	r2, [r3, #0]
}
 800413a:	bf00      	nop
 800413c:	370c      	adds	r7, #12
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr

08004146 <VL53L1_decode_zone_size>:

void VL53L1_decode_zone_size(
	uint8_t  encoded_xy_size,
	uint8_t  *pwidth,
	uint8_t  *pheight)
{
 8004146:	b480      	push	{r7}
 8004148:	b085      	sub	sp, #20
 800414a:	af00      	add	r7, sp, #0
 800414c:	4603      	mov	r3, r0
 800414e:	60b9      	str	r1, [r7, #8]
 8004150:	607a      	str	r2, [r7, #4]
 8004152:	73fb      	strb	r3, [r7, #15]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pheight = encoded_xy_size >> 4;
 8004154:	7bfb      	ldrb	r3, [r7, #15]
 8004156:	091b      	lsrs	r3, r3, #4
 8004158:	b2da      	uxtb	r2, r3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	701a      	strb	r2, [r3, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 800415e:	7bfb      	ldrb	r3, [r7, #15]
 8004160:	f003 030f 	and.w	r3, r3, #15
 8004164:	b2da      	uxtb	r2, r3
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	701a      	strb	r2, [r3, #0]

}
 800416a:	bf00      	nop
 800416c:	3714      	adds	r7, #20
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr

08004176 <VL53L1_encode_zone_size>:

void VL53L1_encode_zone_size(
	uint8_t  width,
	uint8_t  height,
	uint8_t *pencoded_xy_size)
{
 8004176:	b480      	push	{r7}
 8004178:	b083      	sub	sp, #12
 800417a:	af00      	add	r7, sp, #0
 800417c:	4603      	mov	r3, r0
 800417e:	603a      	str	r2, [r7, #0]
 8004180:	71fb      	strb	r3, [r7, #7]
 8004182:	460b      	mov	r3, r1
 8004184:	71bb      	strb	r3, [r7, #6]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pencoded_xy_size = (height << 4) + width;
 8004186:	79bb      	ldrb	r3, [r7, #6]
 8004188:	011b      	lsls	r3, r3, #4
 800418a:	b2da      	uxtb	r2, r3
 800418c:	79fb      	ldrb	r3, [r7, #7]
 800418e:	4413      	add	r3, r2
 8004190:	b2da      	uxtb	r2, r3
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	701a      	strb	r2, [r3, #0]

}
 8004196:	bf00      	nop
 8004198:	370c      	adds	r7, #12
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr

080041a2 <VL53L1_low_power_auto_data_init>:
/* Start Patch_LowPowerAutoMode */

VL53L1_Error VL53L1_low_power_auto_data_init(
	VL53L1_DEV                          Dev
	)
{
 80041a2:	b480      	push	{r7}
 80041a4:	b085      	sub	sp, #20
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes internal data structures for low power auto mode
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80041aa:	2300      	movs	r3, #0
 80041ac:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	2203      	movs	r2, #3
 80041b6:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
		VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
	pdev->low_power_auto_data.saved_vhv_init = 0;
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

	LOG_FUNCTION_END(status);

	return status;
 80041fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3714      	adds	r7, #20
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr

0800420a <VL53L1_low_power_auto_data_stop_range>:

VL53L1_Error VL53L1_low_power_auto_data_stop_range(
	VL53L1_DEV                          Dev
	)
{
 800420a:	b480      	push	{r7}
 800420c:	b085      	sub	sp, #20
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
	/*
	 * Range has been paused but may continue later
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8004212:	2300      	movs	r3, #0
 8004214:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	60bb      	str	r3, [r7, #8]
	LOG_FUNCTION_START("");

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	pdev->low_power_auto_data.low_power_auto_range_count = 0xFF;
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	22ff      	movs	r2, #255	; 0xff
 800421e:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6

	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	2200      	movs	r2, #0
 800422e:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	2200      	movs	r2, #0
 8004236:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

	/* restore vhv configs */
	if (pdev->low_power_auto_data.saved_vhv_init != 0)
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	f893 32e8 	ldrb.w	r3, [r3, #744]	; 0x2e8
 8004240:	2b00      	cmp	r3, #0
 8004242:	d005      	beq.n	8004250 <VL53L1_low_power_auto_data_stop_range+0x46>
		pdev->stat_nvm.vhv_config__init =
			pdev->low_power_auto_data.saved_vhv_init;
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	f893 22e8 	ldrb.w	r2, [r3, #744]	; 0x2e8
		pdev->stat_nvm.vhv_config__init =
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	f883 2163 	strb.w	r2, [r3, #355]	; 0x163
	if (pdev->low_power_auto_data.saved_vhv_timeout != 0)
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	f893 32e9 	ldrb.w	r3, [r3, #745]	; 0x2e9
 8004256:	2b00      	cmp	r3, #0
 8004258:	d005      	beq.n	8004266 <VL53L1_low_power_auto_data_stop_range+0x5c>
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			pdev->low_power_auto_data.saved_vhv_timeout;
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	f893 22e9 	ldrb.w	r2, [r3, #745]	; 0x2e9
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

	/* remove phasecal override */
	pdev->gen_cfg.phasecal_config__override = 0x00;
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	2200      	movs	r2, #0
 800426a:	f883 218d 	strb.w	r2, [r3, #397]	; 0x18d

	LOG_FUNCTION_END(status);

	return status;
 800426e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004272:	4618      	mov	r0, r3
 8004274:	3714      	adds	r7, #20
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr

0800427e <VL53L1_config_low_power_auto_mode>:
VL53L1_Error VL53L1_config_low_power_auto_mode(
	VL53L1_general_config_t   *pgeneral,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_low_power_auto_data_t *plpadata
	)
{
 800427e:	b480      	push	{r7}
 8004280:	b087      	sub	sp, #28
 8004282:	af00      	add	r7, sp, #0
 8004284:	60f8      	str	r0, [r7, #12]
 8004286:	60b9      	str	r1, [r7, #8]
 8004288:	607a      	str	r2, [r7, #4]
	/*
	 * Initializes configs for when low power auto presets are selected
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800428a:	2300      	movs	r3, #0
 800428c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* set low power auto mode */
	plpadata->is_low_power_auto_mode = 1;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2201      	movs	r2, #1
 8004292:	705a      	strb	r2, [r3, #1]

	/* set low power range count to 0 */
	plpadata->low_power_auto_range_count = 0;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	709a      	strb	r2, [r3, #2]

	/* Turn off MM1/MM2 and DSS2 */
	pdynamic->system__sequence_config = \
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	228b      	movs	r2, #139	; 0x8b
 800429e:	745a      	strb	r2, [r3, #17]
			/* VL53L1_SEQUENCE_MM1_EN | \*/
			/* VL53L1_SEQUENCE_MM2_EN | \*/
			VL53L1_SEQUENCE_RANGE_EN;

	/* Set DSS to manual/expected SPADs */
	pgeneral->dss_config__manual_effective_spads_select = 200 << 8;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f44f 4248 	mov.w	r2, #51200	; 0xc800
 80042a6:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__roi_mode_control =
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2202      	movs	r2, #2
 80042ac:	729a      	strb	r2, [r3, #10]
		VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

	LOG_FUNCTION_END(status);

	return status;
 80042ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	371c      	adds	r7, #28
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr

080042be <VL53L1_low_power_auto_setup_manual_calibration>:

VL53L1_Error VL53L1_low_power_auto_setup_manual_calibration(
	VL53L1_DEV        Dev)
{
 80042be:	b480      	push	{r7}
 80042c0:	b085      	sub	sp, #20
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
	/*
	 * Setup ranges after the first one in low power auto mode by turning
	 * off FW calibration steps and programming static values
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	60fb      	str	r3, [r7, #12]

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80042ca:	2300      	movs	r3, #0
 80042cc:	72fb      	strb	r3, [r7, #11]

	LOG_FUNCTION_START("");

	/* save original vhv configs */
	pdev->low_power_auto_data.saved_vhv_init =
		pdev->stat_nvm.vhv_config__init;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f893 2163 	ldrb.w	r2, [r3, #355]	; 0x163
	pdev->low_power_auto_data.saved_vhv_init =
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout =
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f893 2160 	ldrb.w	r2, [r3, #352]	; 0x160
	pdev->low_power_auto_data.saved_vhv_timeout =
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9

	/* disable VHV init */
	pdev->stat_nvm.vhv_config__init &= 0x7F;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f893 3163 	ldrb.w	r3, [r3, #355]	; 0x163
 80042ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80042f0:	b2da      	uxtb	r2, r3
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f883 2163 	strb.w	r2, [r3, #355]	; 0x163
	/* set loop bound to tuning param */
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 80042fe:	f003 0303 	and.w	r3, r3, #3
 8004302:	b2da      	uxtb	r2, r3
		(pdev->low_power_auto_data.vhv_loop_bound << 2);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	b2db      	uxtb	r3, r3
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800430e:	4413      	add	r3, r2
 8004310:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
	/* override phasecal */
	pdev->gen_cfg.phasecal_config__override = 0x01;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 218d 	strb.w	r2, [r3, #397]	; 0x18d
	pdev->low_power_auto_data.first_run_phasecal_result =
		pdev->dbg_results.phasecal_result__vcsel_start;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f893 22ae 	ldrb.w	r2, [r3, #686]	; 0x2ae
	pdev->low_power_auto_data.first_run_phasecal_result =
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
		pdev->low_power_auto_data.first_run_phasecal_result;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f893 22ea 	ldrb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187

	LOG_FUNCTION_END(status);

	return status;
 8004338:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800433c:	4618      	mov	r0, r3
 800433e:	3714      	adds	r7, #20
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <VL53L1_low_power_auto_update_DSS>:

VL53L1_Error VL53L1_low_power_auto_update_DSS(
	VL53L1_DEV        Dev)
{
 8004348:	b480      	push	{r7}
 800434a:	b087      	sub	sp, #28
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]

	/*
	 * Do a DSS calculation and update manual config
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	60fb      	str	r3, [r7, #12]

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8004354:	2300      	movs	r3, #0
 8004356:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	/* Calc total rate per spad */

	/* 9.7 format */
	utemp32a = pdev->sys_results.result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 +
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f8b3 31de 	ldrh.w	r3, [r3, #478]	; 0x1de
 800435e:	461a      	mov	r2, r3
		pdev->sys_results.result__ambient_count_rate_mcps_sd0;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f8b3 31d6 	ldrh.w	r3, [r3, #470]	; 0x1d6
	utemp32a = pdev->sys_results.result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 +
 8004366:	4413      	add	r3, r2
 8004368:	613b      	str	r3, [r7, #16]

	/* clip to 16 bits */
	if (utemp32a > 0xFFFF)
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004370:	d302      	bcc.n	8004378 <VL53L1_low_power_auto_update_DSS+0x30>
		utemp32a = 0xFFFF;
 8004372:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004376:	613b      	str	r3, [r7, #16]

	/* shift up to take advantage of 32 bits */
	/* 9.23 format */
	utemp32a = utemp32a << 16;
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	041b      	lsls	r3, r3, #16
 800437c:	613b      	str	r3, [r7, #16]

	/* check SPAD count */
	if (pdev->sys_results.result__dss_actual_effective_spads_sd0 == 0)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f8b3 31d2 	ldrh.w	r3, [r3, #466]	; 0x1d2
 8004384:	2b00      	cmp	r3, #0
 8004386:	d102      	bne.n	800438e <VL53L1_low_power_auto_update_DSS+0x46>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8004388:	23f1      	movs	r3, #241	; 0xf1
 800438a:	75fb      	strb	r3, [r7, #23]
 800438c:	e035      	b.n	80043fa <VL53L1_low_power_auto_update_DSS+0xb2>
	else {
		/* format 17.15 */
		utemp32a = utemp32a /
			pdev->sys_results.result__dss_actual_effective_spads_sd0;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	f8b3 31d2 	ldrh.w	r3, [r3, #466]	; 0x1d2
 8004394:	461a      	mov	r2, r3
		utemp32a = utemp32a /
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	fbb3 f3f2 	udiv	r3, r3, r2
 800439c:	613b      	str	r3, [r7, #16]
		/* save intermediate result */
		pdev->low_power_auto_data.dss__total_rate_per_spad_mcps =
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	693a      	ldr	r2, [r7, #16]
 80043a2:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
			utemp32a;

		/* get the target rate and shift up by 16
		 * format 9.23 */
		utemp32a = pdev->stat_cfg.dss_config__target_total_rate_mcps <<
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 80043ac:	041b      	lsls	r3, r3, #16
 80043ae:	613b      	str	r3, [r7, #16]
			16;

		/* check for divide by zero */
		if (pdev->low_power_auto_data.dss__total_rate_per_spad_mcps == 0)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d102      	bne.n	80043c0 <VL53L1_low_power_auto_update_DSS+0x78>
			status = VL53L1_ERROR_DIVISION_BY_ZERO;
 80043ba:	23f1      	movs	r3, #241	; 0xf1
 80043bc:	75fb      	strb	r3, [r7, #23]
 80043be:	e01c      	b.n	80043fa <VL53L1_low_power_auto_update_DSS+0xb2>
		else {
			/* divide by rate per spad
			 * format 24.8 */
			utemp32a = utemp32a /
				pdev->low_power_auto_data.dss__total_rate_per_spad_mcps;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
			utemp32a = utemp32a /
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043cc:	613b      	str	r3, [r7, #16]

			/* clip to 16 bit */
			if (utemp32a > 0xFFFF)
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043d4:	d302      	bcc.n	80043dc <VL53L1_low_power_auto_update_DSS+0x94>
				utemp32a = 0xFFFF;
 80043d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80043da:	613b      	str	r3, [r7, #16]

			/* save result in low power auto data */
			pdev->low_power_auto_data.dss__required_spads =
				(uint16_t)utemp32a;
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	b29a      	uxth	r2, r3
			pdev->low_power_auto_data.dss__required_spads =
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

			/* override DSS config */
			pdev->gen_cfg.dss_config__manual_effective_spads_select =
				pdev->low_power_auto_data.dss__required_spads;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f8b3 22f0 	ldrh.w	r2, [r3, #752]	; 0x2f0
			pdev->gen_cfg.dss_config__manual_effective_spads_select =
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
			pdev->gen_cfg.dss_config__roi_mode_control =
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2202      	movs	r2, #2
 80043f6:	f883 218e 	strb.w	r2, [r3, #398]	; 0x18e
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;
		}

	}

	if (status == VL53L1_ERROR_DIVISION_BY_ZERO) {
 80043fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80043fe:	f113 0f0f 	cmn.w	r3, #15
 8004402:	d110      	bne.n	8004426 <VL53L1_low_power_auto_update_DSS+0xde>
		/* We want to gracefully set a spad target, not just exit with
		* an error */

		/* set target to mid point */
		pdev->low_power_auto_data.dss__required_spads = 0x8000;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800440a:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

		/* override DSS config */
		pdev->gen_cfg.dss_config__manual_effective_spads_select =
		pdev->low_power_auto_data.dss__required_spads;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f8b3 22f0 	ldrh.w	r2, [r3, #752]	; 0x2f0
		pdev->gen_cfg.dss_config__manual_effective_spads_select =
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
		pdev->gen_cfg.dss_config__roi_mode_control =
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2202      	movs	r2, #2
 800441e:	f883 218e 	strb.w	r2, [r3, #398]	; 0x18e
		VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		/* reset error */
		status = VL53L1_ERROR_NONE;
 8004422:	2300      	movs	r3, #0
 8004424:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(status);

	return status;
 8004426:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800442a:	4618      	mov	r0, r3
 800442c:	371c      	adds	r7, #28
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr

08004436 <VL53L1_calc_pll_period_us>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


uint32_t VL53L1_calc_pll_period_us(
	uint16_t  fast_osc_frequency)
{
 8004436:	b480      	push	{r7}
 8004438:	b085      	sub	sp, #20
 800443a:	af00      	add	r7, sp, #0
 800443c:	4603      	mov	r3, r0
 800443e:	80fb      	strh	r3, [r7, #6]
	 *  ->  only the 18 LS bits are used
	 *
	 *  2^30 = (2^24) (1.0us) * 4096 (2^12) / 64 (PLL Multiplier)
	 */

	uint32_t  pll_period_us        = 0;
 8004440:	2300      	movs	r3, #0
 8004442:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	pll_period_us = (0x01 << 30) / fast_osc_frequency;
 8004444:	88fb      	ldrh	r3, [r7, #6]
 8004446:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800444a:	fb92 f3f3 	sdiv	r3, r2, r3
 800444e:	60fb      	str	r3, [r7, #12]
			pll_period_us);
#endif

	LOG_FUNCTION_END(0);

	return pll_period_us;
 8004450:	68fb      	ldr	r3, [r7, #12]
}
 8004452:	4618      	mov	r0, r3
 8004454:	3714      	adds	r7, #20
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr

0800445e <VL53L1_decode_vcsel_period>:
	return range_mm;
}
#endif

uint8_t VL53L1_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800445e:	b480      	push	{r7}
 8004460:	b085      	sub	sp, #20
 8004462:	af00      	add	r7, sp, #0
 8004464:	4603      	mov	r3, r0
 8004466:	71fb      	strb	r3, [r7, #7]
	/*
	 * Converts the encoded VCSEL period register value into
	 * the real period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8004468:	2300      	movs	r3, #0
 800446a:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800446c:	79fb      	ldrb	r3, [r7, #7]
 800446e:	3301      	adds	r3, #1
 8004470:	b2db      	uxtb	r3, r3
 8004472:	005b      	lsls	r3, r3, #1
 8004474:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8004476:	7bfb      	ldrb	r3, [r7, #15]
}
 8004478:	4618      	mov	r0, r3
 800447a:	3714      	adds	r7, #20
 800447c:	46bd      	mov	sp, r7
 800447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004482:	4770      	bx	lr

08004484 <VL53L1_decode_row_col>:

void VL53L1_decode_row_col(
	uint8_t  spad_number,
	uint8_t  *prow,
	uint8_t  *pcol)
{
 8004484:	b480      	push	{r7}
 8004486:	b085      	sub	sp, #20
 8004488:	af00      	add	r7, sp, #0
 800448a:	4603      	mov	r3, r0
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
 8004490:	73fb      	strb	r3, [r7, #15]
	/**
	 *  Decodes the array (row,col) location from
	 *  the input SPAD number
	 */

	if (spad_number > 127) {
 8004492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004496:	2b00      	cmp	r3, #0
 8004498:	da10      	bge.n	80044bc <VL53L1_decode_row_col+0x38>
		*prow = 8 + ((255-spad_number) & 0x07);
 800449a:	7bfb      	ldrb	r3, [r7, #15]
 800449c:	43db      	mvns	r3, r3
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	f003 0307 	and.w	r3, r3, #7
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	3308      	adds	r3, #8
 80044a8:	b2da      	uxtb	r2, r3
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	701a      	strb	r2, [r3, #0]
		*pcol = (spad_number-128) >> 3;
 80044ae:	7bfb      	ldrb	r3, [r7, #15]
 80044b0:	3b80      	subs	r3, #128	; 0x80
 80044b2:	10db      	asrs	r3, r3, #3
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	701a      	strb	r2, [r3, #0]
	} else {
		*prow = spad_number & 0x07;
		*pcol = (127-spad_number) >> 3;
	}
}
 80044ba:	e00c      	b.n	80044d6 <VL53L1_decode_row_col+0x52>
		*prow = spad_number & 0x07;
 80044bc:	7bfb      	ldrb	r3, [r7, #15]
 80044be:	f003 0307 	and.w	r3, r3, #7
 80044c2:	b2da      	uxtb	r2, r3
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	701a      	strb	r2, [r3, #0]
		*pcol = (127-spad_number) >> 3;
 80044c8:	7bfb      	ldrb	r3, [r7, #15]
 80044ca:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 80044ce:	10db      	asrs	r3, r3, #3
 80044d0:	b2da      	uxtb	r2, r3
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	701a      	strb	r2, [r3, #0]
}
 80044d6:	bf00      	nop
 80044d8:	3714      	adds	r7, #20
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr

080044e2 <VL53L1_i2c_encode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_static_nvm_managed(
	VL53L1_static_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 80044e2:	b580      	push	{r7, lr}
 80044e4:	b086      	sub	sp, #24
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	60f8      	str	r0, [r7, #12]
 80044ea:	460b      	mov	r3, r1
 80044ec:	607a      	str	r2, [r7, #4]
 80044ee:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80044f0:	2300      	movs	r3, #0
 80044f2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 80044f4:	897b      	ldrh	r3, [r7, #10]
 80044f6:	2b0a      	cmp	r3, #10
 80044f8:	d802      	bhi.n	8004500 <VL53L1_i2c_encode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80044fa:	f06f 0309 	mvn.w	r3, #9
 80044fe:	e047      	b.n	8004590 <VL53L1_i2c_encode_static_nvm_managed+0xae>

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004508:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	3301      	adds	r3, #1
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 8004512:	68fa      	ldr	r2, [r7, #12]
 8004514:	7852      	ldrb	r2, [r2, #1]
 8004516:	f002 020f 	and.w	r2, r2, #15
 800451a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800451c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	3302      	adds	r3, #2
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	7892      	ldrb	r2, [r2, #2]
 8004526:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800452a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800452c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	3303      	adds	r3, #3
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 8004532:	68fa      	ldr	r2, [r7, #12]
 8004534:	78d2      	ldrb	r2, [r2, #3]
 8004536:	f002 0203 	and.w	r2, r2, #3
 800453a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800453c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	3304      	adds	r3, #4
		pdata->ana_config__fast_osc__trim & 0x7F;
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	7912      	ldrb	r2, [r2, #4]
 8004546:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800454a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800454c:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	88d8      	ldrh	r0, [r3, #6]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	3305      	adds	r3, #5
 8004556:	461a      	mov	r2, r3
 8004558:	2102      	movs	r1, #2
 800455a:	f7ff faf6 	bl	8003b4a <VL53L1_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	3307      	adds	r3, #7
		pdata->vhv_config__timeout_macrop_loop_bound;
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 8004566:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	3308      	adds	r3, #8
		pdata->vhv_config__count_thresh;
 800456c:	68fa      	ldr	r2, [r7, #12]
 800456e:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 8004570:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	3309      	adds	r3, #9
		pdata->vhv_config__offset & 0x3F;
 8004576:	68fa      	ldr	r2, [r7, #12]
 8004578:	7a92      	ldrb	r2, [r2, #10]
 800457a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800457e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8004580:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	330a      	adds	r3, #10
		pdata->vhv_config__init;
 8004586:	68fa      	ldr	r2, [r7, #12]
 8004588:	7ad2      	ldrb	r2, [r2, #11]
	*(pbuffer +  10) =
 800458a:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800458c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004590:	4618      	mov	r0, r3
 8004592:	3718      	adds	r7, #24
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <VL53L1_i2c_decode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_static_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_static_nvm_managed_t  *pdata)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b086      	sub	sp, #24
 800459c:	af00      	add	r7, sp, #0
 800459e:	4603      	mov	r3, r0
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	607a      	str	r2, [r7, #4]
 80045a4:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_static_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80045a6:	2300      	movs	r3, #0
 80045a8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 80045aa:	89fb      	ldrh	r3, [r7, #14]
 80045ac:	2b0a      	cmp	r3, #10
 80045ae:	d802      	bhi.n	80045b6 <VL53L1_i2c_decode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80045b0:	f06f 0309 	mvn.w	r3, #9
 80045b4:	e046      	b.n	8004644 <VL53L1_i2c_decode_static_nvm_managed+0xac>

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045be:	b2da      	uxtb	r2, r3
	pdata->i2c_slave__device_address =
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	701a      	strb	r2, [r3, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	3301      	adds	r3, #1
 80045c8:	781b      	ldrb	r3, [r3, #0]
 80045ca:	f003 030f 	and.w	r3, r3, #15
 80045ce:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vddpix =
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	705a      	strb	r2, [r3, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	3302      	adds	r3, #2
 80045d8:	781b      	ldrb	r3, [r3, #0]
 80045da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045de:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vquench =
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	709a      	strb	r2, [r3, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	3303      	adds	r3, #3
 80045e8:	781b      	ldrb	r3, [r3, #0]
 80045ea:	f003 0303 	and.w	r3, r3, #3
 80045ee:	b2da      	uxtb	r2, r3
	pdata->ana_config__reg_avdd1v2_sel =
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	70da      	strb	r2, [r3, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	3304      	adds	r3, #4
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045fe:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim =
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	711a      	strb	r2, [r3, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   5));
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	3305      	adds	r3, #5
 8004608:	4619      	mov	r1, r3
 800460a:	2002      	movs	r0, #2
 800460c:	f7ff fac7 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004610:	4603      	mov	r3, r0
 8004612:	461a      	mov	r2, r3
	pdata->osc_measured__fast_osc__frequency =
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	80da      	strh	r2, [r3, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	79da      	ldrb	r2, [r3, #7]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	721a      	strb	r2, [r3, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	7a1a      	ldrb	r2, [r3, #8]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	725a      	strb	r2, [r3, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	3309      	adds	r3, #9
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004632:	b2da      	uxtb	r2, r3
	pdata->vhv_config__offset =
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	729a      	strb	r2, [r3, #10]
	pdata->vhv_config__init =
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	7a9a      	ldrb	r2, [r3, #10]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	72da      	strb	r2, [r3, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 8004640:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004644:	4618      	mov	r0, r3
 8004646:	3718      	adds	r7, #24
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}

0800464c <VL53L1_get_static_nvm_managed>:


VL53L1_Error VL53L1_get_static_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b086      	sub	sp, #24
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_static_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004656:	2300      	movs	r3, #0
 8004658:	75fb      	strb	r3, [r7, #23]
	uint8_t comms_buffer[VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800465a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d108      	bne.n	8004674 <VL53L1_get_static_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 8004662:	f107 020c 	add.w	r2, r7, #12
 8004666:	230b      	movs	r3, #11
 8004668:	2101      	movs	r1, #1
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f001 f91e 	bl	80058ac <VL53L1_ReadMulti>
 8004670:	4603      	mov	r3, r0
 8004672:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 8004674:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d108      	bne.n	800468e <VL53L1_get_static_nvm_managed+0x42>
		status = VL53L1_i2c_decode_static_nvm_managed(
 800467c:	f107 030c 	add.w	r3, r7, #12
 8004680:	683a      	ldr	r2, [r7, #0]
 8004682:	4619      	mov	r1, r3
 8004684:	200b      	movs	r0, #11
 8004686:	f7ff ff87 	bl	8004598 <VL53L1_i2c_decode_static_nvm_managed>
 800468a:	4603      	mov	r3, r0
 800468c:	75fb      	strb	r3, [r7, #23]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800468e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004692:	4618      	mov	r0, r3
 8004694:	3718      	adds	r7, #24
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <VL53L1_i2c_encode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_customer_nvm_managed(
	VL53L1_customer_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800469a:	b580      	push	{r7, lr}
 800469c:	b086      	sub	sp, #24
 800469e:	af00      	add	r7, sp, #0
 80046a0:	60f8      	str	r0, [r7, #12]
 80046a2:	460b      	mov	r3, r1
 80046a4:	607a      	str	r2, [r7, #4]
 80046a6:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_customer_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80046a8:	2300      	movs	r3, #0
 80046aa:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 80046ac:	897b      	ldrh	r3, [r7, #10]
 80046ae:	2b16      	cmp	r3, #22
 80046b0:	d802      	bhi.n	80046b8 <VL53L1_i2c_encode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80046b2:	f06f 0309 	mvn.w	r3, #9
 80046b6:	e076      	b.n	80047a6 <VL53L1_i2c_encode_customer_nvm_managed+0x10c>

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	3301      	adds	r3, #1
		pdata->global_config__spad_enables_ref_1;
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 80046c8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	3302      	adds	r3, #2
		pdata->global_config__spad_enables_ref_2;
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 80046d2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	3303      	adds	r3, #3
		pdata->global_config__spad_enables_ref_3;
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 80046dc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	3304      	adds	r3, #4
		pdata->global_config__spad_enables_ref_4;
 80046e2:	68fa      	ldr	r2, [r7, #12]
 80046e4:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 80046e6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	3305      	adds	r3, #5
		pdata->global_config__spad_enables_ref_5 & 0xF;
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	7952      	ldrb	r2, [r2, #5]
 80046f0:	f002 020f 	and.w	r2, r2, #15
 80046f4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 80046f6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	3306      	adds	r3, #6
		pdata->global_config__ref_en_start_select;
 80046fc:	68fa      	ldr	r2, [r7, #12]
 80046fe:	7992      	ldrb	r2, [r2, #6]
	*(pbuffer +   6) =
 8004700:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	3307      	adds	r3, #7
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	79d2      	ldrb	r2, [r2, #7]
 800470a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800470e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 8004710:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	3308      	adds	r3, #8
		pdata->ref_spad_man__ref_location & 0x3;
 8004716:	68fa      	ldr	r2, [r7, #12]
 8004718:	7a12      	ldrb	r2, [r2, #8]
 800471a:	f002 0203 	and.w	r2, r2, #3
 800471e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 8004720:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8958      	ldrh	r0, [r3, #10]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	3309      	adds	r3, #9
 800472a:	461a      	mov	r2, r3
 800472c:	2102      	movs	r1, #2
 800472e:	f7ff fa0c 	bl	8003b4a <VL53L1_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53L1_i2c_encode_int16_t(
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	330b      	adds	r3, #11
 800473c:	461a      	mov	r2, r3
 800473e:	2102      	movs	r1, #2
 8004740:	f7ff fa4d 	bl	8003bde <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53L1_i2c_encode_int16_t(
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	330d      	adds	r3, #13
 800474e:	461a      	mov	r2, r3
 8004750:	2102      	movs	r1, #2
 8004752:	f7ff fa44 	bl	8003bde <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53L1_i2c_encode_uint16_t(
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	8a18      	ldrh	r0, [r3, #16]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	330f      	adds	r3, #15
 800475e:	461a      	mov	r2, r3
 8004760:	2102      	movs	r1, #2
 8004762:	f7ff f9f2 	bl	8003b4a <VL53L1_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53L1_i2c_encode_int16_t(
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
	VL53L1_i2c_encode_int16_t(
 800476c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004770:	b218      	sxth	r0, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	3311      	adds	r3, #17
 8004776:	461a      	mov	r2, r3
 8004778:	2102      	movs	r1, #2
 800477a:	f7ff fa30 	bl	8003bde <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  17);
	VL53L1_i2c_encode_int16_t(
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	3313      	adds	r3, #19
 8004788:	461a      	mov	r2, r3
 800478a:	2102      	movs	r1, #2
 800478c:	f7ff fa27 	bl	8003bde <VL53L1_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53L1_i2c_encode_int16_t(
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	3315      	adds	r3, #21
 800479a:	461a      	mov	r2, r3
 800479c:	2102      	movs	r1, #2
 800479e:	f7ff fa1e 	bl	8003bde <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 80047a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3718      	adds	r7, #24
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}

080047ae <VL53L1_i2c_decode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_customer_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b086      	sub	sp, #24
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	4603      	mov	r3, r0
 80047b6:	60b9      	str	r1, [r7, #8]
 80047b8:	607a      	str	r2, [r7, #4]
 80047ba:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_customer_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80047bc:	2300      	movs	r3, #0
 80047be:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 80047c0:	89fb      	ldrh	r3, [r7, #14]
 80047c2:	2b16      	cmp	r3, #22
 80047c4:	d802      	bhi.n	80047cc <VL53L1_i2c_decode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80047c6:	f06f 0309 	mvn.w	r3, #9
 80047ca:	e079      	b.n	80048c0 <VL53L1_i2c_decode_customer_nvm_managed+0x112>

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	781a      	ldrb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_0 =
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	701a      	strb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_1 =
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	785a      	ldrb	r2, [r3, #1]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	789a      	ldrb	r2, [r3, #2]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	78da      	ldrb	r2, [r3, #3]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	791a      	ldrb	r2, [r3, #4]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	711a      	strb	r2, [r3, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	3305      	adds	r3, #5
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	f003 030f 	and.w	r3, r3, #15
 80047fe:	b2da      	uxtb	r2, r3
	pdata->global_config__spad_enables_ref_5 =
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	715a      	strb	r2, [r3, #5]
	pdata->global_config__ref_en_start_select =
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	799a      	ldrb	r2, [r3, #6]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	719a      	strb	r2, [r3, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	3307      	adds	r3, #7
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004816:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__num_requested_ref_spads =
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	71da      	strb	r2, [r3, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	3308      	adds	r3, #8
 8004820:	781b      	ldrb	r3, [r3, #0]
 8004822:	f003 0303 	and.w	r3, r3, #3
 8004826:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__ref_location =
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	721a      	strb	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   9));
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	3309      	adds	r3, #9
 8004830:	4619      	mov	r1, r3
 8004832:	2002      	movs	r0, #2
 8004834:	f7ff f9b3 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004838:	4603      	mov	r3, r0
 800483a:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	815a      	strh	r2, [r3, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  11));
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	330b      	adds	r3, #11
 8004844:	4619      	mov	r1, r3
 8004846:	2002      	movs	r0, #2
 8004848:	f7ff f9f4 	bl	8003c34 <VL53L1_i2c_decode_int16_t>
 800484c:	4603      	mov	r3, r0
 800484e:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  13));
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	330d      	adds	r3, #13
 8004858:	4619      	mov	r1, r3
 800485a:	2002      	movs	r0, #2
 800485c:	f7ff f9ea 	bl	8003c34 <VL53L1_i2c_decode_int16_t>
 8004860:	4603      	mov	r3, r0
 8004862:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	81da      	strh	r2, [r3, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  15));
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	330f      	adds	r3, #15
 800486c:	4619      	mov	r1, r3
 800486e:	2002      	movs	r0, #2
 8004870:	f7ff f995 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004874:	4603      	mov	r3, r0
 8004876:	461a      	mov	r2, r3
	pdata->ref_spad_char__total_rate_target_mcps =
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	821a      	strh	r2, [r3, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	3311      	adds	r3, #17
 8004880:	4619      	mov	r1, r3
 8004882:	2002      	movs	r0, #2
 8004884:	f7ff f9d6 	bl	8003c34 <VL53L1_i2c_decode_int16_t>
 8004888:	4603      	mov	r3, r0
 800488a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800488e:	b21a      	sxth	r2, r3
	pdata->algo__part_to_part_range_offset_mm =
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	825a      	strh	r2, [r3, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  19));
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	3313      	adds	r3, #19
 8004898:	4619      	mov	r1, r3
 800489a:	2002      	movs	r0, #2
 800489c:	f7ff f9ca 	bl	8003c34 <VL53L1_i2c_decode_int16_t>
 80048a0:	4603      	mov	r3, r0
 80048a2:	461a      	mov	r2, r3
	pdata->mm_config__inner_offset_mm =
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	829a      	strh	r2, [r3, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  21));
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	3315      	adds	r3, #21
 80048ac:	4619      	mov	r1, r3
 80048ae:	2002      	movs	r0, #2
 80048b0:	f7ff f9c0 	bl	8003c34 <VL53L1_i2c_decode_int16_t>
 80048b4:	4603      	mov	r3, r0
 80048b6:	461a      	mov	r2, r3
	pdata->mm_config__outer_offset_mm =
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	82da      	strh	r2, [r3, #22]

	LOG_FUNCTION_END(status);

	return status;
 80048bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3718      	adds	r7, #24
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <VL53L1_get_customer_nvm_managed>:


VL53L1_Error VL53L1_get_customer_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b088      	sub	sp, #32
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_customer_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80048d2:	2300      	movs	r3, #0
 80048d4:	77fb      	strb	r3, [r7, #31]
	uint8_t comms_buffer[VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80048d6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d108      	bne.n	80048f0 <VL53L1_get_customer_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 80048de:	f107 0208 	add.w	r2, r7, #8
 80048e2:	2317      	movs	r3, #23
 80048e4:	210d      	movs	r1, #13
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 ffe0 	bl	80058ac <VL53L1_ReadMulti>
 80048ec:	4603      	mov	r3, r0
 80048ee:	77fb      	strb	r3, [r7, #31]
			Dev,
			VL53L1_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 80048f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d108      	bne.n	800490a <VL53L1_get_customer_nvm_managed+0x42>
		status = VL53L1_i2c_decode_customer_nvm_managed(
 80048f8:	f107 0308 	add.w	r3, r7, #8
 80048fc:	683a      	ldr	r2, [r7, #0]
 80048fe:	4619      	mov	r1, r3
 8004900:	2017      	movs	r0, #23
 8004902:	f7ff ff54 	bl	80047ae <VL53L1_i2c_decode_customer_nvm_managed>
 8004906:	4603      	mov	r3, r0
 8004908:	77fb      	strb	r3, [r7, #31]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800490a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800490e:	4618      	mov	r0, r3
 8004910:	3720      	adds	r7, #32
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <VL53L1_i2c_encode_static_config>:

VL53L1_Error VL53L1_i2c_encode_static_config(
	VL53L1_static_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b086      	sub	sp, #24
 800491a:	af00      	add	r7, sp, #0
 800491c:	60f8      	str	r0, [r7, #12]
 800491e:	460b      	mov	r3, r1
 8004920:	607a      	str	r2, [r7, #4]
 8004922:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_config_t into a I2C write buffer
	 * Buffer must be at least 32 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004924:	2300      	movs	r3, #0
 8004926:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 8004928:	897b      	ldrh	r3, [r7, #10]
 800492a:	2b1f      	cmp	r3, #31
 800492c:	d802      	bhi.n	8004934 <VL53L1_i2c_encode_static_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800492e:	f06f 0309 	mvn.w	r3, #9
 8004932:	e0cf      	b.n	8004ad4 <VL53L1_i2c_encode_static_config+0x1be>

	VL53L1_i2c_encode_uint16_t(
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	881b      	ldrh	r3, [r3, #0]
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	2102      	movs	r1, #2
 800493c:	4618      	mov	r0, r3
 800493e:	f7ff f904 	bl	8003b4a <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	3302      	adds	r3, #2
		pdata->debug__ctrl & 0x1;
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	7892      	ldrb	r2, [r2, #2]
 800494a:	f002 0201 	and.w	r2, r2, #1
 800494e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8004950:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	3303      	adds	r3, #3
		pdata->test_mode__ctrl & 0xF;
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	78d2      	ldrb	r2, [r2, #3]
 800495a:	f002 020f 	and.w	r2, r2, #15
 800495e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8004960:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	3304      	adds	r3, #4
		pdata->clk_gating__ctrl & 0xF;
 8004966:	68fa      	ldr	r2, [r7, #12]
 8004968:	7912      	ldrb	r2, [r2, #4]
 800496a:	f002 020f 	and.w	r2, r2, #15
 800496e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 8004970:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	3305      	adds	r3, #5
		pdata->nvm_bist__ctrl & 0x1F;
 8004976:	68fa      	ldr	r2, [r7, #12]
 8004978:	7952      	ldrb	r2, [r2, #5]
 800497a:	f002 021f 	and.w	r2, r2, #31
 800497e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 8004980:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	3306      	adds	r3, #6
		pdata->nvm_bist__num_nvm_words & 0x7F;
 8004986:	68fa      	ldr	r2, [r7, #12]
 8004988:	7992      	ldrb	r2, [r2, #6]
 800498a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800498e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8004990:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	3307      	adds	r3, #7
		pdata->nvm_bist__start_address & 0x7F;
 8004996:	68fa      	ldr	r2, [r7, #12]
 8004998:	79d2      	ldrb	r2, [r2, #7]
 800499a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800499e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 80049a0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	3308      	adds	r3, #8
		pdata->host_if__status & 0x1;
 80049a6:	68fa      	ldr	r2, [r7, #12]
 80049a8:	7a12      	ldrb	r2, [r2, #8]
 80049aa:	f002 0201 	and.w	r2, r2, #1
 80049ae:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 80049b0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	3309      	adds	r3, #9
		pdata->pad_i2c_hv__config;
 80049b6:	68fa      	ldr	r2, [r7, #12]
 80049b8:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   9) =
 80049ba:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	330a      	adds	r3, #10
		pdata->pad_i2c_hv__extsup_config & 0x1;
 80049c0:	68fa      	ldr	r2, [r7, #12]
 80049c2:	7a92      	ldrb	r2, [r2, #10]
 80049c4:	f002 0201 	and.w	r2, r2, #1
 80049c8:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 80049ca:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	330b      	adds	r3, #11
		pdata->gpio_hv_pad__ctrl & 0x3;
 80049d0:	68fa      	ldr	r2, [r7, #12]
 80049d2:	7ad2      	ldrb	r2, [r2, #11]
 80049d4:	f002 0203 	and.w	r2, r2, #3
 80049d8:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 80049da:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	330c      	adds	r3, #12
		pdata->gpio_hv_mux__ctrl & 0x1F;
 80049e0:	68fa      	ldr	r2, [r7, #12]
 80049e2:	7b12      	ldrb	r2, [r2, #12]
 80049e4:	f002 021f 	and.w	r2, r2, #31
 80049e8:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 80049ea:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	330d      	adds	r3, #13
		pdata->gpio__tio_hv_status & 0x3;
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	7b52      	ldrb	r2, [r2, #13]
 80049f4:	f002 0203 	and.w	r2, r2, #3
 80049f8:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 80049fa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	330e      	adds	r3, #14
		pdata->gpio__fio_hv_status & 0x3;
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	7b92      	ldrb	r2, [r2, #14]
 8004a04:	f002 0203 	and.w	r2, r2, #3
 8004a08:	b2d2      	uxtb	r2, r2
	*(pbuffer +  14) =
 8004a0a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	330f      	adds	r3, #15
		pdata->ana_config__spad_sel_pswidth & 0x7;
 8004a10:	68fa      	ldr	r2, [r7, #12]
 8004a12:	7bd2      	ldrb	r2, [r2, #15]
 8004a14:	f002 0207 	and.w	r2, r2, #7
 8004a18:	b2d2      	uxtb	r2, r2
	*(pbuffer +  15) =
 8004a1a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	3310      	adds	r3, #16
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	7c12      	ldrb	r2, [r2, #16]
 8004a24:	f002 021f 	and.w	r2, r2, #31
 8004a28:	b2d2      	uxtb	r2, r2
	*(pbuffer +  16) =
 8004a2a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	3311      	adds	r3, #17
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	7c52      	ldrb	r2, [r2, #17]
 8004a34:	f002 0201 	and.w	r2, r2, #1
 8004a38:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 8004a3a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  18) =
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	3312      	adds	r3, #18
		pdata->sigma_estimator__effective_pulse_width_ns;
 8004a40:	68fa      	ldr	r2, [r7, #12]
 8004a42:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 8004a44:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	3313      	adds	r3, #19
		pdata->sigma_estimator__effective_ambient_width_ns;
 8004a4a:	68fa      	ldr	r2, [r7, #12]
 8004a4c:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 8004a4e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	3314      	adds	r3, #20
		pdata->sigma_estimator__sigma_ref_mm;
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 8004a58:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	3315      	adds	r3, #21
		pdata->algo__crosstalk_compensation_valid_height_mm;
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 8004a62:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  22) =
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	3316      	adds	r3, #22
		pdata->spare_host_config__static_config_spare_0;
 8004a68:	68fa      	ldr	r2, [r7, #12]
 8004a6a:	7d92      	ldrb	r2, [r2, #22]
	*(pbuffer +  22) =
 8004a6c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  23) =
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	3317      	adds	r3, #23
		pdata->spare_host_config__static_config_spare_1;
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	7dd2      	ldrb	r2, [r2, #23]
	*(pbuffer +  23) =
 8004a76:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	8b18      	ldrh	r0, [r3, #24]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	3318      	adds	r3, #24
 8004a80:	461a      	mov	r2, r3
 8004a82:	2102      	movs	r1, #2
 8004a84:	f7ff f861 	bl	8003b4a <VL53L1_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	331a      	adds	r3, #26
		pdata->algo__range_ignore_valid_height_mm;
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	7e92      	ldrb	r2, [r2, #26]
	*(pbuffer +  26) =
 8004a90:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  27) =
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	331b      	adds	r3, #27
		pdata->algo__range_min_clip;
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	7ed2      	ldrb	r2, [r2, #27]
	*(pbuffer +  27) =
 8004a9a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  28) =
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	331c      	adds	r3, #28
		pdata->algo__consistency_check__tolerance & 0xF;
 8004aa0:	68fa      	ldr	r2, [r7, #12]
 8004aa2:	7f12      	ldrb	r2, [r2, #28]
 8004aa4:	f002 020f 	and.w	r2, r2, #15
 8004aa8:	b2d2      	uxtb	r2, r2
	*(pbuffer +  28) =
 8004aaa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  29) =
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	331d      	adds	r3, #29
		pdata->spare_host_config__static_config_spare_2;
 8004ab0:	68fa      	ldr	r2, [r7, #12]
 8004ab2:	7f52      	ldrb	r2, [r2, #29]
	*(pbuffer +  29) =
 8004ab4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  30) =
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	331e      	adds	r3, #30
		pdata->sd_config__reset_stages_msb & 0xF;
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	7f92      	ldrb	r2, [r2, #30]
 8004abe:	f002 020f 	and.w	r2, r2, #15
 8004ac2:	b2d2      	uxtb	r2, r2
	*(pbuffer +  30) =
 8004ac4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  31) =
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	331f      	adds	r3, #31
		pdata->sd_config__reset_stages_lsb;
 8004aca:	68fa      	ldr	r2, [r7, #12]
 8004acc:	7fd2      	ldrb	r2, [r2, #31]
	*(pbuffer +  31) =
 8004ace:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8004ad0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3718      	adds	r7, #24
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}

08004adc <VL53L1_i2c_encode_general_config>:

VL53L1_Error VL53L1_i2c_encode_general_config(
	VL53L1_general_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b086      	sub	sp, #24
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	460b      	mov	r3, r1
 8004ae6:	607a      	str	r2, [r7, #4]
 8004ae8:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_general_config_t into a I2C write buffer
	 * Buffer must be at least 22 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004aea:	2300      	movs	r3, #0
 8004aec:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES > buf_size)
 8004aee:	897b      	ldrh	r3, [r7, #10]
 8004af0:	2b15      	cmp	r3, #21
 8004af2:	d802      	bhi.n	8004afa <VL53L1_i2c_encode_general_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004af4:	f06f 0309 	mvn.w	r3, #9
 8004af8:	e070      	b.n	8004bdc <VL53L1_i2c_encode_general_config+0x100>

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	3301      	adds	r3, #1
		pdata->global_config__stream_divider;
 8004b06:	68fa      	ldr	r2, [r7, #12]
 8004b08:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 8004b0a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	3302      	adds	r3, #2
		pdata->system__interrupt_config_gpio;
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 8004b14:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	3303      	adds	r3, #3
		pdata->cal_config__vcsel_start & 0x7F;
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	78d2      	ldrb	r2, [r2, #3]
 8004b1e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004b22:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8004b24:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
		pdata->cal_config__repeat_rate & 0xFFF,
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	889b      	ldrh	r3, [r3, #4]
	VL53L1_i2c_encode_uint16_t(
 8004b2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b2e:	b298      	uxth	r0, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	3304      	adds	r3, #4
 8004b34:	461a      	mov	r2, r3
 8004b36:	2102      	movs	r1, #2
 8004b38:	f7ff f807 	bl	8003b4a <VL53L1_i2c_encode_uint16_t>
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	3306      	adds	r3, #6
		pdata->global_config__vcsel_width & 0x7F;
 8004b40:	68fa      	ldr	r2, [r7, #12]
 8004b42:	7992      	ldrb	r2, [r2, #6]
 8004b44:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004b48:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8004b4a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	3307      	adds	r3, #7
		pdata->phasecal_config__timeout_macrop;
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	79d2      	ldrb	r2, [r2, #7]
	*(pbuffer +   7) =
 8004b54:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	3308      	adds	r3, #8
		pdata->phasecal_config__target;
 8004b5a:	68fa      	ldr	r2, [r7, #12]
 8004b5c:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 8004b5e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	3309      	adds	r3, #9
		pdata->phasecal_config__override & 0x1;
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	7a52      	ldrb	r2, [r2, #9]
 8004b68:	f002 0201 	and.w	r2, r2, #1
 8004b6c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8004b6e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	330b      	adds	r3, #11
		pdata->dss_config__roi_mode_control & 0x7;
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	7a92      	ldrb	r2, [r2, #10]
 8004b78:	f002 0207 	and.w	r2, r2, #7
 8004b7c:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 8004b7e:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	8998      	ldrh	r0, [r3, #12]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	330c      	adds	r3, #12
 8004b88:	461a      	mov	r2, r3
 8004b8a:	2102      	movs	r1, #2
 8004b8c:	f7fe ffdd 	bl	8003b4a <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53L1_i2c_encode_uint16_t(
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	89d8      	ldrh	r0, [r3, #14]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	330e      	adds	r3, #14
 8004b98:	461a      	mov	r2, r3
 8004b9a:	2102      	movs	r1, #2
 8004b9c:	f7fe ffd5 	bl	8003b4a <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53L1_i2c_encode_uint16_t(
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	8a18      	ldrh	r0, [r3, #16]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	3310      	adds	r3, #16
 8004ba8:	461a      	mov	r2, r3
 8004baa:	2102      	movs	r1, #2
 8004bac:	f7fe ffcd 	bl	8003b4a <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	3312      	adds	r3, #18
		pdata->dss_config__manual_block_select;
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 8004bb8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	3313      	adds	r3, #19
		pdata->dss_config__aperture_attenuation;
 8004bbe:	68fa      	ldr	r2, [r7, #12]
 8004bc0:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 8004bc2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	3314      	adds	r3, #20
		pdata->dss_config__max_spads_limit;
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 8004bcc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	3315      	adds	r3, #21
		pdata->dss_config__min_spads_limit;
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 8004bd6:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8004bd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3718      	adds	r7, #24
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <VL53L1_i2c_encode_timing_config>:

VL53L1_Error VL53L1_i2c_encode_timing_config(
	VL53L1_timing_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b086      	sub	sp, #24
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	460b      	mov	r3, r1
 8004bee:	607a      	str	r2, [r7, #4]
 8004bf0:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_timing_config_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES > buf_size)
 8004bf6:	897b      	ldrh	r3, [r7, #10]
 8004bf8:	2b16      	cmp	r3, #22
 8004bfa:	d802      	bhi.n	8004c02 <VL53L1_i2c_encode_timing_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004bfc:	f06f 0309 	mvn.w	r3, #9
 8004c00:	e06e      	b.n	8004ce0 <VL53L1_i2c_encode_timing_config+0xfc>

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	f003 030f 	and.w	r3, r3, #15
 8004c0a:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	3301      	adds	r3, #1
		pdata->mm_config__timeout_macrop_a_lo;
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 8004c18:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	3302      	adds	r3, #2
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 8004c1e:	68fa      	ldr	r2, [r7, #12]
 8004c20:	7892      	ldrb	r2, [r2, #2]
 8004c22:	f002 020f 	and.w	r2, r2, #15
 8004c26:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8004c28:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	3303      	adds	r3, #3
		pdata->mm_config__timeout_macrop_b_lo;
 8004c2e:	68fa      	ldr	r2, [r7, #12]
 8004c30:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 8004c32:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	3304      	adds	r3, #4
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	7912      	ldrb	r2, [r2, #4]
 8004c3c:	f002 020f 	and.w	r2, r2, #15
 8004c40:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 8004c42:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	3305      	adds	r3, #5
		pdata->range_config__timeout_macrop_a_lo;
 8004c48:	68fa      	ldr	r2, [r7, #12]
 8004c4a:	7952      	ldrb	r2, [r2, #5]
	*(pbuffer +   5) =
 8004c4c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	3306      	adds	r3, #6
		pdata->range_config__vcsel_period_a & 0x3F;
 8004c52:	68fa      	ldr	r2, [r7, #12]
 8004c54:	7992      	ldrb	r2, [r2, #6]
 8004c56:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8004c5a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8004c5c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	3307      	adds	r3, #7
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	79d2      	ldrb	r2, [r2, #7]
 8004c66:	f002 020f 	and.w	r2, r2, #15
 8004c6a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 8004c6c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	3308      	adds	r3, #8
		pdata->range_config__timeout_macrop_b_lo;
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 8004c76:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	3309      	adds	r3, #9
		pdata->range_config__vcsel_period_b & 0x3F;
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	7a52      	ldrb	r2, [r2, #9]
 8004c80:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8004c84:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8004c86:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	8958      	ldrh	r0, [r3, #10]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	330a      	adds	r3, #10
 8004c90:	461a      	mov	r2, r3
 8004c92:	2102      	movs	r1, #2
 8004c94:	f7fe ff59 	bl	8003b4a <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53L1_i2c_encode_uint16_t(
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	8998      	ldrh	r0, [r3, #12]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	330c      	adds	r3, #12
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	2102      	movs	r1, #2
 8004ca4:	f7fe ff51 	bl	8003b4a <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	330e      	adds	r3, #14
		pdata->range_config__valid_phase_low;
 8004cac:	68fa      	ldr	r2, [r7, #12]
 8004cae:	7b92      	ldrb	r2, [r2, #14]
	*(pbuffer +  14) =
 8004cb0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	330f      	adds	r3, #15
		pdata->range_config__valid_phase_high;
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  15) =
 8004cba:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint32_t(
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6918      	ldr	r0, [r3, #16]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	3312      	adds	r3, #18
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	2104      	movs	r1, #4
 8004cc8:	f7fe ffdd 	bl	8003c86 <VL53L1_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	3316      	adds	r3, #22
		pdata->system__fractional_enable & 0x1;
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	7d12      	ldrb	r2, [r2, #20]
 8004cd4:	f002 0201 	and.w	r2, r2, #1
 8004cd8:	b2d2      	uxtb	r2, r2
	*(pbuffer +  22) =
 8004cda:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8004cdc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3718      	adds	r7, #24
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <VL53L1_i2c_encode_dynamic_config>:

VL53L1_Error VL53L1_i2c_encode_dynamic_config(
	VL53L1_dynamic_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b086      	sub	sp, #24
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	60f8      	str	r0, [r7, #12]
 8004cf0:	460b      	mov	r3, r1
 8004cf2:	607a      	str	r2, [r7, #4]
 8004cf4:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_dynamic_config_t into a I2C write buffer
	 * Buffer must be at least 18 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 8004cfa:	897b      	ldrh	r3, [r7, #10]
 8004cfc:	2b11      	cmp	r3, #17
 8004cfe:	d802      	bhi.n	8004d06 <VL53L1_i2c_encode_dynamic_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004d00:	f06f 0309 	mvn.w	r3, #9
 8004d04:	e071      	b.n	8004dea <VL53L1_i2c_encode_dynamic_config+0x102>

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	f003 0303 	and.w	r3, r3, #3
 8004d0e:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	8858      	ldrh	r0, [r3, #2]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	2102      	movs	r1, #2
 8004d20:	f7fe ff13 	bl	8003b4a <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53L1_i2c_encode_uint16_t(
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	8898      	ldrh	r0, [r3, #4]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	3303      	adds	r3, #3
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	2102      	movs	r1, #2
 8004d30:	f7fe ff0b 	bl	8003b4a <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	3305      	adds	r3, #5
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 8004d38:	68fa      	ldr	r2, [r7, #12]
 8004d3a:	7992      	ldrb	r2, [r2, #6]
 8004d3c:	f002 0201 	and.w	r2, r2, #1
 8004d40:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 8004d42:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	3306      	adds	r3, #6
		pdata->system__seed_config & 0x7;
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	79d2      	ldrb	r2, [r2, #7]
 8004d4c:	f002 0207 	and.w	r2, r2, #7
 8004d50:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8004d52:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	3307      	adds	r3, #7
		pdata->sd_config__woi_sd0;
 8004d58:	68fa      	ldr	r2, [r7, #12]
 8004d5a:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 8004d5c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	3308      	adds	r3, #8
		pdata->sd_config__woi_sd1;
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 8004d66:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	3309      	adds	r3, #9
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 8004d6c:	68fa      	ldr	r2, [r7, #12]
 8004d6e:	7a92      	ldrb	r2, [r2, #10]
 8004d70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004d74:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8004d76:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	330a      	adds	r3, #10
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	7ad2      	ldrb	r2, [r2, #11]
 8004d80:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004d84:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 8004d86:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	330b      	adds	r3, #11
		pdata->system__grouped_parameter_hold_1 & 0x3;
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	7b12      	ldrb	r2, [r2, #12]
 8004d90:	f002 0203 	and.w	r2, r2, #3
 8004d94:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 8004d96:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	330c      	adds	r3, #12
		pdata->sd_config__first_order_select & 0x3;
 8004d9c:	68fa      	ldr	r2, [r7, #12]
 8004d9e:	7b52      	ldrb	r2, [r2, #13]
 8004da0:	f002 0203 	and.w	r2, r2, #3
 8004da4:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 8004da6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	330d      	adds	r3, #13
		pdata->sd_config__quantifier & 0xF;
 8004dac:	68fa      	ldr	r2, [r7, #12]
 8004dae:	7b92      	ldrb	r2, [r2, #14]
 8004db0:	f002 020f 	and.w	r2, r2, #15
 8004db4:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 8004db6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	330e      	adds	r3, #14
		pdata->roi_config__user_roi_centre_spad;
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  14) =
 8004dc0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	330f      	adds	r3, #15
		pdata->roi_config__user_roi_requested_global_xy_size;
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	7c12      	ldrb	r2, [r2, #16]
	*(pbuffer +  15) =
 8004dca:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	3310      	adds	r3, #16
		pdata->system__sequence_config;
 8004dd0:	68fa      	ldr	r2, [r7, #12]
 8004dd2:	7c52      	ldrb	r2, [r2, #17]
	*(pbuffer +  16) =
 8004dd4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	3311      	adds	r3, #17
		pdata->system__grouped_parameter_hold & 0x3;
 8004dda:	68fa      	ldr	r2, [r7, #12]
 8004ddc:	7c92      	ldrb	r2, [r2, #18]
 8004dde:	f002 0203 	and.w	r2, r2, #3
 8004de2:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 8004de4:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8004de6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3718      	adds	r7, #24
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <VL53L1_i2c_encode_system_control>:

VL53L1_Error VL53L1_i2c_encode_system_control(
	VL53L1_system_control_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8004df2:	b480      	push	{r7}
 8004df4:	b087      	sub	sp, #28
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	60f8      	str	r0, [r7, #12]
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	607a      	str	r2, [r7, #4]
 8004dfe:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_system_control_t into a I2C write buffer
	 * Buffer must be at least 5 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004e00:	2300      	movs	r3, #0
 8004e02:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES > buf_size)
 8004e04:	897b      	ldrh	r3, [r7, #10]
 8004e06:	2b04      	cmp	r3, #4
 8004e08:	d802      	bhi.n	8004e10 <VL53L1_i2c_encode_system_control+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004e0a:	f06f 0309 	mvn.w	r3, #9
 8004e0e:	e025      	b.n	8004e5c <VL53L1_i2c_encode_system_control+0x6a>

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	781b      	ldrb	r3, [r3, #0]
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	3301      	adds	r3, #1
		pdata->system__stream_count_ctrl & 0x1;
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	7852      	ldrb	r2, [r2, #1]
 8004e26:	f002 0201 	and.w	r2, r2, #1
 8004e2a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 8004e2c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	3302      	adds	r3, #2
		pdata->firmware__enable & 0x1;
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	7892      	ldrb	r2, [r2, #2]
 8004e36:	f002 0201 	and.w	r2, r2, #1
 8004e3a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8004e3c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	3303      	adds	r3, #3
		pdata->system__interrupt_clear & 0x3;
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	78d2      	ldrb	r2, [r2, #3]
 8004e46:	f002 0203 	and.w	r2, r2, #3
 8004e4a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8004e4c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	3304      	adds	r3, #4
		pdata->system__mode_start;
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 8004e56:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8004e58:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	371c      	adds	r7, #28
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <VL53L1_set_system_control>:


VL53L1_Error VL53L1_set_system_control(
	VL53L1_DEV                 Dev,
	VL53L1_system_control_t   *pdata)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
	/**
	 * Serialises and sends the contents of VL53L1_system_control_t
	 * data structure to the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004e72:	2300      	movs	r3, #0
 8004e74:	73fb      	strb	r3, [r7, #15]
	uint8_t comms_buffer[VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8004e76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d108      	bne.n	8004e90 <VL53L1_set_system_control+0x28>
		status = VL53L1_i2c_encode_system_control(
 8004e7e:	f107 0308 	add.w	r3, r7, #8
 8004e82:	461a      	mov	r2, r3
 8004e84:	2105      	movs	r1, #5
 8004e86:	6838      	ldr	r0, [r7, #0]
 8004e88:	f7ff ffb3 	bl	8004df2 <VL53L1_i2c_encode_system_control>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	73fb      	strb	r3, [r7, #15]
			pdata,
			VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
			comms_buffer);

	if (status == VL53L1_ERROR_NONE)
 8004e90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d108      	bne.n	8004eaa <VL53L1_set_system_control+0x42>
		status = VL53L1_WriteMulti(
 8004e98:	f107 0208 	add.w	r2, r7, #8
 8004e9c:	2305      	movs	r3, #5
 8004e9e:	2183      	movs	r1, #131	; 0x83
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f000 fccd 	bl	8005840 <VL53L1_WriteMulti>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	73fb      	strb	r3, [r7, #15]
			comms_buffer,
			VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES);

	LOG_FUNCTION_END(status);

	return status;
 8004eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3710      	adds	r7, #16
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}

08004eb6 <VL53L1_i2c_decode_system_results>:

VL53L1_Error VL53L1_i2c_decode_system_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_system_results_t   *pdata)
{
 8004eb6:	b580      	push	{r7, lr}
 8004eb8:	b086      	sub	sp, #24
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	60b9      	str	r1, [r7, #8]
 8004ec0:	607a      	str	r2, [r7, #4]
 8004ec2:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_system_results_t from the input I2C read buffer
	 * Buffer must be at least 44 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES > buf_size)
 8004ec8:	89fb      	ldrh	r3, [r7, #14]
 8004eca:	2b2b      	cmp	r3, #43	; 0x2b
 8004ecc:	d802      	bhi.n	8004ed4 <VL53L1_i2c_decode_system_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004ece:	f06f 0309 	mvn.w	r3, #9
 8004ed2:	e0e2      	b.n	800509a <VL53L1_i2c_decode_system_results+0x1e4>

	pdata->result__interrupt_status =
		(*(pbuffer +   0)) & 0x3F;
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004edc:	b2da      	uxtb	r2, r3
	pdata->result__interrupt_status =
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	701a      	strb	r2, [r3, #0]
	pdata->result__range_status =
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	785a      	ldrb	r2, [r3, #1]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->result__report_status =
		(*(pbuffer +   2)) & 0xF;
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	3302      	adds	r3, #2
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	f003 030f 	and.w	r3, r3, #15
 8004ef4:	b2da      	uxtb	r2, r3
	pdata->result__report_status =
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	709a      	strb	r2, [r3, #2]
	pdata->result__stream_count =
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	78da      	ldrb	r2, [r3, #3]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->result__dss_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   4));
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	3304      	adds	r3, #4
 8004f06:	4619      	mov	r1, r3
 8004f08:	2002      	movs	r0, #2
 8004f0a:	f7fe fe48 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd0 =
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	809a      	strh	r2, [r3, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   6));
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	3306      	adds	r3, #6
 8004f1a:	4619      	mov	r1, r3
 8004f1c:	2002      	movs	r0, #2
 8004f1e:	f7fe fe3e 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004f22:	4603      	mov	r3, r0
 8004f24:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd0 =
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	80da      	strh	r2, [r3, #6]
	pdata->result__ambient_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8));
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	3308      	adds	r3, #8
 8004f2e:	4619      	mov	r1, r3
 8004f30:	2002      	movs	r0, #2
 8004f32:	f7fe fe34 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004f36:	4603      	mov	r3, r0
 8004f38:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd0 =
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	811a      	strh	r2, [r3, #8]
	pdata->result__sigma_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  10));
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	330a      	adds	r3, #10
 8004f42:	4619      	mov	r1, r3
 8004f44:	2002      	movs	r0, #2
 8004f46:	f7fe fe2a 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	461a      	mov	r2, r3
	pdata->result__sigma_sd0 =
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	815a      	strh	r2, [r3, #10]
	pdata->result__phase_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  12));
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	330c      	adds	r3, #12
 8004f56:	4619      	mov	r1, r3
 8004f58:	2002      	movs	r0, #2
 8004f5a:	f7fe fe20 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	461a      	mov	r2, r3
	pdata->result__phase_sd0 =
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	819a      	strh	r2, [r3, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  14));
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	330e      	adds	r3, #14
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	2002      	movs	r0, #2
 8004f6e:	f7fe fe16 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004f72:	4603      	mov	r3, r0
 8004f74:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	81da      	strh	r2, [r3, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  16));
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	3310      	adds	r3, #16
 8004f7e:	4619      	mov	r1, r3
 8004f80:	2002      	movs	r0, #2
 8004f82:	f7fe fe0c 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004f86:	4603      	mov	r3, r0
 8004f88:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	821a      	strh	r2, [r3, #16]
	pdata->result__mm_inner_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18));
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	3312      	adds	r3, #18
 8004f92:	4619      	mov	r1, r3
 8004f94:	2002      	movs	r0, #2
 8004f96:	f7fe fe02 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	461a      	mov	r2, r3
	pdata->result__mm_inner_actual_effective_spads_sd0 =
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	825a      	strh	r2, [r3, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  20));
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	3314      	adds	r3, #20
 8004fa6:	4619      	mov	r1, r3
 8004fa8:	2002      	movs	r0, #2
 8004faa:	f7fe fdf8 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	461a      	mov	r2, r3
	pdata->result__mm_outer_actual_effective_spads_sd0 =
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	829a      	strh	r2, [r3, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	3316      	adds	r3, #22
 8004fba:	4619      	mov	r1, r3
 8004fbc:	2002      	movs	r0, #2
 8004fbe:	f7fe fdee 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	461a      	mov	r2, r3
	pdata->result__avg_signal_count_rate_mcps_sd0 =
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	82da      	strh	r2, [r3, #22]
	pdata->result__dss_actual_effective_spads_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	3318      	adds	r3, #24
 8004fce:	4619      	mov	r1, r3
 8004fd0:	2002      	movs	r0, #2
 8004fd2:	f7fe fde4 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd1 =
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	831a      	strh	r2, [r3, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  26));
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	331a      	adds	r3, #26
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	2002      	movs	r0, #2
 8004fe6:	f7fe fdda 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004fea:	4603      	mov	r3, r0
 8004fec:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd1 =
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	835a      	strh	r2, [r3, #26]
	pdata->result__ambient_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  28));
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	331c      	adds	r3, #28
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	2002      	movs	r0, #2
 8004ffa:	f7fe fdd0 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8004ffe:	4603      	mov	r3, r0
 8005000:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd1 =
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	839a      	strh	r2, [r3, #28]
	pdata->result__sigma_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  30));
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	331e      	adds	r3, #30
 800500a:	4619      	mov	r1, r3
 800500c:	2002      	movs	r0, #2
 800500e:	f7fe fdc6 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8005012:	4603      	mov	r3, r0
 8005014:	461a      	mov	r2, r3
	pdata->result__sigma_sd1 =
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	83da      	strh	r2, [r3, #30]
	pdata->result__phase_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  32));
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	3320      	adds	r3, #32
 800501e:	4619      	mov	r1, r3
 8005020:	2002      	movs	r0, #2
 8005022:	f7fe fdbc 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8005026:	4603      	mov	r3, r0
 8005028:	461a      	mov	r2, r3
	pdata->result__phase_sd1 =
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	841a      	strh	r2, [r3, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  34));
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	3322      	adds	r3, #34	; 0x22
 8005032:	4619      	mov	r1, r3
 8005034:	2002      	movs	r0, #2
 8005036:	f7fe fdb2 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 800503a:	4603      	mov	r3, r0
 800503c:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	845a      	strh	r2, [r3, #34]	; 0x22
	pdata->result__spare_0_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  36));
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	3324      	adds	r3, #36	; 0x24
 8005046:	4619      	mov	r1, r3
 8005048:	2002      	movs	r0, #2
 800504a:	f7fe fda8 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 800504e:	4603      	mov	r3, r0
 8005050:	461a      	mov	r2, r3
	pdata->result__spare_0_sd1 =
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	849a      	strh	r2, [r3, #36]	; 0x24
	pdata->result__spare_1_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  38));
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	3326      	adds	r3, #38	; 0x26
 800505a:	4619      	mov	r1, r3
 800505c:	2002      	movs	r0, #2
 800505e:	f7fe fd9e 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8005062:	4603      	mov	r3, r0
 8005064:	461a      	mov	r2, r3
	pdata->result__spare_1_sd1 =
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	84da      	strh	r2, [r3, #38]	; 0x26
	pdata->result__spare_2_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  40));
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	3328      	adds	r3, #40	; 0x28
 800506e:	4619      	mov	r1, r3
 8005070:	2002      	movs	r0, #2
 8005072:	f7fe fd94 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8005076:	4603      	mov	r3, r0
 8005078:	461a      	mov	r2, r3
	pdata->result__spare_2_sd1 =
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	851a      	strh	r2, [r3, #40]	; 0x28
	pdata->result__spare_3_sd1 =
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  42));
	pdata->result__thresh_info =
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  43));

	LOG_FUNCTION_END(status);

	return status;
 8005096:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800509a:	4618      	mov	r0, r3
 800509c:	3718      	adds	r7, #24
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <VL53L1_i2c_decode_core_results>:

VL53L1_Error VL53L1_i2c_decode_core_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_core_results_t     *pdata)
{
 80050a2:	b580      	push	{r7, lr}
 80050a4:	b086      	sub	sp, #24
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	4603      	mov	r3, r0
 80050aa:	60b9      	str	r1, [r7, #8]
 80050ac:	607a      	str	r2, [r7, #4]
 80050ae:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_core_results_t from the input I2C read buffer
	 * Buffer must be at least 33 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80050b0:	2300      	movs	r3, #0
 80050b2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CORE_RESULTS_I2C_SIZE_BYTES > buf_size)
 80050b4:	89fb      	ldrh	r3, [r7, #14]
 80050b6:	2b20      	cmp	r3, #32
 80050b8:	d802      	bhi.n	80050c0 <VL53L1_i2c_decode_core_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80050ba:	f06f 0309 	mvn.w	r3, #9
 80050be:	e04d      	b.n	800515c <VL53L1_i2c_decode_core_results+0xba>

	pdata->result_core__ambient_window_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   0));
 80050c0:	68b9      	ldr	r1, [r7, #8]
 80050c2:	2004      	movs	r0, #4
 80050c4:	f7fe fe08 	bl	8003cd8 <VL53L1_i2c_decode_uint32_t>
 80050c8:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd0 =
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	601a      	str	r2, [r3, #0]
	pdata->result_core__ranging_total_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   4));
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	3304      	adds	r3, #4
 80050d2:	4619      	mov	r1, r3
 80050d4:	2004      	movs	r0, #4
 80050d6:	f7fe fdff 	bl	8003cd8 <VL53L1_i2c_decode_uint32_t>
 80050da:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd0 =
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	605a      	str	r2, [r3, #4]
	pdata->result_core__signal_total_events_sd0 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +   8));
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	3308      	adds	r3, #8
 80050e4:	4619      	mov	r1, r3
 80050e6:	2004      	movs	r0, #4
 80050e8:	f7fe fe13 	bl	8003d12 <VL53L1_i2c_decode_int32_t>
 80050ec:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd0 =
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	609a      	str	r2, [r3, #8]
	pdata->result_core__total_periods_elapsed_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  12));
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	330c      	adds	r3, #12
 80050f6:	4619      	mov	r1, r3
 80050f8:	2004      	movs	r0, #4
 80050fa:	f7fe fded 	bl	8003cd8 <VL53L1_i2c_decode_uint32_t>
 80050fe:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd0 =
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	60da      	str	r2, [r3, #12]
	pdata->result_core__ambient_window_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  16));
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	3310      	adds	r3, #16
 8005108:	4619      	mov	r1, r3
 800510a:	2004      	movs	r0, #4
 800510c:	f7fe fde4 	bl	8003cd8 <VL53L1_i2c_decode_uint32_t>
 8005110:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd1 =
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	611a      	str	r2, [r3, #16]
	pdata->result_core__ranging_total_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  20));
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	3314      	adds	r3, #20
 800511a:	4619      	mov	r1, r3
 800511c:	2004      	movs	r0, #4
 800511e:	f7fe fddb 	bl	8003cd8 <VL53L1_i2c_decode_uint32_t>
 8005122:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd1 =
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	615a      	str	r2, [r3, #20]
	pdata->result_core__signal_total_events_sd1 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +  24));
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	3318      	adds	r3, #24
 800512c:	4619      	mov	r1, r3
 800512e:	2004      	movs	r0, #4
 8005130:	f7fe fdef 	bl	8003d12 <VL53L1_i2c_decode_int32_t>
 8005134:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd1 =
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	619a      	str	r2, [r3, #24]
	pdata->result_core__total_periods_elapsed_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  28));
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	331c      	adds	r3, #28
 800513e:	4619      	mov	r1, r3
 8005140:	2004      	movs	r0, #4
 8005142:	f7fe fdc9 	bl	8003cd8 <VL53L1_i2c_decode_uint32_t>
 8005146:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd1 =
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	61da      	str	r2, [r3, #28]
	pdata->result_core__spare_0 =
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	f893 2020 	ldrb.w	r2, [r3, #32]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  32));

	LOG_FUNCTION_END(status);

	return status;
 8005158:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800515c:	4618      	mov	r0, r3
 800515e:	3718      	adds	r7, #24
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}

08005164 <VL53L1_i2c_decode_debug_results>:

VL53L1_Error VL53L1_i2c_decode_debug_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_debug_results_t    *pdata)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b086      	sub	sp, #24
 8005168:	af00      	add	r7, sp, #0
 800516a:	4603      	mov	r3, r0
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]
 8005170:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_debug_results_t from the input I2C read buffer
	 * Buffer must be at least 56 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005172:	2300      	movs	r3, #0
 8005174:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES > buf_size)
 8005176:	89fb      	ldrh	r3, [r7, #14]
 8005178:	2b37      	cmp	r3, #55	; 0x37
 800517a:	d802      	bhi.n	8005182 <VL53L1_i2c_decode_debug_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800517c:	f06f 0309 	mvn.w	r3, #9
 8005180:	e15e      	b.n	8005440 <VL53L1_i2c_decode_debug_results+0x2dc>

	pdata->phasecal_result__reference_phase =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   0));
 8005182:	68b9      	ldr	r1, [r7, #8]
 8005184:	2002      	movs	r0, #2
 8005186:	f7fe fd0a 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 800518a:	4603      	mov	r3, r0
 800518c:	461a      	mov	r2, r3
	pdata->phasecal_result__reference_phase =
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	801a      	strh	r2, [r3, #0]
	pdata->phasecal_result__vcsel_start =
		(*(pbuffer +   2)) & 0x7F;
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	3302      	adds	r3, #2
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800519c:	b2da      	uxtb	r2, r3
	pdata->phasecal_result__vcsel_start =
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	709a      	strb	r2, [r3, #2]
	pdata->ref_spad_char_result__num_actual_ref_spads =
		(*(pbuffer +   3)) & 0x3F;
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	3303      	adds	r3, #3
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051ac:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__num_actual_ref_spads =
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	70da      	strb	r2, [r3, #3]
	pdata->ref_spad_char_result__ref_location =
		(*(pbuffer +   4)) & 0x3;
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	3304      	adds	r3, #4
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	f003 0303 	and.w	r3, r3, #3
 80051bc:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__ref_location =
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	711a      	strb	r2, [r3, #4]
	pdata->vhv_result__coldboot_status =
		(*(pbuffer +   5)) & 0x1;
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	3305      	adds	r3, #5
 80051c6:	781b      	ldrb	r3, [r3, #0]
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	b2da      	uxtb	r2, r3
	pdata->vhv_result__coldboot_status =
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	715a      	strb	r2, [r3, #5]
	pdata->vhv_result__search_result =
		(*(pbuffer +   6)) & 0x3F;
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	3306      	adds	r3, #6
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051dc:	b2da      	uxtb	r2, r3
	pdata->vhv_result__search_result =
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	719a      	strb	r2, [r3, #6]
	pdata->vhv_result__latest_setting =
		(*(pbuffer +   7)) & 0x3F;
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	3307      	adds	r3, #7
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051ec:	b2da      	uxtb	r2, r3
	pdata->vhv_result__latest_setting =
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	71da      	strb	r2, [r3, #7]
	pdata->result__osc_calibrate_val =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8)) & 0x3FF;
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	3308      	adds	r3, #8
 80051f6:	4619      	mov	r1, r3
 80051f8:	2002      	movs	r0, #2
 80051fa:	f7fe fcd0 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 80051fe:	4603      	mov	r3, r0
 8005200:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005204:	b29a      	uxth	r2, r3
	pdata->result__osc_calibrate_val =
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	811a      	strh	r2, [r3, #8]
	pdata->ana_config__powerdown_go1 =
		(*(pbuffer +  10)) & 0x3;
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	330a      	adds	r3, #10
 800520e:	781b      	ldrb	r3, [r3, #0]
 8005210:	f003 0303 	and.w	r3, r3, #3
 8005214:	b2da      	uxtb	r2, r3
	pdata->ana_config__powerdown_go1 =
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	729a      	strb	r2, [r3, #10]
	pdata->ana_config__ref_bg_ctrl =
		(*(pbuffer +  11)) & 0x3;
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	330b      	adds	r3, #11
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	f003 0303 	and.w	r3, r3, #3
 8005224:	b2da      	uxtb	r2, r3
	pdata->ana_config__ref_bg_ctrl =
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	72da      	strb	r2, [r3, #11]
	pdata->ana_config__regdvdd1v2_ctrl =
		(*(pbuffer +  12)) & 0xF;
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	330c      	adds	r3, #12
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	f003 030f 	and.w	r3, r3, #15
 8005234:	b2da      	uxtb	r2, r3
	pdata->ana_config__regdvdd1v2_ctrl =
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	731a      	strb	r2, [r3, #12]
	pdata->ana_config__osc_slow_ctrl =
		(*(pbuffer +  13)) & 0x7;
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	330d      	adds	r3, #13
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	f003 0307 	and.w	r3, r3, #7
 8005244:	b2da      	uxtb	r2, r3
	pdata->ana_config__osc_slow_ctrl =
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	735a      	strb	r2, [r3, #13]
	pdata->test_mode__status =
		(*(pbuffer +  14)) & 0x1;
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	330e      	adds	r3, #14
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	f003 0301 	and.w	r3, r3, #1
 8005254:	b2da      	uxtb	r2, r3
	pdata->test_mode__status =
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	739a      	strb	r2, [r3, #14]
	pdata->firmware__system_status =
		(*(pbuffer +  15)) & 0x3;
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	330f      	adds	r3, #15
 800525e:	781b      	ldrb	r3, [r3, #0]
 8005260:	f003 0303 	and.w	r3, r3, #3
 8005264:	b2da      	uxtb	r2, r3
	pdata->firmware__system_status =
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	73da      	strb	r2, [r3, #15]
	pdata->firmware__mode_status =
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	7c1a      	ldrb	r2, [r3, #16]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  16));
	pdata->firmware__secondary_mode_status =
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	7c5a      	ldrb	r2, [r3, #17]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  17));
	pdata->firmware__cal_repeat_rate_counter =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18)) & 0xFFF;
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	3312      	adds	r3, #18
 800527e:	4619      	mov	r1, r3
 8005280:	2002      	movs	r0, #2
 8005282:	f7fe fc8c 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 8005286:	4603      	mov	r3, r0
 8005288:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800528c:	b29a      	uxth	r2, r3
	pdata->firmware__cal_repeat_rate_counter =
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	825a      	strh	r2, [r3, #18]
	pdata->gph__system__thresh_high =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	3316      	adds	r3, #22
 8005296:	4619      	mov	r1, r3
 8005298:	2002      	movs	r0, #2
 800529a:	f7fe fc80 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 800529e:	4603      	mov	r3, r0
 80052a0:	461a      	mov	r2, r3
	pdata->gph__system__thresh_high =
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	829a      	strh	r2, [r3, #20]
	pdata->gph__system__thresh_low =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	3318      	adds	r3, #24
 80052aa:	4619      	mov	r1, r3
 80052ac:	2002      	movs	r0, #2
 80052ae:	f7fe fc76 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 80052b2:	4603      	mov	r3, r0
 80052b4:	461a      	mov	r2, r3
	pdata->gph__system__thresh_low =
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	82da      	strh	r2, [r3, #22]
	pdata->gph__system__enable_xtalk_per_quadrant =
		(*(pbuffer +  26)) & 0x1;
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	331a      	adds	r3, #26
 80052be:	781b      	ldrb	r3, [r3, #0]
 80052c0:	f003 0301 	and.w	r3, r3, #1
 80052c4:	b2da      	uxtb	r2, r3
	pdata->gph__system__enable_xtalk_per_quadrant =
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	761a      	strb	r2, [r3, #24]
	pdata->gph__spare_0 =
		(*(pbuffer +  27)) & 0x7;
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	331b      	adds	r3, #27
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	f003 0307 	and.w	r3, r3, #7
 80052d4:	b2da      	uxtb	r2, r3
	pdata->gph__spare_0 =
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	765a      	strb	r2, [r3, #25]
	pdata->gph__sd_config__woi_sd0 =
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	7f1a      	ldrb	r2, [r3, #28]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  28));
	pdata->gph__sd_config__woi_sd1 =
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	7f5a      	ldrb	r2, [r3, #29]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  29));
	pdata->gph__sd_config__initial_phase_sd0 =
		(*(pbuffer +  30)) & 0x7F;
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	331e      	adds	r3, #30
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80052f4:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd0 =
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	771a      	strb	r2, [r3, #28]
	pdata->gph__sd_config__initial_phase_sd1 =
		(*(pbuffer +  31)) & 0x7F;
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	331f      	adds	r3, #31
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005304:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd1 =
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	775a      	strb	r2, [r3, #29]
	pdata->gph__sd_config__first_order_select =
		(*(pbuffer +  32)) & 0x3;
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	3320      	adds	r3, #32
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	f003 0303 	and.w	r3, r3, #3
 8005314:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__first_order_select =
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	779a      	strb	r2, [r3, #30]
	pdata->gph__sd_config__quantifier =
		(*(pbuffer +  33)) & 0xF;
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	3321      	adds	r3, #33	; 0x21
 800531e:	781b      	ldrb	r3, [r3, #0]
 8005320:	f003 030f 	and.w	r3, r3, #15
 8005324:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__quantifier =
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	77da      	strb	r2, [r3, #31]
	pdata->gph__roi_config__user_roi_centre_spad =
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  34));
	pdata->gph__roi_config__user_roi_requested_global_xy_size =
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  35));
	pdata->gph__system__sequence_config =
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  36));
	pdata->gph__gph_id =
		(*(pbuffer +  37)) & 0x1;
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	3325      	adds	r3, #37	; 0x25
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	f003 0301 	and.w	r3, r3, #1
 8005358:	b2da      	uxtb	r2, r3
	pdata->gph__gph_id =
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	pdata->system__interrupt_set =
		(*(pbuffer +  38)) & 0x3;
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	3326      	adds	r3, #38	; 0x26
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	f003 0303 	and.w	r3, r3, #3
 800536a:	b2da      	uxtb	r2, r3
	pdata->system__interrupt_set =
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	pdata->interrupt_manager__enables =
		(*(pbuffer +  39)) & 0x1F;
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	3327      	adds	r3, #39	; 0x27
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	f003 031f 	and.w	r3, r3, #31
 800537c:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__enables =
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	pdata->interrupt_manager__clear =
		(*(pbuffer +  40)) & 0x1F;
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	3328      	adds	r3, #40	; 0x28
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	f003 031f 	and.w	r3, r3, #31
 800538e:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__clear =
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	pdata->interrupt_manager__status =
		(*(pbuffer +  41)) & 0x1F;
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	3329      	adds	r3, #41	; 0x29
 800539a:	781b      	ldrb	r3, [r3, #0]
 800539c:	f003 031f 	and.w	r3, r3, #31
 80053a0:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__status =
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	pdata->mcu_to_host_bank__wr_access_en =
		(*(pbuffer +  42)) & 0x1;
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	332a      	adds	r3, #42	; 0x2a
 80053ac:	781b      	ldrb	r3, [r3, #0]
 80053ae:	f003 0301 	and.w	r3, r3, #1
 80053b2:	b2da      	uxtb	r2, r3
	pdata->mcu_to_host_bank__wr_access_en =
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdata->power_management__go1_reset_status =
		(*(pbuffer +  43)) & 0x1;
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	332b      	adds	r3, #43	; 0x2b
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	f003 0301 	and.w	r3, r3, #1
 80053c4:	b2da      	uxtb	r2, r3
	pdata->power_management__go1_reset_status =
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdata->pad_startup_mode__value_ro =
		(*(pbuffer +  44)) & 0x3;
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	332c      	adds	r3, #44	; 0x2c
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	f003 0303 	and.w	r3, r3, #3
 80053d6:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ro =
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdata->pad_startup_mode__value_ctrl =
		(*(pbuffer +  45)) & 0x3F;
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	332d      	adds	r3, #45	; 0x2d
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80053e8:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ctrl =
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	pdata->pll_period_us =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  46)) & 0x3FFFF;
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	332e      	adds	r3, #46	; 0x2e
 80053f4:	4619      	mov	r1, r3
 80053f6:	2004      	movs	r0, #4
 80053f8:	f7fe fc6e 	bl	8003cd8 <VL53L1_i2c_decode_uint32_t>
 80053fc:	4603      	mov	r3, r0
 80053fe:	f3c3 0211 	ubfx	r2, r3, #0, #18
	pdata->pll_period_us =
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	62da      	str	r2, [r3, #44]	; 0x2c
	pdata->interrupt_scheduler__data_out =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  50));
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	3332      	adds	r3, #50	; 0x32
 800540a:	4619      	mov	r1, r3
 800540c:	2004      	movs	r0, #4
 800540e:	f7fe fc63 	bl	8003cd8 <VL53L1_i2c_decode_uint32_t>
 8005412:	4602      	mov	r2, r0
	pdata->interrupt_scheduler__data_out =
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	631a      	str	r2, [r3, #48]	; 0x30
	pdata->nvm_bist__complete =
		(*(pbuffer +  54)) & 0x1;
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	3336      	adds	r3, #54	; 0x36
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__complete =
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	pdata->nvm_bist__status =
		(*(pbuffer +  55)) & 0x1;
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	3337      	adds	r3, #55	; 0x37
 800542e:	781b      	ldrb	r3, [r3, #0]
 8005430:	f003 0301 	and.w	r3, r3, #1
 8005434:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__status =
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	LOG_FUNCTION_END(status);

	return status;
 800543c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005440:	4618      	mov	r0, r3
 8005442:	3718      	adds	r7, #24
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}

08005448 <VL53L1_i2c_decode_nvm_copy_data>:

VL53L1_Error VL53L1_i2c_decode_nvm_copy_data(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_nvm_copy_data_t    *pdata)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b086      	sub	sp, #24
 800544c:	af00      	add	r7, sp, #0
 800544e:	4603      	mov	r3, r0
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	607a      	str	r2, [r7, #4]
 8005454:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_nvm_copy_data_t from the input I2C read buffer
	 * Buffer must be at least 49 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005456:	2300      	movs	r3, #0
 8005458:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 800545a:	89fb      	ldrh	r3, [r7, #14]
 800545c:	2b30      	cmp	r3, #48	; 0x30
 800545e:	d802      	bhi.n	8005466 <VL53L1_i2c_decode_nvm_copy_data+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8005460:	f06f 0309 	mvn.w	r3, #9
 8005464:	e112      	b.n	800568c <VL53L1_i2c_decode_nvm_copy_data+0x244>

	pdata->identification__model_id =
		(*(pbuffer +   0));
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	781a      	ldrb	r2, [r3, #0]
	pdata->identification__model_id =
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	701a      	strb	r2, [r3, #0]
	pdata->identification__module_type =
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	785a      	ldrb	r2, [r3, #1]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	789a      	ldrb	r2, [r3, #2]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   3));
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	3303      	adds	r3, #3
 8005482:	4619      	mov	r1, r3
 8005484:	2002      	movs	r0, #2
 8005486:	f7fe fb8a 	bl	8003b9e <VL53L1_i2c_decode_uint16_t>
 800548a:	4603      	mov	r3, r0
 800548c:	461a      	mov	r2, r3
	pdata->identification__module_id =
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	809a      	strh	r2, [r3, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	3305      	adds	r3, #5
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800549c:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim_max =
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	719a      	strb	r2, [r3, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	3306      	adds	r3, #6
 80054a6:	781b      	ldrb	r3, [r3, #0]
 80054a8:	f003 0307 	and.w	r3, r3, #7
 80054ac:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__freq_set =
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	71da      	strb	r2, [r3, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	3307      	adds	r3, #7
 80054b6:	781b      	ldrb	r3, [r3, #0]
 80054b8:	f003 0307 	and.w	r3, r3, #7
 80054bc:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_trim =
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	721a      	strb	r2, [r3, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	3308      	adds	r3, #8
 80054c6:	781b      	ldrb	r3, [r3, #0]
 80054c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054cc:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion =
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	725a      	strb	r2, [r3, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	3309      	adds	r3, #9
 80054d6:	781b      	ldrb	r3, [r3, #0]
 80054d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054dc:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion_max =
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	729a      	strb	r2, [r3, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	330a      	adds	r3, #10
 80054e6:	781b      	ldrb	r3, [r3, #0]
 80054e8:	f003 0301 	and.w	r3, r3, #1
 80054ec:	b2da      	uxtb	r2, r3
	pdata->protected_laser_safety__lock_bit =
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	72da      	strb	r2, [r3, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	330b      	adds	r3, #11
 80054f6:	781b      	ldrb	r3, [r3, #0]
 80054f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80054fc:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key =
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	731a      	strb	r2, [r3, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	330c      	adds	r3, #12
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key_ro =
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	735a      	strb	r2, [r3, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	330d      	adds	r3, #13
 8005516:	781b      	ldrb	r3, [r3, #0]
 8005518:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800551c:	b2da      	uxtb	r2, r3
	pdata->laser_safety__clip =
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	739a      	strb	r2, [r3, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	330e      	adds	r3, #14
 8005526:	781b      	ldrb	r3, [r3, #0]
 8005528:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800552c:	b2da      	uxtb	r2, r3
	pdata->laser_safety__mult =
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	73da      	strb	r2, [r3, #15]
	pdata->global_config__spad_enables_rtn_0 =
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	7bda      	ldrb	r2, [r3, #15]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	7c1a      	ldrb	r2, [r3, #16]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	7c5a      	ldrb	r2, [r3, #17]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	749a      	strb	r2, [r3, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	7c9a      	ldrb	r2, [r3, #18]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	74da      	strb	r2, [r3, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	7cda      	ldrb	r2, [r3, #19]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	751a      	strb	r2, [r3, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	7d1a      	ldrb	r2, [r3, #20]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	755a      	strb	r2, [r3, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	7d5a      	ldrb	r2, [r3, #21]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	759a      	strb	r2, [r3, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	7d9a      	ldrb	r2, [r3, #22]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	75da      	strb	r2, [r3, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	7dda      	ldrb	r2, [r3, #23]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	761a      	strb	r2, [r3, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	7e1a      	ldrb	r2, [r3, #24]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	765a      	strb	r2, [r3, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	7e5a      	ldrb	r2, [r3, #25]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	7e9a      	ldrb	r2, [r3, #26]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	7eda      	ldrb	r2, [r3, #27]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	771a      	strb	r2, [r3, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	7f1a      	ldrb	r2, [r3, #28]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	775a      	strb	r2, [r3, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	7f5a      	ldrb	r2, [r3, #29]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	779a      	strb	r2, [r3, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	7f9a      	ldrb	r2, [r3, #30]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	77da      	strb	r2, [r3, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	7fda      	ldrb	r2, [r3, #31]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	f893 2020 	ldrb.w	r2, [r3, #32]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 8005688:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800568c:	4618      	mov	r0, r3
 800568e:	3718      	adds	r7, #24
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}

08005694 <VL53L1_get_nvm_copy_data>:


VL53L1_Error VL53L1_get_nvm_copy_data(
	VL53L1_DEV                 Dev,
	VL53L1_nvm_copy_data_t    *pdata)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b090      	sub	sp, #64	; 0x40
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
 800569c:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_nvm_copy_data_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800569e:	2300      	movs	r3, #0
 80056a0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t comms_buffer[VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80056a4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d10a      	bne.n	80056c2 <VL53L1_get_nvm_copy_data+0x2e>
		status = VL53L1_ReadMulti(
 80056ac:	f107 020c 	add.w	r2, r7, #12
 80056b0:	2331      	movs	r3, #49	; 0x31
 80056b2:	f240 110f 	movw	r1, #271	; 0x10f
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f000 f8f8 	bl	80058ac <VL53L1_ReadMulti>
 80056bc:	4603      	mov	r3, r0
 80056be:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			VL53L1_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 80056c2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d109      	bne.n	80056de <VL53L1_get_nvm_copy_data+0x4a>
		status = VL53L1_i2c_decode_nvm_copy_data(
 80056ca:	f107 030c 	add.w	r3, r7, #12
 80056ce:	683a      	ldr	r2, [r7, #0]
 80056d0:	4619      	mov	r1, r3
 80056d2:	2031      	movs	r0, #49	; 0x31
 80056d4:	f7ff feb8 	bl	8005448 <VL53L1_i2c_decode_nvm_copy_data>
 80056d8:	4603      	mov	r3, r0
 80056da:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 80056de:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3740      	adds	r7, #64	; 0x40
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}

080056ea <VL53L1_is_new_data_ready>:


VL53L1_Error VL53L1_is_new_data_ready(
	VL53L1_DEV     Dev,
	uint8_t       *pready)
{
 80056ea:	b580      	push	{r7, lr}
 80056ec:	b086      	sub	sp, #24
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	6078      	str	r0, [r7, #4]
 80056f2:	6039      	str	r1, [r7, #0]
	 * Determines if new range data is ready by reading bit 0 of
	 * VL53L1_GPIO__TIO_HV_STATUS to determine the current state
	 * of output interrupt pin
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80056f4:	2300      	movs	r3, #0
 80056f6:	75bb      	strb	r3, [r7, #22]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	613b      	str	r3, [r7, #16]

	uint8_t  gpio__mux_active_high_hv = 0;
 80056fc:	2300      	movs	r3, #0
 80056fe:	73fb      	strb	r3, [r7, #15]
	uint8_t  gpio__tio_hv_status      = 0;
 8005700:	2300      	movs	r3, #0
 8005702:	73bb      	strb	r3, [r7, #14]
	uint8_t  interrupt_ready          = 0;
 8005704:	2300      	movs	r3, #0
 8005706:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	f893 3170 	ldrb.w	r3, [r3, #368]	; 0x170
	gpio__mux_active_high_hv =
 800570e:	f003 0310 	and.w	r3, r3, #16
 8005712:	73fb      	strb	r3, [r7, #15]
			VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 8005714:	7bfb      	ldrb	r3, [r7, #15]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d102      	bne.n	8005720 <VL53L1_is_new_data_ready+0x36>
		interrupt_ready = 0x01;
 800571a:	2301      	movs	r3, #1
 800571c:	75fb      	strb	r3, [r7, #23]
 800571e:	e001      	b.n	8005724 <VL53L1_is_new_data_ready+0x3a>
	else
		interrupt_ready = 0x00;
 8005720:	2300      	movs	r3, #0
 8005722:	75fb      	strb	r3, [r7, #23]

	/* read current range interrupt state */

	status = VL53L1_RdByte(
 8005724:	f107 030e 	add.w	r3, r7, #14
 8005728:	461a      	mov	r2, r3
 800572a:	2131      	movs	r1, #49	; 0x31
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 f91b 	bl	8005968 <VL53L1_RdByte>
 8005732:	4603      	mov	r3, r0
 8005734:	75bb      	strb	r3, [r7, #22]
					VL53L1_GPIO__TIO_HV_STATUS,
					&gpio__tio_hv_status);

	/* set *pready = 1 if new range data ready complete zero otherwise */

	if ((gpio__tio_hv_status & 0x01) == interrupt_ready)
 8005736:	7bbb      	ldrb	r3, [r7, #14]
 8005738:	f003 0201 	and.w	r2, r3, #1
 800573c:	7dfb      	ldrb	r3, [r7, #23]
 800573e:	429a      	cmp	r2, r3
 8005740:	d103      	bne.n	800574a <VL53L1_is_new_data_ready+0x60>
		*pready = 0x01;
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	2201      	movs	r2, #1
 8005746:	701a      	strb	r2, [r3, #0]
 8005748:	e002      	b.n	8005750 <VL53L1_is_new_data_ready+0x66>
	else
		*pready = 0x00;
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	2200      	movs	r2, #0
 800574e:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 8005750:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 8005754:	4618      	mov	r0, r3
 8005756:	3718      	adds	r7, #24
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}

0800575c <VL53L1_poll_for_boot_completion>:


VL53L1_Error VL53L1_poll_for_boot_completion(
	VL53L1_DEV    Dev,
	uint32_t      timeout_ms)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b086      	sub	sp, #24
 8005760:	af02      	add	r7, sp, #8
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
	/**
	 * Polls the bit 0 of the FIRMWARE__SYSTEM_STATUS register to see if
	 * the firmware is ready.
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8005766:	2300      	movs	r3, #0
 8005768:	73fb      	strb	r3, [r7, #15]
	 * it copies the NVM data into the G02 host register banks
	 * The host must wait the required time to allow the copy
	 * to complete before attempting to read the firmware status
	 */

	status = VL53L1_WaitUs(
 800576a:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f98c 	bl	8005a8c <VL53L1_WaitUs>
 8005774:	4603      	mov	r3, r0
 8005776:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_FIRMWARE_BOOT_TIME_US);

	if (status == VL53L1_ERROR_NONE)
 8005778:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d10b      	bne.n	8005798 <VL53L1_poll_for_boot_completion+0x3c>
		status =
 8005780:	2301      	movs	r3, #1
 8005782:	9301      	str	r3, [sp, #4]
 8005784:	2301      	movs	r3, #1
 8005786:	9300      	str	r3, [sp, #0]
 8005788:	2301      	movs	r3, #1
 800578a:	22e5      	movs	r2, #229	; 0xe5
 800578c:	6839      	ldr	r1, [r7, #0]
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f000 f992 	bl	8005ab8 <VL53L1_WaitValueMaskEx>
 8005794:	4603      	mov	r3, r0
 8005796:	73fb      	strb	r3, [r7, #15]
				VL53L1_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53L1_POLLING_DELAY_MS);

	if (status == VL53L1_ERROR_NONE)
 8005798:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d103      	bne.n	80057a8 <VL53L1_poll_for_boot_completion+0x4c>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);
 80057a0:	2103      	movs	r1, #3
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f7fd ffb4 	bl	8003710 <VL53L1_init_ll_driver_state>

	LOG_FUNCTION_END(status);

	return status;
 80057a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3710      	adds	r7, #16
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <_I2CWrite>:
 #   define VL53L1_PutI2cBus(...) (void)0
 #endif

 uint8_t _I2CBuffer[256];

 int _I2CWrite(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b088      	sub	sp, #32
 80057b8:	af02      	add	r7, sp, #8
 80057ba:	60f8      	str	r0, [r7, #12]
 80057bc:	60b9      	str	r1, [r7, #8]
 80057be:	607a      	str	r2, [r7, #4]
     int status = 0;
 80057c0:	2300      	movs	r3, #0
 80057c2:	617b      	str	r3, [r7, #20]
     int i2c_time_out = I2C_TIME_OUT_BASE + count * I2C_TIME_OUT_BYTE;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	330a      	adds	r3, #10
 80057c8:	613b      	str	r3, [r7, #16]

     status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 80057d6:	b299      	uxth	r1, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	b29a      	uxth	r2, r3
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	9300      	str	r3, [sp, #0]
 80057e0:	4613      	mov	r3, r2
 80057e2:	68ba      	ldr	r2, [r7, #8]
 80057e4:	f000 fe4e 	bl	8006484 <HAL_I2C_Master_Transmit>
 80057e8:	4603      	mov	r3, r0
 80057ea:	617b      	str	r3, [r7, #20]

     return status;
 80057ec:	697b      	ldr	r3, [r7, #20]
 }
 80057ee:	4618      	mov	r0, r3
 80057f0:	3718      	adds	r7, #24
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <_I2CRead>:

 int _I2CRead(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b088      	sub	sp, #32
 80057fa:	af02      	add	r7, sp, #8
 80057fc:	60f8      	str	r0, [r7, #12]
 80057fe:	60b9      	str	r1, [r7, #8]
 8005800:	607a      	str	r2, [r7, #4]
    int status = 0;
 8005802:	2300      	movs	r3, #0
 8005804:	617b      	str	r3, [r7, #20]
    int i2c_time_out = I2C_TIME_OUT_BASE + count * I2C_TIME_OUT_BYTE;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	330a      	adds	r3, #10
 800580a:	613b      	str	r3, [r7, #16]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 8005818:	f043 0301 	orr.w	r3, r3, #1
 800581c:	b2db      	uxtb	r3, r3
 800581e:	b299      	uxth	r1, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	b29a      	uxth	r2, r3
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	9300      	str	r3, [sp, #0]
 8005828:	4613      	mov	r3, r2
 800582a:	68ba      	ldr	r2, [r7, #8]
 800582c:	f000 ff38 	bl	80066a0 <HAL_I2C_Master_Receive>
 8005830:	4603      	mov	r3, r0
 8005832:	617b      	str	r3, [r7, #20]

    return status;
 8005834:	697b      	ldr	r3, [r7, #20]
 }
 8005836:	4618      	mov	r0, r3
 8005838:	3718      	adds	r7, #24
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
	...

08005840 <VL53L1_WriteMulti>:

VL53L1_Error VL53L1_WriteMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 8005840:	b580      	push	{r7, lr}
 8005842:	b086      	sub	sp, #24
 8005844:	af00      	add	r7, sp, #0
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	607a      	str	r2, [r7, #4]
 800584a:	603b      	str	r3, [r7, #0]
 800584c:	460b      	mov	r3, r1
 800584e:	817b      	strh	r3, [r7, #10]
    int status_int;
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8005850:	2300      	movs	r3, #0
 8005852:	75fb      	strb	r3, [r7, #23]
	//check if the command fits in the buffer
	if(count > sizeof(_I2CBuffer)-1) {
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	2bff      	cmp	r3, #255	; 0xff
 8005858:	d902      	bls.n	8005860 <VL53L1_WriteMulti+0x20>
		return VL53L1_ERROR_INVALID_PARAMS;
 800585a:	f06f 0303 	mvn.w	r3, #3
 800585e:	e01d      	b.n	800589c <VL53L1_WriteMulti+0x5c>
	}

	_I2CBuffer[0] = index>>8;
 8005860:	897b      	ldrh	r3, [r7, #10]
 8005862:	0a1b      	lsrs	r3, r3, #8
 8005864:	b29b      	uxth	r3, r3
 8005866:	b2da      	uxtb	r2, r3
 8005868:	4b0e      	ldr	r3, [pc, #56]	; (80058a4 <VL53L1_WriteMulti+0x64>)
 800586a:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 800586c:	897b      	ldrh	r3, [r7, #10]
 800586e:	b2da      	uxtb	r2, r3
 8005870:	4b0c      	ldr	r3, [pc, #48]	; (80058a4 <VL53L1_WriteMulti+0x64>)
 8005872:	705a      	strb	r2, [r3, #1]

	memcpy(&_I2CBuffer[2], pdata, count);
 8005874:	683a      	ldr	r2, [r7, #0]
 8005876:	6879      	ldr	r1, [r7, #4]
 8005878:	480b      	ldr	r0, [pc, #44]	; (80058a8 <VL53L1_WriteMulti+0x68>)
 800587a:	f004 fa17 	bl	8009cac <memcpy>
	VL53L1_GetI2cBus();
	status_int = _I2CWrite(Dev, _I2CBuffer, count + 2);
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	3302      	adds	r3, #2
 8005882:	461a      	mov	r2, r3
 8005884:	4907      	ldr	r1, [pc, #28]	; (80058a4 <VL53L1_WriteMulti+0x64>)
 8005886:	68f8      	ldr	r0, [r7, #12]
 8005888:	f7ff ff94 	bl	80057b4 <_I2CWrite>
 800588c:	6138      	str	r0, [r7, #16]
	if (status_int != 0) {
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d001      	beq.n	8005898 <VL53L1_WriteMulti+0x58>
	        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8005894:	23f3      	movs	r3, #243	; 0xf3
 8005896:	75fb      	strb	r3, [r7, #23]
	    }
	VL53L1_PutI2cBus();

    return Status;
 8005898:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800589c:	4618      	mov	r0, r3
 800589e:	3718      	adds	r7, #24
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	200001e0 	.word	0x200001e0
 80058a8:	200001e2 	.word	0x200001e2

080058ac <VL53L1_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b086      	sub	sp, #24
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	607a      	str	r2, [r7, #4]
 80058b6:	603b      	str	r3, [r7, #0]
 80058b8:	460b      	mov	r3, r1
 80058ba:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 80058bc:	2300      	movs	r3, #0
 80058be:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 80058c0:	897b      	ldrh	r3, [r7, #10]
 80058c2:	0a1b      	lsrs	r3, r3, #8
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	b2da      	uxtb	r2, r3
 80058c8:	4b11      	ldr	r3, [pc, #68]	; (8005910 <VL53L1_ReadMulti+0x64>)
 80058ca:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 80058cc:	897b      	ldrh	r3, [r7, #10]
 80058ce:	b2da      	uxtb	r2, r3
 80058d0:	4b0f      	ldr	r3, [pc, #60]	; (8005910 <VL53L1_ReadMulti+0x64>)
 80058d2:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80058d4:	2202      	movs	r2, #2
 80058d6:	490e      	ldr	r1, [pc, #56]	; (8005910 <VL53L1_ReadMulti+0x64>)
 80058d8:	68f8      	ldr	r0, [r7, #12]
 80058da:	f7ff ff6b 	bl	80057b4 <_I2CWrite>
 80058de:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d002      	beq.n	80058ec <VL53L1_ReadMulti+0x40>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80058e6:	23f3      	movs	r3, #243	; 0xf3
 80058e8:	75fb      	strb	r3, [r7, #23]
        goto done;
 80058ea:	e00a      	b.n	8005902 <VL53L1_ReadMulti+0x56>
    }
    status_int = _I2CRead(Dev, pdata, count);
 80058ec:	683a      	ldr	r2, [r7, #0]
 80058ee:	6879      	ldr	r1, [r7, #4]
 80058f0:	68f8      	ldr	r0, [r7, #12]
 80058f2:	f7ff ff80 	bl	80057f6 <_I2CRead>
 80058f6:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d001      	beq.n	8005902 <VL53L1_ReadMulti+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80058fe:	23f3      	movs	r3, #243	; 0xf3
 8005900:	75fb      	strb	r3, [r7, #23]
    }
done:
    VL53L1_PutI2cBus();
    return Status;
 8005902:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005906:	4618      	mov	r0, r3
 8005908:	3718      	adds	r7, #24
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	200001e0 	.word	0x200001e0

08005914 <VL53L1_WrByte>:

VL53L1_Error VL53L1_WrByte(VL53L1_DEV Dev, uint16_t index, uint8_t data) {
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	460b      	mov	r3, r1
 800591e:	807b      	strh	r3, [r7, #2]
 8005920:	4613      	mov	r3, r2
 8005922:	707b      	strb	r3, [r7, #1]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8005924:	2300      	movs	r3, #0
 8005926:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8005928:	887b      	ldrh	r3, [r7, #2]
 800592a:	0a1b      	lsrs	r3, r3, #8
 800592c:	b29b      	uxth	r3, r3
 800592e:	b2da      	uxtb	r2, r3
 8005930:	4b0c      	ldr	r3, [pc, #48]	; (8005964 <VL53L1_WrByte+0x50>)
 8005932:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8005934:	887b      	ldrh	r3, [r7, #2]
 8005936:	b2da      	uxtb	r2, r3
 8005938:	4b0a      	ldr	r3, [pc, #40]	; (8005964 <VL53L1_WrByte+0x50>)
 800593a:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 800593c:	4a09      	ldr	r2, [pc, #36]	; (8005964 <VL53L1_WrByte+0x50>)
 800593e:	787b      	ldrb	r3, [r7, #1]
 8005940:	7093      	strb	r3, [r2, #2]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8005942:	2203      	movs	r2, #3
 8005944:	4907      	ldr	r1, [pc, #28]	; (8005964 <VL53L1_WrByte+0x50>)
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f7ff ff34 	bl	80057b4 <_I2CWrite>
 800594c:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d001      	beq.n	8005958 <VL53L1_WrByte+0x44>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8005954:	23f3      	movs	r3, #243	; 0xf3
 8005956:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 8005958:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800595c:	4618      	mov	r0, r3
 800595e:	3710      	adds	r7, #16
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	200001e0 	.word	0x200001e0

08005968 <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 8005968:	b580      	push	{r7, lr}
 800596a:	b086      	sub	sp, #24
 800596c:	af00      	add	r7, sp, #0
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	460b      	mov	r3, r1
 8005972:	607a      	str	r2, [r7, #4]
 8005974:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8005976:	2300      	movs	r3, #0
 8005978:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 800597a:	897b      	ldrh	r3, [r7, #10]
 800597c:	0a1b      	lsrs	r3, r3, #8
 800597e:	b29b      	uxth	r3, r3
 8005980:	b2da      	uxtb	r2, r3
 8005982:	4b11      	ldr	r3, [pc, #68]	; (80059c8 <VL53L1_RdByte+0x60>)
 8005984:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8005986:	897b      	ldrh	r3, [r7, #10]
 8005988:	b2da      	uxtb	r2, r3
 800598a:	4b0f      	ldr	r3, [pc, #60]	; (80059c8 <VL53L1_RdByte+0x60>)
 800598c:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800598e:	2202      	movs	r2, #2
 8005990:	490d      	ldr	r1, [pc, #52]	; (80059c8 <VL53L1_RdByte+0x60>)
 8005992:	68f8      	ldr	r0, [r7, #12]
 8005994:	f7ff ff0e 	bl	80057b4 <_I2CWrite>
 8005998:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d002      	beq.n	80059a6 <VL53L1_RdByte+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80059a0:	23f3      	movs	r3, #243	; 0xf3
 80059a2:	75fb      	strb	r3, [r7, #23]
        goto done;
 80059a4:	e00a      	b.n	80059bc <VL53L1_RdByte+0x54>
    }
    status_int = _I2CRead(Dev, data, 1);
 80059a6:	2201      	movs	r2, #1
 80059a8:	6879      	ldr	r1, [r7, #4]
 80059aa:	68f8      	ldr	r0, [r7, #12]
 80059ac:	f7ff ff23 	bl	80057f6 <_I2CRead>
 80059b0:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d001      	beq.n	80059bc <VL53L1_RdByte+0x54>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80059b8:	23f3      	movs	r3, #243	; 0xf3
 80059ba:	75fb      	strb	r3, [r7, #23]
    }
done:
    VL53L1_PutI2cBus();
    return Status;
 80059bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3718      	adds	r7, #24
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	200001e0 	.word	0x200001e0

080059cc <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b086      	sub	sp, #24
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	60f8      	str	r0, [r7, #12]
 80059d4:	460b      	mov	r3, r1
 80059d6:	607a      	str	r2, [r7, #4]
 80059d8:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 80059da:	2300      	movs	r3, #0
 80059dc:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 80059de:	897b      	ldrh	r3, [r7, #10]
 80059e0:	0a1b      	lsrs	r3, r3, #8
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	b2da      	uxtb	r2, r3
 80059e6:	4b18      	ldr	r3, [pc, #96]	; (8005a48 <VL53L1_RdWord+0x7c>)
 80059e8:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 80059ea:	897b      	ldrh	r3, [r7, #10]
 80059ec:	b2da      	uxtb	r2, r3
 80059ee:	4b16      	ldr	r3, [pc, #88]	; (8005a48 <VL53L1_RdWord+0x7c>)
 80059f0:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80059f2:	2202      	movs	r2, #2
 80059f4:	4914      	ldr	r1, [pc, #80]	; (8005a48 <VL53L1_RdWord+0x7c>)
 80059f6:	68f8      	ldr	r0, [r7, #12]
 80059f8:	f7ff fedc 	bl	80057b4 <_I2CWrite>
 80059fc:	6138      	str	r0, [r7, #16]

    if( status_int ){
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d002      	beq.n	8005a0a <VL53L1_RdWord+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8005a04:	23f3      	movs	r3, #243	; 0xf3
 8005a06:	75fb      	strb	r3, [r7, #23]
        goto done;
 8005a08:	e017      	b.n	8005a3a <VL53L1_RdWord+0x6e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8005a0a:	2202      	movs	r2, #2
 8005a0c:	490e      	ldr	r1, [pc, #56]	; (8005a48 <VL53L1_RdWord+0x7c>)
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	f7ff fef1 	bl	80057f6 <_I2CRead>
 8005a14:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d002      	beq.n	8005a22 <VL53L1_RdWord+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8005a1c:	23f3      	movs	r3, #243	; 0xf3
 8005a1e:	75fb      	strb	r3, [r7, #23]
        goto done;
 8005a20:	e00b      	b.n	8005a3a <VL53L1_RdWord+0x6e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8005a22:	4b09      	ldr	r3, [pc, #36]	; (8005a48 <VL53L1_RdWord+0x7c>)
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	021b      	lsls	r3, r3, #8
 8005a2a:	b29a      	uxth	r2, r3
 8005a2c:	4b06      	ldr	r3, [pc, #24]	; (8005a48 <VL53L1_RdWord+0x7c>)
 8005a2e:	785b      	ldrb	r3, [r3, #1]
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	4413      	add	r3, r2
 8005a34:	b29a      	uxth	r2, r3
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	801a      	strh	r2, [r3, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
 8005a3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3718      	adds	r7, #24
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	200001e0 	.word	0x200001e0

08005a4c <VL53L1_GetTickCount>:
    return Status;
}

VL53L1_Error VL53L1_GetTickCount(
	uint32_t *ptick_count_ms)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b085      	sub	sp, #20
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]

    /* Returns current tick count in [ms] */

	VL53L1_Error status  = VL53L1_ERROR_NONE;
 8005a54:	2300      	movs	r3, #0
 8005a56:	73fb      	strb	r3, [r7, #15]

	//*ptick_count_ms = timeGetTime();
	*ptick_count_ms = 0;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	601a      	str	r2, [r3, #0]
		VL53L1_TRACE_LEVEL_DEBUG,
		"VL53L1_GetTickCount() = %5u ms;\n",
	*ptick_count_ms);
#endif

	return status;
 8005a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3714      	adds	r7, #20
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr

08005a6e <VL53L1_WaitMs>:

	trace_print(VL53L1_TRACE_LEVEL_INFO, "VL53L1_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53L1_ERROR_NONE;
}

VL53L1_Error VL53L1_WaitMs(VL53L1_Dev_t *pdev, int32_t wait_ms){
 8005a6e:	b580      	push	{r7, lr}
 8005a70:	b082      	sub	sp, #8
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	6078      	str	r0, [r7, #4]
 8005a76:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_ms);
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f000 f8f2 	bl	8005c64 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3708      	adds	r7, #8
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}
	...

08005a8c <VL53L1_WaitUs>:

VL53L1_Error VL53L1_WaitUs(VL53L1_Dev_t *pdev, int32_t wait_us){
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b082      	sub	sp, #8
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_us/1000);
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	4a06      	ldr	r2, [pc, #24]	; (8005ab4 <VL53L1_WaitUs+0x28>)
 8005a9a:	fb82 1203 	smull	r1, r2, r2, r3
 8005a9e:	1192      	asrs	r2, r2, #6
 8005aa0:	17db      	asrs	r3, r3, #31
 8005aa2:	1ad3      	subs	r3, r2, r3
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f000 f8dd 	bl	8005c64 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 8005aaa:	2300      	movs	r3, #0
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3708      	adds	r7, #8
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}
 8005ab4:	10624dd3 	.word	0x10624dd3

08005ab8 <VL53L1_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 8005ab8:	b590      	push	{r4, r7, lr}
 8005aba:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	f107 040c 	add.w	r4, r7, #12
 8005ac4:	6020      	str	r0, [r4, #0]
 8005ac6:	f107 0008 	add.w	r0, r7, #8
 8005aca:	6001      	str	r1, [r0, #0]
 8005acc:	4619      	mov	r1, r3
 8005ace:	1dbb      	adds	r3, r7, #6
 8005ad0:	801a      	strh	r2, [r3, #0]
 8005ad2:	1d7b      	adds	r3, r7, #5
 8005ad4:	460a      	mov	r2, r1
 8005ad6:	701a      	strb	r2, [r3, #0]
	 *          value,
	 *          mask,
	 *          poll_delay_ms);
	 */

	VL53L1_Error status         = VL53L1_ERROR_NONE;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
	uint32_t     start_time_ms = 0;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	uint32_t     current_time_ms = 0;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	uint32_t     polling_time_ms = 0;
 8005aea:	2300      	movs	r3, #0
 8005aec:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	uint8_t      byte_value      = 0;
 8005af0:	2300      	movs	r3, #0
 8005af2:	f887 3213 	strb.w	r3, [r7, #531]	; 0x213
	uint8_t      found           = 0;
 8005af6:	2300      	movs	r3, #0
 8005af8:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
#ifdef PAL_EXTENDED
	VL53L1_get_register_name(
			index,
			register_name);
#else
	VL53L1_COPYSTRING(register_name, "");
 8005afc:	f107 0310 	add.w	r3, r7, #16
 8005b00:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005b04:	4935      	ldr	r1, [pc, #212]	; (8005bdc <VL53L1_WaitValueMaskEx+0x124>)
 8005b06:	4618      	mov	r0, r3
 8005b08:	f004 f908 	bl	8009d1c <strncpy>
    trace_i2c("WaitValueMaskEx(%5d, %s, 0x%02X, 0x%02X, %5d);\n",
    		     timeout_ms, register_name, value, mask, poll_delay_ms);

	/* calculate time limit in absolute time */

	 VL53L1_GetTickCount(&start_time_ms);
 8005b0c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8005b10:	4618      	mov	r0, r3
 8005b12:	f7ff ff9b 	bl	8005a4c <VL53L1_GetTickCount>
	VL53L1_set_trace_functions(VL53L1_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53L1_ERROR_NONE) &&
 8005b16:	e03f      	b.n	8005b98 <VL53L1_WaitValueMaskEx+0xe0>
		   (polling_time_ms < timeout_ms) &&
		   (found == 0)) {

		if (status == VL53L1_ERROR_NONE)
 8005b18:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d10b      	bne.n	8005b38 <VL53L1_WaitValueMaskEx+0x80>
			status = VL53L1_RdByte(
 8005b20:	f207 2213 	addw	r2, r7, #531	; 0x213
 8005b24:	1dbb      	adds	r3, r7, #6
 8005b26:	8819      	ldrh	r1, [r3, #0]
 8005b28:	f107 030c 	add.w	r3, r7, #12
 8005b2c:	6818      	ldr	r0, [r3, #0]
 8005b2e:	f7ff ff1b 	bl	8005968 <VL53L1_RdByte>
 8005b32:	4603      	mov	r3, r0
 8005b34:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
							pdev,
							index,
							&byte_value);

		if ((byte_value & mask) == value)
 8005b38:	f897 2213 	ldrb.w	r2, [r7, #531]	; 0x213
 8005b3c:	f897 3238 	ldrb.w	r3, [r7, #568]	; 0x238
 8005b40:	4013      	ands	r3, r2
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	1d7a      	adds	r2, r7, #5
 8005b46:	7812      	ldrb	r2, [r2, #0]
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d102      	bne.n	8005b52 <VL53L1_WaitValueMaskEx+0x9a>
			found = 1;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f

		if (status == VL53L1_ERROR_NONE  &&
 8005b52:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d112      	bne.n	8005b80 <VL53L1_WaitValueMaskEx+0xc8>
 8005b5a:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d10e      	bne.n	8005b80 <VL53L1_WaitValueMaskEx+0xc8>
			found == 0 &&
 8005b62:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d00a      	beq.n	8005b80 <VL53L1_WaitValueMaskEx+0xc8>
			poll_delay_ms > 0)
			status = VL53L1_WaitMs(
 8005b6a:	f8d7 223c 	ldr.w	r2, [r7, #572]	; 0x23c
 8005b6e:	f107 030c 	add.w	r3, r7, #12
 8005b72:	4611      	mov	r1, r2
 8005b74:	6818      	ldr	r0, [r3, #0]
 8005b76:	f7ff ff7a 	bl	8005a6e <VL53L1_WaitMs>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
					pdev,
					poll_delay_ms);

		/* Update polling time (Compare difference rather than absolute to
		negate 32bit wrap around issue) */
		VL53L1_GetTickCount(&current_time_ms);
 8005b80:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8005b84:	4618      	mov	r0, r3
 8005b86:	f7ff ff61 	bl	8005a4c <VL53L1_GetTickCount>
		polling_time_ms = current_time_ms - start_time_ms;
 8005b8a:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 8005b8e:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8005b92:	1ad3      	subs	r3, r2, r3
 8005b94:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	while ((status == VL53L1_ERROR_NONE) &&
 8005b98:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d10a      	bne.n	8005bb6 <VL53L1_WaitValueMaskEx+0xfe>
 8005ba0:	f107 0308 	add.w	r3, r7, #8
 8005ba4:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d203      	bcs.n	8005bb6 <VL53L1_WaitValueMaskEx+0xfe>
		   (polling_time_ms < timeout_ms) &&
 8005bae:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d0b0      	beq.n	8005b18 <VL53L1_WaitValueMaskEx+0x60>
#ifdef VL53L1_LOG_ENABLE
	/* Restore function logging */
	VL53L1_set_trace_functions(trace_functions);
#endif

	if (found == 0 && status == VL53L1_ERROR_NONE)
 8005bb6:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d106      	bne.n	8005bcc <VL53L1_WaitValueMaskEx+0x114>
 8005bbe:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d102      	bne.n	8005bcc <VL53L1_WaitValueMaskEx+0x114>
		status = VL53L1_ERROR_TIME_OUT;
 8005bc6:	23f9      	movs	r3, #249	; 0xf9
 8005bc8:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227

	return status;
 8005bcc:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f507 770b 	add.w	r7, r7, #556	; 0x22c
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd90      	pop	{r4, r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	0800a590 	.word	0x0800a590

08005be0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005be4:	4a0e      	ldr	r2, [pc, #56]	; (8005c20 <HAL_Init+0x40>)
 8005be6:	4b0e      	ldr	r3, [pc, #56]	; (8005c20 <HAL_Init+0x40>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005bee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005bf0:	4a0b      	ldr	r2, [pc, #44]	; (8005c20 <HAL_Init+0x40>)
 8005bf2:	4b0b      	ldr	r3, [pc, #44]	; (8005c20 <HAL_Init+0x40>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005bfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005bfc:	4a08      	ldr	r2, [pc, #32]	; (8005c20 <HAL_Init+0x40>)
 8005bfe:	4b08      	ldr	r3, [pc, #32]	; (8005c20 <HAL_Init+0x40>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c08:	2003      	movs	r0, #3
 8005c0a:	f000 f917 	bl	8005e3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005c0e:	2000      	movs	r0, #0
 8005c10:	f003 fcea 	bl	80095e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005c14:	f003 fbee 	bl	80093f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005c18:	2300      	movs	r3, #0
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	40023c00 	.word	0x40023c00

08005c24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005c24:	b480      	push	{r7}
 8005c26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005c28:	4b06      	ldr	r3, [pc, #24]	; (8005c44 <HAL_IncTick+0x20>)
 8005c2a:	781b      	ldrb	r3, [r3, #0]
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	4b06      	ldr	r3, [pc, #24]	; (8005c48 <HAL_IncTick+0x24>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4413      	add	r3, r2
 8005c34:	4a04      	ldr	r2, [pc, #16]	; (8005c48 <HAL_IncTick+0x24>)
 8005c36:	6013      	str	r3, [r2, #0]
}
 8005c38:	bf00      	nop
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop
 8005c44:	20000020 	.word	0x20000020
 8005c48:	200002e0 	.word	0x200002e0

08005c4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	af00      	add	r7, sp, #0
  return uwTick;
 8005c50:	4b03      	ldr	r3, [pc, #12]	; (8005c60 <HAL_GetTick+0x14>)
 8005c52:	681b      	ldr	r3, [r3, #0]
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr
 8005c5e:	bf00      	nop
 8005c60:	200002e0 	.word	0x200002e0

08005c64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b084      	sub	sp, #16
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005c6c:	f7ff ffee 	bl	8005c4c <HAL_GetTick>
 8005c70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c7c:	d005      	beq.n	8005c8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005c7e:	4b09      	ldr	r3, [pc, #36]	; (8005ca4 <HAL_Delay+0x40>)
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	461a      	mov	r2, r3
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	4413      	add	r3, r2
 8005c88:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005c8a:	bf00      	nop
 8005c8c:	f7ff ffde 	bl	8005c4c <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	1ad2      	subs	r2, r2, r3
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d3f7      	bcc.n	8005c8c <HAL_Delay+0x28>
  {
  }
}
 8005c9c:	bf00      	nop
 8005c9e:	3710      	adds	r7, #16
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}
 8005ca4:	20000020 	.word	0x20000020

08005ca8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b085      	sub	sp, #20
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f003 0307 	and.w	r3, r3, #7
 8005cb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005cb8:	4b0c      	ldr	r3, [pc, #48]	; (8005cec <NVIC_SetPriorityGrouping+0x44>)
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005cbe:	68ba      	ldr	r2, [r7, #8]
 8005cc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005cd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005cd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005cda:	4a04      	ldr	r2, [pc, #16]	; (8005cec <NVIC_SetPriorityGrouping+0x44>)
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	60d3      	str	r3, [r2, #12]
}
 8005ce0:	bf00      	nop
 8005ce2:	3714      	adds	r7, #20
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr
 8005cec:	e000ed00 	.word	0xe000ed00

08005cf0 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005cf4:	4b04      	ldr	r3, [pc, #16]	; (8005d08 <NVIC_GetPriorityGrouping+0x18>)
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	0a1b      	lsrs	r3, r3, #8
 8005cfa:	f003 0307 	and.w	r3, r3, #7
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr
 8005d08:	e000ed00 	.word	0xe000ed00

08005d0c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	4603      	mov	r3, r0
 8005d14:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8005d16:	4909      	ldr	r1, [pc, #36]	; (8005d3c <NVIC_EnableIRQ+0x30>)
 8005d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d1c:	095b      	lsrs	r3, r3, #5
 8005d1e:	79fa      	ldrb	r2, [r7, #7]
 8005d20:	f002 021f 	and.w	r2, r2, #31
 8005d24:	2001      	movs	r0, #1
 8005d26:	fa00 f202 	lsl.w	r2, r0, r2
 8005d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005d2e:	bf00      	nop
 8005d30:	370c      	adds	r7, #12
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	e000e100 	.word	0xe000e100

08005d40 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	4603      	mov	r3, r0
 8005d48:	6039      	str	r1, [r7, #0]
 8005d4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8005d4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	da0b      	bge.n	8005d6c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d54:	490d      	ldr	r1, [pc, #52]	; (8005d8c <NVIC_SetPriority+0x4c>)
 8005d56:	79fb      	ldrb	r3, [r7, #7]
 8005d58:	f003 030f 	and.w	r3, r3, #15
 8005d5c:	3b04      	subs	r3, #4
 8005d5e:	683a      	ldr	r2, [r7, #0]
 8005d60:	b2d2      	uxtb	r2, r2
 8005d62:	0112      	lsls	r2, r2, #4
 8005d64:	b2d2      	uxtb	r2, r2
 8005d66:	440b      	add	r3, r1
 8005d68:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d6a:	e009      	b.n	8005d80 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d6c:	4908      	ldr	r1, [pc, #32]	; (8005d90 <NVIC_SetPriority+0x50>)
 8005d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d72:	683a      	ldr	r2, [r7, #0]
 8005d74:	b2d2      	uxtb	r2, r2
 8005d76:	0112      	lsls	r2, r2, #4
 8005d78:	b2d2      	uxtb	r2, r2
 8005d7a:	440b      	add	r3, r1
 8005d7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005d80:	bf00      	nop
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr
 8005d8c:	e000ed00 	.word	0xe000ed00
 8005d90:	e000e100 	.word	0xe000e100

08005d94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b089      	sub	sp, #36	; 0x24
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f003 0307 	and.w	r3, r3, #7
 8005da6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	f1c3 0307 	rsb	r3, r3, #7
 8005dae:	2b04      	cmp	r3, #4
 8005db0:	bf28      	it	cs
 8005db2:	2304      	movcs	r3, #4
 8005db4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005db6:	69fb      	ldr	r3, [r7, #28]
 8005db8:	3304      	adds	r3, #4
 8005dba:	2b06      	cmp	r3, #6
 8005dbc:	d902      	bls.n	8005dc4 <NVIC_EncodePriority+0x30>
 8005dbe:	69fb      	ldr	r3, [r7, #28]
 8005dc0:	3b03      	subs	r3, #3
 8005dc2:	e000      	b.n	8005dc6 <NVIC_EncodePriority+0x32>
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dc8:	2201      	movs	r2, #1
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd0:	1e5a      	subs	r2, r3, #1
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	401a      	ands	r2, r3
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005dda:	2101      	movs	r1, #1
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	fa01 f303 	lsl.w	r3, r1, r3
 8005de2:	1e59      	subs	r1, r3, #1
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005de8:	4313      	orrs	r3, r2
         );
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3724      	adds	r7, #36	; 0x24
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr
	...

08005df8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b082      	sub	sp, #8
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	3b01      	subs	r3, #1
 8005e04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e08:	d301      	bcc.n	8005e0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e00f      	b.n	8005e2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e0e:	4a0a      	ldr	r2, [pc, #40]	; (8005e38 <SysTick_Config+0x40>)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	3b01      	subs	r3, #1
 8005e14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e16:	210f      	movs	r1, #15
 8005e18:	f04f 30ff 	mov.w	r0, #4294967295
 8005e1c:	f7ff ff90 	bl	8005d40 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e20:	4b05      	ldr	r3, [pc, #20]	; (8005e38 <SysTick_Config+0x40>)
 8005e22:	2200      	movs	r2, #0
 8005e24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e26:	4b04      	ldr	r3, [pc, #16]	; (8005e38 <SysTick_Config+0x40>)
 8005e28:	2207      	movs	r2, #7
 8005e2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3708      	adds	r7, #8
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	e000e010 	.word	0xe000e010

08005e3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b082      	sub	sp, #8
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f7ff ff2f 	bl	8005ca8 <NVIC_SetPriorityGrouping>
}
 8005e4a:	bf00      	nop
 8005e4c:	3708      	adds	r7, #8
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}

08005e52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005e52:	b580      	push	{r7, lr}
 8005e54:	b086      	sub	sp, #24
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	4603      	mov	r3, r0
 8005e5a:	60b9      	str	r1, [r7, #8]
 8005e5c:	607a      	str	r2, [r7, #4]
 8005e5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005e60:	2300      	movs	r3, #0
 8005e62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e64:	f7ff ff44 	bl	8005cf0 <NVIC_GetPriorityGrouping>
 8005e68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e6a:	687a      	ldr	r2, [r7, #4]
 8005e6c:	68b9      	ldr	r1, [r7, #8]
 8005e6e:	6978      	ldr	r0, [r7, #20]
 8005e70:	f7ff ff90 	bl	8005d94 <NVIC_EncodePriority>
 8005e74:	4602      	mov	r2, r0
 8005e76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e7a:	4611      	mov	r1, r2
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f7ff ff5f 	bl	8005d40 <NVIC_SetPriority>
}
 8005e82:	bf00      	nop
 8005e84:	3718      	adds	r7, #24
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}

08005e8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b082      	sub	sp, #8
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	4603      	mov	r3, r0
 8005e92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f7ff ff37 	bl	8005d0c <NVIC_EnableIRQ>
}
 8005e9e:	bf00      	nop
 8005ea0:	3708      	adds	r7, #8
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005ea6:	b580      	push	{r7, lr}
 8005ea8:	b082      	sub	sp, #8
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f7ff ffa2 	bl	8005df8 <SysTick_Config>
 8005eb4:	4603      	mov	r3, r0
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	3708      	adds	r7, #8
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}
	...

08005ec0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2b04      	cmp	r3, #4
 8005ecc:	d106      	bne.n	8005edc <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8005ece:	4a09      	ldr	r2, [pc, #36]	; (8005ef4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005ed0:	4b08      	ldr	r3, [pc, #32]	; (8005ef4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f043 0304 	orr.w	r3, r3, #4
 8005ed8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8005eda:	e005      	b.n	8005ee8 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8005edc:	4a05      	ldr	r2, [pc, #20]	; (8005ef4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005ede:	4b05      	ldr	r3, [pc, #20]	; (8005ef4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f023 0304 	bic.w	r3, r3, #4
 8005ee6:	6013      	str	r3, [r2, #0]
}
 8005ee8:	bf00      	nop
 8005eea:	370c      	adds	r7, #12
 8005eec:	46bd      	mov	sp, r7
 8005eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef2:	4770      	bx	lr
 8005ef4:	e000e010 	.word	0xe000e010

08005ef8 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8005efc:	f000 f802 	bl	8005f04 <HAL_SYSTICK_Callback>
}
 8005f00:	bf00      	nop
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8005f04:	b480      	push	{r7}
 8005f06:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8005f08:	bf00      	nop
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
	...

08005f14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b089      	sub	sp, #36	; 0x24
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005f22:	2300      	movs	r3, #0
 8005f24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005f26:	2300      	movs	r3, #0
 8005f28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	61fb      	str	r3, [r7, #28]
 8005f2e:	e159      	b.n	80061e4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005f30:	2201      	movs	r2, #1
 8005f32:	69fb      	ldr	r3, [r7, #28]
 8005f34:	fa02 f303 	lsl.w	r3, r2, r3
 8005f38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	4013      	ands	r3, r2
 8005f42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	f040 8148 	bne.w	80061de <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	2b02      	cmp	r3, #2
 8005f54:	d003      	beq.n	8005f5e <HAL_GPIO_Init+0x4a>
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	2b12      	cmp	r3, #18
 8005f5c:	d123      	bne.n	8005fa6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	08da      	lsrs	r2, r3, #3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	3208      	adds	r2, #8
 8005f66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	f003 0307 	and.w	r3, r3, #7
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	220f      	movs	r2, #15
 8005f76:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7a:	43db      	mvns	r3, r3
 8005f7c:	69ba      	ldr	r2, [r7, #24]
 8005f7e:	4013      	ands	r3, r2
 8005f80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	691a      	ldr	r2, [r3, #16]
 8005f86:	69fb      	ldr	r3, [r7, #28]
 8005f88:	f003 0307 	and.w	r3, r3, #7
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f92:	69ba      	ldr	r2, [r7, #24]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	08da      	lsrs	r2, r3, #3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	3208      	adds	r2, #8
 8005fa0:	69b9      	ldr	r1, [r7, #24]
 8005fa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	005b      	lsls	r3, r3, #1
 8005fb0:	2203      	movs	r2, #3
 8005fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb6:	43db      	mvns	r3, r3
 8005fb8:	69ba      	ldr	r2, [r7, #24]
 8005fba:	4013      	ands	r3, r2
 8005fbc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	f003 0203 	and.w	r2, r3, #3
 8005fc6:	69fb      	ldr	r3, [r7, #28]
 8005fc8:	005b      	lsls	r3, r3, #1
 8005fca:	fa02 f303 	lsl.w	r3, r2, r3
 8005fce:	69ba      	ldr	r2, [r7, #24]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	69ba      	ldr	r2, [r7, #24]
 8005fd8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d00b      	beq.n	8005ffa <HAL_GPIO_Init+0xe6>
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	2b02      	cmp	r3, #2
 8005fe8:	d007      	beq.n	8005ffa <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005fee:	2b11      	cmp	r3, #17
 8005ff0:	d003      	beq.n	8005ffa <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	2b12      	cmp	r3, #18
 8005ff8:	d130      	bne.n	800605c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	005b      	lsls	r3, r3, #1
 8006004:	2203      	movs	r2, #3
 8006006:	fa02 f303 	lsl.w	r3, r2, r3
 800600a:	43db      	mvns	r3, r3
 800600c:	69ba      	ldr	r2, [r7, #24]
 800600e:	4013      	ands	r3, r2
 8006010:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	68da      	ldr	r2, [r3, #12]
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	005b      	lsls	r3, r3, #1
 800601a:	fa02 f303 	lsl.w	r3, r2, r3
 800601e:	69ba      	ldr	r2, [r7, #24]
 8006020:	4313      	orrs	r3, r2
 8006022:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	69ba      	ldr	r2, [r7, #24]
 8006028:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006030:	2201      	movs	r2, #1
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	fa02 f303 	lsl.w	r3, r2, r3
 8006038:	43db      	mvns	r3, r3
 800603a:	69ba      	ldr	r2, [r7, #24]
 800603c:	4013      	ands	r3, r2
 800603e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	091b      	lsrs	r3, r3, #4
 8006046:	f003 0201 	and.w	r2, r3, #1
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	fa02 f303 	lsl.w	r3, r2, r3
 8006050:	69ba      	ldr	r2, [r7, #24]
 8006052:	4313      	orrs	r3, r2
 8006054:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	69ba      	ldr	r2, [r7, #24]
 800605a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	005b      	lsls	r3, r3, #1
 8006066:	2203      	movs	r2, #3
 8006068:	fa02 f303 	lsl.w	r3, r2, r3
 800606c:	43db      	mvns	r3, r3
 800606e:	69ba      	ldr	r2, [r7, #24]
 8006070:	4013      	ands	r3, r2
 8006072:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	689a      	ldr	r2, [r3, #8]
 8006078:	69fb      	ldr	r3, [r7, #28]
 800607a:	005b      	lsls	r3, r3, #1
 800607c:	fa02 f303 	lsl.w	r3, r2, r3
 8006080:	69ba      	ldr	r2, [r7, #24]
 8006082:	4313      	orrs	r3, r2
 8006084:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	69ba      	ldr	r2, [r7, #24]
 800608a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006094:	2b00      	cmp	r3, #0
 8006096:	f000 80a2 	beq.w	80061de <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800609a:	2300      	movs	r3, #0
 800609c:	60fb      	str	r3, [r7, #12]
 800609e:	4a56      	ldr	r2, [pc, #344]	; (80061f8 <HAL_GPIO_Init+0x2e4>)
 80060a0:	4b55      	ldr	r3, [pc, #340]	; (80061f8 <HAL_GPIO_Init+0x2e4>)
 80060a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80060a8:	6453      	str	r3, [r2, #68]	; 0x44
 80060aa:	4b53      	ldr	r3, [pc, #332]	; (80061f8 <HAL_GPIO_Init+0x2e4>)
 80060ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060b2:	60fb      	str	r3, [r7, #12]
 80060b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80060b6:	4a51      	ldr	r2, [pc, #324]	; (80061fc <HAL_GPIO_Init+0x2e8>)
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	089b      	lsrs	r3, r3, #2
 80060bc:	3302      	adds	r3, #2
 80060be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	f003 0303 	and.w	r3, r3, #3
 80060ca:	009b      	lsls	r3, r3, #2
 80060cc:	220f      	movs	r2, #15
 80060ce:	fa02 f303 	lsl.w	r3, r2, r3
 80060d2:	43db      	mvns	r3, r3
 80060d4:	69ba      	ldr	r2, [r7, #24]
 80060d6:	4013      	ands	r3, r2
 80060d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4a48      	ldr	r2, [pc, #288]	; (8006200 <HAL_GPIO_Init+0x2ec>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d019      	beq.n	8006116 <HAL_GPIO_Init+0x202>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a47      	ldr	r2, [pc, #284]	; (8006204 <HAL_GPIO_Init+0x2f0>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d013      	beq.n	8006112 <HAL_GPIO_Init+0x1fe>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4a46      	ldr	r2, [pc, #280]	; (8006208 <HAL_GPIO_Init+0x2f4>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d00d      	beq.n	800610e <HAL_GPIO_Init+0x1fa>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a45      	ldr	r2, [pc, #276]	; (800620c <HAL_GPIO_Init+0x2f8>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d007      	beq.n	800610a <HAL_GPIO_Init+0x1f6>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a44      	ldr	r2, [pc, #272]	; (8006210 <HAL_GPIO_Init+0x2fc>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d101      	bne.n	8006106 <HAL_GPIO_Init+0x1f2>
 8006102:	2304      	movs	r3, #4
 8006104:	e008      	b.n	8006118 <HAL_GPIO_Init+0x204>
 8006106:	2307      	movs	r3, #7
 8006108:	e006      	b.n	8006118 <HAL_GPIO_Init+0x204>
 800610a:	2303      	movs	r3, #3
 800610c:	e004      	b.n	8006118 <HAL_GPIO_Init+0x204>
 800610e:	2302      	movs	r3, #2
 8006110:	e002      	b.n	8006118 <HAL_GPIO_Init+0x204>
 8006112:	2301      	movs	r3, #1
 8006114:	e000      	b.n	8006118 <HAL_GPIO_Init+0x204>
 8006116:	2300      	movs	r3, #0
 8006118:	69fa      	ldr	r2, [r7, #28]
 800611a:	f002 0203 	and.w	r2, r2, #3
 800611e:	0092      	lsls	r2, r2, #2
 8006120:	4093      	lsls	r3, r2
 8006122:	69ba      	ldr	r2, [r7, #24]
 8006124:	4313      	orrs	r3, r2
 8006126:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006128:	4934      	ldr	r1, [pc, #208]	; (80061fc <HAL_GPIO_Init+0x2e8>)
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	089b      	lsrs	r3, r3, #2
 800612e:	3302      	adds	r3, #2
 8006130:	69ba      	ldr	r2, [r7, #24]
 8006132:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006136:	4b37      	ldr	r3, [pc, #220]	; (8006214 <HAL_GPIO_Init+0x300>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	43db      	mvns	r3, r3
 8006140:	69ba      	ldr	r2, [r7, #24]
 8006142:	4013      	ands	r3, r2
 8006144:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800614e:	2b00      	cmp	r3, #0
 8006150:	d003      	beq.n	800615a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006152:	69ba      	ldr	r2, [r7, #24]
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	4313      	orrs	r3, r2
 8006158:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800615a:	4a2e      	ldr	r2, [pc, #184]	; (8006214 <HAL_GPIO_Init+0x300>)
 800615c:	69bb      	ldr	r3, [r7, #24]
 800615e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006160:	4b2c      	ldr	r3, [pc, #176]	; (8006214 <HAL_GPIO_Init+0x300>)
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	43db      	mvns	r3, r3
 800616a:	69ba      	ldr	r2, [r7, #24]
 800616c:	4013      	ands	r3, r2
 800616e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006178:	2b00      	cmp	r3, #0
 800617a:	d003      	beq.n	8006184 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800617c:	69ba      	ldr	r2, [r7, #24]
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	4313      	orrs	r3, r2
 8006182:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006184:	4a23      	ldr	r2, [pc, #140]	; (8006214 <HAL_GPIO_Init+0x300>)
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800618a:	4b22      	ldr	r3, [pc, #136]	; (8006214 <HAL_GPIO_Init+0x300>)
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	43db      	mvns	r3, r3
 8006194:	69ba      	ldr	r2, [r7, #24]
 8006196:	4013      	ands	r3, r2
 8006198:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d003      	beq.n	80061ae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80061a6:	69ba      	ldr	r2, [r7, #24]
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	4313      	orrs	r3, r2
 80061ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80061ae:	4a19      	ldr	r2, [pc, #100]	; (8006214 <HAL_GPIO_Init+0x300>)
 80061b0:	69bb      	ldr	r3, [r7, #24]
 80061b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80061b4:	4b17      	ldr	r3, [pc, #92]	; (8006214 <HAL_GPIO_Init+0x300>)
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	43db      	mvns	r3, r3
 80061be:	69ba      	ldr	r2, [r7, #24]
 80061c0:	4013      	ands	r3, r2
 80061c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d003      	beq.n	80061d8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80061d0:	69ba      	ldr	r2, [r7, #24]
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80061d8:	4a0e      	ldr	r2, [pc, #56]	; (8006214 <HAL_GPIO_Init+0x300>)
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80061de:	69fb      	ldr	r3, [r7, #28]
 80061e0:	3301      	adds	r3, #1
 80061e2:	61fb      	str	r3, [r7, #28]
 80061e4:	69fb      	ldr	r3, [r7, #28]
 80061e6:	2b0f      	cmp	r3, #15
 80061e8:	f67f aea2 	bls.w	8005f30 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80061ec:	bf00      	nop
 80061ee:	3724      	adds	r7, #36	; 0x24
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr
 80061f8:	40023800 	.word	0x40023800
 80061fc:	40013800 	.word	0x40013800
 8006200:	40020000 	.word	0x40020000
 8006204:	40020400 	.word	0x40020400
 8006208:	40020800 	.word	0x40020800
 800620c:	40020c00 	.word	0x40020c00
 8006210:	40021000 	.word	0x40021000
 8006214:	40013c00 	.word	0x40013c00

08006218 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006218:	b480      	push	{r7}
 800621a:	b085      	sub	sp, #20
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	460b      	mov	r3, r1
 8006222:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	691a      	ldr	r2, [r3, #16]
 8006228:	887b      	ldrh	r3, [r7, #2]
 800622a:	4013      	ands	r3, r2
 800622c:	2b00      	cmp	r3, #0
 800622e:	d002      	beq.n	8006236 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006230:	2301      	movs	r3, #1
 8006232:	73fb      	strb	r3, [r7, #15]
 8006234:	e001      	b.n	800623a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006236:	2300      	movs	r3, #0
 8006238:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800623a:	7bfb      	ldrb	r3, [r7, #15]
}
 800623c:	4618      	mov	r0, r3
 800623e:	3714      	adds	r7, #20
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	460b      	mov	r3, r1
 8006252:	807b      	strh	r3, [r7, #2]
 8006254:	4613      	mov	r3, r2
 8006256:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006258:	787b      	ldrb	r3, [r7, #1]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d003      	beq.n	8006266 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800625e:	887a      	ldrh	r2, [r7, #2]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006264:	e003      	b.n	800626e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006266:	887b      	ldrh	r3, [r7, #2]
 8006268:	041a      	lsls	r2, r3, #16
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	619a      	str	r2, [r3, #24]
}
 800626e:	bf00      	nop
 8006270:	370c      	adds	r7, #12
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr
	...

0800627c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b082      	sub	sp, #8
 8006280:	af00      	add	r7, sp, #0
 8006282:	4603      	mov	r3, r0
 8006284:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006286:	4b08      	ldr	r3, [pc, #32]	; (80062a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006288:	695a      	ldr	r2, [r3, #20]
 800628a:	88fb      	ldrh	r3, [r7, #6]
 800628c:	4013      	ands	r3, r2
 800628e:	2b00      	cmp	r3, #0
 8006290:	d006      	beq.n	80062a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006292:	4a05      	ldr	r2, [pc, #20]	; (80062a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006294:	88fb      	ldrh	r3, [r7, #6]
 8006296:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006298:	88fb      	ldrh	r3, [r7, #6]
 800629a:	4618      	mov	r0, r3
 800629c:	f000 f806 	bl	80062ac <HAL_GPIO_EXTI_Callback>
  }
}
 80062a0:	bf00      	nop
 80062a2:	3708      	adds	r7, #8
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	40013c00 	.word	0x40013c00

080062ac <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	4603      	mov	r3, r0
 80062b4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80062b6:	bf00      	nop
 80062b8:	370c      	adds	r7, #12
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
	...

080062c4 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b084      	sub	sp, #16
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 80062cc:	2300      	movs	r3, #0
 80062ce:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 80062d0:	2300      	movs	r3, #0
 80062d2:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d101      	bne.n	80062de <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	e0c8      	b.n	8006470 <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d106      	bne.n	80062f8 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f003 f8d0 	bl	8009498 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2224      	movs	r2, #36	; 0x24
 80062fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	6812      	ldr	r2, [r2, #0]
 8006308:	6812      	ldr	r2, [r2, #0]
 800630a:	f022 0201 	bic.w	r2, r2, #1
 800630e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006310:	f001 faf6 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 8006314:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	4a57      	ldr	r2, [pc, #348]	; (8006478 <HAL_I2C_Init+0x1b4>)
 800631a:	fba2 2303 	umull	r2, r3, r2, r3
 800631e:	0c9b      	lsrs	r3, r3, #18
 8006320:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	68fa      	ldr	r2, [r7, #12]
 8006328:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	4952      	ldr	r1, [pc, #328]	; (800647c <HAL_I2C_Init+0x1b8>)
 8006334:	428b      	cmp	r3, r1
 8006336:	d802      	bhi.n	800633e <HAL_I2C_Init+0x7a>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	3301      	adds	r3, #1
 800633c:	e009      	b.n	8006352 <HAL_I2C_Init+0x8e>
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8006344:	fb01 f303 	mul.w	r3, r1, r3
 8006348:	494d      	ldr	r1, [pc, #308]	; (8006480 <HAL_I2C_Init+0x1bc>)
 800634a:	fba1 1303 	umull	r1, r3, r1, r3
 800634e:	099b      	lsrs	r3, r3, #6
 8006350:	3301      	adds	r3, #1
 8006352:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6819      	ldr	r1, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	4a47      	ldr	r2, [pc, #284]	; (800647c <HAL_I2C_Init+0x1b8>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d812      	bhi.n	8006388 <HAL_I2C_Init+0xc4>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	005b      	lsls	r3, r3, #1
 8006368:	68ba      	ldr	r2, [r7, #8]
 800636a:	fbb2 f3f3 	udiv	r3, r2, r3
 800636e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006372:	2b03      	cmp	r3, #3
 8006374:	d906      	bls.n	8006384 <HAL_I2C_Init+0xc0>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	005b      	lsls	r3, r3, #1
 800637c:	68ba      	ldr	r2, [r7, #8]
 800637e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006382:	e045      	b.n	8006410 <HAL_I2C_Init+0x14c>
 8006384:	2304      	movs	r3, #4
 8006386:	e043      	b.n	8006410 <HAL_I2C_Init+0x14c>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d10f      	bne.n	80063b0 <HAL_I2C_Init+0xec>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	685a      	ldr	r2, [r3, #4]
 8006394:	4613      	mov	r3, r2
 8006396:	005b      	lsls	r3, r3, #1
 8006398:	4413      	add	r3, r2
 800639a:	68ba      	ldr	r2, [r7, #8]
 800639c:	fbb2 f3f3 	udiv	r3, r2, r3
 80063a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	bf0c      	ite	eq
 80063a8:	2301      	moveq	r3, #1
 80063aa:	2300      	movne	r3, #0
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	e010      	b.n	80063d2 <HAL_I2C_Init+0x10e>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685a      	ldr	r2, [r3, #4]
 80063b4:	4613      	mov	r3, r2
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	4413      	add	r3, r2
 80063ba:	009a      	lsls	r2, r3, #2
 80063bc:	4413      	add	r3, r2
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80063c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	bf0c      	ite	eq
 80063cc:	2301      	moveq	r3, #1
 80063ce:	2300      	movne	r3, #0
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d001      	beq.n	80063da <HAL_I2C_Init+0x116>
 80063d6:	2301      	movs	r3, #1
 80063d8:	e01a      	b.n	8006410 <HAL_I2C_Init+0x14c>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d10a      	bne.n	80063f8 <HAL_I2C_Init+0x134>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	685a      	ldr	r2, [r3, #4]
 80063e6:	4613      	mov	r3, r2
 80063e8:	005b      	lsls	r3, r3, #1
 80063ea:	4413      	add	r3, r2
 80063ec:	68ba      	ldr	r2, [r7, #8]
 80063ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80063f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80063f6:	e00b      	b.n	8006410 <HAL_I2C_Init+0x14c>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	685a      	ldr	r2, [r3, #4]
 80063fc:	4613      	mov	r3, r2
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	4413      	add	r3, r2
 8006402:	009a      	lsls	r2, r3, #2
 8006404:	4413      	add	r3, r2
 8006406:	68ba      	ldr	r2, [r7, #8]
 8006408:	fbb2 f3f3 	udiv	r3, r2, r3
 800640c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006410:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	687a      	ldr	r2, [r7, #4]
 8006418:	69d1      	ldr	r1, [r2, #28]
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	6a12      	ldr	r2, [r2, #32]
 800641e:	430a      	orrs	r2, r1
 8006420:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	687a      	ldr	r2, [r7, #4]
 8006428:	6911      	ldr	r1, [r2, #16]
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	68d2      	ldr	r2, [r2, #12]
 800642e:	430a      	orrs	r2, r1
 8006430:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	6951      	ldr	r1, [r2, #20]
 800643a:	687a      	ldr	r2, [r7, #4]
 800643c:	6992      	ldr	r2, [r2, #24]
 800643e:	430a      	orrs	r2, r1
 8006440:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	6812      	ldr	r2, [r2, #0]
 800644a:	6812      	ldr	r2, [r2, #0]
 800644c:	f042 0201 	orr.w	r2, r2, #1
 8006450:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2220      	movs	r2, #32
 800645c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800646e:	2300      	movs	r3, #0
}
 8006470:	4618      	mov	r0, r3
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}
 8006478:	431bde83 	.word	0x431bde83
 800647c:	000186a0 	.word	0x000186a0
 8006480:	10624dd3 	.word	0x10624dd3

08006484 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b088      	sub	sp, #32
 8006488:	af02      	add	r7, sp, #8
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	607a      	str	r2, [r7, #4]
 800648e:	461a      	mov	r2, r3
 8006490:	460b      	mov	r3, r1
 8006492:	817b      	strh	r3, [r7, #10]
 8006494:	4613      	mov	r3, r2
 8006496:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8006498:	2300      	movs	r3, #0
 800649a:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800649c:	f7ff fbd6 	bl	8005c4c <HAL_GetTick>
 80064a0:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	2b20      	cmp	r3, #32
 80064ac:	f040 80ee 	bne.w	800668c <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	9300      	str	r3, [sp, #0]
 80064b4:	2319      	movs	r3, #25
 80064b6:	2201      	movs	r2, #1
 80064b8:	4977      	ldr	r1, [pc, #476]	; (8006698 <HAL_I2C_Master_Transmit+0x214>)
 80064ba:	68f8      	ldr	r0, [r7, #12]
 80064bc:	f000 fc6c 	bl	8006d98 <I2C_WaitOnFlagUntilTimeout>
 80064c0:	4603      	mov	r3, r0
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d001      	beq.n	80064ca <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 80064c6:	2302      	movs	r3, #2
 80064c8:	e0e1      	b.n	800668e <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d101      	bne.n	80064d8 <HAL_I2C_Master_Transmit+0x54>
 80064d4:	2302      	movs	r3, #2
 80064d6:	e0da      	b.n	800668e <HAL_I2C_Master_Transmit+0x20a>
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0301 	and.w	r3, r3, #1
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d007      	beq.n	80064fe <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	68fa      	ldr	r2, [r7, #12]
 80064f4:	6812      	ldr	r2, [r2, #0]
 80064f6:	6812      	ldr	r2, [r2, #0]
 80064f8:	f042 0201 	orr.w	r2, r2, #1
 80064fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68fa      	ldr	r2, [r7, #12]
 8006504:	6812      	ldr	r2, [r2, #0]
 8006506:	6812      	ldr	r2, [r2, #0]
 8006508:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800650c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2221      	movs	r2, #33	; 0x21
 8006512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2210      	movs	r2, #16
 800651a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	893a      	ldrh	r2, [r7, #8]
 800652e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	4a5a      	ldr	r2, [pc, #360]	; (800669c <HAL_I2C_Master_Transmit+0x218>)
 8006534:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800653a:	b29a      	uxth	r2, r3
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006540:	8979      	ldrh	r1, [r7, #10]
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	6a3a      	ldr	r2, [r7, #32]
 8006546:	68f8      	ldr	r0, [r7, #12]
 8006548:	f000 fadc 	bl	8006b04 <I2C_MasterRequestWrite>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00f      	beq.n	8006572 <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006556:	2b04      	cmp	r3, #4
 8006558:	d105      	bne.n	8006566 <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2200      	movs	r2, #0
 800655e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	e093      	b.n	800668e <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2200      	movs	r2, #0
 800656a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	e08d      	b.n	800668e <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006572:	2300      	movs	r3, #0
 8006574:	613b      	str	r3, [r7, #16]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	695b      	ldr	r3, [r3, #20]
 800657c:	613b      	str	r3, [r7, #16]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	699b      	ldr	r3, [r3, #24]
 8006584:	613b      	str	r3, [r7, #16]
 8006586:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 8006588:	e066      	b.n	8006658 <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	6a39      	ldr	r1, [r7, #32]
 800658e:	68f8      	ldr	r0, [r7, #12]
 8006590:	f000 fcc1 	bl	8006f16 <I2C_WaitOnTXEFlagUntilTimeout>
 8006594:	4603      	mov	r3, r0
 8006596:	2b00      	cmp	r3, #0
 8006598:	d00f      	beq.n	80065ba <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659e:	2b04      	cmp	r3, #4
 80065a0:	d109      	bne.n	80065b6 <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	6812      	ldr	r2, [r2, #0]
 80065aa:	6812      	ldr	r2, [r2, #0]
 80065ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065b0:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e06b      	b.n	800668e <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e069      	b.n	800668e <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c2:	1c58      	adds	r0, r3, #1
 80065c4:	68f9      	ldr	r1, [r7, #12]
 80065c6:	6248      	str	r0, [r1, #36]	; 0x24
 80065c8:	781b      	ldrb	r3, [r3, #0]
 80065ca:	6113      	str	r3, [r2, #16]
      hi2c->XferCount--;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	3b01      	subs	r3, #1
 80065d4:	b29a      	uxth	r2, r3
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065de:	3b01      	subs	r3, #1
 80065e0:	b29a      	uxth	r2, r3
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	695b      	ldr	r3, [r3, #20]
 80065ec:	f003 0304 	and.w	r3, r3, #4
 80065f0:	2b04      	cmp	r3, #4
 80065f2:	d119      	bne.n	8006628 <HAL_I2C_Master_Transmit+0x1a4>
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d015      	beq.n	8006628 <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006604:	1c58      	adds	r0, r3, #1
 8006606:	68f9      	ldr	r1, [r7, #12]
 8006608:	6248      	str	r0, [r1, #36]	; 0x24
 800660a:	781b      	ldrb	r3, [r3, #0]
 800660c:	6113      	str	r3, [r2, #16]
        hi2c->XferCount--;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006612:	b29b      	uxth	r3, r3
 8006614:	3b01      	subs	r3, #1
 8006616:	b29a      	uxth	r2, r3
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006620:	3b01      	subs	r3, #1
 8006622:	b29a      	uxth	r2, r3
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006628:	697a      	ldr	r2, [r7, #20]
 800662a:	6a39      	ldr	r1, [r7, #32]
 800662c:	68f8      	ldr	r0, [r7, #12]
 800662e:	f000 fcaf 	bl	8006f90 <I2C_WaitOnBTFFlagUntilTimeout>
 8006632:	4603      	mov	r3, r0
 8006634:	2b00      	cmp	r3, #0
 8006636:	d00f      	beq.n	8006658 <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800663c:	2b04      	cmp	r3, #4
 800663e:	d109      	bne.n	8006654 <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	6812      	ldr	r2, [r2, #0]
 8006648:	6812      	ldr	r2, [r2, #0]
 800664a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800664e:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8006650:	2301      	movs	r3, #1
 8006652:	e01c      	b.n	800668e <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8006654:	2303      	movs	r3, #3
 8006656:	e01a      	b.n	800668e <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800665c:	2b00      	cmp	r3, #0
 800665e:	d194      	bne.n	800658a <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68fa      	ldr	r2, [r7, #12]
 8006666:	6812      	ldr	r2, [r2, #0]
 8006668:	6812      	ldr	r2, [r2, #0]
 800666a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800666e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2220      	movs	r2, #32
 8006674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2200      	movs	r2, #0
 800667c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2200      	movs	r2, #0
 8006684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006688:	2300      	movs	r3, #0
 800668a:	e000      	b.n	800668e <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 800668c:	2302      	movs	r3, #2
  }
}
 800668e:	4618      	mov	r0, r3
 8006690:	3718      	adds	r7, #24
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	00100002 	.word	0x00100002
 800669c:	ffff0000 	.word	0xffff0000

080066a0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b08c      	sub	sp, #48	; 0x30
 80066a4:	af02      	add	r7, sp, #8
 80066a6:	60f8      	str	r0, [r7, #12]
 80066a8:	607a      	str	r2, [r7, #4]
 80066aa:	461a      	mov	r2, r3
 80066ac:	460b      	mov	r3, r1
 80066ae:	817b      	strh	r3, [r7, #10]
 80066b0:	4613      	mov	r3, r2
 80066b2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 80066b4:	2300      	movs	r3, #0
 80066b6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066b8:	f7ff fac8 	bl	8005c4c <HAL_GetTick>
 80066bc:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	2b20      	cmp	r3, #32
 80066c8:	f040 8215 	bne.w	8006af6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80066cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ce:	9300      	str	r3, [sp, #0]
 80066d0:	2319      	movs	r3, #25
 80066d2:	2201      	movs	r2, #1
 80066d4:	4985      	ldr	r1, [pc, #532]	; (80068ec <HAL_I2C_Master_Receive+0x24c>)
 80066d6:	68f8      	ldr	r0, [r7, #12]
 80066d8:	f000 fb5e 	bl	8006d98 <I2C_WaitOnFlagUntilTimeout>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d001      	beq.n	80066e6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80066e2:	2302      	movs	r3, #2
 80066e4:	e208      	b.n	8006af8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d101      	bne.n	80066f4 <HAL_I2C_Master_Receive+0x54>
 80066f0:	2302      	movs	r3, #2
 80066f2:	e201      	b.n	8006af8 <HAL_I2C_Master_Receive+0x458>
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f003 0301 	and.w	r3, r3, #1
 8006706:	2b01      	cmp	r3, #1
 8006708:	d007      	beq.n	800671a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	68fa      	ldr	r2, [r7, #12]
 8006710:	6812      	ldr	r2, [r2, #0]
 8006712:	6812      	ldr	r2, [r2, #0]
 8006714:	f042 0201 	orr.w	r2, r2, #1
 8006718:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	68fa      	ldr	r2, [r7, #12]
 8006720:	6812      	ldr	r2, [r2, #0]
 8006722:	6812      	ldr	r2, [r2, #0]
 8006724:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006728:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2222      	movs	r2, #34	; 0x22
 800672e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2210      	movs	r2, #16
 8006736:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	893a      	ldrh	r2, [r7, #8]
 800674a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	4a68      	ldr	r2, [pc, #416]	; (80068f0 <HAL_I2C_Master_Receive+0x250>)
 8006750:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006756:	b29a      	uxth	r2, r3
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800675c:	8979      	ldrh	r1, [r7, #10]
 800675e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006760:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f000 fa50 	bl	8006c08 <I2C_MasterRequestRead>
 8006768:	4603      	mov	r3, r0
 800676a:	2b00      	cmp	r3, #0
 800676c:	d00f      	beq.n	800678e <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006772:	2b04      	cmp	r3, #4
 8006774:	d105      	bne.n	8006782 <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2200      	movs	r2, #0
 800677a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e1ba      	b.n	8006af8 <HAL_I2C_Master_Receive+0x458>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2200      	movs	r2, #0
 8006786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 800678a:	2303      	movs	r3, #3
 800678c:	e1b4      	b.n	8006af8 <HAL_I2C_Master_Receive+0x458>
      }
    }

    if(hi2c->XferSize == 0U)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006792:	2b00      	cmp	r3, #0
 8006794:	d113      	bne.n	80067be <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006796:	2300      	movs	r3, #0
 8006798:	623b      	str	r3, [r7, #32]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	695b      	ldr	r3, [r3, #20]
 80067a0:	623b      	str	r3, [r7, #32]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	699b      	ldr	r3, [r3, #24]
 80067a8:	623b      	str	r3, [r7, #32]
 80067aa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68fa      	ldr	r2, [r7, #12]
 80067b2:	6812      	ldr	r2, [r2, #0]
 80067b4:	6812      	ldr	r2, [r2, #0]
 80067b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067ba:	601a      	str	r2, [r3, #0]
 80067bc:	e188      	b.n	8006ad0 <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 1U)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	d11b      	bne.n	80067fe <HAL_I2C_Master_Receive+0x15e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	6812      	ldr	r2, [r2, #0]
 80067ce:	6812      	ldr	r2, [r2, #0]
 80067d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067d6:	2300      	movs	r3, #0
 80067d8:	61fb      	str	r3, [r7, #28]
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	695b      	ldr	r3, [r3, #20]
 80067e0:	61fb      	str	r3, [r7, #28]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	699b      	ldr	r3, [r3, #24]
 80067e8:	61fb      	str	r3, [r7, #28]
 80067ea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	68fa      	ldr	r2, [r7, #12]
 80067f2:	6812      	ldr	r2, [r2, #0]
 80067f4:	6812      	ldr	r2, [r2, #0]
 80067f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067fa:	601a      	str	r2, [r3, #0]
 80067fc:	e168      	b.n	8006ad0 <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 2U)
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006802:	2b02      	cmp	r3, #2
 8006804:	d11b      	bne.n	800683e <HAL_I2C_Master_Receive+0x19e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68fa      	ldr	r2, [r7, #12]
 800680c:	6812      	ldr	r2, [r2, #0]
 800680e:	6812      	ldr	r2, [r2, #0]
 8006810:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006814:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	6812      	ldr	r2, [r2, #0]
 800681e:	6812      	ldr	r2, [r2, #0]
 8006820:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006824:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006826:	2300      	movs	r3, #0
 8006828:	61bb      	str	r3, [r7, #24]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	695b      	ldr	r3, [r3, #20]
 8006830:	61bb      	str	r3, [r7, #24]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	699b      	ldr	r3, [r3, #24]
 8006838:	61bb      	str	r3, [r7, #24]
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	e148      	b.n	8006ad0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	6812      	ldr	r2, [r2, #0]
 8006846:	6812      	ldr	r2, [r2, #0]
 8006848:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800684c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800684e:	2300      	movs	r3, #0
 8006850:	617b      	str	r3, [r7, #20]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	695b      	ldr	r3, [r3, #20]
 8006858:	617b      	str	r3, [r7, #20]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	699b      	ldr	r3, [r3, #24]
 8006860:	617b      	str	r3, [r7, #20]
 8006862:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 8006864:	e134      	b.n	8006ad0 <HAL_I2C_Master_Receive+0x430>
    {
      if(hi2c->XferSize <= 3U)
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800686a:	2b03      	cmp	r3, #3
 800686c:	f200 80eb 	bhi.w	8006a46 <HAL_I2C_Master_Receive+0x3a6>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006874:	2b01      	cmp	r3, #1
 8006876:	d127      	bne.n	80068c8 <HAL_I2C_Master_Receive+0x228>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8006878:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800687a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800687c:	68f8      	ldr	r0, [r7, #12]
 800687e:	f000 fbc4 	bl	800700a <I2C_WaitOnRXNEFlagUntilTimeout>
 8006882:	4603      	mov	r3, r0
 8006884:	2b00      	cmp	r3, #0
 8006886:	d007      	beq.n	8006898 <HAL_I2C_Master_Receive+0x1f8>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800688c:	2b20      	cmp	r3, #32
 800688e:	d101      	bne.n	8006894 <HAL_I2C_Master_Receive+0x1f4>
            {
              return HAL_TIMEOUT;
 8006890:	2303      	movs	r3, #3
 8006892:	e131      	b.n	8006af8 <HAL_I2C_Master_Receive+0x458>
            }
            else
            {
              return HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	e12f      	b.n	8006af8 <HAL_I2C_Master_Receive+0x458>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689c:	1c59      	adds	r1, r3, #1
 800689e:	68fa      	ldr	r2, [r7, #12]
 80068a0:	6251      	str	r1, [r2, #36]	; 0x24
 80068a2:	68fa      	ldr	r2, [r7, #12]
 80068a4:	6812      	ldr	r2, [r2, #0]
 80068a6:	6912      	ldr	r2, [r2, #16]
 80068a8:	b2d2      	uxtb	r2, r2
 80068aa:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068b0:	3b01      	subs	r3, #1
 80068b2:	b29a      	uxth	r2, r3
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068bc:	b29b      	uxth	r3, r3
 80068be:	3b01      	subs	r3, #1
 80068c0:	b29a      	uxth	r2, r3
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80068c6:	e103      	b.n	8006ad0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068cc:	2b02      	cmp	r3, #2
 80068ce:	d14a      	bne.n	8006966 <HAL_I2C_Master_Receive+0x2c6>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80068d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d2:	9300      	str	r3, [sp, #0]
 80068d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068d6:	2200      	movs	r2, #0
 80068d8:	4906      	ldr	r1, [pc, #24]	; (80068f4 <HAL_I2C_Master_Receive+0x254>)
 80068da:	68f8      	ldr	r0, [r7, #12]
 80068dc:	f000 fa5c 	bl	8006d98 <I2C_WaitOnFlagUntilTimeout>
 80068e0:	4603      	mov	r3, r0
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d008      	beq.n	80068f8 <HAL_I2C_Master_Receive+0x258>
          {
            return HAL_TIMEOUT;
 80068e6:	2303      	movs	r3, #3
 80068e8:	e106      	b.n	8006af8 <HAL_I2C_Master_Receive+0x458>
 80068ea:	bf00      	nop
 80068ec:	00100002 	.word	0x00100002
 80068f0:	ffff0000 	.word	0xffff0000
 80068f4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68fa      	ldr	r2, [r7, #12]
 80068fe:	6812      	ldr	r2, [r2, #0]
 8006900:	6812      	ldr	r2, [r2, #0]
 8006902:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006906:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690c:	1c59      	adds	r1, r3, #1
 800690e:	68fa      	ldr	r2, [r7, #12]
 8006910:	6251      	str	r1, [r2, #36]	; 0x24
 8006912:	68fa      	ldr	r2, [r7, #12]
 8006914:	6812      	ldr	r2, [r2, #0]
 8006916:	6912      	ldr	r2, [r2, #16]
 8006918:	b2d2      	uxtb	r2, r2
 800691a:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006920:	3b01      	subs	r3, #1
 8006922:	b29a      	uxth	r2, r3
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800692c:	b29b      	uxth	r3, r3
 800692e:	3b01      	subs	r3, #1
 8006930:	b29a      	uxth	r2, r3
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693a:	1c59      	adds	r1, r3, #1
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	6251      	str	r1, [r2, #36]	; 0x24
 8006940:	68fa      	ldr	r2, [r7, #12]
 8006942:	6812      	ldr	r2, [r2, #0]
 8006944:	6912      	ldr	r2, [r2, #16]
 8006946:	b2d2      	uxtb	r2, r2
 8006948:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800694e:	3b01      	subs	r3, #1
 8006950:	b29a      	uxth	r2, r3
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800695a:	b29b      	uxth	r3, r3
 800695c:	3b01      	subs	r3, #1
 800695e:	b29a      	uxth	r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006964:	e0b4      	b.n	8006ad0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006968:	9300      	str	r3, [sp, #0]
 800696a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800696c:	2200      	movs	r2, #0
 800696e:	4964      	ldr	r1, [pc, #400]	; (8006b00 <HAL_I2C_Master_Receive+0x460>)
 8006970:	68f8      	ldr	r0, [r7, #12]
 8006972:	f000 fa11 	bl	8006d98 <I2C_WaitOnFlagUntilTimeout>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d001      	beq.n	8006980 <HAL_I2C_Master_Receive+0x2e0>
          {
            return HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	e0bb      	b.n	8006af8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	6812      	ldr	r2, [r2, #0]
 8006988:	6812      	ldr	r2, [r2, #0]
 800698a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800698e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006994:	1c59      	adds	r1, r3, #1
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	6251      	str	r1, [r2, #36]	; 0x24
 800699a:	68fa      	ldr	r2, [r7, #12]
 800699c:	6812      	ldr	r2, [r2, #0]
 800699e:	6912      	ldr	r2, [r2, #16]
 80069a0:	b2d2      	uxtb	r2, r2
 80069a2:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069a8:	3b01      	subs	r3, #1
 80069aa:	b29a      	uxth	r2, r3
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	3b01      	subs	r3, #1
 80069b8:	b29a      	uxth	r2, r3
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80069be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c0:	9300      	str	r3, [sp, #0]
 80069c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c4:	2200      	movs	r2, #0
 80069c6:	494e      	ldr	r1, [pc, #312]	; (8006b00 <HAL_I2C_Master_Receive+0x460>)
 80069c8:	68f8      	ldr	r0, [r7, #12]
 80069ca:	f000 f9e5 	bl	8006d98 <I2C_WaitOnFlagUntilTimeout>
 80069ce:	4603      	mov	r3, r0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d001      	beq.n	80069d8 <HAL_I2C_Master_Receive+0x338>
          {
            return HAL_TIMEOUT;
 80069d4:	2303      	movs	r3, #3
 80069d6:	e08f      	b.n	8006af8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68fa      	ldr	r2, [r7, #12]
 80069de:	6812      	ldr	r2, [r2, #0]
 80069e0:	6812      	ldr	r2, [r2, #0]
 80069e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ec:	1c59      	adds	r1, r3, #1
 80069ee:	68fa      	ldr	r2, [r7, #12]
 80069f0:	6251      	str	r1, [r2, #36]	; 0x24
 80069f2:	68fa      	ldr	r2, [r7, #12]
 80069f4:	6812      	ldr	r2, [r2, #0]
 80069f6:	6912      	ldr	r2, [r2, #16]
 80069f8:	b2d2      	uxtb	r2, r2
 80069fa:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a00:	3b01      	subs	r3, #1
 8006a02:	b29a      	uxth	r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	b29a      	uxth	r2, r3
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a1a:	1c59      	adds	r1, r3, #1
 8006a1c:	68fa      	ldr	r2, [r7, #12]
 8006a1e:	6251      	str	r1, [r2, #36]	; 0x24
 8006a20:	68fa      	ldr	r2, [r7, #12]
 8006a22:	6812      	ldr	r2, [r2, #0]
 8006a24:	6912      	ldr	r2, [r2, #16]
 8006a26:	b2d2      	uxtb	r2, r2
 8006a28:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a2e:	3b01      	subs	r3, #1
 8006a30:	b29a      	uxth	r2, r3
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	3b01      	subs	r3, #1
 8006a3e:	b29a      	uxth	r2, r3
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006a44:	e044      	b.n	8006ad0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8006a46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a48:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f000 fadd 	bl	800700a <I2C_WaitOnRXNEFlagUntilTimeout>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d007      	beq.n	8006a66 <HAL_I2C_Master_Receive+0x3c6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5a:	2b20      	cmp	r3, #32
 8006a5c:	d101      	bne.n	8006a62 <HAL_I2C_Master_Receive+0x3c2>
          {
            return HAL_TIMEOUT;
 8006a5e:	2303      	movs	r3, #3
 8006a60:	e04a      	b.n	8006af8 <HAL_I2C_Master_Receive+0x458>
          }
          else
          {
            return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e048      	b.n	8006af8 <HAL_I2C_Master_Receive+0x458>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a6a:	1c59      	adds	r1, r3, #1
 8006a6c:	68fa      	ldr	r2, [r7, #12]
 8006a6e:	6251      	str	r1, [r2, #36]	; 0x24
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	6812      	ldr	r2, [r2, #0]
 8006a74:	6912      	ldr	r2, [r2, #16]
 8006a76:	b2d2      	uxtb	r2, r2
 8006a78:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	b29a      	uxth	r2, r3
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	b29a      	uxth	r2, r3
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	695b      	ldr	r3, [r3, #20]
 8006a9a:	f003 0304 	and.w	r3, r3, #4
 8006a9e:	2b04      	cmp	r3, #4
 8006aa0:	d116      	bne.n	8006ad0 <HAL_I2C_Master_Receive+0x430>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aa6:	1c59      	adds	r1, r3, #1
 8006aa8:	68fa      	ldr	r2, [r7, #12]
 8006aaa:	6251      	str	r1, [r2, #36]	; 0x24
 8006aac:	68fa      	ldr	r2, [r7, #12]
 8006aae:	6812      	ldr	r2, [r2, #0]
 8006ab0:	6912      	ldr	r2, [r2, #16]
 8006ab2:	b2d2      	uxtb	r2, r2
 8006ab4:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aba:	3b01      	subs	r3, #1
 8006abc:	b29a      	uxth	r2, r3
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	3b01      	subs	r3, #1
 8006aca:	b29a      	uxth	r2, r3
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	f47f aec6 	bne.w	8006866 <HAL_I2C_Master_Receive+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2220      	movs	r2, #32
 8006ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006af2:	2300      	movs	r3, #0
 8006af4:	e000      	b.n	8006af8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006af6:	2302      	movs	r3, #2
  }
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3728      	adds	r7, #40	; 0x28
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	00010004 	.word	0x00010004

08006b04 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b088      	sub	sp, #32
 8006b08:	af02      	add	r7, sp, #8
 8006b0a:	60f8      	str	r0, [r7, #12]
 8006b0c:	607a      	str	r2, [r7, #4]
 8006b0e:	603b      	str	r3, [r7, #0]
 8006b10:	460b      	mov	r3, r1
 8006b12:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b18:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	2b04      	cmp	r3, #4
 8006b1e:	d006      	beq.n	8006b2e <I2C_MasterRequestWrite+0x2a>
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	2b01      	cmp	r3, #1
 8006b24:	d003      	beq.n	8006b2e <I2C_MasterRequestWrite+0x2a>
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006b2c:	d108      	bne.n	8006b40 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	6812      	ldr	r2, [r2, #0]
 8006b36:	6812      	ldr	r2, [r2, #0]
 8006b38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b3c:	601a      	str	r2, [r3, #0]
 8006b3e:	e00b      	b.n	8006b58 <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b44:	2b12      	cmp	r3, #18
 8006b46:	d107      	bne.n	8006b58 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	68fa      	ldr	r2, [r7, #12]
 8006b4e:	6812      	ldr	r2, [r2, #0]
 8006b50:	6812      	ldr	r2, [r2, #0]
 8006b52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b56:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	9300      	str	r3, [sp, #0]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006b64:	68f8      	ldr	r0, [r7, #12]
 8006b66:	f000 f917 	bl	8006d98 <I2C_WaitOnFlagUntilTimeout>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d001      	beq.n	8006b74 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 8006b70:	2303      	movs	r3, #3
 8006b72:	e040      	b.n	8006bf6 <I2C_MasterRequestWrite+0xf2>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	691b      	ldr	r3, [r3, #16]
 8006b78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b7c:	d107      	bne.n	8006b8e <I2C_MasterRequestWrite+0x8a>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	897a      	ldrh	r2, [r7, #10]
 8006b84:	b2d2      	uxtb	r2, r2
 8006b86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006b8a:	611a      	str	r2, [r3, #16]
 8006b8c:	e021      	b.n	8006bd2 <I2C_MasterRequestWrite+0xce>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	897a      	ldrh	r2, [r7, #10]
 8006b94:	11d2      	asrs	r2, r2, #7
 8006b96:	b2d2      	uxtb	r2, r2
 8006b98:	f002 0206 	and.w	r2, r2, #6
 8006b9c:	b2d2      	uxtb	r2, r2
 8006b9e:	f062 020f 	orn	r2, r2, #15
 8006ba2:	b2d2      	uxtb	r2, r2
 8006ba4:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	4915      	ldr	r1, [pc, #84]	; (8006c00 <I2C_MasterRequestWrite+0xfc>)
 8006bac:	68f8      	ldr	r0, [r7, #12]
 8006bae:	f000 f944 	bl	8006e3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d007      	beq.n	8006bc8 <I2C_MasterRequestWrite+0xc4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bbc:	2b04      	cmp	r3, #4
 8006bbe:	d101      	bne.n	8006bc4 <I2C_MasterRequestWrite+0xc0>
      {
        return HAL_ERROR;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e018      	b.n	8006bf6 <I2C_MasterRequestWrite+0xf2>
      }
      else
      {
        return HAL_TIMEOUT;
 8006bc4:	2303      	movs	r3, #3
 8006bc6:	e016      	b.n	8006bf6 <I2C_MasterRequestWrite+0xf2>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	897a      	ldrh	r2, [r7, #10]
 8006bce:	b2d2      	uxtb	r2, r2
 8006bd0:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	687a      	ldr	r2, [r7, #4]
 8006bd6:	490b      	ldr	r1, [pc, #44]	; (8006c04 <I2C_MasterRequestWrite+0x100>)
 8006bd8:	68f8      	ldr	r0, [r7, #12]
 8006bda:	f000 f92e 	bl	8006e3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d007      	beq.n	8006bf4 <I2C_MasterRequestWrite+0xf0>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be8:	2b04      	cmp	r3, #4
 8006bea:	d101      	bne.n	8006bf0 <I2C_MasterRequestWrite+0xec>
    {
      return HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	e002      	b.n	8006bf6 <I2C_MasterRequestWrite+0xf2>
    }
    else
    {
      return HAL_TIMEOUT;
 8006bf0:	2303      	movs	r3, #3
 8006bf2:	e000      	b.n	8006bf6 <I2C_MasterRequestWrite+0xf2>
    }
  }

  return HAL_OK;
 8006bf4:	2300      	movs	r3, #0
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3718      	adds	r7, #24
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
 8006bfe:	bf00      	nop
 8006c00:	00010008 	.word	0x00010008
 8006c04:	00010002 	.word	0x00010002

08006c08 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b088      	sub	sp, #32
 8006c0c:	af02      	add	r7, sp, #8
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	607a      	str	r2, [r7, #4]
 8006c12:	603b      	str	r3, [r7, #0]
 8006c14:	460b      	mov	r3, r1
 8006c16:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c1c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	6812      	ldr	r2, [r2, #0]
 8006c26:	6812      	ldr	r2, [r2, #0]
 8006c28:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006c2c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	2b04      	cmp	r3, #4
 8006c32:	d006      	beq.n	8006c42 <I2C_MasterRequestRead+0x3a>
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d003      	beq.n	8006c42 <I2C_MasterRequestRead+0x3a>
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006c40:	d108      	bne.n	8006c54 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	68fa      	ldr	r2, [r7, #12]
 8006c48:	6812      	ldr	r2, [r2, #0]
 8006c4a:	6812      	ldr	r2, [r2, #0]
 8006c4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c50:	601a      	str	r2, [r3, #0]
 8006c52:	e00b      	b.n	8006c6c <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c58:	2b11      	cmp	r3, #17
 8006c5a:	d107      	bne.n	8006c6c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	68fa      	ldr	r2, [r7, #12]
 8006c62:	6812      	ldr	r2, [r2, #0]
 8006c64:	6812      	ldr	r2, [r2, #0]
 8006c66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c6a:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	9300      	str	r3, [sp, #0]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2200      	movs	r2, #0
 8006c74:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006c78:	68f8      	ldr	r0, [r7, #12]
 8006c7a:	f000 f88d 	bl	8006d98 <I2C_WaitOnFlagUntilTimeout>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d001      	beq.n	8006c88 <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 8006c84:	2303      	movs	r3, #3
 8006c86:	e07f      	b.n	8006d88 <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	691b      	ldr	r3, [r3, #16]
 8006c8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006c90:	d108      	bne.n	8006ca4 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	897a      	ldrh	r2, [r7, #10]
 8006c98:	b2d2      	uxtb	r2, r2
 8006c9a:	f042 0201 	orr.w	r2, r2, #1
 8006c9e:	b2d2      	uxtb	r2, r2
 8006ca0:	611a      	str	r2, [r3, #16]
 8006ca2:	e05f      	b.n	8006d64 <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	897a      	ldrh	r2, [r7, #10]
 8006caa:	11d2      	asrs	r2, r2, #7
 8006cac:	b2d2      	uxtb	r2, r2
 8006cae:	f002 0206 	and.w	r2, r2, #6
 8006cb2:	b2d2      	uxtb	r2, r2
 8006cb4:	f062 020f 	orn	r2, r2, #15
 8006cb8:	b2d2      	uxtb	r2, r2
 8006cba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	687a      	ldr	r2, [r7, #4]
 8006cc0:	4933      	ldr	r1, [pc, #204]	; (8006d90 <I2C_MasterRequestRead+0x188>)
 8006cc2:	68f8      	ldr	r0, [r7, #12]
 8006cc4:	f000 f8b9 	bl	8006e3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d007      	beq.n	8006cde <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd2:	2b04      	cmp	r3, #4
 8006cd4:	d101      	bne.n	8006cda <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e056      	b.n	8006d88 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 8006cda:	2303      	movs	r3, #3
 8006cdc:	e054      	b.n	8006d88 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	897a      	ldrh	r2, [r7, #10]
 8006ce4:	b2d2      	uxtb	r2, r2
 8006ce6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	4929      	ldr	r1, [pc, #164]	; (8006d94 <I2C_MasterRequestRead+0x18c>)
 8006cee:	68f8      	ldr	r0, [r7, #12]
 8006cf0:	f000 f8a3 	bl	8006e3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d007      	beq.n	8006d0a <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cfe:	2b04      	cmp	r3, #4
 8006d00:	d101      	bne.n	8006d06 <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e040      	b.n	8006d88 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 8006d06:	2303      	movs	r3, #3
 8006d08:	e03e      	b.n	8006d88 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	613b      	str	r3, [r7, #16]
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	695b      	ldr	r3, [r3, #20]
 8006d14:	613b      	str	r3, [r7, #16]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	699b      	ldr	r3, [r3, #24]
 8006d1c:	613b      	str	r3, [r7, #16]
 8006d1e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68fa      	ldr	r2, [r7, #12]
 8006d26:	6812      	ldr	r2, [r2, #0]
 8006d28:	6812      	ldr	r2, [r2, #0]
 8006d2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d2e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	9300      	str	r3, [sp, #0]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006d3c:	68f8      	ldr	r0, [r7, #12]
 8006d3e:	f000 f82b 	bl	8006d98 <I2C_WaitOnFlagUntilTimeout>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d001      	beq.n	8006d4c <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 8006d48:	2303      	movs	r3, #3
 8006d4a:	e01d      	b.n	8006d88 <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	897a      	ldrh	r2, [r7, #10]
 8006d52:	11d2      	asrs	r2, r2, #7
 8006d54:	b2d2      	uxtb	r2, r2
 8006d56:	f002 0206 	and.w	r2, r2, #6
 8006d5a:	b2d2      	uxtb	r2, r2
 8006d5c:	f062 020e 	orn	r2, r2, #14
 8006d60:	b2d2      	uxtb	r2, r2
 8006d62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	490a      	ldr	r1, [pc, #40]	; (8006d94 <I2C_MasterRequestRead+0x18c>)
 8006d6a:	68f8      	ldr	r0, [r7, #12]
 8006d6c:	f000 f865 	bl	8006e3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d007      	beq.n	8006d86 <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d7a:	2b04      	cmp	r3, #4
 8006d7c:	d101      	bne.n	8006d82 <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e002      	b.n	8006d88 <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 8006d82:	2303      	movs	r3, #3
 8006d84:	e000      	b.n	8006d88 <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 8006d86:	2300      	movs	r3, #0
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3718      	adds	r7, #24
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}
 8006d90:	00010008 	.word	0x00010008
 8006d94:	00010002 	.word	0x00010002

08006d98 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b084      	sub	sp, #16
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	60f8      	str	r0, [r7, #12]
 8006da0:	60b9      	str	r1, [r7, #8]
 8006da2:	603b      	str	r3, [r7, #0]
 8006da4:	4613      	mov	r3, r2
 8006da6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8006da8:	e01f      	b.n	8006dea <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006db0:	d01b      	beq.n	8006dea <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d007      	beq.n	8006dc8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006db8:	f7fe ff48 	bl	8005c4c <HAL_GetTick>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	69bb      	ldr	r3, [r7, #24]
 8006dc0:	1ad2      	subs	r2, r2, r3
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d910      	bls.n	8006dea <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2220      	movs	r2, #32
 8006dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8006de6:	2303      	movs	r3, #3
 8006de8:	e023      	b.n	8006e32 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	0c1b      	lsrs	r3, r3, #16
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d10d      	bne.n	8006e10 <I2C_WaitOnFlagUntilTimeout+0x78>
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	695b      	ldr	r3, [r3, #20]
 8006dfa:	43da      	mvns	r2, r3
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	4013      	ands	r3, r2
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	bf0c      	ite	eq
 8006e06:	2301      	moveq	r3, #1
 8006e08:	2300      	movne	r3, #0
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	e00c      	b.n	8006e2a <I2C_WaitOnFlagUntilTimeout+0x92>
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	699b      	ldr	r3, [r3, #24]
 8006e16:	43da      	mvns	r2, r3
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	bf0c      	ite	eq
 8006e22:	2301      	moveq	r3, #1
 8006e24:	2300      	movne	r3, #0
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	461a      	mov	r2, r3
 8006e2a:	79fb      	ldrb	r3, [r7, #7]
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d0bc      	beq.n	8006daa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8006e30:	2300      	movs	r3, #0
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3710      	adds	r7, #16
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}

08006e3a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006e3a:	b580      	push	{r7, lr}
 8006e3c:	b084      	sub	sp, #16
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	60f8      	str	r0, [r7, #12]
 8006e42:	60b9      	str	r1, [r7, #8]
 8006e44:	607a      	str	r2, [r7, #4]
 8006e46:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006e48:	e040      	b.n	8006ecc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	695b      	ldr	r3, [r3, #20]
 8006e50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e58:	d11c      	bne.n	8006e94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	68fa      	ldr	r2, [r7, #12]
 8006e60:	6812      	ldr	r2, [r2, #0]
 8006e62:	6812      	ldr	r2, [r2, #0]
 8006e64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e68:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006e72:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2204      	movs	r2, #4
 8006e78:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2220      	movs	r2, #32
 8006e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e03c      	b.n	8006f0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e9a:	d017      	beq.n	8006ecc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d007      	beq.n	8006eb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 8006ea2:	f7fe fed3 	bl	8005c4c <HAL_GetTick>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	1ad2      	subs	r2, r2, r3
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	d90c      	bls.n	8006ecc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2220      	movs	r2, #32
 8006ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006ec8:	2303      	movs	r3, #3
 8006eca:	e020      	b.n	8006f0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	0c1b      	lsrs	r3, r3, #16
 8006ed0:	b2db      	uxtb	r3, r3
 8006ed2:	2b01      	cmp	r3, #1
 8006ed4:	d10c      	bne.n	8006ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	695b      	ldr	r3, [r3, #20]
 8006edc:	43da      	mvns	r2, r3
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	bf14      	ite	ne
 8006ee8:	2301      	movne	r3, #1
 8006eea:	2300      	moveq	r3, #0
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	e00b      	b.n	8006f08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	699b      	ldr	r3, [r3, #24]
 8006ef6:	43da      	mvns	r2, r3
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	4013      	ands	r3, r2
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	bf14      	ite	ne
 8006f02:	2301      	movne	r3, #1
 8006f04:	2300      	moveq	r3, #0
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d19e      	bne.n	8006e4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006f0c:	2300      	movs	r3, #0
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3710      	adds	r7, #16
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}

08006f16 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8006f16:	b580      	push	{r7, lr}
 8006f18:	b084      	sub	sp, #16
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	60f8      	str	r0, [r7, #12]
 8006f1e:	60b9      	str	r1, [r7, #8]
 8006f20:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f22:	e029      	b.n	8006f78 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006f24:	68f8      	ldr	r0, [r7, #12]
 8006f26:	f000 f8ba 	bl	800709e <I2C_IsAcknowledgeFailed>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d001      	beq.n	8006f34 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006f30:	2301      	movs	r3, #1
 8006f32:	e029      	b.n	8006f88 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f3a:	d01d      	beq.n	8006f78 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d007      	beq.n	8006f52 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006f42:	f7fe fe83 	bl	8005c4c <HAL_GetTick>
 8006f46:	4602      	mov	r2, r0
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	1ad2      	subs	r2, r2, r3
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d912      	bls.n	8006f78 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f56:	f043 0220 	orr.w	r2, r3, #32
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2200      	movs	r2, #0
 8006f62:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2220      	movs	r2, #32
 8006f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006f74:	2303      	movs	r3, #3
 8006f76:	e007      	b.n	8006f88 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	695b      	ldr	r3, [r3, #20]
 8006f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f82:	2b80      	cmp	r3, #128	; 0x80
 8006f84:	d1ce      	bne.n	8006f24 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 8006f86:	2300      	movs	r3, #0
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b084      	sub	sp, #16
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	60f8      	str	r0, [r7, #12]
 8006f98:	60b9      	str	r1, [r7, #8]
 8006f9a:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006f9c:	e029      	b.n	8006ff2 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006f9e:	68f8      	ldr	r0, [r7, #12]
 8006fa0:	f000 f87d 	bl	800709e <I2C_IsAcknowledgeFailed>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d001      	beq.n	8006fae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	e029      	b.n	8007002 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fb4:	d01d      	beq.n	8006ff2 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d007      	beq.n	8006fcc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006fbc:	f7fe fe46 	bl	8005c4c <HAL_GetTick>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	1ad2      	subs	r2, r2, r3
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d912      	bls.n	8006ff2 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fd0:	f043 0220 	orr.w	r2, r3, #32
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2220      	movs	r2, #32
 8006fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006fee:	2303      	movs	r3, #3
 8006ff0:	e007      	b.n	8007002 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	695b      	ldr	r3, [r3, #20]
 8006ff8:	f003 0304 	and.w	r3, r3, #4
 8006ffc:	2b04      	cmp	r3, #4
 8006ffe:	d1ce      	bne.n	8006f9e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007000:	2300      	movs	r3, #0
}
 8007002:	4618      	mov	r0, r3
 8007004:	3710      	adds	r7, #16
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}

0800700a <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 800700a:	b580      	push	{r7, lr}
 800700c:	b084      	sub	sp, #16
 800700e:	af00      	add	r7, sp, #0
 8007010:	60f8      	str	r0, [r7, #12]
 8007012:	60b9      	str	r1, [r7, #8]
 8007014:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007016:	e036      	b.n	8007086 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	695b      	ldr	r3, [r3, #20]
 800701e:	f003 0310 	and.w	r3, r3, #16
 8007022:	2b10      	cmp	r3, #16
 8007024:	d114      	bne.n	8007050 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f06f 0210 	mvn.w	r2, #16
 800702e:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2200      	movs	r2, #0
 8007034:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2200      	movs	r2, #0
 800703a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2220      	movs	r2, #32
 8007040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2200      	movs	r2, #0
 8007048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	e022      	b.n	8007096 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d007      	beq.n	8007066 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 8007056:	f7fe fdf9 	bl	8005c4c <HAL_GetTick>
 800705a:	4602      	mov	r2, r0
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	1ad2      	subs	r2, r2, r3
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	429a      	cmp	r2, r3
 8007064:	d90f      	bls.n	8007086 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800706a:	f043 0220 	orr.w	r2, r3, #32
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2220      	movs	r2, #32
 8007076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2200      	movs	r2, #0
 800707e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 8007082:	2303      	movs	r3, #3
 8007084:	e007      	b.n	8007096 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	695b      	ldr	r3, [r3, #20]
 800708c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007090:	2b40      	cmp	r3, #64	; 0x40
 8007092:	d1c1      	bne.n	8007018 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007094:	2300      	movs	r3, #0
}
 8007096:	4618      	mov	r0, r3
 8007098:	3710      	adds	r7, #16
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}

0800709e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800709e:	b480      	push	{r7}
 80070a0:	b083      	sub	sp, #12
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	695b      	ldr	r3, [r3, #20]
 80070ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070b4:	d114      	bne.n	80070e0 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80070be:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2204      	movs	r2, #4
 80070c4:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2220      	movs	r2, #32
 80070d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e000      	b.n	80070e2 <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 80070e0:	2300      	movs	r3, #0
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	370c      	adds	r7, #12
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
	...

080070f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b086      	sub	sp, #24
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d101      	bne.n	8007102 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	e22d      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f003 0301 	and.w	r3, r3, #1
 800710a:	2b00      	cmp	r3, #0
 800710c:	d075      	beq.n	80071fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800710e:	4ba3      	ldr	r3, [pc, #652]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007110:	689b      	ldr	r3, [r3, #8]
 8007112:	f003 030c 	and.w	r3, r3, #12
 8007116:	2b04      	cmp	r3, #4
 8007118:	d00c      	beq.n	8007134 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800711a:	4ba0      	ldr	r3, [pc, #640]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007122:	2b08      	cmp	r3, #8
 8007124:	d112      	bne.n	800714c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007126:	4b9d      	ldr	r3, [pc, #628]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800712e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007132:	d10b      	bne.n	800714c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007134:	4b99      	ldr	r3, [pc, #612]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800713c:	2b00      	cmp	r3, #0
 800713e:	d05b      	beq.n	80071f8 <HAL_RCC_OscConfig+0x108>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d157      	bne.n	80071f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007148:	2301      	movs	r3, #1
 800714a:	e208      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007154:	d106      	bne.n	8007164 <HAL_RCC_OscConfig+0x74>
 8007156:	4a91      	ldr	r2, [pc, #580]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007158:	4b90      	ldr	r3, [pc, #576]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007160:	6013      	str	r3, [r2, #0]
 8007162:	e01d      	b.n	80071a0 <HAL_RCC_OscConfig+0xb0>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800716c:	d10c      	bne.n	8007188 <HAL_RCC_OscConfig+0x98>
 800716e:	4a8b      	ldr	r2, [pc, #556]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007170:	4b8a      	ldr	r3, [pc, #552]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007178:	6013      	str	r3, [r2, #0]
 800717a:	4a88      	ldr	r2, [pc, #544]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800717c:	4b87      	ldr	r3, [pc, #540]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007184:	6013      	str	r3, [r2, #0]
 8007186:	e00b      	b.n	80071a0 <HAL_RCC_OscConfig+0xb0>
 8007188:	4a84      	ldr	r2, [pc, #528]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800718a:	4b84      	ldr	r3, [pc, #528]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007192:	6013      	str	r3, [r2, #0]
 8007194:	4a81      	ldr	r2, [pc, #516]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007196:	4b81      	ldr	r3, [pc, #516]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800719e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d013      	beq.n	80071d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071a8:	f7fe fd50 	bl	8005c4c <HAL_GetTick>
 80071ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071ae:	e008      	b.n	80071c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80071b0:	f7fe fd4c 	bl	8005c4c <HAL_GetTick>
 80071b4:	4602      	mov	r2, r0
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	1ad3      	subs	r3, r2, r3
 80071ba:	2b64      	cmp	r3, #100	; 0x64
 80071bc:	d901      	bls.n	80071c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80071be:	2303      	movs	r3, #3
 80071c0:	e1cd      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071c2:	4b76      	ldr	r3, [pc, #472]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d0f0      	beq.n	80071b0 <HAL_RCC_OscConfig+0xc0>
 80071ce:	e014      	b.n	80071fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071d0:	f7fe fd3c 	bl	8005c4c <HAL_GetTick>
 80071d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071d6:	e008      	b.n	80071ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80071d8:	f7fe fd38 	bl	8005c4c <HAL_GetTick>
 80071dc:	4602      	mov	r2, r0
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	1ad3      	subs	r3, r2, r3
 80071e2:	2b64      	cmp	r3, #100	; 0x64
 80071e4:	d901      	bls.n	80071ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80071e6:	2303      	movs	r3, #3
 80071e8:	e1b9      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071ea:	4b6c      	ldr	r3, [pc, #432]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1f0      	bne.n	80071d8 <HAL_RCC_OscConfig+0xe8>
 80071f6:	e000      	b.n	80071fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f003 0302 	and.w	r3, r3, #2
 8007202:	2b00      	cmp	r3, #0
 8007204:	d063      	beq.n	80072ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007206:	4b65      	ldr	r3, [pc, #404]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	f003 030c 	and.w	r3, r3, #12
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00b      	beq.n	800722a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007212:	4b62      	ldr	r3, [pc, #392]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800721a:	2b08      	cmp	r3, #8
 800721c:	d11c      	bne.n	8007258 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800721e:	4b5f      	ldr	r3, [pc, #380]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007226:	2b00      	cmp	r3, #0
 8007228:	d116      	bne.n	8007258 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800722a:	4b5c      	ldr	r3, [pc, #368]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f003 0302 	and.w	r3, r3, #2
 8007232:	2b00      	cmp	r3, #0
 8007234:	d005      	beq.n	8007242 <HAL_RCC_OscConfig+0x152>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	2b01      	cmp	r3, #1
 800723c:	d001      	beq.n	8007242 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800723e:	2301      	movs	r3, #1
 8007240:	e18d      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007242:	4956      	ldr	r1, [pc, #344]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007244:	4b55      	ldr	r3, [pc, #340]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	691b      	ldr	r3, [r3, #16]
 8007250:	00db      	lsls	r3, r3, #3
 8007252:	4313      	orrs	r3, r2
 8007254:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007256:	e03a      	b.n	80072ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	68db      	ldr	r3, [r3, #12]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d020      	beq.n	80072a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007260:	4b4f      	ldr	r3, [pc, #316]	; (80073a0 <HAL_RCC_OscConfig+0x2b0>)
 8007262:	2201      	movs	r2, #1
 8007264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007266:	f7fe fcf1 	bl	8005c4c <HAL_GetTick>
 800726a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800726c:	e008      	b.n	8007280 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800726e:	f7fe fced 	bl	8005c4c <HAL_GetTick>
 8007272:	4602      	mov	r2, r0
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	1ad3      	subs	r3, r2, r3
 8007278:	2b02      	cmp	r3, #2
 800727a:	d901      	bls.n	8007280 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800727c:	2303      	movs	r3, #3
 800727e:	e16e      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007280:	4b46      	ldr	r3, [pc, #280]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f003 0302 	and.w	r3, r3, #2
 8007288:	2b00      	cmp	r3, #0
 800728a:	d0f0      	beq.n	800726e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800728c:	4943      	ldr	r1, [pc, #268]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800728e:	4b43      	ldr	r3, [pc, #268]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	691b      	ldr	r3, [r3, #16]
 800729a:	00db      	lsls	r3, r3, #3
 800729c:	4313      	orrs	r3, r2
 800729e:	600b      	str	r3, [r1, #0]
 80072a0:	e015      	b.n	80072ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80072a2:	4b3f      	ldr	r3, [pc, #252]	; (80073a0 <HAL_RCC_OscConfig+0x2b0>)
 80072a4:	2200      	movs	r2, #0
 80072a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072a8:	f7fe fcd0 	bl	8005c4c <HAL_GetTick>
 80072ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80072ae:	e008      	b.n	80072c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80072b0:	f7fe fccc 	bl	8005c4c <HAL_GetTick>
 80072b4:	4602      	mov	r2, r0
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	1ad3      	subs	r3, r2, r3
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	d901      	bls.n	80072c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80072be:	2303      	movs	r3, #3
 80072c0:	e14d      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80072c2:	4b36      	ldr	r3, [pc, #216]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f003 0302 	and.w	r3, r3, #2
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d1f0      	bne.n	80072b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f003 0308 	and.w	r3, r3, #8
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d030      	beq.n	800733c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	695b      	ldr	r3, [r3, #20]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d016      	beq.n	8007310 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80072e2:	4b30      	ldr	r3, [pc, #192]	; (80073a4 <HAL_RCC_OscConfig+0x2b4>)
 80072e4:	2201      	movs	r2, #1
 80072e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072e8:	f7fe fcb0 	bl	8005c4c <HAL_GetTick>
 80072ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072ee:	e008      	b.n	8007302 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80072f0:	f7fe fcac 	bl	8005c4c <HAL_GetTick>
 80072f4:	4602      	mov	r2, r0
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	1ad3      	subs	r3, r2, r3
 80072fa:	2b02      	cmp	r3, #2
 80072fc:	d901      	bls.n	8007302 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80072fe:	2303      	movs	r3, #3
 8007300:	e12d      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007302:	4b26      	ldr	r3, [pc, #152]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007304:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007306:	f003 0302 	and.w	r3, r3, #2
 800730a:	2b00      	cmp	r3, #0
 800730c:	d0f0      	beq.n	80072f0 <HAL_RCC_OscConfig+0x200>
 800730e:	e015      	b.n	800733c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007310:	4b24      	ldr	r3, [pc, #144]	; (80073a4 <HAL_RCC_OscConfig+0x2b4>)
 8007312:	2200      	movs	r2, #0
 8007314:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007316:	f7fe fc99 	bl	8005c4c <HAL_GetTick>
 800731a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800731c:	e008      	b.n	8007330 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800731e:	f7fe fc95 	bl	8005c4c <HAL_GetTick>
 8007322:	4602      	mov	r2, r0
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	1ad3      	subs	r3, r2, r3
 8007328:	2b02      	cmp	r3, #2
 800732a:	d901      	bls.n	8007330 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800732c:	2303      	movs	r3, #3
 800732e:	e116      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007330:	4b1a      	ldr	r3, [pc, #104]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007332:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007334:	f003 0302 	and.w	r3, r3, #2
 8007338:	2b00      	cmp	r3, #0
 800733a:	d1f0      	bne.n	800731e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f003 0304 	and.w	r3, r3, #4
 8007344:	2b00      	cmp	r3, #0
 8007346:	f000 80a0 	beq.w	800748a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800734a:	2300      	movs	r3, #0
 800734c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800734e:	4b13      	ldr	r3, [pc, #76]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007356:	2b00      	cmp	r3, #0
 8007358:	d10f      	bne.n	800737a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800735a:	2300      	movs	r3, #0
 800735c:	60fb      	str	r3, [r7, #12]
 800735e:	4a0f      	ldr	r2, [pc, #60]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007360:	4b0e      	ldr	r3, [pc, #56]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007364:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007368:	6413      	str	r3, [r2, #64]	; 0x40
 800736a:	4b0c      	ldr	r3, [pc, #48]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800736c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800736e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007372:	60fb      	str	r3, [r7, #12]
 8007374:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007376:	2301      	movs	r3, #1
 8007378:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800737a:	4b0b      	ldr	r3, [pc, #44]	; (80073a8 <HAL_RCC_OscConfig+0x2b8>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007382:	2b00      	cmp	r3, #0
 8007384:	d121      	bne.n	80073ca <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007386:	4a08      	ldr	r2, [pc, #32]	; (80073a8 <HAL_RCC_OscConfig+0x2b8>)
 8007388:	4b07      	ldr	r3, [pc, #28]	; (80073a8 <HAL_RCC_OscConfig+0x2b8>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007390:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007392:	f7fe fc5b 	bl	8005c4c <HAL_GetTick>
 8007396:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007398:	e011      	b.n	80073be <HAL_RCC_OscConfig+0x2ce>
 800739a:	bf00      	nop
 800739c:	40023800 	.word	0x40023800
 80073a0:	42470000 	.word	0x42470000
 80073a4:	42470e80 	.word	0x42470e80
 80073a8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073ac:	f7fe fc4e 	bl	8005c4c <HAL_GetTick>
 80073b0:	4602      	mov	r2, r0
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	1ad3      	subs	r3, r2, r3
 80073b6:	2b02      	cmp	r3, #2
 80073b8:	d901      	bls.n	80073be <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80073ba:	2303      	movs	r3, #3
 80073bc:	e0cf      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073be:	4b6a      	ldr	r3, [pc, #424]	; (8007568 <HAL_RCC_OscConfig+0x478>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d0f0      	beq.n	80073ac <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	689b      	ldr	r3, [r3, #8]
 80073ce:	2b01      	cmp	r3, #1
 80073d0:	d106      	bne.n	80073e0 <HAL_RCC_OscConfig+0x2f0>
 80073d2:	4a66      	ldr	r2, [pc, #408]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 80073d4:	4b65      	ldr	r3, [pc, #404]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 80073d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073d8:	f043 0301 	orr.w	r3, r3, #1
 80073dc:	6713      	str	r3, [r2, #112]	; 0x70
 80073de:	e01c      	b.n	800741a <HAL_RCC_OscConfig+0x32a>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	2b05      	cmp	r3, #5
 80073e6:	d10c      	bne.n	8007402 <HAL_RCC_OscConfig+0x312>
 80073e8:	4a60      	ldr	r2, [pc, #384]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 80073ea:	4b60      	ldr	r3, [pc, #384]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 80073ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ee:	f043 0304 	orr.w	r3, r3, #4
 80073f2:	6713      	str	r3, [r2, #112]	; 0x70
 80073f4:	4a5d      	ldr	r2, [pc, #372]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 80073f6:	4b5d      	ldr	r3, [pc, #372]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 80073f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073fa:	f043 0301 	orr.w	r3, r3, #1
 80073fe:	6713      	str	r3, [r2, #112]	; 0x70
 8007400:	e00b      	b.n	800741a <HAL_RCC_OscConfig+0x32a>
 8007402:	4a5a      	ldr	r2, [pc, #360]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 8007404:	4b59      	ldr	r3, [pc, #356]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 8007406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007408:	f023 0301 	bic.w	r3, r3, #1
 800740c:	6713      	str	r3, [r2, #112]	; 0x70
 800740e:	4a57      	ldr	r2, [pc, #348]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 8007410:	4b56      	ldr	r3, [pc, #344]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 8007412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007414:	f023 0304 	bic.w	r3, r3, #4
 8007418:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d015      	beq.n	800744e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007422:	f7fe fc13 	bl	8005c4c <HAL_GetTick>
 8007426:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007428:	e00a      	b.n	8007440 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800742a:	f7fe fc0f 	bl	8005c4c <HAL_GetTick>
 800742e:	4602      	mov	r2, r0
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	1ad3      	subs	r3, r2, r3
 8007434:	f241 3288 	movw	r2, #5000	; 0x1388
 8007438:	4293      	cmp	r3, r2
 800743a:	d901      	bls.n	8007440 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800743c:	2303      	movs	r3, #3
 800743e:	e08e      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007440:	4b4a      	ldr	r3, [pc, #296]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 8007442:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007444:	f003 0302 	and.w	r3, r3, #2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d0ee      	beq.n	800742a <HAL_RCC_OscConfig+0x33a>
 800744c:	e014      	b.n	8007478 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800744e:	f7fe fbfd 	bl	8005c4c <HAL_GetTick>
 8007452:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007454:	e00a      	b.n	800746c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007456:	f7fe fbf9 	bl	8005c4c <HAL_GetTick>
 800745a:	4602      	mov	r2, r0
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	1ad3      	subs	r3, r2, r3
 8007460:	f241 3288 	movw	r2, #5000	; 0x1388
 8007464:	4293      	cmp	r3, r2
 8007466:	d901      	bls.n	800746c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007468:	2303      	movs	r3, #3
 800746a:	e078      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800746c:	4b3f      	ldr	r3, [pc, #252]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 800746e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007470:	f003 0302 	and.w	r3, r3, #2
 8007474:	2b00      	cmp	r3, #0
 8007476:	d1ee      	bne.n	8007456 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007478:	7dfb      	ldrb	r3, [r7, #23]
 800747a:	2b01      	cmp	r3, #1
 800747c:	d105      	bne.n	800748a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800747e:	4a3b      	ldr	r2, [pc, #236]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 8007480:	4b3a      	ldr	r3, [pc, #232]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 8007482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007484:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007488:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	699b      	ldr	r3, [r3, #24]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d064      	beq.n	800755c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007492:	4b36      	ldr	r3, [pc, #216]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	f003 030c 	and.w	r3, r3, #12
 800749a:	2b08      	cmp	r3, #8
 800749c:	d05c      	beq.n	8007558 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	699b      	ldr	r3, [r3, #24]
 80074a2:	2b02      	cmp	r3, #2
 80074a4:	d141      	bne.n	800752a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074a6:	4b32      	ldr	r3, [pc, #200]	; (8007570 <HAL_RCC_OscConfig+0x480>)
 80074a8:	2200      	movs	r2, #0
 80074aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074ac:	f7fe fbce 	bl	8005c4c <HAL_GetTick>
 80074b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074b2:	e008      	b.n	80074c6 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074b4:	f7fe fbca 	bl	8005c4c <HAL_GetTick>
 80074b8:	4602      	mov	r2, r0
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	1ad3      	subs	r3, r2, r3
 80074be:	2b02      	cmp	r3, #2
 80074c0:	d901      	bls.n	80074c6 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80074c2:	2303      	movs	r3, #3
 80074c4:	e04b      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074c6:	4b29      	ldr	r3, [pc, #164]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d1f0      	bne.n	80074b4 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80074d2:	4926      	ldr	r1, [pc, #152]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	69da      	ldr	r2, [r3, #28]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6a1b      	ldr	r3, [r3, #32]
 80074dc:	431a      	orrs	r2, r3
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e2:	019b      	lsls	r3, r3, #6
 80074e4:	431a      	orrs	r2, r3
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074ea:	085b      	lsrs	r3, r3, #1
 80074ec:	3b01      	subs	r3, #1
 80074ee:	041b      	lsls	r3, r3, #16
 80074f0:	431a      	orrs	r2, r3
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074f6:	061b      	lsls	r3, r3, #24
 80074f8:	4313      	orrs	r3, r2
 80074fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80074fc:	4b1c      	ldr	r3, [pc, #112]	; (8007570 <HAL_RCC_OscConfig+0x480>)
 80074fe:	2201      	movs	r2, #1
 8007500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007502:	f7fe fba3 	bl	8005c4c <HAL_GetTick>
 8007506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007508:	e008      	b.n	800751c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800750a:	f7fe fb9f 	bl	8005c4c <HAL_GetTick>
 800750e:	4602      	mov	r2, r0
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	1ad3      	subs	r3, r2, r3
 8007514:	2b02      	cmp	r3, #2
 8007516:	d901      	bls.n	800751c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8007518:	2303      	movs	r3, #3
 800751a:	e020      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800751c:	4b13      	ldr	r3, [pc, #76]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007524:	2b00      	cmp	r3, #0
 8007526:	d0f0      	beq.n	800750a <HAL_RCC_OscConfig+0x41a>
 8007528:	e018      	b.n	800755c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800752a:	4b11      	ldr	r3, [pc, #68]	; (8007570 <HAL_RCC_OscConfig+0x480>)
 800752c:	2200      	movs	r2, #0
 800752e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007530:	f7fe fb8c 	bl	8005c4c <HAL_GetTick>
 8007534:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007536:	e008      	b.n	800754a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007538:	f7fe fb88 	bl	8005c4c <HAL_GetTick>
 800753c:	4602      	mov	r2, r0
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	1ad3      	subs	r3, r2, r3
 8007542:	2b02      	cmp	r3, #2
 8007544:	d901      	bls.n	800754a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e009      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800754a:	4b08      	ldr	r3, [pc, #32]	; (800756c <HAL_RCC_OscConfig+0x47c>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1f0      	bne.n	8007538 <HAL_RCC_OscConfig+0x448>
 8007556:	e001      	b.n	800755c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	e000      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800755c:	2300      	movs	r3, #0
}
 800755e:	4618      	mov	r0, r3
 8007560:	3718      	adds	r7, #24
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}
 8007566:	bf00      	nop
 8007568:	40007000 	.word	0x40007000
 800756c:	40023800 	.word	0x40023800
 8007570:	42470060 	.word	0x42470060

08007574 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b084      	sub	sp, #16
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d101      	bne.n	8007588 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	e0ca      	b.n	800771e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007588:	4b67      	ldr	r3, [pc, #412]	; (8007728 <HAL_RCC_ClockConfig+0x1b4>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f003 020f 	and.w	r2, r3, #15
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	429a      	cmp	r2, r3
 8007594:	d20c      	bcs.n	80075b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007596:	4b64      	ldr	r3, [pc, #400]	; (8007728 <HAL_RCC_ClockConfig+0x1b4>)
 8007598:	683a      	ldr	r2, [r7, #0]
 800759a:	b2d2      	uxtb	r2, r2
 800759c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800759e:	4b62      	ldr	r3, [pc, #392]	; (8007728 <HAL_RCC_ClockConfig+0x1b4>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f003 020f 	and.w	r2, r3, #15
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d001      	beq.n	80075b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	e0b6      	b.n	800771e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f003 0302 	and.w	r3, r3, #2
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d020      	beq.n	80075fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f003 0304 	and.w	r3, r3, #4
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d005      	beq.n	80075d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80075c8:	4a58      	ldr	r2, [pc, #352]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 80075ca:	4b58      	ldr	r3, [pc, #352]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80075d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f003 0308 	and.w	r3, r3, #8
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d005      	beq.n	80075ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80075e0:	4a52      	ldr	r2, [pc, #328]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 80075e2:	4b52      	ldr	r3, [pc, #328]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80075ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80075ec:	494f      	ldr	r1, [pc, #316]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 80075ee:	4b4f      	ldr	r3, [pc, #316]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	689b      	ldr	r3, [r3, #8]
 80075fa:	4313      	orrs	r3, r2
 80075fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f003 0301 	and.w	r3, r3, #1
 8007606:	2b00      	cmp	r3, #0
 8007608:	d044      	beq.n	8007694 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	2b01      	cmp	r3, #1
 8007610:	d107      	bne.n	8007622 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007612:	4b46      	ldr	r3, [pc, #280]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d119      	bne.n	8007652 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e07d      	b.n	800771e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	2b02      	cmp	r3, #2
 8007628:	d003      	beq.n	8007632 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800762e:	2b03      	cmp	r3, #3
 8007630:	d107      	bne.n	8007642 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007632:	4b3e      	ldr	r3, [pc, #248]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800763a:	2b00      	cmp	r3, #0
 800763c:	d109      	bne.n	8007652 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	e06d      	b.n	800771e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007642:	4b3a      	ldr	r3, [pc, #232]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f003 0302 	and.w	r3, r3, #2
 800764a:	2b00      	cmp	r3, #0
 800764c:	d101      	bne.n	8007652 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	e065      	b.n	800771e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007652:	4936      	ldr	r1, [pc, #216]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 8007654:	4b35      	ldr	r3, [pc, #212]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 8007656:	689b      	ldr	r3, [r3, #8]
 8007658:	f023 0203 	bic.w	r2, r3, #3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	4313      	orrs	r3, r2
 8007662:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007664:	f7fe faf2 	bl	8005c4c <HAL_GetTick>
 8007668:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800766a:	e00a      	b.n	8007682 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800766c:	f7fe faee 	bl	8005c4c <HAL_GetTick>
 8007670:	4602      	mov	r2, r0
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	1ad3      	subs	r3, r2, r3
 8007676:	f241 3288 	movw	r2, #5000	; 0x1388
 800767a:	4293      	cmp	r3, r2
 800767c:	d901      	bls.n	8007682 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800767e:	2303      	movs	r3, #3
 8007680:	e04d      	b.n	800771e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007682:	4b2a      	ldr	r3, [pc, #168]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	f003 020c 	and.w	r2, r3, #12
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	429a      	cmp	r2, r3
 8007692:	d1eb      	bne.n	800766c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007694:	4b24      	ldr	r3, [pc, #144]	; (8007728 <HAL_RCC_ClockConfig+0x1b4>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 020f 	and.w	r2, r3, #15
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	429a      	cmp	r2, r3
 80076a0:	d90c      	bls.n	80076bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076a2:	4b21      	ldr	r3, [pc, #132]	; (8007728 <HAL_RCC_ClockConfig+0x1b4>)
 80076a4:	683a      	ldr	r2, [r7, #0]
 80076a6:	b2d2      	uxtb	r2, r2
 80076a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80076aa:	4b1f      	ldr	r3, [pc, #124]	; (8007728 <HAL_RCC_ClockConfig+0x1b4>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f003 020f 	and.w	r2, r3, #15
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	429a      	cmp	r2, r3
 80076b6:	d001      	beq.n	80076bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e030      	b.n	800771e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f003 0304 	and.w	r3, r3, #4
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d008      	beq.n	80076da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80076c8:	4918      	ldr	r1, [pc, #96]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 80076ca:	4b18      	ldr	r3, [pc, #96]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	68db      	ldr	r3, [r3, #12]
 80076d6:	4313      	orrs	r3, r2
 80076d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f003 0308 	and.w	r3, r3, #8
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d009      	beq.n	80076fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80076e6:	4911      	ldr	r1, [pc, #68]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 80076e8:	4b10      	ldr	r3, [pc, #64]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 80076ea:	689b      	ldr	r3, [r3, #8]
 80076ec:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	691b      	ldr	r3, [r3, #16]
 80076f4:	00db      	lsls	r3, r3, #3
 80076f6:	4313      	orrs	r3, r2
 80076f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80076fa:	f000 f81d 	bl	8007738 <HAL_RCC_GetSysClockFreq>
 80076fe:	4601      	mov	r1, r0
 8007700:	4b0a      	ldr	r3, [pc, #40]	; (800772c <HAL_RCC_ClockConfig+0x1b8>)
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	091b      	lsrs	r3, r3, #4
 8007706:	f003 030f 	and.w	r3, r3, #15
 800770a:	4a09      	ldr	r2, [pc, #36]	; (8007730 <HAL_RCC_ClockConfig+0x1bc>)
 800770c:	5cd3      	ldrb	r3, [r2, r3]
 800770e:	fa21 f303 	lsr.w	r3, r1, r3
 8007712:	4a08      	ldr	r2, [pc, #32]	; (8007734 <HAL_RCC_ClockConfig+0x1c0>)
 8007714:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8007716:	2000      	movs	r0, #0
 8007718:	f001 ff66 	bl	80095e8 <HAL_InitTick>

  return HAL_OK;
 800771c:	2300      	movs	r3, #0
}
 800771e:	4618      	mov	r0, r3
 8007720:	3710      	adds	r7, #16
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	40023c00 	.word	0x40023c00
 800772c:	40023800 	.word	0x40023800
 8007730:	0800a5e4 	.word	0x0800a5e4
 8007734:	2000003c 	.word	0x2000003c

08007738 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800773c:	b08f      	sub	sp, #60	; 0x3c
 800773e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007740:	2300      	movs	r3, #0
 8007742:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007744:	2300      	movs	r3, #0
 8007746:	637b      	str	r3, [r7, #52]	; 0x34
 8007748:	2300      	movs	r3, #0
 800774a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 800774c:	2300      	movs	r3, #0
 800774e:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007750:	4b62      	ldr	r3, [pc, #392]	; (80078dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	f003 030c 	and.w	r3, r3, #12
 8007758:	2b04      	cmp	r3, #4
 800775a:	d007      	beq.n	800776c <HAL_RCC_GetSysClockFreq+0x34>
 800775c:	2b08      	cmp	r3, #8
 800775e:	d008      	beq.n	8007772 <HAL_RCC_GetSysClockFreq+0x3a>
 8007760:	2b00      	cmp	r3, #0
 8007762:	f040 80b2 	bne.w	80078ca <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007766:	4b5e      	ldr	r3, [pc, #376]	; (80078e0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007768:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 800776a:	e0b1      	b.n	80078d0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800776c:	4b5d      	ldr	r3, [pc, #372]	; (80078e4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800776e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8007770:	e0ae      	b.n	80078d0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007772:	4b5a      	ldr	r3, [pc, #360]	; (80078dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800777a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800777c:	4b57      	ldr	r3, [pc, #348]	; (80078dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007784:	2b00      	cmp	r3, #0
 8007786:	d04e      	beq.n	8007826 <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007788:	4b54      	ldr	r3, [pc, #336]	; (80078dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	099b      	lsrs	r3, r3, #6
 800778e:	f04f 0400 	mov.w	r4, #0
 8007792:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007796:	f04f 0200 	mov.w	r2, #0
 800779a:	ea01 0103 	and.w	r1, r1, r3
 800779e:	ea02 0204 	and.w	r2, r2, r4
 80077a2:	460b      	mov	r3, r1
 80077a4:	4614      	mov	r4, r2
 80077a6:	0160      	lsls	r0, r4, #5
 80077a8:	6278      	str	r0, [r7, #36]	; 0x24
 80077aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80077ac:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80077b0:	6278      	str	r0, [r7, #36]	; 0x24
 80077b2:	015b      	lsls	r3, r3, #5
 80077b4:	623b      	str	r3, [r7, #32]
 80077b6:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80077ba:	1a5b      	subs	r3, r3, r1
 80077bc:	eb64 0402 	sbc.w	r4, r4, r2
 80077c0:	ea4f 1984 	mov.w	r9, r4, lsl #6
 80077c4:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 80077c8:	ea4f 1883 	mov.w	r8, r3, lsl #6
 80077cc:	ebb8 0803 	subs.w	r8, r8, r3
 80077d0:	eb69 0904 	sbc.w	r9, r9, r4
 80077d4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80077d8:	61fb      	str	r3, [r7, #28]
 80077da:	69fb      	ldr	r3, [r7, #28]
 80077dc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80077e0:	61fb      	str	r3, [r7, #28]
 80077e2:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80077e6:	61bb      	str	r3, [r7, #24]
 80077e8:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80077ec:	eb18 0801 	adds.w	r8, r8, r1
 80077f0:	eb49 0902 	adc.w	r9, r9, r2
 80077f4:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80077f8:	617b      	str	r3, [r7, #20]
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8007800:	617b      	str	r3, [r7, #20]
 8007802:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8007806:	613b      	str	r3, [r7, #16]
 8007808:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800780c:	4640      	mov	r0, r8
 800780e:	4649      	mov	r1, r9
 8007810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007812:	f04f 0400 	mov.w	r4, #0
 8007816:	461a      	mov	r2, r3
 8007818:	4623      	mov	r3, r4
 800781a:	f7f8 fd39 	bl	8000290 <__aeabi_uldivmod>
 800781e:	4603      	mov	r3, r0
 8007820:	460c      	mov	r4, r1
 8007822:	637b      	str	r3, [r7, #52]	; 0x34
 8007824:	e043      	b.n	80078ae <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007826:	4b2d      	ldr	r3, [pc, #180]	; (80078dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	099b      	lsrs	r3, r3, #6
 800782c:	f04f 0400 	mov.w	r4, #0
 8007830:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007834:	f04f 0200 	mov.w	r2, #0
 8007838:	ea01 0103 	and.w	r1, r1, r3
 800783c:	ea02 0204 	and.w	r2, r2, r4
 8007840:	460b      	mov	r3, r1
 8007842:	4614      	mov	r4, r2
 8007844:	0160      	lsls	r0, r4, #5
 8007846:	60f8      	str	r0, [r7, #12]
 8007848:	68f8      	ldr	r0, [r7, #12]
 800784a:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 800784e:	60f8      	str	r0, [r7, #12]
 8007850:	015b      	lsls	r3, r3, #5
 8007852:	60bb      	str	r3, [r7, #8]
 8007854:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8007858:	1a5b      	subs	r3, r3, r1
 800785a:	eb64 0402 	sbc.w	r4, r4, r2
 800785e:	01a6      	lsls	r6, r4, #6
 8007860:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8007864:	019d      	lsls	r5, r3, #6
 8007866:	1aed      	subs	r5, r5, r3
 8007868:	eb66 0604 	sbc.w	r6, r6, r4
 800786c:	00f3      	lsls	r3, r6, #3
 800786e:	607b      	str	r3, [r7, #4]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8007876:	607b      	str	r3, [r7, #4]
 8007878:	00eb      	lsls	r3, r5, #3
 800787a:	603b      	str	r3, [r7, #0]
 800787c:	e897 0060 	ldmia.w	r7, {r5, r6}
 8007880:	186d      	adds	r5, r5, r1
 8007882:	eb46 0602 	adc.w	r6, r6, r2
 8007886:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 800788a:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 800788e:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8007892:	4655      	mov	r5, sl
 8007894:	465e      	mov	r6, fp
 8007896:	4628      	mov	r0, r5
 8007898:	4631      	mov	r1, r6
 800789a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800789c:	f04f 0400 	mov.w	r4, #0
 80078a0:	461a      	mov	r2, r3
 80078a2:	4623      	mov	r3, r4
 80078a4:	f7f8 fcf4 	bl	8000290 <__aeabi_uldivmod>
 80078a8:	4603      	mov	r3, r0
 80078aa:	460c      	mov	r4, r1
 80078ac:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80078ae:	4b0b      	ldr	r3, [pc, #44]	; (80078dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	0c1b      	lsrs	r3, r3, #16
 80078b4:	f003 0303 	and.w	r3, r3, #3
 80078b8:	3301      	adds	r3, #1
 80078ba:	005b      	lsls	r3, r3, #1
 80078bc:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 80078be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80078c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80078c6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80078c8:	e002      	b.n	80078d0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80078ca:	4b05      	ldr	r3, [pc, #20]	; (80078e0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80078cc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80078ce:	bf00      	nop
    }
  }
  return sysclockfreq;
 80078d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	373c      	adds	r7, #60	; 0x3c
 80078d6:	46bd      	mov	sp, r7
 80078d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078dc:	40023800 	.word	0x40023800
 80078e0:	00f42400 	.word	0x00f42400
 80078e4:	007a1200 	.word	0x007a1200

080078e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80078e8:	b480      	push	{r7}
 80078ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80078ec:	4b03      	ldr	r3, [pc, #12]	; (80078fc <HAL_RCC_GetHCLKFreq+0x14>)
 80078ee:	681b      	ldr	r3, [r3, #0]
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop
 80078fc:	2000003c 	.word	0x2000003c

08007900 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007904:	f7ff fff0 	bl	80078e8 <HAL_RCC_GetHCLKFreq>
 8007908:	4601      	mov	r1, r0
 800790a:	4b05      	ldr	r3, [pc, #20]	; (8007920 <HAL_RCC_GetPCLK1Freq+0x20>)
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	0a9b      	lsrs	r3, r3, #10
 8007910:	f003 0307 	and.w	r3, r3, #7
 8007914:	4a03      	ldr	r2, [pc, #12]	; (8007924 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007916:	5cd3      	ldrb	r3, [r2, r3]
 8007918:	fa21 f303 	lsr.w	r3, r1, r3
}
 800791c:	4618      	mov	r0, r3
 800791e:	bd80      	pop	{r7, pc}
 8007920:	40023800 	.word	0x40023800
 8007924:	0800a5f4 	.word	0x0800a5f4

08007928 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800792c:	f7ff ffdc 	bl	80078e8 <HAL_RCC_GetHCLKFreq>
 8007930:	4601      	mov	r1, r0
 8007932:	4b05      	ldr	r3, [pc, #20]	; (8007948 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	0b5b      	lsrs	r3, r3, #13
 8007938:	f003 0307 	and.w	r3, r3, #7
 800793c:	4a03      	ldr	r2, [pc, #12]	; (800794c <HAL_RCC_GetPCLK2Freq+0x24>)
 800793e:	5cd3      	ldrb	r3, [r2, r3]
 8007940:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007944:	4618      	mov	r0, r3
 8007946:	bd80      	pop	{r7, pc}
 8007948:	40023800 	.word	0x40023800
 800794c:	0800a5f4 	.word	0x0800a5f4

08007950 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007950:	b480      	push	{r7}
 8007952:	b083      	sub	sp, #12
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	220f      	movs	r2, #15
 800795e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007960:	4b12      	ldr	r3, [pc, #72]	; (80079ac <HAL_RCC_GetClockConfig+0x5c>)
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	f003 0203 	and.w	r2, r3, #3
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800796c:	4b0f      	ldr	r3, [pc, #60]	; (80079ac <HAL_RCC_GetClockConfig+0x5c>)
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007978:	4b0c      	ldr	r3, [pc, #48]	; (80079ac <HAL_RCC_GetClockConfig+0x5c>)
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007984:	4b09      	ldr	r3, [pc, #36]	; (80079ac <HAL_RCC_GetClockConfig+0x5c>)
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	08db      	lsrs	r3, r3, #3
 800798a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007992:	4b07      	ldr	r3, [pc, #28]	; (80079b0 <HAL_RCC_GetClockConfig+0x60>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f003 020f 	and.w	r2, r3, #15
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	601a      	str	r2, [r3, #0]
}
 800799e:	bf00      	nop
 80079a0:	370c      	adds	r7, #12
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	40023800 	.word	0x40023800
 80079b0:	40023c00 	.word	0x40023c00

080079b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b082      	sub	sp, #8
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d101      	bne.n	80079c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80079c2:	2301      	movs	r3, #1
 80079c4:	e055      	b.n	8007a72 <HAL_SPI_Init+0xbe>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2200      	movs	r2, #0
 80079ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80079d2:	b2db      	uxtb	r3, r3
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d106      	bne.n	80079e6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2200      	movs	r2, #0
 80079dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f001 fd8b 	bl	80094fc <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2202      	movs	r2, #2
 80079ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	687a      	ldr	r2, [r7, #4]
 80079f4:	6812      	ldr	r2, [r2, #0]
 80079f6:	6812      	ldr	r2, [r2, #0]
 80079f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079fc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	687a      	ldr	r2, [r7, #4]
 8007a04:	6851      	ldr	r1, [r2, #4]
 8007a06:	687a      	ldr	r2, [r7, #4]
 8007a08:	6892      	ldr	r2, [r2, #8]
 8007a0a:	4311      	orrs	r1, r2
 8007a0c:	687a      	ldr	r2, [r7, #4]
 8007a0e:	68d2      	ldr	r2, [r2, #12]
 8007a10:	4311      	orrs	r1, r2
 8007a12:	687a      	ldr	r2, [r7, #4]
 8007a14:	6912      	ldr	r2, [r2, #16]
 8007a16:	4311      	orrs	r1, r2
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	6952      	ldr	r2, [r2, #20]
 8007a1c:	4311      	orrs	r1, r2
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	6992      	ldr	r2, [r2, #24]
 8007a22:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8007a26:	4311      	orrs	r1, r2
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	69d2      	ldr	r2, [r2, #28]
 8007a2c:	4311      	orrs	r1, r2
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	6a12      	ldr	r2, [r2, #32]
 8007a32:	4311      	orrs	r1, r2
 8007a34:	687a      	ldr	r2, [r7, #4]
 8007a36:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007a38:	430a      	orrs	r2, r1
 8007a3a:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	687a      	ldr	r2, [r7, #4]
 8007a42:	6992      	ldr	r2, [r2, #24]
 8007a44:	0c12      	lsrs	r2, r2, #16
 8007a46:	f002 0104 	and.w	r1, r2, #4
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007a4e:	430a      	orrs	r2, r1
 8007a50:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	6812      	ldr	r2, [r2, #0]
 8007a5a:	69d2      	ldr	r2, [r2, #28]
 8007a5c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a60:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3708      	adds	r7, #8
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}

08007a7a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a7a:	b580      	push	{r7, lr}
 8007a7c:	b08a      	sub	sp, #40	; 0x28
 8007a7e:	af02      	add	r7, sp, #8
 8007a80:	60f8      	str	r0, [r7, #12]
 8007a82:	60b9      	str	r1, [r7, #8]
 8007a84:	603b      	str	r3, [r7, #0]
 8007a86:	4613      	mov	r3, r2
 8007a88:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d101      	bne.n	8007aa0 <HAL_SPI_Transmit+0x26>
 8007a9c:	2302      	movs	r3, #2
 8007a9e:	e123      	b.n	8007ce8 <HAL_SPI_Transmit+0x26e>
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007aa8:	f7fe f8d0 	bl	8005c4c <HAL_GetTick>
 8007aac:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ab4:	b2db      	uxtb	r3, r3
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d002      	beq.n	8007ac0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007aba:	2302      	movs	r3, #2
 8007abc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007abe:	e10a      	b.n	8007cd6 <HAL_SPI_Transmit+0x25c>
  }

  if((pData == NULL ) || (Size == 0))
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d002      	beq.n	8007acc <HAL_SPI_Transmit+0x52>
 8007ac6:	88fb      	ldrh	r3, [r7, #6]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d102      	bne.n	8007ad2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007acc:	2301      	movs	r3, #1
 8007ace:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007ad0:	e101      	b.n	8007cd6 <HAL_SPI_Transmit+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2203      	movs	r2, #3
 8007ad6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2200      	movs	r2, #0
 8007ade:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	68ba      	ldr	r2, [r7, #8]
 8007ae4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	88fa      	ldrh	r2, [r7, #6]
 8007aea:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	88fa      	ldrh	r2, [r7, #6]
 8007af0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2200      	movs	r2, #0
 8007af6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2200      	movs	r2, #0
 8007afc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2200      	movs	r2, #0
 8007b02:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2200      	movs	r2, #0
 8007b08:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b18:	d107      	bne.n	8007b2a <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	68fa      	ldr	r2, [r7, #12]
 8007b20:	6812      	ldr	r2, [r2, #0]
 8007b22:	6812      	ldr	r2, [r2, #0]
 8007b24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b28:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b34:	2b40      	cmp	r3, #64	; 0x40
 8007b36:	d007      	beq.n	8007b48 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68fa      	ldr	r2, [r7, #12]
 8007b3e:	6812      	ldr	r2, [r2, #0]
 8007b40:	6812      	ldr	r2, [r2, #0]
 8007b42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b50:	d147      	bne.n	8007be2 <HAL_SPI_Transmit+0x168>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d004      	beq.n	8007b64 <HAL_SPI_Transmit+0xea>
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b5e:	b29b      	uxth	r3, r3
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d138      	bne.n	8007bd6 <HAL_SPI_Transmit+0x15c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	68ba      	ldr	r2, [r7, #8]
 8007b6a:	8812      	ldrh	r2, [r2, #0]
 8007b6c:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	3302      	adds	r3, #2
 8007b72:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	3b01      	subs	r3, #1
 8007b7c:	b29a      	uxth	r2, r3
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007b82:	e028      	b.n	8007bd6 <HAL_SPI_Transmit+0x15c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	689b      	ldr	r3, [r3, #8]
 8007b8a:	f003 0302 	and.w	r3, r3, #2
 8007b8e:	2b02      	cmp	r3, #2
 8007b90:	d10f      	bne.n	8007bb2 <HAL_SPI_Transmit+0x138>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	68ba      	ldr	r2, [r7, #8]
 8007b98:	8812      	ldrh	r2, [r2, #0]
 8007b9a:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	3302      	adds	r3, #2
 8007ba0:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	b29a      	uxth	r2, r3
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	86da      	strh	r2, [r3, #54]	; 0x36
 8007bb0:	e011      	b.n	8007bd6 <HAL_SPI_Transmit+0x15c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d00b      	beq.n	8007bd0 <HAL_SPI_Transmit+0x156>
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bbe:	d00a      	beq.n	8007bd6 <HAL_SPI_Transmit+0x15c>
 8007bc0:	f7fe f844 	bl	8005c4c <HAL_GetTick>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	69bb      	ldr	r3, [r7, #24]
 8007bc8:	1ad2      	subs	r2, r2, r3
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	d302      	bcc.n	8007bd6 <HAL_SPI_Transmit+0x15c>
        {
          errorcode = HAL_TIMEOUT;
 8007bd0:	2303      	movs	r3, #3
 8007bd2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007bd4:	e07f      	b.n	8007cd6 <HAL_SPI_Transmit+0x25c>
    while (hspi->TxXferCount > 0U)
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d1d1      	bne.n	8007b84 <HAL_SPI_Transmit+0x10a>
 8007be0:	e048      	b.n	8007c74 <HAL_SPI_Transmit+0x1fa>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d004      	beq.n	8007bf4 <HAL_SPI_Transmit+0x17a>
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d13a      	bne.n	8007c6a <HAL_SPI_Transmit+0x1f0>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	330c      	adds	r3, #12
 8007bfa:	68ba      	ldr	r2, [r7, #8]
 8007bfc:	7812      	ldrb	r2, [r2, #0]
 8007bfe:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	3301      	adds	r3, #1
 8007c04:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c0a:	b29b      	uxth	r3, r3
 8007c0c:	3b01      	subs	r3, #1
 8007c0e:	b29a      	uxth	r2, r3
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007c14:	e029      	b.n	8007c6a <HAL_SPI_Transmit+0x1f0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	689b      	ldr	r3, [r3, #8]
 8007c1c:	f003 0302 	and.w	r3, r3, #2
 8007c20:	2b02      	cmp	r3, #2
 8007c22:	d110      	bne.n	8007c46 <HAL_SPI_Transmit+0x1cc>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	330c      	adds	r3, #12
 8007c2a:	68ba      	ldr	r2, [r7, #8]
 8007c2c:	7812      	ldrb	r2, [r2, #0]
 8007c2e:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	3301      	adds	r3, #1
 8007c34:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c3a:	b29b      	uxth	r3, r3
 8007c3c:	3b01      	subs	r3, #1
 8007c3e:	b29a      	uxth	r2, r3
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	86da      	strh	r2, [r3, #54]	; 0x36
 8007c44:	e011      	b.n	8007c6a <HAL_SPI_Transmit+0x1f0>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d00b      	beq.n	8007c64 <HAL_SPI_Transmit+0x1ea>
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c52:	d00a      	beq.n	8007c6a <HAL_SPI_Transmit+0x1f0>
 8007c54:	f7fd fffa 	bl	8005c4c <HAL_GetTick>
 8007c58:	4602      	mov	r2, r0
 8007c5a:	69bb      	ldr	r3, [r7, #24]
 8007c5c:	1ad2      	subs	r2, r2, r3
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d302      	bcc.n	8007c6a <HAL_SPI_Transmit+0x1f0>
        {
          errorcode = HAL_TIMEOUT;
 8007c64:	2303      	movs	r3, #3
 8007c66:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007c68:	e035      	b.n	8007cd6 <HAL_SPI_Transmit+0x25c>
    while (hspi->TxXferCount > 0U)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c6e:	b29b      	uxth	r3, r3
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d1d0      	bne.n	8007c16 <HAL_SPI_Transmit+0x19c>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8007c74:	69bb      	ldr	r3, [r7, #24]
 8007c76:	9300      	str	r3, [sp, #0]
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	2102      	movs	r1, #2
 8007c7e:	68f8      	ldr	r0, [r7, #12]
 8007c80:	f000 f836 	bl	8007cf0 <SPI_WaitFlagStateUntilTimeout>
 8007c84:	4603      	mov	r3, r0
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d002      	beq.n	8007c90 <HAL_SPI_Transmit+0x216>
  {
    errorcode = HAL_TIMEOUT;
 8007c8a:	2303      	movs	r3, #3
 8007c8c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007c8e:	e022      	b.n	8007cd6 <HAL_SPI_Transmit+0x25c>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8007c90:	69ba      	ldr	r2, [r7, #24]
 8007c92:	6839      	ldr	r1, [r7, #0]
 8007c94:	68f8      	ldr	r0, [r7, #12]
 8007c96:	f000 f894 	bl	8007dc2 <SPI_CheckFlag_BSY>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d005      	beq.n	8007cac <HAL_SPI_Transmit+0x232>
  {
    errorcode = HAL_ERROR;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2220      	movs	r2, #32
 8007ca8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007caa:	e014      	b.n	8007cd6 <HAL_SPI_Transmit+0x25c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d10a      	bne.n	8007cca <HAL_SPI_Transmit+0x250>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	617b      	str	r3, [r7, #20]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68db      	ldr	r3, [r3, #12]
 8007cbe:	617b      	str	r3, [r7, #20]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	689b      	ldr	r3, [r3, #8]
 8007cc6:	617b      	str	r3, [r7, #20]
 8007cc8:	697b      	ldr	r3, [r7, #20]
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d001      	beq.n	8007cd6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	2201      	movs	r2, #1
 8007cda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007ce6:	7ffb      	ldrb	r3, [r7, #31]
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3720      	adds	r7, #32
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}

08007cf0 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	60f8      	str	r0, [r7, #12]
 8007cf8:	60b9      	str	r1, [r7, #8]
 8007cfa:	607a      	str	r2, [r7, #4]
 8007cfc:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8007cfe:	e04d      	b.n	8007d9c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d06:	d049      	beq.n	8007d9c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d007      	beq.n	8007d1e <SPI_WaitFlagStateUntilTimeout+0x2e>
 8007d0e:	f7fd ff9d 	bl	8005c4c <HAL_GetTick>
 8007d12:	4602      	mov	r2, r0
 8007d14:	69bb      	ldr	r3, [r7, #24]
 8007d16:	1ad2      	subs	r2, r2, r3
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	d33e      	bcc.n	8007d9c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	68fa      	ldr	r2, [r7, #12]
 8007d24:	6812      	ldr	r2, [r2, #0]
 8007d26:	6852      	ldr	r2, [r2, #4]
 8007d28:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007d2c:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d36:	d111      	bne.n	8007d5c <SPI_WaitFlagStateUntilTimeout+0x6c>
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	689b      	ldr	r3, [r3, #8]
 8007d3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d40:	d004      	beq.n	8007d4c <SPI_WaitFlagStateUntilTimeout+0x5c>
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d4a:	d107      	bne.n	8007d5c <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	68fa      	ldr	r2, [r7, #12]
 8007d52:	6812      	ldr	r2, [r2, #0]
 8007d54:	6812      	ldr	r2, [r2, #0]
 8007d56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d64:	d110      	bne.n	8007d88 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681a      	ldr	r2, [r3, #0]
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	6819      	ldr	r1, [r3, #0]
 8007d70:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007d74:	400b      	ands	r3, r1
 8007d76:	6013      	str	r3, [r2, #0]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	68fa      	ldr	r2, [r7, #12]
 8007d7e:	6812      	ldr	r2, [r2, #0]
 8007d80:	6812      	ldr	r2, [r2, #0]
 8007d82:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d86:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2200      	movs	r2, #0
 8007d94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007d98:	2303      	movs	r3, #3
 8007d9a:	e00e      	b.n	8007dba <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	689a      	ldr	r2, [r3, #8]
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	401a      	ands	r2, r3
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	429a      	cmp	r2, r3
 8007daa:	d101      	bne.n	8007db0 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8007dac:	2201      	movs	r2, #1
 8007dae:	e000      	b.n	8007db2 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8007db0:	2200      	movs	r2, #0
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d1a3      	bne.n	8007d00 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8007db8:	2300      	movs	r3, #0
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3710      	adds	r7, #16
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}

08007dc2 <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007dc2:	b580      	push	{r7, lr}
 8007dc4:	b086      	sub	sp, #24
 8007dc6:	af02      	add	r7, sp, #8
 8007dc8:	60f8      	str	r0, [r7, #12]
 8007dca:	60b9      	str	r1, [r7, #8]
 8007dcc:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	9300      	str	r3, [sp, #0]
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	2180      	movs	r1, #128	; 0x80
 8007dd8:	68f8      	ldr	r0, [r7, #12]
 8007dda:	f7ff ff89 	bl	8007cf0 <SPI_WaitFlagStateUntilTimeout>
 8007dde:	4603      	mov	r3, r0
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d007      	beq.n	8007df4 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007de8:	f043 0220 	orr.w	r2, r3, #32
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8007df0:	2303      	movs	r3, #3
 8007df2:	e000      	b.n	8007df6 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8007df4:	2300      	movs	r3, #0
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3710      	adds	r7, #16
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}

08007dfe <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8007dfe:	b580      	push	{r7, lr}
 8007e00:	b082      	sub	sp, #8
 8007e02:	af00      	add	r7, sp, #0
 8007e04:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d101      	bne.n	8007e10 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	e01d      	b.n	8007e4c <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007e16:	b2db      	uxtb	r3, r3
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d106      	bne.n	8007e2a <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f000 f815 	bl	8007e54 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2202      	movs	r2, #2
 8007e2e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	3304      	adds	r3, #4
 8007e3a:	4619      	mov	r1, r3
 8007e3c:	4610      	mov	r0, r2
 8007e3e:	f000 f95f 	bl	8008100 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2201      	movs	r2, #1
 8007e46:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8007e4a:	2300      	movs	r3, #0
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3708      	adds	r7, #8
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}

08007e54 <HAL_TIM_Base_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b083      	sub	sp, #12
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007e5c:	bf00      	nop
 8007e5e:	370c      	adds	r7, #12
 8007e60:	46bd      	mov	sp, r7
 8007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e66:	4770      	bx	lr

08007e68 <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b083      	sub	sp, #12
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	687a      	ldr	r2, [r7, #4]
 8007e76:	6812      	ldr	r2, [r2, #0]
 8007e78:	68d2      	ldr	r2, [r2, #12]
 8007e7a:	f042 0201 	orr.w	r2, r2, #1
 8007e7e:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	687a      	ldr	r2, [r7, #4]
 8007e86:	6812      	ldr	r2, [r2, #0]
 8007e88:	6812      	ldr	r2, [r2, #0]
 8007e8a:	f042 0201 	orr.w	r2, r2, #1
 8007e8e:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8007e90:	2300      	movs	r3, #0
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	370c      	adds	r7, #12
 8007e96:	46bd      	mov	sp, r7
 8007e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9c:	4770      	bx	lr

08007e9e <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e9e:	b580      	push	{r7, lr}
 8007ea0:	b082      	sub	sp, #8
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	691b      	ldr	r3, [r3, #16]
 8007eac:	f003 0302 	and.w	r3, r3, #2
 8007eb0:	2b02      	cmp	r3, #2
 8007eb2:	d122      	bne.n	8007efa <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	68db      	ldr	r3, [r3, #12]
 8007eba:	f003 0302 	and.w	r3, r3, #2
 8007ebe:	2b02      	cmp	r3, #2
 8007ec0:	d11b      	bne.n	8007efa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f06f 0202 	mvn.w	r2, #2
 8007eca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	699b      	ldr	r3, [r3, #24]
 8007ed8:	f003 0303 	and.w	r3, r3, #3
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d003      	beq.n	8007ee8 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f000 f8ee 	bl	80080c2 <HAL_TIM_IC_CaptureCallback>
 8007ee6:	e005      	b.n	8007ef4 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f000 f8e0 	bl	80080ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f000 f8f1 	bl	80080d6 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	691b      	ldr	r3, [r3, #16]
 8007f00:	f003 0304 	and.w	r3, r3, #4
 8007f04:	2b04      	cmp	r3, #4
 8007f06:	d122      	bne.n	8007f4e <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	68db      	ldr	r3, [r3, #12]
 8007f0e:	f003 0304 	and.w	r3, r3, #4
 8007f12:	2b04      	cmp	r3, #4
 8007f14:	d11b      	bne.n	8007f4e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f06f 0204 	mvn.w	r2, #4
 8007f1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2202      	movs	r2, #2
 8007f24:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	699b      	ldr	r3, [r3, #24]
 8007f2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d003      	beq.n	8007f3c <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f000 f8c4 	bl	80080c2 <HAL_TIM_IC_CaptureCallback>
 8007f3a:	e005      	b.n	8007f48 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 f8b6 	bl	80080ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f000 f8c7 	bl	80080d6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	691b      	ldr	r3, [r3, #16]
 8007f54:	f003 0308 	and.w	r3, r3, #8
 8007f58:	2b08      	cmp	r3, #8
 8007f5a:	d122      	bne.n	8007fa2 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	68db      	ldr	r3, [r3, #12]
 8007f62:	f003 0308 	and.w	r3, r3, #8
 8007f66:	2b08      	cmp	r3, #8
 8007f68:	d11b      	bne.n	8007fa2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f06f 0208 	mvn.w	r2, #8
 8007f72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2204      	movs	r2, #4
 8007f78:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	69db      	ldr	r3, [r3, #28]
 8007f80:	f003 0303 	and.w	r3, r3, #3
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d003      	beq.n	8007f90 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f000 f89a 	bl	80080c2 <HAL_TIM_IC_CaptureCallback>
 8007f8e:	e005      	b.n	8007f9c <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f000 f88c 	bl	80080ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f000 f89d 	bl	80080d6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	691b      	ldr	r3, [r3, #16]
 8007fa8:	f003 0310 	and.w	r3, r3, #16
 8007fac:	2b10      	cmp	r3, #16
 8007fae:	d122      	bne.n	8007ff6 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	68db      	ldr	r3, [r3, #12]
 8007fb6:	f003 0310 	and.w	r3, r3, #16
 8007fba:	2b10      	cmp	r3, #16
 8007fbc:	d11b      	bne.n	8007ff6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f06f 0210 	mvn.w	r2, #16
 8007fc6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2208      	movs	r2, #8
 8007fcc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	69db      	ldr	r3, [r3, #28]
 8007fd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d003      	beq.n	8007fe4 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 f870 	bl	80080c2 <HAL_TIM_IC_CaptureCallback>
 8007fe2:	e005      	b.n	8007ff0 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f000 f862 	bl	80080ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f000 f873 	bl	80080d6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	691b      	ldr	r3, [r3, #16]
 8007ffc:	f003 0301 	and.w	r3, r3, #1
 8008000:	2b01      	cmp	r3, #1
 8008002:	d10e      	bne.n	8008022 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	68db      	ldr	r3, [r3, #12]
 800800a:	f003 0301 	and.w	r3, r3, #1
 800800e:	2b01      	cmp	r3, #1
 8008010:	d107      	bne.n	8008022 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f06f 0201 	mvn.w	r2, #1
 800801a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	f001 f9d1 	bl	80093c4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	691b      	ldr	r3, [r3, #16]
 8008028:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800802c:	2b80      	cmp	r3, #128	; 0x80
 800802e:	d10e      	bne.n	800804e <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	68db      	ldr	r3, [r3, #12]
 8008036:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800803a:	2b80      	cmp	r3, #128	; 0x80
 800803c:	d107      	bne.n	800804e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008046:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 f8e7 	bl	800821c <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	691b      	ldr	r3, [r3, #16]
 8008054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008058:	2b40      	cmp	r3, #64	; 0x40
 800805a:	d10e      	bne.n	800807a <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	68db      	ldr	r3, [r3, #12]
 8008062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008066:	2b40      	cmp	r3, #64	; 0x40
 8008068:	d107      	bne.n	800807a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008072:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f000 f838 	bl	80080ea <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	691b      	ldr	r3, [r3, #16]
 8008080:	f003 0320 	and.w	r3, r3, #32
 8008084:	2b20      	cmp	r3, #32
 8008086:	d10e      	bne.n	80080a6 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	68db      	ldr	r3, [r3, #12]
 800808e:	f003 0320 	and.w	r3, r3, #32
 8008092:	2b20      	cmp	r3, #32
 8008094:	d107      	bne.n	80080a6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f06f 0220 	mvn.w	r2, #32
 800809e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f000 f8b1 	bl	8008208 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80080a6:	bf00      	nop
 80080a8:	3708      	adds	r7, #8
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}

080080ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80080ae:	b480      	push	{r7}
 80080b0:	b083      	sub	sp, #12
 80080b2:	af00      	add	r7, sp, #0
 80080b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80080b6:	bf00      	nop
 80080b8:	370c      	adds	r7, #12
 80080ba:	46bd      	mov	sp, r7
 80080bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c0:	4770      	bx	lr

080080c2 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80080c2:	b480      	push	{r7}
 80080c4:	b083      	sub	sp, #12
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80080ca:	bf00      	nop
 80080cc:	370c      	adds	r7, #12
 80080ce:	46bd      	mov	sp, r7
 80080d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d4:	4770      	bx	lr

080080d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80080d6:	b480      	push	{r7}
 80080d8:	b083      	sub	sp, #12
 80080da:	af00      	add	r7, sp, #0
 80080dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80080de:	bf00      	nop
 80080e0:	370c      	adds	r7, #12
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr

080080ea <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80080ea:	b480      	push	{r7}
 80080ec:	b083      	sub	sp, #12
 80080ee:	af00      	add	r7, sp, #0
 80080f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80080f2:	bf00      	nop
 80080f4:	370c      	adds	r7, #12
 80080f6:	46bd      	mov	sp, r7
 80080f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fc:	4770      	bx	lr
	...

08008100 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008100:	b480      	push	{r7}
 8008102:	b085      	sub	sp, #20
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
 8008108:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800810a:	2300      	movs	r3, #0
 800810c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	4a35      	ldr	r2, [pc, #212]	; (80081ec <TIM_Base_SetConfig+0xec>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d00f      	beq.n	800813c <TIM_Base_SetConfig+0x3c>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008122:	d00b      	beq.n	800813c <TIM_Base_SetConfig+0x3c>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	4a32      	ldr	r2, [pc, #200]	; (80081f0 <TIM_Base_SetConfig+0xf0>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d007      	beq.n	800813c <TIM_Base_SetConfig+0x3c>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	4a31      	ldr	r2, [pc, #196]	; (80081f4 <TIM_Base_SetConfig+0xf4>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d003      	beq.n	800813c <TIM_Base_SetConfig+0x3c>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	4a30      	ldr	r2, [pc, #192]	; (80081f8 <TIM_Base_SetConfig+0xf8>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d101      	bne.n	8008140 <TIM_Base_SetConfig+0x40>
 800813c:	2301      	movs	r3, #1
 800813e:	e000      	b.n	8008142 <TIM_Base_SetConfig+0x42>
 8008140:	2300      	movs	r3, #0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d008      	beq.n	8008158 <TIM_Base_SetConfig+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800814c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	68fa      	ldr	r2, [r7, #12]
 8008154:	4313      	orrs	r3, r2
 8008156:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	4a24      	ldr	r2, [pc, #144]	; (80081ec <TIM_Base_SetConfig+0xec>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d01b      	beq.n	8008198 <TIM_Base_SetConfig+0x98>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008166:	d017      	beq.n	8008198 <TIM_Base_SetConfig+0x98>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	4a21      	ldr	r2, [pc, #132]	; (80081f0 <TIM_Base_SetConfig+0xf0>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d013      	beq.n	8008198 <TIM_Base_SetConfig+0x98>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	4a20      	ldr	r2, [pc, #128]	; (80081f4 <TIM_Base_SetConfig+0xf4>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d00f      	beq.n	8008198 <TIM_Base_SetConfig+0x98>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	4a1f      	ldr	r2, [pc, #124]	; (80081f8 <TIM_Base_SetConfig+0xf8>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d00b      	beq.n	8008198 <TIM_Base_SetConfig+0x98>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	4a1e      	ldr	r2, [pc, #120]	; (80081fc <TIM_Base_SetConfig+0xfc>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d007      	beq.n	8008198 <TIM_Base_SetConfig+0x98>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	4a1d      	ldr	r2, [pc, #116]	; (8008200 <TIM_Base_SetConfig+0x100>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d003      	beq.n	8008198 <TIM_Base_SetConfig+0x98>
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	4a1c      	ldr	r2, [pc, #112]	; (8008204 <TIM_Base_SetConfig+0x104>)
 8008194:	4293      	cmp	r3, r2
 8008196:	d101      	bne.n	800819c <TIM_Base_SetConfig+0x9c>
 8008198:	2301      	movs	r3, #1
 800819a:	e000      	b.n	800819e <TIM_Base_SetConfig+0x9e>
 800819c:	2300      	movs	r3, #0
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d008      	beq.n	80081b4 <TIM_Base_SetConfig+0xb4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	68db      	ldr	r3, [r3, #12]
 80081ae:	68fa      	ldr	r2, [r7, #12]
 80081b0:	4313      	orrs	r3, r2
 80081b2:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	68fa      	ldr	r2, [r7, #12]
 80081b8:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	689a      	ldr	r2, [r3, #8]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	681a      	ldr	r2, [r3, #0]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	4a07      	ldr	r2, [pc, #28]	; (80081ec <TIM_Base_SetConfig+0xec>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d103      	bne.n	80081da <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	691a      	ldr	r2, [r3, #16]
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2201      	movs	r2, #1
 80081de:	615a      	str	r2, [r3, #20]
}
 80081e0:	bf00      	nop
 80081e2:	3714      	adds	r7, #20
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr
 80081ec:	40010000 	.word	0x40010000
 80081f0:	40000400 	.word	0x40000400
 80081f4:	40000800 	.word	0x40000800
 80081f8:	40000c00 	.word	0x40000c00
 80081fc:	40014000 	.word	0x40014000
 8008200:	40014400 	.word	0x40014400
 8008204:	40014800 	.word	0x40014800

08008208 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8008208:	b480      	push	{r7}
 800820a:	b083      	sub	sp, #12
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8008210:	bf00      	nop
 8008212:	370c      	adds	r7, #12
 8008214:	46bd      	mov	sp, r7
 8008216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821a:	4770      	bx	lr

0800821c <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800821c:	b480      	push	{r7}
 800821e:	b083      	sub	sp, #12
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008224:	bf00      	nop
 8008226:	370c      	adds	r7, #12
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b082      	sub	sp, #8
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d101      	bne.n	8008242 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800823e:	2301      	movs	r3, #1
 8008240:	e03f      	b.n	80082c2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008248:	b2db      	uxtb	r3, r3
 800824a:	2b00      	cmp	r3, #0
 800824c:	d106      	bne.n	800825c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f001 f994 	bl	8009584 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2224      	movs	r2, #36	; 0x24
 8008260:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	687a      	ldr	r2, [r7, #4]
 800826a:	6812      	ldr	r2, [r2, #0]
 800826c:	68d2      	ldr	r2, [r2, #12]
 800826e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008272:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f000 f90b 	bl	8008490 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	687a      	ldr	r2, [r7, #4]
 8008280:	6812      	ldr	r2, [r2, #0]
 8008282:	6912      	ldr	r2, [r2, #16]
 8008284:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008288:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	687a      	ldr	r2, [r7, #4]
 8008290:	6812      	ldr	r2, [r2, #0]
 8008292:	6952      	ldr	r2, [r2, #20]
 8008294:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008298:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	6812      	ldr	r2, [r2, #0]
 80082a2:	68d2      	ldr	r2, [r2, #12]
 80082a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80082a8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2200      	movs	r2, #0
 80082ae:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2220      	movs	r2, #32
 80082b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2220      	movs	r2, #32
 80082bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80082c0:	2300      	movs	r3, #0
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3708      	adds	r7, #8
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}

080082ca <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80082ca:	b580      	push	{r7, lr}
 80082cc:	b088      	sub	sp, #32
 80082ce:	af02      	add	r7, sp, #8
 80082d0:	60f8      	str	r0, [r7, #12]
 80082d2:	60b9      	str	r1, [r7, #8]
 80082d4:	603b      	str	r3, [r7, #0]
 80082d6:	4613      	mov	r3, r2
 80082d8:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80082da:	2300      	movs	r3, #0
 80082dc:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	2b20      	cmp	r3, #32
 80082e8:	f040 8082 	bne.w	80083f0 <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL ) || (Size == 0)) 
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d002      	beq.n	80082f8 <HAL_UART_Transmit+0x2e>
 80082f2:	88fb      	ldrh	r3, [r7, #6]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d101      	bne.n	80082fc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80082f8:	2301      	movs	r3, #1
 80082fa:	e07a      	b.n	80083f2 <HAL_UART_Transmit+0x128>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008302:	2b01      	cmp	r3, #1
 8008304:	d101      	bne.n	800830a <HAL_UART_Transmit+0x40>
 8008306:	2302      	movs	r3, #2
 8008308:	e073      	b.n	80083f2 <HAL_UART_Transmit+0x128>
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2201      	movs	r2, #1
 800830e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2200      	movs	r2, #0
 8008316:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2221      	movs	r2, #33	; 0x21
 800831c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8008320:	f7fd fc94 	bl	8005c4c <HAL_GetTick>
 8008324:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	88fa      	ldrh	r2, [r7, #6]
 800832a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	88fa      	ldrh	r2, [r7, #6]
 8008330:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8008332:	e041      	b.n	80083b8 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008338:	b29b      	uxth	r3, r3
 800833a:	3b01      	subs	r3, #1
 800833c:	b29a      	uxth	r2, r3
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	689b      	ldr	r3, [r3, #8]
 8008346:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800834a:	d121      	bne.n	8008390 <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	9300      	str	r3, [sp, #0]
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	2200      	movs	r2, #0
 8008354:	2180      	movs	r1, #128	; 0x80
 8008356:	68f8      	ldr	r0, [r7, #12]
 8008358:	f000 f84f 	bl	80083fa <UART_WaitOnFlagUntilTimeout>
 800835c:	4603      	mov	r3, r0
 800835e:	2b00      	cmp	r3, #0
 8008360:	d001      	beq.n	8008366 <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 8008362:	2303      	movs	r3, #3
 8008364:	e045      	b.n	80083f2 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	693a      	ldr	r2, [r7, #16]
 8008370:	8812      	ldrh	r2, [r2, #0]
 8008372:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008376:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	691b      	ldr	r3, [r3, #16]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d103      	bne.n	8008388 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	3302      	adds	r3, #2
 8008384:	60bb      	str	r3, [r7, #8]
 8008386:	e017      	b.n	80083b8 <HAL_UART_Transmit+0xee>
        }
        else
        { 
          pData +=1U;
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	3301      	adds	r3, #1
 800838c:	60bb      	str	r3, [r7, #8]
 800838e:	e013      	b.n	80083b8 <HAL_UART_Transmit+0xee>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	9300      	str	r3, [sp, #0]
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	2200      	movs	r2, #0
 8008398:	2180      	movs	r1, #128	; 0x80
 800839a:	68f8      	ldr	r0, [r7, #12]
 800839c:	f000 f82d 	bl	80083fa <UART_WaitOnFlagUntilTimeout>
 80083a0:	4603      	mov	r3, r0
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d001      	beq.n	80083aa <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 80083a6:	2303      	movs	r3, #3
 80083a8:	e023      	b.n	80083f2 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681a      	ldr	r2, [r3, #0]
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	1c59      	adds	r1, r3, #1
 80083b2:	60b9      	str	r1, [r7, #8]
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80083bc:	b29b      	uxth	r3, r3
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d1b8      	bne.n	8008334 <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	9300      	str	r3, [sp, #0]
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	2200      	movs	r2, #0
 80083ca:	2140      	movs	r1, #64	; 0x40
 80083cc:	68f8      	ldr	r0, [r7, #12]
 80083ce:	f000 f814 	bl	80083fa <UART_WaitOnFlagUntilTimeout>
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d001      	beq.n	80083dc <HAL_UART_Transmit+0x112>
    { 
      return HAL_TIMEOUT;
 80083d8:	2303      	movs	r3, #3
 80083da:	e00a      	b.n	80083f2 <HAL_UART_Transmit+0x128>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2220      	movs	r2, #32
 80083e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	2200      	movs	r2, #0
 80083e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 80083ec:	2300      	movs	r3, #0
 80083ee:	e000      	b.n	80083f2 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 80083f0:	2302      	movs	r3, #2
  }
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3718      	adds	r7, #24
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}

080083fa <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80083fa:	b580      	push	{r7, lr}
 80083fc:	b084      	sub	sp, #16
 80083fe:	af00      	add	r7, sp, #0
 8008400:	60f8      	str	r0, [r7, #12]
 8008402:	60b9      	str	r1, [r7, #8]
 8008404:	603b      	str	r3, [r7, #0]
 8008406:	4613      	mov	r3, r2
 8008408:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800840a:	e02c      	b.n	8008466 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800840c:	69bb      	ldr	r3, [r7, #24]
 800840e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008412:	d028      	beq.n	8008466 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8008414:	69bb      	ldr	r3, [r7, #24]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d007      	beq.n	800842a <UART_WaitOnFlagUntilTimeout+0x30>
 800841a:	f7fd fc17 	bl	8005c4c <HAL_GetTick>
 800841e:	4602      	mov	r2, r0
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	1ad2      	subs	r2, r2, r3
 8008424:	69bb      	ldr	r3, [r7, #24]
 8008426:	429a      	cmp	r2, r3
 8008428:	d91d      	bls.n	8008466 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	68fa      	ldr	r2, [r7, #12]
 8008430:	6812      	ldr	r2, [r2, #0]
 8008432:	68d2      	ldr	r2, [r2, #12]
 8008434:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008438:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	68fa      	ldr	r2, [r7, #12]
 8008440:	6812      	ldr	r2, [r2, #0]
 8008442:	6952      	ldr	r2, [r2, #20]
 8008444:	f022 0201 	bic.w	r2, r2, #1
 8008448:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2220      	movs	r2, #32
 800844e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2220      	movs	r2, #32
 8008456:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2200      	movs	r2, #0
 800845e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8008462:	2303      	movs	r3, #3
 8008464:	e00f      	b.n	8008486 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	681a      	ldr	r2, [r3, #0]
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	401a      	ands	r2, r3
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	429a      	cmp	r2, r3
 8008474:	bf0c      	ite	eq
 8008476:	2301      	moveq	r3, #1
 8008478:	2300      	movne	r3, #0
 800847a:	b2db      	uxtb	r3, r3
 800847c:	461a      	mov	r2, r3
 800847e:	79fb      	ldrb	r3, [r7, #7]
 8008480:	429a      	cmp	r2, r3
 8008482:	d0c3      	beq.n	800840c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8008484:	2300      	movs	r3, #0
}
 8008486:	4618      	mov	r0, r3
 8008488:	3710      	adds	r7, #16
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}
	...

08008490 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008492:	b085      	sub	sp, #20
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8008498:	2300      	movs	r3, #0
 800849a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	691b      	ldr	r3, [r3, #16]
 80084a2:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80084aa:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	68db      	ldr	r3, [r3, #12]
 80084b0:	68fa      	ldr	r2, [r7, #12]
 80084b2:	4313      	orrs	r3, r2
 80084b4:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	68fa      	ldr	r2, [r7, #12]
 80084bc:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68db      	ldr	r3, [r3, #12]
 80084c4:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80084cc:	f023 030c 	bic.w	r3, r3, #12
 80084d0:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	689a      	ldr	r2, [r3, #8]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	691b      	ldr	r3, [r3, #16]
 80084da:	431a      	orrs	r2, r3
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	695b      	ldr	r3, [r3, #20]
 80084e0:	431a      	orrs	r2, r3
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	69db      	ldr	r3, [r3, #28]
 80084e6:	4313      	orrs	r3, r2
 80084e8:	68fa      	ldr	r2, [r7, #12]
 80084ea:	4313      	orrs	r3, r2
 80084ec:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	68fa      	ldr	r2, [r7, #12]
 80084f4:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	695b      	ldr	r3, [r3, #20]
 80084fc:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008504:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	699b      	ldr	r3, [r3, #24]
 800850a:	68fa      	ldr	r2, [r7, #12]
 800850c:	4313      	orrs	r3, r2
 800850e:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	68fa      	ldr	r2, [r7, #12]
 8008516:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	69db      	ldr	r3, [r3, #28]
 800851c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008520:	f040 80e4 	bne.w	80086ec <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	4aab      	ldr	r2, [pc, #684]	; (80087d8 <UART_SetConfig+0x348>)
 800852a:	4293      	cmp	r3, r2
 800852c:	d004      	beq.n	8008538 <UART_SetConfig+0xa8>
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	4aaa      	ldr	r2, [pc, #680]	; (80087dc <UART_SetConfig+0x34c>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d16c      	bne.n	8008612 <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681c      	ldr	r4, [r3, #0]
 800853c:	f7ff f9f4 	bl	8007928 <HAL_RCC_GetPCLK2Freq>
 8008540:	4602      	mov	r2, r0
 8008542:	4613      	mov	r3, r2
 8008544:	009b      	lsls	r3, r3, #2
 8008546:	4413      	add	r3, r2
 8008548:	009a      	lsls	r2, r3, #2
 800854a:	441a      	add	r2, r3
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	005b      	lsls	r3, r3, #1
 8008552:	fbb2 f3f3 	udiv	r3, r2, r3
 8008556:	4aa2      	ldr	r2, [pc, #648]	; (80087e0 <UART_SetConfig+0x350>)
 8008558:	fba2 2303 	umull	r2, r3, r2, r3
 800855c:	095b      	lsrs	r3, r3, #5
 800855e:	011d      	lsls	r5, r3, #4
 8008560:	f7ff f9e2 	bl	8007928 <HAL_RCC_GetPCLK2Freq>
 8008564:	4602      	mov	r2, r0
 8008566:	4613      	mov	r3, r2
 8008568:	009b      	lsls	r3, r3, #2
 800856a:	4413      	add	r3, r2
 800856c:	009a      	lsls	r2, r3, #2
 800856e:	441a      	add	r2, r3
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	005b      	lsls	r3, r3, #1
 8008576:	fbb2 f6f3 	udiv	r6, r2, r3
 800857a:	f7ff f9d5 	bl	8007928 <HAL_RCC_GetPCLK2Freq>
 800857e:	4602      	mov	r2, r0
 8008580:	4613      	mov	r3, r2
 8008582:	009b      	lsls	r3, r3, #2
 8008584:	4413      	add	r3, r2
 8008586:	009a      	lsls	r2, r3, #2
 8008588:	441a      	add	r2, r3
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	685b      	ldr	r3, [r3, #4]
 800858e:	005b      	lsls	r3, r3, #1
 8008590:	fbb2 f3f3 	udiv	r3, r2, r3
 8008594:	4a92      	ldr	r2, [pc, #584]	; (80087e0 <UART_SetConfig+0x350>)
 8008596:	fba2 2303 	umull	r2, r3, r2, r3
 800859a:	095b      	lsrs	r3, r3, #5
 800859c:	2264      	movs	r2, #100	; 0x64
 800859e:	fb02 f303 	mul.w	r3, r2, r3
 80085a2:	1af3      	subs	r3, r6, r3
 80085a4:	00db      	lsls	r3, r3, #3
 80085a6:	3332      	adds	r3, #50	; 0x32
 80085a8:	4a8d      	ldr	r2, [pc, #564]	; (80087e0 <UART_SetConfig+0x350>)
 80085aa:	fba2 2303 	umull	r2, r3, r2, r3
 80085ae:	095b      	lsrs	r3, r3, #5
 80085b0:	005b      	lsls	r3, r3, #1
 80085b2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80085b6:	441d      	add	r5, r3
 80085b8:	f7ff f9b6 	bl	8007928 <HAL_RCC_GetPCLK2Freq>
 80085bc:	4602      	mov	r2, r0
 80085be:	4613      	mov	r3, r2
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	4413      	add	r3, r2
 80085c4:	009a      	lsls	r2, r3, #2
 80085c6:	441a      	add	r2, r3
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	685b      	ldr	r3, [r3, #4]
 80085cc:	005b      	lsls	r3, r3, #1
 80085ce:	fbb2 f6f3 	udiv	r6, r2, r3
 80085d2:	f7ff f9a9 	bl	8007928 <HAL_RCC_GetPCLK2Freq>
 80085d6:	4602      	mov	r2, r0
 80085d8:	4613      	mov	r3, r2
 80085da:	009b      	lsls	r3, r3, #2
 80085dc:	4413      	add	r3, r2
 80085de:	009a      	lsls	r2, r3, #2
 80085e0:	441a      	add	r2, r3
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	005b      	lsls	r3, r3, #1
 80085e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80085ec:	4a7c      	ldr	r2, [pc, #496]	; (80087e0 <UART_SetConfig+0x350>)
 80085ee:	fba2 2303 	umull	r2, r3, r2, r3
 80085f2:	095b      	lsrs	r3, r3, #5
 80085f4:	2264      	movs	r2, #100	; 0x64
 80085f6:	fb02 f303 	mul.w	r3, r2, r3
 80085fa:	1af3      	subs	r3, r6, r3
 80085fc:	00db      	lsls	r3, r3, #3
 80085fe:	3332      	adds	r3, #50	; 0x32
 8008600:	4a77      	ldr	r2, [pc, #476]	; (80087e0 <UART_SetConfig+0x350>)
 8008602:	fba2 2303 	umull	r2, r3, r2, r3
 8008606:	095b      	lsrs	r3, r3, #5
 8008608:	f003 0307 	and.w	r3, r3, #7
 800860c:	442b      	add	r3, r5
 800860e:	60a3      	str	r3, [r4, #8]
 8008610:	e154      	b.n	80088bc <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681c      	ldr	r4, [r3, #0]
 8008616:	f7ff f973 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 800861a:	4602      	mov	r2, r0
 800861c:	4613      	mov	r3, r2
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	4413      	add	r3, r2
 8008622:	009a      	lsls	r2, r3, #2
 8008624:	441a      	add	r2, r3
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	005b      	lsls	r3, r3, #1
 800862c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008630:	4a6b      	ldr	r2, [pc, #428]	; (80087e0 <UART_SetConfig+0x350>)
 8008632:	fba2 2303 	umull	r2, r3, r2, r3
 8008636:	095b      	lsrs	r3, r3, #5
 8008638:	011d      	lsls	r5, r3, #4
 800863a:	f7ff f961 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 800863e:	4602      	mov	r2, r0
 8008640:	4613      	mov	r3, r2
 8008642:	009b      	lsls	r3, r3, #2
 8008644:	4413      	add	r3, r2
 8008646:	009a      	lsls	r2, r3, #2
 8008648:	441a      	add	r2, r3
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	005b      	lsls	r3, r3, #1
 8008650:	fbb2 f6f3 	udiv	r6, r2, r3
 8008654:	f7ff f954 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 8008658:	4602      	mov	r2, r0
 800865a:	4613      	mov	r3, r2
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	4413      	add	r3, r2
 8008660:	009a      	lsls	r2, r3, #2
 8008662:	441a      	add	r2, r3
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	005b      	lsls	r3, r3, #1
 800866a:	fbb2 f3f3 	udiv	r3, r2, r3
 800866e:	4a5c      	ldr	r2, [pc, #368]	; (80087e0 <UART_SetConfig+0x350>)
 8008670:	fba2 2303 	umull	r2, r3, r2, r3
 8008674:	095b      	lsrs	r3, r3, #5
 8008676:	2264      	movs	r2, #100	; 0x64
 8008678:	fb02 f303 	mul.w	r3, r2, r3
 800867c:	1af3      	subs	r3, r6, r3
 800867e:	00db      	lsls	r3, r3, #3
 8008680:	3332      	adds	r3, #50	; 0x32
 8008682:	4a57      	ldr	r2, [pc, #348]	; (80087e0 <UART_SetConfig+0x350>)
 8008684:	fba2 2303 	umull	r2, r3, r2, r3
 8008688:	095b      	lsrs	r3, r3, #5
 800868a:	005b      	lsls	r3, r3, #1
 800868c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008690:	441d      	add	r5, r3
 8008692:	f7ff f935 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 8008696:	4602      	mov	r2, r0
 8008698:	4613      	mov	r3, r2
 800869a:	009b      	lsls	r3, r3, #2
 800869c:	4413      	add	r3, r2
 800869e:	009a      	lsls	r2, r3, #2
 80086a0:	441a      	add	r2, r3
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	685b      	ldr	r3, [r3, #4]
 80086a6:	005b      	lsls	r3, r3, #1
 80086a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80086ac:	f7ff f928 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 80086b0:	4602      	mov	r2, r0
 80086b2:	4613      	mov	r3, r2
 80086b4:	009b      	lsls	r3, r3, #2
 80086b6:	4413      	add	r3, r2
 80086b8:	009a      	lsls	r2, r3, #2
 80086ba:	441a      	add	r2, r3
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	005b      	lsls	r3, r3, #1
 80086c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80086c6:	4a46      	ldr	r2, [pc, #280]	; (80087e0 <UART_SetConfig+0x350>)
 80086c8:	fba2 2303 	umull	r2, r3, r2, r3
 80086cc:	095b      	lsrs	r3, r3, #5
 80086ce:	2264      	movs	r2, #100	; 0x64
 80086d0:	fb02 f303 	mul.w	r3, r2, r3
 80086d4:	1af3      	subs	r3, r6, r3
 80086d6:	00db      	lsls	r3, r3, #3
 80086d8:	3332      	adds	r3, #50	; 0x32
 80086da:	4a41      	ldr	r2, [pc, #260]	; (80087e0 <UART_SetConfig+0x350>)
 80086dc:	fba2 2303 	umull	r2, r3, r2, r3
 80086e0:	095b      	lsrs	r3, r3, #5
 80086e2:	f003 0307 	and.w	r3, r3, #7
 80086e6:	442b      	add	r3, r5
 80086e8:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80086ea:	e0e7      	b.n	80088bc <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	4a39      	ldr	r2, [pc, #228]	; (80087d8 <UART_SetConfig+0x348>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d004      	beq.n	8008700 <UART_SetConfig+0x270>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	4a38      	ldr	r2, [pc, #224]	; (80087dc <UART_SetConfig+0x34c>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d171      	bne.n	80087e4 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681c      	ldr	r4, [r3, #0]
 8008704:	f7ff f910 	bl	8007928 <HAL_RCC_GetPCLK2Freq>
 8008708:	4602      	mov	r2, r0
 800870a:	4613      	mov	r3, r2
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	4413      	add	r3, r2
 8008710:	009a      	lsls	r2, r3, #2
 8008712:	441a      	add	r2, r3
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	685b      	ldr	r3, [r3, #4]
 8008718:	009b      	lsls	r3, r3, #2
 800871a:	fbb2 f3f3 	udiv	r3, r2, r3
 800871e:	4a30      	ldr	r2, [pc, #192]	; (80087e0 <UART_SetConfig+0x350>)
 8008720:	fba2 2303 	umull	r2, r3, r2, r3
 8008724:	095b      	lsrs	r3, r3, #5
 8008726:	011d      	lsls	r5, r3, #4
 8008728:	f7ff f8fe 	bl	8007928 <HAL_RCC_GetPCLK2Freq>
 800872c:	4602      	mov	r2, r0
 800872e:	4613      	mov	r3, r2
 8008730:	009b      	lsls	r3, r3, #2
 8008732:	4413      	add	r3, r2
 8008734:	009a      	lsls	r2, r3, #2
 8008736:	441a      	add	r2, r3
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	685b      	ldr	r3, [r3, #4]
 800873c:	009b      	lsls	r3, r3, #2
 800873e:	fbb2 f6f3 	udiv	r6, r2, r3
 8008742:	f7ff f8f1 	bl	8007928 <HAL_RCC_GetPCLK2Freq>
 8008746:	4602      	mov	r2, r0
 8008748:	4613      	mov	r3, r2
 800874a:	009b      	lsls	r3, r3, #2
 800874c:	4413      	add	r3, r2
 800874e:	009a      	lsls	r2, r3, #2
 8008750:	441a      	add	r2, r3
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	fbb2 f3f3 	udiv	r3, r2, r3
 800875c:	4a20      	ldr	r2, [pc, #128]	; (80087e0 <UART_SetConfig+0x350>)
 800875e:	fba2 2303 	umull	r2, r3, r2, r3
 8008762:	095b      	lsrs	r3, r3, #5
 8008764:	2264      	movs	r2, #100	; 0x64
 8008766:	fb02 f303 	mul.w	r3, r2, r3
 800876a:	1af3      	subs	r3, r6, r3
 800876c:	011b      	lsls	r3, r3, #4
 800876e:	3332      	adds	r3, #50	; 0x32
 8008770:	4a1b      	ldr	r2, [pc, #108]	; (80087e0 <UART_SetConfig+0x350>)
 8008772:	fba2 2303 	umull	r2, r3, r2, r3
 8008776:	095b      	lsrs	r3, r3, #5
 8008778:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800877c:	441d      	add	r5, r3
 800877e:	f7ff f8d3 	bl	8007928 <HAL_RCC_GetPCLK2Freq>
 8008782:	4602      	mov	r2, r0
 8008784:	4613      	mov	r3, r2
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	4413      	add	r3, r2
 800878a:	009a      	lsls	r2, r3, #2
 800878c:	441a      	add	r2, r3
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	685b      	ldr	r3, [r3, #4]
 8008792:	009b      	lsls	r3, r3, #2
 8008794:	fbb2 f6f3 	udiv	r6, r2, r3
 8008798:	f7ff f8c6 	bl	8007928 <HAL_RCC_GetPCLK2Freq>
 800879c:	4602      	mov	r2, r0
 800879e:	4613      	mov	r3, r2
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	4413      	add	r3, r2
 80087a4:	009a      	lsls	r2, r3, #2
 80087a6:	441a      	add	r2, r3
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	009b      	lsls	r3, r3, #2
 80087ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80087b2:	4a0b      	ldr	r2, [pc, #44]	; (80087e0 <UART_SetConfig+0x350>)
 80087b4:	fba2 2303 	umull	r2, r3, r2, r3
 80087b8:	095b      	lsrs	r3, r3, #5
 80087ba:	2264      	movs	r2, #100	; 0x64
 80087bc:	fb02 f303 	mul.w	r3, r2, r3
 80087c0:	1af3      	subs	r3, r6, r3
 80087c2:	011b      	lsls	r3, r3, #4
 80087c4:	3332      	adds	r3, #50	; 0x32
 80087c6:	4a06      	ldr	r2, [pc, #24]	; (80087e0 <UART_SetConfig+0x350>)
 80087c8:	fba2 2303 	umull	r2, r3, r2, r3
 80087cc:	095b      	lsrs	r3, r3, #5
 80087ce:	f003 030f 	and.w	r3, r3, #15
 80087d2:	442b      	add	r3, r5
 80087d4:	60a3      	str	r3, [r4, #8]
 80087d6:	e071      	b.n	80088bc <UART_SetConfig+0x42c>
 80087d8:	40011000 	.word	0x40011000
 80087dc:	40011400 	.word	0x40011400
 80087e0:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681c      	ldr	r4, [r3, #0]
 80087e8:	f7ff f88a 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 80087ec:	4602      	mov	r2, r0
 80087ee:	4613      	mov	r3, r2
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	4413      	add	r3, r2
 80087f4:	009a      	lsls	r2, r3, #2
 80087f6:	441a      	add	r2, r3
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008802:	4a30      	ldr	r2, [pc, #192]	; (80088c4 <UART_SetConfig+0x434>)
 8008804:	fba2 2303 	umull	r2, r3, r2, r3
 8008808:	095b      	lsrs	r3, r3, #5
 800880a:	011d      	lsls	r5, r3, #4
 800880c:	f7ff f878 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 8008810:	4602      	mov	r2, r0
 8008812:	4613      	mov	r3, r2
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	4413      	add	r3, r2
 8008818:	009a      	lsls	r2, r3, #2
 800881a:	441a      	add	r2, r3
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	009b      	lsls	r3, r3, #2
 8008822:	fbb2 f6f3 	udiv	r6, r2, r3
 8008826:	f7ff f86b 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 800882a:	4602      	mov	r2, r0
 800882c:	4613      	mov	r3, r2
 800882e:	009b      	lsls	r3, r3, #2
 8008830:	4413      	add	r3, r2
 8008832:	009a      	lsls	r2, r3, #2
 8008834:	441a      	add	r2, r3
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	009b      	lsls	r3, r3, #2
 800883c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008840:	4a20      	ldr	r2, [pc, #128]	; (80088c4 <UART_SetConfig+0x434>)
 8008842:	fba2 2303 	umull	r2, r3, r2, r3
 8008846:	095b      	lsrs	r3, r3, #5
 8008848:	2264      	movs	r2, #100	; 0x64
 800884a:	fb02 f303 	mul.w	r3, r2, r3
 800884e:	1af3      	subs	r3, r6, r3
 8008850:	011b      	lsls	r3, r3, #4
 8008852:	3332      	adds	r3, #50	; 0x32
 8008854:	4a1b      	ldr	r2, [pc, #108]	; (80088c4 <UART_SetConfig+0x434>)
 8008856:	fba2 2303 	umull	r2, r3, r2, r3
 800885a:	095b      	lsrs	r3, r3, #5
 800885c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008860:	441d      	add	r5, r3
 8008862:	f7ff f84d 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 8008866:	4602      	mov	r2, r0
 8008868:	4613      	mov	r3, r2
 800886a:	009b      	lsls	r3, r3, #2
 800886c:	4413      	add	r3, r2
 800886e:	009a      	lsls	r2, r3, #2
 8008870:	441a      	add	r2, r3
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	685b      	ldr	r3, [r3, #4]
 8008876:	009b      	lsls	r3, r3, #2
 8008878:	fbb2 f6f3 	udiv	r6, r2, r3
 800887c:	f7ff f840 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 8008880:	4602      	mov	r2, r0
 8008882:	4613      	mov	r3, r2
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	4413      	add	r3, r2
 8008888:	009a      	lsls	r2, r3, #2
 800888a:	441a      	add	r2, r3
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	009b      	lsls	r3, r3, #2
 8008892:	fbb2 f3f3 	udiv	r3, r2, r3
 8008896:	4a0b      	ldr	r2, [pc, #44]	; (80088c4 <UART_SetConfig+0x434>)
 8008898:	fba2 2303 	umull	r2, r3, r2, r3
 800889c:	095b      	lsrs	r3, r3, #5
 800889e:	2264      	movs	r2, #100	; 0x64
 80088a0:	fb02 f303 	mul.w	r3, r2, r3
 80088a4:	1af3      	subs	r3, r6, r3
 80088a6:	011b      	lsls	r3, r3, #4
 80088a8:	3332      	adds	r3, #50	; 0x32
 80088aa:	4a06      	ldr	r2, [pc, #24]	; (80088c4 <UART_SetConfig+0x434>)
 80088ac:	fba2 2303 	umull	r2, r3, r2, r3
 80088b0:	095b      	lsrs	r3, r3, #5
 80088b2:	f003 030f 	and.w	r3, r3, #15
 80088b6:	442b      	add	r3, r5
 80088b8:	60a3      	str	r3, [r4, #8]
}
 80088ba:	e7ff      	b.n	80088bc <UART_SetConfig+0x42c>
 80088bc:	bf00      	nop
 80088be:	3714      	adds	r7, #20
 80088c0:	46bd      	mov	sp, r7
 80088c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088c4:	51eb851f 	.word	0x51eb851f

080088c8 <main>:
 * @brief  The application entry point.
 *
 * @retval None
 */
int main(void)
{
 80088c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088ca:	b089      	sub	sp, #36	; 0x24
 80088cc:	af08      	add	r7, sp, #32
	/* USER CODE BEGIN 1 */
	//Setup various configs
	Detectionconfig.DetectionMode = VL53L1_DETECTION_NORMAL_RUN;
 80088ce:	4ba4      	ldr	r3, [pc, #656]	; (8008b60 <main+0x298>)
 80088d0:	2200      	movs	r2, #0
 80088d2:	701a      	strb	r2, [r3, #0]
	Detectionconfig.Distance.CrossMode = VL53L1_THRESHOLD_IN_WINDOW;
 80088d4:	4ba2      	ldr	r3, [pc, #648]	; (8008b60 <main+0x298>)
 80088d6:	2203      	movs	r2, #3
 80088d8:	709a      	strb	r2, [r3, #2]
	Detectionconfig.IntrNoTarget = 0;
 80088da:	4ba1      	ldr	r3, [pc, #644]	; (8008b60 <main+0x298>)
 80088dc:	2200      	movs	r2, #0
 80088de:	705a      	strb	r2, [r3, #1]
	Detectionconfig.Distance.High = LASER_SENSOR_HIGH_THRESHOLD;
 80088e0:	4b9f      	ldr	r3, [pc, #636]	; (8008b60 <main+0x298>)
 80088e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80088e6:	809a      	strh	r2, [r3, #4]
	Detectionconfig.Distance.Low = LASER_SENSOR_LOW_THRESHOLD;
 80088e8:	4b9d      	ldr	r3, [pc, #628]	; (8008b60 <main+0x298>)
 80088ea:	2200      	movs	r2, #0
 80088ec:	80da      	strh	r2, [r3, #6]


	left_stepper.acceleration_1 = LM_A1;
 80088ee:	4b9d      	ldr	r3, [pc, #628]	; (8008b64 <main+0x29c>)
 80088f0:	f644 6220 	movw	r2, #20000	; 0x4e20
 80088f4:	605a      	str	r2, [r3, #4]
	left_stepper.acceleration_max = LM_AMAX;
 80088f6:	4b9b      	ldr	r3, [pc, #620]	; (8008b64 <main+0x29c>)
 80088f8:	f644 6220 	movw	r2, #20000	; 0x4e20
 80088fc:	60da      	str	r2, [r3, #12]
	left_stepper.deceleration_1 = LM_D1;
 80088fe:	4b99      	ldr	r3, [pc, #612]	; (8008b64 <main+0x29c>)
 8008900:	f644 6220 	movw	r2, #20000	; 0x4e20
 8008904:	619a      	str	r2, [r3, #24]
	left_stepper.deceleration_max = LM_DMAX;
 8008906:	4b97      	ldr	r3, [pc, #604]	; (8008b64 <main+0x29c>)
 8008908:	f644 6220 	movw	r2, #20000	; 0x4e20
 800890c:	615a      	str	r2, [r3, #20]
	left_stepper.velocity_1 = LM_V1;
 800890e:	4b95      	ldr	r3, [pc, #596]	; (8008b64 <main+0x29c>)
 8008910:	2200      	movs	r2, #0
 8008912:	609a      	str	r2, [r3, #8]
	left_stepper.velocity_max = LM_VMAX;
 8008914:	4b93      	ldr	r3, [pc, #588]	; (8008b64 <main+0x29c>)
 8008916:	2200      	movs	r2, #0
 8008918:	611a      	str	r2, [r3, #16]
	left_stepper.velocity_start = LM_VSTART;
 800891a:	4b92      	ldr	r3, [pc, #584]	; (8008b64 <main+0x29c>)
 800891c:	2201      	movs	r2, #1
 800891e:	601a      	str	r2, [r3, #0]
	left_stepper.velocity_stop = LM_VSTOP;
 8008920:	4b90      	ldr	r3, [pc, #576]	; (8008b64 <main+0x29c>)
 8008922:	220a      	movs	r2, #10
 8008924:	61da      	str	r2, [r3, #28]
	left_stepper.gpio_port = Stepper_Left_CSN_GPIO_Port;
 8008926:	4b8f      	ldr	r3, [pc, #572]	; (8008b64 <main+0x29c>)
 8008928:	4a8f      	ldr	r2, [pc, #572]	; (8008b68 <main+0x2a0>)
 800892a:	625a      	str	r2, [r3, #36]	; 0x24
	left_stepper.gpio_pin = Stepper_Left_CSN_Pin;
 800892c:	4b8d      	ldr	r3, [pc, #564]	; (8008b64 <main+0x29c>)
 800892e:	2202      	movs	r2, #2
 8008930:	841a      	strh	r2, [r3, #32]
	left_stepper.direction = LM_DIRECTION;
 8008932:	4b8c      	ldr	r3, [pc, #560]	; (8008b64 <main+0x29c>)
 8008934:	2200      	movs	r2, #0
 8008936:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28


	right_stepper.acceleration_1 = LM_A1;
 800893a:	4b8c      	ldr	r3, [pc, #560]	; (8008b6c <main+0x2a4>)
 800893c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8008940:	605a      	str	r2, [r3, #4]
	right_stepper.acceleration_max = LM_AMAX;
 8008942:	4b8a      	ldr	r3, [pc, #552]	; (8008b6c <main+0x2a4>)
 8008944:	f644 6220 	movw	r2, #20000	; 0x4e20
 8008948:	60da      	str	r2, [r3, #12]
	right_stepper.deceleration_1 = LM_D1;
 800894a:	4b88      	ldr	r3, [pc, #544]	; (8008b6c <main+0x2a4>)
 800894c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8008950:	619a      	str	r2, [r3, #24]
	right_stepper.deceleration_max = LM_DMAX;
 8008952:	4b86      	ldr	r3, [pc, #536]	; (8008b6c <main+0x2a4>)
 8008954:	f644 6220 	movw	r2, #20000	; 0x4e20
 8008958:	615a      	str	r2, [r3, #20]
	right_stepper.velocity_1 = LM_V1;
 800895a:	4b84      	ldr	r3, [pc, #528]	; (8008b6c <main+0x2a4>)
 800895c:	2200      	movs	r2, #0
 800895e:	609a      	str	r2, [r3, #8]
	right_stepper.velocity_max = LM_VMAX;
 8008960:	4b82      	ldr	r3, [pc, #520]	; (8008b6c <main+0x2a4>)
 8008962:	2200      	movs	r2, #0
 8008964:	611a      	str	r2, [r3, #16]
	right_stepper.velocity_start = LM_VSTART;
 8008966:	4b81      	ldr	r3, [pc, #516]	; (8008b6c <main+0x2a4>)
 8008968:	2201      	movs	r2, #1
 800896a:	601a      	str	r2, [r3, #0]
	right_stepper.velocity_stop = LM_VSTOP;
 800896c:	4b7f      	ldr	r3, [pc, #508]	; (8008b6c <main+0x2a4>)
 800896e:	220a      	movs	r2, #10
 8008970:	61da      	str	r2, [r3, #28]
	right_stepper.gpio_port = Stepper_Right_CSN_GPIO_Port;
 8008972:	4b7e      	ldr	r3, [pc, #504]	; (8008b6c <main+0x2a4>)
 8008974:	4a7e      	ldr	r2, [pc, #504]	; (8008b70 <main+0x2a8>)
 8008976:	625a      	str	r2, [r3, #36]	; 0x24
	right_stepper.gpio_pin = Stepper_Right_CSN_Pin;
 8008978:	4b7c      	ldr	r3, [pc, #496]	; (8008b6c <main+0x2a4>)
 800897a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800897e:	841a      	strh	r2, [r3, #32]
	right_stepper.direction = RM_DIRECTION;
 8008980:	4b7a      	ldr	r3, [pc, #488]	; (8008b6c <main+0x2a4>)
 8008982:	2201      	movs	r2, #1
 8008984:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

	hFrontPID->setPoint=0;
 8008988:	4b7a      	ldr	r3, [pc, #488]	; (8008b74 <main+0x2ac>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	2200      	movs	r2, #0
 800898e:	605a      	str	r2, [r3, #4]
	hFrontPID->Kp=30;
 8008990:	4b78      	ldr	r3, [pc, #480]	; (8008b74 <main+0x2ac>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a78      	ldr	r2, [pc, #480]	; (8008b78 <main+0x2b0>)
 8008996:	611a      	str	r2, [r3, #16]
	hFrontPID->Kd=0.3;
 8008998:	4b76      	ldr	r3, [pc, #472]	; (8008b74 <main+0x2ac>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	4a77      	ldr	r2, [pc, #476]	; (8008b7c <main+0x2b4>)
 800899e:	619a      	str	r2, [r3, #24]
	hFrontPID->Ki=0.8;
 80089a0:	4b74      	ldr	r3, [pc, #464]	; (8008b74 <main+0x2ac>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4a76      	ldr	r2, [pc, #472]	; (8008b80 <main+0x2b8>)
 80089a6:	615a      	str	r2, [r3, #20]
	hFrontPID->PIDMax=100000;
 80089a8:	4b72      	ldr	r3, [pc, #456]	; (8008b74 <main+0x2ac>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a75      	ldr	r2, [pc, #468]	; (8008b84 <main+0x2bc>)
 80089ae:	609a      	str	r2, [r3, #8]
	hFrontPID->PIDMin=-100000;
 80089b0:	4b70      	ldr	r3, [pc, #448]	; (8008b74 <main+0x2ac>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4a74      	ldr	r2, [pc, #464]	; (8008b88 <main+0x2c0>)
 80089b6:	60da      	str	r2, [r3, #12]
	hFrontPID->derivator=0;
 80089b8:	4b6e      	ldr	r3, [pc, #440]	; (8008b74 <main+0x2ac>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f04f 0200 	mov.w	r2, #0
 80089c0:	61da      	str	r2, [r3, #28]
	hFrontPID->integrator=0;
 80089c2:	4b6c      	ldr	r3, [pc, #432]	; (8008b74 <main+0x2ac>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f04f 0200 	mov.w	r2, #0
 80089ca:	621a      	str	r2, [r3, #32]
	hFrontPID->integratorMax=1000;
 80089cc:	4b69      	ldr	r3, [pc, #420]	; (8008b74 <main+0x2ac>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80089d4:	625a      	str	r2, [r3, #36]	; 0x24
	hFrontPID->integratorMin=-1000;
 80089d6:	4b67      	ldr	r3, [pc, #412]	; (8008b74 <main+0x2ac>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a6c      	ldr	r2, [pc, #432]	; (8008b8c <main+0x2c4>)
 80089dc:	629a      	str	r2, [r3, #40]	; 0x28

	hRearPID->setPoint=0;
 80089de:	4b6c      	ldr	r3, [pc, #432]	; (8008b90 <main+0x2c8>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	2200      	movs	r2, #0
 80089e4:	605a      	str	r2, [r3, #4]
	hRearPID->Kp=10;
 80089e6:	4b6a      	ldr	r3, [pc, #424]	; (8008b90 <main+0x2c8>)
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a6a      	ldr	r2, [pc, #424]	; (8008b94 <main+0x2cc>)
 80089ec:	611a      	str	r2, [r3, #16]
	hRearPID->Kd=1;
 80089ee:	4b68      	ldr	r3, [pc, #416]	; (8008b90 <main+0x2c8>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80089f6:	619a      	str	r2, [r3, #24]
	hRearPID->Ki=1.2;
 80089f8:	4b65      	ldr	r3, [pc, #404]	; (8008b90 <main+0x2c8>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a66      	ldr	r2, [pc, #408]	; (8008b98 <main+0x2d0>)
 80089fe:	615a      	str	r2, [r3, #20]
	hRearPID->PIDMax=100000;
 8008a00:	4b63      	ldr	r3, [pc, #396]	; (8008b90 <main+0x2c8>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	4a5f      	ldr	r2, [pc, #380]	; (8008b84 <main+0x2bc>)
 8008a06:	609a      	str	r2, [r3, #8]
	hRearPID->PIDMin=-100000;
 8008a08:	4b61      	ldr	r3, [pc, #388]	; (8008b90 <main+0x2c8>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a5e      	ldr	r2, [pc, #376]	; (8008b88 <main+0x2c0>)
 8008a0e:	60da      	str	r2, [r3, #12]
	hRearPID->derivator=0;
 8008a10:	4b5f      	ldr	r3, [pc, #380]	; (8008b90 <main+0x2c8>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f04f 0200 	mov.w	r2, #0
 8008a18:	61da      	str	r2, [r3, #28]
	hRearPID->integrator=0;
 8008a1a:	4b5d      	ldr	r3, [pc, #372]	; (8008b90 <main+0x2c8>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f04f 0200 	mov.w	r2, #0
 8008a22:	621a      	str	r2, [r3, #32]
	hRearPID->integratorMax=10000;
 8008a24:	4b5a      	ldr	r3, [pc, #360]	; (8008b90 <main+0x2c8>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f242 7210 	movw	r2, #10000	; 0x2710
 8008a2c:	625a      	str	r2, [r3, #36]	; 0x24
	hRearPID->integratorMin=-10000;
 8008a2e:	4b58      	ldr	r3, [pc, #352]	; (8008b90 <main+0x2c8>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	4a5a      	ldr	r2, [pc, #360]	; (8008b9c <main+0x2d4>)
 8008a34:	629a      	str	r2, [r3, #40]	; 0x28
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8008a36:	f7fd f8d3 	bl	8005be0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8008a3a:	f000 fae5 	bl	8009008 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8008a3e:	f000 fbfb 	bl	8009238 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8008a42:	f000 fbcb 	bl	80091dc <MX_USART2_UART_Init>
	MX_I2C1_Init();
 8008a46:	f000 fb59 	bl	80090fc <MX_I2C1_Init>
	MX_SPI1_Init();
 8008a4a:	f000 fb8b 	bl	8009164 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */


	//Initialise the distance sensors
	SetupVL53L1XDevices(LASER_FRONT_LEFT_DEV, LASFRONTLEFT_I2C_ADDRESS,LASER_FRONT_LEFT_SHDN_GPIO_Port, LASER_FRONT_LEFT_SHDN_Pin);
 8008a4e:	4b54      	ldr	r3, [pc, #336]	; (8008ba0 <main+0x2d8>)
 8008a50:	6818      	ldr	r0, [r3, #0]
 8008a52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a56:	4a44      	ldr	r2, [pc, #272]	; (8008b68 <main+0x2a0>)
 8008a58:	2150      	movs	r1, #80	; 0x50
 8008a5a:	f000 ffbb 	bl	80099d4 <SetupVL53L1XDevices>
	SetupVL53L1XDevices(LASER_FRONT_RIGHT_DEV,LASFRONTRIGHT_I2C_ADDRESS, LASER_FRONT_RIGHT_SHDN_GPIO_Port,LASER_FRONT_RIGHT_SHDN_Pin);
 8008a5e:	4b51      	ldr	r3, [pc, #324]	; (8008ba4 <main+0x2dc>)
 8008a60:	6818      	ldr	r0, [r3, #0]
 8008a62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a66:	4a42      	ldr	r2, [pc, #264]	; (8008b70 <main+0x2a8>)
 8008a68:	2160      	movs	r1, #96	; 0x60
 8008a6a:	f000 ffb3 	bl	80099d4 <SetupVL53L1XDevices>
	SetupVL53L1XDevices(LASER_REAR_LEFT_DEV, LASREARLEFT_I2C_ADDRESS,LASER_REAR_LEFT_SHDN_GPIO_Port, LASER_REAR_LEFT_SHDN_Pin);
 8008a6e:	4b4e      	ldr	r3, [pc, #312]	; (8008ba8 <main+0x2e0>)
 8008a70:	6818      	ldr	r0, [r3, #0]
 8008a72:	2302      	movs	r3, #2
 8008a74:	4a3e      	ldr	r2, [pc, #248]	; (8008b70 <main+0x2a8>)
 8008a76:	2170      	movs	r1, #112	; 0x70
 8008a78:	f000 ffac 	bl	80099d4 <SetupVL53L1XDevices>
	SetupVL53L1XDevices(LASER_REAR_RIGHT_DEV, LASREARRIGHT_I2C_ADDRESS, LASER_REAR_RIGHT_SHDN_GPIO_Port, LASER_REAR_RIGHT_SHDN_Pin);
 8008a7c:	4b4b      	ldr	r3, [pc, #300]	; (8008bac <main+0x2e4>)
 8008a7e:	6818      	ldr	r0, [r3, #0]
 8008a80:	2310      	movs	r3, #16
 8008a82:	4a39      	ldr	r2, [pc, #228]	; (8008b68 <main+0x2a0>)
 8008a84:	2180      	movs	r1, #128	; 0x80
 8008a86:	f000 ffa5 	bl	80099d4 <SetupVL53L1XDevices>

	//Initialise the motors
	tmc5160_initialise_motor(left_stepper);
 8008a8a:	4e36      	ldr	r6, [pc, #216]	; (8008b64 <main+0x29c>)
 8008a8c:	466d      	mov	r5, sp
 8008a8e:	f106 0410 	add.w	r4, r6, #16
 8008a92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008a94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008a96:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8008a9a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8008a9e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8008aa2:	f000 ff19 	bl	80098d8 <tmc5160_initialise_motor>
	tmc5160_initialise_motor(right_stepper);
 8008aa6:	4e31      	ldr	r6, [pc, #196]	; (8008b6c <main+0x2a4>)
 8008aa8:	466d      	mov	r5, sp
 8008aaa:	f106 0410 	add.w	r4, r6, #16
 8008aae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008ab0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008ab2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8008ab6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8008aba:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8008abe:	f000 ff0b 	bl	80098d8 <tmc5160_initialise_motor>


	state_edges= 0x0;
 8008ac2:	4b3b      	ldr	r3, [pc, #236]	; (8008bb0 <main+0x2e8>)
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	701a      	strb	r2, [r3, #0]
	/* USER CODE BEGIN WHILE */
	while (1) {

		//-----------------Lasers-----------------
		//Front left
		VL53L1_GetMeasurementDataReady(LASER_FRONT_LEFT_DEV,&measurementDataReady);
 8008ac8:	4b35      	ldr	r3, [pc, #212]	; (8008ba0 <main+0x2d8>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4939      	ldr	r1, [pc, #228]	; (8008bb4 <main+0x2ec>)
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f7f8 fb07 	bl	80010e2 <VL53L1_GetMeasurementDataReady>
		if(measurementDataReady == 0x01){
 8008ad4:	4b37      	ldr	r3, [pc, #220]	; (8008bb4 <main+0x2ec>)
 8008ad6:	781b      	ldrb	r3, [r3, #0]
 8008ad8:	2b01      	cmp	r3, #1
 8008ada:	d10d      	bne.n	8008af8 <main+0x230>
			VL53L1_GetRangingMeasurementData(LASER_FRONT_LEFT_DEV,	&RangingDataFrontLeft);
 8008adc:	4b30      	ldr	r3, [pc, #192]	; (8008ba0 <main+0x2d8>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4935      	ldr	r1, [pc, #212]	; (8008bb8 <main+0x2f0>)
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f7f8 fcd6 	bl	8001494 <VL53L1_GetRangingMeasurementData>
			VL53L1_ClearInterruptAndStartMeasurement(LASER_FRONT_LEFT_DEV);
 8008ae8:	4b2d      	ldr	r3, [pc, #180]	; (8008ba0 <main+0x2d8>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4618      	mov	r0, r3
 8008aee:	f7f8 fad0 	bl	8001092 <VL53L1_ClearInterruptAndStartMeasurement>
			measurementDataReady = 0x0;
 8008af2:	4b30      	ldr	r3, [pc, #192]	; (8008bb4 <main+0x2ec>)
 8008af4:	2200      	movs	r2, #0
 8008af6:	701a      	strb	r2, [r3, #0]
		}

		//Front right
		VL53L1_GetMeasurementDataReady(LASER_FRONT_RIGHT_DEV,&measurementDataReady);
 8008af8:	4b2a      	ldr	r3, [pc, #168]	; (8008ba4 <main+0x2dc>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	492d      	ldr	r1, [pc, #180]	; (8008bb4 <main+0x2ec>)
 8008afe:	4618      	mov	r0, r3
 8008b00:	f7f8 faef 	bl	80010e2 <VL53L1_GetMeasurementDataReady>
		if(measurementDataReady == 0x01){
 8008b04:	4b2b      	ldr	r3, [pc, #172]	; (8008bb4 <main+0x2ec>)
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	d10d      	bne.n	8008b28 <main+0x260>
			VL53L1_GetRangingMeasurementData(LASER_FRONT_RIGHT_DEV,	&RangingDataFrontRight);
 8008b0c:	4b25      	ldr	r3, [pc, #148]	; (8008ba4 <main+0x2dc>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	492a      	ldr	r1, [pc, #168]	; (8008bbc <main+0x2f4>)
 8008b12:	4618      	mov	r0, r3
 8008b14:	f7f8 fcbe 	bl	8001494 <VL53L1_GetRangingMeasurementData>
			VL53L1_ClearInterruptAndStartMeasurement(LASER_FRONT_RIGHT_DEV);
 8008b18:	4b22      	ldr	r3, [pc, #136]	; (8008ba4 <main+0x2dc>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	f7f8 fab8 	bl	8001092 <VL53L1_ClearInterruptAndStartMeasurement>
			measurementDataReady = 0x0;
 8008b22:	4b24      	ldr	r3, [pc, #144]	; (8008bb4 <main+0x2ec>)
 8008b24:	2200      	movs	r2, #0
 8008b26:	701a      	strb	r2, [r3, #0]
		}

		//Rear left
		VL53L1_GetMeasurementDataReady(LASER_REAR_LEFT_DEV,&measurementDataReady);
 8008b28:	4b1f      	ldr	r3, [pc, #124]	; (8008ba8 <main+0x2e0>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4921      	ldr	r1, [pc, #132]	; (8008bb4 <main+0x2ec>)
 8008b2e:	4618      	mov	r0, r3
 8008b30:	f7f8 fad7 	bl	80010e2 <VL53L1_GetMeasurementDataReady>
		if(measurementDataReady == 0x01){
 8008b34:	4b1f      	ldr	r3, [pc, #124]	; (8008bb4 <main+0x2ec>)
 8008b36:	781b      	ldrb	r3, [r3, #0]
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d10d      	bne.n	8008b58 <main+0x290>
			VL53L1_GetRangingMeasurementData(LASER_REAR_LEFT_DEV,	&RangingDataRearLeft);
 8008b3c:	4b1a      	ldr	r3, [pc, #104]	; (8008ba8 <main+0x2e0>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	491f      	ldr	r1, [pc, #124]	; (8008bc0 <main+0x2f8>)
 8008b42:	4618      	mov	r0, r3
 8008b44:	f7f8 fca6 	bl	8001494 <VL53L1_GetRangingMeasurementData>
			VL53L1_ClearInterruptAndStartMeasurement(LASER_REAR_LEFT_DEV);
 8008b48:	4b17      	ldr	r3, [pc, #92]	; (8008ba8 <main+0x2e0>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	f7f8 faa0 	bl	8001092 <VL53L1_ClearInterruptAndStartMeasurement>
			measurementDataReady = 0x0;
 8008b52:	4b18      	ldr	r3, [pc, #96]	; (8008bb4 <main+0x2ec>)
 8008b54:	2200      	movs	r2, #0
 8008b56:	701a      	strb	r2, [r3, #0]
		}

		//Rear right
		VL53L1_GetMeasurementDataReady(LASER_REAR_RIGHT_DEV,&measurementDataReady);
 8008b58:	4b14      	ldr	r3, [pc, #80]	; (8008bac <main+0x2e4>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	e032      	b.n	8008bc4 <main+0x2fc>
 8008b5e:	bf00      	nop
 8008b60:	2000139c 	.word	0x2000139c
 8008b64:	20000afc 	.word	0x20000afc
 8008b68:	40020800 	.word	0x40020800
 8008b6c:	20000ad0 	.word	0x20000ad0
 8008b70:	40020000 	.word	0x40020000
 8008b74:	20000034 	.word	0x20000034
 8008b78:	41f00000 	.word	0x41f00000
 8008b7c:	3e99999a 	.word	0x3e99999a
 8008b80:	3f4ccccd 	.word	0x3f4ccccd
 8008b84:	000186a0 	.word	0x000186a0
 8008b88:	fffe7960 	.word	0xfffe7960
 8008b8c:	fffffc18 	.word	0xfffffc18
 8008b90:	20000038 	.word	0x20000038
 8008b94:	41200000 	.word	0x41200000
 8008b98:	3f99999a 	.word	0x3f99999a
 8008b9c:	ffffd8f0 	.word	0xffffd8f0
 8008ba0:	20000024 	.word	0x20000024
 8008ba4:	20000028 	.word	0x20000028
 8008ba8:	2000002c 	.word	0x2000002c
 8008bac:	20000030 	.word	0x20000030
 8008bb0:	200000c6 	.word	0x200000c6
 8008bb4:	200001d0 	.word	0x200001d0
 8008bb8:	200012b0 	.word	0x200012b0
 8008bbc:	20001294 	.word	0x20001294
 8008bc0:	20000688 	.word	0x20000688
 8008bc4:	49bc      	ldr	r1, [pc, #752]	; (8008eb8 <main+0x5f0>)
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	f7f8 fa8b 	bl	80010e2 <VL53L1_GetMeasurementDataReady>
		if(measurementDataReady == 0x01){
 8008bcc:	4bba      	ldr	r3, [pc, #744]	; (8008eb8 <main+0x5f0>)
 8008bce:	781b      	ldrb	r3, [r3, #0]
 8008bd0:	2b01      	cmp	r3, #1
 8008bd2:	d10d      	bne.n	8008bf0 <main+0x328>
			VL53L1_GetRangingMeasurementData(LASER_REAR_RIGHT_DEV,	&RangingDataRearRight);
 8008bd4:	4bb9      	ldr	r3, [pc, #740]	; (8008ebc <main+0x5f4>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	49b9      	ldr	r1, [pc, #740]	; (8008ec0 <main+0x5f8>)
 8008bda:	4618      	mov	r0, r3
 8008bdc:	f7f8 fc5a 	bl	8001494 <VL53L1_GetRangingMeasurementData>
			VL53L1_ClearInterruptAndStartMeasurement(LASER_REAR_RIGHT_DEV);
 8008be0:	4bb6      	ldr	r3, [pc, #728]	; (8008ebc <main+0x5f4>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4618      	mov	r0, r3
 8008be6:	f7f8 fa54 	bl	8001092 <VL53L1_ClearInterruptAndStartMeasurement>
			measurementDataReady = 0x0;
 8008bea:	4bb3      	ldr	r3, [pc, #716]	; (8008eb8 <main+0x5f0>)
 8008bec:	2200      	movs	r2, #0
 8008bee:	701a      	strb	r2, [r3, #0]
		}

		//------------CALCULATIONS---------
		//Front PID
		hFrontPID->currentValue = RangingDataFrontLeft.RangeMilliMeter - RangingDataFrontRight.RangeMilliMeter;
 8008bf0:	4bb4      	ldr	r3, [pc, #720]	; (8008ec4 <main+0x5fc>)
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4ab4      	ldr	r2, [pc, #720]	; (8008ec8 <main+0x600>)
 8008bf6:	f9b2 2018 	ldrsh.w	r2, [r2, #24]
 8008bfa:	4611      	mov	r1, r2
 8008bfc:	4ab3      	ldr	r2, [pc, #716]	; (8008ecc <main+0x604>)
 8008bfe:	f9b2 2018 	ldrsh.w	r2, [r2, #24]
 8008c02:	1a8a      	subs	r2, r1, r2
 8008c04:	601a      	str	r2, [r3, #0]
		PIDController(hFrontPID);
 8008c06:	4baf      	ldr	r3, [pc, #700]	; (8008ec4 <main+0x5fc>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f000 fd7a 	bl	8009704 <PIDController>
		if(hFrontPID->outputValue>(ScaledMotorMagnitude+PID_DEADBAND) || hFrontPID->outputValue<(ScaledMotorMagnitude-PID_DEADBAND)){
 8008c10:	4bac      	ldr	r3, [pc, #688]	; (8008ec4 <main+0x5fc>)
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c16:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008c1a:	4aad      	ldr	r2, [pc, #692]	; (8008ed0 <main+0x608>)
 8008c1c:	ca06      	ldmia	r2, {r1, r2}
 8008c1e:	f511 71fa 	adds.w	r1, r1, #500	; 0x1f4
 8008c22:	f142 0200 	adc.w	r2, r2, #0
 8008c26:	4299      	cmp	r1, r3
 8008c28:	eb72 0304 	sbcs.w	r3, r2, r4
 8008c2c:	db0f      	blt.n	8008c4e <main+0x386>
 8008c2e:	4ba5      	ldr	r3, [pc, #660]	; (8008ec4 <main+0x5fc>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c34:	4619      	mov	r1, r3
 8008c36:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8008c3a:	4ba5      	ldr	r3, [pc, #660]	; (8008ed0 <main+0x608>)
 8008c3c:	cb18      	ldmia	r3, {r3, r4}
 8008c3e:	f5b3 73fa 	subs.w	r3, r3, #500	; 0x1f4
 8008c42:	f144 34ff 	adc.w	r4, r4, #4294967295
 8008c46:	4299      	cmp	r1, r3
 8008c48:	eb72 0304 	sbcs.w	r3, r2, r4
 8008c4c:	da07      	bge.n	8008c5e <main+0x396>
			ScaledMotorMagnitude = hFrontPID->outputValue;
 8008c4e:	4b9d      	ldr	r3, [pc, #628]	; (8008ec4 <main+0x5fc>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c54:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008c58:	4a9d      	ldr	r2, [pc, #628]	; (8008ed0 <main+0x608>)
 8008c5a:	e882 0018 	stmia.w	r2, {r3, r4}


		//Rear PID

//		ScaledMotorMagnitude = (RangingDataFrontLeft.RangeMilliMeter - RangingDataFrontRight.RangeMilliMeter) * SPEED_GAIN;
		previous_state = STATE_SEEKING;
 8008c5e:	4b9d      	ldr	r3, [pc, #628]	; (8008ed4 <main+0x60c>)
 8008c60:	2202      	movs	r2, #2
 8008c62:	701a      	strb	r2, [r3, #0]
		//-------------STATES--------------
		if (state_edges != 0x0 && EDGES_ENABLED == 1){
			robot_state = STATE_EDGE_RETREAT;
		}
		else{
			robot_state = previous_state;
 8008c64:	4b9b      	ldr	r3, [pc, #620]	; (8008ed4 <main+0x60c>)
 8008c66:	781a      	ldrb	r2, [r3, #0]
 8008c68:	4b9b      	ldr	r3, [pc, #620]	; (8008ed8 <main+0x610>)
 8008c6a:	701a      	strb	r2, [r3, #0]
		}

		switch(robot_state){
 8008c6c:	4b9a      	ldr	r3, [pc, #616]	; (8008ed8 <main+0x610>)
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	2b05      	cmp	r3, #5
 8008c72:	f200 8186 	bhi.w	8008f82 <main+0x6ba>
 8008c76:	a201      	add	r2, pc, #4	; (adr r2, 8008c7c <main+0x3b4>)
 8008c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c7c:	08008f71 	.word	0x08008f71
 8008c80:	08008f79 	.word	0x08008f79
 8008c84:	08008e8f 	.word	0x08008e8f
 8008c88:	08008f61 	.word	0x08008f61
 8008c8c:	08008f69 	.word	0x08008f69
 8008c90:	08008c95 	.word	0x08008c95
		case STATE_EDGE_RETREAT:

			switch(state_edges){
 8008c94:	4b91      	ldr	r3, [pc, #580]	; (8008edc <main+0x614>)
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	3b01      	subs	r3, #1
 8008c9a:	2b0b      	cmp	r3, #11
 8008c9c:	f200 8170 	bhi.w	8008f80 <main+0x6b8>
 8008ca0:	a201      	add	r2, pc, #4	; (adr r2, 8008ca8 <main+0x3e0>)
 8008ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ca6:	bf00      	nop
 8008ca8:	08008cd9 	.word	0x08008cd9
 8008cac:	08008d0f 	.word	0x08008d0f
 8008cb0:	08008db1 	.word	0x08008db1
 8008cb4:	08008d45 	.word	0x08008d45
 8008cb8:	08008e21 	.word	0x08008e21
 8008cbc:	08008f81 	.word	0x08008f81
 8008cc0:	08008f81 	.word	0x08008f81
 8008cc4:	08008d7b 	.word	0x08008d7b
 8008cc8:	08008f81 	.word	0x08008f81
 8008ccc:	08008e57 	.word	0x08008e57
 8008cd0:	08008f81 	.word	0x08008f81
 8008cd4:	08008de9 	.word	0x08008de9
			case 0x1:
				//0001 Edge left front only triggered, reverse left side 100%, forward right side 50%
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 8008cd8:	2302      	movs	r3, #2
 8008cda:	2220      	movs	r2, #32
 8008cdc:	2102      	movs	r1, #2
 8008cde:	4880      	ldr	r0, [pc, #512]	; (8008ee0 <main+0x618>)
 8008ce0:	f000 fdb0 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_MAX_SPEED);
 8008ce4:	4b7f      	ldr	r3, [pc, #508]	; (8008ee4 <main+0x61c>)
 8008ce6:	2227      	movs	r2, #39	; 0x27
 8008ce8:	2102      	movs	r1, #2
 8008cea:	487d      	ldr	r0, [pc, #500]	; (8008ee0 <main+0x618>)
 8008cec:	f000 fdaa 	bl	8009844 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	2220      	movs	r2, #32
 8008cf4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008cf8:	487b      	ldr	r0, [pc, #492]	; (8008ee8 <main+0x620>)
 8008cfa:	f000 fda3 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_HALF_SPEED);
 8008cfe:	4b7b      	ldr	r3, [pc, #492]	; (8008eec <main+0x624>)
 8008d00:	2227      	movs	r2, #39	; 0x27
 8008d02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008d06:	4878      	ldr	r0, [pc, #480]	; (8008ee8 <main+0x620>)
 8008d08:	f000 fd9c 	bl	8009844 <tmc5160_writeInt>
				break;
 8008d0c:	e0be      	b.n	8008e8c <main+0x5c4>

			case 0x2:
				//0010 Edge left rear only triggered, forward left side 100%, reverse right side 50%
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 8008d0e:	2301      	movs	r3, #1
 8008d10:	2220      	movs	r2, #32
 8008d12:	2102      	movs	r1, #2
 8008d14:	4872      	ldr	r0, [pc, #456]	; (8008ee0 <main+0x618>)
 8008d16:	f000 fd95 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_MAX_SPEED);
 8008d1a:	4b72      	ldr	r3, [pc, #456]	; (8008ee4 <main+0x61c>)
 8008d1c:	2227      	movs	r2, #39	; 0x27
 8008d1e:	2102      	movs	r1, #2
 8008d20:	486f      	ldr	r0, [pc, #444]	; (8008ee0 <main+0x618>)
 8008d22:	f000 fd8f 	bl	8009844 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 8008d26:	2302      	movs	r3, #2
 8008d28:	2220      	movs	r2, #32
 8008d2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008d2e:	486e      	ldr	r0, [pc, #440]	; (8008ee8 <main+0x620>)
 8008d30:	f000 fd88 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_HALF_SPEED);
 8008d34:	4b6d      	ldr	r3, [pc, #436]	; (8008eec <main+0x624>)
 8008d36:	2227      	movs	r2, #39	; 0x27
 8008d38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008d3c:	486a      	ldr	r0, [pc, #424]	; (8008ee8 <main+0x620>)
 8008d3e:	f000 fd81 	bl	8009844 <tmc5160_writeInt>
				break;
 8008d42:	e0a3      	b.n	8008e8c <main+0x5c4>

			case 0x4:
				//0100 Edge right front only triggered, reverse right side 100%, forward left side 50%
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 8008d44:	2301      	movs	r3, #1
 8008d46:	2220      	movs	r2, #32
 8008d48:	2102      	movs	r1, #2
 8008d4a:	4865      	ldr	r0, [pc, #404]	; (8008ee0 <main+0x618>)
 8008d4c:	f000 fd7a 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_HALF_SPEED);
 8008d50:	4b66      	ldr	r3, [pc, #408]	; (8008eec <main+0x624>)
 8008d52:	2227      	movs	r2, #39	; 0x27
 8008d54:	2102      	movs	r1, #2
 8008d56:	4862      	ldr	r0, [pc, #392]	; (8008ee0 <main+0x618>)
 8008d58:	f000 fd74 	bl	8009844 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 8008d5c:	2302      	movs	r3, #2
 8008d5e:	2220      	movs	r2, #32
 8008d60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008d64:	4860      	ldr	r0, [pc, #384]	; (8008ee8 <main+0x620>)
 8008d66:	f000 fd6d 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_MAX_SPEED);
 8008d6a:	4b5e      	ldr	r3, [pc, #376]	; (8008ee4 <main+0x61c>)
 8008d6c:	2227      	movs	r2, #39	; 0x27
 8008d6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008d72:	485d      	ldr	r0, [pc, #372]	; (8008ee8 <main+0x620>)
 8008d74:	f000 fd66 	bl	8009844 <tmc5160_writeInt>
				break;
 8008d78:	e088      	b.n	8008e8c <main+0x5c4>

			case 0x8:
				//1000 Edge right rear only triggered, forward right side 100%, reverse left side 50%
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 8008d7a:	2302      	movs	r3, #2
 8008d7c:	2220      	movs	r2, #32
 8008d7e:	2102      	movs	r1, #2
 8008d80:	4857      	ldr	r0, [pc, #348]	; (8008ee0 <main+0x618>)
 8008d82:	f000 fd5f 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_HALF_SPEED);
 8008d86:	4b59      	ldr	r3, [pc, #356]	; (8008eec <main+0x624>)
 8008d88:	2227      	movs	r2, #39	; 0x27
 8008d8a:	2102      	movs	r1, #2
 8008d8c:	4854      	ldr	r0, [pc, #336]	; (8008ee0 <main+0x618>)
 8008d8e:	f000 fd59 	bl	8009844 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 8008d92:	2301      	movs	r3, #1
 8008d94:	2220      	movs	r2, #32
 8008d96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008d9a:	4853      	ldr	r0, [pc, #332]	; (8008ee8 <main+0x620>)
 8008d9c:	f000 fd52 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_MAX_SPEED);
 8008da0:	4b50      	ldr	r3, [pc, #320]	; (8008ee4 <main+0x61c>)
 8008da2:	2227      	movs	r2, #39	; 0x27
 8008da4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008da8:	484f      	ldr	r0, [pc, #316]	; (8008ee8 <main+0x620>)
 8008daa:	f000 fd4b 	bl	8009844 <tmc5160_writeInt>
				break;
 8008dae:	e06d      	b.n	8008e8c <main+0x5c4>

			case 0x3:
				//0011 Both left edges triggered, forward left side 100%, right side reverse 25%
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 8008db0:	2301      	movs	r3, #1
 8008db2:	2220      	movs	r2, #32
 8008db4:	2102      	movs	r1, #2
 8008db6:	484a      	ldr	r0, [pc, #296]	; (8008ee0 <main+0x618>)
 8008db8:	f000 fd44 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_MAX_SPEED);
 8008dbc:	4b49      	ldr	r3, [pc, #292]	; (8008ee4 <main+0x61c>)
 8008dbe:	2227      	movs	r2, #39	; 0x27
 8008dc0:	2102      	movs	r1, #2
 8008dc2:	4847      	ldr	r0, [pc, #284]	; (8008ee0 <main+0x618>)
 8008dc4:	f000 fd3e 	bl	8009844 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 8008dc8:	2302      	movs	r3, #2
 8008dca:	2220      	movs	r2, #32
 8008dcc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008dd0:	4845      	ldr	r0, [pc, #276]	; (8008ee8 <main+0x620>)
 8008dd2:	f000 fd37 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_QUARTER_SPEED);
 8008dd6:	f24f 4324 	movw	r3, #62500	; 0xf424
 8008dda:	2227      	movs	r2, #39	; 0x27
 8008ddc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008de0:	4841      	ldr	r0, [pc, #260]	; (8008ee8 <main+0x620>)
 8008de2:	f000 fd2f 	bl	8009844 <tmc5160_writeInt>
				break;
 8008de6:	e051      	b.n	8008e8c <main+0x5c4>

			case 0xC:
				//1100 Both right edges triggered, forward right 100%, left side reverse 25%
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 8008de8:	2302      	movs	r3, #2
 8008dea:	2220      	movs	r2, #32
 8008dec:	2102      	movs	r1, #2
 8008dee:	483c      	ldr	r0, [pc, #240]	; (8008ee0 <main+0x618>)
 8008df0:	f000 fd28 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_QUARTER_SPEED);
 8008df4:	f24f 4324 	movw	r3, #62500	; 0xf424
 8008df8:	2227      	movs	r2, #39	; 0x27
 8008dfa:	2102      	movs	r1, #2
 8008dfc:	4838      	ldr	r0, [pc, #224]	; (8008ee0 <main+0x618>)
 8008dfe:	f000 fd21 	bl	8009844 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 8008e02:	2301      	movs	r3, #1
 8008e04:	2220      	movs	r2, #32
 8008e06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008e0a:	4837      	ldr	r0, [pc, #220]	; (8008ee8 <main+0x620>)
 8008e0c:	f000 fd1a 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_MAX_SPEED);
 8008e10:	4b34      	ldr	r3, [pc, #208]	; (8008ee4 <main+0x61c>)
 8008e12:	2227      	movs	r2, #39	; 0x27
 8008e14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008e18:	4833      	ldr	r0, [pc, #204]	; (8008ee8 <main+0x620>)
 8008e1a:	f000 fd13 	bl	8009844 <tmc5160_writeInt>
				break;
 8008e1e:	e035      	b.n	8008e8c <main+0x5c4>

			case 0x5:
				//0101 Both front edges triggered, reverse both 100%
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 8008e20:	2302      	movs	r3, #2
 8008e22:	2220      	movs	r2, #32
 8008e24:	2102      	movs	r1, #2
 8008e26:	482e      	ldr	r0, [pc, #184]	; (8008ee0 <main+0x618>)
 8008e28:	f000 fd0c 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_MAX_SPEED);
 8008e2c:	4b2d      	ldr	r3, [pc, #180]	; (8008ee4 <main+0x61c>)
 8008e2e:	2227      	movs	r2, #39	; 0x27
 8008e30:	2102      	movs	r1, #2
 8008e32:	482b      	ldr	r0, [pc, #172]	; (8008ee0 <main+0x618>)
 8008e34:	f000 fd06 	bl	8009844 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 8008e38:	2302      	movs	r3, #2
 8008e3a:	2220      	movs	r2, #32
 8008e3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008e40:	4829      	ldr	r0, [pc, #164]	; (8008ee8 <main+0x620>)
 8008e42:	f000 fcff 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_MAX_SPEED);
 8008e46:	4b27      	ldr	r3, [pc, #156]	; (8008ee4 <main+0x61c>)
 8008e48:	2227      	movs	r2, #39	; 0x27
 8008e4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008e4e:	4826      	ldr	r0, [pc, #152]	; (8008ee8 <main+0x620>)
 8008e50:	f000 fcf8 	bl	8009844 <tmc5160_writeInt>
				break;
 8008e54:	e01a      	b.n	8008e8c <main+0x5c4>

			case 0xA:
				//1010 Both rear edges triggered, forward both 100%
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 8008e56:	2301      	movs	r3, #1
 8008e58:	2220      	movs	r2, #32
 8008e5a:	2102      	movs	r1, #2
 8008e5c:	4820      	ldr	r0, [pc, #128]	; (8008ee0 <main+0x618>)
 8008e5e:	f000 fcf1 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_MAX_SPEED);
 8008e62:	4b20      	ldr	r3, [pc, #128]	; (8008ee4 <main+0x61c>)
 8008e64:	2227      	movs	r2, #39	; 0x27
 8008e66:	2102      	movs	r1, #2
 8008e68:	481d      	ldr	r0, [pc, #116]	; (8008ee0 <main+0x618>)
 8008e6a:	f000 fceb 	bl	8009844 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 8008e6e:	2301      	movs	r3, #1
 8008e70:	2220      	movs	r2, #32
 8008e72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008e76:	481c      	ldr	r0, [pc, #112]	; (8008ee8 <main+0x620>)
 8008e78:	f000 fce4 	bl	8009844 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, EDGE_RETREAT_MAX_SPEED);
 8008e7c:	4b19      	ldr	r3, [pc, #100]	; (8008ee4 <main+0x61c>)
 8008e7e:	2227      	movs	r2, #39	; 0x27
 8008e80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008e84:	4818      	ldr	r0, [pc, #96]	; (8008ee8 <main+0x620>)
 8008e86:	f000 fcdd 	bl	8009844 <tmc5160_writeInt>
				break;
 8008e8a:	bf00      	nop
			}
			break;
 8008e8c:	e078      	b.n	8008f80 <main+0x6b8>

			case STATE_SEEKING:
				//drive to center -> 	L +100% R -100%
				if(ScaledMotorMagnitude>=0){
 8008e8e:	4b10      	ldr	r3, [pc, #64]	; (8008ed0 <main+0x608>)
 8008e90:	cb18      	ldmia	r3, {r3, r4}
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	f174 0300 	sbcs.w	r3, r4, #0
 8008e98:	db2a      	blt.n	8008ef0 <main+0x628>
					tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	2220      	movs	r2, #32
 8008e9e:	2102      	movs	r1, #2
 8008ea0:	480f      	ldr	r0, [pc, #60]	; (8008ee0 <main+0x618>)
 8008ea2:	f000 fccf 	bl	8009844 <tmc5160_writeInt>
					tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 8008ea6:	2302      	movs	r3, #2
 8008ea8:	2220      	movs	r2, #32
 8008eaa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008eae:	480e      	ldr	r0, [pc, #56]	; (8008ee8 <main+0x620>)
 8008eb0:	f000 fcc8 	bl	8009844 <tmc5160_writeInt>
 8008eb4:	e02f      	b.n	8008f16 <main+0x64e>
 8008eb6:	bf00      	nop
 8008eb8:	200001d0 	.word	0x200001d0
 8008ebc:	20000030 	.word	0x20000030
 8008ec0:	20001270 	.word	0x20001270
 8008ec4:	20000034 	.word	0x20000034
 8008ec8:	200012b0 	.word	0x200012b0
 8008ecc:	20001294 	.word	0x20001294
 8008ed0:	200000c8 	.word	0x200000c8
 8008ed4:	200000c5 	.word	0x200000c5
 8008ed8:	200000c4 	.word	0x200000c4
 8008edc:	200000c6 	.word	0x200000c6
 8008ee0:	40020800 	.word	0x40020800
 8008ee4:	0003d090 	.word	0x0003d090
 8008ee8:	40020000 	.word	0x40020000
 8008eec:	0001e848 	.word	0x0001e848
				}
				else if(ScaledMotorMagnitude<0){
 8008ef0:	4b38      	ldr	r3, [pc, #224]	; (8008fd4 <main+0x70c>)
 8008ef2:	cb18      	ldmia	r3, {r3, r4}
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	f174 0300 	sbcs.w	r3, r4, #0
 8008efa:	da0c      	bge.n	8008f16 <main+0x64e>
					tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 8008efc:	2302      	movs	r3, #2
 8008efe:	2220      	movs	r2, #32
 8008f00:	2102      	movs	r1, #2
 8008f02:	4835      	ldr	r0, [pc, #212]	; (8008fd8 <main+0x710>)
 8008f04:	f000 fc9e 	bl	8009844 <tmc5160_writeInt>
					tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 8008f08:	2301      	movs	r3, #1
 8008f0a:	2220      	movs	r2, #32
 8008f0c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008f10:	4832      	ldr	r0, [pc, #200]	; (8008fdc <main+0x714>)
 8008f12:	f000 fc97 	bl	8009844 <tmc5160_writeInt>
				}

				if(abs(ScaledMotorMagnitude) < SEEK_MAX){
 8008f16:	4b2f      	ldr	r3, [pc, #188]	; (8008fd4 <main+0x70c>)
 8008f18:	cb18      	ldmia	r3, {r3, r4}
 8008f1a:	461a      	mov	r2, r3
 8008f1c:	4b30      	ldr	r3, [pc, #192]	; (8008fe0 <main+0x718>)
 8008f1e:	429a      	cmp	r2, r3
 8008f20:	db1a      	blt.n	8008f58 <main+0x690>
 8008f22:	4b2c      	ldr	r3, [pc, #176]	; (8008fd4 <main+0x70c>)
 8008f24:	cb18      	ldmia	r3, {r3, r4}
 8008f26:	461a      	mov	r2, r3
 8008f28:	4b2e      	ldr	r3, [pc, #184]	; (8008fe4 <main+0x71c>)
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	dc14      	bgt.n	8008f58 <main+0x690>
					tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, abs(ScaledMotorMagnitude));
 8008f2e:	4b29      	ldr	r3, [pc, #164]	; (8008fd4 <main+0x70c>)
 8008f30:	cb18      	ldmia	r3, {r3, r4}
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	bfb8      	it	lt
 8008f36:	425b      	neglt	r3, r3
 8008f38:	2227      	movs	r2, #39	; 0x27
 8008f3a:	2102      	movs	r1, #2
 8008f3c:	4826      	ldr	r0, [pc, #152]	; (8008fd8 <main+0x710>)
 8008f3e:	f000 fc81 	bl	8009844 <tmc5160_writeInt>
					tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, abs(ScaledMotorMagnitude));
 8008f42:	4b24      	ldr	r3, [pc, #144]	; (8008fd4 <main+0x70c>)
 8008f44:	cb18      	ldmia	r3, {r3, r4}
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	bfb8      	it	lt
 8008f4a:	425b      	neglt	r3, r3
 8008f4c:	2227      	movs	r2, #39	; 0x27
 8008f4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008f52:	4822      	ldr	r0, [pc, #136]	; (8008fdc <main+0x714>)
 8008f54:	f000 fc76 	bl	8009844 <tmc5160_writeInt>
				}
				previous_state=STATE_SEEKING;
 8008f58:	4b23      	ldr	r3, [pc, #140]	; (8008fe8 <main+0x720>)
 8008f5a:	2202      	movs	r2, #2
 8008f5c:	701a      	strb	r2, [r3, #0]
				break;
 8008f5e:	e010      	b.n	8008f82 <main+0x6ba>

			case STATE_TRACKING:
				previous_state=STATE_TRACKING;
 8008f60:	4b21      	ldr	r3, [pc, #132]	; (8008fe8 <main+0x720>)
 8008f62:	2203      	movs	r2, #3
 8008f64:	701a      	strb	r2, [r3, #0]
				break;
 8008f66:	e00c      	b.n	8008f82 <main+0x6ba>

			case STATE_ATTACKING:
				previous_state=STATE_ATTACKING;
 8008f68:	4b1f      	ldr	r3, [pc, #124]	; (8008fe8 <main+0x720>)
 8008f6a:	2204      	movs	r2, #4
 8008f6c:	701a      	strb	r2, [r3, #0]
				break;
 8008f6e:	e008      	b.n	8008f82 <main+0x6ba>

			case STATE_IDLE:
				previous_state=STATE_IDLE;
 8008f70:	4b1d      	ldr	r3, [pc, #116]	; (8008fe8 <main+0x720>)
 8008f72:	2200      	movs	r2, #0
 8008f74:	701a      	strb	r2, [r3, #0]
				break;
 8008f76:	e004      	b.n	8008f82 <main+0x6ba>

			case STATE_5SECWAIT:
				previous_state=STATE_5SECWAIT;
 8008f78:	4b1b      	ldr	r3, [pc, #108]	; (8008fe8 <main+0x720>)
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	701a      	strb	r2, [r3, #0]
				break;
 8008f7e:	e000      	b.n	8008f82 <main+0x6ba>
			break;
 8008f80:	bf00      	nop
		}

		if(DASHBOARD_CONNECTED){
			sprintf(buffer,
					"{'LFL':'%d','LFR':'%d','LRL':'%d','LRR':'%d', 'MOTOR':'%d'}\r\n",
					RangingDataFrontLeft.RangeMilliMeter,
 8008f82:	4b1a      	ldr	r3, [pc, #104]	; (8008fec <main+0x724>)
 8008f84:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
			sprintf(buffer,
 8008f88:	4618      	mov	r0, r3
					RangingDataFrontRight.RangeMilliMeter,
 8008f8a:	4b19      	ldr	r3, [pc, #100]	; (8008ff0 <main+0x728>)
 8008f8c:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
			sprintf(buffer,
 8008f90:	461d      	mov	r5, r3
					RangingDataRearLeft.RangeMilliMeter,
 8008f92:	4b18      	ldr	r3, [pc, #96]	; (8008ff4 <main+0x72c>)
 8008f94:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
			sprintf(buffer,
 8008f98:	461a      	mov	r2, r3
					RangingDataRearRight.RangeMilliMeter,
 8008f9a:	4b17      	ldr	r3, [pc, #92]	; (8008ff8 <main+0x730>)
 8008f9c:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
			sprintf(buffer,
 8008fa0:	4619      	mov	r1, r3
 8008fa2:	4b0c      	ldr	r3, [pc, #48]	; (8008fd4 <main+0x70c>)
 8008fa4:	cb18      	ldmia	r3, {r3, r4}
 8008fa6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008faa:	9101      	str	r1, [sp, #4]
 8008fac:	9200      	str	r2, [sp, #0]
 8008fae:	462b      	mov	r3, r5
 8008fb0:	4602      	mov	r2, r0
 8008fb2:	4912      	ldr	r1, [pc, #72]	; (8008ffc <main+0x734>)
 8008fb4:	4812      	ldr	r0, [pc, #72]	; (8009000 <main+0x738>)
 8008fb6:	f000 fe8d 	bl	8009cd4 <siprintf>
					ScaledMotorMagnitude);

			HAL_UART_Transmit(&huart2, (uint8_t*) buffer, strlen(buffer), 500);
 8008fba:	4811      	ldr	r0, [pc, #68]	; (8009000 <main+0x738>)
 8008fbc:	f7f7 f910 	bl	80001e0 <strlen>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	b29a      	uxth	r2, r3
 8008fc4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8008fc8:	490d      	ldr	r1, [pc, #52]	; (8009000 <main+0x738>)
 8008fca:	480e      	ldr	r0, [pc, #56]	; (8009004 <main+0x73c>)
 8008fcc:	f7ff f97d 	bl	80082ca <HAL_UART_Transmit>
		VL53L1_GetMeasurementDataReady(LASER_FRONT_LEFT_DEV,&measurementDataReady);
 8008fd0:	e57a      	b.n	8008ac8 <main+0x200>
 8008fd2:	bf00      	nop
 8008fd4:	200000c8 	.word	0x200000c8
 8008fd8:	40020800 	.word	0x40020800
 8008fdc:	40020000 	.word	0x40020000
 8008fe0:	fffe7961 	.word	0xfffe7961
 8008fe4:	0001869f 	.word	0x0001869f
 8008fe8:	200000c5 	.word	0x200000c5
 8008fec:	200012b0 	.word	0x200012b0
 8008ff0:	20001294 	.word	0x20001294
 8008ff4:	20000688 	.word	0x20000688
 8008ff8:	20001270 	.word	0x20001270
 8008ffc:	0800a594 	.word	0x0800a594
 8009000:	200000d0 	.word	0x200000d0
 8009004:	20001324 	.word	0x20001324

08009008 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b094      	sub	sp, #80	; 0x50
 800900c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800900e:	2300      	movs	r3, #0
 8009010:	60bb      	str	r3, [r7, #8]
 8009012:	4a36      	ldr	r2, [pc, #216]	; (80090ec <SystemClock_Config+0xe4>)
 8009014:	4b35      	ldr	r3, [pc, #212]	; (80090ec <SystemClock_Config+0xe4>)
 8009016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009018:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800901c:	6413      	str	r3, [r2, #64]	; 0x40
 800901e:	4b33      	ldr	r3, [pc, #204]	; (80090ec <SystemClock_Config+0xe4>)
 8009020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009026:	60bb      	str	r3, [r7, #8]
 8009028:	68bb      	ldr	r3, [r7, #8]

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800902a:	2300      	movs	r3, #0
 800902c:	607b      	str	r3, [r7, #4]
 800902e:	4a30      	ldr	r2, [pc, #192]	; (80090f0 <SystemClock_Config+0xe8>)
 8009030:	4b2f      	ldr	r3, [pc, #188]	; (80090f0 <SystemClock_Config+0xe8>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8009038:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800903c:	6013      	str	r3, [r2, #0]
 800903e:	4b2c      	ldr	r3, [pc, #176]	; (80090f0 <SystemClock_Config+0xe8>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009046:	607b      	str	r3, [r7, #4]
 8009048:	687b      	ldr	r3, [r7, #4]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800904a:	2302      	movs	r3, #2
 800904c:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800904e:	2301      	movs	r3, #1
 8009050:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = 16;
 8009052:	2310      	movs	r3, #16
 8009054:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009056:	2302      	movs	r3, #2
 8009058:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800905a:	2300      	movs	r3, #0
 800905c:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 800905e:	2310      	movs	r3, #16
 8009060:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8009062:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8009066:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8009068:	2304      	movs	r3, #4
 800906a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 800906c:	2307      	movs	r3, #7
 800906e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009070:	f107 0320 	add.w	r3, r7, #32
 8009074:	4618      	mov	r0, r3
 8009076:	f7fe f83b 	bl	80070f0 <HAL_RCC_OscConfig>
 800907a:	4603      	mov	r3, r0
 800907c:	2b00      	cmp	r3, #0
 800907e:	d004      	beq.n	800908a <SystemClock_Config+0x82>
	{
		_Error_Handler(__FILE__, __LINE__);
 8009080:	f240 11c1 	movw	r1, #449	; 0x1c1
 8009084:	481b      	ldr	r0, [pc, #108]	; (80090f4 <SystemClock_Config+0xec>)
 8009086:	f000 f9af 	bl	80093e8 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800908a:	230f      	movs	r3, #15
 800908c:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800908e:	2302      	movs	r3, #2
 8009090:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009092:	2300      	movs	r3, #0
 8009094:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8009096:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800909a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800909c:	2300      	movs	r3, #0
 800909e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80090a0:	f107 030c 	add.w	r3, r7, #12
 80090a4:	2102      	movs	r1, #2
 80090a6:	4618      	mov	r0, r3
 80090a8:	f7fe fa64 	bl	8007574 <HAL_RCC_ClockConfig>
 80090ac:	4603      	mov	r3, r0
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d004      	beq.n	80090bc <SystemClock_Config+0xb4>
	{
		_Error_Handler(__FILE__, __LINE__);
 80090b2:	f240 11cf 	movw	r1, #463	; 0x1cf
 80090b6:	480f      	ldr	r0, [pc, #60]	; (80090f4 <SystemClock_Config+0xec>)
 80090b8:	f000 f996 	bl	80093e8 <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80090bc:	f7fe fc14 	bl	80078e8 <HAL_RCC_GetHCLKFreq>
 80090c0:	4602      	mov	r2, r0
 80090c2:	4b0d      	ldr	r3, [pc, #52]	; (80090f8 <SystemClock_Config+0xf0>)
 80090c4:	fba3 2302 	umull	r2, r3, r3, r2
 80090c8:	099b      	lsrs	r3, r3, #6
 80090ca:	4618      	mov	r0, r3
 80090cc:	f7fc feeb 	bl	8005ea6 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80090d0:	2004      	movs	r0, #4
 80090d2:	f7fc fef5 	bl	8005ec0 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80090d6:	2200      	movs	r2, #0
 80090d8:	2100      	movs	r1, #0
 80090da:	f04f 30ff 	mov.w	r0, #4294967295
 80090de:	f7fc feb8 	bl	8005e52 <HAL_NVIC_SetPriority>
}
 80090e2:	bf00      	nop
 80090e4:	3750      	adds	r7, #80	; 0x50
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	bf00      	nop
 80090ec:	40023800 	.word	0x40023800
 80090f0:	40007000 	.word	0x40007000
 80090f4:	0800a5d4 	.word	0x0800a5d4
 80090f8:	10624dd3 	.word	0x10624dd3

080090fc <MX_I2C1_Init>:

/* I2C1 init function */
static void MX_I2C1_Init(void)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	af00      	add	r7, sp, #0

	hi2c1.Instance = I2C1;
 8009100:	4b14      	ldr	r3, [pc, #80]	; (8009154 <MX_I2C1_Init+0x58>)
 8009102:	4a15      	ldr	r2, [pc, #84]	; (8009158 <MX_I2C1_Init+0x5c>)
 8009104:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8009106:	4b13      	ldr	r3, [pc, #76]	; (8009154 <MX_I2C1_Init+0x58>)
 8009108:	4a14      	ldr	r2, [pc, #80]	; (800915c <MX_I2C1_Init+0x60>)
 800910a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800910c:	4b11      	ldr	r3, [pc, #68]	; (8009154 <MX_I2C1_Init+0x58>)
 800910e:	2200      	movs	r2, #0
 8009110:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8009112:	4b10      	ldr	r3, [pc, #64]	; (8009154 <MX_I2C1_Init+0x58>)
 8009114:	2200      	movs	r2, #0
 8009116:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009118:	4b0e      	ldr	r3, [pc, #56]	; (8009154 <MX_I2C1_Init+0x58>)
 800911a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800911e:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009120:	4b0c      	ldr	r3, [pc, #48]	; (8009154 <MX_I2C1_Init+0x58>)
 8009122:	2200      	movs	r2, #0
 8009124:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8009126:	4b0b      	ldr	r3, [pc, #44]	; (8009154 <MX_I2C1_Init+0x58>)
 8009128:	2200      	movs	r2, #0
 800912a:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800912c:	4b09      	ldr	r3, [pc, #36]	; (8009154 <MX_I2C1_Init+0x58>)
 800912e:	2200      	movs	r2, #0
 8009130:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009132:	4b08      	ldr	r3, [pc, #32]	; (8009154 <MX_I2C1_Init+0x58>)
 8009134:	2200      	movs	r2, #0
 8009136:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8009138:	4806      	ldr	r0, [pc, #24]	; (8009154 <MX_I2C1_Init+0x58>)
 800913a:	f7fd f8c3 	bl	80062c4 <HAL_I2C_Init>
 800913e:	4603      	mov	r3, r0
 8009140:	2b00      	cmp	r3, #0
 8009142:	d004      	beq.n	800914e <MX_I2C1_Init+0x52>
	{
		_Error_Handler(__FILE__, __LINE__);
 8009144:	f240 11ed 	movw	r1, #493	; 0x1ed
 8009148:	4805      	ldr	r0, [pc, #20]	; (8009160 <MX_I2C1_Init+0x64>)
 800914a:	f000 f94d 	bl	80093e8 <_Error_Handler>
	}

}
 800914e:	bf00      	nop
 8009150:	bd80      	pop	{r7, pc}
 8009152:	bf00      	nop
 8009154:	20000a48 	.word	0x20000a48
 8009158:	40005400 	.word	0x40005400
 800915c:	000186a0 	.word	0x000186a0
 8009160:	0800a5d4 	.word	0x0800a5d4

08009164 <MX_SPI1_Init>:

/* SPI1 init function */
static void MX_SPI1_Init(void)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	af00      	add	r7, sp, #0

	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8009168:	4b19      	ldr	r3, [pc, #100]	; (80091d0 <MX_SPI1_Init+0x6c>)
 800916a:	4a1a      	ldr	r2, [pc, #104]	; (80091d4 <MX_SPI1_Init+0x70>)
 800916c:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800916e:	4b18      	ldr	r3, [pc, #96]	; (80091d0 <MX_SPI1_Init+0x6c>)
 8009170:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009174:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009176:	4b16      	ldr	r3, [pc, #88]	; (80091d0 <MX_SPI1_Init+0x6c>)
 8009178:	2200      	movs	r2, #0
 800917a:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800917c:	4b14      	ldr	r3, [pc, #80]	; (80091d0 <MX_SPI1_Init+0x6c>)
 800917e:	2200      	movs	r2, #0
 8009180:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009182:	4b13      	ldr	r3, [pc, #76]	; (80091d0 <MX_SPI1_Init+0x6c>)
 8009184:	2200      	movs	r2, #0
 8009186:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009188:	4b11      	ldr	r3, [pc, #68]	; (80091d0 <MX_SPI1_Init+0x6c>)
 800918a:	2200      	movs	r2, #0
 800918c:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800918e:	4b10      	ldr	r3, [pc, #64]	; (80091d0 <MX_SPI1_Init+0x6c>)
 8009190:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009194:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8009196:	4b0e      	ldr	r3, [pc, #56]	; (80091d0 <MX_SPI1_Init+0x6c>)
 8009198:	2228      	movs	r2, #40	; 0x28
 800919a:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800919c:	4b0c      	ldr	r3, [pc, #48]	; (80091d0 <MX_SPI1_Init+0x6c>)
 800919e:	2200      	movs	r2, #0
 80091a0:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80091a2:	4b0b      	ldr	r3, [pc, #44]	; (80091d0 <MX_SPI1_Init+0x6c>)
 80091a4:	2200      	movs	r2, #0
 80091a6:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80091a8:	4b09      	ldr	r3, [pc, #36]	; (80091d0 <MX_SPI1_Init+0x6c>)
 80091aa:	2200      	movs	r2, #0
 80091ac:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 80091ae:	4b08      	ldr	r3, [pc, #32]	; (80091d0 <MX_SPI1_Init+0x6c>)
 80091b0:	220a      	movs	r2, #10
 80091b2:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80091b4:	4806      	ldr	r0, [pc, #24]	; (80091d0 <MX_SPI1_Init+0x6c>)
 80091b6:	f7fe fbfd 	bl	80079b4 <HAL_SPI_Init>
 80091ba:	4603      	mov	r3, r0
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d004      	beq.n	80091ca <MX_SPI1_Init+0x66>
	{
		_Error_Handler(__FILE__, __LINE__);
 80091c0:	f240 2105 	movw	r1, #517	; 0x205
 80091c4:	4804      	ldr	r0, [pc, #16]	; (80091d8 <MX_SPI1_Init+0x74>)
 80091c6:	f000 f90f 	bl	80093e8 <_Error_Handler>
	}

}
 80091ca:	bf00      	nop
 80091cc:	bd80      	pop	{r7, pc}
 80091ce:	bf00      	nop
 80091d0:	200012cc 	.word	0x200012cc
 80091d4:	40013000 	.word	0x40013000
 80091d8:	0800a5d4 	.word	0x0800a5d4

080091dc <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	af00      	add	r7, sp, #0

	huart2.Instance = USART2;
 80091e0:	4b12      	ldr	r3, [pc, #72]	; (800922c <MX_USART2_UART_Init+0x50>)
 80091e2:	4a13      	ldr	r2, [pc, #76]	; (8009230 <MX_USART2_UART_Init+0x54>)
 80091e4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80091e6:	4b11      	ldr	r3, [pc, #68]	; (800922c <MX_USART2_UART_Init+0x50>)
 80091e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80091ec:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80091ee:	4b0f      	ldr	r3, [pc, #60]	; (800922c <MX_USART2_UART_Init+0x50>)
 80091f0:	2200      	movs	r2, #0
 80091f2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80091f4:	4b0d      	ldr	r3, [pc, #52]	; (800922c <MX_USART2_UART_Init+0x50>)
 80091f6:	2200      	movs	r2, #0
 80091f8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80091fa:	4b0c      	ldr	r3, [pc, #48]	; (800922c <MX_USART2_UART_Init+0x50>)
 80091fc:	2200      	movs	r2, #0
 80091fe:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8009200:	4b0a      	ldr	r3, [pc, #40]	; (800922c <MX_USART2_UART_Init+0x50>)
 8009202:	220c      	movs	r2, #12
 8009204:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009206:	4b09      	ldr	r3, [pc, #36]	; (800922c <MX_USART2_UART_Init+0x50>)
 8009208:	2200      	movs	r2, #0
 800920a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800920c:	4b07      	ldr	r3, [pc, #28]	; (800922c <MX_USART2_UART_Init+0x50>)
 800920e:	2200      	movs	r2, #0
 8009210:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8009212:	4806      	ldr	r0, [pc, #24]	; (800922c <MX_USART2_UART_Init+0x50>)
 8009214:	f7ff f80c 	bl	8008230 <HAL_UART_Init>
 8009218:	4603      	mov	r3, r0
 800921a:	2b00      	cmp	r3, #0
 800921c:	d004      	beq.n	8009228 <MX_USART2_UART_Init+0x4c>
	{
		_Error_Handler(__FILE__, __LINE__);
 800921e:	f44f 7106 	mov.w	r1, #536	; 0x218
 8009222:	4804      	ldr	r0, [pc, #16]	; (8009234 <MX_USART2_UART_Init+0x58>)
 8009224:	f000 f8e0 	bl	80093e8 <_Error_Handler>
	}

}
 8009228:	bf00      	nop
 800922a:	bd80      	pop	{r7, pc}
 800922c:	20001324 	.word	0x20001324
 8009230:	40004400 	.word	0x40004400
 8009234:	0800a5d4 	.word	0x0800a5d4

08009238 <MX_GPIO_Init>:
 * Output
 * EVENT_OUT
 * EXTI
 */
static void MX_GPIO_Init(void)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b08a      	sub	sp, #40	; 0x28
 800923c:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800923e:	2300      	movs	r3, #0
 8009240:	613b      	str	r3, [r7, #16]
 8009242:	4a5c      	ldr	r2, [pc, #368]	; (80093b4 <MX_GPIO_Init+0x17c>)
 8009244:	4b5b      	ldr	r3, [pc, #364]	; (80093b4 <MX_GPIO_Init+0x17c>)
 8009246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009248:	f043 0304 	orr.w	r3, r3, #4
 800924c:	6313      	str	r3, [r2, #48]	; 0x30
 800924e:	4b59      	ldr	r3, [pc, #356]	; (80093b4 <MX_GPIO_Init+0x17c>)
 8009250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009252:	f003 0304 	and.w	r3, r3, #4
 8009256:	613b      	str	r3, [r7, #16]
 8009258:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800925a:	2300      	movs	r3, #0
 800925c:	60fb      	str	r3, [r7, #12]
 800925e:	4a55      	ldr	r2, [pc, #340]	; (80093b4 <MX_GPIO_Init+0x17c>)
 8009260:	4b54      	ldr	r3, [pc, #336]	; (80093b4 <MX_GPIO_Init+0x17c>)
 8009262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009268:	6313      	str	r3, [r2, #48]	; 0x30
 800926a:	4b52      	ldr	r3, [pc, #328]	; (80093b4 <MX_GPIO_Init+0x17c>)
 800926c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800926e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009272:	60fb      	str	r3, [r7, #12]
 8009274:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8009276:	2300      	movs	r3, #0
 8009278:	60bb      	str	r3, [r7, #8]
 800927a:	4a4e      	ldr	r2, [pc, #312]	; (80093b4 <MX_GPIO_Init+0x17c>)
 800927c:	4b4d      	ldr	r3, [pc, #308]	; (80093b4 <MX_GPIO_Init+0x17c>)
 800927e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009280:	f043 0301 	orr.w	r3, r3, #1
 8009284:	6313      	str	r3, [r2, #48]	; 0x30
 8009286:	4b4b      	ldr	r3, [pc, #300]	; (80093b4 <MX_GPIO_Init+0x17c>)
 8009288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800928a:	f003 0301 	and.w	r3, r3, #1
 800928e:	60bb      	str	r3, [r7, #8]
 8009290:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8009292:	2300      	movs	r3, #0
 8009294:	607b      	str	r3, [r7, #4]
 8009296:	4a47      	ldr	r2, [pc, #284]	; (80093b4 <MX_GPIO_Init+0x17c>)
 8009298:	4b46      	ldr	r3, [pc, #280]	; (80093b4 <MX_GPIO_Init+0x17c>)
 800929a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800929c:	f043 0302 	orr.w	r3, r3, #2
 80092a0:	6313      	str	r3, [r2, #48]	; 0x30
 80092a2:	4b44      	ldr	r3, [pc, #272]	; (80093b4 <MX_GPIO_Init+0x17c>)
 80092a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092a6:	f003 0302 	and.w	r3, r3, #2
 80092aa:	607b      	str	r3, [r7, #4]
 80092ac:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, Stepper_Left_CSN_Pin|LASER_REAR_RIGHT_SHDN_Pin|LASER_FRONT_LEFT_SHDN_Pin, GPIO_PIN_RESET);
 80092ae:	2200      	movs	r2, #0
 80092b0:	f240 4112 	movw	r1, #1042	; 0x412
 80092b4:	4840      	ldr	r0, [pc, #256]	; (80093b8 <MX_GPIO_Init+0x180>)
 80092b6:	f7fc ffc7 	bl	8006248 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LASER_REAR_LEFT_SHDN_Pin|Stepper_Right_CSN_Pin|LASER_FRONT_RIGHT_SHDN_Pin, GPIO_PIN_RESET);
 80092ba:	2200      	movs	r2, #0
 80092bc:	f240 5102 	movw	r1, #1282	; 0x502
 80092c0:	483e      	ldr	r0, [pc, #248]	; (80093bc <MX_GPIO_Init+0x184>)
 80092c2:	f7fc ffc1 	bl	8006248 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : EDGE_RIGHT_REAR_INTERRUPT_Pin EDGE_RIGHT_FRONT_INTERRUPT_Pin EDGE_LEFT_REAR_INTERRUPT_Pin */
	GPIO_InitStruct.Pin = EDGE_RIGHT_REAR_INTERRUPT_Pin|EDGE_RIGHT_FRONT_INTERRUPT_Pin|EDGE_LEFT_REAR_INTERRUPT_Pin;
 80092c6:	230d      	movs	r3, #13
 80092c8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80092ca:	4b3d      	ldr	r3, [pc, #244]	; (80093c0 <MX_GPIO_Init+0x188>)
 80092cc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092ce:	2300      	movs	r3, #0
 80092d0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80092d2:	f107 0314 	add.w	r3, r7, #20
 80092d6:	4619      	mov	r1, r3
 80092d8:	4837      	ldr	r0, [pc, #220]	; (80093b8 <MX_GPIO_Init+0x180>)
 80092da:	f7fc fe1b 	bl	8005f14 <HAL_GPIO_Init>

	/*Configure GPIO pin : Stepper_Left_CSN_Pin */
	GPIO_InitStruct.Pin = Stepper_Left_CSN_Pin;
 80092de:	2302      	movs	r3, #2
 80092e0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80092e2:	2301      	movs	r3, #1
 80092e4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092e6:	2300      	movs	r3, #0
 80092e8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80092ea:	2300      	movs	r3, #0
 80092ec:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(Stepper_Left_CSN_GPIO_Port, &GPIO_InitStruct);
 80092ee:	f107 0314 	add.w	r3, r7, #20
 80092f2:	4619      	mov	r1, r3
 80092f4:	4830      	ldr	r0, [pc, #192]	; (80093b8 <MX_GPIO_Init+0x180>)
 80092f6:	f7fc fe0d 	bl	8005f14 <HAL_GPIO_Init>

	/*Configure GPIO pins : LASER_REAR_LEFT_SHDN_Pin LASER_FRONT_RIGHT_SHDN_Pin */
	GPIO_InitStruct.Pin = LASER_REAR_LEFT_SHDN_Pin|LASER_FRONT_RIGHT_SHDN_Pin;
 80092fa:	f240 4302 	movw	r3, #1026	; 0x402
 80092fe:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009300:	2301      	movs	r3, #1
 8009302:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009304:	2301      	movs	r3, #1
 8009306:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009308:	2300      	movs	r3, #0
 800930a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800930c:	f107 0314 	add.w	r3, r7, #20
 8009310:	4619      	mov	r1, r3
 8009312:	482a      	ldr	r0, [pc, #168]	; (80093bc <MX_GPIO_Init+0x184>)
 8009314:	f7fc fdfe 	bl	8005f14 <HAL_GPIO_Init>

	/*Configure GPIO pin : EDGE_LEFT_FRONT_INTERRUPT_Pin */
	GPIO_InitStruct.Pin = EDGE_LEFT_FRONT_INTERRUPT_Pin;
 8009318:	2310      	movs	r3, #16
 800931a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800931c:	4b28      	ldr	r3, [pc, #160]	; (80093c0 <MX_GPIO_Init+0x188>)
 800931e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009320:	2300      	movs	r3, #0
 8009322:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(EDGE_LEFT_FRONT_INTERRUPT_GPIO_Port, &GPIO_InitStruct);
 8009324:	f107 0314 	add.w	r3, r7, #20
 8009328:	4619      	mov	r1, r3
 800932a:	4824      	ldr	r0, [pc, #144]	; (80093bc <MX_GPIO_Init+0x184>)
 800932c:	f7fc fdf2 	bl	8005f14 <HAL_GPIO_Init>

	/*Configure GPIO pins : LASER_REAR_RIGHT_SHDN_Pin LASER_FRONT_LEFT_SHDN_Pin */
	GPIO_InitStruct.Pin = LASER_REAR_RIGHT_SHDN_Pin|LASER_FRONT_LEFT_SHDN_Pin;
 8009330:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8009334:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009336:	2301      	movs	r3, #1
 8009338:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800933a:	2301      	movs	r3, #1
 800933c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800933e:	2300      	movs	r3, #0
 8009340:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009342:	f107 0314 	add.w	r3, r7, #20
 8009346:	4619      	mov	r1, r3
 8009348:	481b      	ldr	r0, [pc, #108]	; (80093b8 <MX_GPIO_Init+0x180>)
 800934a:	f7fc fde3 	bl	8005f14 <HAL_GPIO_Init>

	/*Configure GPIO pin : Stepper_Right_CSN_Pin */
	GPIO_InitStruct.Pin = Stepper_Right_CSN_Pin;
 800934e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009352:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009354:	2301      	movs	r3, #1
 8009356:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009358:	2300      	movs	r3, #0
 800935a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800935c:	2300      	movs	r3, #0
 800935e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(Stepper_Right_CSN_GPIO_Port, &GPIO_InitStruct);
 8009360:	f107 0314 	add.w	r3, r7, #20
 8009364:	4619      	mov	r1, r3
 8009366:	4815      	ldr	r0, [pc, #84]	; (80093bc <MX_GPIO_Init+0x184>)
 8009368:	f7fc fdd4 	bl	8005f14 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800936c:	2200      	movs	r2, #0
 800936e:	2100      	movs	r1, #0
 8009370:	2006      	movs	r0, #6
 8009372:	f7fc fd6e 	bl	8005e52 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8009376:	2006      	movs	r0, #6
 8009378:	f7fc fd87 	bl	8005e8a <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800937c:	2200      	movs	r2, #0
 800937e:	2100      	movs	r1, #0
 8009380:	2008      	movs	r0, #8
 8009382:	f7fc fd66 	bl	8005e52 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8009386:	2008      	movs	r0, #8
 8009388:	f7fc fd7f 	bl	8005e8a <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800938c:	2200      	movs	r2, #0
 800938e:	2100      	movs	r1, #0
 8009390:	2009      	movs	r0, #9
 8009392:	f7fc fd5e 	bl	8005e52 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8009396:	2009      	movs	r0, #9
 8009398:	f7fc fd77 	bl	8005e8a <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800939c:	2200      	movs	r2, #0
 800939e:	2100      	movs	r1, #0
 80093a0:	200a      	movs	r0, #10
 80093a2:	f7fc fd56 	bl	8005e52 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80093a6:	200a      	movs	r0, #10
 80093a8:	f7fc fd6f 	bl	8005e8a <HAL_NVIC_EnableIRQ>

}
 80093ac:	bf00      	nop
 80093ae:	3728      	adds	r7, #40	; 0x28
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}
 80093b4:	40023800 	.word	0x40023800
 80093b8:	40020800 	.word	0x40020800
 80093bc:	40020000 	.word	0x40020000
 80093c0:	10310000 	.word	0x10310000

080093c4 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b082      	sub	sp, #8
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4) {
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a04      	ldr	r2, [pc, #16]	; (80093e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d101      	bne.n	80093da <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 80093d6:	f7fc fc25 	bl	8005c24 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 80093da:	bf00      	nop
 80093dc:	3708      	adds	r7, #8
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}
 80093e2:	bf00      	nop
 80093e4:	40000800 	.word	0x40000800

080093e8 <_Error_Handler>:
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
 80093f0:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
 80093f2:	e7fe      	b.n	80093f2 <_Error_Handler+0xa>

080093f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b082      	sub	sp, #8
 80093f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80093fa:	2300      	movs	r3, #0
 80093fc:	607b      	str	r3, [r7, #4]
 80093fe:	4a25      	ldr	r2, [pc, #148]	; (8009494 <HAL_MspInit+0xa0>)
 8009400:	4b24      	ldr	r3, [pc, #144]	; (8009494 <HAL_MspInit+0xa0>)
 8009402:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009404:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009408:	6453      	str	r3, [r2, #68]	; 0x44
 800940a:	4b22      	ldr	r3, [pc, #136]	; (8009494 <HAL_MspInit+0xa0>)
 800940c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800940e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009412:	607b      	str	r3, [r7, #4]
 8009414:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009416:	2300      	movs	r3, #0
 8009418:	603b      	str	r3, [r7, #0]
 800941a:	4a1e      	ldr	r2, [pc, #120]	; (8009494 <HAL_MspInit+0xa0>)
 800941c:	4b1d      	ldr	r3, [pc, #116]	; (8009494 <HAL_MspInit+0xa0>)
 800941e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009424:	6413      	str	r3, [r2, #64]	; 0x40
 8009426:	4b1b      	ldr	r3, [pc, #108]	; (8009494 <HAL_MspInit+0xa0>)
 8009428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800942a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800942e:	603b      	str	r3, [r7, #0]
 8009430:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009432:	2003      	movs	r0, #3
 8009434:	f7fc fd02 	bl	8005e3c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8009438:	2200      	movs	r2, #0
 800943a:	2100      	movs	r1, #0
 800943c:	f06f 000b 	mvn.w	r0, #11
 8009440:	f7fc fd07 	bl	8005e52 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8009444:	2200      	movs	r2, #0
 8009446:	2100      	movs	r1, #0
 8009448:	f06f 000a 	mvn.w	r0, #10
 800944c:	f7fc fd01 	bl	8005e52 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8009450:	2200      	movs	r2, #0
 8009452:	2100      	movs	r1, #0
 8009454:	f06f 0009 	mvn.w	r0, #9
 8009458:	f7fc fcfb 	bl	8005e52 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800945c:	2200      	movs	r2, #0
 800945e:	2100      	movs	r1, #0
 8009460:	f06f 0004 	mvn.w	r0, #4
 8009464:	f7fc fcf5 	bl	8005e52 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8009468:	2200      	movs	r2, #0
 800946a:	2100      	movs	r1, #0
 800946c:	f06f 0003 	mvn.w	r0, #3
 8009470:	f7fc fcef 	bl	8005e52 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8009474:	2200      	movs	r2, #0
 8009476:	2100      	movs	r1, #0
 8009478:	f06f 0001 	mvn.w	r0, #1
 800947c:	f7fc fce9 	bl	8005e52 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8009480:	2200      	movs	r2, #0
 8009482:	2100      	movs	r1, #0
 8009484:	f04f 30ff 	mov.w	r0, #4294967295
 8009488:	f7fc fce3 	bl	8005e52 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800948c:	bf00      	nop
 800948e:	3708      	adds	r7, #8
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}
 8009494:	40023800 	.word	0x40023800

08009498 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b088      	sub	sp, #32
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	4a12      	ldr	r2, [pc, #72]	; (80094f0 <HAL_I2C_MspInit+0x58>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d11d      	bne.n	80094e6 <HAL_I2C_MspInit+0x4e>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80094aa:	23c0      	movs	r3, #192	; 0xc0
 80094ac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80094ae:	2312      	movs	r3, #18
 80094b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80094b2:	2301      	movs	r3, #1
 80094b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094b6:	2303      	movs	r3, #3
 80094b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80094ba:	2304      	movs	r3, #4
 80094bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80094be:	f107 030c 	add.w	r3, r7, #12
 80094c2:	4619      	mov	r1, r3
 80094c4:	480b      	ldr	r0, [pc, #44]	; (80094f4 <HAL_I2C_MspInit+0x5c>)
 80094c6:	f7fc fd25 	bl	8005f14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80094ca:	2300      	movs	r3, #0
 80094cc:	60bb      	str	r3, [r7, #8]
 80094ce:	4a0a      	ldr	r2, [pc, #40]	; (80094f8 <HAL_I2C_MspInit+0x60>)
 80094d0:	4b09      	ldr	r3, [pc, #36]	; (80094f8 <HAL_I2C_MspInit+0x60>)
 80094d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80094d8:	6413      	str	r3, [r2, #64]	; 0x40
 80094da:	4b07      	ldr	r3, [pc, #28]	; (80094f8 <HAL_I2C_MspInit+0x60>)
 80094dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80094e2:	60bb      	str	r3, [r7, #8]
 80094e4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80094e6:	bf00      	nop
 80094e8:	3720      	adds	r7, #32
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}
 80094ee:	bf00      	nop
 80094f0:	40005400 	.word	0x40005400
 80094f4:	40020400 	.word	0x40020400
 80094f8:	40023800 	.word	0x40023800

080094fc <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b088      	sub	sp, #32
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	4a1a      	ldr	r2, [pc, #104]	; (8009574 <HAL_SPI_MspInit+0x78>)
 800950a:	4293      	cmp	r3, r2
 800950c:	d12d      	bne.n	800956a <HAL_SPI_MspInit+0x6e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800950e:	2300      	movs	r3, #0
 8009510:	60bb      	str	r3, [r7, #8]
 8009512:	4a19      	ldr	r2, [pc, #100]	; (8009578 <HAL_SPI_MspInit+0x7c>)
 8009514:	4b18      	ldr	r3, [pc, #96]	; (8009578 <HAL_SPI_MspInit+0x7c>)
 8009516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009518:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800951c:	6453      	str	r3, [r2, #68]	; 0x44
 800951e:	4b16      	ldr	r3, [pc, #88]	; (8009578 <HAL_SPI_MspInit+0x7c>)
 8009520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009522:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009526:	60bb      	str	r3, [r7, #8]
 8009528:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800952a:	2320      	movs	r3, #32
 800952c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800952e:	2302      	movs	r3, #2
 8009530:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009532:	2300      	movs	r3, #0
 8009534:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009536:	2303      	movs	r3, #3
 8009538:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800953a:	2305      	movs	r3, #5
 800953c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800953e:	f107 030c 	add.w	r3, r7, #12
 8009542:	4619      	mov	r1, r3
 8009544:	480d      	ldr	r0, [pc, #52]	; (800957c <HAL_SPI_MspInit+0x80>)
 8009546:	f7fc fce5 	bl	8005f14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800954a:	2330      	movs	r3, #48	; 0x30
 800954c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800954e:	2302      	movs	r3, #2
 8009550:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009552:	2300      	movs	r3, #0
 8009554:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009556:	2303      	movs	r3, #3
 8009558:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800955a:	2305      	movs	r3, #5
 800955c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800955e:	f107 030c 	add.w	r3, r7, #12
 8009562:	4619      	mov	r1, r3
 8009564:	4806      	ldr	r0, [pc, #24]	; (8009580 <HAL_SPI_MspInit+0x84>)
 8009566:	f7fc fcd5 	bl	8005f14 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800956a:	bf00      	nop
 800956c:	3720      	adds	r7, #32
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}
 8009572:	bf00      	nop
 8009574:	40013000 	.word	0x40013000
 8009578:	40023800 	.word	0x40023800
 800957c:	40020000 	.word	0x40020000
 8009580:	40020400 	.word	0x40020400

08009584 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b088      	sub	sp, #32
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4a12      	ldr	r2, [pc, #72]	; (80095dc <HAL_UART_MspInit+0x58>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d11d      	bne.n	80095d2 <HAL_UART_MspInit+0x4e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8009596:	2300      	movs	r3, #0
 8009598:	60bb      	str	r3, [r7, #8]
 800959a:	4a11      	ldr	r2, [pc, #68]	; (80095e0 <HAL_UART_MspInit+0x5c>)
 800959c:	4b10      	ldr	r3, [pc, #64]	; (80095e0 <HAL_UART_MspInit+0x5c>)
 800959e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80095a4:	6413      	str	r3, [r2, #64]	; 0x40
 80095a6:	4b0e      	ldr	r3, [pc, #56]	; (80095e0 <HAL_UART_MspInit+0x5c>)
 80095a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095ae:	60bb      	str	r3, [r7, #8]
 80095b0:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80095b2:	230c      	movs	r3, #12
 80095b4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80095b6:	2302      	movs	r3, #2
 80095b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095ba:	2300      	movs	r3, #0
 80095bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80095be:	2300      	movs	r3, #0
 80095c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80095c2:	2307      	movs	r3, #7
 80095c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80095c6:	f107 030c 	add.w	r3, r7, #12
 80095ca:	4619      	mov	r1, r3
 80095cc:	4805      	ldr	r0, [pc, #20]	; (80095e4 <HAL_UART_MspInit+0x60>)
 80095ce:	f7fc fca1 	bl	8005f14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80095d2:	bf00      	nop
 80095d4:	3720      	adds	r7, #32
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
 80095da:	bf00      	nop
 80095dc:	40004400 	.word	0x40004400
 80095e0:	40023800 	.word	0x40023800
 80095e4:	40020000 	.word	0x40020000

080095e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b08c      	sub	sp, #48	; 0x30
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80095f0:	2300      	movs	r3, #0
 80095f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80095f4:	2300      	movs	r3, #0
 80095f6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 80095f8:	2200      	movs	r2, #0
 80095fa:	6879      	ldr	r1, [r7, #4]
 80095fc:	201e      	movs	r0, #30
 80095fe:	f7fc fc28 	bl	8005e52 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 8009602:	201e      	movs	r0, #30
 8009604:	f7fc fc41 	bl	8005e8a <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8009608:	2300      	movs	r3, #0
 800960a:	60fb      	str	r3, [r7, #12]
 800960c:	4a1f      	ldr	r2, [pc, #124]	; (800968c <HAL_InitTick+0xa4>)
 800960e:	4b1f      	ldr	r3, [pc, #124]	; (800968c <HAL_InitTick+0xa4>)
 8009610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009612:	f043 0304 	orr.w	r3, r3, #4
 8009616:	6413      	str	r3, [r2, #64]	; 0x40
 8009618:	4b1c      	ldr	r3, [pc, #112]	; (800968c <HAL_InitTick+0xa4>)
 800961a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800961c:	f003 0304 	and.w	r3, r3, #4
 8009620:	60fb      	str	r3, [r7, #12]
 8009622:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8009624:	f107 0210 	add.w	r2, r7, #16
 8009628:	f107 0314 	add.w	r3, r7, #20
 800962c:	4611      	mov	r1, r2
 800962e:	4618      	mov	r0, r3
 8009630:	f7fe f98e 	bl	8007950 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8009634:	f7fe f964 	bl	8007900 <HAL_RCC_GetPCLK1Freq>
 8009638:	4603      	mov	r3, r0
 800963a:	005b      	lsls	r3, r3, #1
 800963c:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800963e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009640:	4a13      	ldr	r2, [pc, #76]	; (8009690 <HAL_InitTick+0xa8>)
 8009642:	fba2 2303 	umull	r2, r3, r2, r3
 8009646:	0c9b      	lsrs	r3, r3, #18
 8009648:	3b01      	subs	r3, #1
 800964a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800964c:	4b11      	ldr	r3, [pc, #68]	; (8009694 <HAL_InitTick+0xac>)
 800964e:	4a12      	ldr	r2, [pc, #72]	; (8009698 <HAL_InitTick+0xb0>)
 8009650:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 8009652:	4b10      	ldr	r3, [pc, #64]	; (8009694 <HAL_InitTick+0xac>)
 8009654:	f240 32e7 	movw	r2, #999	; 0x3e7
 8009658:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800965a:	4a0e      	ldr	r2, [pc, #56]	; (8009694 <HAL_InitTick+0xac>)
 800965c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800965e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8009660:	4b0c      	ldr	r3, [pc, #48]	; (8009694 <HAL_InitTick+0xac>)
 8009662:	2200      	movs	r2, #0
 8009664:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009666:	4b0b      	ldr	r3, [pc, #44]	; (8009694 <HAL_InitTick+0xac>)
 8009668:	2200      	movs	r2, #0
 800966a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 800966c:	4809      	ldr	r0, [pc, #36]	; (8009694 <HAL_InitTick+0xac>)
 800966e:	f7fe fbc6 	bl	8007dfe <HAL_TIM_Base_Init>
 8009672:	4603      	mov	r3, r0
 8009674:	2b00      	cmp	r3, #0
 8009676:	d104      	bne.n	8009682 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8009678:	4806      	ldr	r0, [pc, #24]	; (8009694 <HAL_InitTick+0xac>)
 800967a:	f7fe fbf5 	bl	8007e68 <HAL_TIM_Base_Start_IT>
 800967e:	4603      	mov	r3, r0
 8009680:	e000      	b.n	8009684 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8009682:	2301      	movs	r3, #1
}
 8009684:	4618      	mov	r0, r3
 8009686:	3730      	adds	r7, #48	; 0x30
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}
 800968c:	40023800 	.word	0x40023800
 8009690:	431bde83 	.word	0x431bde83
 8009694:	200013b0 	.word	0x200013b0
 8009698:	40000800 	.word	0x40000800

0800969c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_SYSTICK_IRQHandler();
 80096a0:	f7fc fc2a 	bl	8005ef8 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80096a4:	bf00      	nop
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <EXTI0_IRQHandler>:

/**
* @brief This function handles EXTI line0 interrupt.
*/
void EXTI0_IRQHandler(void)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	updateEdgeState();
 80096ac:	f000 f9fc 	bl	8009aa8 <updateEdgeState>
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80096b0:	2001      	movs	r0, #1
 80096b2:	f7fc fde3 	bl	800627c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80096b6:	bf00      	nop
 80096b8:	bd80      	pop	{r7, pc}

080096ba <EXTI2_IRQHandler>:

/**
* @brief This function handles EXTI line2 interrupt.
*/
void EXTI2_IRQHandler(void)
{
 80096ba:	b580      	push	{r7, lr}
 80096bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	updateEdgeState();
 80096be:	f000 f9f3 	bl	8009aa8 <updateEdgeState>
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80096c2:	2004      	movs	r0, #4
 80096c4:	f7fc fdda 	bl	800627c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80096c8:	bf00      	nop
 80096ca:	bd80      	pop	{r7, pc}

080096cc <EXTI3_IRQHandler>:

/**
* @brief This function handles EXTI line3 interrupt.
*/
void EXTI3_IRQHandler(void)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	updateEdgeState();
 80096d0:	f000 f9ea 	bl	8009aa8 <updateEdgeState>
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80096d4:	2008      	movs	r0, #8
 80096d6:	f7fc fdd1 	bl	800627c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80096da:	bf00      	nop
 80096dc:	bd80      	pop	{r7, pc}

080096de <EXTI4_IRQHandler>:

/**
* @brief This function handles EXTI line4 interrupt.
*/
void EXTI4_IRQHandler(void)
{
 80096de:	b580      	push	{r7, lr}
 80096e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	updateEdgeState();
 80096e2:	f000 f9e1 	bl	8009aa8 <updateEdgeState>
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80096e6:	2010      	movs	r0, #16
 80096e8:	f7fc fdc8 	bl	800627c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80096ec:	bf00      	nop
 80096ee:	bd80      	pop	{r7, pc}

080096f0 <TIM4_IRQHandler>:

/**
* @brief This function handles TIM4 global interrupt.
*/
void TIM4_IRQHandler(void)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80096f4:	4802      	ldr	r0, [pc, #8]	; (8009700 <TIM4_IRQHandler+0x10>)
 80096f6:	f7fe fbd2 	bl	8007e9e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80096fa:	bf00      	nop
 80096fc:	bd80      	pop	{r7, pc}
 80096fe:	bf00      	nop
 8009700:	200013b0 	.word	0x200013b0

08009704 <PIDController>:
#include "sumobot_functions.h"

void PIDController(sPIDController *sPIDController) {
 8009704:	b480      	push	{r7}
 8009706:	b087      	sub	sp, #28
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
	int error = sPIDController->setPoint - sPIDController->currentValue;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	685a      	ldr	r2, [r3, #4]
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	1ad3      	subs	r3, r2, r3
 8009716:	617b      	str	r3, [r7, #20]
	int P_value = sPIDController->Kp * error;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	ed93 7a04 	vldr	s14, [r3, #16]
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	ee07 3a90 	vmov	s15, r3
 8009724:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009728:	ee67 7a27 	vmul.f32	s15, s14, s15
 800972c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009730:	ee17 3a90 	vmov	r3, s15
 8009734:	613b      	str	r3, [r7, #16]
	int D_value = sPIDController->Kd * (error - sPIDController->derivator);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	ed93 7a06 	vldr	s14, [r3, #24]
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	ee07 3a90 	vmov	s15, r3
 8009742:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	edd3 7a07 	vldr	s15, [r3, #28]
 800974c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009750:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009754:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009758:	ee17 3a90 	vmov	r3, s15
 800975c:	60fb      	str	r3, [r7, #12]

	sPIDController->derivator = error;
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	ee07 3a90 	vmov	s15, r3
 8009764:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	edc3 7a07 	vstr	s15, [r3, #28]
	sPIDController->integrator = sPIDController->integrator + error;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	ed93 7a08 	vldr	s14, [r3, #32]
 8009774:	697b      	ldr	r3, [r7, #20]
 8009776:	ee07 3a90 	vmov	s15, r3
 800977a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800977e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	edc3 7a08 	vstr	s15, [r3, #32]

	if (sPIDController->integrator > sPIDController->integratorMax) {
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	ed93 7a08 	vldr	s14, [r3, #32]
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009792:	ee07 3a90 	vmov	s15, r3
 8009796:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800979a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800979e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097a2:	dd09      	ble.n	80097b8 <PIDController+0xb4>
		sPIDController->integrator = sPIDController->integratorMax;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097a8:	ee07 3a90 	vmov	s15, r3
 80097ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	edc3 7a08 	vstr	s15, [r3, #32]
 80097b6:	e016      	b.n	80097e6 <PIDController+0xe2>
	} else if (sPIDController->integrator < sPIDController->integratorMin) {
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	ed93 7a08 	vldr	s14, [r3, #32]
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097c2:	ee07 3a90 	vmov	s15, r3
 80097c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80097ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80097ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097d2:	d508      	bpl.n	80097e6 <PIDController+0xe2>
		sPIDController->integrator = sPIDController->integratorMin;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097d8:	ee07 3a90 	vmov	s15, r3
 80097dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	edc3 7a08 	vstr	s15, [r3, #32]
	}

	int I_value = sPIDController->integrator * sPIDController->Ki;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	ed93 7a08 	vldr	s14, [r3, #32]
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	edd3 7a05 	vldr	s15, [r3, #20]
 80097f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80097fa:	ee17 3a90 	vmov	r3, s15
 80097fe:	60bb      	str	r3, [r7, #8]

	sPIDController->outputValue = P_value + I_value + D_value;
 8009800:	693a      	ldr	r2, [r7, #16]
 8009802:	68bb      	ldr	r3, [r7, #8]
 8009804:	441a      	add	r2, r3
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	441a      	add	r2, r3
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	62da      	str	r2, [r3, #44]	; 0x2c

	if (sPIDController->outputValue > sPIDController->PIDMax) {
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	689b      	ldr	r3, [r3, #8]
 8009816:	429a      	cmp	r2, r3
 8009818:	dd04      	ble.n	8009824 <PIDController+0x120>
		sPIDController->outputValue = sPIDController->PIDMax;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	689a      	ldr	r2, [r3, #8]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	62da      	str	r2, [r3, #44]	; 0x2c
	} else if (sPIDController->outputValue < sPIDController->PIDMin) {
		sPIDController->outputValue = sPIDController->PIDMin;
	}

	//startPulse = (pulseMin-pulseMax)*(PID_Output-PIDMin)/(PIDMax-PIDMin)+pulseMax;
}
 8009822:	e009      	b.n	8009838 <PIDController+0x134>
	} else if (sPIDController->outputValue < sPIDController->PIDMin) {
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	68db      	ldr	r3, [r3, #12]
 800982c:	429a      	cmp	r2, r3
 800982e:	da03      	bge.n	8009838 <PIDController+0x134>
		sPIDController->outputValue = sPIDController->PIDMin;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	68da      	ldr	r2, [r3, #12]
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8009838:	bf00      	nop
 800983a:	371c      	adds	r7, #28
 800983c:	46bd      	mov	sp, r7
 800983e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009842:	4770      	bx	lr

08009844 <tmc5160_writeInt>:
	sEncoder->encCountPost = sEncoder->encCountPre;
	sEncoder->timTickPost = sEncoder->timTickPre;
}

void tmc5160_writeInt(GPIO_TypeDef* CSN_GPIO_Port, uint16_t CSN_GPIO_Pin, uint8_t address, int value)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b084      	sub	sp, #16
 8009848:	af00      	add	r7, sp, #0
 800984a:	60f8      	str	r0, [r7, #12]
 800984c:	607b      	str	r3, [r7, #4]
 800984e:	460b      	mov	r3, r1
 8009850:	817b      	strh	r3, [r7, #10]
 8009852:	4613      	mov	r3, r2
 8009854:	727b      	strb	r3, [r7, #9]
    if(MOTORS_ENABLED == 1){
    	tmc40bit_writeInt(CSN_GPIO_Port, CSN_GPIO_Pin, address, value);
 8009856:	7a7a      	ldrb	r2, [r7, #9]
 8009858:	8979      	ldrh	r1, [r7, #10]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	68f8      	ldr	r0, [r7, #12]
 800985e:	f000 f805 	bl	800986c <tmc40bit_writeInt>
    }

}
 8009862:	bf00      	nop
 8009864:	3710      	adds	r7, #16
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}
	...

0800986c <tmc40bit_writeInt>:

void tmc40bit_writeInt(GPIO_TypeDef* CSN_GPIO_Port,uint16_t CSN_GPIO_Pin, uint8_t address, int value)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b086      	sub	sp, #24
 8009870:	af00      	add	r7, sp, #0
 8009872:	60f8      	str	r0, [r7, #12]
 8009874:	607b      	str	r3, [r7, #4]
 8009876:	460b      	mov	r3, r1
 8009878:	817b      	strh	r3, [r7, #10]
 800987a:	4613      	mov	r3, r2
 800987c:	727b      	strb	r3, [r7, #9]
	uint8_t tbuf[5];
    tbuf[0] = address | 0x80;
 800987e:	7a7b      	ldrb	r3, [r7, #9]
 8009880:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009884:	b2db      	uxtb	r3, r3
 8009886:	743b      	strb	r3, [r7, #16]
    tbuf[1] = 0xFF & (value>>24);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	0e1b      	lsrs	r3, r3, #24
 800988c:	b2db      	uxtb	r3, r3
 800988e:	747b      	strb	r3, [r7, #17]
    tbuf[2] = 0xFF & (value>>16);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	141b      	asrs	r3, r3, #16
 8009894:	b2db      	uxtb	r3, r3
 8009896:	74bb      	strb	r3, [r7, #18]
    tbuf[3] = 0xFF & (value>>8);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	121b      	asrs	r3, r3, #8
 800989c:	b2db      	uxtb	r3, r3
 800989e:	74fb      	strb	r3, [r7, #19]
    tbuf[4] = 0xFF & value;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	753b      	strb	r3, [r7, #20]

	HAL_GPIO_WritePin(CSN_GPIO_Port,CSN_GPIO_Pin,GPIO_PIN_RESET);
 80098a6:	897b      	ldrh	r3, [r7, #10]
 80098a8:	2200      	movs	r2, #0
 80098aa:	4619      	mov	r1, r3
 80098ac:	68f8      	ldr	r0, [r7, #12]
 80098ae:	f7fc fccb 	bl	8006248 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,tbuf,5,50);
 80098b2:	f107 0110 	add.w	r1, r7, #16
 80098b6:	2332      	movs	r3, #50	; 0x32
 80098b8:	2205      	movs	r2, #5
 80098ba:	4806      	ldr	r0, [pc, #24]	; (80098d4 <tmc40bit_writeInt+0x68>)
 80098bc:	f7fe f8dd 	bl	8007a7a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CSN_GPIO_Port,CSN_GPIO_Pin,GPIO_PIN_SET);
 80098c0:	897b      	ldrh	r3, [r7, #10]
 80098c2:	2201      	movs	r2, #1
 80098c4:	4619      	mov	r1, r3
 80098c6:	68f8      	ldr	r0, [r7, #12]
 80098c8:	f7fc fcbe 	bl	8006248 <HAL_GPIO_WritePin>

}
 80098cc:	bf00      	nop
 80098ce:	3718      	adds	r7, #24
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}
 80098d4:	200012cc 	.word	0x200012cc

080098d8 <tmc5160_initialise_motor>:

void tmc5160_initialise_motor(sTMC5160Motor Motor){
 80098d8:	b084      	sub	sp, #16
 80098da:	b580      	push	{r7, lr}
 80098dc:	af00      	add	r7, sp, #0
 80098de:	f107 0e08 	add.w	lr, r7, #8
 80098e2:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
	////TMC5160 Startup SPI Code

	// MULTISTEP_FILT=1, EN_PWM_MODE=1 enables stealthChop
	if(Motor.direction==0){
 80098e6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d106      	bne.n	80098fc <tmc5160_initialise_motor+0x24>
		tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_GCONF, 0x0000000C);
 80098ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80098f0:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 80098f2:	230c      	movs	r3, #12
 80098f4:	2200      	movs	r2, #0
 80098f6:	f7ff ffa5 	bl	8009844 <tmc5160_writeInt>
 80098fa:	e005      	b.n	8009908 <tmc5160_initialise_motor+0x30>
	}
	else{
		tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_GCONF, 0x0000001C);
 80098fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80098fe:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8009900:	231c      	movs	r3, #28
 8009902:	2200      	movs	r2, #0
 8009904:	f7ff ff9e 	bl	8009844 <tmc5160_writeInt>
	}

	// TOFF=3, HSTRT=4, HEND=1, TBL=2, CHM=0 (spreadCycle)
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_CHOPCONF, 0x000100C3);
 8009908:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800990a:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800990c:	4b2e      	ldr	r3, [pc, #184]	; (80099c8 <tmc5160_initialise_motor+0xf0>)
 800990e:	226c      	movs	r2, #108	; 0x6c
 8009910:	f7ff ff98 	bl	8009844 <tmc5160_writeInt>

	// IHOLD=10, IRUN=15 (max. current), IHOLDDELAY=6
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_IHOLD_IRUN, 0x00080D05);
 8009914:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009916:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8009918:	4b2c      	ldr	r3, [pc, #176]	; (80099cc <tmc5160_initialise_motor+0xf4>)
 800991a:	2210      	movs	r2, #16
 800991c:	f7ff ff92 	bl	8009844 <tmc5160_writeInt>

	// TPOWERDOWN=10: Delay before power down in stand still
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_TPOWERDOWN, 0x0000000A);
 8009920:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009922:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8009924:	230a      	movs	r3, #10
 8009926:	2211      	movs	r2, #17
 8009928:	f7ff ff8c 	bl	8009844 <tmc5160_writeInt>

	// TPWMTHRS=500
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_TPWMTHRS, 0x0000001);
 800992c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800992e:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8009930:	2301      	movs	r3, #1
 8009932:	2213      	movs	r2, #19
 8009934:	f7ff ff86 	bl	8009844 <tmc5160_writeInt>

	//
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_VDCMIN, 0x00000000);
 8009938:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800993a:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800993c:	2300      	movs	r3, #0
 800993e:	2233      	movs	r2, #51	; 0x33
 8009940:	f7ff ff80 	bl	8009844 <tmc5160_writeInt>


	// TPWMCONF - PWM_LIM=12, PWM_REG=4, freewheel1=0, freewheel0=0, pwm_autograd=1, pwm_autoscale=1,
	// PWM_GRAD=240, PWM_OFS=30
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_PWMCONF, 0x1EF0304C);
 8009944:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009946:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8009948:	4b21      	ldr	r3, [pc, #132]	; (80099d0 <tmc5160_initialise_motor+0xf8>)
 800994a:	2270      	movs	r2, #112	; 0x70
 800994c:	f7ff ff7a 	bl	8009844 <tmc5160_writeInt>

	// Values for speed and acceleration
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_VSTART, Motor.velocity_start);
 8009950:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009952:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	2223      	movs	r2, #35	; 0x23
 8009958:	f7ff ff74 	bl	8009844 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_A1, Motor.acceleration_1);
 800995c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800995e:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	2224      	movs	r2, #36	; 0x24
 8009964:	f7ff ff6e 	bl	8009844 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_V1, Motor.velocity_1);
 8009968:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800996a:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800996c:	693b      	ldr	r3, [r7, #16]
 800996e:	2225      	movs	r2, #37	; 0x25
 8009970:	f7ff ff68 	bl	8009844 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_AMAX, Motor.acceleration_max);
 8009974:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009976:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8009978:	697b      	ldr	r3, [r7, #20]
 800997a:	2226      	movs	r2, #38	; 0x26
 800997c:	f7ff ff62 	bl	8009844 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_VMAX, Motor.velocity_max);
 8009980:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009982:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8009984:	69bb      	ldr	r3, [r7, #24]
 8009986:	2227      	movs	r2, #39	; 0x27
 8009988:	f7ff ff5c 	bl	8009844 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_DMAX, Motor.deceleration_max);
 800998c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800998e:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8009990:	69fb      	ldr	r3, [r7, #28]
 8009992:	2228      	movs	r2, #40	; 0x28
 8009994:	f7ff ff56 	bl	8009844 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_D1, Motor.deceleration_1);
 8009998:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800999a:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800999c:	6a3b      	ldr	r3, [r7, #32]
 800999e:	222a      	movs	r2, #42	; 0x2a
 80099a0:	f7ff ff50 	bl	8009844 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_VSTOP, Motor.velocity_stop);
 80099a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80099a6:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 80099a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099aa:	222b      	movs	r2, #43	; 0x2b
 80099ac:	f7ff ff4a 	bl	8009844 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 80099b0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80099b2:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 80099b4:	2301      	movs	r3, #1
 80099b6:	2220      	movs	r2, #32
 80099b8:	f7ff ff44 	bl	8009844 <tmc5160_writeInt>

}
 80099bc:	bf00      	nop
 80099be:	46bd      	mov	sp, r7
 80099c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80099c4:	b004      	add	sp, #16
 80099c6:	4770      	bx	lr
 80099c8:	000100c3 	.word	0x000100c3
 80099cc:	00080d05 	.word	0x00080d05
 80099d0:	1ef0304c 	.word	0x1ef0304c

080099d4 <SetupVL53L1XDevices>:

	return angleDegrees;
}

VL53L1_Error SetupVL53L1XDevices(VL53L1_DEV Device_DEV, int Device_ADDRESS,
		GPIO_TypeDef* Device_SHDNPORT, uint16_t Device_SHDNPIN) {
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b086      	sub	sp, #24
 80099d8:	af00      	add	r7, sp, #0
 80099da:	60f8      	str	r0, [r7, #12]
 80099dc:	60b9      	str	r1, [r7, #8]
 80099de:	607a      	str	r2, [r7, #4]
 80099e0:	807b      	strh	r3, [r7, #2]
	VL53L1_Error status;
	HAL_GPIO_WritePin(Device_SHDNPORT, Device_SHDNPIN, GPIO_PIN_SET);
 80099e2:	887b      	ldrh	r3, [r7, #2]
 80099e4:	2201      	movs	r2, #1
 80099e6:	4619      	mov	r1, r3
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f7fc fc2d 	bl	8006248 <HAL_GPIO_WritePin>

	VL53L1_UserRoi_t roiConfig;
	roiConfig.TopLeftX = 10;
 80099ee:	230a      	movs	r3, #10
 80099f0:	743b      	strb	r3, [r7, #16]
	roiConfig.TopLeftY = 15;
 80099f2:	230f      	movs	r3, #15
 80099f4:	747b      	strb	r3, [r7, #17]
	roiConfig.BotRightX = 15;
 80099f6:	230f      	movs	r3, #15
 80099f8:	74bb      	strb	r3, [r7, #18]
	roiConfig.BotRightY = 0;
 80099fa:	2300      	movs	r3, #0
 80099fc:	74fb      	strb	r3, [r7, #19]


	Device_DEV->I2cHandle = &hi2c1;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	4a28      	ldr	r2, [pc, #160]	; (8009aa4 <SetupVL53L1XDevices+0xd0>)
 8009a02:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
	Device_DEV->I2cDevAddr = 0x52;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2252      	movs	r2, #82	; 0x52
 8009a0a:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
	Device_DEV->comms_speed_khz = 100;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	2264      	movs	r2, #100	; 0x64
 8009a12:	f8a3 239a 	strh.w	r2, [r3, #922]	; 0x39a
	Device_DEV->comms_type = 1;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	2201      	movs	r2, #1
 8009a1a:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399

	status = VL53L1_WaitDeviceBooted(Device_DEV);
 8009a1e:	68f8      	ldr	r0, [r7, #12]
 8009a20:	f7f6 fe78 	bl	8000714 <VL53L1_WaitDeviceBooted>
 8009a24:	4603      	mov	r3, r0
 8009a26:	75fb      	strb	r3, [r7, #23]
	status = VL53L1_SetDeviceAddress(Device_DEV, Device_ADDRESS);
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	b2db      	uxtb	r3, r3
 8009a2c:	4619      	mov	r1, r3
 8009a2e:	68f8      	ldr	r0, [r7, #12]
 8009a30:	f7f6 fddc 	bl	80005ec <VL53L1_SetDeviceAddress>
 8009a34:	4603      	mov	r3, r0
 8009a36:	75fb      	strb	r3, [r7, #23]
	Device_DEV->I2cDevAddr = Device_ADDRESS;
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	b2da      	uxtb	r2, r3
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
	status = VL53L1_DataInit(Device_DEV);
 8009a42:	68f8      	ldr	r0, [r7, #12]
 8009a44:	f7f6 fdea 	bl	800061c <VL53L1_DataInit>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	75fb      	strb	r3, [r7, #23]
	status = VL53L1_StaticInit(Device_DEV);
 8009a4c:	68f8      	ldr	r0, [r7, #12]
 8009a4e:	f7f6 fe3a 	bl	80006c6 <VL53L1_StaticInit>
 8009a52:	4603      	mov	r3, r0
 8009a54:	75fb      	strb	r3, [r7, #23]
	status = VL53L1_SetDistanceMode(Device_DEV, VL53L1_DISTANCEMODE_SHORT);
 8009a56:	2101      	movs	r1, #1
 8009a58:	68f8      	ldr	r0, [r7, #12]
 8009a5a:	f7f6 ff88 	bl	800096e <VL53L1_SetDistanceMode>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	75fb      	strb	r3, [r7, #23]


	status = VL53L1_SetUserROI(Device_DEV, &roiConfig);
 8009a62:	f107 0310 	add.w	r3, r7, #16
 8009a66:	4619      	mov	r1, r3
 8009a68:	68f8      	ldr	r0, [r7, #12]
 8009a6a:	f7f7 fa15 	bl	8000e98 <VL53L1_SetUserROI>
 8009a6e:	4603      	mov	r3, r0
 8009a70:	75fb      	strb	r3, [r7, #23]
//	status = VL53L1_SetThresholdConfig(Device_DEV, &Detectionconfig );

	status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(Device_DEV, LASER_SENSOR_TIMING_BUDGET_US);
 8009a72:	f64e 2160 	movw	r1, #60000	; 0xea60
 8009a76:	68f8      	ldr	r0, [r7, #12]
 8009a78:	f7f7 f800 	bl	8000a7c <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	75fb      	strb	r3, [r7, #23]
	status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Device_DEV, LASER_SENSOR_MEASUREMENT_PERIOD_MS);
 8009a80:	2146      	movs	r1, #70	; 0x46
 8009a82:	68f8      	ldr	r0, [r7, #12]
 8009a84:	f7f7 f8ce 	bl	8000c24 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 8009a88:	4603      	mov	r3, r0
 8009a8a:	75fb      	strb	r3, [r7, #23]
	status = VL53L1_ClearInterruptAndStartMeasurement(Device_DEV);
 8009a8c:	68f8      	ldr	r0, [r7, #12]
 8009a8e:	f7f7 fb00 	bl	8001092 <VL53L1_ClearInterruptAndStartMeasurement>
 8009a92:	4603      	mov	r3, r0
 8009a94:	75fb      	strb	r3, [r7, #23]

	return status;
 8009a96:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	3718      	adds	r7, #24
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}
 8009aa2:	bf00      	nop
 8009aa4:	20000a48 	.word	0x20000a48

08009aa8 <updateEdgeState>:

void updateEdgeState(){
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(EDGE_LEFT_FRONT_INTERRUPT_GPIO_Port, EDGE_LEFT_FRONT_INTERRUPT_Pin)==1){
 8009aac:	2110      	movs	r1, #16
 8009aae:	483a      	ldr	r0, [pc, #232]	; (8009b98 <updateEdgeState+0xf0>)
 8009ab0:	f7fc fbb2 	bl	8006218 <HAL_GPIO_ReadPin>
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	2b01      	cmp	r3, #1
 8009ab8:	d107      	bne.n	8009aca <updateEdgeState+0x22>
		state_edges |= 0x1;
 8009aba:	4b38      	ldr	r3, [pc, #224]	; (8009b9c <updateEdgeState+0xf4>)
 8009abc:	781b      	ldrb	r3, [r3, #0]
 8009abe:	f043 0301 	orr.w	r3, r3, #1
 8009ac2:	b2da      	uxtb	r2, r3
 8009ac4:	4b35      	ldr	r3, [pc, #212]	; (8009b9c <updateEdgeState+0xf4>)
 8009ac6:	701a      	strb	r2, [r3, #0]
 8009ac8:	e00d      	b.n	8009ae6 <updateEdgeState+0x3e>
	}
	else if(HAL_GPIO_ReadPin(EDGE_LEFT_FRONT_INTERRUPT_GPIO_Port, EDGE_LEFT_FRONT_INTERRUPT_Pin)==0){
 8009aca:	2110      	movs	r1, #16
 8009acc:	4832      	ldr	r0, [pc, #200]	; (8009b98 <updateEdgeState+0xf0>)
 8009ace:	f7fc fba3 	bl	8006218 <HAL_GPIO_ReadPin>
 8009ad2:	4603      	mov	r3, r0
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d106      	bne.n	8009ae6 <updateEdgeState+0x3e>
		state_edges &= ~0x1;
 8009ad8:	4b30      	ldr	r3, [pc, #192]	; (8009b9c <updateEdgeState+0xf4>)
 8009ada:	781b      	ldrb	r3, [r3, #0]
 8009adc:	f023 0301 	bic.w	r3, r3, #1
 8009ae0:	b2da      	uxtb	r2, r3
 8009ae2:	4b2e      	ldr	r3, [pc, #184]	; (8009b9c <updateEdgeState+0xf4>)
 8009ae4:	701a      	strb	r2, [r3, #0]
	}

	if(HAL_GPIO_ReadPin(EDGE_LEFT_REAR_INTERRUPT_GPIO_Port, EDGE_LEFT_REAR_INTERRUPT_Pin)==1){
 8009ae6:	2108      	movs	r1, #8
 8009ae8:	482d      	ldr	r0, [pc, #180]	; (8009ba0 <updateEdgeState+0xf8>)
 8009aea:	f7fc fb95 	bl	8006218 <HAL_GPIO_ReadPin>
 8009aee:	4603      	mov	r3, r0
 8009af0:	2b01      	cmp	r3, #1
 8009af2:	d107      	bne.n	8009b04 <updateEdgeState+0x5c>
		state_edges |= 0x2;
 8009af4:	4b29      	ldr	r3, [pc, #164]	; (8009b9c <updateEdgeState+0xf4>)
 8009af6:	781b      	ldrb	r3, [r3, #0]
 8009af8:	f043 0302 	orr.w	r3, r3, #2
 8009afc:	b2da      	uxtb	r2, r3
 8009afe:	4b27      	ldr	r3, [pc, #156]	; (8009b9c <updateEdgeState+0xf4>)
 8009b00:	701a      	strb	r2, [r3, #0]
 8009b02:	e00d      	b.n	8009b20 <updateEdgeState+0x78>
	}
	else if(HAL_GPIO_ReadPin(EDGE_LEFT_REAR_INTERRUPT_GPIO_Port, EDGE_LEFT_REAR_INTERRUPT_Pin)==0){
 8009b04:	2108      	movs	r1, #8
 8009b06:	4826      	ldr	r0, [pc, #152]	; (8009ba0 <updateEdgeState+0xf8>)
 8009b08:	f7fc fb86 	bl	8006218 <HAL_GPIO_ReadPin>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d106      	bne.n	8009b20 <updateEdgeState+0x78>
		state_edges &= ~0x2;
 8009b12:	4b22      	ldr	r3, [pc, #136]	; (8009b9c <updateEdgeState+0xf4>)
 8009b14:	781b      	ldrb	r3, [r3, #0]
 8009b16:	f023 0302 	bic.w	r3, r3, #2
 8009b1a:	b2da      	uxtb	r2, r3
 8009b1c:	4b1f      	ldr	r3, [pc, #124]	; (8009b9c <updateEdgeState+0xf4>)
 8009b1e:	701a      	strb	r2, [r3, #0]
	}

	if(HAL_GPIO_ReadPin(EDGE_RIGHT_FRONT_INTERRUPT_GPIO_Port, EDGE_RIGHT_FRONT_INTERRUPT_Pin)==1){
 8009b20:	2104      	movs	r1, #4
 8009b22:	481f      	ldr	r0, [pc, #124]	; (8009ba0 <updateEdgeState+0xf8>)
 8009b24:	f7fc fb78 	bl	8006218 <HAL_GPIO_ReadPin>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	d107      	bne.n	8009b3e <updateEdgeState+0x96>
		state_edges |= 0x4;
 8009b2e:	4b1b      	ldr	r3, [pc, #108]	; (8009b9c <updateEdgeState+0xf4>)
 8009b30:	781b      	ldrb	r3, [r3, #0]
 8009b32:	f043 0304 	orr.w	r3, r3, #4
 8009b36:	b2da      	uxtb	r2, r3
 8009b38:	4b18      	ldr	r3, [pc, #96]	; (8009b9c <updateEdgeState+0xf4>)
 8009b3a:	701a      	strb	r2, [r3, #0]
 8009b3c:	e00d      	b.n	8009b5a <updateEdgeState+0xb2>
	}
	else if(HAL_GPIO_ReadPin(EDGE_RIGHT_FRONT_INTERRUPT_GPIO_Port, EDGE_RIGHT_FRONT_INTERRUPT_Pin)==0){
 8009b3e:	2104      	movs	r1, #4
 8009b40:	4817      	ldr	r0, [pc, #92]	; (8009ba0 <updateEdgeState+0xf8>)
 8009b42:	f7fc fb69 	bl	8006218 <HAL_GPIO_ReadPin>
 8009b46:	4603      	mov	r3, r0
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d106      	bne.n	8009b5a <updateEdgeState+0xb2>
		state_edges &= ~0x4;
 8009b4c:	4b13      	ldr	r3, [pc, #76]	; (8009b9c <updateEdgeState+0xf4>)
 8009b4e:	781b      	ldrb	r3, [r3, #0]
 8009b50:	f023 0304 	bic.w	r3, r3, #4
 8009b54:	b2da      	uxtb	r2, r3
 8009b56:	4b11      	ldr	r3, [pc, #68]	; (8009b9c <updateEdgeState+0xf4>)
 8009b58:	701a      	strb	r2, [r3, #0]
	}

	if(HAL_GPIO_ReadPin(EDGE_RIGHT_REAR_INTERRUPT_GPIO_Port, EDGE_RIGHT_REAR_INTERRUPT_Pin)==1){
 8009b5a:	2101      	movs	r1, #1
 8009b5c:	4810      	ldr	r0, [pc, #64]	; (8009ba0 <updateEdgeState+0xf8>)
 8009b5e:	f7fc fb5b 	bl	8006218 <HAL_GPIO_ReadPin>
 8009b62:	4603      	mov	r3, r0
 8009b64:	2b01      	cmp	r3, #1
 8009b66:	d107      	bne.n	8009b78 <updateEdgeState+0xd0>
		state_edges |= 0x8;
 8009b68:	4b0c      	ldr	r3, [pc, #48]	; (8009b9c <updateEdgeState+0xf4>)
 8009b6a:	781b      	ldrb	r3, [r3, #0]
 8009b6c:	f043 0308 	orr.w	r3, r3, #8
 8009b70:	b2da      	uxtb	r2, r3
 8009b72:	4b0a      	ldr	r3, [pc, #40]	; (8009b9c <updateEdgeState+0xf4>)
 8009b74:	701a      	strb	r2, [r3, #0]
	}
	else if(HAL_GPIO_ReadPin(EDGE_RIGHT_REAR_INTERRUPT_GPIO_Port, EDGE_RIGHT_REAR_INTERRUPT_Pin)==0){
		state_edges &= ~0x8;
	}
}
 8009b76:	e00d      	b.n	8009b94 <updateEdgeState+0xec>
	else if(HAL_GPIO_ReadPin(EDGE_RIGHT_REAR_INTERRUPT_GPIO_Port, EDGE_RIGHT_REAR_INTERRUPT_Pin)==0){
 8009b78:	2101      	movs	r1, #1
 8009b7a:	4809      	ldr	r0, [pc, #36]	; (8009ba0 <updateEdgeState+0xf8>)
 8009b7c:	f7fc fb4c 	bl	8006218 <HAL_GPIO_ReadPin>
 8009b80:	4603      	mov	r3, r0
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d106      	bne.n	8009b94 <updateEdgeState+0xec>
		state_edges &= ~0x8;
 8009b86:	4b05      	ldr	r3, [pc, #20]	; (8009b9c <updateEdgeState+0xf4>)
 8009b88:	781b      	ldrb	r3, [r3, #0]
 8009b8a:	f023 0308 	bic.w	r3, r3, #8
 8009b8e:	b2da      	uxtb	r2, r3
 8009b90:	4b02      	ldr	r3, [pc, #8]	; (8009b9c <updateEdgeState+0xf4>)
 8009b92:	701a      	strb	r2, [r3, #0]
}
 8009b94:	bf00      	nop
 8009b96:	bd80      	pop	{r7, pc}
 8009b98:	40020000 	.word	0x40020000
 8009b9c:	200000c6 	.word	0x200000c6
 8009ba0:	40020800 	.word	0x40020800

08009ba4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009ba8:	4a16      	ldr	r2, [pc, #88]	; (8009c04 <SystemInit+0x60>)
 8009baa:	4b16      	ldr	r3, [pc, #88]	; (8009c04 <SystemInit+0x60>)
 8009bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009bb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8009bb8:	4a13      	ldr	r2, [pc, #76]	; (8009c08 <SystemInit+0x64>)
 8009bba:	4b13      	ldr	r3, [pc, #76]	; (8009c08 <SystemInit+0x64>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	f043 0301 	orr.w	r3, r3, #1
 8009bc2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8009bc4:	4b10      	ldr	r3, [pc, #64]	; (8009c08 <SystemInit+0x64>)
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8009bca:	4a0f      	ldr	r2, [pc, #60]	; (8009c08 <SystemInit+0x64>)
 8009bcc:	4b0e      	ldr	r3, [pc, #56]	; (8009c08 <SystemInit+0x64>)
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8009bd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009bd8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8009bda:	4b0b      	ldr	r3, [pc, #44]	; (8009c08 <SystemInit+0x64>)
 8009bdc:	4a0b      	ldr	r2, [pc, #44]	; (8009c0c <SystemInit+0x68>)
 8009bde:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8009be0:	4a09      	ldr	r2, [pc, #36]	; (8009c08 <SystemInit+0x64>)
 8009be2:	4b09      	ldr	r3, [pc, #36]	; (8009c08 <SystemInit+0x64>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009bea:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8009bec:	4b06      	ldr	r3, [pc, #24]	; (8009c08 <SystemInit+0x64>)
 8009bee:	2200      	movs	r2, #0
 8009bf0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8009bf2:	4b04      	ldr	r3, [pc, #16]	; (8009c04 <SystemInit+0x60>)
 8009bf4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009bf8:	609a      	str	r2, [r3, #8]
#endif
}
 8009bfa:	bf00      	nop
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c02:	4770      	bx	lr
 8009c04:	e000ed00 	.word	0xe000ed00
 8009c08:	40023800 	.word	0x40023800
 8009c0c:	24003010 	.word	0x24003010

08009c10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8009c10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009c48 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009c14:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009c16:	e003      	b.n	8009c20 <LoopCopyDataInit>

08009c18 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009c18:	4b0c      	ldr	r3, [pc, #48]	; (8009c4c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8009c1a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009c1c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8009c1e:	3104      	adds	r1, #4

08009c20 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009c20:	480b      	ldr	r0, [pc, #44]	; (8009c50 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8009c22:	4b0c      	ldr	r3, [pc, #48]	; (8009c54 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009c24:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009c26:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009c28:	d3f6      	bcc.n	8009c18 <CopyDataInit>
  ldr  r2, =_sbss
 8009c2a:	4a0b      	ldr	r2, [pc, #44]	; (8009c58 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8009c2c:	e002      	b.n	8009c34 <LoopFillZerobss>

08009c2e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8009c2e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8009c30:	f842 3b04 	str.w	r3, [r2], #4

08009c34 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8009c34:	4b09      	ldr	r3, [pc, #36]	; (8009c5c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8009c36:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009c38:	d3f9      	bcc.n	8009c2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8009c3a:	f7ff ffb3 	bl	8009ba4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009c3e:	f000 f811 	bl	8009c64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009c42:	f7fe fe41 	bl	80088c8 <main>
  bx  lr    
 8009c46:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8009c48:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8009c4c:	0800a640 	.word	0x0800a640
  ldr  r0, =_sdata
 8009c50:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009c54:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 8009c58:	200000a8 	.word	0x200000a8
  ldr  r3, = _ebss
 8009c5c:	200013f0 	.word	0x200013f0

08009c60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009c60:	e7fe      	b.n	8009c60 <ADC_IRQHandler>
	...

08009c64 <__libc_init_array>:
 8009c64:	b570      	push	{r4, r5, r6, lr}
 8009c66:	4e0d      	ldr	r6, [pc, #52]	; (8009c9c <__libc_init_array+0x38>)
 8009c68:	4c0d      	ldr	r4, [pc, #52]	; (8009ca0 <__libc_init_array+0x3c>)
 8009c6a:	1ba4      	subs	r4, r4, r6
 8009c6c:	10a4      	asrs	r4, r4, #2
 8009c6e:	2500      	movs	r5, #0
 8009c70:	42a5      	cmp	r5, r4
 8009c72:	d109      	bne.n	8009c88 <__libc_init_array+0x24>
 8009c74:	4e0b      	ldr	r6, [pc, #44]	; (8009ca4 <__libc_init_array+0x40>)
 8009c76:	4c0c      	ldr	r4, [pc, #48]	; (8009ca8 <__libc_init_array+0x44>)
 8009c78:	f000 fc60 	bl	800a53c <_init>
 8009c7c:	1ba4      	subs	r4, r4, r6
 8009c7e:	10a4      	asrs	r4, r4, #2
 8009c80:	2500      	movs	r5, #0
 8009c82:	42a5      	cmp	r5, r4
 8009c84:	d105      	bne.n	8009c92 <__libc_init_array+0x2e>
 8009c86:	bd70      	pop	{r4, r5, r6, pc}
 8009c88:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009c8c:	4798      	blx	r3
 8009c8e:	3501      	adds	r5, #1
 8009c90:	e7ee      	b.n	8009c70 <__libc_init_array+0xc>
 8009c92:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009c96:	4798      	blx	r3
 8009c98:	3501      	adds	r5, #1
 8009c9a:	e7f2      	b.n	8009c82 <__libc_init_array+0x1e>
 8009c9c:	0800a638 	.word	0x0800a638
 8009ca0:	0800a638 	.word	0x0800a638
 8009ca4:	0800a638 	.word	0x0800a638
 8009ca8:	0800a63c 	.word	0x0800a63c

08009cac <memcpy>:
 8009cac:	b510      	push	{r4, lr}
 8009cae:	1e43      	subs	r3, r0, #1
 8009cb0:	440a      	add	r2, r1
 8009cb2:	4291      	cmp	r1, r2
 8009cb4:	d100      	bne.n	8009cb8 <memcpy+0xc>
 8009cb6:	bd10      	pop	{r4, pc}
 8009cb8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009cbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009cc0:	e7f7      	b.n	8009cb2 <memcpy+0x6>

08009cc2 <memset>:
 8009cc2:	4402      	add	r2, r0
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d100      	bne.n	8009ccc <memset+0xa>
 8009cca:	4770      	bx	lr
 8009ccc:	f803 1b01 	strb.w	r1, [r3], #1
 8009cd0:	e7f9      	b.n	8009cc6 <memset+0x4>
	...

08009cd4 <siprintf>:
 8009cd4:	b40e      	push	{r1, r2, r3}
 8009cd6:	b500      	push	{lr}
 8009cd8:	b09c      	sub	sp, #112	; 0x70
 8009cda:	f44f 7102 	mov.w	r1, #520	; 0x208
 8009cde:	ab1d      	add	r3, sp, #116	; 0x74
 8009ce0:	f8ad 1014 	strh.w	r1, [sp, #20]
 8009ce4:	9002      	str	r0, [sp, #8]
 8009ce6:	9006      	str	r0, [sp, #24]
 8009ce8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009cec:	480a      	ldr	r0, [pc, #40]	; (8009d18 <siprintf+0x44>)
 8009cee:	9104      	str	r1, [sp, #16]
 8009cf0:	9107      	str	r1, [sp, #28]
 8009cf2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009cf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cfa:	f8ad 1016 	strh.w	r1, [sp, #22]
 8009cfe:	6800      	ldr	r0, [r0, #0]
 8009d00:	9301      	str	r3, [sp, #4]
 8009d02:	a902      	add	r1, sp, #8
 8009d04:	f000 f87a 	bl	8009dfc <_svfiprintf_r>
 8009d08:	9b02      	ldr	r3, [sp, #8]
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	701a      	strb	r2, [r3, #0]
 8009d0e:	b01c      	add	sp, #112	; 0x70
 8009d10:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d14:	b003      	add	sp, #12
 8009d16:	4770      	bx	lr
 8009d18:	20000040 	.word	0x20000040

08009d1c <strncpy>:
 8009d1c:	b570      	push	{r4, r5, r6, lr}
 8009d1e:	4604      	mov	r4, r0
 8009d20:	b902      	cbnz	r2, 8009d24 <strncpy+0x8>
 8009d22:	bd70      	pop	{r4, r5, r6, pc}
 8009d24:	4623      	mov	r3, r4
 8009d26:	f811 5b01 	ldrb.w	r5, [r1], #1
 8009d2a:	f803 5b01 	strb.w	r5, [r3], #1
 8009d2e:	1e56      	subs	r6, r2, #1
 8009d30:	b91d      	cbnz	r5, 8009d3a <strncpy+0x1e>
 8009d32:	4414      	add	r4, r2
 8009d34:	42a3      	cmp	r3, r4
 8009d36:	d103      	bne.n	8009d40 <strncpy+0x24>
 8009d38:	bd70      	pop	{r4, r5, r6, pc}
 8009d3a:	461c      	mov	r4, r3
 8009d3c:	4632      	mov	r2, r6
 8009d3e:	e7ef      	b.n	8009d20 <strncpy+0x4>
 8009d40:	f803 5b01 	strb.w	r5, [r3], #1
 8009d44:	e7f6      	b.n	8009d34 <strncpy+0x18>

08009d46 <__ssputs_r>:
 8009d46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d4a:	688e      	ldr	r6, [r1, #8]
 8009d4c:	429e      	cmp	r6, r3
 8009d4e:	4682      	mov	sl, r0
 8009d50:	460c      	mov	r4, r1
 8009d52:	4691      	mov	r9, r2
 8009d54:	4698      	mov	r8, r3
 8009d56:	d835      	bhi.n	8009dc4 <__ssputs_r+0x7e>
 8009d58:	898a      	ldrh	r2, [r1, #12]
 8009d5a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009d5e:	d031      	beq.n	8009dc4 <__ssputs_r+0x7e>
 8009d60:	6825      	ldr	r5, [r4, #0]
 8009d62:	6909      	ldr	r1, [r1, #16]
 8009d64:	1a6f      	subs	r7, r5, r1
 8009d66:	6965      	ldr	r5, [r4, #20]
 8009d68:	2302      	movs	r3, #2
 8009d6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d6e:	fb95 f5f3 	sdiv	r5, r5, r3
 8009d72:	f108 0301 	add.w	r3, r8, #1
 8009d76:	443b      	add	r3, r7
 8009d78:	429d      	cmp	r5, r3
 8009d7a:	bf38      	it	cc
 8009d7c:	461d      	movcc	r5, r3
 8009d7e:	0553      	lsls	r3, r2, #21
 8009d80:	d531      	bpl.n	8009de6 <__ssputs_r+0xa0>
 8009d82:	4629      	mov	r1, r5
 8009d84:	f000 fb2c 	bl	800a3e0 <_malloc_r>
 8009d88:	4606      	mov	r6, r0
 8009d8a:	b950      	cbnz	r0, 8009da2 <__ssputs_r+0x5c>
 8009d8c:	230c      	movs	r3, #12
 8009d8e:	f8ca 3000 	str.w	r3, [sl]
 8009d92:	89a3      	ldrh	r3, [r4, #12]
 8009d94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d98:	81a3      	strh	r3, [r4, #12]
 8009d9a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009da2:	463a      	mov	r2, r7
 8009da4:	6921      	ldr	r1, [r4, #16]
 8009da6:	f7ff ff81 	bl	8009cac <memcpy>
 8009daa:	89a3      	ldrh	r3, [r4, #12]
 8009dac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009db0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009db4:	81a3      	strh	r3, [r4, #12]
 8009db6:	6126      	str	r6, [r4, #16]
 8009db8:	6165      	str	r5, [r4, #20]
 8009dba:	443e      	add	r6, r7
 8009dbc:	1bed      	subs	r5, r5, r7
 8009dbe:	6026      	str	r6, [r4, #0]
 8009dc0:	60a5      	str	r5, [r4, #8]
 8009dc2:	4646      	mov	r6, r8
 8009dc4:	4546      	cmp	r6, r8
 8009dc6:	bf28      	it	cs
 8009dc8:	4646      	movcs	r6, r8
 8009dca:	4632      	mov	r2, r6
 8009dcc:	4649      	mov	r1, r9
 8009dce:	6820      	ldr	r0, [r4, #0]
 8009dd0:	f000 fa9e 	bl	800a310 <memmove>
 8009dd4:	68a3      	ldr	r3, [r4, #8]
 8009dd6:	1b9b      	subs	r3, r3, r6
 8009dd8:	60a3      	str	r3, [r4, #8]
 8009dda:	6823      	ldr	r3, [r4, #0]
 8009ddc:	441e      	add	r6, r3
 8009dde:	6026      	str	r6, [r4, #0]
 8009de0:	2000      	movs	r0, #0
 8009de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009de6:	462a      	mov	r2, r5
 8009de8:	f000 fb58 	bl	800a49c <_realloc_r>
 8009dec:	4606      	mov	r6, r0
 8009dee:	2800      	cmp	r0, #0
 8009df0:	d1e1      	bne.n	8009db6 <__ssputs_r+0x70>
 8009df2:	6921      	ldr	r1, [r4, #16]
 8009df4:	4650      	mov	r0, sl
 8009df6:	f000 faa5 	bl	800a344 <_free_r>
 8009dfa:	e7c7      	b.n	8009d8c <__ssputs_r+0x46>

08009dfc <_svfiprintf_r>:
 8009dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e00:	b09d      	sub	sp, #116	; 0x74
 8009e02:	4680      	mov	r8, r0
 8009e04:	9303      	str	r3, [sp, #12]
 8009e06:	898b      	ldrh	r3, [r1, #12]
 8009e08:	061c      	lsls	r4, r3, #24
 8009e0a:	460d      	mov	r5, r1
 8009e0c:	4616      	mov	r6, r2
 8009e0e:	d50f      	bpl.n	8009e30 <_svfiprintf_r+0x34>
 8009e10:	690b      	ldr	r3, [r1, #16]
 8009e12:	b96b      	cbnz	r3, 8009e30 <_svfiprintf_r+0x34>
 8009e14:	2140      	movs	r1, #64	; 0x40
 8009e16:	f000 fae3 	bl	800a3e0 <_malloc_r>
 8009e1a:	6028      	str	r0, [r5, #0]
 8009e1c:	6128      	str	r0, [r5, #16]
 8009e1e:	b928      	cbnz	r0, 8009e2c <_svfiprintf_r+0x30>
 8009e20:	230c      	movs	r3, #12
 8009e22:	f8c8 3000 	str.w	r3, [r8]
 8009e26:	f04f 30ff 	mov.w	r0, #4294967295
 8009e2a:	e0c5      	b.n	8009fb8 <_svfiprintf_r+0x1bc>
 8009e2c:	2340      	movs	r3, #64	; 0x40
 8009e2e:	616b      	str	r3, [r5, #20]
 8009e30:	2300      	movs	r3, #0
 8009e32:	9309      	str	r3, [sp, #36]	; 0x24
 8009e34:	2320      	movs	r3, #32
 8009e36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e3a:	2330      	movs	r3, #48	; 0x30
 8009e3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e40:	f04f 0b01 	mov.w	fp, #1
 8009e44:	4637      	mov	r7, r6
 8009e46:	463c      	mov	r4, r7
 8009e48:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d13c      	bne.n	8009eca <_svfiprintf_r+0xce>
 8009e50:	ebb7 0a06 	subs.w	sl, r7, r6
 8009e54:	d00b      	beq.n	8009e6e <_svfiprintf_r+0x72>
 8009e56:	4653      	mov	r3, sl
 8009e58:	4632      	mov	r2, r6
 8009e5a:	4629      	mov	r1, r5
 8009e5c:	4640      	mov	r0, r8
 8009e5e:	f7ff ff72 	bl	8009d46 <__ssputs_r>
 8009e62:	3001      	adds	r0, #1
 8009e64:	f000 80a3 	beq.w	8009fae <_svfiprintf_r+0x1b2>
 8009e68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e6a:	4453      	add	r3, sl
 8009e6c:	9309      	str	r3, [sp, #36]	; 0x24
 8009e6e:	783b      	ldrb	r3, [r7, #0]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	f000 809c 	beq.w	8009fae <_svfiprintf_r+0x1b2>
 8009e76:	2300      	movs	r3, #0
 8009e78:	f04f 32ff 	mov.w	r2, #4294967295
 8009e7c:	9304      	str	r3, [sp, #16]
 8009e7e:	9307      	str	r3, [sp, #28]
 8009e80:	9205      	str	r2, [sp, #20]
 8009e82:	9306      	str	r3, [sp, #24]
 8009e84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e88:	931a      	str	r3, [sp, #104]	; 0x68
 8009e8a:	2205      	movs	r2, #5
 8009e8c:	7821      	ldrb	r1, [r4, #0]
 8009e8e:	4850      	ldr	r0, [pc, #320]	; (8009fd0 <_svfiprintf_r+0x1d4>)
 8009e90:	f7f6 f9ae 	bl	80001f0 <memchr>
 8009e94:	1c67      	adds	r7, r4, #1
 8009e96:	9b04      	ldr	r3, [sp, #16]
 8009e98:	b9d8      	cbnz	r0, 8009ed2 <_svfiprintf_r+0xd6>
 8009e9a:	06d9      	lsls	r1, r3, #27
 8009e9c:	bf44      	itt	mi
 8009e9e:	2220      	movmi	r2, #32
 8009ea0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009ea4:	071a      	lsls	r2, r3, #28
 8009ea6:	bf44      	itt	mi
 8009ea8:	222b      	movmi	r2, #43	; 0x2b
 8009eaa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009eae:	7822      	ldrb	r2, [r4, #0]
 8009eb0:	2a2a      	cmp	r2, #42	; 0x2a
 8009eb2:	d016      	beq.n	8009ee2 <_svfiprintf_r+0xe6>
 8009eb4:	9a07      	ldr	r2, [sp, #28]
 8009eb6:	2100      	movs	r1, #0
 8009eb8:	200a      	movs	r0, #10
 8009eba:	4627      	mov	r7, r4
 8009ebc:	3401      	adds	r4, #1
 8009ebe:	783b      	ldrb	r3, [r7, #0]
 8009ec0:	3b30      	subs	r3, #48	; 0x30
 8009ec2:	2b09      	cmp	r3, #9
 8009ec4:	d951      	bls.n	8009f6a <_svfiprintf_r+0x16e>
 8009ec6:	b1c9      	cbz	r1, 8009efc <_svfiprintf_r+0x100>
 8009ec8:	e011      	b.n	8009eee <_svfiprintf_r+0xf2>
 8009eca:	2b25      	cmp	r3, #37	; 0x25
 8009ecc:	d0c0      	beq.n	8009e50 <_svfiprintf_r+0x54>
 8009ece:	4627      	mov	r7, r4
 8009ed0:	e7b9      	b.n	8009e46 <_svfiprintf_r+0x4a>
 8009ed2:	4a3f      	ldr	r2, [pc, #252]	; (8009fd0 <_svfiprintf_r+0x1d4>)
 8009ed4:	1a80      	subs	r0, r0, r2
 8009ed6:	fa0b f000 	lsl.w	r0, fp, r0
 8009eda:	4318      	orrs	r0, r3
 8009edc:	9004      	str	r0, [sp, #16]
 8009ede:	463c      	mov	r4, r7
 8009ee0:	e7d3      	b.n	8009e8a <_svfiprintf_r+0x8e>
 8009ee2:	9a03      	ldr	r2, [sp, #12]
 8009ee4:	1d11      	adds	r1, r2, #4
 8009ee6:	6812      	ldr	r2, [r2, #0]
 8009ee8:	9103      	str	r1, [sp, #12]
 8009eea:	2a00      	cmp	r2, #0
 8009eec:	db01      	blt.n	8009ef2 <_svfiprintf_r+0xf6>
 8009eee:	9207      	str	r2, [sp, #28]
 8009ef0:	e004      	b.n	8009efc <_svfiprintf_r+0x100>
 8009ef2:	4252      	negs	r2, r2
 8009ef4:	f043 0302 	orr.w	r3, r3, #2
 8009ef8:	9207      	str	r2, [sp, #28]
 8009efa:	9304      	str	r3, [sp, #16]
 8009efc:	783b      	ldrb	r3, [r7, #0]
 8009efe:	2b2e      	cmp	r3, #46	; 0x2e
 8009f00:	d10e      	bne.n	8009f20 <_svfiprintf_r+0x124>
 8009f02:	787b      	ldrb	r3, [r7, #1]
 8009f04:	2b2a      	cmp	r3, #42	; 0x2a
 8009f06:	f107 0101 	add.w	r1, r7, #1
 8009f0a:	d132      	bne.n	8009f72 <_svfiprintf_r+0x176>
 8009f0c:	9b03      	ldr	r3, [sp, #12]
 8009f0e:	1d1a      	adds	r2, r3, #4
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	9203      	str	r2, [sp, #12]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	bfb8      	it	lt
 8009f18:	f04f 33ff 	movlt.w	r3, #4294967295
 8009f1c:	3702      	adds	r7, #2
 8009f1e:	9305      	str	r3, [sp, #20]
 8009f20:	4c2c      	ldr	r4, [pc, #176]	; (8009fd4 <_svfiprintf_r+0x1d8>)
 8009f22:	7839      	ldrb	r1, [r7, #0]
 8009f24:	2203      	movs	r2, #3
 8009f26:	4620      	mov	r0, r4
 8009f28:	f7f6 f962 	bl	80001f0 <memchr>
 8009f2c:	b138      	cbz	r0, 8009f3e <_svfiprintf_r+0x142>
 8009f2e:	2340      	movs	r3, #64	; 0x40
 8009f30:	1b00      	subs	r0, r0, r4
 8009f32:	fa03 f000 	lsl.w	r0, r3, r0
 8009f36:	9b04      	ldr	r3, [sp, #16]
 8009f38:	4303      	orrs	r3, r0
 8009f3a:	9304      	str	r3, [sp, #16]
 8009f3c:	3701      	adds	r7, #1
 8009f3e:	7839      	ldrb	r1, [r7, #0]
 8009f40:	4825      	ldr	r0, [pc, #148]	; (8009fd8 <_svfiprintf_r+0x1dc>)
 8009f42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f46:	2206      	movs	r2, #6
 8009f48:	1c7e      	adds	r6, r7, #1
 8009f4a:	f7f6 f951 	bl	80001f0 <memchr>
 8009f4e:	2800      	cmp	r0, #0
 8009f50:	d035      	beq.n	8009fbe <_svfiprintf_r+0x1c2>
 8009f52:	4b22      	ldr	r3, [pc, #136]	; (8009fdc <_svfiprintf_r+0x1e0>)
 8009f54:	b9fb      	cbnz	r3, 8009f96 <_svfiprintf_r+0x19a>
 8009f56:	9b03      	ldr	r3, [sp, #12]
 8009f58:	3307      	adds	r3, #7
 8009f5a:	f023 0307 	bic.w	r3, r3, #7
 8009f5e:	3308      	adds	r3, #8
 8009f60:	9303      	str	r3, [sp, #12]
 8009f62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f64:	444b      	add	r3, r9
 8009f66:	9309      	str	r3, [sp, #36]	; 0x24
 8009f68:	e76c      	b.n	8009e44 <_svfiprintf_r+0x48>
 8009f6a:	fb00 3202 	mla	r2, r0, r2, r3
 8009f6e:	2101      	movs	r1, #1
 8009f70:	e7a3      	b.n	8009eba <_svfiprintf_r+0xbe>
 8009f72:	2300      	movs	r3, #0
 8009f74:	9305      	str	r3, [sp, #20]
 8009f76:	4618      	mov	r0, r3
 8009f78:	240a      	movs	r4, #10
 8009f7a:	460f      	mov	r7, r1
 8009f7c:	3101      	adds	r1, #1
 8009f7e:	783a      	ldrb	r2, [r7, #0]
 8009f80:	3a30      	subs	r2, #48	; 0x30
 8009f82:	2a09      	cmp	r2, #9
 8009f84:	d903      	bls.n	8009f8e <_svfiprintf_r+0x192>
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d0ca      	beq.n	8009f20 <_svfiprintf_r+0x124>
 8009f8a:	9005      	str	r0, [sp, #20]
 8009f8c:	e7c8      	b.n	8009f20 <_svfiprintf_r+0x124>
 8009f8e:	fb04 2000 	mla	r0, r4, r0, r2
 8009f92:	2301      	movs	r3, #1
 8009f94:	e7f1      	b.n	8009f7a <_svfiprintf_r+0x17e>
 8009f96:	ab03      	add	r3, sp, #12
 8009f98:	9300      	str	r3, [sp, #0]
 8009f9a:	462a      	mov	r2, r5
 8009f9c:	4b10      	ldr	r3, [pc, #64]	; (8009fe0 <_svfiprintf_r+0x1e4>)
 8009f9e:	a904      	add	r1, sp, #16
 8009fa0:	4640      	mov	r0, r8
 8009fa2:	f3af 8000 	nop.w
 8009fa6:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009faa:	4681      	mov	r9, r0
 8009fac:	d1d9      	bne.n	8009f62 <_svfiprintf_r+0x166>
 8009fae:	89ab      	ldrh	r3, [r5, #12]
 8009fb0:	065b      	lsls	r3, r3, #25
 8009fb2:	f53f af38 	bmi.w	8009e26 <_svfiprintf_r+0x2a>
 8009fb6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009fb8:	b01d      	add	sp, #116	; 0x74
 8009fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fbe:	ab03      	add	r3, sp, #12
 8009fc0:	9300      	str	r3, [sp, #0]
 8009fc2:	462a      	mov	r2, r5
 8009fc4:	4b06      	ldr	r3, [pc, #24]	; (8009fe0 <_svfiprintf_r+0x1e4>)
 8009fc6:	a904      	add	r1, sp, #16
 8009fc8:	4640      	mov	r0, r8
 8009fca:	f000 f881 	bl	800a0d0 <_printf_i>
 8009fce:	e7ea      	b.n	8009fa6 <_svfiprintf_r+0x1aa>
 8009fd0:	0800a5fc 	.word	0x0800a5fc
 8009fd4:	0800a602 	.word	0x0800a602
 8009fd8:	0800a606 	.word	0x0800a606
 8009fdc:	00000000 	.word	0x00000000
 8009fe0:	08009d47 	.word	0x08009d47

08009fe4 <_printf_common>:
 8009fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fe8:	4691      	mov	r9, r2
 8009fea:	461f      	mov	r7, r3
 8009fec:	688a      	ldr	r2, [r1, #8]
 8009fee:	690b      	ldr	r3, [r1, #16]
 8009ff0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	bfb8      	it	lt
 8009ff8:	4613      	movlt	r3, r2
 8009ffa:	f8c9 3000 	str.w	r3, [r9]
 8009ffe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a002:	4606      	mov	r6, r0
 800a004:	460c      	mov	r4, r1
 800a006:	b112      	cbz	r2, 800a00e <_printf_common+0x2a>
 800a008:	3301      	adds	r3, #1
 800a00a:	f8c9 3000 	str.w	r3, [r9]
 800a00e:	6823      	ldr	r3, [r4, #0]
 800a010:	0699      	lsls	r1, r3, #26
 800a012:	bf42      	ittt	mi
 800a014:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a018:	3302      	addmi	r3, #2
 800a01a:	f8c9 3000 	strmi.w	r3, [r9]
 800a01e:	6825      	ldr	r5, [r4, #0]
 800a020:	f015 0506 	ands.w	r5, r5, #6
 800a024:	d107      	bne.n	800a036 <_printf_common+0x52>
 800a026:	f104 0a19 	add.w	sl, r4, #25
 800a02a:	68e3      	ldr	r3, [r4, #12]
 800a02c:	f8d9 2000 	ldr.w	r2, [r9]
 800a030:	1a9b      	subs	r3, r3, r2
 800a032:	429d      	cmp	r5, r3
 800a034:	db29      	blt.n	800a08a <_printf_common+0xa6>
 800a036:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a03a:	6822      	ldr	r2, [r4, #0]
 800a03c:	3300      	adds	r3, #0
 800a03e:	bf18      	it	ne
 800a040:	2301      	movne	r3, #1
 800a042:	0692      	lsls	r2, r2, #26
 800a044:	d42e      	bmi.n	800a0a4 <_printf_common+0xc0>
 800a046:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a04a:	4639      	mov	r1, r7
 800a04c:	4630      	mov	r0, r6
 800a04e:	47c0      	blx	r8
 800a050:	3001      	adds	r0, #1
 800a052:	d021      	beq.n	800a098 <_printf_common+0xb4>
 800a054:	6823      	ldr	r3, [r4, #0]
 800a056:	68e5      	ldr	r5, [r4, #12]
 800a058:	f8d9 2000 	ldr.w	r2, [r9]
 800a05c:	f003 0306 	and.w	r3, r3, #6
 800a060:	2b04      	cmp	r3, #4
 800a062:	bf08      	it	eq
 800a064:	1aad      	subeq	r5, r5, r2
 800a066:	68a3      	ldr	r3, [r4, #8]
 800a068:	6922      	ldr	r2, [r4, #16]
 800a06a:	bf0c      	ite	eq
 800a06c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a070:	2500      	movne	r5, #0
 800a072:	4293      	cmp	r3, r2
 800a074:	bfc4      	itt	gt
 800a076:	1a9b      	subgt	r3, r3, r2
 800a078:	18ed      	addgt	r5, r5, r3
 800a07a:	f04f 0900 	mov.w	r9, #0
 800a07e:	341a      	adds	r4, #26
 800a080:	454d      	cmp	r5, r9
 800a082:	d11b      	bne.n	800a0bc <_printf_common+0xd8>
 800a084:	2000      	movs	r0, #0
 800a086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a08a:	2301      	movs	r3, #1
 800a08c:	4652      	mov	r2, sl
 800a08e:	4639      	mov	r1, r7
 800a090:	4630      	mov	r0, r6
 800a092:	47c0      	blx	r8
 800a094:	3001      	adds	r0, #1
 800a096:	d103      	bne.n	800a0a0 <_printf_common+0xbc>
 800a098:	f04f 30ff 	mov.w	r0, #4294967295
 800a09c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0a0:	3501      	adds	r5, #1
 800a0a2:	e7c2      	b.n	800a02a <_printf_common+0x46>
 800a0a4:	18e1      	adds	r1, r4, r3
 800a0a6:	1c5a      	adds	r2, r3, #1
 800a0a8:	2030      	movs	r0, #48	; 0x30
 800a0aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a0ae:	4422      	add	r2, r4
 800a0b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a0b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a0b8:	3302      	adds	r3, #2
 800a0ba:	e7c4      	b.n	800a046 <_printf_common+0x62>
 800a0bc:	2301      	movs	r3, #1
 800a0be:	4622      	mov	r2, r4
 800a0c0:	4639      	mov	r1, r7
 800a0c2:	4630      	mov	r0, r6
 800a0c4:	47c0      	blx	r8
 800a0c6:	3001      	adds	r0, #1
 800a0c8:	d0e6      	beq.n	800a098 <_printf_common+0xb4>
 800a0ca:	f109 0901 	add.w	r9, r9, #1
 800a0ce:	e7d7      	b.n	800a080 <_printf_common+0x9c>

0800a0d0 <_printf_i>:
 800a0d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a0d4:	4617      	mov	r7, r2
 800a0d6:	7e0a      	ldrb	r2, [r1, #24]
 800a0d8:	b085      	sub	sp, #20
 800a0da:	2a6e      	cmp	r2, #110	; 0x6e
 800a0dc:	4698      	mov	r8, r3
 800a0de:	4606      	mov	r6, r0
 800a0e0:	460c      	mov	r4, r1
 800a0e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0e4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800a0e8:	f000 80bc 	beq.w	800a264 <_printf_i+0x194>
 800a0ec:	d81a      	bhi.n	800a124 <_printf_i+0x54>
 800a0ee:	2a63      	cmp	r2, #99	; 0x63
 800a0f0:	d02e      	beq.n	800a150 <_printf_i+0x80>
 800a0f2:	d80a      	bhi.n	800a10a <_printf_i+0x3a>
 800a0f4:	2a00      	cmp	r2, #0
 800a0f6:	f000 80c8 	beq.w	800a28a <_printf_i+0x1ba>
 800a0fa:	2a58      	cmp	r2, #88	; 0x58
 800a0fc:	f000 808a 	beq.w	800a214 <_printf_i+0x144>
 800a100:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a104:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800a108:	e02a      	b.n	800a160 <_printf_i+0x90>
 800a10a:	2a64      	cmp	r2, #100	; 0x64
 800a10c:	d001      	beq.n	800a112 <_printf_i+0x42>
 800a10e:	2a69      	cmp	r2, #105	; 0x69
 800a110:	d1f6      	bne.n	800a100 <_printf_i+0x30>
 800a112:	6821      	ldr	r1, [r4, #0]
 800a114:	681a      	ldr	r2, [r3, #0]
 800a116:	f011 0f80 	tst.w	r1, #128	; 0x80
 800a11a:	d023      	beq.n	800a164 <_printf_i+0x94>
 800a11c:	1d11      	adds	r1, r2, #4
 800a11e:	6019      	str	r1, [r3, #0]
 800a120:	6813      	ldr	r3, [r2, #0]
 800a122:	e027      	b.n	800a174 <_printf_i+0xa4>
 800a124:	2a73      	cmp	r2, #115	; 0x73
 800a126:	f000 80b4 	beq.w	800a292 <_printf_i+0x1c2>
 800a12a:	d808      	bhi.n	800a13e <_printf_i+0x6e>
 800a12c:	2a6f      	cmp	r2, #111	; 0x6f
 800a12e:	d02a      	beq.n	800a186 <_printf_i+0xb6>
 800a130:	2a70      	cmp	r2, #112	; 0x70
 800a132:	d1e5      	bne.n	800a100 <_printf_i+0x30>
 800a134:	680a      	ldr	r2, [r1, #0]
 800a136:	f042 0220 	orr.w	r2, r2, #32
 800a13a:	600a      	str	r2, [r1, #0]
 800a13c:	e003      	b.n	800a146 <_printf_i+0x76>
 800a13e:	2a75      	cmp	r2, #117	; 0x75
 800a140:	d021      	beq.n	800a186 <_printf_i+0xb6>
 800a142:	2a78      	cmp	r2, #120	; 0x78
 800a144:	d1dc      	bne.n	800a100 <_printf_i+0x30>
 800a146:	2278      	movs	r2, #120	; 0x78
 800a148:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800a14c:	496e      	ldr	r1, [pc, #440]	; (800a308 <_printf_i+0x238>)
 800a14e:	e064      	b.n	800a21a <_printf_i+0x14a>
 800a150:	681a      	ldr	r2, [r3, #0]
 800a152:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800a156:	1d11      	adds	r1, r2, #4
 800a158:	6019      	str	r1, [r3, #0]
 800a15a:	6813      	ldr	r3, [r2, #0]
 800a15c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a160:	2301      	movs	r3, #1
 800a162:	e0a3      	b.n	800a2ac <_printf_i+0x1dc>
 800a164:	f011 0f40 	tst.w	r1, #64	; 0x40
 800a168:	f102 0104 	add.w	r1, r2, #4
 800a16c:	6019      	str	r1, [r3, #0]
 800a16e:	d0d7      	beq.n	800a120 <_printf_i+0x50>
 800a170:	f9b2 3000 	ldrsh.w	r3, [r2]
 800a174:	2b00      	cmp	r3, #0
 800a176:	da03      	bge.n	800a180 <_printf_i+0xb0>
 800a178:	222d      	movs	r2, #45	; 0x2d
 800a17a:	425b      	negs	r3, r3
 800a17c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a180:	4962      	ldr	r1, [pc, #392]	; (800a30c <_printf_i+0x23c>)
 800a182:	220a      	movs	r2, #10
 800a184:	e017      	b.n	800a1b6 <_printf_i+0xe6>
 800a186:	6820      	ldr	r0, [r4, #0]
 800a188:	6819      	ldr	r1, [r3, #0]
 800a18a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800a18e:	d003      	beq.n	800a198 <_printf_i+0xc8>
 800a190:	1d08      	adds	r0, r1, #4
 800a192:	6018      	str	r0, [r3, #0]
 800a194:	680b      	ldr	r3, [r1, #0]
 800a196:	e006      	b.n	800a1a6 <_printf_i+0xd6>
 800a198:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a19c:	f101 0004 	add.w	r0, r1, #4
 800a1a0:	6018      	str	r0, [r3, #0]
 800a1a2:	d0f7      	beq.n	800a194 <_printf_i+0xc4>
 800a1a4:	880b      	ldrh	r3, [r1, #0]
 800a1a6:	4959      	ldr	r1, [pc, #356]	; (800a30c <_printf_i+0x23c>)
 800a1a8:	2a6f      	cmp	r2, #111	; 0x6f
 800a1aa:	bf14      	ite	ne
 800a1ac:	220a      	movne	r2, #10
 800a1ae:	2208      	moveq	r2, #8
 800a1b0:	2000      	movs	r0, #0
 800a1b2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800a1b6:	6865      	ldr	r5, [r4, #4]
 800a1b8:	60a5      	str	r5, [r4, #8]
 800a1ba:	2d00      	cmp	r5, #0
 800a1bc:	f2c0 809c 	blt.w	800a2f8 <_printf_i+0x228>
 800a1c0:	6820      	ldr	r0, [r4, #0]
 800a1c2:	f020 0004 	bic.w	r0, r0, #4
 800a1c6:	6020      	str	r0, [r4, #0]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d13f      	bne.n	800a24c <_printf_i+0x17c>
 800a1cc:	2d00      	cmp	r5, #0
 800a1ce:	f040 8095 	bne.w	800a2fc <_printf_i+0x22c>
 800a1d2:	4675      	mov	r5, lr
 800a1d4:	2a08      	cmp	r2, #8
 800a1d6:	d10b      	bne.n	800a1f0 <_printf_i+0x120>
 800a1d8:	6823      	ldr	r3, [r4, #0]
 800a1da:	07da      	lsls	r2, r3, #31
 800a1dc:	d508      	bpl.n	800a1f0 <_printf_i+0x120>
 800a1de:	6923      	ldr	r3, [r4, #16]
 800a1e0:	6862      	ldr	r2, [r4, #4]
 800a1e2:	429a      	cmp	r2, r3
 800a1e4:	bfde      	ittt	le
 800a1e6:	2330      	movle	r3, #48	; 0x30
 800a1e8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a1ec:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a1f0:	ebae 0305 	sub.w	r3, lr, r5
 800a1f4:	6123      	str	r3, [r4, #16]
 800a1f6:	f8cd 8000 	str.w	r8, [sp]
 800a1fa:	463b      	mov	r3, r7
 800a1fc:	aa03      	add	r2, sp, #12
 800a1fe:	4621      	mov	r1, r4
 800a200:	4630      	mov	r0, r6
 800a202:	f7ff feef 	bl	8009fe4 <_printf_common>
 800a206:	3001      	adds	r0, #1
 800a208:	d155      	bne.n	800a2b6 <_printf_i+0x1e6>
 800a20a:	f04f 30ff 	mov.w	r0, #4294967295
 800a20e:	b005      	add	sp, #20
 800a210:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a214:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800a218:	493c      	ldr	r1, [pc, #240]	; (800a30c <_printf_i+0x23c>)
 800a21a:	6822      	ldr	r2, [r4, #0]
 800a21c:	6818      	ldr	r0, [r3, #0]
 800a21e:	f012 0f80 	tst.w	r2, #128	; 0x80
 800a222:	f100 0504 	add.w	r5, r0, #4
 800a226:	601d      	str	r5, [r3, #0]
 800a228:	d001      	beq.n	800a22e <_printf_i+0x15e>
 800a22a:	6803      	ldr	r3, [r0, #0]
 800a22c:	e002      	b.n	800a234 <_printf_i+0x164>
 800a22e:	0655      	lsls	r5, r2, #25
 800a230:	d5fb      	bpl.n	800a22a <_printf_i+0x15a>
 800a232:	8803      	ldrh	r3, [r0, #0]
 800a234:	07d0      	lsls	r0, r2, #31
 800a236:	bf44      	itt	mi
 800a238:	f042 0220 	orrmi.w	r2, r2, #32
 800a23c:	6022      	strmi	r2, [r4, #0]
 800a23e:	b91b      	cbnz	r3, 800a248 <_printf_i+0x178>
 800a240:	6822      	ldr	r2, [r4, #0]
 800a242:	f022 0220 	bic.w	r2, r2, #32
 800a246:	6022      	str	r2, [r4, #0]
 800a248:	2210      	movs	r2, #16
 800a24a:	e7b1      	b.n	800a1b0 <_printf_i+0xe0>
 800a24c:	4675      	mov	r5, lr
 800a24e:	fbb3 f0f2 	udiv	r0, r3, r2
 800a252:	fb02 3310 	mls	r3, r2, r0, r3
 800a256:	5ccb      	ldrb	r3, [r1, r3]
 800a258:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a25c:	4603      	mov	r3, r0
 800a25e:	2800      	cmp	r0, #0
 800a260:	d1f5      	bne.n	800a24e <_printf_i+0x17e>
 800a262:	e7b7      	b.n	800a1d4 <_printf_i+0x104>
 800a264:	6808      	ldr	r0, [r1, #0]
 800a266:	681a      	ldr	r2, [r3, #0]
 800a268:	6949      	ldr	r1, [r1, #20]
 800a26a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800a26e:	d004      	beq.n	800a27a <_printf_i+0x1aa>
 800a270:	1d10      	adds	r0, r2, #4
 800a272:	6018      	str	r0, [r3, #0]
 800a274:	6813      	ldr	r3, [r2, #0]
 800a276:	6019      	str	r1, [r3, #0]
 800a278:	e007      	b.n	800a28a <_printf_i+0x1ba>
 800a27a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a27e:	f102 0004 	add.w	r0, r2, #4
 800a282:	6018      	str	r0, [r3, #0]
 800a284:	6813      	ldr	r3, [r2, #0]
 800a286:	d0f6      	beq.n	800a276 <_printf_i+0x1a6>
 800a288:	8019      	strh	r1, [r3, #0]
 800a28a:	2300      	movs	r3, #0
 800a28c:	6123      	str	r3, [r4, #16]
 800a28e:	4675      	mov	r5, lr
 800a290:	e7b1      	b.n	800a1f6 <_printf_i+0x126>
 800a292:	681a      	ldr	r2, [r3, #0]
 800a294:	1d11      	adds	r1, r2, #4
 800a296:	6019      	str	r1, [r3, #0]
 800a298:	6815      	ldr	r5, [r2, #0]
 800a29a:	6862      	ldr	r2, [r4, #4]
 800a29c:	2100      	movs	r1, #0
 800a29e:	4628      	mov	r0, r5
 800a2a0:	f7f5 ffa6 	bl	80001f0 <memchr>
 800a2a4:	b108      	cbz	r0, 800a2aa <_printf_i+0x1da>
 800a2a6:	1b40      	subs	r0, r0, r5
 800a2a8:	6060      	str	r0, [r4, #4]
 800a2aa:	6863      	ldr	r3, [r4, #4]
 800a2ac:	6123      	str	r3, [r4, #16]
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2b4:	e79f      	b.n	800a1f6 <_printf_i+0x126>
 800a2b6:	6923      	ldr	r3, [r4, #16]
 800a2b8:	462a      	mov	r2, r5
 800a2ba:	4639      	mov	r1, r7
 800a2bc:	4630      	mov	r0, r6
 800a2be:	47c0      	blx	r8
 800a2c0:	3001      	adds	r0, #1
 800a2c2:	d0a2      	beq.n	800a20a <_printf_i+0x13a>
 800a2c4:	6823      	ldr	r3, [r4, #0]
 800a2c6:	079b      	lsls	r3, r3, #30
 800a2c8:	d507      	bpl.n	800a2da <_printf_i+0x20a>
 800a2ca:	2500      	movs	r5, #0
 800a2cc:	f104 0919 	add.w	r9, r4, #25
 800a2d0:	68e3      	ldr	r3, [r4, #12]
 800a2d2:	9a03      	ldr	r2, [sp, #12]
 800a2d4:	1a9b      	subs	r3, r3, r2
 800a2d6:	429d      	cmp	r5, r3
 800a2d8:	db05      	blt.n	800a2e6 <_printf_i+0x216>
 800a2da:	68e0      	ldr	r0, [r4, #12]
 800a2dc:	9b03      	ldr	r3, [sp, #12]
 800a2de:	4298      	cmp	r0, r3
 800a2e0:	bfb8      	it	lt
 800a2e2:	4618      	movlt	r0, r3
 800a2e4:	e793      	b.n	800a20e <_printf_i+0x13e>
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	464a      	mov	r2, r9
 800a2ea:	4639      	mov	r1, r7
 800a2ec:	4630      	mov	r0, r6
 800a2ee:	47c0      	blx	r8
 800a2f0:	3001      	adds	r0, #1
 800a2f2:	d08a      	beq.n	800a20a <_printf_i+0x13a>
 800a2f4:	3501      	adds	r5, #1
 800a2f6:	e7eb      	b.n	800a2d0 <_printf_i+0x200>
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d1a7      	bne.n	800a24c <_printf_i+0x17c>
 800a2fc:	780b      	ldrb	r3, [r1, #0]
 800a2fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a302:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a306:	e765      	b.n	800a1d4 <_printf_i+0x104>
 800a308:	0800a61e 	.word	0x0800a61e
 800a30c:	0800a60d 	.word	0x0800a60d

0800a310 <memmove>:
 800a310:	4288      	cmp	r0, r1
 800a312:	b510      	push	{r4, lr}
 800a314:	eb01 0302 	add.w	r3, r1, r2
 800a318:	d803      	bhi.n	800a322 <memmove+0x12>
 800a31a:	1e42      	subs	r2, r0, #1
 800a31c:	4299      	cmp	r1, r3
 800a31e:	d10c      	bne.n	800a33a <memmove+0x2a>
 800a320:	bd10      	pop	{r4, pc}
 800a322:	4298      	cmp	r0, r3
 800a324:	d2f9      	bcs.n	800a31a <memmove+0xa>
 800a326:	1881      	adds	r1, r0, r2
 800a328:	1ad2      	subs	r2, r2, r3
 800a32a:	42d3      	cmn	r3, r2
 800a32c:	d100      	bne.n	800a330 <memmove+0x20>
 800a32e:	bd10      	pop	{r4, pc}
 800a330:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a334:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a338:	e7f7      	b.n	800a32a <memmove+0x1a>
 800a33a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a33e:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a342:	e7eb      	b.n	800a31c <memmove+0xc>

0800a344 <_free_r>:
 800a344:	b538      	push	{r3, r4, r5, lr}
 800a346:	4605      	mov	r5, r0
 800a348:	2900      	cmp	r1, #0
 800a34a:	d045      	beq.n	800a3d8 <_free_r+0x94>
 800a34c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a350:	1f0c      	subs	r4, r1, #4
 800a352:	2b00      	cmp	r3, #0
 800a354:	bfb8      	it	lt
 800a356:	18e4      	addlt	r4, r4, r3
 800a358:	f000 f8d6 	bl	800a508 <__malloc_lock>
 800a35c:	4a1f      	ldr	r2, [pc, #124]	; (800a3dc <_free_r+0x98>)
 800a35e:	6813      	ldr	r3, [r2, #0]
 800a360:	4610      	mov	r0, r2
 800a362:	b933      	cbnz	r3, 800a372 <_free_r+0x2e>
 800a364:	6063      	str	r3, [r4, #4]
 800a366:	6014      	str	r4, [r2, #0]
 800a368:	4628      	mov	r0, r5
 800a36a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a36e:	f000 b8cc 	b.w	800a50a <__malloc_unlock>
 800a372:	42a3      	cmp	r3, r4
 800a374:	d90c      	bls.n	800a390 <_free_r+0x4c>
 800a376:	6821      	ldr	r1, [r4, #0]
 800a378:	1862      	adds	r2, r4, r1
 800a37a:	4293      	cmp	r3, r2
 800a37c:	bf04      	itt	eq
 800a37e:	681a      	ldreq	r2, [r3, #0]
 800a380:	685b      	ldreq	r3, [r3, #4]
 800a382:	6063      	str	r3, [r4, #4]
 800a384:	bf04      	itt	eq
 800a386:	1852      	addeq	r2, r2, r1
 800a388:	6022      	streq	r2, [r4, #0]
 800a38a:	6004      	str	r4, [r0, #0]
 800a38c:	e7ec      	b.n	800a368 <_free_r+0x24>
 800a38e:	4613      	mov	r3, r2
 800a390:	685a      	ldr	r2, [r3, #4]
 800a392:	b10a      	cbz	r2, 800a398 <_free_r+0x54>
 800a394:	42a2      	cmp	r2, r4
 800a396:	d9fa      	bls.n	800a38e <_free_r+0x4a>
 800a398:	6819      	ldr	r1, [r3, #0]
 800a39a:	1858      	adds	r0, r3, r1
 800a39c:	42a0      	cmp	r0, r4
 800a39e:	d10b      	bne.n	800a3b8 <_free_r+0x74>
 800a3a0:	6820      	ldr	r0, [r4, #0]
 800a3a2:	4401      	add	r1, r0
 800a3a4:	1858      	adds	r0, r3, r1
 800a3a6:	4282      	cmp	r2, r0
 800a3a8:	6019      	str	r1, [r3, #0]
 800a3aa:	d1dd      	bne.n	800a368 <_free_r+0x24>
 800a3ac:	6810      	ldr	r0, [r2, #0]
 800a3ae:	6852      	ldr	r2, [r2, #4]
 800a3b0:	605a      	str	r2, [r3, #4]
 800a3b2:	4401      	add	r1, r0
 800a3b4:	6019      	str	r1, [r3, #0]
 800a3b6:	e7d7      	b.n	800a368 <_free_r+0x24>
 800a3b8:	d902      	bls.n	800a3c0 <_free_r+0x7c>
 800a3ba:	230c      	movs	r3, #12
 800a3bc:	602b      	str	r3, [r5, #0]
 800a3be:	e7d3      	b.n	800a368 <_free_r+0x24>
 800a3c0:	6820      	ldr	r0, [r4, #0]
 800a3c2:	1821      	adds	r1, r4, r0
 800a3c4:	428a      	cmp	r2, r1
 800a3c6:	bf04      	itt	eq
 800a3c8:	6811      	ldreq	r1, [r2, #0]
 800a3ca:	6852      	ldreq	r2, [r2, #4]
 800a3cc:	6062      	str	r2, [r4, #4]
 800a3ce:	bf04      	itt	eq
 800a3d0:	1809      	addeq	r1, r1, r0
 800a3d2:	6021      	streq	r1, [r4, #0]
 800a3d4:	605c      	str	r4, [r3, #4]
 800a3d6:	e7c7      	b.n	800a368 <_free_r+0x24>
 800a3d8:	bd38      	pop	{r3, r4, r5, pc}
 800a3da:	bf00      	nop
 800a3dc:	200001d4 	.word	0x200001d4

0800a3e0 <_malloc_r>:
 800a3e0:	b570      	push	{r4, r5, r6, lr}
 800a3e2:	1ccd      	adds	r5, r1, #3
 800a3e4:	f025 0503 	bic.w	r5, r5, #3
 800a3e8:	3508      	adds	r5, #8
 800a3ea:	2d0c      	cmp	r5, #12
 800a3ec:	bf38      	it	cc
 800a3ee:	250c      	movcc	r5, #12
 800a3f0:	2d00      	cmp	r5, #0
 800a3f2:	4606      	mov	r6, r0
 800a3f4:	db01      	blt.n	800a3fa <_malloc_r+0x1a>
 800a3f6:	42a9      	cmp	r1, r5
 800a3f8:	d903      	bls.n	800a402 <_malloc_r+0x22>
 800a3fa:	230c      	movs	r3, #12
 800a3fc:	6033      	str	r3, [r6, #0]
 800a3fe:	2000      	movs	r0, #0
 800a400:	bd70      	pop	{r4, r5, r6, pc}
 800a402:	f000 f881 	bl	800a508 <__malloc_lock>
 800a406:	4a23      	ldr	r2, [pc, #140]	; (800a494 <_malloc_r+0xb4>)
 800a408:	6814      	ldr	r4, [r2, #0]
 800a40a:	4621      	mov	r1, r4
 800a40c:	b991      	cbnz	r1, 800a434 <_malloc_r+0x54>
 800a40e:	4c22      	ldr	r4, [pc, #136]	; (800a498 <_malloc_r+0xb8>)
 800a410:	6823      	ldr	r3, [r4, #0]
 800a412:	b91b      	cbnz	r3, 800a41c <_malloc_r+0x3c>
 800a414:	4630      	mov	r0, r6
 800a416:	f000 f867 	bl	800a4e8 <_sbrk_r>
 800a41a:	6020      	str	r0, [r4, #0]
 800a41c:	4629      	mov	r1, r5
 800a41e:	4630      	mov	r0, r6
 800a420:	f000 f862 	bl	800a4e8 <_sbrk_r>
 800a424:	1c43      	adds	r3, r0, #1
 800a426:	d126      	bne.n	800a476 <_malloc_r+0x96>
 800a428:	230c      	movs	r3, #12
 800a42a:	6033      	str	r3, [r6, #0]
 800a42c:	4630      	mov	r0, r6
 800a42e:	f000 f86c 	bl	800a50a <__malloc_unlock>
 800a432:	e7e4      	b.n	800a3fe <_malloc_r+0x1e>
 800a434:	680b      	ldr	r3, [r1, #0]
 800a436:	1b5b      	subs	r3, r3, r5
 800a438:	d41a      	bmi.n	800a470 <_malloc_r+0x90>
 800a43a:	2b0b      	cmp	r3, #11
 800a43c:	d90f      	bls.n	800a45e <_malloc_r+0x7e>
 800a43e:	600b      	str	r3, [r1, #0]
 800a440:	50cd      	str	r5, [r1, r3]
 800a442:	18cc      	adds	r4, r1, r3
 800a444:	4630      	mov	r0, r6
 800a446:	f000 f860 	bl	800a50a <__malloc_unlock>
 800a44a:	f104 000b 	add.w	r0, r4, #11
 800a44e:	1d23      	adds	r3, r4, #4
 800a450:	f020 0007 	bic.w	r0, r0, #7
 800a454:	1ac3      	subs	r3, r0, r3
 800a456:	d01b      	beq.n	800a490 <_malloc_r+0xb0>
 800a458:	425a      	negs	r2, r3
 800a45a:	50e2      	str	r2, [r4, r3]
 800a45c:	bd70      	pop	{r4, r5, r6, pc}
 800a45e:	428c      	cmp	r4, r1
 800a460:	bf0d      	iteet	eq
 800a462:	6863      	ldreq	r3, [r4, #4]
 800a464:	684b      	ldrne	r3, [r1, #4]
 800a466:	6063      	strne	r3, [r4, #4]
 800a468:	6013      	streq	r3, [r2, #0]
 800a46a:	bf18      	it	ne
 800a46c:	460c      	movne	r4, r1
 800a46e:	e7e9      	b.n	800a444 <_malloc_r+0x64>
 800a470:	460c      	mov	r4, r1
 800a472:	6849      	ldr	r1, [r1, #4]
 800a474:	e7ca      	b.n	800a40c <_malloc_r+0x2c>
 800a476:	1cc4      	adds	r4, r0, #3
 800a478:	f024 0403 	bic.w	r4, r4, #3
 800a47c:	42a0      	cmp	r0, r4
 800a47e:	d005      	beq.n	800a48c <_malloc_r+0xac>
 800a480:	1a21      	subs	r1, r4, r0
 800a482:	4630      	mov	r0, r6
 800a484:	f000 f830 	bl	800a4e8 <_sbrk_r>
 800a488:	3001      	adds	r0, #1
 800a48a:	d0cd      	beq.n	800a428 <_malloc_r+0x48>
 800a48c:	6025      	str	r5, [r4, #0]
 800a48e:	e7d9      	b.n	800a444 <_malloc_r+0x64>
 800a490:	bd70      	pop	{r4, r5, r6, pc}
 800a492:	bf00      	nop
 800a494:	200001d4 	.word	0x200001d4
 800a498:	200001d8 	.word	0x200001d8

0800a49c <_realloc_r>:
 800a49c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a49e:	4607      	mov	r7, r0
 800a4a0:	4614      	mov	r4, r2
 800a4a2:	460e      	mov	r6, r1
 800a4a4:	b921      	cbnz	r1, 800a4b0 <_realloc_r+0x14>
 800a4a6:	4611      	mov	r1, r2
 800a4a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a4ac:	f7ff bf98 	b.w	800a3e0 <_malloc_r>
 800a4b0:	b922      	cbnz	r2, 800a4bc <_realloc_r+0x20>
 800a4b2:	f7ff ff47 	bl	800a344 <_free_r>
 800a4b6:	4625      	mov	r5, r4
 800a4b8:	4628      	mov	r0, r5
 800a4ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4bc:	f000 f826 	bl	800a50c <_malloc_usable_size_r>
 800a4c0:	4284      	cmp	r4, r0
 800a4c2:	d90f      	bls.n	800a4e4 <_realloc_r+0x48>
 800a4c4:	4621      	mov	r1, r4
 800a4c6:	4638      	mov	r0, r7
 800a4c8:	f7ff ff8a 	bl	800a3e0 <_malloc_r>
 800a4cc:	4605      	mov	r5, r0
 800a4ce:	2800      	cmp	r0, #0
 800a4d0:	d0f2      	beq.n	800a4b8 <_realloc_r+0x1c>
 800a4d2:	4631      	mov	r1, r6
 800a4d4:	4622      	mov	r2, r4
 800a4d6:	f7ff fbe9 	bl	8009cac <memcpy>
 800a4da:	4631      	mov	r1, r6
 800a4dc:	4638      	mov	r0, r7
 800a4de:	f7ff ff31 	bl	800a344 <_free_r>
 800a4e2:	e7e9      	b.n	800a4b8 <_realloc_r+0x1c>
 800a4e4:	4635      	mov	r5, r6
 800a4e6:	e7e7      	b.n	800a4b8 <_realloc_r+0x1c>

0800a4e8 <_sbrk_r>:
 800a4e8:	b538      	push	{r3, r4, r5, lr}
 800a4ea:	4c06      	ldr	r4, [pc, #24]	; (800a504 <_sbrk_r+0x1c>)
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	4605      	mov	r5, r0
 800a4f0:	4608      	mov	r0, r1
 800a4f2:	6023      	str	r3, [r4, #0]
 800a4f4:	f000 f814 	bl	800a520 <_sbrk>
 800a4f8:	1c43      	adds	r3, r0, #1
 800a4fa:	d102      	bne.n	800a502 <_sbrk_r+0x1a>
 800a4fc:	6823      	ldr	r3, [r4, #0]
 800a4fe:	b103      	cbz	r3, 800a502 <_sbrk_r+0x1a>
 800a500:	602b      	str	r3, [r5, #0]
 800a502:	bd38      	pop	{r3, r4, r5, pc}
 800a504:	200013ec 	.word	0x200013ec

0800a508 <__malloc_lock>:
 800a508:	4770      	bx	lr

0800a50a <__malloc_unlock>:
 800a50a:	4770      	bx	lr

0800a50c <_malloc_usable_size_r>:
 800a50c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800a510:	2800      	cmp	r0, #0
 800a512:	f1a0 0004 	sub.w	r0, r0, #4
 800a516:	bfbc      	itt	lt
 800a518:	580b      	ldrlt	r3, [r1, r0]
 800a51a:	18c0      	addlt	r0, r0, r3
 800a51c:	4770      	bx	lr
	...

0800a520 <_sbrk>:
 800a520:	4b04      	ldr	r3, [pc, #16]	; (800a534 <_sbrk+0x14>)
 800a522:	6819      	ldr	r1, [r3, #0]
 800a524:	4602      	mov	r2, r0
 800a526:	b909      	cbnz	r1, 800a52c <_sbrk+0xc>
 800a528:	4903      	ldr	r1, [pc, #12]	; (800a538 <_sbrk+0x18>)
 800a52a:	6019      	str	r1, [r3, #0]
 800a52c:	6818      	ldr	r0, [r3, #0]
 800a52e:	4402      	add	r2, r0
 800a530:	601a      	str	r2, [r3, #0]
 800a532:	4770      	bx	lr
 800a534:	200001dc 	.word	0x200001dc
 800a538:	200013f0 	.word	0x200013f0

0800a53c <_init>:
 800a53c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a53e:	bf00      	nop
 800a540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a542:	bc08      	pop	{r3}
 800a544:	469e      	mov	lr, r3
 800a546:	4770      	bx	lr

0800a548 <_fini>:
 800a548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a54a:	bf00      	nop
 800a54c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a54e:	bc08      	pop	{r3}
 800a550:	469e      	mov	lr, r3
 800a552:	4770      	bx	lr
