Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Wed Mar 26 16:40:46 2014
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file testtubii_v1_0_utilization_placed.rpt -pb testtubii_v1_0_utilization_placed.pb
| Design       : testtubii_v1_0
| Device       : xc7z010
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GTX Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Loced | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  237 |     0 |     17600 |  1.34 |
|   LUT as Logic          |  237 |     0 |     17600 |  1.34 |
|   LUT as Memory         |    0 |     0 |      6000 |  0.00 |
| Slice Registers         |  169 |     0 |     35200 |  0.48 |
|   Register as Flip Flop |  169 |     0 |     35200 |  0.48 |
|   Register as Latch     |    0 |     0 |     35200 |  0.00 |
| F7 Muxes                |    0 |     0 |      8800 |  0.00 |
| F8 Muxes                |    0 |     0 |      4400 |  0.00 |
+-------------------------+------+-------+-----------+-------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------------------------+---------+-------+-----------+-------+
|                          Site Type                          |   Used  | Loced | Available | Util% |
+-------------------------------------------------------------+---------+-------+-----------+-------+
| Slice                                                       |      77 |     0 |      4400 |  1.75 |
| LUT as Logic                                                |     237 |     0 |     17600 |  1.34 |
|   using O5 output only                                      |       0 |       |           |       |
|   using O6 output only                                      |     231 |       |           |       |
|   using O5 and O6                                           |       6 |       |           |       |
| LUT as Memory                                               |       0 |     0 |      6000 |  0.00 |
|   LUT as Distributed RAM                                    |       0 |     0 |           |       |
|   LUT as Shift Register                                     |       0 |     0 |           |       |
| LUT Flip Flop Pairs                                         |     237 |     0 |     17600 |  1.34 |
|   fully used LUT-FF pairs                                   |     167 |       |           |       |
|   LUT-FF pairs with unused LUT                              |       0 |       |           |       |
|   LUT-FF pairs with unused Flip Flop                        |      70 |       |           |       |
| Unique Control Sets                                         |       2 |       |           |       |
| Minimum number of registers lost to control set restriction | 7(Lost) |       |           |       |
+-------------------------------------------------------------+---------+-------+-----------+-------+


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Loced | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        60 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        60 |  0.00 |
|   RAMB18       |    0 |     0 |       120 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Loced | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        80 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   88 |     0 |       100 | 88.00 |
|   IOB Master Pads           |   42 |       |           |       |
|   IOB Slave Pads            |   43 |       |           |       |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| IBUFGDS                     |    0 |     0 |        96 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         2 |  0.00 |
| IN_FIFO                     |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         2 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |         8 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |         8 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       100 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |         0 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         0 |  0.00 |
| ILOGIC                      |    0 |     0 |       100 |  0.00 |
| OLOGIC                      |    0 |     0 |       100 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.12 |
| BUFIO      |    0 |     0 |         8 |  0.00 |
| MMCME2_ADV |    0 |     0 |         2 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         2 |  0.00 |
| BUFMRCE    |    0 |     0 |         4 |  0.00 |
| BUFHCE     |    0 |     0 |        48 |  0.00 |
| BUFR       |    0 |     0 |         8 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+
| Ref Name | Used |
+----------+------+
| LUT6     |  192 |
| FDRE     |  167 |
| IBUF     |   47 |
| OBUF     |   41 |
| LUT2     |   40 |
| CARRY4   |    8 |
| LUT4     |    6 |
| LUT5     |    3 |
| FDSE     |    2 |
| LUT3     |    1 |
| LUT1     |    1 |
| BUFG     |    1 |
+----------+------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


