#include <stdlib.h>
#include <assert.h>
#include <fcntl.h>
#include <limits.h>
#include <unistd.h>
#include <stdbool.h>

#include "logging.h"
#include "miner.h"
#include "util.h"

#include "spi-context.h"
#include "A6_inno.h"
#include "A6_inno_cmd.h"
#include "A6_inno_clock.h"
#include "A6_inno_gpio.h"
#include "A6_inno_fan.h"


#define MUL_COEF 1.23
extern struct spi_ctx *spi[ASIC_CHAIN_NUM];
extern struct A1_chain *chain[ASIC_CHAIN_NUM];
static const float inno_vsadc_table[] = {
    0.85308,
    0.84808,
    0.84317,
    0.83808,
    0.83308,
    0.828,
    0.823,
    0.81792,
    0.81283,
    0.80783,
    0.80267,
    0.79767,
    0.79258,
    0.78758,
    0.7825,
    0.7775,
    0.7725,
    0.7675,
    0.76242,
    0.75742,
    0.75242,
    0.74742,
    0.74233,
    0.73733,
    0.73225,
    0.72733,
    0.72233,
    0.71725,
    0.71233,
    0.70733,
    0.70233,
    0.69725,
};

int opt_diff=15;

static const uint8_t difficult_Tbl[26][4] = {
    {0x1e, 0xff, 0xff, 0xff},   // 1
    {0x1e, 0x7f, 0xff, 0xff},   // 2
    {0x1e, 0x3f, 0xff, 0xff},   // 4
    {0x1e, 0x1f, 0xff, 0xff},   // 8
    {0x1e, 0x0f, 0xff, 0xff},   // 16
    {0x1e, 0x07, 0xff, 0xff},   // 32
    {0x1e, 0x03, 0xff, 0xff},   // 64 
    {0x1e, 0x01, 0xff, 0xff},   // 128
    {0x1e, 0x00, 0xff, 0xff},   // 256
    {0x1e, 0x00, 0x7f, 0xff},   // 512
    {0x1e, 0x00, 0x3f, 0xff},   // 1024
    {0x1e, 0x00, 0x1f, 0xff},   // 2048
    {0x1e, 0x00, 0x0f, 0xff},   // 4096
    {0x1e, 0x00, 0x07, 0xff},   // 8192
    {0x1e, 0x00, 0x03, 0xff},   // 16384
    {0x1e, 0x00, 0x01, 0xff},   // 32768
    {0x1e, 0x00, 0x00, 0xff},   // 65536
    {0x1e, 0x00, 0x00, 0x7f},   // 131072
    {0x1e, 0x00, 0x00, 0x3f},   // 262144
    {0x1e, 0x00, 0x00, 0x1f},   // 524288
    {0x1e, 0x00, 0x00, 0x0f},   // 1048576
};

#if  1  //add by lzl 20180615
const uint8_t g_pll_regs[PLL_LV_NUM][12] = 
{
    {0x02, 0x50, 0x40, 0xc2, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //120 MHz
    {0x02, 0x53, 0x40, 0xc2, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //125 MHz
    {0x02, 0x56, 0x40, 0xc2, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //129 MHz
    {0x02, 0x5d, 0x40, 0xc2, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //140 MHz
    {0x02, 0x35, 0x40, 0x82, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //159 MHz
    {0x02, 0x39, 0x40, 0x82, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //171 MHz
    {0x02, 0x3c, 0x40, 0x82, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //180 MHz
    {0x02, 0x3f, 0x40, 0x82, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //189 MHz
    {0x02, 0x43, 0x40, 0x82, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //201 MHz
    {0x02, 0x46, 0x40, 0x82, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //210 MHz
    {0x02, 0x49, 0x40, 0x82, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //219 MHz
    {0x02, 0x4d, 0x40, 0x82, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //231 MHz
    {0x02, 0x50, 0x40, 0x82, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //240 MHz
    {0x02, 0x53, 0x40, 0x82, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //249 MHz
    {0x02, 0x57, 0x40, 0x82, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //261 MHz
    {0x02, 0x5a, 0x40, 0x82, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //270 MHz
    {0x02, 0x5d, 0x40, 0x82, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //279 MHz
    {0x02, 0x61, 0x40, 0x82, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //291 MHz
    {0x02, 0x32, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //300 MHz
    {0x02, 0x34, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //312 MHz
    {0x02, 0x35, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //318 MHz
    {0x02, 0x37, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //330 MHz
    {0x02, 0x39, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //342 MHz
    {0x02, 0x3a, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //348 MHz
    {0x02, 0x3c, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //360 MHz
    {0x02, 0x3e, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //372 MHz
    {0x02, 0x3f, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //378 MHz
    {0x02, 0x41, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //390 MHz
    {0x02, 0x43, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //402 MHz
    {0x02, 0x44, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //408 MHz
    {0x02, 0x46, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //420 MHz
    {0x02, 0x48, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //432 MHz
    {0x02, 0x49, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //438 MHz
    {0x02, 0x4b, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //450 MHz
    {0x02, 0x4d, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //462 MHz
    {0x02, 0x4e, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //468 MHz
    {0x02, 0x50, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //480 MHz
    {0x02, 0x52, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //492 MHz
    {0x02, 0x53, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //498 MHz
    {0x02, 0x55, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //510 MHz
    {0x02, 0x57, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //522 MHz
    {0x02, 0x58, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //528 MHz
    {0x02, 0x5a, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //540 MHz
    {0x02, 0x5c, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //552 MHz
    {0x02, 0x5d, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //558 MHz
    {0x02, 0x5f, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //570 MHz
    {0x02, 0x61, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //582 MHz
    {0x02, 0x62, 0x40, 0x42, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //588 MHz
    {0x02, 0x32, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x24, 0xff, 0xff},  //600 MHz
    {0x02, 0x33, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //612 MHz
    {0x02, 0x34, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //624 MHz
    {0x04, 0x69, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //630 MHz
    {0x02, 0x35, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //636 MHz
    {0x02, 0x36, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //648 MHz
    {0x02, 0x37, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //660 MHz
    {0x02, 0x38, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //672 MHz
    {0x02, 0x39, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //684 MHz
    {0x04, 0x73, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //690 MHz
    {0x02, 0x3a, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //696 MHz
    {0x02, 0x3b, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //708 MHz
    {0x02, 0x3c, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //720 MHz
    {0x02, 0x3d, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //732 MHz
    {0x02, 0x3e, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //744 MHz
    {0x04, 0x7d, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //750 MHz
    {0x02, 0x3f, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //756 MHz
    {0x02, 0x40, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //768 MHz
    {0x02, 0x41, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //780 MHz
    {0x02, 0x42, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //792 MHz
    {0x02, 0x43, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //804 MHz
    {0x04, 0x87, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //810 MHz
    {0x02, 0x44, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //816 MHz
    {0x02, 0x45, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //828 MHz
    {0x02, 0x46, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //840 MHz
    {0x02, 0x47, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //852 MHz
    {0x02, 0x48, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //864 MHz
    {0x04, 0x91, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //870 MHz
    {0x02, 0x49, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //876 MHz
    {0x02, 0x4a, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //888 MHz
    {0x02, 0x4b, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //900 MHz
    {0x02, 0x4c, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //912 MHz
    {0x02, 0x4d, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //924 MHz
    {0x04, 0x9b, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //930 MHz
    {0x02, 0x4e, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //936 MHz
    {0x02, 0x4f, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //948 MHz
    {0x02, 0x50, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //960 MHz
    {0x02, 0x51, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //972 MHz
    {0x02, 0x52, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //984 MHz
    {0x04, 0xa5, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //990 MHz
    {0x02, 0x53, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //996 MHz
    {0x02, 0x54, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1008 MHz
    {0x02, 0x55, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1020 MHz
    {0x02, 0x56, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1032 MHz
    {0x02, 0x57, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1044 MHz
    {0x04, 0xaf, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1050 MHz
    {0x02, 0x58, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1056 MHz
    {0x02, 0x59, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1068 MHz
    {0x02, 0x5a, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1080 MHz
    {0x02, 0x5b, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1092 MHz
    {0x02, 0x5c, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1104 MHz
    {0x04, 0xb9, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1110 MHz
    {0x02, 0x5d, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1116 MHz
    {0x02, 0x5e, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1128 MHz
    {0x02, 0x5f, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1140 MHz
    {0x02, 0x60, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1152 MHz
    {0x02, 0x61, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1164 MHz
    {0x04, 0xc3, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1170 MHz
    {0x02, 0x62, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1176 MHz
    {0x02, 0x63, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1188 MHz
    {0x02, 0x64, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1200 MHz
    {0x02, 0x65, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1212 MHz
    {0x02, 0x66, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1224 MHz
    {0x02, 0x67, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1236 MHz
    {0x02, 0x68, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1248 MHz
    {0x02, 0x69, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1260 MHz
    {0x02, 0x6a, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1272 MHz
    {0x02, 0x6b, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1284 MHz
    {0x02, 0x6c, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1296 MHz
    {0x02, 0x6d, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1308 MHz
    {0x02, 0x6e, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1320 MHz
    {0x02, 0x6f, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1332 MHz
    {0x02, 0x70, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1344 MHz
    {0x02, 0x71, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1356 MHz
    {0x02, 0x72, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1368 MHz
    {0x02, 0x73, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1380 MHz
    {0x02, 0x74, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1392 MHz
    {0x02, 0x75, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1404 MHz
    {0x02, 0x76, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1416 MHz
    {0x02, 0x77, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1428 MHz
    {0x02, 0x78, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1440 MHz
    {0x02, 0x79, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1452 MHz
    {0x02, 0x7a, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1464 MHz
    {0x02, 0x7b, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1476 MHz
    {0x02, 0x7c, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1488 MHz
    {0x02, 0x7d, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1500 MHz
    {0x02, 0x7e, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1512 MHz
    {0x02, 0x7f, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1524 MHz
    {0x02, 0x80, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1536 MHz
    {0x02, 0x81, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1548 MHz
    {0x02, 0x82, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1560 MHz
    {0x02, 0x83, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1572 MHz
    {0x02, 0x84, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff},  //1584 MHz
    {0x02, 0x85, 0x40, 0x02, 0x00, 0x00, 0x80, 0xa0, 0x00, 0x20, 0xff, 0xff}   //1596 MHz
};
#else
const uint8_t g_pll_regs[PLL_LV_NUM][REG_LENGTH] =
{
	{0x02, 0x50, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 120MHz
	{0x02, 0x51, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 121MHz
	{0x02, 0x52, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 123MHz
	{0x02, 0x53, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 124MHz
	{0x02, 0x54, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 126MHz
	{0x02, 0x55, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 127MHz
	{0x02, 0x56, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 129MHz
	{0x02, 0x57, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 130MHz
	{0x02, 0x58, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 132MHz
	{0x02, 0x59, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 133MHz
	{0x02, 0x5a, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 135MHz
	{0x02, 0x5b, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 136MHz
	{0x02, 0x5c, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 138MHz
	{0x02, 0x5d, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 139MHz
	{0x02, 0x5e, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 141MHz
	{0x02, 0x5f, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 142MHz
	{0x02, 0x60, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 144MHz
	{0x02, 0x61, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 145MHz
	{0x02, 0x62, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 147MHz
	{0x02, 0x63, 0x40, 0xc2, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 148MHz
	{0x02, 0x32, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 150MHz
	{0x02, 0x33, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 153MHz
	{0x02, 0x34, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 156MHz
	{0x02, 0x35, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 159MHz
	{0x02, 0x36, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 162MHz
	{0x02, 0x37, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 165MHz
	{0x02, 0x38, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 168MHz
	{0x02, 0x39, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 171MHz
	{0x02, 0x3a, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 174MHz
	{0x02, 0x3b, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 177MHz
	{0x02, 0x3c, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 180MHz
	{0x02, 0x3d, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 183MHz
	{0x02, 0x3e, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 186MHz
	{0x02, 0x3f, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 189MHz
	{0x02, 0x40, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 192MHz
	{0x02, 0x41, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 195MHz
	{0x02, 0x42, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 198MHz
	{0x02, 0x43, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 201MHz
	{0x02, 0x44, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 204MHz
	{0x02, 0x45, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 207MHz
	{0x02, 0x46, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 210MHz
	{0x02, 0x47, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 213MHz
	{0x02, 0x48, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 216MHz
	{0x02, 0x49, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 219MHz
	{0x02, 0x4a, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 222MHz
	{0x02, 0x4b, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 225MHz
	{0x02, 0x4c, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 228MHz
	{0x02, 0x4d, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 231MHz
	{0x02, 0x4e, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 234MHz
	{0x02, 0x4f, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 237MHz
	{0x04, 0xa0, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 240MHz
	{0x04, 0xa1, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 241MHz
	{0x04, 0xa2, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 243MHz
	{0x04, 0xa3, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 244MHz
	{0x04, 0xa4, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 246MHz
	{0x04, 0xa5, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 247MHz
	{0x04, 0xa6, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 249MHz
	{0x04, 0xa7, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 250MHz
	{0x04, 0xa8, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 252MHz
	{0x04, 0xa9, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 253MHz
	{0x04, 0xaa, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 255MHz
	{0x04, 0xab, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 256MHz
	{0x04, 0xac, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 258MHz
	{0x04, 0xad, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 259MHz
	{0x04, 0xae, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 261MHz
	{0x04, 0xaf, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 262MHz
	{0x04, 0xb0, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 264MHz
	{0x04, 0xb1, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 265MHz
	{0x04, 0xb2, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 267MHz
	{0x04, 0xb3, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 268MHz
	{0x04, 0xb4, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 270MHz
	{0x04, 0xb5, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 271MHz
	{0x04, 0xb6, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 273MHz
	{0x04, 0xb7, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 274MHz
	{0x04, 0xb8, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 276MHz
	{0x04, 0xb9, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 277MHz
	{0x04, 0xba, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 279MHz
	{0x04, 0xbb, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 280MHz
	{0x04, 0xbc, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 282MHz
	{0x04, 0xbd, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 283MHz
	{0x04, 0xbe, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 285MHz
	{0x04, 0xbf, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 286MHz
	{0x04, 0xc0, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 288MHz
	{0x04, 0xc1, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 289MHz
	{0x04, 0xc2, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 291MHz
	{0x04, 0xc3, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 292MHz
	{0x04, 0xc4, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 294MHz
	{0x04, 0xc5, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 295MHz
	{0x04, 0xc6, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 297MHz
	{0x04, 0xc7, 0x40, 0x82, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 298MHz
	{0x04, 0x64, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 300MHz
	{0x04, 0x65, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 303MHz
	{0x04, 0x66, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 306MHz
	{0x04, 0x67, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 309MHz
	{0x04, 0x68, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 312MHz
	{0x04, 0x69, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 315MHz
	{0x04, 0x6a, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 318MHz
	{0x04, 0x6b, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 321MHz
	{0x04, 0x6c, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 324MHz
	{0x04, 0x6d, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 327MHz
	{0x04, 0x6e, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 330MHz
	{0x04, 0x6f, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 333MHz
	{0x04, 0x70, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 336MHz
	{0x04, 0x71, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 339MHz
	{0x04, 0x72, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 342MHz
	{0x04, 0x73, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 345MHz
	{0x04, 0x74, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 348MHz
	{0x04, 0x75, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 351MHz
	{0x04, 0x76, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 354MHz
	{0x04, 0x77, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 357MHz
	{0x04, 0x78, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 360MHz
	{0x04, 0x79, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 363MHz
	{0x04, 0x7a, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 366MHz
	{0x04, 0x7b, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 369MHz
	{0x04, 0x7c, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 372MHz
	{0x04, 0x7d, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 375MHz
	{0x04, 0x7e, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 378MHz
	{0x04, 0x7f, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 381MHz
	{0x04, 0x80, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 384MHz
	{0x04, 0x81, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 387MHz
	{0x04, 0x82, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 390MHz
	{0x04, 0x83, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 393MHz
	{0x04, 0x84, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 396MHz
	{0x04, 0x85, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 399MHz
	{0x04, 0x86, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 402MHz
	{0x04, 0x87, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 405MHz
	{0x04, 0x88, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 408MHz
	{0x04, 0x89, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 411MHz
	{0x04, 0x8a, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 414MHz
	{0x04, 0x8b, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 417MHz
	{0x04, 0x8c, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 420MHz
	{0x04, 0x8d, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 423MHz
	{0x04, 0x8e, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 426MHz
	{0x04, 0x8f, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 429MHz
	{0x04, 0x90, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 432MHz
	{0x04, 0x91, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 435MHz
	{0x04, 0x92, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 438MHz
	{0x04, 0x93, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 441MHz
	{0x04, 0x94, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 444MHz
	{0x04, 0x95, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 447MHz
	{0x04, 0x96, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 450MHz
	{0x04, 0x97, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 453MHz
	{0x04, 0x98, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 456MHz
	{0x04, 0x99, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 459MHz
	{0x04, 0x9a, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 462MHz
	{0x04, 0x9b, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 465MHz
	{0x04, 0x9c, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 468MHz
	{0x04, 0x9d, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 471MHz
	{0x04, 0x9e, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 474MHz
	{0x04, 0x9f, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 477MHz
	{0x04, 0xa0, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 480MHz
	{0x04, 0xa1, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 483MHz
	{0x04, 0xa2, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 486MHz
	{0x04, 0xa3, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 489MHz
	{0x04, 0xa4, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 492MHz
	{0x04, 0xa5, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 495MHz
	{0x04, 0xa6, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 498MHz
	{0x04, 0xa7, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 501MHz
	{0x04, 0xa8, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 504MHz
	{0x04, 0xa9, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 507MHz
	{0x04, 0xaa, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 510MHz
	{0x04, 0xab, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 513MHz
	{0x04, 0xac, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 516MHz
	{0x04, 0xad, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 519MHz
	{0x04, 0xae, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 522MHz
	{0x04, 0xaf, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 525MHz
	{0x04, 0xb0, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 528MHz
	{0x04, 0xb1, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 531MHz
	{0x04, 0xb2, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 534MHz
	{0x04, 0xb3, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 537MHz
	{0x04, 0xb4, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 540MHz
	{0x04, 0xb5, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 543MHz
	{0x04, 0xb6, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 546MHz
	{0x04, 0xb7, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x24, 0x00, 0x00},	 // 549MHz
	{0x04, 0xb8, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 552MHz
	{0x04, 0xb9, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 555MHz
	{0x04, 0xba, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 558MHz
	{0x04, 0xbb, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 561MHz
	{0x04, 0xbc, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 564MHz
	{0x04, 0xbd, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 567MHz
	{0x04, 0xbe, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 570MHz
	{0x04, 0xbf, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 573MHz
	{0x04, 0xc0, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 576MHz
	{0x04, 0xc1, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 579MHz
	{0x04, 0xc2, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 582MHz
	{0x04, 0xc3, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 585MHz
	{0x04, 0xc4, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 588MHz
	{0x04, 0xc5, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 591MHz
	{0x04, 0xc6, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 594MHz
	{0x04, 0xc7, 0x40, 0x42, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 597MHz
	{0x04, 0x64, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 600MHz
	{0x04, 0x65, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 606MHz
	{0x04, 0x66, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 612MHz
	{0x04, 0x67, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 618MHz
	{0x04, 0x68, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 624MHz
	{0x04, 0x69, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 630MHz
	{0x04, 0x6a, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 636MHz
	{0x04, 0x6b, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 642MHz
	{0x04, 0x6c, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 648MHz
	{0x04, 0x6d, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 654MHz
	{0x04, 0x6e, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 660MHz
	{0x04, 0x6f, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 666MHz
	{0x04, 0x70, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 672MHz
	{0x04, 0x71, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 678MHz
	{0x04, 0x72, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 684MHz
	{0x04, 0x73, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 690MHz
	{0x04, 0x74, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 696MHz
	{0x04, 0x75, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 702MHz
	{0x04, 0x76, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 708MHz
	{0x04, 0x77, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 714MHz
	{0x04, 0x78, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 720MHz
	{0x04, 0x79, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 726MHz
	{0x04, 0x7a, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 732MHz
	{0x04, 0x7b, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 738MHz
	{0x04, 0x7c, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 744MHz
	{0x04, 0x7d, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 750MHz
	{0x04, 0x7e, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 756MHz
	{0x04, 0x7f, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 762MHz
	{0x04, 0x80, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 768MHz
	{0x04, 0x81, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 774MHz
	{0x04, 0x82, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 780MHz
	{0x04, 0x83, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 786MHz
	{0x04, 0x84, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 792MHz
	{0x04, 0x85, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 798MHz
	{0x04, 0x86, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 804MHz
	{0x04, 0x87, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 810MHz
	{0x04, 0x88, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 816MHz
	{0x04, 0x89, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 822MHz
	{0x04, 0x8a, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 828MHz
	{0x04, 0x8b, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 834MHz
	{0x04, 0x8c, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 840MHz
	{0x04, 0x8d, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 846MHz
	{0x04, 0x8e, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 852MHz
	{0x04, 0x8f, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 858MHz
	{0x04, 0x90, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 864MHz
	{0x04, 0x91, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 870MHz
	{0x04, 0x92, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 876MHz
	{0x04, 0x93, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 882MHz
	{0x04, 0x94, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 888MHz
	{0x04, 0x95, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 894MHz
	{0x04, 0x96, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 900MHz
	{0x04, 0x97, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 906MHz
	{0x04, 0x98, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 912MHz
	{0x04, 0x99, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 918MHz
	{0x04, 0x9a, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 924MHz
	{0x04, 0x9b, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 930MHz
	{0x04, 0x9c, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 936MHz
	{0x04, 0x9d, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 942MHz
	{0x04, 0x9e, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 948MHz
	{0x04, 0x9f, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 954MHz
	{0x04, 0xa0, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 960MHz
	{0x04, 0xa1, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 966MHz
	{0x04, 0xa2, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 972MHz
	{0x04, 0xa3, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 978MHz
	{0x04, 0xa4, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 984MHz
	{0x04, 0xa5, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 990MHz
	{0x04, 0xa6, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 996MHz
	{0x04, 0xa7, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1002MHz
	{0x04, 0xa8, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1008MHz
	{0x04, 0xa9, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1014MHz
	{0x04, 0xaa, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1020MHz
	{0x04, 0xab, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1026MHz
	{0x04, 0xac, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1032MHz
	{0x04, 0xad, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1038MHz
	{0x04, 0xae, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1044MHz
	{0x04, 0xaf, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1050MHz
	{0x04, 0xb0, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1056MHz
	{0x04, 0xb1, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1062MHz
	{0x04, 0xb2, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1068MHz
	{0x04, 0xb3, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1074MHz
	{0x04, 0xb4, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1080MHz
	{0x04, 0xb5, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1086MHz
	{0x04, 0xb6, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1092MHz
	{0x04, 0xb7, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1098MHz
	{0x04, 0xb8, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1104MHz
	{0x04, 0xb9, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1110MHz
	{0x04, 0xba, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1116MHz
	{0x04, 0xbb, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1122MHz
	{0x04, 0xbc, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1128MHz
	{0x04, 0xbd, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1134MHz
	{0x04, 0xbe, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1140MHz
	{0x04, 0xbf, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1146MHz
	{0x04, 0xc0, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1152MHz
	{0x04, 0xc1, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1158MHz
	{0x04, 0xc2, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1164MHz
	{0x04, 0xc3, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1170MHz
	{0x04, 0xc4, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1176MHz
	{0x04, 0xc5, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1182MHz
	{0x04, 0xc6, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1188MHz
	{0x04, 0xc7, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1194MHz
	{0x02, 0x64, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1200MHz
	{0x02, 0x65, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1212MHz
	{0x02, 0x66, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1224MHz
	{0x02, 0x67, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1236MHz
	{0x02, 0x68, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1248MHz
	{0x02, 0x69, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1260MHz
	{0x02, 0x6a, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1272MHz
	{0x02, 0x6b, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1284MHz
	{0x02, 0x6c, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1296MHz
	{0x02, 0x6d, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1308MHz
	{0x02, 0x6e, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1320MHz
	{0x02, 0x6f, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1332MHz
	{0x02, 0x70, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1344MHz
	{0x02, 0x71, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1356MHz
	{0x02, 0x72, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1368MHz
	{0x02, 0x73, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1380MHz
	{0x02, 0x74, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1392MHz
	{0x02, 0x75, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1404MHz
	{0x02, 0x76, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1416MHz
	{0x02, 0x77, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1428MHz
	{0x02, 0x78, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1440MHz
	{0x02, 0x79, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1452MHz
	{0x02, 0x7a, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1464MHz
	{0x02, 0x7b, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1476MHz
	{0x02, 0x7c, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1488MHz
	{0x02, 0x7d, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1500MHz
	{0x02, 0x7e, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1512MHz
	{0x02, 0x7f, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1524MHz
	{0x02, 0x80, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1536MHz
	{0x02, 0x81, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1548MHz
	{0x02, 0x82, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1560MHz
	{0x02, 0x83, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1572MHz
	{0x02, 0x84, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1584MHz
	{0x02, 0x85, 0x40, 0x02, 0x00, 0x00, 0x00, 0xa0, 0x00, 0x20, 0x00, 0x00},	 // 1596MHz
};

#endif

extern uint8_t A1Pll1;
extern uint8_t A1Pll2;
extern uint8_t A1Pll3;
extern uint8_t A1Pll4;
extern uint8_t A1Pll5;
extern uint8_t A1Pll6;

static void rev(unsigned char *s, size_t l)
{
    size_t i, j;
    unsigned char t;

    for (i = 0, j = l - 1; i < j; i++, j--) {
        t = s[i];
        s[i] = s[j];
        s[j] = t;
    }
}

uint32_t get_diff(double diff)
{
    uint32_t n_bits;
    int shift = 31;
    double f = (double)(0x0000ffff / diff);
    while(f < (double)0x00008000)
    {
        shift--;
        f *= 256.0;
    }
    while(f >= (double)0x00008000)
    {
        shift++;
        f /= 256.0;
    }
    n_bits = (int) f + (shift << 24);

    return n_bits;
    
}

uint8_t *create_job(uint8_t chip_id, uint8_t job_id, struct work *work)
{
    unsigned char *wdata = work->data;
    double sdiff = work->sdiff;
    uint8_t tmp_buf[JOB_LENGTH];
    uint16_t crc;
    uint8_t i;
    uint32_t nbits;
            
    static uint8_t job[JOB_LENGTH] = {
        /* command */
        0x00, 0x00,
        /* wdata 63 to 0 */
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        /* start nonce */
        0x00, 0x00, 0x00, 0x00,
        /* wdata 75 to 64 */
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00,
        /* difficulty */
        0x00, 0x00, 0x00, 0x00,
        /* end nonce */
        0x00, 0x00, 0x00, 0x00,
//      /* crc data */
        0x00, 0x00
    };
    
    uint8_t data63to0[64];
    uint8_t data75to64[12];
    uint8_t diff[4] = {0x1e, 0x03, 0xff, 0xff};
    uint8_t startnonce[4] = {0x00, 0x00, 0x00, 0x00};   
    uint8_t endnonce[4] = {0x00, 0x40, 0x00, 0x00}; // 10s

    memcpy(data63to0, wdata, 64);
    memcpy(data75to64, wdata+64, 12);

/*                                  
    if(sdiff > 1048575.0)
        memcpy(diff, difficult_Tbl[20], 4);                             
    else if(sdiff > 524287.0)
        memcpy(diff, difficult_Tbl[19], 4);                             
    else if(sdiff > 262143.0)
        memcpy(diff, difficult_Tbl[18], 4);
    else if(sdiff > 131071.0)
        memcpy(diff, difficult_Tbl[17], 4);                             
    else if(sdiff > 65535.0)
        memcpy(diff, difficult_Tbl[16], 4);
    else if(sdiff > 32767.0)
            memcpy(diff, difficult_Tbl[15], 4);
    else if(sdiff > 16383.0)
            memcpy(diff, difficult_Tbl[14], 4);
    else if(sdiff > 8191.0)
            memcpy(diff, difficult_Tbl[13], 4);
    else if(sdiff > 4095.0)
                memcpy(diff, difficult_Tbl[12], 4);
    else if(sdiff > 2047.0)
        memcpy(diff, difficult_Tbl[11], 4);
    else if(sdiff > 1023.0)
        memcpy(diff, difficult_Tbl[10], 4);
    else if(sdiff > 511.0)
        memcpy(diff, difficult_Tbl[9], 4);
    else if(sdiff > 255.0)
        memcpy(diff, difficult_Tbl[8], 4);
    else {
        if(opt_diff>=1&&opt_diff<=8)
        {
            diffIdx=opt_diff-1;
            memcpy(diff, difficult_Tbl[diffIdx], 4);
        }
        else
        {
            memcpy(diff, difficult_Tbl[7], 4);
        }
    }
*/

    nbits = get_diff(sdiff);
    diff[0] = (uint8_t) (nbits >> 24);
    diff[1] = (uint8_t) (nbits >> 16);
    diff[2] = (uint8_t) (nbits >> 8);
    diff[3] = (uint8_t) (nbits >> 0);

    startnonce[0]=0x00;
    startnonce[1]=0x00;
    startnonce[2]=0x00;
    startnonce[3]=0x00;
    
    endnonce[0]=0x05;
    endnonce[1]=0xff;
    endnonce[2]=0xff;
    endnonce[3]=0xff;

    rev(data63to0, 64);
    rev(startnonce, 4);
    rev(data75to64, 12);
    rev(diff, 4);
    rev(endnonce, 4);

    job[0] = (job_id << 4) | CMD_WRITE_JOB;
    job[1] = chip_id;
    memcpy(job+2,           data63to0,  64);
    memcpy(job+2+64,            startnonce, 4);
    memcpy(job+2+64+4,      data75to64, 12);
    memcpy(job+2+64+4+12,   diff, 4);
    memcpy(job+2+64+4+12+4,     endnonce, 4);

    /* crc */
    memset(tmp_buf, 0, sizeof(tmp_buf));
    for(i = 0; i < 45; i++)
    {
        tmp_buf[(2 * i) + 1] = job[(2 * i) + 0];
        tmp_buf[(2 * i) + 0] = job[(2 * i) + 1];
    }
    crc = CRC16_2(tmp_buf, 90);
    job[90] = (uint8_t)((crc >> 8) & 0xff);
    job[91] = (uint8_t)((crc >> 0) & 0xff);

    return job;
}


/*
 * if not cooled sufficiently, communication fails and chip is temporary
 * disabled. we let it inactive for 30 seconds to cool down
 *
 * TODO: to be removed after bring up / test phase
 */
#define COOLDOWN_MS (30 * 1000)
/* if after this number of retries a chip is still inaccessible, disable it */
#define DISABLE_CHIP_FAIL_THRESHOLD 3
#define LEAST_CORE_ONE_CHAIN    550
#define RESET_CHAIN_CNT 2



/********** disable / re-enable related section (temporary for testing) */
int get_current_ms(void)
{
    cgtimer_t ct;
    cgtimer_time(&ct);
    return cgtimer_to_ms(&ct);
}

bool is_chip_disabled(struct A1_chain *a1, uint8_t chip_id)
{
    struct A1_chip *chip = &a1->chips[chip_id - 1];
    return chip->disabled || chip->cooldown_begin != 0;
}

/* check and disable chip, remember time */
void disable_chip(struct A1_chain *a1, uint8_t chip_id)
{
    A6_flush_spi(a1);
    struct A1_chip *chip = &a1->chips[chip_id - 1];
    int cid = a1->chain_id;
    if (is_chip_disabled(a1, chip_id)) {
        applog(LOG_WARNING, "%d: chip %d already disabled",
               cid, chip_id);
        return;
    }
    applog(LOG_WARNING, "%d: temporary disabling chip %d", cid, chip_id);
    chip->cooldown_begin = get_current_ms();
}

/* check if disabled chips can be re-enabled */
void check_disabled_chips(struct A1_chain *a1, int pllnum)
{
    int i;
    int cid = a1->chain_id;
    uint8_t reg[REG_LENGTH];
    struct spi_ctx *ctx = a1->spi_ctx;

    for (i = 0; i < a1->num_active_chips; i++) 
    {
        int chip_id = i + 1;
        struct A1_chip *chip = &a1->chips[i];
        if (!is_chip_disabled(a1, chip_id))
            continue;
        /* do not re-enable fully disabled chips */
        if (chip->disabled)
            continue;
        if (chip->cooldown_begin + COOLDOWN_MS > get_current_ms())
            continue;
        
        if (!inno_cmd_read_reg(a1, chip_id, reg)) //内部接口已经更正
        {
            chip->fail_count++;
            applog(LOG_WARNING, "%d: chip %d not yet working - %d",
                   cid, chip_id, chip->fail_count);
            if (chip->fail_count > DISABLE_CHIP_FAIL_THRESHOLD) 
            {
                applog(LOG_WARNING, "%d: completely disabling chip %d at %d",
                       cid, chip_id, chip->fail_count);
                chip->disabled = true;
                a1->num_cores -= chip->num_cores;
                continue;
            }
            /* restart cooldown period */
            chip->cooldown_begin = get_current_ms();
            continue;
        }
        applog(LOG_WARNING, "%d: chip %d is working again", cid, chip_id);
        chip->cooldown_begin = 0;
        chip->fail_count = 0;
        chip->fail_reset = 0;
    }

    //if the core in chain least than 600, reinit this chain   mcompat_get_plug(i)   
    //if(asic_gpio_read(ctx->plug) == 0)
    if(mcompat_get_plug(i) == 0)
    {
        if(a1->num_cores <= LEAST_CORE_ONE_CHAIN)
        {
            applog(LOG_WARNING, "****core:%d*start to reset the chain:%d******************", a1->num_cores, cid);
            applog(LOG_WARNING, "****core:%d*start to reset the chain:%d******************", a1->num_cores, cid);
            applog(LOG_WARNING, "****core:%d*start to reset the chain:%d******************", a1->num_cores, cid);

			#if  0  //add by lzl 20180504
            asic_gpio_write(ctx->power_en, 0);
            sleep(3);
            asic_gpio_write(ctx->power_en, 1);
            sleep(2);
            asic_gpio_write(ctx->reset, 1);
            sleep(1);
            asic_gpio_write(ctx->start_en, 1);
            sleep(2);

			#else
			/*
			asic_gpio_write(ctx->reset, 1);
			sleep(1);
			asic_gpio_write(ctx->power_en, 1);
			sleep(1);
			asic_gpio_write(ctx->reset, 0);
			sleep(1);
			asic_gpio_write(ctx->start_en, 1);
			sleep(1);
			asic_gpio_write(ctx->reset, 1);
			sleep(1);
			*/
			mcompat_set_reset(i, 1);
			sleep(1);
			mcompat_set_power_en(i, 1);
			sleep(1);
			mcompat_set_reset(i, 0);
			sleep(1);
			mcompat_set_start_en(i, 1);
			sleep(1);
			mcompat_set_reset(i, 1);
			sleep(1);
			#endif

			inno_cmd_reset(a1, ADDR_BROADCAST);//内部已经更正
			sleep(1);

			prechain_detect_yex(a1, opt_A1Pll1, 120);//内部已经更正
			sleep(1);
            a1->num_chips =  chain_detect(a1);//内部已经更正
            a1->num_cores = 0;
            usleep(10000);
            
            if (a1->num_chips <= 0)
                goto failure;

            inno_cmd_bist_fix(a1, ADDR_BROADCAST);   //内部已经更正

            for (i = 0; i < a1->num_active_chips; i++)
            {
                check_chip(a1, i);
            }
        }
    }
    else
    {
        applog(LOG_WARNING, "chain %d not insert,change all gpio to zero****", cid);
		#if   0   //add by lzl 20180509
        asic_gpio_write(ctx->power_en, 0);
        asic_gpio_write(ctx->reset, 0);
        asic_gpio_write(ctx->start_en, 0);
		#else
		mcompat_set_power_en(i, 0);
		mcompat_set_reset(i, 0);
		mcompat_set_start_en(i, 0);
		#endif
    }
    
    return;

failure:
    exit_A1_chain(a1);
    return;
}



bool set_work(struct A1_chain *a1, uint8_t chip_id, struct work *work, uint8_t queue_states)
{
    int cid = a1->chain_id;
    struct A1_chip *chip = &a1->chips[chip_id - 1];
    bool retval = false;

    int job_id = chip->last_queued_id + 1;

    //applog(LOG_INFO, "%d: queuing chip %d with job_id %d, state=0x%02x", cid, chip_id, job_id, queue_states);
    if (job_id == (queue_states & 0x0f) || job_id == (queue_states >> 4))
    {
        applog(LOG_WARNING, "%d: job overlap: %d, 0x%02x", cid, job_id, queue_states);
    }

    if (chip->work[chip->last_queued_id] != NULL) 
    {
        work_completed(a1->cgpu, chip->work[chip->last_queued_id]);
        chip->work[chip->last_queued_id] = NULL;    
        retval = true;
    }
    
    uint8_t *jobdata = create_job(chip_id, job_id, work);
    if (!inno_cmd_write_job(a1, chip_id, jobdata)) //内部已经更正
    {
        /* give back work */
        work_completed(a1->cgpu, work);
        applog(LOG_ERR, "%d: failed to set work for chip %d.%d", cid, chip_id, job_id);
        disable_chip(a1, chip_id);
    } 
    else 
    {
        chip->work[chip->last_queued_id] = work;
        chip->last_queued_id++;
        chip->last_queued_id &= 3;
    }
    
    return retval;
}


bool get_nonce(struct A1_chain *a1, uint8_t *nonce, uint8_t *chip_id, uint8_t *job_id)
{
    uint8_t buffer[64];

    memset(buffer, 0, sizeof(buffer));
    if(inno_cmd_read_result(a1, ADDR_BROADCAST, buffer))
    {
        *job_id = buffer[0] >> 4;
        *chip_id = buffer[1];

        memcpy(nonce, buffer + 2, 4);

        //applog(LOG_INFO, "Got nonce for chip %d / job_id %d / micro_job_id:%d / nonce 0x%08x",
        //     *chip_id, *job_id, buffer[3], *(uint32_t *)nonce);
        
        return true;
    }
    
    return false;
}

bool abort_work(struct A1_chain *a1)
{

    applog(LOG_INFO,"Start to reset ");

    return true;
}

bool check_chip(struct A1_chain *a1, int i)
{
    uint8_t buffer[64];
    int chip_id = i + 1;
    int cid = a1->chain_id;

    memset(buffer, 0, sizeof(buffer));
    if (!inno_cmd_read_reg(a1, chip_id, buffer)) 
    {
        applog(LOG_WARNING, "%d: Failed to read register for "
            "chip %d -> disabling", cid, chip_id);
        a1->chips[i].num_cores = 0;
        a1->chips[i].disabled = 1;
        return false;;
    }
    else
    {
        //hexdump("check chip:", buffer, REG_LENGTH);
    }

	//hexdump("check chip:", buffer, REG_LENGTH);
    a1->chips[i].num_cores = buffer[11];
    a1->num_cores += a1->chips[i].num_cores;
    applog(LOG_WARNING, "%d: Found chip %d with %d active cores",
           cid, chip_id, a1->chips[i].num_cores);

    //keep ASIC register value
    memcpy(a1->chips[i].reg, buffer, 12);
    a1->chips[i].temp= 0x000003ff & ((buffer[7] << 8) | buffer[8]);

    if (a1->chips[i].num_cores < BROKEN_CHIP_THRESHOLD) 
    {
        applog(LOG_WARNING, "%d: broken chip %d with %d active "
               "cores (threshold = %d)", cid, chip_id,
               a1->chips[i].num_cores, BROKEN_CHIP_THRESHOLD);

        hexdump_error("new.PLL", a1->spi_rx, 8);
        a1->chips[i].disabled = true;
        a1->num_cores -= a1->chips[i].num_cores;
        
        return false;
    }

    if (a1->chips[i].num_cores < WEAK_CHIP_THRESHOLD) 
    {
        applog(LOG_WARNING, "%d: weak chip %d with %d active "
               "cores (threshold = %d)", cid,
               chip_id, a1->chips[i].num_cores, WEAK_CHIP_THRESHOLD);

        hexdump_error("new.PLL", a1->spi_rx, 8);
        
        return false;
    }

    return true;
}

bool prechain_detect_yex(struct A1_chain *a1, int idxpll, int lastidx)
{
    uint8_t temp_reg[REG_LENGTH];
    int i,nCount = 0;

    for(i=lastidx; i<idxpll+1; i++)
    {
    	nCount = 0;
        memcpy(temp_reg, g_pll_regs[i], REG_LENGTH);
		#if  1   //add by lzl 20180509
		while(!inno_cmd_write_reg(a1, ADDR_BROADCAST, temp_reg))
		#else
		//while(!mcompat_cmd_write_register(a1, ADDR_BROADCAST, temp_reg, REG_LENGTH))
		#endif
		{
		    usleep(120000);
            nCount++;
			if(nCount > 5) return false;
		}

        usleep(120000);
    }
	
    return true;
}

#if  0   //add by lzl 20180531
bool zynq_spi_exit(void)
{
    int i;
    
    for(i = 0; i < ASIC_CHAIN_NUM; i++)
    {
        if(spi[i] != NULL)
        {
            spi_exit(spi[i]);
        }

        if(chain[i] != NULL)
        {
            free(chain[i]);
        }
    }

    return true;
}
#endif


int inno_chain_power_down(struct A1_chain *a1)
{
    #if 0  //add by lzl 20180509
    asic_gpio_write(a1->spi_ctx->power_en, 0);
    asic_gpio_write(a1->spi_ctx->start_en, 0);
	#else
	mcompat_chain_power_down(a1->chain_id);
	#endif

    return 0;
}



void power_down_all_chain(void)
{
    #if 0  //add by lzl 20180509
    int i;

    for(i = 0; i < ASIC_CHAIN_NUM; i++)
    {
        inno_chain_power_down(chain[i]);
    }
	#else
	mcompat_chain_power_down_all();
	#endif
}

/*
 * BIST_START works only once after HW reset, on subsequent calls it
 * returns 0 as number of chips.
 */
int chain_detect(struct A1_chain *a1)
{  
    #if  0   //add by lzl 20180509
    uint8_t buffer[64];
    int cid = a1->chain_id;

    memset(buffer, 0, sizeof(buffer));
    if(!inno_cmd_bist_start(a1, 0, buffer))
    {
        applog(LOG_WARNING, "bist start fail");
        return -1;
    }

 	if(buffer[3] != 0)
        a1->num_chips = buffer[3]; 
    applog(LOG_WARNING, "%d: detected %d chips", cid, a1->num_chips);

    usleep(10000);

    if(!inno_cmd_bist_collect(a1, ADDR_BROADCAST))
    {
        applog(LOG_WARNING, "bist collect fail");
        return -1;
    }

    applog(LOG_WARNING, "collect core success");
    applog(LOG_WARNING, "%d: no A1 chip-chain detected", cid);
    return a1->num_chips;
	#else
	int cid = a1->chain_id;
	uint8_t n_chips = mcompat_cmd_bist_start(cid, CMD_ADDR_BROADCAST);

	//if (unlikely(n_chips == 0 || n_chips > MAX_CHIP_NUM)){
	if (unlikely(n_chips == 0)){
		//write_miner_ageing_status(AGEING_BIST_START_FAILED);
		applog(LOG_ERR, "%d: detected %d chips", cid, n_chips);
		//return 0;
	}

	applog(LOG_WARNING, "%d: detected %d chips", cid, n_chips);

	cgsleep_ms(10);
	if (!mcompat_cmd_bist_collect(cid, CMD_ADDR_BROADCAST))
	{
		applog(LOG_WARNING, "bist collect fail");
		return 0;
	}
	applog(LOG_WARNING, "collect core success");
	return n_chips;
	
	#endif

}

void inno_configure_tvsensor(struct A1_chain *a1, int chip_id,bool is_tsensor)
{
    unsigned char tmp_reg[128];
    unsigned char src_reg[128];
    unsigned char reg[128];
    unsigned int i;

    inno_cmd_read_reg(a1, 0x01, reg);
 
    memset(tmp_reg, 0, sizeof(tmp_reg));
    memset(src_reg, 0, sizeof(src_reg));

    memcpy(src_reg,reg,REG_LENGTH-2);
    inno_cmd_write_reg(a1,chip_id,src_reg);
    usleep(200);

    if(is_tsensor)//configure for tsensor
    {
     //Step1: wait for clock stable
     //Step2: low the tsdac rst_n and release rst_n after 4 SysClk
     //hexdump("write reg", reg, REG_LENGTH);

#if DEBUG   
        printf("Write Reg:");
        for(i=0; i<20;i++)
            printf("%x, ",reg[i]);
        printf("\n\n");
#endif

        reg[7] = (src_reg[7]&0x7f);
        memcpy(tmp_reg,reg,REG_LENGTH-2);
        //hexdump("write reg", tmp_reg, REG_LENGTH);
        inno_cmd_write_reg(a1,chip_id,tmp_reg);
        usleep(200);
        reg[7] = (src_reg[7]|0x80);
        memcpy(tmp_reg,reg,REG_LENGTH-2);
        inno_cmd_write_reg(a1,chip_id,tmp_reg);
        usleep(200);
   
#if DEBUG
        printf("Write Reg:");
        for(i=0; i<20;i++)
            printf("%x, ",reg[i]);
        printf("\n\n");
#endif
        //Step3: Config tsadc_clk(default match)
        //Step4: low tsadc_tsen_pd
        //Step5: high tsadc_ana_reg_2

        reg[6] = (src_reg[6]|0x04);
        memcpy(tmp_reg,reg,REG_LENGTH-2);
        inno_cmd_write_reg(a1,chip_id,tmp_reg);
        usleep(200);

        //Step6: high tsadc_en
        reg[7] = (src_reg[7]|0x20);
        memcpy(tmp_reg,reg,REG_LENGTH-2);
        inno_cmd_write_reg(a1,chip_id,tmp_reg);
        usleep(200);

        //Step7: tsadc_ana_reg_9 = 0;tsadc_ana_reg_8  = 0
        reg[5] = (src_reg[5]&0xfc);
        memcpy(tmp_reg,reg,REG_LENGTH-2);
        inno_cmd_write_reg(a1,chip_id,tmp_reg);
        usleep(200);
        
        //Step8: tsadc_ana_reg_7 = 1;tsadc_ana_reg_1 = 0
        reg[6] = (src_reg[6]&0x7d);
        memcpy(tmp_reg,reg,REG_LENGTH-2);
        inno_cmd_write_reg(a1,chip_id,tmp_reg);
        usleep(200);
    }
    else
    {
        //configure for vsensor
        //Step1: wait for clock stable
        //Step2: low the tsdac rst_n and release rst_n after 4 SysClk
        //hexdump("write reg", reg, REG_LENGTH);
    
#if DEBUG
        printf("Write Reg:");
        for(i=0; i<20;i++)
            printf("%x, ",reg[i]);
        printf("\n\n");
#endif

        reg[7] = (src_reg[7]&0x7f);
        memcpy(tmp_reg,reg,REG_LENGTH-2);
        //hexdump("write reg", tmp_reg, REG_LENGTH);
        inno_cmd_write_reg(a1,chip_id,tmp_reg);
        usleep(200);
        reg[7] = (src_reg[7]|0x80);
        memcpy(tmp_reg,reg,REG_LENGTH-2);
        inno_cmd_write_reg(a1,chip_id,tmp_reg);
        usleep(200);
#if DEBUG
        printf("Write Reg:");
        for(i=0; i<20;i++)
             printf("%x, ",reg[i]);
        printf("\n\n");
#endif
        //Step3: Config tsadc_clk(default match)
        //Step4: low tsadc_tsen_pd
        //Step5: high tsadc_ana_reg_2

        reg[6] = (src_reg[6]|0x04);
        memcpy(tmp_reg,reg,REG_LENGTH-2);
        inno_cmd_write_reg(a1,chip_id,tmp_reg);
        usleep(200);

        //Step6: high tsadc_en
        reg[7] = (src_reg[7]|0x20);
        memcpy(tmp_reg,reg,REG_LENGTH-2);
        inno_cmd_write_reg(a1,chip_id,tmp_reg);
        usleep(200);

        //Step7: tsadc_ana_reg_9 = 0;tsadc_ana_reg_8  = 0
        reg[5] = ((src_reg[5]|0x01)&0xfd);
        memcpy(tmp_reg,reg,REG_LENGTH-2);
        inno_cmd_write_reg(a1,chip_id,tmp_reg);
        usleep(200);
        
        //Step8: tsadc_ana_reg_7 = 1;tsadc_ana_reg_1 = 0
        reg[6] = ((src_reg[6]|0x02)&0x7f);
        memcpy(tmp_reg,reg,REG_LENGTH-2);
        inno_cmd_write_reg(a1,chip_id,tmp_reg);
        usleep(200);
    }
}

int inno_get_voltage_stats(struct A1_chain *a1, inno_reg_ctrl_t *s_reg_ctrl)
{
   int i = 0;
   int cid = a1->chain_id;
   s_reg_ctrl->highest_vol[cid] = s_reg_ctrl->stat_val[cid][0];
   s_reg_ctrl->lowest_vol[cid] = s_reg_ctrl->stat_val[cid][0];
   int total_vol = s_reg_ctrl->stat_val[cid][0];

   if((a1->num_active_chips < 1) || (a1 == NULL))
    return -1;

   for (i = 1; i < a1->num_active_chips; i++)
   {
    if(s_reg_ctrl->highest_vol[cid] < s_reg_ctrl->stat_val[cid][i])
        s_reg_ctrl->highest_vol[cid] = s_reg_ctrl->stat_val[cid][i];

    if(s_reg_ctrl->lowest_vol[cid] > s_reg_ctrl->stat_val[cid][i])
        s_reg_ctrl->lowest_vol[cid] = s_reg_ctrl->stat_val[cid][i];

    total_vol += s_reg_ctrl->stat_val[cid][i];
   }

  s_reg_ctrl->avarge_vol[cid] = total_vol / a1->num_active_chips;

  return 0;
}


bool inno_check_voltage(struct A1_chain *a1, int chip_id, inno_reg_ctrl_t *s_reg_ctrl)
{
  
    uint8_t reg[128];
    memset(reg, 0, 128);
  
    if (!inno_cmd_read_reg(a1, chip_id, reg)) {
        applog(LOG_NOTICE, "%d: Failed to read register for ""chip %d -> disabling", a1->chain_id, chip_id);
        a1->chips[chip_id].num_cores = 0;
        a1->chips[chip_id].disabled = 1;
        return false;
    }
    else
    {
        usleep(2000);
        /* update temp database */
        uint32_t rd_v = 0;
        rd_v = 0x000003ff & ((reg[7] << 8) | reg[8]);
        float tmp_v = (float)(rd_v * MUL_COEF)/1024;
        a1->chips[chip_id-1].nVol = tmp_v *1000;
        s_reg_ctrl->stat_val[a1->chain_id][chip_id-1] = a1->chips[chip_id-1].nVol;       
        //printf("[Read VOL %s:%d]rd_v = %d, tmp_v = %f\n",__FUNCTION__,__LINE__,rd_v,tmp_v);
   }
   return true;
}


hardware_version_e inno_get_hwver(void)
{
    FILE* fd;
    char buffer[64] = {0};
    hardware_version_e version;
    
    fd = fopen(INNO_HARDWARE_VERSION_FILE, "r");    
    if(fd == NULL)
    {               
        applog(LOG_ERR, "Open hwver File Failed !");
        return -1;
    }

    memset(buffer, 0, sizeof(buffer));
    fread(buffer, 8, 1, fd);
    fclose(fd);

    if(strstr(buffer, "G9") != NULL) {
        version = HARDWARE_VERSION_G9;
        applog(LOG_INFO, "hardware version is G9");
    }else if(strstr(buffer, "G19") != 0) {
        version = HARDWARE_VERSION_G19;
        applog(LOG_INFO, "hardware version is G19");
    }else {
        version = 0;
        applog(LOG_ERR, "unknown hardware version !!!");
    }

    return version;
}


inno_type_e inno_get_miner_type(void)
{
    FILE* fd;
    char buffer[64] = {0};
    inno_type_e miner_type;
    
    fd = fopen(INNO_MINER_TYPE_FILE, "r");  
    if(fd == NULL)
    {               
        applog(LOG_ERR, "Open type File Failed!");
        return -1;
    }

    fread(buffer, 8, 1, fd);
    fclose(fd);

    if(strstr(buffer, "T1") != NULL) {
        miner_type = INNO_TYPE_A5;
        applog(LOG_INFO, "miner type is T1");
    }else if(strstr(buffer, "T2") != NULL) {
        miner_type = INNO_TYPE_A6;
        applog(LOG_INFO, "miner type is T2");
    }else if(strstr(buffer, "T3") != NULL) {
        miner_type = INNO_TYPE_A7;
        applog(LOG_INFO, "miner type is T3");
    }else if(strstr(buffer, "T4") != NULL) {
        miner_type = INNO_TYPE_A8;
        applog(LOG_INFO, "miner type is T4");
    }else {
        miner_type = 0;
        applog(LOG_INFO, "unknown miner type !!!");
    }

    return miner_type;
}

extern struct A1_chain *chain[ASIC_CHAIN_NUM];
void chain_all_exit(void)
{
    int i;
    applog(LOG_ERR, "All chain power off and spi exit!");

    mcompat_chain_power_down_all();
    for(i = 0; i < ASIC_CHAIN_NUM; i++)
    {
        if (chain[i] == NULL)
            continue;
        //free(chain[i]->chips);
        cg_free(&(chain[i]->chips));
        #if 0  //add by lzl 20180509
        asic_gpio_write(chain[i]->spi_ctx->led, 1);
        asic_gpio_write(chain[i]->spi_ctx->power_en, 0);
        #else
        //mcompat_set_led(i, 1);
        //mcompat_set_power_en(i, 0);
        #endif
        chain[i]->chips = NULL;
        chain[i]->spi_ctx = NULL;
        //free(chain[i]);
        cg_free(&chain[i]);
    }
}

