#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d30b30 .scope module, "testshiftregister" "testshiftregister" 2 8;
 .timescale -9 -12;
v0x1d8a490_0 .var "clk", 0 0;
v0x1d8a530_0 .var "dutpassed", 0 0;
v0x1d8a5b0_0 .var "endtest", 0 0;
v0x1d8a650_0 .var "parallelDataIn", 7 0;
v0x1d8a730_0 .net "parallelDataOut", 7 0, L_0x1d8aac0; 1 drivers
v0x1d8a7e0_0 .var "parallelLoad", 0 0;
v0x1d8a860_0 .var "peripheralClkEdge", 0 0;
v0x1d8a910_0 .var "serialDataIn", 0 0;
v0x1d8aa10_0 .net "serialDataOut", 0 0, L_0x1d8ab70; 1 drivers
S_0x1d52f40 .scope module, "dut" "shiftregister" 2 22, 3 9, S_0x1d30b30;
 .timescale -9 -12;
P_0x1d55bc8 .param/l "width" 3 10, +C4<01000>;
L_0x1d8aac0 .functor BUFZ 8, v0x1d8a3a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1d54250_0 .net "clk", 0 0, v0x1d8a490_0; 1 drivers
v0x1d89f90_0 .net "parallelDataIn", 7 0, v0x1d8a650_0; 1 drivers
v0x1d8a030_0 .alias "parallelDataOut", 7 0, v0x1d8a730_0;
v0x1d8a0d0_0 .net "parallelLoad", 0 0, v0x1d8a7e0_0; 1 drivers
v0x1d8a180_0 .net "peripheralClkEdge", 0 0, v0x1d8a860_0; 1 drivers
v0x1d8a220_0 .net "serialDataIn", 0 0, v0x1d8a910_0; 1 drivers
v0x1d8a300_0 .alias "serialDataOut", 0 0, v0x1d8aa10_0;
v0x1d8a3a0_0 .var "shiftregistermem", 7 0;
E_0x1d30d60 .event posedge, v0x1d54250_0;
L_0x1d8ab70 .part v0x1d8a3a0_0, 7, 1;
    .scope S_0x1d52f40;
T_0 ;
    %wait E_0x1d30d60;
    %load/v 8, v0x1d8a0d0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v0x1d89f90_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d8a3a0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1d8a180_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x1d8a3a0_0, 8;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d8a3a0_0, 0, 8;
    %load/v 8, v0x1d8a220_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1d8a3a0_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1d30b30;
T_1 ;
    %delay 1000, 0;
    %load/v 8, v0x1d8a490_0, 1;
    %inv 8, 1;
    %set/v v0x1d8a490_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1d30b30;
T_2 ;
    %vpi_call 2 36 "$dumpfile", "shiftregister.vcd";
    %vpi_call 2 37 "$dumpvars";
    %set/v v0x1d8a5b0_0, 0, 1;
    %set/v v0x1d8a530_0, 1, 1;
    %set/v v0x1d8a490_0, 1, 1;
    %set/v v0x1d8a860_0, 0, 1;
    %set/v v0x1d8a7e0_0, 0, 1;
    %movi 8, 16, 8;
    %set/v v0x1d8a650_0, 8, 8;
    %set/v v0x1d8a910_0, 1, 1;
    %delay 3000, 0;
    %load/v 8, v0x1d8a730_0, 8;
    %cmp/u 8, 2, 8;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d8aa10_0, 1;
    %cmp/u 9, 2, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v0x1d8a530_0, 0, 1;
    %vpi_call 2 52 "$display", "Test Case 1 Failed(?): Out test assumes initial state of shift reg memory is full of x's";
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 55 "$display", "Test Case 1 Passed: Initialization Successful";
T_2.1 ;
    %vpi_call 2 58 "$display", "  pload |     pin      |  sin  |      pout     |  sout  |  expected";
    %vpi_call 2 59 "$display", "    %b   |   %b   |   %b   |   %b    |   %b    |  xxxxxxxx   x", v0x1d8a7e0_0, v0x1d8a650_0, v0x1d8a910_0, v0x1d8a730_0, v0x1d8aa10_0;
    %set/v v0x1d8a7e0_0, 0, 1;
    %movi 8, 16, 8;
    %set/v v0x1d8a650_0, 8, 8;
    %set/v v0x1d8a910_0, 1, 1;
    %delay 1000, 0;
    %set/v v0x1d8a860_0, 1, 1;
    %delay 1000, 0;
    %load/v 8, v0x1d8a730_0, 8;
    %movi 16, 1, 1;
    %mov 17, 2, 7;
    %cmp/u 8, 16, 8;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d8aa10_0, 1;
    %cmp/u 9, 2, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v0x1d8a530_0, 0, 1;
    %vpi_call 2 67 "$display", "Test Case 2 Failed(?): Loading 1 to lsb of shift register failed";
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 70 "$display", "Test Case 2 Passed: loading 1 to lsb of shift register Successful";
T_2.3 ;
    %vpi_call 2 73 "$display", "  pload |     pin      |  sin  |      pout     |  sout  |  expected";
    %vpi_call 2 74 "$display", "    %b   |   %b   |   %b   |   %b    |   %b    |  xxxxxxx1   x", v0x1d8a7e0_0, v0x1d8a650_0, v0x1d8a910_0, v0x1d8a730_0, v0x1d8aa10_0;
    %set/v v0x1d8a860_0, 0, 1;
    %delay 1000, 0;
    %set/v v0x1d8a7e0_0, 1, 1;
    %delay 2000, 0;
    %load/v 8, v0x1d8a730_0, 8;
    %cmpi/u 8, 16, 8;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d8aa10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %set/v v0x1d8a530_0, 0, 1;
    %vpi_call 2 81 "$display", "Test Case 3 Failed: parallelLoad function may have problem";
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 84 "$display", "Test Case 3 Passed: parallelLoad works!";
T_2.5 ;
    %vpi_call 2 87 "$display", "  pload |     pin      |  sin  |      pout     |  sout  |  expected";
    %vpi_call 2 88 "$display", "    %b   |   %b   |   %b   |   %b    |   %b    |  00010000   0", v0x1d8a7e0_0, v0x1d8a650_0, v0x1d8a910_0, v0x1d8a730_0, v0x1d8aa10_0;
    %set/v v0x1d8a7e0_0, 0, 1;
    %delay 2000, 0;
    %load/v 8, v0x1d8a730_0, 8;
    %cmpi/u 8, 16, 8;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d8aa10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %set/v v0x1d8a530_0, 0, 1;
    %vpi_call 2 94 "$display", "Test Case 4 Failed: parallelLoad is off, but should still have previous value";
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 97 "$display", "Test Case 4 Passed: parallelLoad is off, and we are still holding previous value";
T_2.7 ;
    %vpi_call 2 99 "$display", "  pload |     pin      |  sin  |      pout     |  sout  |  expected";
    %vpi_call 2 100 "$display", "    %b   |   %b   |   %b   |   %b    |   %b    |  00010000   0", v0x1d8a7e0_0, v0x1d8a650_0, v0x1d8a910_0, v0x1d8a730_0, v0x1d8aa10_0;
    %set/v v0x1d8a7e0_0, 0, 1;
    %set/v v0x1d8a910_0, 1, 1;
    %delay 8000, 0;
    %set/v v0x1d8a860_0, 1, 1;
    %delay 1000, 0;
    %load/v 8, v0x1d8a730_0, 8;
    %cmpi/u 8, 33, 8;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d8aa10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %set/v v0x1d8a530_0, 0, 1;
    %vpi_call 2 107 "$display", "Test Case 5 Failed: unsuccessfully shifted and inputted 1 to lsb";
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 2 110 "$display", "Test Case 5 Passed: successfully shifted and inputted 1 to lsb";
T_2.9 ;
    %vpi_call 2 112 "$display", "  pload |     pin      |  sin  |      pout     |  sout  |  expected";
    %vpi_call 2 113 "$display", "    %b   |   %b   |   %b   |   %b    |   %b    |  00100001   0", v0x1d8a7e0_0, v0x1d8a650_0, v0x1d8a910_0, v0x1d8a730_0, v0x1d8aa10_0;
    %set/v v0x1d8a860_0, 0, 1;
    %delay 1000, 0;
    %set/v v0x1d8a7e0_0, 0, 1;
    %movi 8, 240, 8;
    %set/v v0x1d8a650_0, 8, 8;
    %set/v v0x1d8a910_0, 0, 1;
    %delay 10000, 0;
    %set/v v0x1d8a860_0, 1, 1;
    %delay 1000, 0;
    %load/v 8, v0x1d8a730_0, 8;
    %cmpi/u 8, 66, 8;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d8aa10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.10, 8;
    %set/v v0x1d8a530_0, 0, 1;
    %vpi_call 2 121 "$display", "Test Case 6 Failed: unsuccessfully shifted and inputted 0 to lsb";
    %jmp T_2.11;
T_2.10 ;
    %vpi_call 2 124 "$display", "Test Case 6 Passed: successfully shifted and inputted 0 to lsb";
T_2.11 ;
    %vpi_call 2 126 "$display", "  pload |     pin      |  sin  |      pout     |  sout  |  expected";
    %vpi_call 2 127 "$display", "    %b   |   %b   |   %b   |   %b    |   %b    |  01000010   0", v0x1d8a7e0_0, v0x1d8a650_0, v0x1d8a910_0, v0x1d8a730_0, v0x1d8aa10_0;
    %set/v v0x1d8a860_0, 0, 1;
    %delay 1000, 0;
    %set/v v0x1d8a7e0_0, 1, 1;
    %movi 8, 240, 8;
    %set/v v0x1d8a650_0, 8, 8;
    %set/v v0x1d8a910_0, 1, 1;
    %delay 10000, 0;
    %set/v v0x1d8a860_0, 1, 1;
    %delay 1000, 0;
    %load/v 8, v0x1d8a730_0, 8;
    %cmpi/u 8, 240, 8;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d8aa10_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.12, 8;
    %set/v v0x1d8a530_0, 0, 1;
    %vpi_call 2 135 "$display", "Test Case 7 Failed: conflicts when shifting & ploading at same time. Ploading should have priority to shifting.";
    %jmp T_2.13;
T_2.12 ;
    %vpi_call 2 138 "$display", "Test Case 7 Passed: successfully ploaded despite shift being raised as well";
T_2.13 ;
    %vpi_call 2 140 "$display", "  pload |     pin      |  sin  |      pout     |  sout  |  expected";
    %vpi_call 2 141 "$display", "    %b   |   %b   |   %b   |   %b    |   %b    |  11110000   1", v0x1d8a7e0_0, v0x1d8a650_0, v0x1d8a910_0, v0x1d8a730_0, v0x1d8aa10_0;
    %set/v v0x1d8a860_0, 0, 1;
    %delay 1000, 0;
    %set/v v0x1d8a7e0_0, 0, 1;
    %movi 8, 240, 8;
    %set/v v0x1d8a650_0, 8, 8;
    %set/v v0x1d8a910_0, 1, 1;
    %delay 2000, 0;
    %set/v v0x1d8a860_0, 1, 1;
    %delay 1000, 0;
    %load/v 8, v0x1d8a730_0, 8;
    %cmpi/u 8, 225, 8;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1d8aa10_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.14, 8;
    %set/v v0x1d8a530_0, 0, 1;
    %vpi_call 2 149 "$display", "Test Case 8 Failed: Shifting with lsb input 1 did not work";
    %jmp T_2.15;
T_2.14 ;
    %vpi_call 2 152 "$display", "Test Case 8 Passed: Shifting with lsb input 1 worked";
T_2.15 ;
    %vpi_call 2 154 "$display", "  pload |     pin      |  sin  |      pout     |  sout  |  expected";
    %vpi_call 2 155 "$display", "    %b   |   %b   |   %b   |   %b    |   %b    |  11100001   1", v0x1d8a7e0_0, v0x1d8a650_0, v0x1d8a910_0, v0x1d8a730_0, v0x1d8aa10_0;
    %set/v v0x1d8a860_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 158 "$display", "dutpassed: %b", v0x1d8a530_0;
    %delay 5000, 0;
    %set/v v0x1d8a5b0_0, 1, 1;
    %delay 10000, 0;
    %vpi_call 2 161 "$finish";
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shiftregister.t.v";
    "./shiftregister.v";
