<module name="IPE3_IPGW_ICONT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="IPE3_SYSCONFIG" acronym="IPE3_SYSCONFIG" offset="0x8" width="32" description="Clock management configuration">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode. The target can handle read/write transactions as long as it is not in IDLE state. 0: Force-idle mode: Local target IDLE state acknowledges IDLE requests unconditionally (regardless of the IP module internal requirements). 1: No-idle mode: Local target never enters IDLE state. 2: Smart-idle mode: Local target IDLE state eventually acknowledges IDLE requests, depending on the IP module internal requirements. IP module does not generate IRQ- or DMA-request-related wake-up events. 3: Smart-idle wakeup-capable mode: Local target IDLE state eventually acknowledges IDLE requests, depending on the IP module internal requirements. IP module may generate IRQ- or DMA-request-related wake-up events when in IDLE state. Mode is relevant only if the appropriate IP module wake-up output(s) is implemented." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0" description="Software reset Read 0: Reset done, no pending action Read 1: Reset (software or other) on going Write 0: No action Write 1: Initiate software reset." range="" rwaccess="RW"/>
  </register>
  <register id="IPE3_IRQ_EOI" acronym="IPE3_IRQ_EOI" offset="0xC" width="32" description="End Of Interrupt number specification">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINE_NUMBER" width="2" begin="1" end="0" resetval="0x0" description="Software End Of Interrupt (EOI) control. Write number of interrupt output." range="" rwaccess="RW">
      <bitenum value="0" id="EOI_for_interrupt_output_line_#0" token="LINE_NUMBER_0_w" description="EOI for interrupt output line #0"/>
      <bitenum value="1" id="EOI_for_interrupt_output_line_#1" token="LINE_NUMBER_1_w" description="EOI for interrupt output line #1"/>
      <bitenum value="2" id="EOI_for_interrupt_output_line_#2" token="LINE_NUMBER_2_w" description="EOI for interrupt output line #2"/>
      <bitenum value="3" id="EOI_for_interrupt_output_line_#3" token="LINE_NUMBER_3_w" description="EOI for interrupt output line #3"/>
      <bitenum value="0" id="Reads_always_0_(no_EOI_memory)" token="LINE_NUMBER_0_r" description="Reads always 0 (no EOI memory)"/>
    </bitfield>
  </register>
  <register id="IPE3_IRQSTATUS_RAW_0" acronym="IPE3_IRQSTATUS_RAW_0" offset="0x14" width="32" description="Per-event raw interrupt status vector, line 0. Raw status is set even if event is not enabled.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="Programmable raw status for event 0 Write 0: No action Read 0: No event pending Read 1: Event pending Write 1: Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="IPE3_IRQSTATUS_RAW_1" acronym="IPE3_IRQSTATUS_RAW_1" offset="0x18" width="32" description="Per-event raw interrupt status vector, line 1. Raw status is set even if event is not enabled.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="Programmable raw status for event 0 Write 0: No action Read 0: No event pending Read 1: Event pending Write 1: Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="IPE3_IRQSTATUS_RAW_2" acronym="IPE3_IRQSTATUS_RAW_2" offset="0x1C" width="32" description="Per-event raw interrupt status vector, line 2. Raw status is set even if event is not enabled.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="Programmable raw status for event 0 Write 0: No action Read 0: No event pending Read 1: Event pending Write 1: Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="IPE3_IRQSTATUS_RAW_3" acronym="IPE3_IRQSTATUS_RAW_3" offset="0x20" width="32" description="Per-event raw interrupt status vector, line 3. Raw status is set even if event is not enabled.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="Programmable raw status for event 0 Write 0: No action Read 0: No event pending Read 1: Event pending Write 1: Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="IPE3_IRQSTATUS_0" acronym="IPE3_IRQSTATUS_0" offset="0x30" width="32" description="Per-event enabled interrupt status vector, line 0. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared (even if not enabled).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="Clearable, enabled status for event 0 Write 0: No action Read 0: No (enabled) event pending Read 1: Event pending Write 1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="IPE3_IRQSTATUS_1" acronym="IPE3_IRQSTATUS_1" offset="0x34" width="32" description="Per-event enabled interrupt status vector, line 1. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared (even if not enabled).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="Clearable, enabled status for event 0 Write 0: No action Read 0: No (enabled) event pending Read 1: Event pending Write 1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="IPE3_IRQSTATUS_2" acronym="IPE3_IRQSTATUS_2" offset="0x38" width="32" description="Per-event enabled interrupt status vector, line 2. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared (even if not enabled).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="Clearable, enabled status for event 0 Write 0: No action Read 0: No (enabled) event pending Read 1: Event pending Write 1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="IPE3_IRQSTATUS_3" acronym="IPE3_IRQSTATUS_3" offset="0x3C" width="32" description="Per-event enabled interrupt status vector, line 3. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared (even if not enabled).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="Clearable, enabled status for event 0 Write 0: No action Read 0: No (enabled) event pending Read 1: Event pending Write 1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="IPE3_IRQENABLE_SET_0" acronym="IPE3_IRQENABLE_SET_0" offset="0x4C" width="32" description="Per-event interrupt enable bit vector, line 0. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event 0 Write 0: No action Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 1: Enable interrupt" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="IPE3_IRQENABLE_SET_1" acronym="IPE3_IRQENABLE_SET_1" offset="0x50" width="32" description="Per-event interrupt enable bit vector, line 1. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event 0 Write 0: No action Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 1: Enable interrupt" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="IPE3_IRQENABLE_SET_2" acronym="IPE3_IRQENABLE_SET_2" offset="0x54" width="32" description="Per-event interrupt enable bit vector, line 2. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event 0 Write 0: No action Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 1: Enable interrupt" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="IPE3_IRQENABLE_SET_3" acronym="IPE3_IRQENABLE_SET_3" offset="0x58" width="32" description="Per-event interrupt enable bit vector, line 0. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event 0 Write 0: No action Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 1: Enable interrupt" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="IPE3_IRQENABLE_CLR_0" acronym="IPE3_IRQENABLE_CLR_0" offset="0x68" width="32" description="Per-event interrupt enable bit vector, line 0. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event 0 Write 0: No action Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 1: Disable interrupt" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="IPE3_IRQENABLE_CLR_1" acronym="IPE3_IRQENABLE_CLR_1" offset="0x6C" width="32" description="Per-event interrupt enable bit vector, line 1. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event 0 Write 0: No action Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 1: Disable interrupt" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="IPE3_IRQENABLE_CLR_2" acronym="IPE3_IRQENABLE_CLR_2" offset="0x70" width="32" description="Per-event interrupt enable bit vector, line 2. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event 0 Write 0: No action Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 1: Disable interrupt" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="IPE3_IRQENABLE_CLR_3" acronym="IPE3_IRQENABLE_CLR_3" offset="0x74" width="32" description="Per-event interrupt enable bit vector, line 2. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event 0 Write 0: No action Read 0: Interrupt disabled (masked) Read 1: Interrupt enabled Write 1: Disable interrupt" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="IPE3_IRQSTATUS_ACLREN" acronym="IPE3_IRQSTATUS_ACLREN" offset="0xC0" width="32" description="Auto clear enable">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACLREN3" width="1" begin="3" end="3" resetval="0" description="Auto clear enable for line 3" range="" rwaccess="RW"/>
    <bitfield id="ACLREN2" width="1" begin="2" end="2" resetval="0" description="Auto clear enable for line 2" range="" rwaccess="RW"/>
    <bitfield id="ACLREN1" width="1" begin="1" end="1" resetval="0" description="Auto clear enable for line 1" range="" rwaccess="RW"/>
    <bitfield id="ACLREN0" width="1" begin="0" end="0" resetval="0" description="Auto clear enable for line 0" range="" rwaccess="RW"/>
  </register>
</module>
