Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : axi_lite_mux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:57:04 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : axi_lite_mux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:57:04 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: _spawn_0/head_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i[0])
  Endpoint: _spawn_4/spreg_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i[0])
  Path Group: clk_i[0]
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_i[0] (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  _spawn_0/head_q_reg[1]/CLK (SC7P5T_DFFRQX4_CSC28L)      0.00      0.00       0.00 r
  _spawn_0/head_q_reg[1]/Q (SC7P5T_DFFRQX4_CSC28L)       14.54     73.88      73.88 r
  _spawn_0/thread_0_wire$18[1] (net)            6                   0.00      73.88 r
  _spawn_0/U21/Z (SC7P5T_ND2X3_CSC28L)                   14.40     19.26      93.14 f
  _spawn_0/n264 (net)                           1                   0.00      93.14 f
  _spawn_0/U285/Z (SC7P5T2G_MUXI2X4_CSC28L)              16.78     29.89     123.03 f
  _spawn_0/n271 (net)                           1                   0.00     123.03 f
  _spawn_0/U46/Z (SC7P5T_ND2IAX4_A_CSC28L)                8.23     14.56     137.59 r
  _spawn_0/n304 (net)                           3                   0.00     137.59 r
  _spawn_0/U76/Z (SC7P5T_CKINVX2_CSC28L)                  5.92      9.78     147.37 f
  _spawn_0/n281 (net)                           3                   0.00     147.37 f
  _spawn_0/U75/Z (SC7P5T_OA32X1_CSC28L)                  13.10     51.28     198.65 f
  _spawn_0/n55 (net)                            2                   0.00     198.65 f
  _spawn_0/U5/Z (SC7P5T_MUXI2X1_CSC28L)                  13.11     18.88     217.54 r
  _spawn_0/n12 (net)                            1                   0.00     217.54 r
  _spawn_0/U78/Z (SC7P5T_MUXI2X1_CSC28L)                 23.41     22.95     240.48 f
  _spawn_0/_ep_data_o_0[0] (net)                1                   0.00     240.48 f
  _spawn_0/_ep_data_o_0[0] (fifo_0)                                 0.00     240.48 f
  _w_fifo_le_data_o_0[0] (net)                                      0.00     240.48 f
  U1321/Z (SC7P5T_CKBUFX4_CSC28L)                         9.03     28.20     268.68 f
  n951 (net)                                    9                   0.00     268.68 f
  U1113/Z (SC7P5T_OR2X2_CSC28L)                           9.72     33.53     302.20 f
  n1649 (net)                                   2                   0.00     302.20 f
  U1060/Z (SC7P5T_OAI33X2_CSC28L)                        34.28     26.62     328.82 r
  n1655 (net)                                   1                   0.00     328.82 r
  U825/Z (SC7P5T_OR4IAX6_CSC28L)                          9.43     34.68     363.50 r
  _w_fifo_le_pop_valid[0] (net)                 5                   0.00     363.50 r
  _spawn_4/_ep_req_valid[0] (spill_reg_1)                           0.00     363.50 r
  _spawn_4/_ep_req_valid[0] (net)                                   0.00     363.50 r
  _spawn_4/U42/Z (SC7P5T_INVX2_CSC28L)                   13.39     16.36     379.86 f
  _spawn_4/n29 (net)                            4                   0.00     379.86 f
  _spawn_4/U24/Z (SC7P5T_CKOR2X6_CSC28L)                  9.60     29.20     409.06 f
  _spawn_4/n3 (net)                            10                   0.00     409.06 f
  _spawn_4/U36/Z (SC7P5T_OAI22X1_CSC28L)                 18.15     23.77     432.84 r
  _spawn_4/n91 (net)                            1                   0.00     432.84 r
  _spawn_4/spreg_q_reg[4]/D (SC7P5T_DFFRQX2_CSC28L)      18.15      0.00     432.84 r
  data arrival time                                                          432.84

  clock clk_i[0] (rise edge)                                      450.00     450.00
  clock network delay (ideal)                                       0.00     450.00
  _spawn_4/spreg_q_reg[4]/CLK (SC7P5T_DFFRQX2_CSC28L)               0.00     450.00 r
  library setup time                                              -26.89     423.11
  data required time                                                         423.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         423.11
  data arrival time                                                         -432.84
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -9.73


1
 
****************************************
Report : area
Design : axi_lite_mux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:57:04 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         1812
Number of nets:                          5559
Number of cells:                         4276
Number of combinational cells:           3834
Number of sequential cells:               432
Number of macros/black boxes:               0
Number of buf/inv:                       1581
Number of references:                     136

Combinational area:               1333.327205
Buf/Inv area:                      295.591202
Noncombinational area:             697.740015
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  2031.067220
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ------------
axi_lite_mux_0                    2031.0672    100.0   524.1576     3.2016  0.0000  axi_lite_mux_0
_spawn_0                           168.4320      8.3   114.1440    54.2880  0.0000  fifo_0
_spawn_1                           158.6880      7.8   105.0264    53.6616  0.0000  fifo_1
_spawn_2                           164.3256      8.1   110.3856    53.9400  0.0000  fifo_2
_spawn_3                           223.4856     11.0    93.1248   130.3608  0.0000  spill_reg_0
_spawn_4                           219.1008     10.8    95.7000   123.4008  0.0000  spill_reg_1
_spawn_5                            26.3784      1.3    11.9712    14.4072  0.0000  spill_reg_2
_spawn_6                           224.9472     11.1    95.0040   129.9432  0.0000  spill_reg_3
_spawn_7                           199.9608      9.8    83.1024   116.8584  0.0000  spill_reg_4
_spawn_8                            56.5152      2.8    47.6760     8.8392  0.0000  rr_arbiter_0
_spawn_9                            61.8744      3.0    53.0352     8.8392  0.0000  rr_arbiter_1
--------------------------------  ---------  -------  ---------  ---------  ------  ------------
Total                                                 1333.3272   697.7400  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : axi_lite_mux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:57:07 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
axi_lite_mux_0                            0.224    2.600    0.791    2.825 100.0
  _spawn_9 (rr_arbiter_1)              1.38e-02 3.89e-02 2.57e-02 5.27e-02   1.9
  _spawn_8 (rr_arbiter_0)              1.27e-02 3.74e-02 2.19e-02 5.01e-02   1.8
  _spawn_7 (spill_reg_4)               2.21e-02    0.417 7.72e-02    0.440  15.6
  _spawn_6 (spill_reg_3)               2.71e-02    0.471 8.62e-02    0.499  17.6
  _spawn_5 (spill_reg_2)               2.83e-03 5.05e-02 1.03e-02 5.34e-02   1.9
  _spawn_4 (spill_reg_1)               1.65e-02    0.437 8.69e-02    0.453  16.0
  _spawn_3 (spill_reg_0)               2.66e-02    0.472 8.57e-02    0.498  17.6
  _spawn_2 (fifo_2)                    1.45e-02    0.195 6.07e-02    0.210   7.4
  _spawn_1 (fifo_1)                    1.31e-02    0.194 5.71e-02    0.207   7.3
  _spawn_0 (fifo_0)                    1.45e-02    0.196 6.16e-02    0.210   7.4
1
 
****************************************
Report : saif
Design : axi_lite_mux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:57:07 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          1171(43.37%)      1529(56.63%)       2700
 Ports        0(0.00%)          931(67.96%)       439(32.04%)        1370
 Pins         0(0.00%)          1516(29.73%)      3584(70.27%)       5100
--------------------------------------------------------------------------------
1
