-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mac_logger_rx_fifo_Pipeline_rx_macfifo_data is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_fifo_axi_full_AWVALID : OUT STD_LOGIC;
    m_axi_fifo_axi_full_AWREADY : IN STD_LOGIC;
    m_axi_fifo_axi_full_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_fifo_axi_full_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fifo_axi_full_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fifo_axi_full_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fifo_axi_full_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_WVALID : OUT STD_LOGIC;
    m_axi_fifo_axi_full_WREADY : IN STD_LOGIC;
    m_axi_fifo_axi_full_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fifo_axi_full_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_WLAST : OUT STD_LOGIC;
    m_axi_fifo_axi_full_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_ARVALID : OUT STD_LOGIC;
    m_axi_fifo_axi_full_ARREADY : IN STD_LOGIC;
    m_axi_fifo_axi_full_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_fifo_axi_full_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fifo_axi_full_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fifo_axi_full_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fifo_axi_full_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_RVALID : IN STD_LOGIC;
    m_axi_fifo_axi_full_RREADY : OUT STD_LOGIC;
    m_axi_fifo_axi_full_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fifo_axi_full_RLAST : IN STD_LOGIC;
    m_axi_fifo_axi_full_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_fifo_axi_full_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_BVALID : IN STD_LOGIC;
    m_axi_fifo_axi_full_BREADY : OUT STD_LOGIC;
    m_axi_fifo_axi_full_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln73 : IN STD_LOGIC_VECTOR (61 downto 0);
    sext_ln97 : IN STD_LOGIC_VECTOR (5 downto 0);
    sext_ln100 : IN STD_LOGIC_VECTOR (1 downto 0);
    data_buf_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    data_buf_ce0 : OUT STD_LOGIC;
    data_buf_we0 : OUT STD_LOGIC;
    data_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of mac_logger_rx_fifo_Pipeline_rx_macfifo_data is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    constant ap_const_lv28_1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv9_5 : STD_LOGIC_VECTOR (8 downto 0) := "000000101";
    constant ap_const_lv9_6 : STD_LOGIC_VECTOR (8 downto 0) := "000000110";
    constant ap_const_lv9_7 : STD_LOGIC_VECTOR (8 downto 0) := "000000111";
    constant ap_const_lv9_8 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_const_lv9_9 : STD_LOGIC_VECTOR (8 downto 0) := "000001001";
    constant ap_const_lv9_A : STD_LOGIC_VECTOR (8 downto 0) := "000001010";
    constant ap_const_lv9_B : STD_LOGIC_VECTOR (8 downto 0) := "000001011";
    constant ap_const_lv9_C : STD_LOGIC_VECTOR (8 downto 0) := "000001100";
    constant ap_const_lv9_D : STD_LOGIC_VECTOR (8 downto 0) := "000001101";
    constant ap_const_lv9_E : STD_LOGIC_VECTOR (8 downto 0) := "000001110";
    constant ap_const_lv9_F : STD_LOGIC_VECTOR (8 downto 0) := "000001111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal icmp_ln100_reg_496 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state25_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage8 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal fifo_axi_full_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal fifo_axi_full_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal reg_263 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal sext_ln100_cast_fu_268_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln100_cast_reg_485 : STD_LOGIC_VECTOR (2 downto 0);
    signal fifo_axi_full_addr_reg_490 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln100_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln103_fu_306_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln103_reg_500 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln4_fu_315_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln4_reg_505 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal tmp_1_cast_fu_323_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_1_cast_fu_333_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_2_cast_fu_343_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_3_cast_fu_353_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_4_cast_fu_363_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_5_cast_fu_373_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_6_cast_fu_383_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_7_cast_fu_393_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_85_cast_fu_403_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_9_cast_fu_413_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_10_cast_fu_423_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_11_cast_fu_433_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_12_cast_fu_443_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_13_cast_fu_453_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_14_cast_fu_463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arrayidx94_sum1_15_cast_fu_473_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln73_cast_fu_276_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_96 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln100_fu_300_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_6 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln97_cast_fu_272_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal arrayidx94_sum1_1_fu_328_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx94_sum1_2_fu_338_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx94_sum1_3_fu_348_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx94_sum1_4_fu_358_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx94_sum1_5_fu_368_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx94_sum1_6_fu_378_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx94_sum1_7_fu_388_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx94_sum1_85_fu_398_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx94_sum1_9_fu_408_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx94_sum1_10_fu_418_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx94_sum1_11_fu_428_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx94_sum1_12_fu_438_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx94_sum1_13_fu_448_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx94_sum1_14_fu_458_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx94_sum1_15_fu_468_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component mac_logger_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component mac_logger_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage8,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage8)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln100_fu_294_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_96 <= add_ln100_fu_300_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_96 <= ap_const_lv28_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                fifo_axi_full_addr_reg_490 <= sext_ln73_cast_fu_276_p1;
                icmp_ln100_reg_496 <= icmp_ln100_fu_294_p2;
                sext_ln100_cast_reg_485 <= sext_ln100_cast_fu_268_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0))) then
                    or_ln4_reg_505(2 downto 0) <= or_ln4_fu_315_p4(2 downto 0);    or_ln4_reg_505(8 downto 4) <= or_ln4_fu_315_p4(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)))) then
                reg_263 <= m_axi_fifo_axi_full_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln100_fu_294_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln103_reg_500 <= trunc_ln103_fu_306_p1;
            end if;
        end if;
    end process;
    or_ln4_reg_505(3) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage8_subdone, ap_condition_exit_pp0_iter0_stage8, ap_block_pp0_stage15_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage8)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln100_fu_300_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_6) + unsigned(ap_const_lv28_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage10_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage10_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage11_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage11_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage12_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage12_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage13_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage13_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage14_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage14_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage15_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage15_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID, ap_block_state2_io)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)) or ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID, ap_block_state2_io)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)) or ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_pp0_stage2_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_pp0_stage2_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_pp0_stage3_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_pp0_stage3_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_pp0_stage4_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_pp0_stage4_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_pp0_stage5_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_pp0_stage5_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_pp0_stage6_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_pp0_stage6_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_pp0_stage7_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_pp0_stage7_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage8_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage8_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage9_11001 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_pp0_stage9_subdone <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_state10_pp0_stage9_iter0_assign_proc : process(m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_state10_pp0_stage9_iter0 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_state11_pp0_stage10_iter0_assign_proc : process(m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_state11_pp0_stage10_iter0 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_state12_pp0_stage11_iter0_assign_proc : process(m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_state12_pp0_stage11_iter0 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_state13_pp0_stage12_iter0_assign_proc : process(m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_state13_pp0_stage12_iter0 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_state14_pp0_stage13_iter0_assign_proc : process(m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_state14_pp0_stage13_iter0 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_state15_pp0_stage14_iter0_assign_proc : process(m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_state15_pp0_stage14_iter0 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_state16_pp0_stage15_iter0_assign_proc : process(m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_state16_pp0_stage15_iter0 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_block_state17_pp0_stage0_iter1_assign_proc : process(m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_state17_pp0_stage0_iter1 <= (m_axi_fifo_axi_full_RVALID = ap_const_logic_0);
    end process;


    ap_block_state18_pp0_stage1_iter1_assign_proc : process(m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_state18_pp0_stage1_iter1 <= (m_axi_fifo_axi_full_RVALID = ap_const_logic_0);
    end process;


    ap_block_state19_pp0_stage2_iter1_assign_proc : process(m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_state19_pp0_stage2_iter1 <= (m_axi_fifo_axi_full_RVALID = ap_const_logic_0);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_pp0_stage3_iter1_assign_proc : process(m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_state20_pp0_stage3_iter1 <= (m_axi_fifo_axi_full_RVALID = ap_const_logic_0);
    end process;


    ap_block_state21_pp0_stage4_iter1_assign_proc : process(m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_state21_pp0_stage4_iter1 <= (m_axi_fifo_axi_full_RVALID = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage5_iter1_assign_proc : process(m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_state22_pp0_stage5_iter1 <= (m_axi_fifo_axi_full_RVALID = ap_const_logic_0);
    end process;


    ap_block_state23_pp0_stage6_iter1_assign_proc : process(m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_state23_pp0_stage6_iter1 <= (m_axi_fifo_axi_full_RVALID = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage7_iter1_assign_proc : process(m_axi_fifo_axi_full_RVALID)
    begin
                ap_block_state24_pp0_stage7_iter1 <= (m_axi_fifo_axi_full_RVALID = ap_const_logic_0);
    end process;

        ap_block_state25_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_io_assign_proc : process(m_axi_fifo_axi_full_ARREADY, icmp_ln100_reg_496)
    begin
                ap_block_state2_io <= ((m_axi_fifo_axi_full_ARREADY = ap_const_logic_0) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage8_iter0_assign_proc : process(m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496)
    begin
                ap_block_state9_pp0_stage8_iter0 <= ((m_axi_fifo_axi_full_RVALID = ap_const_logic_0) and (icmp_ln100_reg_496 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage8_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, icmp_ln100_reg_496, ap_block_pp0_stage8_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (icmp_ln100_reg_496 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage8 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage8;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_96, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i_6 <= ap_const_lv28_0;
        else 
            ap_sig_allocacmp_i_6 <= i_fu_96;
        end if; 
    end process;

    arrayidx94_sum1_10_cast_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_10_fu_418_p2),64));
    arrayidx94_sum1_10_fu_418_p2 <= std_logic_vector(unsigned(or_ln4_reg_505) + unsigned(ap_const_lv9_A));
    arrayidx94_sum1_11_cast_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_11_fu_428_p2),64));
    arrayidx94_sum1_11_fu_428_p2 <= std_logic_vector(unsigned(or_ln4_reg_505) + unsigned(ap_const_lv9_B));
    arrayidx94_sum1_12_cast_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_12_fu_438_p2),64));
    arrayidx94_sum1_12_fu_438_p2 <= std_logic_vector(unsigned(or_ln4_reg_505) + unsigned(ap_const_lv9_C));
    arrayidx94_sum1_13_cast_fu_453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_13_fu_448_p2),64));
    arrayidx94_sum1_13_fu_448_p2 <= std_logic_vector(unsigned(or_ln4_reg_505) + unsigned(ap_const_lv9_D));
    arrayidx94_sum1_14_cast_fu_463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_14_fu_458_p2),64));
    arrayidx94_sum1_14_fu_458_p2 <= std_logic_vector(unsigned(or_ln4_reg_505) + unsigned(ap_const_lv9_E));
    arrayidx94_sum1_15_cast_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_15_fu_468_p2),64));
    arrayidx94_sum1_15_fu_468_p2 <= std_logic_vector(unsigned(or_ln4_reg_505) + unsigned(ap_const_lv9_F));
    arrayidx94_sum1_1_cast_fu_333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_1_fu_328_p2),64));
    arrayidx94_sum1_1_fu_328_p2 <= std_logic_vector(unsigned(or_ln4_reg_505) + unsigned(ap_const_lv9_1));
    arrayidx94_sum1_2_cast_fu_343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_2_fu_338_p2),64));
    arrayidx94_sum1_2_fu_338_p2 <= std_logic_vector(unsigned(or_ln4_reg_505) + unsigned(ap_const_lv9_2));
    arrayidx94_sum1_3_cast_fu_353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_3_fu_348_p2),64));
    arrayidx94_sum1_3_fu_348_p2 <= std_logic_vector(unsigned(or_ln4_reg_505) + unsigned(ap_const_lv9_3));
    arrayidx94_sum1_4_cast_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_4_fu_358_p2),64));
    arrayidx94_sum1_4_fu_358_p2 <= std_logic_vector(unsigned(or_ln4_reg_505) + unsigned(ap_const_lv9_4));
    arrayidx94_sum1_5_cast_fu_373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_5_fu_368_p2),64));
    arrayidx94_sum1_5_fu_368_p2 <= std_logic_vector(unsigned(or_ln4_reg_505) + unsigned(ap_const_lv9_5));
    arrayidx94_sum1_6_cast_fu_383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_6_fu_378_p2),64));
    arrayidx94_sum1_6_fu_378_p2 <= std_logic_vector(unsigned(or_ln4_reg_505) + unsigned(ap_const_lv9_6));
    arrayidx94_sum1_7_cast_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_7_fu_388_p2),64));
    arrayidx94_sum1_7_fu_388_p2 <= std_logic_vector(unsigned(or_ln4_reg_505) + unsigned(ap_const_lv9_7));
    arrayidx94_sum1_85_cast_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_85_fu_398_p2),64));
    arrayidx94_sum1_85_fu_398_p2 <= (or_ln4_reg_505 or ap_const_lv9_8);
    arrayidx94_sum1_9_cast_fu_413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayidx94_sum1_9_fu_408_p2),64));
    arrayidx94_sum1_9_fu_408_p2 <= std_logic_vector(unsigned(or_ln4_reg_505) + unsigned(ap_const_lv9_9));

    data_buf_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, tmp_1_cast_fu_323_p1, arrayidx94_sum1_1_cast_fu_333_p1, arrayidx94_sum1_2_cast_fu_343_p1, arrayidx94_sum1_3_cast_fu_353_p1, arrayidx94_sum1_4_cast_fu_363_p1, arrayidx94_sum1_5_cast_fu_373_p1, arrayidx94_sum1_6_cast_fu_383_p1, arrayidx94_sum1_7_cast_fu_393_p1, arrayidx94_sum1_85_cast_fu_403_p1, arrayidx94_sum1_9_cast_fu_413_p1, arrayidx94_sum1_10_cast_fu_423_p1, arrayidx94_sum1_11_cast_fu_433_p1, arrayidx94_sum1_12_cast_fu_443_p1, arrayidx94_sum1_13_cast_fu_453_p1, arrayidx94_sum1_14_cast_fu_463_p1, arrayidx94_sum1_15_cast_fu_473_p1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            data_buf_address0 <= arrayidx94_sum1_15_cast_fu_473_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            data_buf_address0 <= arrayidx94_sum1_14_cast_fu_463_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            data_buf_address0 <= arrayidx94_sum1_13_cast_fu_453_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            data_buf_address0 <= arrayidx94_sum1_12_cast_fu_443_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            data_buf_address0 <= arrayidx94_sum1_11_cast_fu_433_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            data_buf_address0 <= arrayidx94_sum1_10_cast_fu_423_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            data_buf_address0 <= arrayidx94_sum1_9_cast_fu_413_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            data_buf_address0 <= arrayidx94_sum1_85_cast_fu_403_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            data_buf_address0 <= arrayidx94_sum1_7_cast_fu_393_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
            data_buf_address0 <= arrayidx94_sum1_6_cast_fu_383_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
            data_buf_address0 <= arrayidx94_sum1_5_cast_fu_373_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
            data_buf_address0 <= arrayidx94_sum1_4_cast_fu_363_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
            data_buf_address0 <= arrayidx94_sum1_3_cast_fu_353_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            data_buf_address0 <= arrayidx94_sum1_2_cast_fu_343_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            data_buf_address0 <= arrayidx94_sum1_1_cast_fu_333_p1(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            data_buf_address0 <= tmp_1_cast_fu_323_p1(9 - 1 downto 0);
        else 
            data_buf_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    data_buf_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            data_buf_ce0 <= ap_const_logic_1;
        else 
            data_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_buf_d0 <= reg_263;

    data_buf_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, icmp_ln100_reg_496, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)))) then 
            data_buf_we0 <= ap_const_logic_1;
        else 
            data_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fifo_axi_full_blk_n_AR_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_fifo_axi_full_ARREADY, icmp_ln100_reg_496, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln100_reg_496 = ap_const_lv1_0))) then 
            fifo_axi_full_blk_n_AR <= m_axi_fifo_axi_full_ARREADY;
        else 
            fifo_axi_full_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    fifo_axi_full_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, m_axi_fifo_axi_full_RVALID, icmp_ln100_reg_496, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln100_reg_496 = ap_const_lv1_0)))) then 
            fifo_axi_full_blk_n_R <= m_axi_fifo_axi_full_RVALID;
        else 
            fifo_axi_full_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln100_fu_294_p2 <= "1" when (ap_sig_allocacmp_i_6 = sext_ln97_cast_fu_272_p1) else "0";
    m_axi_fifo_axi_full_ARADDR <= fifo_axi_full_addr_reg_490;
    m_axi_fifo_axi_full_ARBURST <= ap_const_lv2_0;
    m_axi_fifo_axi_full_ARCACHE <= ap_const_lv4_0;
    m_axi_fifo_axi_full_ARID <= ap_const_lv1_0;
    m_axi_fifo_axi_full_ARLEN <= ap_const_lv32_10;
    m_axi_fifo_axi_full_ARLOCK <= ap_const_lv2_0;
    m_axi_fifo_axi_full_ARPROT <= ap_const_lv3_0;
    m_axi_fifo_axi_full_ARQOS <= ap_const_lv4_0;
    m_axi_fifo_axi_full_ARREGION <= ap_const_lv4_0;
    m_axi_fifo_axi_full_ARSIZE <= ap_const_lv3_0;
    m_axi_fifo_axi_full_ARUSER <= ap_const_lv1_0;

    m_axi_fifo_axi_full_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln100_reg_496, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0))) then 
            m_axi_fifo_axi_full_ARVALID <= ap_const_logic_1;
        else 
            m_axi_fifo_axi_full_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_fifo_axi_full_AWADDR <= ap_const_lv64_0;
    m_axi_fifo_axi_full_AWBURST <= ap_const_lv2_0;
    m_axi_fifo_axi_full_AWCACHE <= ap_const_lv4_0;
    m_axi_fifo_axi_full_AWID <= ap_const_lv1_0;
    m_axi_fifo_axi_full_AWLEN <= ap_const_lv32_0;
    m_axi_fifo_axi_full_AWLOCK <= ap_const_lv2_0;
    m_axi_fifo_axi_full_AWPROT <= ap_const_lv3_0;
    m_axi_fifo_axi_full_AWQOS <= ap_const_lv4_0;
    m_axi_fifo_axi_full_AWREGION <= ap_const_lv4_0;
    m_axi_fifo_axi_full_AWSIZE <= ap_const_lv3_0;
    m_axi_fifo_axi_full_AWUSER <= ap_const_lv1_0;
    m_axi_fifo_axi_full_AWVALID <= ap_const_logic_0;
    m_axi_fifo_axi_full_BREADY <= ap_const_logic_0;

    m_axi_fifo_axi_full_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, icmp_ln100_reg_496, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln100_reg_496 = ap_const_lv1_0)))) then 
            m_axi_fifo_axi_full_RREADY <= ap_const_logic_1;
        else 
            m_axi_fifo_axi_full_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_fifo_axi_full_WDATA <= ap_const_lv32_0;
    m_axi_fifo_axi_full_WID <= ap_const_lv1_0;
    m_axi_fifo_axi_full_WLAST <= ap_const_logic_0;
    m_axi_fifo_axi_full_WSTRB <= ap_const_lv4_0;
    m_axi_fifo_axi_full_WUSER <= ap_const_lv1_0;
    m_axi_fifo_axi_full_WVALID <= ap_const_logic_0;
    or_ln4_fu_315_p4 <= ((trunc_ln103_reg_500 & ap_const_lv1_0) & sext_ln100_cast_reg_485);
        sext_ln100_cast_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln100),3));

        sext_ln73_cast_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln73),64));

        sext_ln97_cast_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln97),28));

    tmp_1_cast_fu_323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln4_fu_315_p4),64));
    trunc_ln103_fu_306_p1 <= ap_sig_allocacmp_i_6(5 - 1 downto 0);
end behav;
