
Stepper_Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000026d0  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  000026d0  00002744  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001bc0  00000000  00000000  0000274c  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000b41  00000000  00000000  0000430c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  00004e4d  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  00004f8d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  000050fd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  00006d46  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  00007c31  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  000089e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  00008b40  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  00008dcd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000959b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 ed       	ldi	r30, 0xD0	; 208
      68:	f6 e2       	ldi	r31, 0x26	; 38
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 36       	cpi	r26, 0x68	; 104
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 0e 13 	call	0x261c	; 0x261c <main>
      7a:	0c 94 66 13 	jmp	0x26cc	; 0x26cc <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 2f 13 	jmp	0x265e	; 0x265e <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 4b 13 	jmp	0x2696	; 0x2696 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 3b 13 	jmp	0x2676	; 0x2676 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 57 13 	jmp	0x26ae	; 0x26ae <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 3b 13 	jmp	0x2676	; 0x2676 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 57 13 	jmp	0x26ae	; 0x26ae <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 2f 13 	jmp	0x265e	; 0x265e <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 4b 13 	jmp	0x2696	; 0x2696 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 3b 13 	jmp	0x2676	; 0x2676 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 57 13 	jmp	0x26ae	; 0x26ae <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 3b 13 	jmp	0x2676	; 0x2676 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 57 13 	jmp	0x26ae	; 0x26ae <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 3b 13 	jmp	0x2676	; 0x2676 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 57 13 	jmp	0x26ae	; 0x26ae <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 3f 13 	jmp	0x267e	; 0x267e <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 5b 13 	jmp	0x26b6	; 0x26b6 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <DIO_u8set_pin_value>:
#include "../MCAL/DIO/DIO_INTERFACE.h"



u8 DIO_u8set_pin_value(u8 Copy_u8_port_ID,u8 Copy_u8_pin_ID,u8 Copy_u8_pin_val)
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	00 d0       	rcall	.+0      	; 0xb3c <DIO_u8set_pin_value+0x6>
     b3c:	00 d0       	rcall	.+0      	; 0xb3e <DIO_u8set_pin_value+0x8>
     b3e:	00 d0       	rcall	.+0      	; 0xb40 <DIO_u8set_pin_value+0xa>
     b40:	cd b7       	in	r28, 0x3d	; 61
     b42:	de b7       	in	r29, 0x3e	; 62
     b44:	8a 83       	std	Y+2, r24	; 0x02
     b46:	6b 83       	std	Y+3, r22	; 0x03
     b48:	4c 83       	std	Y+4, r20	; 0x04
	u8 Loc_u8Error_state=DIO_u8_ERROR_INIT_VAl;
     b4a:	19 82       	std	Y+1, r1	; 0x01
	if ((Copy_u8_port_ID>=MIN_u8_PORT_ID)&&(Copy_u8_port_ID<=MAX_u8_PORT_ID))
     b4c:	8a 81       	ldd	r24, Y+2	; 0x02
     b4e:	84 30       	cpi	r24, 0x04	; 4
     b50:	08 f0       	brcs	.+2      	; 0xb54 <DIO_u8set_pin_value+0x1e>
     b52:	e3 c0       	rjmp	.+454    	; 0xd1a <DIO_u8set_pin_value+0x1e4>
	{
		if((Copy_u8_pin_ID>=MIN_u8_PIN_ID)&&(Copy_u8_pin_ID<=MAX_u8_PIN_ID))
     b54:	8b 81       	ldd	r24, Y+3	; 0x03
     b56:	88 30       	cpi	r24, 0x08	; 8
     b58:	08 f0       	brcs	.+2      	; 0xb5c <DIO_u8set_pin_value+0x26>
     b5a:	dc c0       	rjmp	.+440    	; 0xd14 <DIO_u8set_pin_value+0x1de>
		{
			if((Copy_u8_pin_val==MIN_u8_PIN_VAL)||(Copy_u8_pin_val==MAX_u8_PIN_VAL))
     b5c:	8c 81       	ldd	r24, Y+4	; 0x04
     b5e:	88 23       	and	r24, r24
     b60:	21 f0       	breq	.+8      	; 0xb6a <DIO_u8set_pin_value+0x34>
     b62:	8c 81       	ldd	r24, Y+4	; 0x04
     b64:	81 30       	cpi	r24, 0x01	; 1
     b66:	09 f0       	breq	.+2      	; 0xb6a <DIO_u8set_pin_value+0x34>
     b68:	d2 c0       	rjmp	.+420    	; 0xd0e <DIO_u8set_pin_value+0x1d8>
					{
						switch(Copy_u8_port_ID)
     b6a:	8a 81       	ldd	r24, Y+2	; 0x02
     b6c:	28 2f       	mov	r18, r24
     b6e:	30 e0       	ldi	r19, 0x00	; 0
     b70:	3e 83       	std	Y+6, r19	; 0x06
     b72:	2d 83       	std	Y+5, r18	; 0x05
     b74:	8d 81       	ldd	r24, Y+5	; 0x05
     b76:	9e 81       	ldd	r25, Y+6	; 0x06
     b78:	81 30       	cpi	r24, 0x01	; 1
     b7a:	91 05       	cpc	r25, r1
     b7c:	09 f4       	brne	.+2      	; 0xb80 <DIO_u8set_pin_value+0x4a>
     b7e:	43 c0       	rjmp	.+134    	; 0xc06 <DIO_u8set_pin_value+0xd0>
     b80:	2d 81       	ldd	r18, Y+5	; 0x05
     b82:	3e 81       	ldd	r19, Y+6	; 0x06
     b84:	22 30       	cpi	r18, 0x02	; 2
     b86:	31 05       	cpc	r19, r1
     b88:	2c f4       	brge	.+10     	; 0xb94 <DIO_u8set_pin_value+0x5e>
     b8a:	8d 81       	ldd	r24, Y+5	; 0x05
     b8c:	9e 81       	ldd	r25, Y+6	; 0x06
     b8e:	00 97       	sbiw	r24, 0x00	; 0
     b90:	71 f0       	breq	.+28     	; 0xbae <DIO_u8set_pin_value+0x78>
     b92:	c5 c0       	rjmp	.+394    	; 0xd1e <DIO_u8set_pin_value+0x1e8>
     b94:	2d 81       	ldd	r18, Y+5	; 0x05
     b96:	3e 81       	ldd	r19, Y+6	; 0x06
     b98:	22 30       	cpi	r18, 0x02	; 2
     b9a:	31 05       	cpc	r19, r1
     b9c:	09 f4       	brne	.+2      	; 0xba0 <DIO_u8set_pin_value+0x6a>
     b9e:	5f c0       	rjmp	.+190    	; 0xc5e <DIO_u8set_pin_value+0x128>
     ba0:	8d 81       	ldd	r24, Y+5	; 0x05
     ba2:	9e 81       	ldd	r25, Y+6	; 0x06
     ba4:	83 30       	cpi	r24, 0x03	; 3
     ba6:	91 05       	cpc	r25, r1
     ba8:	09 f4       	brne	.+2      	; 0xbac <DIO_u8set_pin_value+0x76>
     baa:	85 c0       	rjmp	.+266    	; 0xcb6 <DIO_u8set_pin_value+0x180>
     bac:	b8 c0       	rjmp	.+368    	; 0xd1e <DIO_u8set_pin_value+0x1e8>
							{
								case GROUP_A:
									Assign_Bit(DIO_U8_PORTA,Copy_u8_pin_ID,Copy_u8_pin_val);
     bae:	8c 81       	ldd	r24, Y+4	; 0x04
     bb0:	81 30       	cpi	r24, 0x01	; 1
     bb2:	a1 f4       	brne	.+40     	; 0xbdc <DIO_u8set_pin_value+0xa6>
     bb4:	ab e3       	ldi	r26, 0x3B	; 59
     bb6:	b0 e0       	ldi	r27, 0x00	; 0
     bb8:	eb e3       	ldi	r30, 0x3B	; 59
     bba:	f0 e0       	ldi	r31, 0x00	; 0
     bbc:	80 81       	ld	r24, Z
     bbe:	48 2f       	mov	r20, r24
     bc0:	8b 81       	ldd	r24, Y+3	; 0x03
     bc2:	28 2f       	mov	r18, r24
     bc4:	30 e0       	ldi	r19, 0x00	; 0
     bc6:	81 e0       	ldi	r24, 0x01	; 1
     bc8:	90 e0       	ldi	r25, 0x00	; 0
     bca:	02 2e       	mov	r0, r18
     bcc:	02 c0       	rjmp	.+4      	; 0xbd2 <DIO_u8set_pin_value+0x9c>
     bce:	88 0f       	add	r24, r24
     bd0:	99 1f       	adc	r25, r25
     bd2:	0a 94       	dec	r0
     bd4:	e2 f7       	brpl	.-8      	; 0xbce <DIO_u8set_pin_value+0x98>
     bd6:	84 2b       	or	r24, r20
     bd8:	8c 93       	st	X, r24
     bda:	a1 c0       	rjmp	.+322    	; 0xd1e <DIO_u8set_pin_value+0x1e8>
     bdc:	ab e3       	ldi	r26, 0x3B	; 59
     bde:	b0 e0       	ldi	r27, 0x00	; 0
     be0:	eb e3       	ldi	r30, 0x3B	; 59
     be2:	f0 e0       	ldi	r31, 0x00	; 0
     be4:	80 81       	ld	r24, Z
     be6:	48 2f       	mov	r20, r24
     be8:	8b 81       	ldd	r24, Y+3	; 0x03
     bea:	28 2f       	mov	r18, r24
     bec:	30 e0       	ldi	r19, 0x00	; 0
     bee:	81 e0       	ldi	r24, 0x01	; 1
     bf0:	90 e0       	ldi	r25, 0x00	; 0
     bf2:	02 2e       	mov	r0, r18
     bf4:	02 c0       	rjmp	.+4      	; 0xbfa <DIO_u8set_pin_value+0xc4>
     bf6:	88 0f       	add	r24, r24
     bf8:	99 1f       	adc	r25, r25
     bfa:	0a 94       	dec	r0
     bfc:	e2 f7       	brpl	.-8      	; 0xbf6 <DIO_u8set_pin_value+0xc0>
     bfe:	80 95       	com	r24
     c00:	84 23       	and	r24, r20
     c02:	8c 93       	st	X, r24
     c04:	8c c0       	rjmp	.+280    	; 0xd1e <DIO_u8set_pin_value+0x1e8>
									break;
								case GROUP_B:
									Assign_Bit(DIO_U8_PORTB,Copy_u8_pin_ID,Copy_u8_pin_val);
     c06:	8c 81       	ldd	r24, Y+4	; 0x04
     c08:	81 30       	cpi	r24, 0x01	; 1
     c0a:	a1 f4       	brne	.+40     	; 0xc34 <DIO_u8set_pin_value+0xfe>
     c0c:	a8 e3       	ldi	r26, 0x38	; 56
     c0e:	b0 e0       	ldi	r27, 0x00	; 0
     c10:	e8 e3       	ldi	r30, 0x38	; 56
     c12:	f0 e0       	ldi	r31, 0x00	; 0
     c14:	80 81       	ld	r24, Z
     c16:	48 2f       	mov	r20, r24
     c18:	8b 81       	ldd	r24, Y+3	; 0x03
     c1a:	28 2f       	mov	r18, r24
     c1c:	30 e0       	ldi	r19, 0x00	; 0
     c1e:	81 e0       	ldi	r24, 0x01	; 1
     c20:	90 e0       	ldi	r25, 0x00	; 0
     c22:	02 2e       	mov	r0, r18
     c24:	02 c0       	rjmp	.+4      	; 0xc2a <DIO_u8set_pin_value+0xf4>
     c26:	88 0f       	add	r24, r24
     c28:	99 1f       	adc	r25, r25
     c2a:	0a 94       	dec	r0
     c2c:	e2 f7       	brpl	.-8      	; 0xc26 <DIO_u8set_pin_value+0xf0>
     c2e:	84 2b       	or	r24, r20
     c30:	8c 93       	st	X, r24
     c32:	75 c0       	rjmp	.+234    	; 0xd1e <DIO_u8set_pin_value+0x1e8>
     c34:	a8 e3       	ldi	r26, 0x38	; 56
     c36:	b0 e0       	ldi	r27, 0x00	; 0
     c38:	e8 e3       	ldi	r30, 0x38	; 56
     c3a:	f0 e0       	ldi	r31, 0x00	; 0
     c3c:	80 81       	ld	r24, Z
     c3e:	48 2f       	mov	r20, r24
     c40:	8b 81       	ldd	r24, Y+3	; 0x03
     c42:	28 2f       	mov	r18, r24
     c44:	30 e0       	ldi	r19, 0x00	; 0
     c46:	81 e0       	ldi	r24, 0x01	; 1
     c48:	90 e0       	ldi	r25, 0x00	; 0
     c4a:	02 2e       	mov	r0, r18
     c4c:	02 c0       	rjmp	.+4      	; 0xc52 <DIO_u8set_pin_value+0x11c>
     c4e:	88 0f       	add	r24, r24
     c50:	99 1f       	adc	r25, r25
     c52:	0a 94       	dec	r0
     c54:	e2 f7       	brpl	.-8      	; 0xc4e <DIO_u8set_pin_value+0x118>
     c56:	80 95       	com	r24
     c58:	84 23       	and	r24, r20
     c5a:	8c 93       	st	X, r24
     c5c:	60 c0       	rjmp	.+192    	; 0xd1e <DIO_u8set_pin_value+0x1e8>
									break;
								case GROUP_C:
									Assign_Bit(DIO_U8_PORTC,Copy_u8_pin_ID,Copy_u8_pin_val);
     c5e:	8c 81       	ldd	r24, Y+4	; 0x04
     c60:	81 30       	cpi	r24, 0x01	; 1
     c62:	a1 f4       	brne	.+40     	; 0xc8c <DIO_u8set_pin_value+0x156>
     c64:	a5 e3       	ldi	r26, 0x35	; 53
     c66:	b0 e0       	ldi	r27, 0x00	; 0
     c68:	e5 e3       	ldi	r30, 0x35	; 53
     c6a:	f0 e0       	ldi	r31, 0x00	; 0
     c6c:	80 81       	ld	r24, Z
     c6e:	48 2f       	mov	r20, r24
     c70:	8b 81       	ldd	r24, Y+3	; 0x03
     c72:	28 2f       	mov	r18, r24
     c74:	30 e0       	ldi	r19, 0x00	; 0
     c76:	81 e0       	ldi	r24, 0x01	; 1
     c78:	90 e0       	ldi	r25, 0x00	; 0
     c7a:	02 2e       	mov	r0, r18
     c7c:	02 c0       	rjmp	.+4      	; 0xc82 <DIO_u8set_pin_value+0x14c>
     c7e:	88 0f       	add	r24, r24
     c80:	99 1f       	adc	r25, r25
     c82:	0a 94       	dec	r0
     c84:	e2 f7       	brpl	.-8      	; 0xc7e <DIO_u8set_pin_value+0x148>
     c86:	84 2b       	or	r24, r20
     c88:	8c 93       	st	X, r24
     c8a:	49 c0       	rjmp	.+146    	; 0xd1e <DIO_u8set_pin_value+0x1e8>
     c8c:	a5 e3       	ldi	r26, 0x35	; 53
     c8e:	b0 e0       	ldi	r27, 0x00	; 0
     c90:	e5 e3       	ldi	r30, 0x35	; 53
     c92:	f0 e0       	ldi	r31, 0x00	; 0
     c94:	80 81       	ld	r24, Z
     c96:	48 2f       	mov	r20, r24
     c98:	8b 81       	ldd	r24, Y+3	; 0x03
     c9a:	28 2f       	mov	r18, r24
     c9c:	30 e0       	ldi	r19, 0x00	; 0
     c9e:	81 e0       	ldi	r24, 0x01	; 1
     ca0:	90 e0       	ldi	r25, 0x00	; 0
     ca2:	02 2e       	mov	r0, r18
     ca4:	02 c0       	rjmp	.+4      	; 0xcaa <DIO_u8set_pin_value+0x174>
     ca6:	88 0f       	add	r24, r24
     ca8:	99 1f       	adc	r25, r25
     caa:	0a 94       	dec	r0
     cac:	e2 f7       	brpl	.-8      	; 0xca6 <DIO_u8set_pin_value+0x170>
     cae:	80 95       	com	r24
     cb0:	84 23       	and	r24, r20
     cb2:	8c 93       	st	X, r24
     cb4:	34 c0       	rjmp	.+104    	; 0xd1e <DIO_u8set_pin_value+0x1e8>
									break;
								case GROUP_D:
									Assign_Bit(DIO_U8_PORTD,Copy_u8_pin_ID,Copy_u8_pin_val);
     cb6:	8c 81       	ldd	r24, Y+4	; 0x04
     cb8:	81 30       	cpi	r24, 0x01	; 1
     cba:	a1 f4       	brne	.+40     	; 0xce4 <DIO_u8set_pin_value+0x1ae>
     cbc:	a2 e3       	ldi	r26, 0x32	; 50
     cbe:	b0 e0       	ldi	r27, 0x00	; 0
     cc0:	e2 e3       	ldi	r30, 0x32	; 50
     cc2:	f0 e0       	ldi	r31, 0x00	; 0
     cc4:	80 81       	ld	r24, Z
     cc6:	48 2f       	mov	r20, r24
     cc8:	8b 81       	ldd	r24, Y+3	; 0x03
     cca:	28 2f       	mov	r18, r24
     ccc:	30 e0       	ldi	r19, 0x00	; 0
     cce:	81 e0       	ldi	r24, 0x01	; 1
     cd0:	90 e0       	ldi	r25, 0x00	; 0
     cd2:	02 2e       	mov	r0, r18
     cd4:	02 c0       	rjmp	.+4      	; 0xcda <DIO_u8set_pin_value+0x1a4>
     cd6:	88 0f       	add	r24, r24
     cd8:	99 1f       	adc	r25, r25
     cda:	0a 94       	dec	r0
     cdc:	e2 f7       	brpl	.-8      	; 0xcd6 <DIO_u8set_pin_value+0x1a0>
     cde:	84 2b       	or	r24, r20
     ce0:	8c 93       	st	X, r24
     ce2:	1d c0       	rjmp	.+58     	; 0xd1e <DIO_u8set_pin_value+0x1e8>
     ce4:	a2 e3       	ldi	r26, 0x32	; 50
     ce6:	b0 e0       	ldi	r27, 0x00	; 0
     ce8:	e2 e3       	ldi	r30, 0x32	; 50
     cea:	f0 e0       	ldi	r31, 0x00	; 0
     cec:	80 81       	ld	r24, Z
     cee:	48 2f       	mov	r20, r24
     cf0:	8b 81       	ldd	r24, Y+3	; 0x03
     cf2:	28 2f       	mov	r18, r24
     cf4:	30 e0       	ldi	r19, 0x00	; 0
     cf6:	81 e0       	ldi	r24, 0x01	; 1
     cf8:	90 e0       	ldi	r25, 0x00	; 0
     cfa:	02 2e       	mov	r0, r18
     cfc:	02 c0       	rjmp	.+4      	; 0xd02 <DIO_u8set_pin_value+0x1cc>
     cfe:	88 0f       	add	r24, r24
     d00:	99 1f       	adc	r25, r25
     d02:	0a 94       	dec	r0
     d04:	e2 f7       	brpl	.-8      	; 0xcfe <DIO_u8set_pin_value+0x1c8>
     d06:	80 95       	com	r24
     d08:	84 23       	and	r24, r20
     d0a:	8c 93       	st	X, r24
     d0c:	08 c0       	rjmp	.+16     	; 0xd1e <DIO_u8set_pin_value+0x1e8>

							}
					}
			else
				{
				Loc_u8Error_state=DIO_u8_PIN_VAL_ERROR;
     d0e:	89 e0       	ldi	r24, 0x09	; 9
     d10:	89 83       	std	Y+1, r24	; 0x01
     d12:	05 c0       	rjmp	.+10     	; 0xd1e <DIO_u8set_pin_value+0x1e8>
				}

			}
		else
						{
			Loc_u8Error_state=DIO_u8_PIN_ID_ERROR;
     d14:	86 e0       	ldi	r24, 0x06	; 6
     d16:	89 83       	std	Y+1, r24	; 0x01
     d18:	02 c0       	rjmp	.+4      	; 0xd1e <DIO_u8set_pin_value+0x1e8>


	}
	else
	{
			Loc_u8Error_state=DIO_u8_PORT_ID_ERROR;
     d1a:	83 e0       	ldi	r24, 0x03	; 3
     d1c:	89 83       	std	Y+1, r24	; 0x01
	}

	return Loc_u8Error_state;
     d1e:	89 81       	ldd	r24, Y+1	; 0x01
}
     d20:	26 96       	adiw	r28, 0x06	; 6
     d22:	0f b6       	in	r0, 0x3f	; 63
     d24:	f8 94       	cli
     d26:	de bf       	out	0x3e, r29	; 62
     d28:	0f be       	out	0x3f, r0	; 63
     d2a:	cd bf       	out	0x3d, r28	; 61
     d2c:	cf 91       	pop	r28
     d2e:	df 91       	pop	r29
     d30:	08 95       	ret

00000d32 <DIO_u8set_pin_dir>:

u8 DIO_u8set_pin_dir(u8 Copy_u8_port_ID,u8 Copy_u8_pin_ID,u8 Copy_u8_pin_dir)
{
     d32:	df 93       	push	r29
     d34:	cf 93       	push	r28
     d36:	00 d0       	rcall	.+0      	; 0xd38 <DIO_u8set_pin_dir+0x6>
     d38:	00 d0       	rcall	.+0      	; 0xd3a <DIO_u8set_pin_dir+0x8>
     d3a:	00 d0       	rcall	.+0      	; 0xd3c <DIO_u8set_pin_dir+0xa>
     d3c:	cd b7       	in	r28, 0x3d	; 61
     d3e:	de b7       	in	r29, 0x3e	; 62
     d40:	8a 83       	std	Y+2, r24	; 0x02
     d42:	6b 83       	std	Y+3, r22	; 0x03
     d44:	4c 83       	std	Y+4, r20	; 0x04
	u8 Loc_u8Error_state=DIO_u8_ERROR_INIT_VAl;
     d46:	19 82       	std	Y+1, r1	; 0x01
		if ((Copy_u8_port_ID>=MIN_u8_PORT_ID)&&(Copy_u8_port_ID<=MAX_u8_PORT_ID))
     d48:	8a 81       	ldd	r24, Y+2	; 0x02
     d4a:	84 30       	cpi	r24, 0x04	; 4
     d4c:	08 f0       	brcs	.+2      	; 0xd50 <DIO_u8set_pin_dir+0x1e>
     d4e:	e3 c0       	rjmp	.+454    	; 0xf16 <DIO_u8set_pin_dir+0x1e4>
		{
			if((Copy_u8_pin_ID>=MIN_u8_PIN_ID)&&(Copy_u8_pin_ID<=MAX_u8_PIN_ID))
     d50:	8b 81       	ldd	r24, Y+3	; 0x03
     d52:	88 30       	cpi	r24, 0x08	; 8
     d54:	08 f0       	brcs	.+2      	; 0xd58 <DIO_u8set_pin_dir+0x26>
     d56:	dc c0       	rjmp	.+440    	; 0xf10 <DIO_u8set_pin_dir+0x1de>
			{
				if((Copy_u8_pin_dir==MIN_u8_PIN_DIR)||(Copy_u8_pin_dir==MAX_u8_PIN_DIR))
     d58:	8c 81       	ldd	r24, Y+4	; 0x04
     d5a:	88 23       	and	r24, r24
     d5c:	21 f0       	breq	.+8      	; 0xd66 <DIO_u8set_pin_dir+0x34>
     d5e:	8c 81       	ldd	r24, Y+4	; 0x04
     d60:	81 30       	cpi	r24, 0x01	; 1
     d62:	09 f0       	breq	.+2      	; 0xd66 <DIO_u8set_pin_dir+0x34>
     d64:	d2 c0       	rjmp	.+420    	; 0xf0a <DIO_u8set_pin_dir+0x1d8>
						{
							switch(Copy_u8_port_ID)
     d66:	8a 81       	ldd	r24, Y+2	; 0x02
     d68:	28 2f       	mov	r18, r24
     d6a:	30 e0       	ldi	r19, 0x00	; 0
     d6c:	3e 83       	std	Y+6, r19	; 0x06
     d6e:	2d 83       	std	Y+5, r18	; 0x05
     d70:	8d 81       	ldd	r24, Y+5	; 0x05
     d72:	9e 81       	ldd	r25, Y+6	; 0x06
     d74:	81 30       	cpi	r24, 0x01	; 1
     d76:	91 05       	cpc	r25, r1
     d78:	09 f4       	brne	.+2      	; 0xd7c <DIO_u8set_pin_dir+0x4a>
     d7a:	43 c0       	rjmp	.+134    	; 0xe02 <DIO_u8set_pin_dir+0xd0>
     d7c:	2d 81       	ldd	r18, Y+5	; 0x05
     d7e:	3e 81       	ldd	r19, Y+6	; 0x06
     d80:	22 30       	cpi	r18, 0x02	; 2
     d82:	31 05       	cpc	r19, r1
     d84:	2c f4       	brge	.+10     	; 0xd90 <DIO_u8set_pin_dir+0x5e>
     d86:	8d 81       	ldd	r24, Y+5	; 0x05
     d88:	9e 81       	ldd	r25, Y+6	; 0x06
     d8a:	00 97       	sbiw	r24, 0x00	; 0
     d8c:	71 f0       	breq	.+28     	; 0xdaa <DIO_u8set_pin_dir+0x78>
     d8e:	c5 c0       	rjmp	.+394    	; 0xf1a <DIO_u8set_pin_dir+0x1e8>
     d90:	2d 81       	ldd	r18, Y+5	; 0x05
     d92:	3e 81       	ldd	r19, Y+6	; 0x06
     d94:	22 30       	cpi	r18, 0x02	; 2
     d96:	31 05       	cpc	r19, r1
     d98:	09 f4       	brne	.+2      	; 0xd9c <DIO_u8set_pin_dir+0x6a>
     d9a:	5f c0       	rjmp	.+190    	; 0xe5a <DIO_u8set_pin_dir+0x128>
     d9c:	8d 81       	ldd	r24, Y+5	; 0x05
     d9e:	9e 81       	ldd	r25, Y+6	; 0x06
     da0:	83 30       	cpi	r24, 0x03	; 3
     da2:	91 05       	cpc	r25, r1
     da4:	09 f4       	brne	.+2      	; 0xda8 <DIO_u8set_pin_dir+0x76>
     da6:	85 c0       	rjmp	.+266    	; 0xeb2 <DIO_u8set_pin_dir+0x180>
     da8:	b8 c0       	rjmp	.+368    	; 0xf1a <DIO_u8set_pin_dir+0x1e8>
								{
									case GROUP_A:
										Assign_Bit(DIO_U8_DDRA,Copy_u8_pin_ID,Copy_u8_pin_dir);
     daa:	8c 81       	ldd	r24, Y+4	; 0x04
     dac:	81 30       	cpi	r24, 0x01	; 1
     dae:	a1 f4       	brne	.+40     	; 0xdd8 <DIO_u8set_pin_dir+0xa6>
     db0:	aa e3       	ldi	r26, 0x3A	; 58
     db2:	b0 e0       	ldi	r27, 0x00	; 0
     db4:	ea e3       	ldi	r30, 0x3A	; 58
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	80 81       	ld	r24, Z
     dba:	48 2f       	mov	r20, r24
     dbc:	8b 81       	ldd	r24, Y+3	; 0x03
     dbe:	28 2f       	mov	r18, r24
     dc0:	30 e0       	ldi	r19, 0x00	; 0
     dc2:	81 e0       	ldi	r24, 0x01	; 1
     dc4:	90 e0       	ldi	r25, 0x00	; 0
     dc6:	02 2e       	mov	r0, r18
     dc8:	02 c0       	rjmp	.+4      	; 0xdce <DIO_u8set_pin_dir+0x9c>
     dca:	88 0f       	add	r24, r24
     dcc:	99 1f       	adc	r25, r25
     dce:	0a 94       	dec	r0
     dd0:	e2 f7       	brpl	.-8      	; 0xdca <DIO_u8set_pin_dir+0x98>
     dd2:	84 2b       	or	r24, r20
     dd4:	8c 93       	st	X, r24
     dd6:	a1 c0       	rjmp	.+322    	; 0xf1a <DIO_u8set_pin_dir+0x1e8>
     dd8:	aa e3       	ldi	r26, 0x3A	; 58
     dda:	b0 e0       	ldi	r27, 0x00	; 0
     ddc:	ea e3       	ldi	r30, 0x3A	; 58
     dde:	f0 e0       	ldi	r31, 0x00	; 0
     de0:	80 81       	ld	r24, Z
     de2:	48 2f       	mov	r20, r24
     de4:	8b 81       	ldd	r24, Y+3	; 0x03
     de6:	28 2f       	mov	r18, r24
     de8:	30 e0       	ldi	r19, 0x00	; 0
     dea:	81 e0       	ldi	r24, 0x01	; 1
     dec:	90 e0       	ldi	r25, 0x00	; 0
     dee:	02 2e       	mov	r0, r18
     df0:	02 c0       	rjmp	.+4      	; 0xdf6 <DIO_u8set_pin_dir+0xc4>
     df2:	88 0f       	add	r24, r24
     df4:	99 1f       	adc	r25, r25
     df6:	0a 94       	dec	r0
     df8:	e2 f7       	brpl	.-8      	; 0xdf2 <DIO_u8set_pin_dir+0xc0>
     dfa:	80 95       	com	r24
     dfc:	84 23       	and	r24, r20
     dfe:	8c 93       	st	X, r24
     e00:	8c c0       	rjmp	.+280    	; 0xf1a <DIO_u8set_pin_dir+0x1e8>
										break;
									case GROUP_B:
										Assign_Bit(DIO_U8_DDRB,Copy_u8_pin_ID,Copy_u8_pin_dir);
     e02:	8c 81       	ldd	r24, Y+4	; 0x04
     e04:	81 30       	cpi	r24, 0x01	; 1
     e06:	a1 f4       	brne	.+40     	; 0xe30 <DIO_u8set_pin_dir+0xfe>
     e08:	a7 e3       	ldi	r26, 0x37	; 55
     e0a:	b0 e0       	ldi	r27, 0x00	; 0
     e0c:	e7 e3       	ldi	r30, 0x37	; 55
     e0e:	f0 e0       	ldi	r31, 0x00	; 0
     e10:	80 81       	ld	r24, Z
     e12:	48 2f       	mov	r20, r24
     e14:	8b 81       	ldd	r24, Y+3	; 0x03
     e16:	28 2f       	mov	r18, r24
     e18:	30 e0       	ldi	r19, 0x00	; 0
     e1a:	81 e0       	ldi	r24, 0x01	; 1
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	02 2e       	mov	r0, r18
     e20:	02 c0       	rjmp	.+4      	; 0xe26 <DIO_u8set_pin_dir+0xf4>
     e22:	88 0f       	add	r24, r24
     e24:	99 1f       	adc	r25, r25
     e26:	0a 94       	dec	r0
     e28:	e2 f7       	brpl	.-8      	; 0xe22 <DIO_u8set_pin_dir+0xf0>
     e2a:	84 2b       	or	r24, r20
     e2c:	8c 93       	st	X, r24
     e2e:	75 c0       	rjmp	.+234    	; 0xf1a <DIO_u8set_pin_dir+0x1e8>
     e30:	a7 e3       	ldi	r26, 0x37	; 55
     e32:	b0 e0       	ldi	r27, 0x00	; 0
     e34:	e7 e3       	ldi	r30, 0x37	; 55
     e36:	f0 e0       	ldi	r31, 0x00	; 0
     e38:	80 81       	ld	r24, Z
     e3a:	48 2f       	mov	r20, r24
     e3c:	8b 81       	ldd	r24, Y+3	; 0x03
     e3e:	28 2f       	mov	r18, r24
     e40:	30 e0       	ldi	r19, 0x00	; 0
     e42:	81 e0       	ldi	r24, 0x01	; 1
     e44:	90 e0       	ldi	r25, 0x00	; 0
     e46:	02 2e       	mov	r0, r18
     e48:	02 c0       	rjmp	.+4      	; 0xe4e <DIO_u8set_pin_dir+0x11c>
     e4a:	88 0f       	add	r24, r24
     e4c:	99 1f       	adc	r25, r25
     e4e:	0a 94       	dec	r0
     e50:	e2 f7       	brpl	.-8      	; 0xe4a <DIO_u8set_pin_dir+0x118>
     e52:	80 95       	com	r24
     e54:	84 23       	and	r24, r20
     e56:	8c 93       	st	X, r24
     e58:	60 c0       	rjmp	.+192    	; 0xf1a <DIO_u8set_pin_dir+0x1e8>
										break;
									case GROUP_C:
										Assign_Bit(DIO_U8_DDRC,Copy_u8_pin_ID,Copy_u8_pin_dir);
     e5a:	8c 81       	ldd	r24, Y+4	; 0x04
     e5c:	81 30       	cpi	r24, 0x01	; 1
     e5e:	a1 f4       	brne	.+40     	; 0xe88 <DIO_u8set_pin_dir+0x156>
     e60:	a4 e3       	ldi	r26, 0x34	; 52
     e62:	b0 e0       	ldi	r27, 0x00	; 0
     e64:	e4 e3       	ldi	r30, 0x34	; 52
     e66:	f0 e0       	ldi	r31, 0x00	; 0
     e68:	80 81       	ld	r24, Z
     e6a:	48 2f       	mov	r20, r24
     e6c:	8b 81       	ldd	r24, Y+3	; 0x03
     e6e:	28 2f       	mov	r18, r24
     e70:	30 e0       	ldi	r19, 0x00	; 0
     e72:	81 e0       	ldi	r24, 0x01	; 1
     e74:	90 e0       	ldi	r25, 0x00	; 0
     e76:	02 2e       	mov	r0, r18
     e78:	02 c0       	rjmp	.+4      	; 0xe7e <DIO_u8set_pin_dir+0x14c>
     e7a:	88 0f       	add	r24, r24
     e7c:	99 1f       	adc	r25, r25
     e7e:	0a 94       	dec	r0
     e80:	e2 f7       	brpl	.-8      	; 0xe7a <DIO_u8set_pin_dir+0x148>
     e82:	84 2b       	or	r24, r20
     e84:	8c 93       	st	X, r24
     e86:	49 c0       	rjmp	.+146    	; 0xf1a <DIO_u8set_pin_dir+0x1e8>
     e88:	a4 e3       	ldi	r26, 0x34	; 52
     e8a:	b0 e0       	ldi	r27, 0x00	; 0
     e8c:	e4 e3       	ldi	r30, 0x34	; 52
     e8e:	f0 e0       	ldi	r31, 0x00	; 0
     e90:	80 81       	ld	r24, Z
     e92:	48 2f       	mov	r20, r24
     e94:	8b 81       	ldd	r24, Y+3	; 0x03
     e96:	28 2f       	mov	r18, r24
     e98:	30 e0       	ldi	r19, 0x00	; 0
     e9a:	81 e0       	ldi	r24, 0x01	; 1
     e9c:	90 e0       	ldi	r25, 0x00	; 0
     e9e:	02 2e       	mov	r0, r18
     ea0:	02 c0       	rjmp	.+4      	; 0xea6 <DIO_u8set_pin_dir+0x174>
     ea2:	88 0f       	add	r24, r24
     ea4:	99 1f       	adc	r25, r25
     ea6:	0a 94       	dec	r0
     ea8:	e2 f7       	brpl	.-8      	; 0xea2 <DIO_u8set_pin_dir+0x170>
     eaa:	80 95       	com	r24
     eac:	84 23       	and	r24, r20
     eae:	8c 93       	st	X, r24
     eb0:	34 c0       	rjmp	.+104    	; 0xf1a <DIO_u8set_pin_dir+0x1e8>
										break;
									case GROUP_D:
										Assign_Bit(DIO_U8_DDRD,Copy_u8_pin_ID,Copy_u8_pin_dir);
     eb2:	8c 81       	ldd	r24, Y+4	; 0x04
     eb4:	81 30       	cpi	r24, 0x01	; 1
     eb6:	a1 f4       	brne	.+40     	; 0xee0 <DIO_u8set_pin_dir+0x1ae>
     eb8:	a1 e3       	ldi	r26, 0x31	; 49
     eba:	b0 e0       	ldi	r27, 0x00	; 0
     ebc:	e1 e3       	ldi	r30, 0x31	; 49
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	48 2f       	mov	r20, r24
     ec4:	8b 81       	ldd	r24, Y+3	; 0x03
     ec6:	28 2f       	mov	r18, r24
     ec8:	30 e0       	ldi	r19, 0x00	; 0
     eca:	81 e0       	ldi	r24, 0x01	; 1
     ecc:	90 e0       	ldi	r25, 0x00	; 0
     ece:	02 2e       	mov	r0, r18
     ed0:	02 c0       	rjmp	.+4      	; 0xed6 <DIO_u8set_pin_dir+0x1a4>
     ed2:	88 0f       	add	r24, r24
     ed4:	99 1f       	adc	r25, r25
     ed6:	0a 94       	dec	r0
     ed8:	e2 f7       	brpl	.-8      	; 0xed2 <DIO_u8set_pin_dir+0x1a0>
     eda:	84 2b       	or	r24, r20
     edc:	8c 93       	st	X, r24
     ede:	1d c0       	rjmp	.+58     	; 0xf1a <DIO_u8set_pin_dir+0x1e8>
     ee0:	a1 e3       	ldi	r26, 0x31	; 49
     ee2:	b0 e0       	ldi	r27, 0x00	; 0
     ee4:	e1 e3       	ldi	r30, 0x31	; 49
     ee6:	f0 e0       	ldi	r31, 0x00	; 0
     ee8:	80 81       	ld	r24, Z
     eea:	48 2f       	mov	r20, r24
     eec:	8b 81       	ldd	r24, Y+3	; 0x03
     eee:	28 2f       	mov	r18, r24
     ef0:	30 e0       	ldi	r19, 0x00	; 0
     ef2:	81 e0       	ldi	r24, 0x01	; 1
     ef4:	90 e0       	ldi	r25, 0x00	; 0
     ef6:	02 2e       	mov	r0, r18
     ef8:	02 c0       	rjmp	.+4      	; 0xefe <DIO_u8set_pin_dir+0x1cc>
     efa:	88 0f       	add	r24, r24
     efc:	99 1f       	adc	r25, r25
     efe:	0a 94       	dec	r0
     f00:	e2 f7       	brpl	.-8      	; 0xefa <DIO_u8set_pin_dir+0x1c8>
     f02:	80 95       	com	r24
     f04:	84 23       	and	r24, r20
     f06:	8c 93       	st	X, r24
     f08:	08 c0       	rjmp	.+16     	; 0xf1a <DIO_u8set_pin_dir+0x1e8>

								}
						}
				else
					{
					Loc_u8Error_state=DIO_u8_PIN_DIR_ERROR;
     f0a:	8c e0       	ldi	r24, 0x0C	; 12
     f0c:	89 83       	std	Y+1, r24	; 0x01
     f0e:	05 c0       	rjmp	.+10     	; 0xf1a <DIO_u8set_pin_dir+0x1e8>
					}

				}
			else
							{
				Loc_u8Error_state=DIO_u8_PIN_ID_ERROR;
     f10:	86 e0       	ldi	r24, 0x06	; 6
     f12:	89 83       	std	Y+1, r24	; 0x01
     f14:	02 c0       	rjmp	.+4      	; 0xf1a <DIO_u8set_pin_dir+0x1e8>


		}
		else
		{
				Loc_u8Error_state=DIO_u8_PORT_ID_ERROR;
     f16:	83 e0       	ldi	r24, 0x03	; 3
     f18:	89 83       	std	Y+1, r24	; 0x01
		}

		return Loc_u8Error_state;
     f1a:	89 81       	ldd	r24, Y+1	; 0x01

}
     f1c:	26 96       	adiw	r28, 0x06	; 6
     f1e:	0f b6       	in	r0, 0x3f	; 63
     f20:	f8 94       	cli
     f22:	de bf       	out	0x3e, r29	; 62
     f24:	0f be       	out	0x3f, r0	; 63
     f26:	cd bf       	out	0x3d, r28	; 61
     f28:	cf 91       	pop	r28
     f2a:	df 91       	pop	r29
     f2c:	08 95       	ret

00000f2e <DIO_u8set_port_value>:

u8 DIO_u8set_port_value(u8 Copy_u8_port_ID,u8 Copy_u8_port_val)
{
     f2e:	df 93       	push	r29
     f30:	cf 93       	push	r28
     f32:	00 d0       	rcall	.+0      	; 0xf34 <DIO_u8set_port_value+0x6>
     f34:	00 d0       	rcall	.+0      	; 0xf36 <DIO_u8set_port_value+0x8>
     f36:	0f 92       	push	r0
     f38:	cd b7       	in	r28, 0x3d	; 61
     f3a:	de b7       	in	r29, 0x3e	; 62
     f3c:	8a 83       	std	Y+2, r24	; 0x02
     f3e:	6b 83       	std	Y+3, r22	; 0x03
	u8 Loc_u8Error_state=DIO_u8_ERROR_INIT_VAl;
     f40:	19 82       	std	Y+1, r1	; 0x01
			if ((Copy_u8_port_ID>=MIN_u8_PORT_ID)&&(Copy_u8_port_ID<=MAX_u8_PORT_ID))
     f42:	8a 81       	ldd	r24, Y+2	; 0x02
     f44:	84 30       	cpi	r24, 0x04	; 4
     f46:	e0 f5       	brcc	.+120    	; 0xfc0 <DIO_u8set_port_value+0x92>
			{
				//solution  for this problem
					if((Copy_u8_port_val==MIN_u8_PORT_VAL)||(Copy_u8_port_val==MAX_u8_PORT_VAL))
     f48:	8b 81       	ldd	r24, Y+3	; 0x03
     f4a:	88 23       	and	r24, r24
     f4c:	19 f0       	breq	.+6      	; 0xf54 <DIO_u8set_port_value+0x26>
     f4e:	8b 81       	ldd	r24, Y+3	; 0x03
     f50:	8f 3f       	cpi	r24, 0xFF	; 255
     f52:	99 f5       	brne	.+102    	; 0xfba <DIO_u8set_port_value+0x8c>
							{
								switch(Copy_u8_port_ID)
     f54:	8a 81       	ldd	r24, Y+2	; 0x02
     f56:	28 2f       	mov	r18, r24
     f58:	30 e0       	ldi	r19, 0x00	; 0
     f5a:	3d 83       	std	Y+5, r19	; 0x05
     f5c:	2c 83       	std	Y+4, r18	; 0x04
     f5e:	8c 81       	ldd	r24, Y+4	; 0x04
     f60:	9d 81       	ldd	r25, Y+5	; 0x05
     f62:	81 30       	cpi	r24, 0x01	; 1
     f64:	91 05       	cpc	r25, r1
     f66:	d1 f0       	breq	.+52     	; 0xf9c <DIO_u8set_port_value+0x6e>
     f68:	2c 81       	ldd	r18, Y+4	; 0x04
     f6a:	3d 81       	ldd	r19, Y+5	; 0x05
     f6c:	22 30       	cpi	r18, 0x02	; 2
     f6e:	31 05       	cpc	r19, r1
     f70:	2c f4       	brge	.+10     	; 0xf7c <DIO_u8set_port_value+0x4e>
     f72:	8c 81       	ldd	r24, Y+4	; 0x04
     f74:	9d 81       	ldd	r25, Y+5	; 0x05
     f76:	00 97       	sbiw	r24, 0x00	; 0
     f78:	61 f0       	breq	.+24     	; 0xf92 <DIO_u8set_port_value+0x64>
     f7a:	24 c0       	rjmp	.+72     	; 0xfc4 <DIO_u8set_port_value+0x96>
     f7c:	2c 81       	ldd	r18, Y+4	; 0x04
     f7e:	3d 81       	ldd	r19, Y+5	; 0x05
     f80:	22 30       	cpi	r18, 0x02	; 2
     f82:	31 05       	cpc	r19, r1
     f84:	81 f0       	breq	.+32     	; 0xfa6 <DIO_u8set_port_value+0x78>
     f86:	8c 81       	ldd	r24, Y+4	; 0x04
     f88:	9d 81       	ldd	r25, Y+5	; 0x05
     f8a:	83 30       	cpi	r24, 0x03	; 3
     f8c:	91 05       	cpc	r25, r1
     f8e:	81 f0       	breq	.+32     	; 0xfb0 <DIO_u8set_port_value+0x82>
     f90:	19 c0       	rjmp	.+50     	; 0xfc4 <DIO_u8set_port_value+0x96>
									{
										case GROUP_A:
											DIO_U8_PORTA=Copy_u8_port_val;
     f92:	eb e3       	ldi	r30, 0x3B	; 59
     f94:	f0 e0       	ldi	r31, 0x00	; 0
     f96:	8b 81       	ldd	r24, Y+3	; 0x03
     f98:	80 83       	st	Z, r24
     f9a:	14 c0       	rjmp	.+40     	; 0xfc4 <DIO_u8set_port_value+0x96>
											//Assign_Bit(DIO_U8_PORTA,Copy_u8_pin_ID,Copy_u8_port_val);
											break;
										case GROUP_B:
											DIO_U8_PORTB=Copy_u8_port_val;
     f9c:	e8 e3       	ldi	r30, 0x38	; 56
     f9e:	f0 e0       	ldi	r31, 0x00	; 0
     fa0:	8b 81       	ldd	r24, Y+3	; 0x03
     fa2:	80 83       	st	Z, r24
     fa4:	0f c0       	rjmp	.+30     	; 0xfc4 <DIO_u8set_port_value+0x96>
											//Assign_Bit(DIO_U8_PORTB,Copy_u8_pin_ID,Copy_u8_port_val);
											break;
										case GROUP_C:
											DIO_U8_PORTC=Copy_u8_port_val;
     fa6:	e5 e3       	ldi	r30, 0x35	; 53
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	8b 81       	ldd	r24, Y+3	; 0x03
     fac:	80 83       	st	Z, r24
     fae:	0a c0       	rjmp	.+20     	; 0xfc4 <DIO_u8set_port_value+0x96>
											//Assign_Bit(DIO_U8_PORTC,Copy_u8_pin_ID,Copy_u8_port_val);
											break;
										case GROUP_D:
											DIO_U8_PORTD=Copy_u8_port_val;
     fb0:	e2 e3       	ldi	r30, 0x32	; 50
     fb2:	f0 e0       	ldi	r31, 0x00	; 0
     fb4:	8b 81       	ldd	r24, Y+3	; 0x03
     fb6:	80 83       	st	Z, r24
     fb8:	05 c0       	rjmp	.+10     	; 0xfc4 <DIO_u8set_port_value+0x96>

									}
							}
					else
						{
						Loc_u8Error_state=DIO_u8_PORT_VAL_ERROR;
     fba:	8f e0       	ldi	r24, 0x0F	; 15
     fbc:	89 83       	std	Y+1, r24	; 0x01
     fbe:	02 c0       	rjmp	.+4      	; 0xfc4 <DIO_u8set_port_value+0x96>

			}

			else
			{
					Loc_u8Error_state=DIO_u8_PORT_ID_ERROR;
     fc0:	83 e0       	ldi	r24, 0x03	; 3
     fc2:	89 83       	std	Y+1, r24	; 0x01
			}

			return Loc_u8Error_state;
     fc4:	89 81       	ldd	r24, Y+1	; 0x01
}
     fc6:	0f 90       	pop	r0
     fc8:	0f 90       	pop	r0
     fca:	0f 90       	pop	r0
     fcc:	0f 90       	pop	r0
     fce:	0f 90       	pop	r0
     fd0:	cf 91       	pop	r28
     fd2:	df 91       	pop	r29
     fd4:	08 95       	ret

00000fd6 <DIO_u8set_port_dir>:

u8 DIO_u8set_port_dir(u8 Copy_u8_port_ID,u8 Copy_u8_port_dir)
{
     fd6:	df 93       	push	r29
     fd8:	cf 93       	push	r28
     fda:	00 d0       	rcall	.+0      	; 0xfdc <DIO_u8set_port_dir+0x6>
     fdc:	00 d0       	rcall	.+0      	; 0xfde <DIO_u8set_port_dir+0x8>
     fde:	0f 92       	push	r0
     fe0:	cd b7       	in	r28, 0x3d	; 61
     fe2:	de b7       	in	r29, 0x3e	; 62
     fe4:	8a 83       	std	Y+2, r24	; 0x02
     fe6:	6b 83       	std	Y+3, r22	; 0x03
	u8 Loc_u8Error_state=DIO_u8_ERROR_INIT_VAl;
     fe8:	19 82       	std	Y+1, r1	; 0x01
			if ((Copy_u8_port_ID>=MIN_u8_PORT_ID)&&(Copy_u8_port_ID<=MAX_u8_PORT_ID))
     fea:	8a 81       	ldd	r24, Y+2	; 0x02
     fec:	84 30       	cpi	r24, 0x04	; 4
     fee:	e0 f5       	brcc	.+120    	; 0x1068 <DIO_u8set_port_dir+0x92>
			{
				//solution  for this problem
					if((Copy_u8_port_dir==MIN_u8_PORT_DIR)||(Copy_u8_port_dir==MAX_u8_PORT_DIR))
     ff0:	8b 81       	ldd	r24, Y+3	; 0x03
     ff2:	88 23       	and	r24, r24
     ff4:	19 f0       	breq	.+6      	; 0xffc <DIO_u8set_port_dir+0x26>
     ff6:	8b 81       	ldd	r24, Y+3	; 0x03
     ff8:	8f 3f       	cpi	r24, 0xFF	; 255
     ffa:	99 f5       	brne	.+102    	; 0x1062 <DIO_u8set_port_dir+0x8c>
							{
								switch(Copy_u8_port_ID)
     ffc:	8a 81       	ldd	r24, Y+2	; 0x02
     ffe:	28 2f       	mov	r18, r24
    1000:	30 e0       	ldi	r19, 0x00	; 0
    1002:	3d 83       	std	Y+5, r19	; 0x05
    1004:	2c 83       	std	Y+4, r18	; 0x04
    1006:	8c 81       	ldd	r24, Y+4	; 0x04
    1008:	9d 81       	ldd	r25, Y+5	; 0x05
    100a:	81 30       	cpi	r24, 0x01	; 1
    100c:	91 05       	cpc	r25, r1
    100e:	d1 f0       	breq	.+52     	; 0x1044 <DIO_u8set_port_dir+0x6e>
    1010:	2c 81       	ldd	r18, Y+4	; 0x04
    1012:	3d 81       	ldd	r19, Y+5	; 0x05
    1014:	22 30       	cpi	r18, 0x02	; 2
    1016:	31 05       	cpc	r19, r1
    1018:	2c f4       	brge	.+10     	; 0x1024 <DIO_u8set_port_dir+0x4e>
    101a:	8c 81       	ldd	r24, Y+4	; 0x04
    101c:	9d 81       	ldd	r25, Y+5	; 0x05
    101e:	00 97       	sbiw	r24, 0x00	; 0
    1020:	61 f0       	breq	.+24     	; 0x103a <DIO_u8set_port_dir+0x64>
    1022:	24 c0       	rjmp	.+72     	; 0x106c <DIO_u8set_port_dir+0x96>
    1024:	2c 81       	ldd	r18, Y+4	; 0x04
    1026:	3d 81       	ldd	r19, Y+5	; 0x05
    1028:	22 30       	cpi	r18, 0x02	; 2
    102a:	31 05       	cpc	r19, r1
    102c:	81 f0       	breq	.+32     	; 0x104e <DIO_u8set_port_dir+0x78>
    102e:	8c 81       	ldd	r24, Y+4	; 0x04
    1030:	9d 81       	ldd	r25, Y+5	; 0x05
    1032:	83 30       	cpi	r24, 0x03	; 3
    1034:	91 05       	cpc	r25, r1
    1036:	81 f0       	breq	.+32     	; 0x1058 <DIO_u8set_port_dir+0x82>
    1038:	19 c0       	rjmp	.+50     	; 0x106c <DIO_u8set_port_dir+0x96>
									{
										case GROUP_A:
											DIO_U8_DDRA=Copy_u8_port_dir;
    103a:	ea e3       	ldi	r30, 0x3A	; 58
    103c:	f0 e0       	ldi	r31, 0x00	; 0
    103e:	8b 81       	ldd	r24, Y+3	; 0x03
    1040:	80 83       	st	Z, r24
    1042:	14 c0       	rjmp	.+40     	; 0x106c <DIO_u8set_port_dir+0x96>
											//Assign_Bit(DIO_U8_PORTA,Copy_u8_pin_ID,Copy_u8_port_val);
											break;
										case GROUP_B:
											DIO_U8_DDRB=Copy_u8_port_dir;
    1044:	e7 e3       	ldi	r30, 0x37	; 55
    1046:	f0 e0       	ldi	r31, 0x00	; 0
    1048:	8b 81       	ldd	r24, Y+3	; 0x03
    104a:	80 83       	st	Z, r24
    104c:	0f c0       	rjmp	.+30     	; 0x106c <DIO_u8set_port_dir+0x96>
											//Assign_Bit(DIO_U8_PORTB,Copy_u8_pin_ID,Copy_u8_port_val);
											break;
										case GROUP_C:
											DIO_U8_DDRC=Copy_u8_port_dir;
    104e:	e4 e3       	ldi	r30, 0x34	; 52
    1050:	f0 e0       	ldi	r31, 0x00	; 0
    1052:	8b 81       	ldd	r24, Y+3	; 0x03
    1054:	80 83       	st	Z, r24
    1056:	0a c0       	rjmp	.+20     	; 0x106c <DIO_u8set_port_dir+0x96>
											//Assign_Bit(DIO_U8_PORTC,Copy_u8_pin_ID,Copy_u8_port_val);
											break;
										case GROUP_D:
											DIO_U8_DDRD=Copy_u8_port_dir;
    1058:	e1 e3       	ldi	r30, 0x31	; 49
    105a:	f0 e0       	ldi	r31, 0x00	; 0
    105c:	8b 81       	ldd	r24, Y+3	; 0x03
    105e:	80 83       	st	Z, r24
    1060:	05 c0       	rjmp	.+10     	; 0x106c <DIO_u8set_port_dir+0x96>

									}
							}
					else
						{
						Loc_u8Error_state=DIO_u8_PORT_DIR_ERROR;
    1062:	82 e1       	ldi	r24, 0x12	; 18
    1064:	89 83       	std	Y+1, r24	; 0x01
    1066:	02 c0       	rjmp	.+4      	; 0x106c <DIO_u8set_port_dir+0x96>

			}

			else
			{
					Loc_u8Error_state=DIO_u8_PORT_ID_ERROR;
    1068:	83 e0       	ldi	r24, 0x03	; 3
    106a:	89 83       	std	Y+1, r24	; 0x01
			}

			return Loc_u8Error_state;
    106c:	89 81       	ldd	r24, Y+1	; 0x01
}
    106e:	0f 90       	pop	r0
    1070:	0f 90       	pop	r0
    1072:	0f 90       	pop	r0
    1074:	0f 90       	pop	r0
    1076:	0f 90       	pop	r0
    1078:	cf 91       	pop	r28
    107a:	df 91       	pop	r29
    107c:	08 95       	ret

0000107e <DIO_u8get_pin_value>:

u8 DIO_u8get_pin_value(u8 Copy_u8_port_ID,u8 Copy_u8_pin_ID,u8 *Copy_u8_pin_val)
{
    107e:	df 93       	push	r29
    1080:	cf 93       	push	r28
    1082:	cd b7       	in	r28, 0x3d	; 61
    1084:	de b7       	in	r29, 0x3e	; 62
    1086:	27 97       	sbiw	r28, 0x07	; 7
    1088:	0f b6       	in	r0, 0x3f	; 63
    108a:	f8 94       	cli
    108c:	de bf       	out	0x3e, r29	; 62
    108e:	0f be       	out	0x3f, r0	; 63
    1090:	cd bf       	out	0x3d, r28	; 61
    1092:	8a 83       	std	Y+2, r24	; 0x02
    1094:	6b 83       	std	Y+3, r22	; 0x03
    1096:	5d 83       	std	Y+5, r21	; 0x05
    1098:	4c 83       	std	Y+4, r20	; 0x04
	u8 Loc_u8Error_state=DIO_u8_ERROR_INIT_VAl;
    109a:	19 82       	std	Y+1, r1	; 0x01
		if ((Copy_u8_port_ID>=MIN_u8_PORT_ID)&&(Copy_u8_port_ID<=MAX_u8_PORT_ID))
    109c:	8a 81       	ldd	r24, Y+2	; 0x02
    109e:	84 30       	cpi	r24, 0x04	; 4
    10a0:	08 f0       	brcs	.+2      	; 0x10a4 <DIO_u8get_pin_value+0x26>
    10a2:	78 c0       	rjmp	.+240    	; 0x1194 <DIO_u8get_pin_value+0x116>
		{
			if((Copy_u8_pin_ID>=MIN_u8_PIN_ID)&&(Copy_u8_pin_ID<=MAX_u8_PIN_ID))
    10a4:	8b 81       	ldd	r24, Y+3	; 0x03
    10a6:	88 30       	cpi	r24, 0x08	; 8
    10a8:	08 f0       	brcs	.+2      	; 0x10ac <DIO_u8get_pin_value+0x2e>
    10aa:	71 c0       	rjmp	.+226    	; 0x118e <DIO_u8get_pin_value+0x110>
			{

							switch(Copy_u8_port_ID)
    10ac:	8a 81       	ldd	r24, Y+2	; 0x02
    10ae:	28 2f       	mov	r18, r24
    10b0:	30 e0       	ldi	r19, 0x00	; 0
    10b2:	3f 83       	std	Y+7, r19	; 0x07
    10b4:	2e 83       	std	Y+6, r18	; 0x06
    10b6:	4e 81       	ldd	r20, Y+6	; 0x06
    10b8:	5f 81       	ldd	r21, Y+7	; 0x07
    10ba:	41 30       	cpi	r20, 0x01	; 1
    10bc:	51 05       	cpc	r21, r1
    10be:	59 f1       	breq	.+86     	; 0x1116 <DIO_u8get_pin_value+0x98>
    10c0:	8e 81       	ldd	r24, Y+6	; 0x06
    10c2:	9f 81       	ldd	r25, Y+7	; 0x07
    10c4:	82 30       	cpi	r24, 0x02	; 2
    10c6:	91 05       	cpc	r25, r1
    10c8:	34 f4       	brge	.+12     	; 0x10d6 <DIO_u8get_pin_value+0x58>
    10ca:	2e 81       	ldd	r18, Y+6	; 0x06
    10cc:	3f 81       	ldd	r19, Y+7	; 0x07
    10ce:	21 15       	cp	r18, r1
    10d0:	31 05       	cpc	r19, r1
    10d2:	69 f0       	breq	.+26     	; 0x10ee <DIO_u8get_pin_value+0x70>
    10d4:	61 c0       	rjmp	.+194    	; 0x1198 <DIO_u8get_pin_value+0x11a>
    10d6:	4e 81       	ldd	r20, Y+6	; 0x06
    10d8:	5f 81       	ldd	r21, Y+7	; 0x07
    10da:	42 30       	cpi	r20, 0x02	; 2
    10dc:	51 05       	cpc	r21, r1
    10de:	79 f1       	breq	.+94     	; 0x113e <DIO_u8get_pin_value+0xc0>
    10e0:	8e 81       	ldd	r24, Y+6	; 0x06
    10e2:	9f 81       	ldd	r25, Y+7	; 0x07
    10e4:	83 30       	cpi	r24, 0x03	; 3
    10e6:	91 05       	cpc	r25, r1
    10e8:	09 f4       	brne	.+2      	; 0x10ec <DIO_u8get_pin_value+0x6e>
    10ea:	3d c0       	rjmp	.+122    	; 0x1166 <DIO_u8get_pin_value+0xe8>
    10ec:	55 c0       	rjmp	.+170    	; 0x1198 <DIO_u8get_pin_value+0x11a>
								{
									case GROUP_A:
										*Copy_u8_pin_val = get_bit(DIO_U8_PINA,Copy_u8_pin_ID);
    10ee:	e9 e3       	ldi	r30, 0x39	; 57
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	80 81       	ld	r24, Z
    10f4:	28 2f       	mov	r18, r24
    10f6:	30 e0       	ldi	r19, 0x00	; 0
    10f8:	8b 81       	ldd	r24, Y+3	; 0x03
    10fa:	88 2f       	mov	r24, r24
    10fc:	90 e0       	ldi	r25, 0x00	; 0
    10fe:	a9 01       	movw	r20, r18
    1100:	02 c0       	rjmp	.+4      	; 0x1106 <DIO_u8get_pin_value+0x88>
    1102:	55 95       	asr	r21
    1104:	47 95       	ror	r20
    1106:	8a 95       	dec	r24
    1108:	e2 f7       	brpl	.-8      	; 0x1102 <DIO_u8get_pin_value+0x84>
    110a:	ca 01       	movw	r24, r20
    110c:	81 70       	andi	r24, 0x01	; 1
    110e:	ec 81       	ldd	r30, Y+4	; 0x04
    1110:	fd 81       	ldd	r31, Y+5	; 0x05
    1112:	80 83       	st	Z, r24
    1114:	41 c0       	rjmp	.+130    	; 0x1198 <DIO_u8get_pin_value+0x11a>
										break;
									case GROUP_B:
										*Copy_u8_pin_val = get_bit(DIO_U8_PINB,Copy_u8_pin_ID);
    1116:	e6 e3       	ldi	r30, 0x36	; 54
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	80 81       	ld	r24, Z
    111c:	28 2f       	mov	r18, r24
    111e:	30 e0       	ldi	r19, 0x00	; 0
    1120:	8b 81       	ldd	r24, Y+3	; 0x03
    1122:	88 2f       	mov	r24, r24
    1124:	90 e0       	ldi	r25, 0x00	; 0
    1126:	a9 01       	movw	r20, r18
    1128:	02 c0       	rjmp	.+4      	; 0x112e <DIO_u8get_pin_value+0xb0>
    112a:	55 95       	asr	r21
    112c:	47 95       	ror	r20
    112e:	8a 95       	dec	r24
    1130:	e2 f7       	brpl	.-8      	; 0x112a <DIO_u8get_pin_value+0xac>
    1132:	ca 01       	movw	r24, r20
    1134:	81 70       	andi	r24, 0x01	; 1
    1136:	ec 81       	ldd	r30, Y+4	; 0x04
    1138:	fd 81       	ldd	r31, Y+5	; 0x05
    113a:	80 83       	st	Z, r24
    113c:	2d c0       	rjmp	.+90     	; 0x1198 <DIO_u8get_pin_value+0x11a>
										break;
									case GROUP_C:
										*Copy_u8_pin_val = get_bit(DIO_U8_PINC,Copy_u8_pin_ID);
    113e:	e3 e3       	ldi	r30, 0x33	; 51
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	80 81       	ld	r24, Z
    1144:	28 2f       	mov	r18, r24
    1146:	30 e0       	ldi	r19, 0x00	; 0
    1148:	8b 81       	ldd	r24, Y+3	; 0x03
    114a:	88 2f       	mov	r24, r24
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	a9 01       	movw	r20, r18
    1150:	02 c0       	rjmp	.+4      	; 0x1156 <DIO_u8get_pin_value+0xd8>
    1152:	55 95       	asr	r21
    1154:	47 95       	ror	r20
    1156:	8a 95       	dec	r24
    1158:	e2 f7       	brpl	.-8      	; 0x1152 <DIO_u8get_pin_value+0xd4>
    115a:	ca 01       	movw	r24, r20
    115c:	81 70       	andi	r24, 0x01	; 1
    115e:	ec 81       	ldd	r30, Y+4	; 0x04
    1160:	fd 81       	ldd	r31, Y+5	; 0x05
    1162:	80 83       	st	Z, r24
    1164:	19 c0       	rjmp	.+50     	; 0x1198 <DIO_u8get_pin_value+0x11a>
										break;
									case GROUP_D:
										*Copy_u8_pin_val = get_bit(DIO_U8_PIND,Copy_u8_pin_ID);
    1166:	e0 e3       	ldi	r30, 0x30	; 48
    1168:	f0 e0       	ldi	r31, 0x00	; 0
    116a:	80 81       	ld	r24, Z
    116c:	28 2f       	mov	r18, r24
    116e:	30 e0       	ldi	r19, 0x00	; 0
    1170:	8b 81       	ldd	r24, Y+3	; 0x03
    1172:	88 2f       	mov	r24, r24
    1174:	90 e0       	ldi	r25, 0x00	; 0
    1176:	a9 01       	movw	r20, r18
    1178:	02 c0       	rjmp	.+4      	; 0x117e <DIO_u8get_pin_value+0x100>
    117a:	55 95       	asr	r21
    117c:	47 95       	ror	r20
    117e:	8a 95       	dec	r24
    1180:	e2 f7       	brpl	.-8      	; 0x117a <DIO_u8get_pin_value+0xfc>
    1182:	ca 01       	movw	r24, r20
    1184:	81 70       	andi	r24, 0x01	; 1
    1186:	ec 81       	ldd	r30, Y+4	; 0x04
    1188:	fd 81       	ldd	r31, Y+5	; 0x05
    118a:	80 83       	st	Z, r24
    118c:	05 c0       	rjmp	.+10     	; 0x1198 <DIO_u8get_pin_value+0x11a>


				}
			else
							{
				Loc_u8Error_state=DIO_u8_PIN_ID_ERROR;
    118e:	86 e0       	ldi	r24, 0x06	; 6
    1190:	89 83       	std	Y+1, r24	; 0x01
    1192:	02 c0       	rjmp	.+4      	; 0x1198 <DIO_u8get_pin_value+0x11a>


		}
		else
		{
				Loc_u8Error_state=DIO_u8_PORT_ID_ERROR;
    1194:	83 e0       	ldi	r24, 0x03	; 3
    1196:	89 83       	std	Y+1, r24	; 0x01
		}

		return Loc_u8Error_state;
    1198:	89 81       	ldd	r24, Y+1	; 0x01
}
    119a:	27 96       	adiw	r28, 0x07	; 7
    119c:	0f b6       	in	r0, 0x3f	; 63
    119e:	f8 94       	cli
    11a0:	de bf       	out	0x3e, r29	; 62
    11a2:	0f be       	out	0x3f, r0	; 63
    11a4:	cd bf       	out	0x3d, r28	; 61
    11a6:	cf 91       	pop	r28
    11a8:	df 91       	pop	r29
    11aa:	08 95       	ret

000011ac <DIO_u8Get_port_value>:

u8 DIO_u8Get_port_value(u8 Copy_u8_port_ID,u8 *Copy_u8_port_val)
{
    11ac:	df 93       	push	r29
    11ae:	cf 93       	push	r28
    11b0:	00 d0       	rcall	.+0      	; 0x11b2 <DIO_u8Get_port_value+0x6>
    11b2:	00 d0       	rcall	.+0      	; 0x11b4 <DIO_u8Get_port_value+0x8>
    11b4:	00 d0       	rcall	.+0      	; 0x11b6 <DIO_u8Get_port_value+0xa>
    11b6:	cd b7       	in	r28, 0x3d	; 61
    11b8:	de b7       	in	r29, 0x3e	; 62
    11ba:	8a 83       	std	Y+2, r24	; 0x02
    11bc:	7c 83       	std	Y+4, r23	; 0x04
    11be:	6b 83       	std	Y+3, r22	; 0x03
	u8 Loc_u8Error_state=DIO_u8_ERROR_INIT_VAl;
    11c0:	19 82       	std	Y+1, r1	; 0x01
			if ((Copy_u8_port_ID>=MIN_u8_PORT_ID)&&(Copy_u8_port_ID<=MAX_u8_PORT_ID))
    11c2:	8a 81       	ldd	r24, Y+2	; 0x02
    11c4:	84 30       	cpi	r24, 0x04	; 4
    11c6:	d8 f5       	brcc	.+118    	; 0x123e <DIO_u8Get_port_value+0x92>
			{

								switch(Copy_u8_port_ID)
    11c8:	8a 81       	ldd	r24, Y+2	; 0x02
    11ca:	28 2f       	mov	r18, r24
    11cc:	30 e0       	ldi	r19, 0x00	; 0
    11ce:	3e 83       	std	Y+6, r19	; 0x06
    11d0:	2d 83       	std	Y+5, r18	; 0x05
    11d2:	8d 81       	ldd	r24, Y+5	; 0x05
    11d4:	9e 81       	ldd	r25, Y+6	; 0x06
    11d6:	81 30       	cpi	r24, 0x01	; 1
    11d8:	91 05       	cpc	r25, r1
    11da:	e1 f0       	breq	.+56     	; 0x1214 <DIO_u8Get_port_value+0x68>
    11dc:	2d 81       	ldd	r18, Y+5	; 0x05
    11de:	3e 81       	ldd	r19, Y+6	; 0x06
    11e0:	22 30       	cpi	r18, 0x02	; 2
    11e2:	31 05       	cpc	r19, r1
    11e4:	2c f4       	brge	.+10     	; 0x11f0 <DIO_u8Get_port_value+0x44>
    11e6:	8d 81       	ldd	r24, Y+5	; 0x05
    11e8:	9e 81       	ldd	r25, Y+6	; 0x06
    11ea:	00 97       	sbiw	r24, 0x00	; 0
    11ec:	61 f0       	breq	.+24     	; 0x1206 <DIO_u8Get_port_value+0x5a>
    11ee:	29 c0       	rjmp	.+82     	; 0x1242 <DIO_u8Get_port_value+0x96>
    11f0:	2d 81       	ldd	r18, Y+5	; 0x05
    11f2:	3e 81       	ldd	r19, Y+6	; 0x06
    11f4:	22 30       	cpi	r18, 0x02	; 2
    11f6:	31 05       	cpc	r19, r1
    11f8:	a1 f0       	breq	.+40     	; 0x1222 <DIO_u8Get_port_value+0x76>
    11fa:	8d 81       	ldd	r24, Y+5	; 0x05
    11fc:	9e 81       	ldd	r25, Y+6	; 0x06
    11fe:	83 30       	cpi	r24, 0x03	; 3
    1200:	91 05       	cpc	r25, r1
    1202:	b1 f0       	breq	.+44     	; 0x1230 <DIO_u8Get_port_value+0x84>
    1204:	1e c0       	rjmp	.+60     	; 0x1242 <DIO_u8Get_port_value+0x96>
									{
										case GROUP_A:
											*Copy_u8_port_val = DIO_U8_PINA;
    1206:	e9 e3       	ldi	r30, 0x39	; 57
    1208:	f0 e0       	ldi	r31, 0x00	; 0
    120a:	80 81       	ld	r24, Z
    120c:	eb 81       	ldd	r30, Y+3	; 0x03
    120e:	fc 81       	ldd	r31, Y+4	; 0x04
    1210:	80 83       	st	Z, r24
    1212:	17 c0       	rjmp	.+46     	; 0x1242 <DIO_u8Get_port_value+0x96>
											break;
										case GROUP_B:
											*Copy_u8_port_val = DIO_U8_PINB;
    1214:	e6 e3       	ldi	r30, 0x36	; 54
    1216:	f0 e0       	ldi	r31, 0x00	; 0
    1218:	80 81       	ld	r24, Z
    121a:	eb 81       	ldd	r30, Y+3	; 0x03
    121c:	fc 81       	ldd	r31, Y+4	; 0x04
    121e:	80 83       	st	Z, r24
    1220:	10 c0       	rjmp	.+32     	; 0x1242 <DIO_u8Get_port_value+0x96>
											break;
										case GROUP_C:
											*Copy_u8_port_val = DIO_U8_PINC;
    1222:	e3 e3       	ldi	r30, 0x33	; 51
    1224:	f0 e0       	ldi	r31, 0x00	; 0
    1226:	80 81       	ld	r24, Z
    1228:	eb 81       	ldd	r30, Y+3	; 0x03
    122a:	fc 81       	ldd	r31, Y+4	; 0x04
    122c:	80 83       	st	Z, r24
    122e:	09 c0       	rjmp	.+18     	; 0x1242 <DIO_u8Get_port_value+0x96>
											break;
										case GROUP_D:
											*Copy_u8_port_val =DIO_U8_PIND;
    1230:	e0 e3       	ldi	r30, 0x30	; 48
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	80 81       	ld	r24, Z
    1236:	eb 81       	ldd	r30, Y+3	; 0x03
    1238:	fc 81       	ldd	r31, Y+4	; 0x04
    123a:	80 83       	st	Z, r24
    123c:	02 c0       	rjmp	.+4      	; 0x1242 <DIO_u8Get_port_value+0x96>

			}

			else
			{
					Loc_u8Error_state=DIO_u8_PORT_ID_ERROR;
    123e:	83 e0       	ldi	r24, 0x03	; 3
    1240:	89 83       	std	Y+1, r24	; 0x01
			}

			return Loc_u8Error_state;
    1242:	89 81       	ldd	r24, Y+1	; 0x01

}
    1244:	26 96       	adiw	r28, 0x06	; 6
    1246:	0f b6       	in	r0, 0x3f	; 63
    1248:	f8 94       	cli
    124a:	de bf       	out	0x3e, r29	; 62
    124c:	0f be       	out	0x3f, r0	; 63
    124e:	cd bf       	out	0x3d, r28	; 61
    1250:	cf 91       	pop	r28
    1252:	df 91       	pop	r29
    1254:	08 95       	ret

00001256 <Stepper_Init>:




void Stepper_Init(void)
{
    1256:	df 93       	push	r29
    1258:	cf 93       	push	r28
    125a:	cd b7       	in	r28, 0x3d	; 61
    125c:	de b7       	in	r29, 0x3e	; 62
	DIO_u8set_pin_dir(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_OUTPUT );
    125e:	80 e0       	ldi	r24, 0x00	; 0
    1260:	60 e0       	ldi	r22, 0x00	; 0
    1262:	41 e0       	ldi	r20, 0x01	; 1
    1264:	0e 94 99 06 	call	0xd32	; 0xd32 <DIO_u8set_pin_dir>
	DIO_u8set_pin_dir(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_OUTPUT );
    1268:	80 e0       	ldi	r24, 0x00	; 0
    126a:	61 e0       	ldi	r22, 0x01	; 1
    126c:	41 e0       	ldi	r20, 0x01	; 1
    126e:	0e 94 99 06 	call	0xd32	; 0xd32 <DIO_u8set_pin_dir>
	DIO_u8set_pin_dir(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_OUTPUT );
    1272:	80 e0       	ldi	r24, 0x00	; 0
    1274:	62 e0       	ldi	r22, 0x02	; 2
    1276:	41 e0       	ldi	r20, 0x01	; 1
    1278:	0e 94 99 06 	call	0xd32	; 0xd32 <DIO_u8set_pin_dir>
	DIO_u8set_pin_dir(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_OUTPUT );
    127c:	80 e0       	ldi	r24, 0x00	; 0
    127e:	63 e0       	ldi	r22, 0x03	; 3
    1280:	41 e0       	ldi	r20, 0x01	; 1
    1282:	0e 94 99 06 	call	0xd32	; 0xd32 <DIO_u8set_pin_dir>
}
    1286:	cf 91       	pop	r28
    1288:	df 91       	pop	r29
    128a:	08 95       	ret

0000128c <Stepper_void_Rotate_CW_Full_STEP>:

void Stepper_void_Rotate_CW_Full_STEP(void)
{
    128c:	df 93       	push	r29
    128e:	cf 93       	push	r28
    1290:	cd b7       	in	r28, 0x3d	; 61
    1292:	de b7       	in	r29, 0x3e	; 62
    1294:	e8 97       	sbiw	r28, 0x38	; 56
    1296:	0f b6       	in	r0, 0x3f	; 63
    1298:	f8 94       	cli
    129a:	de bf       	out	0x3e, r29	; 62
    129c:	0f be       	out	0x3f, r0	; 63
    129e:	cd bf       	out	0x3d, r28	; 61
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_HIGH);
    12a0:	80 e0       	ldi	r24, 0x00	; 0
    12a2:	60 e0       	ldi	r22, 0x00	; 0
    12a4:	41 e0       	ldi	r20, 0x01	; 1
    12a6:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_LOW );
    12aa:	80 e0       	ldi	r24, 0x00	; 0
    12ac:	61 e0       	ldi	r22, 0x01	; 1
    12ae:	40 e0       	ldi	r20, 0x00	; 0
    12b0:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_LOW );
    12b4:	80 e0       	ldi	r24, 0x00	; 0
    12b6:	62 e0       	ldi	r22, 0x02	; 2
    12b8:	40 e0       	ldi	r20, 0x00	; 0
    12ba:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_LOW );
    12be:	80 e0       	ldi	r24, 0x00	; 0
    12c0:	63 e0       	ldi	r22, 0x03	; 3
    12c2:	40 e0       	ldi	r20, 0x00	; 0
    12c4:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    12c8:	80 e0       	ldi	r24, 0x00	; 0
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	a0 e2       	ldi	r26, 0x20	; 32
    12ce:	b1 e4       	ldi	r27, 0x41	; 65
    12d0:	8d ab       	std	Y+53, r24	; 0x35
    12d2:	9e ab       	std	Y+54, r25	; 0x36
    12d4:	af ab       	std	Y+55, r26	; 0x37
    12d6:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12d8:	6d a9       	ldd	r22, Y+53	; 0x35
    12da:	7e a9       	ldd	r23, Y+54	; 0x36
    12dc:	8f a9       	ldd	r24, Y+55	; 0x37
    12de:	98 ad       	ldd	r25, Y+56	; 0x38
    12e0:	20 e0       	ldi	r18, 0x00	; 0
    12e2:	30 e0       	ldi	r19, 0x00	; 0
    12e4:	4a ef       	ldi	r20, 0xFA	; 250
    12e6:	54 e4       	ldi	r21, 0x44	; 68
    12e8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    12ec:	dc 01       	movw	r26, r24
    12ee:	cb 01       	movw	r24, r22
    12f0:	89 ab       	std	Y+49, r24	; 0x31
    12f2:	9a ab       	std	Y+50, r25	; 0x32
    12f4:	ab ab       	std	Y+51, r26	; 0x33
    12f6:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    12f8:	69 a9       	ldd	r22, Y+49	; 0x31
    12fa:	7a a9       	ldd	r23, Y+50	; 0x32
    12fc:	8b a9       	ldd	r24, Y+51	; 0x33
    12fe:	9c a9       	ldd	r25, Y+52	; 0x34
    1300:	20 e0       	ldi	r18, 0x00	; 0
    1302:	30 e0       	ldi	r19, 0x00	; 0
    1304:	40 e8       	ldi	r20, 0x80	; 128
    1306:	5f e3       	ldi	r21, 0x3F	; 63
    1308:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    130c:	88 23       	and	r24, r24
    130e:	2c f4       	brge	.+10     	; 0x131a <Stepper_void_Rotate_CW_Full_STEP+0x8e>
		__ticks = 1;
    1310:	81 e0       	ldi	r24, 0x01	; 1
    1312:	90 e0       	ldi	r25, 0x00	; 0
    1314:	98 ab       	std	Y+48, r25	; 0x30
    1316:	8f a7       	std	Y+47, r24	; 0x2f
    1318:	3f c0       	rjmp	.+126    	; 0x1398 <Stepper_void_Rotate_CW_Full_STEP+0x10c>
	else if (__tmp > 65535)
    131a:	69 a9       	ldd	r22, Y+49	; 0x31
    131c:	7a a9       	ldd	r23, Y+50	; 0x32
    131e:	8b a9       	ldd	r24, Y+51	; 0x33
    1320:	9c a9       	ldd	r25, Y+52	; 0x34
    1322:	20 e0       	ldi	r18, 0x00	; 0
    1324:	3f ef       	ldi	r19, 0xFF	; 255
    1326:	4f e7       	ldi	r20, 0x7F	; 127
    1328:	57 e4       	ldi	r21, 0x47	; 71
    132a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    132e:	18 16       	cp	r1, r24
    1330:	4c f5       	brge	.+82     	; 0x1384 <Stepper_void_Rotate_CW_Full_STEP+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1332:	6d a9       	ldd	r22, Y+53	; 0x35
    1334:	7e a9       	ldd	r23, Y+54	; 0x36
    1336:	8f a9       	ldd	r24, Y+55	; 0x37
    1338:	98 ad       	ldd	r25, Y+56	; 0x38
    133a:	20 e0       	ldi	r18, 0x00	; 0
    133c:	30 e0       	ldi	r19, 0x00	; 0
    133e:	40 e2       	ldi	r20, 0x20	; 32
    1340:	51 e4       	ldi	r21, 0x41	; 65
    1342:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1346:	dc 01       	movw	r26, r24
    1348:	cb 01       	movw	r24, r22
    134a:	bc 01       	movw	r22, r24
    134c:	cd 01       	movw	r24, r26
    134e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1352:	dc 01       	movw	r26, r24
    1354:	cb 01       	movw	r24, r22
    1356:	98 ab       	std	Y+48, r25	; 0x30
    1358:	8f a7       	std	Y+47, r24	; 0x2f
    135a:	0f c0       	rjmp	.+30     	; 0x137a <Stepper_void_Rotate_CW_Full_STEP+0xee>
    135c:	88 ec       	ldi	r24, 0xC8	; 200
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	9e a7       	std	Y+46, r25	; 0x2e
    1362:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1364:	8d a5       	ldd	r24, Y+45	; 0x2d
    1366:	9e a5       	ldd	r25, Y+46	; 0x2e
    1368:	01 97       	sbiw	r24, 0x01	; 1
    136a:	f1 f7       	brne	.-4      	; 0x1368 <Stepper_void_Rotate_CW_Full_STEP+0xdc>
    136c:	9e a7       	std	Y+46, r25	; 0x2e
    136e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1370:	8f a5       	ldd	r24, Y+47	; 0x2f
    1372:	98 a9       	ldd	r25, Y+48	; 0x30
    1374:	01 97       	sbiw	r24, 0x01	; 1
    1376:	98 ab       	std	Y+48, r25	; 0x30
    1378:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    137a:	8f a5       	ldd	r24, Y+47	; 0x2f
    137c:	98 a9       	ldd	r25, Y+48	; 0x30
    137e:	00 97       	sbiw	r24, 0x00	; 0
    1380:	69 f7       	brne	.-38     	; 0x135c <Stepper_void_Rotate_CW_Full_STEP+0xd0>
    1382:	14 c0       	rjmp	.+40     	; 0x13ac <Stepper_void_Rotate_CW_Full_STEP+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1384:	69 a9       	ldd	r22, Y+49	; 0x31
    1386:	7a a9       	ldd	r23, Y+50	; 0x32
    1388:	8b a9       	ldd	r24, Y+51	; 0x33
    138a:	9c a9       	ldd	r25, Y+52	; 0x34
    138c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1390:	dc 01       	movw	r26, r24
    1392:	cb 01       	movw	r24, r22
    1394:	98 ab       	std	Y+48, r25	; 0x30
    1396:	8f a7       	std	Y+47, r24	; 0x2f
    1398:	8f a5       	ldd	r24, Y+47	; 0x2f
    139a:	98 a9       	ldd	r25, Y+48	; 0x30
    139c:	9c a7       	std	Y+44, r25	; 0x2c
    139e:	8b a7       	std	Y+43, r24	; 0x2b
    13a0:	8b a5       	ldd	r24, Y+43	; 0x2b
    13a2:	9c a5       	ldd	r25, Y+44	; 0x2c
    13a4:	01 97       	sbiw	r24, 0x01	; 1
    13a6:	f1 f7       	brne	.-4      	; 0x13a4 <Stepper_void_Rotate_CW_Full_STEP+0x118>
    13a8:	9c a7       	std	Y+44, r25	; 0x2c
    13aa:	8b a7       	std	Y+43, r24	; 0x2b

	_delay_ms(10);
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_LOW );
    13ac:	80 e0       	ldi	r24, 0x00	; 0
    13ae:	60 e0       	ldi	r22, 0x00	; 0
    13b0:	40 e0       	ldi	r20, 0x00	; 0
    13b2:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_HIGH);
    13b6:	80 e0       	ldi	r24, 0x00	; 0
    13b8:	61 e0       	ldi	r22, 0x01	; 1
    13ba:	41 e0       	ldi	r20, 0x01	; 1
    13bc:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_LOW );
    13c0:	80 e0       	ldi	r24, 0x00	; 0
    13c2:	62 e0       	ldi	r22, 0x02	; 2
    13c4:	40 e0       	ldi	r20, 0x00	; 0
    13c6:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_LOW );
    13ca:	80 e0       	ldi	r24, 0x00	; 0
    13cc:	63 e0       	ldi	r22, 0x03	; 3
    13ce:	40 e0       	ldi	r20, 0x00	; 0
    13d0:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    13d4:	80 e0       	ldi	r24, 0x00	; 0
    13d6:	90 e0       	ldi	r25, 0x00	; 0
    13d8:	a0 e2       	ldi	r26, 0x20	; 32
    13da:	b1 e4       	ldi	r27, 0x41	; 65
    13dc:	8f a3       	std	Y+39, r24	; 0x27
    13de:	98 a7       	std	Y+40, r25	; 0x28
    13e0:	a9 a7       	std	Y+41, r26	; 0x29
    13e2:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13e4:	6f a1       	ldd	r22, Y+39	; 0x27
    13e6:	78 a5       	ldd	r23, Y+40	; 0x28
    13e8:	89 a5       	ldd	r24, Y+41	; 0x29
    13ea:	9a a5       	ldd	r25, Y+42	; 0x2a
    13ec:	20 e0       	ldi	r18, 0x00	; 0
    13ee:	30 e0       	ldi	r19, 0x00	; 0
    13f0:	4a ef       	ldi	r20, 0xFA	; 250
    13f2:	54 e4       	ldi	r21, 0x44	; 68
    13f4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    13f8:	dc 01       	movw	r26, r24
    13fa:	cb 01       	movw	r24, r22
    13fc:	8b a3       	std	Y+35, r24	; 0x23
    13fe:	9c a3       	std	Y+36, r25	; 0x24
    1400:	ad a3       	std	Y+37, r26	; 0x25
    1402:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1404:	6b a1       	ldd	r22, Y+35	; 0x23
    1406:	7c a1       	ldd	r23, Y+36	; 0x24
    1408:	8d a1       	ldd	r24, Y+37	; 0x25
    140a:	9e a1       	ldd	r25, Y+38	; 0x26
    140c:	20 e0       	ldi	r18, 0x00	; 0
    140e:	30 e0       	ldi	r19, 0x00	; 0
    1410:	40 e8       	ldi	r20, 0x80	; 128
    1412:	5f e3       	ldi	r21, 0x3F	; 63
    1414:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1418:	88 23       	and	r24, r24
    141a:	2c f4       	brge	.+10     	; 0x1426 <Stepper_void_Rotate_CW_Full_STEP+0x19a>
		__ticks = 1;
    141c:	81 e0       	ldi	r24, 0x01	; 1
    141e:	90 e0       	ldi	r25, 0x00	; 0
    1420:	9a a3       	std	Y+34, r25	; 0x22
    1422:	89 a3       	std	Y+33, r24	; 0x21
    1424:	3f c0       	rjmp	.+126    	; 0x14a4 <Stepper_void_Rotate_CW_Full_STEP+0x218>
	else if (__tmp > 65535)
    1426:	6b a1       	ldd	r22, Y+35	; 0x23
    1428:	7c a1       	ldd	r23, Y+36	; 0x24
    142a:	8d a1       	ldd	r24, Y+37	; 0x25
    142c:	9e a1       	ldd	r25, Y+38	; 0x26
    142e:	20 e0       	ldi	r18, 0x00	; 0
    1430:	3f ef       	ldi	r19, 0xFF	; 255
    1432:	4f e7       	ldi	r20, 0x7F	; 127
    1434:	57 e4       	ldi	r21, 0x47	; 71
    1436:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    143a:	18 16       	cp	r1, r24
    143c:	4c f5       	brge	.+82     	; 0x1490 <Stepper_void_Rotate_CW_Full_STEP+0x204>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    143e:	6f a1       	ldd	r22, Y+39	; 0x27
    1440:	78 a5       	ldd	r23, Y+40	; 0x28
    1442:	89 a5       	ldd	r24, Y+41	; 0x29
    1444:	9a a5       	ldd	r25, Y+42	; 0x2a
    1446:	20 e0       	ldi	r18, 0x00	; 0
    1448:	30 e0       	ldi	r19, 0x00	; 0
    144a:	40 e2       	ldi	r20, 0x20	; 32
    144c:	51 e4       	ldi	r21, 0x41	; 65
    144e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1452:	dc 01       	movw	r26, r24
    1454:	cb 01       	movw	r24, r22
    1456:	bc 01       	movw	r22, r24
    1458:	cd 01       	movw	r24, r26
    145a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    145e:	dc 01       	movw	r26, r24
    1460:	cb 01       	movw	r24, r22
    1462:	9a a3       	std	Y+34, r25	; 0x22
    1464:	89 a3       	std	Y+33, r24	; 0x21
    1466:	0f c0       	rjmp	.+30     	; 0x1486 <Stepper_void_Rotate_CW_Full_STEP+0x1fa>
    1468:	88 ec       	ldi	r24, 0xC8	; 200
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	98 a3       	std	Y+32, r25	; 0x20
    146e:	8f 8f       	std	Y+31, r24	; 0x1f
    1470:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1472:	98 a1       	ldd	r25, Y+32	; 0x20
    1474:	01 97       	sbiw	r24, 0x01	; 1
    1476:	f1 f7       	brne	.-4      	; 0x1474 <Stepper_void_Rotate_CW_Full_STEP+0x1e8>
    1478:	98 a3       	std	Y+32, r25	; 0x20
    147a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    147c:	89 a1       	ldd	r24, Y+33	; 0x21
    147e:	9a a1       	ldd	r25, Y+34	; 0x22
    1480:	01 97       	sbiw	r24, 0x01	; 1
    1482:	9a a3       	std	Y+34, r25	; 0x22
    1484:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1486:	89 a1       	ldd	r24, Y+33	; 0x21
    1488:	9a a1       	ldd	r25, Y+34	; 0x22
    148a:	00 97       	sbiw	r24, 0x00	; 0
    148c:	69 f7       	brne	.-38     	; 0x1468 <Stepper_void_Rotate_CW_Full_STEP+0x1dc>
    148e:	14 c0       	rjmp	.+40     	; 0x14b8 <Stepper_void_Rotate_CW_Full_STEP+0x22c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1490:	6b a1       	ldd	r22, Y+35	; 0x23
    1492:	7c a1       	ldd	r23, Y+36	; 0x24
    1494:	8d a1       	ldd	r24, Y+37	; 0x25
    1496:	9e a1       	ldd	r25, Y+38	; 0x26
    1498:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    149c:	dc 01       	movw	r26, r24
    149e:	cb 01       	movw	r24, r22
    14a0:	9a a3       	std	Y+34, r25	; 0x22
    14a2:	89 a3       	std	Y+33, r24	; 0x21
    14a4:	89 a1       	ldd	r24, Y+33	; 0x21
    14a6:	9a a1       	ldd	r25, Y+34	; 0x22
    14a8:	9e 8f       	std	Y+30, r25	; 0x1e
    14aa:	8d 8f       	std	Y+29, r24	; 0x1d
    14ac:	8d 8d       	ldd	r24, Y+29	; 0x1d
    14ae:	9e 8d       	ldd	r25, Y+30	; 0x1e
    14b0:	01 97       	sbiw	r24, 0x01	; 1
    14b2:	f1 f7       	brne	.-4      	; 0x14b0 <Stepper_void_Rotate_CW_Full_STEP+0x224>
    14b4:	9e 8f       	std	Y+30, r25	; 0x1e
    14b6:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(10);
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_LOW );
    14b8:	80 e0       	ldi	r24, 0x00	; 0
    14ba:	60 e0       	ldi	r22, 0x00	; 0
    14bc:	40 e0       	ldi	r20, 0x00	; 0
    14be:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_LOW );
    14c2:	80 e0       	ldi	r24, 0x00	; 0
    14c4:	61 e0       	ldi	r22, 0x01	; 1
    14c6:	40 e0       	ldi	r20, 0x00	; 0
    14c8:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_HIGH);
    14cc:	80 e0       	ldi	r24, 0x00	; 0
    14ce:	62 e0       	ldi	r22, 0x02	; 2
    14d0:	41 e0       	ldi	r20, 0x01	; 1
    14d2:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_LOW );
    14d6:	80 e0       	ldi	r24, 0x00	; 0
    14d8:	63 e0       	ldi	r22, 0x03	; 3
    14da:	40 e0       	ldi	r20, 0x00	; 0
    14dc:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    14e0:	80 e0       	ldi	r24, 0x00	; 0
    14e2:	90 e0       	ldi	r25, 0x00	; 0
    14e4:	a0 e2       	ldi	r26, 0x20	; 32
    14e6:	b1 e4       	ldi	r27, 0x41	; 65
    14e8:	89 8f       	std	Y+25, r24	; 0x19
    14ea:	9a 8f       	std	Y+26, r25	; 0x1a
    14ec:	ab 8f       	std	Y+27, r26	; 0x1b
    14ee:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14f0:	69 8d       	ldd	r22, Y+25	; 0x19
    14f2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    14f4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    14f6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    14f8:	20 e0       	ldi	r18, 0x00	; 0
    14fa:	30 e0       	ldi	r19, 0x00	; 0
    14fc:	4a ef       	ldi	r20, 0xFA	; 250
    14fe:	54 e4       	ldi	r21, 0x44	; 68
    1500:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1504:	dc 01       	movw	r26, r24
    1506:	cb 01       	movw	r24, r22
    1508:	8d 8b       	std	Y+21, r24	; 0x15
    150a:	9e 8b       	std	Y+22, r25	; 0x16
    150c:	af 8b       	std	Y+23, r26	; 0x17
    150e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1510:	6d 89       	ldd	r22, Y+21	; 0x15
    1512:	7e 89       	ldd	r23, Y+22	; 0x16
    1514:	8f 89       	ldd	r24, Y+23	; 0x17
    1516:	98 8d       	ldd	r25, Y+24	; 0x18
    1518:	20 e0       	ldi	r18, 0x00	; 0
    151a:	30 e0       	ldi	r19, 0x00	; 0
    151c:	40 e8       	ldi	r20, 0x80	; 128
    151e:	5f e3       	ldi	r21, 0x3F	; 63
    1520:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1524:	88 23       	and	r24, r24
    1526:	2c f4       	brge	.+10     	; 0x1532 <Stepper_void_Rotate_CW_Full_STEP+0x2a6>
		__ticks = 1;
    1528:	81 e0       	ldi	r24, 0x01	; 1
    152a:	90 e0       	ldi	r25, 0x00	; 0
    152c:	9c 8b       	std	Y+20, r25	; 0x14
    152e:	8b 8b       	std	Y+19, r24	; 0x13
    1530:	3f c0       	rjmp	.+126    	; 0x15b0 <Stepper_void_Rotate_CW_Full_STEP+0x324>
	else if (__tmp > 65535)
    1532:	6d 89       	ldd	r22, Y+21	; 0x15
    1534:	7e 89       	ldd	r23, Y+22	; 0x16
    1536:	8f 89       	ldd	r24, Y+23	; 0x17
    1538:	98 8d       	ldd	r25, Y+24	; 0x18
    153a:	20 e0       	ldi	r18, 0x00	; 0
    153c:	3f ef       	ldi	r19, 0xFF	; 255
    153e:	4f e7       	ldi	r20, 0x7F	; 127
    1540:	57 e4       	ldi	r21, 0x47	; 71
    1542:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1546:	18 16       	cp	r1, r24
    1548:	4c f5       	brge	.+82     	; 0x159c <Stepper_void_Rotate_CW_Full_STEP+0x310>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    154a:	69 8d       	ldd	r22, Y+25	; 0x19
    154c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    154e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1550:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1552:	20 e0       	ldi	r18, 0x00	; 0
    1554:	30 e0       	ldi	r19, 0x00	; 0
    1556:	40 e2       	ldi	r20, 0x20	; 32
    1558:	51 e4       	ldi	r21, 0x41	; 65
    155a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    155e:	dc 01       	movw	r26, r24
    1560:	cb 01       	movw	r24, r22
    1562:	bc 01       	movw	r22, r24
    1564:	cd 01       	movw	r24, r26
    1566:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    156a:	dc 01       	movw	r26, r24
    156c:	cb 01       	movw	r24, r22
    156e:	9c 8b       	std	Y+20, r25	; 0x14
    1570:	8b 8b       	std	Y+19, r24	; 0x13
    1572:	0f c0       	rjmp	.+30     	; 0x1592 <Stepper_void_Rotate_CW_Full_STEP+0x306>
    1574:	88 ec       	ldi	r24, 0xC8	; 200
    1576:	90 e0       	ldi	r25, 0x00	; 0
    1578:	9a 8b       	std	Y+18, r25	; 0x12
    157a:	89 8b       	std	Y+17, r24	; 0x11
    157c:	89 89       	ldd	r24, Y+17	; 0x11
    157e:	9a 89       	ldd	r25, Y+18	; 0x12
    1580:	01 97       	sbiw	r24, 0x01	; 1
    1582:	f1 f7       	brne	.-4      	; 0x1580 <Stepper_void_Rotate_CW_Full_STEP+0x2f4>
    1584:	9a 8b       	std	Y+18, r25	; 0x12
    1586:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1588:	8b 89       	ldd	r24, Y+19	; 0x13
    158a:	9c 89       	ldd	r25, Y+20	; 0x14
    158c:	01 97       	sbiw	r24, 0x01	; 1
    158e:	9c 8b       	std	Y+20, r25	; 0x14
    1590:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1592:	8b 89       	ldd	r24, Y+19	; 0x13
    1594:	9c 89       	ldd	r25, Y+20	; 0x14
    1596:	00 97       	sbiw	r24, 0x00	; 0
    1598:	69 f7       	brne	.-38     	; 0x1574 <Stepper_void_Rotate_CW_Full_STEP+0x2e8>
    159a:	14 c0       	rjmp	.+40     	; 0x15c4 <Stepper_void_Rotate_CW_Full_STEP+0x338>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    159c:	6d 89       	ldd	r22, Y+21	; 0x15
    159e:	7e 89       	ldd	r23, Y+22	; 0x16
    15a0:	8f 89       	ldd	r24, Y+23	; 0x17
    15a2:	98 8d       	ldd	r25, Y+24	; 0x18
    15a4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    15a8:	dc 01       	movw	r26, r24
    15aa:	cb 01       	movw	r24, r22
    15ac:	9c 8b       	std	Y+20, r25	; 0x14
    15ae:	8b 8b       	std	Y+19, r24	; 0x13
    15b0:	8b 89       	ldd	r24, Y+19	; 0x13
    15b2:	9c 89       	ldd	r25, Y+20	; 0x14
    15b4:	98 8b       	std	Y+16, r25	; 0x10
    15b6:	8f 87       	std	Y+15, r24	; 0x0f
    15b8:	8f 85       	ldd	r24, Y+15	; 0x0f
    15ba:	98 89       	ldd	r25, Y+16	; 0x10
    15bc:	01 97       	sbiw	r24, 0x01	; 1
    15be:	f1 f7       	brne	.-4      	; 0x15bc <Stepper_void_Rotate_CW_Full_STEP+0x330>
    15c0:	98 8b       	std	Y+16, r25	; 0x10
    15c2:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(10);
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_LOW );
    15c4:	80 e0       	ldi	r24, 0x00	; 0
    15c6:	60 e0       	ldi	r22, 0x00	; 0
    15c8:	40 e0       	ldi	r20, 0x00	; 0
    15ca:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_LOW );
    15ce:	80 e0       	ldi	r24, 0x00	; 0
    15d0:	61 e0       	ldi	r22, 0x01	; 1
    15d2:	40 e0       	ldi	r20, 0x00	; 0
    15d4:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_LOW );
    15d8:	80 e0       	ldi	r24, 0x00	; 0
    15da:	62 e0       	ldi	r22, 0x02	; 2
    15dc:	40 e0       	ldi	r20, 0x00	; 0
    15de:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_HIGH);
    15e2:	80 e0       	ldi	r24, 0x00	; 0
    15e4:	63 e0       	ldi	r22, 0x03	; 3
    15e6:	41 e0       	ldi	r20, 0x01	; 1
    15e8:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    15ec:	80 e0       	ldi	r24, 0x00	; 0
    15ee:	90 e0       	ldi	r25, 0x00	; 0
    15f0:	a0 e2       	ldi	r26, 0x20	; 32
    15f2:	b1 e4       	ldi	r27, 0x41	; 65
    15f4:	8b 87       	std	Y+11, r24	; 0x0b
    15f6:	9c 87       	std	Y+12, r25	; 0x0c
    15f8:	ad 87       	std	Y+13, r26	; 0x0d
    15fa:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15fc:	6b 85       	ldd	r22, Y+11	; 0x0b
    15fe:	7c 85       	ldd	r23, Y+12	; 0x0c
    1600:	8d 85       	ldd	r24, Y+13	; 0x0d
    1602:	9e 85       	ldd	r25, Y+14	; 0x0e
    1604:	20 e0       	ldi	r18, 0x00	; 0
    1606:	30 e0       	ldi	r19, 0x00	; 0
    1608:	4a ef       	ldi	r20, 0xFA	; 250
    160a:	54 e4       	ldi	r21, 0x44	; 68
    160c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1610:	dc 01       	movw	r26, r24
    1612:	cb 01       	movw	r24, r22
    1614:	8f 83       	std	Y+7, r24	; 0x07
    1616:	98 87       	std	Y+8, r25	; 0x08
    1618:	a9 87       	std	Y+9, r26	; 0x09
    161a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    161c:	6f 81       	ldd	r22, Y+7	; 0x07
    161e:	78 85       	ldd	r23, Y+8	; 0x08
    1620:	89 85       	ldd	r24, Y+9	; 0x09
    1622:	9a 85       	ldd	r25, Y+10	; 0x0a
    1624:	20 e0       	ldi	r18, 0x00	; 0
    1626:	30 e0       	ldi	r19, 0x00	; 0
    1628:	40 e8       	ldi	r20, 0x80	; 128
    162a:	5f e3       	ldi	r21, 0x3F	; 63
    162c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1630:	88 23       	and	r24, r24
    1632:	2c f4       	brge	.+10     	; 0x163e <Stepper_void_Rotate_CW_Full_STEP+0x3b2>
		__ticks = 1;
    1634:	81 e0       	ldi	r24, 0x01	; 1
    1636:	90 e0       	ldi	r25, 0x00	; 0
    1638:	9e 83       	std	Y+6, r25	; 0x06
    163a:	8d 83       	std	Y+5, r24	; 0x05
    163c:	3f c0       	rjmp	.+126    	; 0x16bc <Stepper_void_Rotate_CW_Full_STEP+0x430>
	else if (__tmp > 65535)
    163e:	6f 81       	ldd	r22, Y+7	; 0x07
    1640:	78 85       	ldd	r23, Y+8	; 0x08
    1642:	89 85       	ldd	r24, Y+9	; 0x09
    1644:	9a 85       	ldd	r25, Y+10	; 0x0a
    1646:	20 e0       	ldi	r18, 0x00	; 0
    1648:	3f ef       	ldi	r19, 0xFF	; 255
    164a:	4f e7       	ldi	r20, 0x7F	; 127
    164c:	57 e4       	ldi	r21, 0x47	; 71
    164e:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1652:	18 16       	cp	r1, r24
    1654:	4c f5       	brge	.+82     	; 0x16a8 <Stepper_void_Rotate_CW_Full_STEP+0x41c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1656:	6b 85       	ldd	r22, Y+11	; 0x0b
    1658:	7c 85       	ldd	r23, Y+12	; 0x0c
    165a:	8d 85       	ldd	r24, Y+13	; 0x0d
    165c:	9e 85       	ldd	r25, Y+14	; 0x0e
    165e:	20 e0       	ldi	r18, 0x00	; 0
    1660:	30 e0       	ldi	r19, 0x00	; 0
    1662:	40 e2       	ldi	r20, 0x20	; 32
    1664:	51 e4       	ldi	r21, 0x41	; 65
    1666:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    166a:	dc 01       	movw	r26, r24
    166c:	cb 01       	movw	r24, r22
    166e:	bc 01       	movw	r22, r24
    1670:	cd 01       	movw	r24, r26
    1672:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1676:	dc 01       	movw	r26, r24
    1678:	cb 01       	movw	r24, r22
    167a:	9e 83       	std	Y+6, r25	; 0x06
    167c:	8d 83       	std	Y+5, r24	; 0x05
    167e:	0f c0       	rjmp	.+30     	; 0x169e <Stepper_void_Rotate_CW_Full_STEP+0x412>
    1680:	88 ec       	ldi	r24, 0xC8	; 200
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	9c 83       	std	Y+4, r25	; 0x04
    1686:	8b 83       	std	Y+3, r24	; 0x03
    1688:	8b 81       	ldd	r24, Y+3	; 0x03
    168a:	9c 81       	ldd	r25, Y+4	; 0x04
    168c:	01 97       	sbiw	r24, 0x01	; 1
    168e:	f1 f7       	brne	.-4      	; 0x168c <Stepper_void_Rotate_CW_Full_STEP+0x400>
    1690:	9c 83       	std	Y+4, r25	; 0x04
    1692:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1694:	8d 81       	ldd	r24, Y+5	; 0x05
    1696:	9e 81       	ldd	r25, Y+6	; 0x06
    1698:	01 97       	sbiw	r24, 0x01	; 1
    169a:	9e 83       	std	Y+6, r25	; 0x06
    169c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    169e:	8d 81       	ldd	r24, Y+5	; 0x05
    16a0:	9e 81       	ldd	r25, Y+6	; 0x06
    16a2:	00 97       	sbiw	r24, 0x00	; 0
    16a4:	69 f7       	brne	.-38     	; 0x1680 <Stepper_void_Rotate_CW_Full_STEP+0x3f4>
    16a6:	14 c0       	rjmp	.+40     	; 0x16d0 <Stepper_void_Rotate_CW_Full_STEP+0x444>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    16a8:	6f 81       	ldd	r22, Y+7	; 0x07
    16aa:	78 85       	ldd	r23, Y+8	; 0x08
    16ac:	89 85       	ldd	r24, Y+9	; 0x09
    16ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    16b0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    16b4:	dc 01       	movw	r26, r24
    16b6:	cb 01       	movw	r24, r22
    16b8:	9e 83       	std	Y+6, r25	; 0x06
    16ba:	8d 83       	std	Y+5, r24	; 0x05
    16bc:	8d 81       	ldd	r24, Y+5	; 0x05
    16be:	9e 81       	ldd	r25, Y+6	; 0x06
    16c0:	9a 83       	std	Y+2, r25	; 0x02
    16c2:	89 83       	std	Y+1, r24	; 0x01
    16c4:	89 81       	ldd	r24, Y+1	; 0x01
    16c6:	9a 81       	ldd	r25, Y+2	; 0x02
    16c8:	01 97       	sbiw	r24, 0x01	; 1
    16ca:	f1 f7       	brne	.-4      	; 0x16c8 <Stepper_void_Rotate_CW_Full_STEP+0x43c>
    16cc:	9a 83       	std	Y+2, r25	; 0x02
    16ce:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);
}
    16d0:	e8 96       	adiw	r28, 0x38	; 56
    16d2:	0f b6       	in	r0, 0x3f	; 63
    16d4:	f8 94       	cli
    16d6:	de bf       	out	0x3e, r29	; 62
    16d8:	0f be       	out	0x3f, r0	; 63
    16da:	cd bf       	out	0x3d, r28	; 61
    16dc:	cf 91       	pop	r28
    16de:	df 91       	pop	r29
    16e0:	08 95       	ret

000016e2 <Stepper_void_Rotate_ACW_Full_STEP>:


void Stepper_void_Rotate_ACW_Full_STEP(void)
{
    16e2:	df 93       	push	r29
    16e4:	cf 93       	push	r28
    16e6:	cd b7       	in	r28, 0x3d	; 61
    16e8:	de b7       	in	r29, 0x3e	; 62
    16ea:	e8 97       	sbiw	r28, 0x38	; 56
    16ec:	0f b6       	in	r0, 0x3f	; 63
    16ee:	f8 94       	cli
    16f0:	de bf       	out	0x3e, r29	; 62
    16f2:	0f be       	out	0x3f, r0	; 63
    16f4:	cd bf       	out	0x3d, r28	; 61
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_LOW );
    16f6:	80 e0       	ldi	r24, 0x00	; 0
    16f8:	60 e0       	ldi	r22, 0x00	; 0
    16fa:	40 e0       	ldi	r20, 0x00	; 0
    16fc:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_LOW );
    1700:	80 e0       	ldi	r24, 0x00	; 0
    1702:	61 e0       	ldi	r22, 0x01	; 1
    1704:	40 e0       	ldi	r20, 0x00	; 0
    1706:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_LOW );
    170a:	80 e0       	ldi	r24, 0x00	; 0
    170c:	62 e0       	ldi	r22, 0x02	; 2
    170e:	40 e0       	ldi	r20, 0x00	; 0
    1710:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_HIGH);
    1714:	80 e0       	ldi	r24, 0x00	; 0
    1716:	63 e0       	ldi	r22, 0x03	; 3
    1718:	41 e0       	ldi	r20, 0x01	; 1
    171a:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    171e:	80 e0       	ldi	r24, 0x00	; 0
    1720:	90 e0       	ldi	r25, 0x00	; 0
    1722:	a0 e2       	ldi	r26, 0x20	; 32
    1724:	b1 e4       	ldi	r27, 0x41	; 65
    1726:	8d ab       	std	Y+53, r24	; 0x35
    1728:	9e ab       	std	Y+54, r25	; 0x36
    172a:	af ab       	std	Y+55, r26	; 0x37
    172c:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    172e:	6d a9       	ldd	r22, Y+53	; 0x35
    1730:	7e a9       	ldd	r23, Y+54	; 0x36
    1732:	8f a9       	ldd	r24, Y+55	; 0x37
    1734:	98 ad       	ldd	r25, Y+56	; 0x38
    1736:	20 e0       	ldi	r18, 0x00	; 0
    1738:	30 e0       	ldi	r19, 0x00	; 0
    173a:	4a ef       	ldi	r20, 0xFA	; 250
    173c:	54 e4       	ldi	r21, 0x44	; 68
    173e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1742:	dc 01       	movw	r26, r24
    1744:	cb 01       	movw	r24, r22
    1746:	89 ab       	std	Y+49, r24	; 0x31
    1748:	9a ab       	std	Y+50, r25	; 0x32
    174a:	ab ab       	std	Y+51, r26	; 0x33
    174c:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    174e:	69 a9       	ldd	r22, Y+49	; 0x31
    1750:	7a a9       	ldd	r23, Y+50	; 0x32
    1752:	8b a9       	ldd	r24, Y+51	; 0x33
    1754:	9c a9       	ldd	r25, Y+52	; 0x34
    1756:	20 e0       	ldi	r18, 0x00	; 0
    1758:	30 e0       	ldi	r19, 0x00	; 0
    175a:	40 e8       	ldi	r20, 0x80	; 128
    175c:	5f e3       	ldi	r21, 0x3F	; 63
    175e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1762:	88 23       	and	r24, r24
    1764:	2c f4       	brge	.+10     	; 0x1770 <Stepper_void_Rotate_ACW_Full_STEP+0x8e>
		__ticks = 1;
    1766:	81 e0       	ldi	r24, 0x01	; 1
    1768:	90 e0       	ldi	r25, 0x00	; 0
    176a:	98 ab       	std	Y+48, r25	; 0x30
    176c:	8f a7       	std	Y+47, r24	; 0x2f
    176e:	3f c0       	rjmp	.+126    	; 0x17ee <Stepper_void_Rotate_ACW_Full_STEP+0x10c>
	else if (__tmp > 65535)
    1770:	69 a9       	ldd	r22, Y+49	; 0x31
    1772:	7a a9       	ldd	r23, Y+50	; 0x32
    1774:	8b a9       	ldd	r24, Y+51	; 0x33
    1776:	9c a9       	ldd	r25, Y+52	; 0x34
    1778:	20 e0       	ldi	r18, 0x00	; 0
    177a:	3f ef       	ldi	r19, 0xFF	; 255
    177c:	4f e7       	ldi	r20, 0x7F	; 127
    177e:	57 e4       	ldi	r21, 0x47	; 71
    1780:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1784:	18 16       	cp	r1, r24
    1786:	4c f5       	brge	.+82     	; 0x17da <Stepper_void_Rotate_ACW_Full_STEP+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1788:	6d a9       	ldd	r22, Y+53	; 0x35
    178a:	7e a9       	ldd	r23, Y+54	; 0x36
    178c:	8f a9       	ldd	r24, Y+55	; 0x37
    178e:	98 ad       	ldd	r25, Y+56	; 0x38
    1790:	20 e0       	ldi	r18, 0x00	; 0
    1792:	30 e0       	ldi	r19, 0x00	; 0
    1794:	40 e2       	ldi	r20, 0x20	; 32
    1796:	51 e4       	ldi	r21, 0x41	; 65
    1798:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    179c:	dc 01       	movw	r26, r24
    179e:	cb 01       	movw	r24, r22
    17a0:	bc 01       	movw	r22, r24
    17a2:	cd 01       	movw	r24, r26
    17a4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    17a8:	dc 01       	movw	r26, r24
    17aa:	cb 01       	movw	r24, r22
    17ac:	98 ab       	std	Y+48, r25	; 0x30
    17ae:	8f a7       	std	Y+47, r24	; 0x2f
    17b0:	0f c0       	rjmp	.+30     	; 0x17d0 <Stepper_void_Rotate_ACW_Full_STEP+0xee>
    17b2:	88 ec       	ldi	r24, 0xC8	; 200
    17b4:	90 e0       	ldi	r25, 0x00	; 0
    17b6:	9e a7       	std	Y+46, r25	; 0x2e
    17b8:	8d a7       	std	Y+45, r24	; 0x2d
    17ba:	8d a5       	ldd	r24, Y+45	; 0x2d
    17bc:	9e a5       	ldd	r25, Y+46	; 0x2e
    17be:	01 97       	sbiw	r24, 0x01	; 1
    17c0:	f1 f7       	brne	.-4      	; 0x17be <Stepper_void_Rotate_ACW_Full_STEP+0xdc>
    17c2:	9e a7       	std	Y+46, r25	; 0x2e
    17c4:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17c6:	8f a5       	ldd	r24, Y+47	; 0x2f
    17c8:	98 a9       	ldd	r25, Y+48	; 0x30
    17ca:	01 97       	sbiw	r24, 0x01	; 1
    17cc:	98 ab       	std	Y+48, r25	; 0x30
    17ce:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17d0:	8f a5       	ldd	r24, Y+47	; 0x2f
    17d2:	98 a9       	ldd	r25, Y+48	; 0x30
    17d4:	00 97       	sbiw	r24, 0x00	; 0
    17d6:	69 f7       	brne	.-38     	; 0x17b2 <Stepper_void_Rotate_ACW_Full_STEP+0xd0>
    17d8:	14 c0       	rjmp	.+40     	; 0x1802 <Stepper_void_Rotate_ACW_Full_STEP+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17da:	69 a9       	ldd	r22, Y+49	; 0x31
    17dc:	7a a9       	ldd	r23, Y+50	; 0x32
    17de:	8b a9       	ldd	r24, Y+51	; 0x33
    17e0:	9c a9       	ldd	r25, Y+52	; 0x34
    17e2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    17e6:	dc 01       	movw	r26, r24
    17e8:	cb 01       	movw	r24, r22
    17ea:	98 ab       	std	Y+48, r25	; 0x30
    17ec:	8f a7       	std	Y+47, r24	; 0x2f
    17ee:	8f a5       	ldd	r24, Y+47	; 0x2f
    17f0:	98 a9       	ldd	r25, Y+48	; 0x30
    17f2:	9c a7       	std	Y+44, r25	; 0x2c
    17f4:	8b a7       	std	Y+43, r24	; 0x2b
    17f6:	8b a5       	ldd	r24, Y+43	; 0x2b
    17f8:	9c a5       	ldd	r25, Y+44	; 0x2c
    17fa:	01 97       	sbiw	r24, 0x01	; 1
    17fc:	f1 f7       	brne	.-4      	; 0x17fa <Stepper_void_Rotate_ACW_Full_STEP+0x118>
    17fe:	9c a7       	std	Y+44, r25	; 0x2c
    1800:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(10);
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_LOW );
    1802:	80 e0       	ldi	r24, 0x00	; 0
    1804:	60 e0       	ldi	r22, 0x00	; 0
    1806:	40 e0       	ldi	r20, 0x00	; 0
    1808:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_LOW );
    180c:	80 e0       	ldi	r24, 0x00	; 0
    180e:	61 e0       	ldi	r22, 0x01	; 1
    1810:	40 e0       	ldi	r20, 0x00	; 0
    1812:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_HIGH);
    1816:	80 e0       	ldi	r24, 0x00	; 0
    1818:	62 e0       	ldi	r22, 0x02	; 2
    181a:	41 e0       	ldi	r20, 0x01	; 1
    181c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_LOW );
    1820:	80 e0       	ldi	r24, 0x00	; 0
    1822:	63 e0       	ldi	r22, 0x03	; 3
    1824:	40 e0       	ldi	r20, 0x00	; 0
    1826:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    182a:	80 e0       	ldi	r24, 0x00	; 0
    182c:	90 e0       	ldi	r25, 0x00	; 0
    182e:	a0 e2       	ldi	r26, 0x20	; 32
    1830:	b1 e4       	ldi	r27, 0x41	; 65
    1832:	8f a3       	std	Y+39, r24	; 0x27
    1834:	98 a7       	std	Y+40, r25	; 0x28
    1836:	a9 a7       	std	Y+41, r26	; 0x29
    1838:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    183a:	6f a1       	ldd	r22, Y+39	; 0x27
    183c:	78 a5       	ldd	r23, Y+40	; 0x28
    183e:	89 a5       	ldd	r24, Y+41	; 0x29
    1840:	9a a5       	ldd	r25, Y+42	; 0x2a
    1842:	20 e0       	ldi	r18, 0x00	; 0
    1844:	30 e0       	ldi	r19, 0x00	; 0
    1846:	4a ef       	ldi	r20, 0xFA	; 250
    1848:	54 e4       	ldi	r21, 0x44	; 68
    184a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    184e:	dc 01       	movw	r26, r24
    1850:	cb 01       	movw	r24, r22
    1852:	8b a3       	std	Y+35, r24	; 0x23
    1854:	9c a3       	std	Y+36, r25	; 0x24
    1856:	ad a3       	std	Y+37, r26	; 0x25
    1858:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    185a:	6b a1       	ldd	r22, Y+35	; 0x23
    185c:	7c a1       	ldd	r23, Y+36	; 0x24
    185e:	8d a1       	ldd	r24, Y+37	; 0x25
    1860:	9e a1       	ldd	r25, Y+38	; 0x26
    1862:	20 e0       	ldi	r18, 0x00	; 0
    1864:	30 e0       	ldi	r19, 0x00	; 0
    1866:	40 e8       	ldi	r20, 0x80	; 128
    1868:	5f e3       	ldi	r21, 0x3F	; 63
    186a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    186e:	88 23       	and	r24, r24
    1870:	2c f4       	brge	.+10     	; 0x187c <Stepper_void_Rotate_ACW_Full_STEP+0x19a>
		__ticks = 1;
    1872:	81 e0       	ldi	r24, 0x01	; 1
    1874:	90 e0       	ldi	r25, 0x00	; 0
    1876:	9a a3       	std	Y+34, r25	; 0x22
    1878:	89 a3       	std	Y+33, r24	; 0x21
    187a:	3f c0       	rjmp	.+126    	; 0x18fa <Stepper_void_Rotate_ACW_Full_STEP+0x218>
	else if (__tmp > 65535)
    187c:	6b a1       	ldd	r22, Y+35	; 0x23
    187e:	7c a1       	ldd	r23, Y+36	; 0x24
    1880:	8d a1       	ldd	r24, Y+37	; 0x25
    1882:	9e a1       	ldd	r25, Y+38	; 0x26
    1884:	20 e0       	ldi	r18, 0x00	; 0
    1886:	3f ef       	ldi	r19, 0xFF	; 255
    1888:	4f e7       	ldi	r20, 0x7F	; 127
    188a:	57 e4       	ldi	r21, 0x47	; 71
    188c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1890:	18 16       	cp	r1, r24
    1892:	4c f5       	brge	.+82     	; 0x18e6 <Stepper_void_Rotate_ACW_Full_STEP+0x204>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1894:	6f a1       	ldd	r22, Y+39	; 0x27
    1896:	78 a5       	ldd	r23, Y+40	; 0x28
    1898:	89 a5       	ldd	r24, Y+41	; 0x29
    189a:	9a a5       	ldd	r25, Y+42	; 0x2a
    189c:	20 e0       	ldi	r18, 0x00	; 0
    189e:	30 e0       	ldi	r19, 0x00	; 0
    18a0:	40 e2       	ldi	r20, 0x20	; 32
    18a2:	51 e4       	ldi	r21, 0x41	; 65
    18a4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    18a8:	dc 01       	movw	r26, r24
    18aa:	cb 01       	movw	r24, r22
    18ac:	bc 01       	movw	r22, r24
    18ae:	cd 01       	movw	r24, r26
    18b0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    18b4:	dc 01       	movw	r26, r24
    18b6:	cb 01       	movw	r24, r22
    18b8:	9a a3       	std	Y+34, r25	; 0x22
    18ba:	89 a3       	std	Y+33, r24	; 0x21
    18bc:	0f c0       	rjmp	.+30     	; 0x18dc <Stepper_void_Rotate_ACW_Full_STEP+0x1fa>
    18be:	88 ec       	ldi	r24, 0xC8	; 200
    18c0:	90 e0       	ldi	r25, 0x00	; 0
    18c2:	98 a3       	std	Y+32, r25	; 0x20
    18c4:	8f 8f       	std	Y+31, r24	; 0x1f
    18c6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    18c8:	98 a1       	ldd	r25, Y+32	; 0x20
    18ca:	01 97       	sbiw	r24, 0x01	; 1
    18cc:	f1 f7       	brne	.-4      	; 0x18ca <Stepper_void_Rotate_ACW_Full_STEP+0x1e8>
    18ce:	98 a3       	std	Y+32, r25	; 0x20
    18d0:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    18d2:	89 a1       	ldd	r24, Y+33	; 0x21
    18d4:	9a a1       	ldd	r25, Y+34	; 0x22
    18d6:	01 97       	sbiw	r24, 0x01	; 1
    18d8:	9a a3       	std	Y+34, r25	; 0x22
    18da:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18dc:	89 a1       	ldd	r24, Y+33	; 0x21
    18de:	9a a1       	ldd	r25, Y+34	; 0x22
    18e0:	00 97       	sbiw	r24, 0x00	; 0
    18e2:	69 f7       	brne	.-38     	; 0x18be <Stepper_void_Rotate_ACW_Full_STEP+0x1dc>
    18e4:	14 c0       	rjmp	.+40     	; 0x190e <Stepper_void_Rotate_ACW_Full_STEP+0x22c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18e6:	6b a1       	ldd	r22, Y+35	; 0x23
    18e8:	7c a1       	ldd	r23, Y+36	; 0x24
    18ea:	8d a1       	ldd	r24, Y+37	; 0x25
    18ec:	9e a1       	ldd	r25, Y+38	; 0x26
    18ee:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    18f2:	dc 01       	movw	r26, r24
    18f4:	cb 01       	movw	r24, r22
    18f6:	9a a3       	std	Y+34, r25	; 0x22
    18f8:	89 a3       	std	Y+33, r24	; 0x21
    18fa:	89 a1       	ldd	r24, Y+33	; 0x21
    18fc:	9a a1       	ldd	r25, Y+34	; 0x22
    18fe:	9e 8f       	std	Y+30, r25	; 0x1e
    1900:	8d 8f       	std	Y+29, r24	; 0x1d
    1902:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1904:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1906:	01 97       	sbiw	r24, 0x01	; 1
    1908:	f1 f7       	brne	.-4      	; 0x1906 <Stepper_void_Rotate_ACW_Full_STEP+0x224>
    190a:	9e 8f       	std	Y+30, r25	; 0x1e
    190c:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(10);
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_LOW );
    190e:	80 e0       	ldi	r24, 0x00	; 0
    1910:	60 e0       	ldi	r22, 0x00	; 0
    1912:	40 e0       	ldi	r20, 0x00	; 0
    1914:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_HIGH);
    1918:	80 e0       	ldi	r24, 0x00	; 0
    191a:	61 e0       	ldi	r22, 0x01	; 1
    191c:	41 e0       	ldi	r20, 0x01	; 1
    191e:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_LOW );
    1922:	80 e0       	ldi	r24, 0x00	; 0
    1924:	62 e0       	ldi	r22, 0x02	; 2
    1926:	40 e0       	ldi	r20, 0x00	; 0
    1928:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_LOW );
    192c:	80 e0       	ldi	r24, 0x00	; 0
    192e:	63 e0       	ldi	r22, 0x03	; 3
    1930:	40 e0       	ldi	r20, 0x00	; 0
    1932:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    1936:	80 e0       	ldi	r24, 0x00	; 0
    1938:	90 e0       	ldi	r25, 0x00	; 0
    193a:	a0 e2       	ldi	r26, 0x20	; 32
    193c:	b1 e4       	ldi	r27, 0x41	; 65
    193e:	89 8f       	std	Y+25, r24	; 0x19
    1940:	9a 8f       	std	Y+26, r25	; 0x1a
    1942:	ab 8f       	std	Y+27, r26	; 0x1b
    1944:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1946:	69 8d       	ldd	r22, Y+25	; 0x19
    1948:	7a 8d       	ldd	r23, Y+26	; 0x1a
    194a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    194c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    194e:	20 e0       	ldi	r18, 0x00	; 0
    1950:	30 e0       	ldi	r19, 0x00	; 0
    1952:	4a ef       	ldi	r20, 0xFA	; 250
    1954:	54 e4       	ldi	r21, 0x44	; 68
    1956:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    195a:	dc 01       	movw	r26, r24
    195c:	cb 01       	movw	r24, r22
    195e:	8d 8b       	std	Y+21, r24	; 0x15
    1960:	9e 8b       	std	Y+22, r25	; 0x16
    1962:	af 8b       	std	Y+23, r26	; 0x17
    1964:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1966:	6d 89       	ldd	r22, Y+21	; 0x15
    1968:	7e 89       	ldd	r23, Y+22	; 0x16
    196a:	8f 89       	ldd	r24, Y+23	; 0x17
    196c:	98 8d       	ldd	r25, Y+24	; 0x18
    196e:	20 e0       	ldi	r18, 0x00	; 0
    1970:	30 e0       	ldi	r19, 0x00	; 0
    1972:	40 e8       	ldi	r20, 0x80	; 128
    1974:	5f e3       	ldi	r21, 0x3F	; 63
    1976:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    197a:	88 23       	and	r24, r24
    197c:	2c f4       	brge	.+10     	; 0x1988 <Stepper_void_Rotate_ACW_Full_STEP+0x2a6>
		__ticks = 1;
    197e:	81 e0       	ldi	r24, 0x01	; 1
    1980:	90 e0       	ldi	r25, 0x00	; 0
    1982:	9c 8b       	std	Y+20, r25	; 0x14
    1984:	8b 8b       	std	Y+19, r24	; 0x13
    1986:	3f c0       	rjmp	.+126    	; 0x1a06 <Stepper_void_Rotate_ACW_Full_STEP+0x324>
	else if (__tmp > 65535)
    1988:	6d 89       	ldd	r22, Y+21	; 0x15
    198a:	7e 89       	ldd	r23, Y+22	; 0x16
    198c:	8f 89       	ldd	r24, Y+23	; 0x17
    198e:	98 8d       	ldd	r25, Y+24	; 0x18
    1990:	20 e0       	ldi	r18, 0x00	; 0
    1992:	3f ef       	ldi	r19, 0xFF	; 255
    1994:	4f e7       	ldi	r20, 0x7F	; 127
    1996:	57 e4       	ldi	r21, 0x47	; 71
    1998:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    199c:	18 16       	cp	r1, r24
    199e:	4c f5       	brge	.+82     	; 0x19f2 <Stepper_void_Rotate_ACW_Full_STEP+0x310>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19a0:	69 8d       	ldd	r22, Y+25	; 0x19
    19a2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    19a4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    19a6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    19a8:	20 e0       	ldi	r18, 0x00	; 0
    19aa:	30 e0       	ldi	r19, 0x00	; 0
    19ac:	40 e2       	ldi	r20, 0x20	; 32
    19ae:	51 e4       	ldi	r21, 0x41	; 65
    19b0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    19b4:	dc 01       	movw	r26, r24
    19b6:	cb 01       	movw	r24, r22
    19b8:	bc 01       	movw	r22, r24
    19ba:	cd 01       	movw	r24, r26
    19bc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    19c0:	dc 01       	movw	r26, r24
    19c2:	cb 01       	movw	r24, r22
    19c4:	9c 8b       	std	Y+20, r25	; 0x14
    19c6:	8b 8b       	std	Y+19, r24	; 0x13
    19c8:	0f c0       	rjmp	.+30     	; 0x19e8 <Stepper_void_Rotate_ACW_Full_STEP+0x306>
    19ca:	88 ec       	ldi	r24, 0xC8	; 200
    19cc:	90 e0       	ldi	r25, 0x00	; 0
    19ce:	9a 8b       	std	Y+18, r25	; 0x12
    19d0:	89 8b       	std	Y+17, r24	; 0x11
    19d2:	89 89       	ldd	r24, Y+17	; 0x11
    19d4:	9a 89       	ldd	r25, Y+18	; 0x12
    19d6:	01 97       	sbiw	r24, 0x01	; 1
    19d8:	f1 f7       	brne	.-4      	; 0x19d6 <Stepper_void_Rotate_ACW_Full_STEP+0x2f4>
    19da:	9a 8b       	std	Y+18, r25	; 0x12
    19dc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19de:	8b 89       	ldd	r24, Y+19	; 0x13
    19e0:	9c 89       	ldd	r25, Y+20	; 0x14
    19e2:	01 97       	sbiw	r24, 0x01	; 1
    19e4:	9c 8b       	std	Y+20, r25	; 0x14
    19e6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19e8:	8b 89       	ldd	r24, Y+19	; 0x13
    19ea:	9c 89       	ldd	r25, Y+20	; 0x14
    19ec:	00 97       	sbiw	r24, 0x00	; 0
    19ee:	69 f7       	brne	.-38     	; 0x19ca <Stepper_void_Rotate_ACW_Full_STEP+0x2e8>
    19f0:	14 c0       	rjmp	.+40     	; 0x1a1a <Stepper_void_Rotate_ACW_Full_STEP+0x338>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19f2:	6d 89       	ldd	r22, Y+21	; 0x15
    19f4:	7e 89       	ldd	r23, Y+22	; 0x16
    19f6:	8f 89       	ldd	r24, Y+23	; 0x17
    19f8:	98 8d       	ldd	r25, Y+24	; 0x18
    19fa:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    19fe:	dc 01       	movw	r26, r24
    1a00:	cb 01       	movw	r24, r22
    1a02:	9c 8b       	std	Y+20, r25	; 0x14
    1a04:	8b 8b       	std	Y+19, r24	; 0x13
    1a06:	8b 89       	ldd	r24, Y+19	; 0x13
    1a08:	9c 89       	ldd	r25, Y+20	; 0x14
    1a0a:	98 8b       	std	Y+16, r25	; 0x10
    1a0c:	8f 87       	std	Y+15, r24	; 0x0f
    1a0e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a10:	98 89       	ldd	r25, Y+16	; 0x10
    1a12:	01 97       	sbiw	r24, 0x01	; 1
    1a14:	f1 f7       	brne	.-4      	; 0x1a12 <Stepper_void_Rotate_ACW_Full_STEP+0x330>
    1a16:	98 8b       	std	Y+16, r25	; 0x10
    1a18:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(10);
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_HIGH);
    1a1a:	80 e0       	ldi	r24, 0x00	; 0
    1a1c:	60 e0       	ldi	r22, 0x00	; 0
    1a1e:	41 e0       	ldi	r20, 0x01	; 1
    1a20:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_LOW );
    1a24:	80 e0       	ldi	r24, 0x00	; 0
    1a26:	61 e0       	ldi	r22, 0x01	; 1
    1a28:	40 e0       	ldi	r20, 0x00	; 0
    1a2a:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_LOW );
    1a2e:	80 e0       	ldi	r24, 0x00	; 0
    1a30:	62 e0       	ldi	r22, 0x02	; 2
    1a32:	40 e0       	ldi	r20, 0x00	; 0
    1a34:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_LOW );
    1a38:	80 e0       	ldi	r24, 0x00	; 0
    1a3a:	63 e0       	ldi	r22, 0x03	; 3
    1a3c:	40 e0       	ldi	r20, 0x00	; 0
    1a3e:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    1a42:	80 e0       	ldi	r24, 0x00	; 0
    1a44:	90 e0       	ldi	r25, 0x00	; 0
    1a46:	a0 e2       	ldi	r26, 0x20	; 32
    1a48:	b1 e4       	ldi	r27, 0x41	; 65
    1a4a:	8b 87       	std	Y+11, r24	; 0x0b
    1a4c:	9c 87       	std	Y+12, r25	; 0x0c
    1a4e:	ad 87       	std	Y+13, r26	; 0x0d
    1a50:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a52:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a54:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a56:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a58:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a5a:	20 e0       	ldi	r18, 0x00	; 0
    1a5c:	30 e0       	ldi	r19, 0x00	; 0
    1a5e:	4a ef       	ldi	r20, 0xFA	; 250
    1a60:	54 e4       	ldi	r21, 0x44	; 68
    1a62:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a66:	dc 01       	movw	r26, r24
    1a68:	cb 01       	movw	r24, r22
    1a6a:	8f 83       	std	Y+7, r24	; 0x07
    1a6c:	98 87       	std	Y+8, r25	; 0x08
    1a6e:	a9 87       	std	Y+9, r26	; 0x09
    1a70:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1a72:	6f 81       	ldd	r22, Y+7	; 0x07
    1a74:	78 85       	ldd	r23, Y+8	; 0x08
    1a76:	89 85       	ldd	r24, Y+9	; 0x09
    1a78:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a7a:	20 e0       	ldi	r18, 0x00	; 0
    1a7c:	30 e0       	ldi	r19, 0x00	; 0
    1a7e:	40 e8       	ldi	r20, 0x80	; 128
    1a80:	5f e3       	ldi	r21, 0x3F	; 63
    1a82:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1a86:	88 23       	and	r24, r24
    1a88:	2c f4       	brge	.+10     	; 0x1a94 <Stepper_void_Rotate_ACW_Full_STEP+0x3b2>
		__ticks = 1;
    1a8a:	81 e0       	ldi	r24, 0x01	; 1
    1a8c:	90 e0       	ldi	r25, 0x00	; 0
    1a8e:	9e 83       	std	Y+6, r25	; 0x06
    1a90:	8d 83       	std	Y+5, r24	; 0x05
    1a92:	3f c0       	rjmp	.+126    	; 0x1b12 <Stepper_void_Rotate_ACW_Full_STEP+0x430>
	else if (__tmp > 65535)
    1a94:	6f 81       	ldd	r22, Y+7	; 0x07
    1a96:	78 85       	ldd	r23, Y+8	; 0x08
    1a98:	89 85       	ldd	r24, Y+9	; 0x09
    1a9a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a9c:	20 e0       	ldi	r18, 0x00	; 0
    1a9e:	3f ef       	ldi	r19, 0xFF	; 255
    1aa0:	4f e7       	ldi	r20, 0x7F	; 127
    1aa2:	57 e4       	ldi	r21, 0x47	; 71
    1aa4:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1aa8:	18 16       	cp	r1, r24
    1aaa:	4c f5       	brge	.+82     	; 0x1afe <Stepper_void_Rotate_ACW_Full_STEP+0x41c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1aac:	6b 85       	ldd	r22, Y+11	; 0x0b
    1aae:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ab0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ab2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ab4:	20 e0       	ldi	r18, 0x00	; 0
    1ab6:	30 e0       	ldi	r19, 0x00	; 0
    1ab8:	40 e2       	ldi	r20, 0x20	; 32
    1aba:	51 e4       	ldi	r21, 0x41	; 65
    1abc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ac0:	dc 01       	movw	r26, r24
    1ac2:	cb 01       	movw	r24, r22
    1ac4:	bc 01       	movw	r22, r24
    1ac6:	cd 01       	movw	r24, r26
    1ac8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1acc:	dc 01       	movw	r26, r24
    1ace:	cb 01       	movw	r24, r22
    1ad0:	9e 83       	std	Y+6, r25	; 0x06
    1ad2:	8d 83       	std	Y+5, r24	; 0x05
    1ad4:	0f c0       	rjmp	.+30     	; 0x1af4 <Stepper_void_Rotate_ACW_Full_STEP+0x412>
    1ad6:	88 ec       	ldi	r24, 0xC8	; 200
    1ad8:	90 e0       	ldi	r25, 0x00	; 0
    1ada:	9c 83       	std	Y+4, r25	; 0x04
    1adc:	8b 83       	std	Y+3, r24	; 0x03
    1ade:	8b 81       	ldd	r24, Y+3	; 0x03
    1ae0:	9c 81       	ldd	r25, Y+4	; 0x04
    1ae2:	01 97       	sbiw	r24, 0x01	; 1
    1ae4:	f1 f7       	brne	.-4      	; 0x1ae2 <Stepper_void_Rotate_ACW_Full_STEP+0x400>
    1ae6:	9c 83       	std	Y+4, r25	; 0x04
    1ae8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1aea:	8d 81       	ldd	r24, Y+5	; 0x05
    1aec:	9e 81       	ldd	r25, Y+6	; 0x06
    1aee:	01 97       	sbiw	r24, 0x01	; 1
    1af0:	9e 83       	std	Y+6, r25	; 0x06
    1af2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1af4:	8d 81       	ldd	r24, Y+5	; 0x05
    1af6:	9e 81       	ldd	r25, Y+6	; 0x06
    1af8:	00 97       	sbiw	r24, 0x00	; 0
    1afa:	69 f7       	brne	.-38     	; 0x1ad6 <Stepper_void_Rotate_ACW_Full_STEP+0x3f4>
    1afc:	14 c0       	rjmp	.+40     	; 0x1b26 <Stepper_void_Rotate_ACW_Full_STEP+0x444>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1afe:	6f 81       	ldd	r22, Y+7	; 0x07
    1b00:	78 85       	ldd	r23, Y+8	; 0x08
    1b02:	89 85       	ldd	r24, Y+9	; 0x09
    1b04:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b06:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b0a:	dc 01       	movw	r26, r24
    1b0c:	cb 01       	movw	r24, r22
    1b0e:	9e 83       	std	Y+6, r25	; 0x06
    1b10:	8d 83       	std	Y+5, r24	; 0x05
    1b12:	8d 81       	ldd	r24, Y+5	; 0x05
    1b14:	9e 81       	ldd	r25, Y+6	; 0x06
    1b16:	9a 83       	std	Y+2, r25	; 0x02
    1b18:	89 83       	std	Y+1, r24	; 0x01
    1b1a:	89 81       	ldd	r24, Y+1	; 0x01
    1b1c:	9a 81       	ldd	r25, Y+2	; 0x02
    1b1e:	01 97       	sbiw	r24, 0x01	; 1
    1b20:	f1 f7       	brne	.-4      	; 0x1b1e <Stepper_void_Rotate_ACW_Full_STEP+0x43c>
    1b22:	9a 83       	std	Y+2, r25	; 0x02
    1b24:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);



}
    1b26:	e8 96       	adiw	r28, 0x38	; 56
    1b28:	0f b6       	in	r0, 0x3f	; 63
    1b2a:	f8 94       	cli
    1b2c:	de bf       	out	0x3e, r29	; 62
    1b2e:	0f be       	out	0x3f, r0	; 63
    1b30:	cd bf       	out	0x3d, r28	; 61
    1b32:	cf 91       	pop	r28
    1b34:	df 91       	pop	r29
    1b36:	08 95       	ret

00001b38 <Stepper_void_Rotate_CW_HALF_STEP>:

void Stepper_void_Rotate_CW_HALF_STEP(void)
{
    1b38:	0f 93       	push	r16
    1b3a:	1f 93       	push	r17
    1b3c:	df 93       	push	r29
    1b3e:	cf 93       	push	r28
    1b40:	cd b7       	in	r28, 0x3d	; 61
    1b42:	de b7       	in	r29, 0x3e	; 62
    1b44:	c0 57       	subi	r28, 0x70	; 112
    1b46:	d0 40       	sbci	r29, 0x00	; 0
    1b48:	0f b6       	in	r0, 0x3f	; 63
    1b4a:	f8 94       	cli
    1b4c:	de bf       	out	0x3e, r29	; 62
    1b4e:	0f be       	out	0x3f, r0	; 63
    1b50:	cd bf       	out	0x3d, r28	; 61

	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_HIGH);
    1b52:	80 e0       	ldi	r24, 0x00	; 0
    1b54:	60 e0       	ldi	r22, 0x00	; 0
    1b56:	41 e0       	ldi	r20, 0x01	; 1
    1b58:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_LOW );
    1b5c:	80 e0       	ldi	r24, 0x00	; 0
    1b5e:	61 e0       	ldi	r22, 0x01	; 1
    1b60:	40 e0       	ldi	r20, 0x00	; 0
    1b62:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_LOW );
    1b66:	80 e0       	ldi	r24, 0x00	; 0
    1b68:	62 e0       	ldi	r22, 0x02	; 2
    1b6a:	40 e0       	ldi	r20, 0x00	; 0
    1b6c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_LOW );
    1b70:	80 e0       	ldi	r24, 0x00	; 0
    1b72:	63 e0       	ldi	r22, 0x03	; 3
    1b74:	40 e0       	ldi	r20, 0x00	; 0
    1b76:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    1b7a:	fe 01       	movw	r30, r28
    1b7c:	e3 59       	subi	r30, 0x93	; 147
    1b7e:	ff 4f       	sbci	r31, 0xFF	; 255
    1b80:	80 e0       	ldi	r24, 0x00	; 0
    1b82:	90 e0       	ldi	r25, 0x00	; 0
    1b84:	a0 e2       	ldi	r26, 0x20	; 32
    1b86:	b1 e4       	ldi	r27, 0x41	; 65
    1b88:	80 83       	st	Z, r24
    1b8a:	91 83       	std	Z+1, r25	; 0x01
    1b8c:	a2 83       	std	Z+2, r26	; 0x02
    1b8e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b90:	8e 01       	movw	r16, r28
    1b92:	07 59       	subi	r16, 0x97	; 151
    1b94:	1f 4f       	sbci	r17, 0xFF	; 255
    1b96:	fe 01       	movw	r30, r28
    1b98:	e3 59       	subi	r30, 0x93	; 147
    1b9a:	ff 4f       	sbci	r31, 0xFF	; 255
    1b9c:	60 81       	ld	r22, Z
    1b9e:	71 81       	ldd	r23, Z+1	; 0x01
    1ba0:	82 81       	ldd	r24, Z+2	; 0x02
    1ba2:	93 81       	ldd	r25, Z+3	; 0x03
    1ba4:	20 e0       	ldi	r18, 0x00	; 0
    1ba6:	30 e0       	ldi	r19, 0x00	; 0
    1ba8:	4a ef       	ldi	r20, 0xFA	; 250
    1baa:	54 e4       	ldi	r21, 0x44	; 68
    1bac:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1bb0:	dc 01       	movw	r26, r24
    1bb2:	cb 01       	movw	r24, r22
    1bb4:	f8 01       	movw	r30, r16
    1bb6:	80 83       	st	Z, r24
    1bb8:	91 83       	std	Z+1, r25	; 0x01
    1bba:	a2 83       	std	Z+2, r26	; 0x02
    1bbc:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1bbe:	fe 01       	movw	r30, r28
    1bc0:	e7 59       	subi	r30, 0x97	; 151
    1bc2:	ff 4f       	sbci	r31, 0xFF	; 255
    1bc4:	60 81       	ld	r22, Z
    1bc6:	71 81       	ldd	r23, Z+1	; 0x01
    1bc8:	82 81       	ldd	r24, Z+2	; 0x02
    1bca:	93 81       	ldd	r25, Z+3	; 0x03
    1bcc:	20 e0       	ldi	r18, 0x00	; 0
    1bce:	30 e0       	ldi	r19, 0x00	; 0
    1bd0:	40 e8       	ldi	r20, 0x80	; 128
    1bd2:	5f e3       	ldi	r21, 0x3F	; 63
    1bd4:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1bd8:	88 23       	and	r24, r24
    1bda:	44 f4       	brge	.+16     	; 0x1bec <Stepper_void_Rotate_CW_HALF_STEP+0xb4>
		__ticks = 1;
    1bdc:	fe 01       	movw	r30, r28
    1bde:	e9 59       	subi	r30, 0x99	; 153
    1be0:	ff 4f       	sbci	r31, 0xFF	; 255
    1be2:	81 e0       	ldi	r24, 0x01	; 1
    1be4:	90 e0       	ldi	r25, 0x00	; 0
    1be6:	91 83       	std	Z+1, r25	; 0x01
    1be8:	80 83       	st	Z, r24
    1bea:	64 c0       	rjmp	.+200    	; 0x1cb4 <Stepper_void_Rotate_CW_HALF_STEP+0x17c>
	else if (__tmp > 65535)
    1bec:	fe 01       	movw	r30, r28
    1bee:	e7 59       	subi	r30, 0x97	; 151
    1bf0:	ff 4f       	sbci	r31, 0xFF	; 255
    1bf2:	60 81       	ld	r22, Z
    1bf4:	71 81       	ldd	r23, Z+1	; 0x01
    1bf6:	82 81       	ldd	r24, Z+2	; 0x02
    1bf8:	93 81       	ldd	r25, Z+3	; 0x03
    1bfa:	20 e0       	ldi	r18, 0x00	; 0
    1bfc:	3f ef       	ldi	r19, 0xFF	; 255
    1bfe:	4f e7       	ldi	r20, 0x7F	; 127
    1c00:	57 e4       	ldi	r21, 0x47	; 71
    1c02:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1c06:	18 16       	cp	r1, r24
    1c08:	0c f0       	brlt	.+2      	; 0x1c0c <Stepper_void_Rotate_CW_HALF_STEP+0xd4>
    1c0a:	43 c0       	rjmp	.+134    	; 0x1c92 <Stepper_void_Rotate_CW_HALF_STEP+0x15a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c0c:	fe 01       	movw	r30, r28
    1c0e:	e3 59       	subi	r30, 0x93	; 147
    1c10:	ff 4f       	sbci	r31, 0xFF	; 255
    1c12:	60 81       	ld	r22, Z
    1c14:	71 81       	ldd	r23, Z+1	; 0x01
    1c16:	82 81       	ldd	r24, Z+2	; 0x02
    1c18:	93 81       	ldd	r25, Z+3	; 0x03
    1c1a:	20 e0       	ldi	r18, 0x00	; 0
    1c1c:	30 e0       	ldi	r19, 0x00	; 0
    1c1e:	40 e2       	ldi	r20, 0x20	; 32
    1c20:	51 e4       	ldi	r21, 0x41	; 65
    1c22:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c26:	dc 01       	movw	r26, r24
    1c28:	cb 01       	movw	r24, r22
    1c2a:	8e 01       	movw	r16, r28
    1c2c:	09 59       	subi	r16, 0x99	; 153
    1c2e:	1f 4f       	sbci	r17, 0xFF	; 255
    1c30:	bc 01       	movw	r22, r24
    1c32:	cd 01       	movw	r24, r26
    1c34:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c38:	dc 01       	movw	r26, r24
    1c3a:	cb 01       	movw	r24, r22
    1c3c:	f8 01       	movw	r30, r16
    1c3e:	91 83       	std	Z+1, r25	; 0x01
    1c40:	80 83       	st	Z, r24
    1c42:	1f c0       	rjmp	.+62     	; 0x1c82 <Stepper_void_Rotate_CW_HALF_STEP+0x14a>
    1c44:	fe 01       	movw	r30, r28
    1c46:	eb 59       	subi	r30, 0x9B	; 155
    1c48:	ff 4f       	sbci	r31, 0xFF	; 255
    1c4a:	88 ec       	ldi	r24, 0xC8	; 200
    1c4c:	90 e0       	ldi	r25, 0x00	; 0
    1c4e:	91 83       	std	Z+1, r25	; 0x01
    1c50:	80 83       	st	Z, r24
    1c52:	fe 01       	movw	r30, r28
    1c54:	eb 59       	subi	r30, 0x9B	; 155
    1c56:	ff 4f       	sbci	r31, 0xFF	; 255
    1c58:	80 81       	ld	r24, Z
    1c5a:	91 81       	ldd	r25, Z+1	; 0x01
    1c5c:	01 97       	sbiw	r24, 0x01	; 1
    1c5e:	f1 f7       	brne	.-4      	; 0x1c5c <Stepper_void_Rotate_CW_HALF_STEP+0x124>
    1c60:	fe 01       	movw	r30, r28
    1c62:	eb 59       	subi	r30, 0x9B	; 155
    1c64:	ff 4f       	sbci	r31, 0xFF	; 255
    1c66:	91 83       	std	Z+1, r25	; 0x01
    1c68:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c6a:	de 01       	movw	r26, r28
    1c6c:	a9 59       	subi	r26, 0x99	; 153
    1c6e:	bf 4f       	sbci	r27, 0xFF	; 255
    1c70:	fe 01       	movw	r30, r28
    1c72:	e9 59       	subi	r30, 0x99	; 153
    1c74:	ff 4f       	sbci	r31, 0xFF	; 255
    1c76:	80 81       	ld	r24, Z
    1c78:	91 81       	ldd	r25, Z+1	; 0x01
    1c7a:	01 97       	sbiw	r24, 0x01	; 1
    1c7c:	11 96       	adiw	r26, 0x01	; 1
    1c7e:	9c 93       	st	X, r25
    1c80:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c82:	fe 01       	movw	r30, r28
    1c84:	e9 59       	subi	r30, 0x99	; 153
    1c86:	ff 4f       	sbci	r31, 0xFF	; 255
    1c88:	80 81       	ld	r24, Z
    1c8a:	91 81       	ldd	r25, Z+1	; 0x01
    1c8c:	00 97       	sbiw	r24, 0x00	; 0
    1c8e:	d1 f6       	brne	.-76     	; 0x1c44 <Stepper_void_Rotate_CW_HALF_STEP+0x10c>
    1c90:	27 c0       	rjmp	.+78     	; 0x1ce0 <Stepper_void_Rotate_CW_HALF_STEP+0x1a8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c92:	8e 01       	movw	r16, r28
    1c94:	09 59       	subi	r16, 0x99	; 153
    1c96:	1f 4f       	sbci	r17, 0xFF	; 255
    1c98:	fe 01       	movw	r30, r28
    1c9a:	e7 59       	subi	r30, 0x97	; 151
    1c9c:	ff 4f       	sbci	r31, 0xFF	; 255
    1c9e:	60 81       	ld	r22, Z
    1ca0:	71 81       	ldd	r23, Z+1	; 0x01
    1ca2:	82 81       	ldd	r24, Z+2	; 0x02
    1ca4:	93 81       	ldd	r25, Z+3	; 0x03
    1ca6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1caa:	dc 01       	movw	r26, r24
    1cac:	cb 01       	movw	r24, r22
    1cae:	f8 01       	movw	r30, r16
    1cb0:	91 83       	std	Z+1, r25	; 0x01
    1cb2:	80 83       	st	Z, r24
    1cb4:	de 01       	movw	r26, r28
    1cb6:	ad 59       	subi	r26, 0x9D	; 157
    1cb8:	bf 4f       	sbci	r27, 0xFF	; 255
    1cba:	fe 01       	movw	r30, r28
    1cbc:	e9 59       	subi	r30, 0x99	; 153
    1cbe:	ff 4f       	sbci	r31, 0xFF	; 255
    1cc0:	80 81       	ld	r24, Z
    1cc2:	91 81       	ldd	r25, Z+1	; 0x01
    1cc4:	8d 93       	st	X+, r24
    1cc6:	9c 93       	st	X, r25
    1cc8:	fe 01       	movw	r30, r28
    1cca:	ed 59       	subi	r30, 0x9D	; 157
    1ccc:	ff 4f       	sbci	r31, 0xFF	; 255
    1cce:	80 81       	ld	r24, Z
    1cd0:	91 81       	ldd	r25, Z+1	; 0x01
    1cd2:	01 97       	sbiw	r24, 0x01	; 1
    1cd4:	f1 f7       	brne	.-4      	; 0x1cd2 <Stepper_void_Rotate_CW_HALF_STEP+0x19a>
    1cd6:	fe 01       	movw	r30, r28
    1cd8:	ed 59       	subi	r30, 0x9D	; 157
    1cda:	ff 4f       	sbci	r31, 0xFF	; 255
    1cdc:	91 83       	std	Z+1, r25	; 0x01
    1cde:	80 83       	st	Z, r24

	_delay_ms(10);
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_HIGH);
    1ce0:	80 e0       	ldi	r24, 0x00	; 0
    1ce2:	60 e0       	ldi	r22, 0x00	; 0
    1ce4:	41 e0       	ldi	r20, 0x01	; 1
    1ce6:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_HIGH);
    1cea:	80 e0       	ldi	r24, 0x00	; 0
    1cec:	61 e0       	ldi	r22, 0x01	; 1
    1cee:	41 e0       	ldi	r20, 0x01	; 1
    1cf0:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_LOW );
    1cf4:	80 e0       	ldi	r24, 0x00	; 0
    1cf6:	62 e0       	ldi	r22, 0x02	; 2
    1cf8:	40 e0       	ldi	r20, 0x00	; 0
    1cfa:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_LOW );
    1cfe:	80 e0       	ldi	r24, 0x00	; 0
    1d00:	63 e0       	ldi	r22, 0x03	; 3
    1d02:	40 e0       	ldi	r20, 0x00	; 0
    1d04:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    1d08:	fe 01       	movw	r30, r28
    1d0a:	e1 5a       	subi	r30, 0xA1	; 161
    1d0c:	ff 4f       	sbci	r31, 0xFF	; 255
    1d0e:	80 e0       	ldi	r24, 0x00	; 0
    1d10:	90 e0       	ldi	r25, 0x00	; 0
    1d12:	a0 e2       	ldi	r26, 0x20	; 32
    1d14:	b1 e4       	ldi	r27, 0x41	; 65
    1d16:	80 83       	st	Z, r24
    1d18:	91 83       	std	Z+1, r25	; 0x01
    1d1a:	a2 83       	std	Z+2, r26	; 0x02
    1d1c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d1e:	8e 01       	movw	r16, r28
    1d20:	05 5a       	subi	r16, 0xA5	; 165
    1d22:	1f 4f       	sbci	r17, 0xFF	; 255
    1d24:	fe 01       	movw	r30, r28
    1d26:	e1 5a       	subi	r30, 0xA1	; 161
    1d28:	ff 4f       	sbci	r31, 0xFF	; 255
    1d2a:	60 81       	ld	r22, Z
    1d2c:	71 81       	ldd	r23, Z+1	; 0x01
    1d2e:	82 81       	ldd	r24, Z+2	; 0x02
    1d30:	93 81       	ldd	r25, Z+3	; 0x03
    1d32:	20 e0       	ldi	r18, 0x00	; 0
    1d34:	30 e0       	ldi	r19, 0x00	; 0
    1d36:	4a ef       	ldi	r20, 0xFA	; 250
    1d38:	54 e4       	ldi	r21, 0x44	; 68
    1d3a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d3e:	dc 01       	movw	r26, r24
    1d40:	cb 01       	movw	r24, r22
    1d42:	f8 01       	movw	r30, r16
    1d44:	80 83       	st	Z, r24
    1d46:	91 83       	std	Z+1, r25	; 0x01
    1d48:	a2 83       	std	Z+2, r26	; 0x02
    1d4a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1d4c:	fe 01       	movw	r30, r28
    1d4e:	e5 5a       	subi	r30, 0xA5	; 165
    1d50:	ff 4f       	sbci	r31, 0xFF	; 255
    1d52:	60 81       	ld	r22, Z
    1d54:	71 81       	ldd	r23, Z+1	; 0x01
    1d56:	82 81       	ldd	r24, Z+2	; 0x02
    1d58:	93 81       	ldd	r25, Z+3	; 0x03
    1d5a:	20 e0       	ldi	r18, 0x00	; 0
    1d5c:	30 e0       	ldi	r19, 0x00	; 0
    1d5e:	40 e8       	ldi	r20, 0x80	; 128
    1d60:	5f e3       	ldi	r21, 0x3F	; 63
    1d62:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1d66:	88 23       	and	r24, r24
    1d68:	44 f4       	brge	.+16     	; 0x1d7a <Stepper_void_Rotate_CW_HALF_STEP+0x242>
		__ticks = 1;
    1d6a:	fe 01       	movw	r30, r28
    1d6c:	e7 5a       	subi	r30, 0xA7	; 167
    1d6e:	ff 4f       	sbci	r31, 0xFF	; 255
    1d70:	81 e0       	ldi	r24, 0x01	; 1
    1d72:	90 e0       	ldi	r25, 0x00	; 0
    1d74:	91 83       	std	Z+1, r25	; 0x01
    1d76:	80 83       	st	Z, r24
    1d78:	64 c0       	rjmp	.+200    	; 0x1e42 <Stepper_void_Rotate_CW_HALF_STEP+0x30a>
	else if (__tmp > 65535)
    1d7a:	fe 01       	movw	r30, r28
    1d7c:	e5 5a       	subi	r30, 0xA5	; 165
    1d7e:	ff 4f       	sbci	r31, 0xFF	; 255
    1d80:	60 81       	ld	r22, Z
    1d82:	71 81       	ldd	r23, Z+1	; 0x01
    1d84:	82 81       	ldd	r24, Z+2	; 0x02
    1d86:	93 81       	ldd	r25, Z+3	; 0x03
    1d88:	20 e0       	ldi	r18, 0x00	; 0
    1d8a:	3f ef       	ldi	r19, 0xFF	; 255
    1d8c:	4f e7       	ldi	r20, 0x7F	; 127
    1d8e:	57 e4       	ldi	r21, 0x47	; 71
    1d90:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1d94:	18 16       	cp	r1, r24
    1d96:	0c f0       	brlt	.+2      	; 0x1d9a <Stepper_void_Rotate_CW_HALF_STEP+0x262>
    1d98:	43 c0       	rjmp	.+134    	; 0x1e20 <Stepper_void_Rotate_CW_HALF_STEP+0x2e8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d9a:	fe 01       	movw	r30, r28
    1d9c:	e1 5a       	subi	r30, 0xA1	; 161
    1d9e:	ff 4f       	sbci	r31, 0xFF	; 255
    1da0:	60 81       	ld	r22, Z
    1da2:	71 81       	ldd	r23, Z+1	; 0x01
    1da4:	82 81       	ldd	r24, Z+2	; 0x02
    1da6:	93 81       	ldd	r25, Z+3	; 0x03
    1da8:	20 e0       	ldi	r18, 0x00	; 0
    1daa:	30 e0       	ldi	r19, 0x00	; 0
    1dac:	40 e2       	ldi	r20, 0x20	; 32
    1dae:	51 e4       	ldi	r21, 0x41	; 65
    1db0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1db4:	dc 01       	movw	r26, r24
    1db6:	cb 01       	movw	r24, r22
    1db8:	8e 01       	movw	r16, r28
    1dba:	07 5a       	subi	r16, 0xA7	; 167
    1dbc:	1f 4f       	sbci	r17, 0xFF	; 255
    1dbe:	bc 01       	movw	r22, r24
    1dc0:	cd 01       	movw	r24, r26
    1dc2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1dc6:	dc 01       	movw	r26, r24
    1dc8:	cb 01       	movw	r24, r22
    1dca:	f8 01       	movw	r30, r16
    1dcc:	91 83       	std	Z+1, r25	; 0x01
    1dce:	80 83       	st	Z, r24
    1dd0:	1f c0       	rjmp	.+62     	; 0x1e10 <Stepper_void_Rotate_CW_HALF_STEP+0x2d8>
    1dd2:	fe 01       	movw	r30, r28
    1dd4:	e9 5a       	subi	r30, 0xA9	; 169
    1dd6:	ff 4f       	sbci	r31, 0xFF	; 255
    1dd8:	88 ec       	ldi	r24, 0xC8	; 200
    1dda:	90 e0       	ldi	r25, 0x00	; 0
    1ddc:	91 83       	std	Z+1, r25	; 0x01
    1dde:	80 83       	st	Z, r24
    1de0:	fe 01       	movw	r30, r28
    1de2:	e9 5a       	subi	r30, 0xA9	; 169
    1de4:	ff 4f       	sbci	r31, 0xFF	; 255
    1de6:	80 81       	ld	r24, Z
    1de8:	91 81       	ldd	r25, Z+1	; 0x01
    1dea:	01 97       	sbiw	r24, 0x01	; 1
    1dec:	f1 f7       	brne	.-4      	; 0x1dea <Stepper_void_Rotate_CW_HALF_STEP+0x2b2>
    1dee:	fe 01       	movw	r30, r28
    1df0:	e9 5a       	subi	r30, 0xA9	; 169
    1df2:	ff 4f       	sbci	r31, 0xFF	; 255
    1df4:	91 83       	std	Z+1, r25	; 0x01
    1df6:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1df8:	de 01       	movw	r26, r28
    1dfa:	a7 5a       	subi	r26, 0xA7	; 167
    1dfc:	bf 4f       	sbci	r27, 0xFF	; 255
    1dfe:	fe 01       	movw	r30, r28
    1e00:	e7 5a       	subi	r30, 0xA7	; 167
    1e02:	ff 4f       	sbci	r31, 0xFF	; 255
    1e04:	80 81       	ld	r24, Z
    1e06:	91 81       	ldd	r25, Z+1	; 0x01
    1e08:	01 97       	sbiw	r24, 0x01	; 1
    1e0a:	11 96       	adiw	r26, 0x01	; 1
    1e0c:	9c 93       	st	X, r25
    1e0e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e10:	fe 01       	movw	r30, r28
    1e12:	e7 5a       	subi	r30, 0xA7	; 167
    1e14:	ff 4f       	sbci	r31, 0xFF	; 255
    1e16:	80 81       	ld	r24, Z
    1e18:	91 81       	ldd	r25, Z+1	; 0x01
    1e1a:	00 97       	sbiw	r24, 0x00	; 0
    1e1c:	d1 f6       	brne	.-76     	; 0x1dd2 <Stepper_void_Rotate_CW_HALF_STEP+0x29a>
    1e1e:	27 c0       	rjmp	.+78     	; 0x1e6e <Stepper_void_Rotate_CW_HALF_STEP+0x336>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e20:	8e 01       	movw	r16, r28
    1e22:	07 5a       	subi	r16, 0xA7	; 167
    1e24:	1f 4f       	sbci	r17, 0xFF	; 255
    1e26:	fe 01       	movw	r30, r28
    1e28:	e5 5a       	subi	r30, 0xA5	; 165
    1e2a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e2c:	60 81       	ld	r22, Z
    1e2e:	71 81       	ldd	r23, Z+1	; 0x01
    1e30:	82 81       	ldd	r24, Z+2	; 0x02
    1e32:	93 81       	ldd	r25, Z+3	; 0x03
    1e34:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e38:	dc 01       	movw	r26, r24
    1e3a:	cb 01       	movw	r24, r22
    1e3c:	f8 01       	movw	r30, r16
    1e3e:	91 83       	std	Z+1, r25	; 0x01
    1e40:	80 83       	st	Z, r24
    1e42:	de 01       	movw	r26, r28
    1e44:	ab 5a       	subi	r26, 0xAB	; 171
    1e46:	bf 4f       	sbci	r27, 0xFF	; 255
    1e48:	fe 01       	movw	r30, r28
    1e4a:	e7 5a       	subi	r30, 0xA7	; 167
    1e4c:	ff 4f       	sbci	r31, 0xFF	; 255
    1e4e:	80 81       	ld	r24, Z
    1e50:	91 81       	ldd	r25, Z+1	; 0x01
    1e52:	8d 93       	st	X+, r24
    1e54:	9c 93       	st	X, r25
    1e56:	fe 01       	movw	r30, r28
    1e58:	eb 5a       	subi	r30, 0xAB	; 171
    1e5a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e5c:	80 81       	ld	r24, Z
    1e5e:	91 81       	ldd	r25, Z+1	; 0x01
    1e60:	01 97       	sbiw	r24, 0x01	; 1
    1e62:	f1 f7       	brne	.-4      	; 0x1e60 <Stepper_void_Rotate_CW_HALF_STEP+0x328>
    1e64:	fe 01       	movw	r30, r28
    1e66:	eb 5a       	subi	r30, 0xAB	; 171
    1e68:	ff 4f       	sbci	r31, 0xFF	; 255
    1e6a:	91 83       	std	Z+1, r25	; 0x01
    1e6c:	80 83       	st	Z, r24

	_delay_ms(10);
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_LOW );
    1e6e:	80 e0       	ldi	r24, 0x00	; 0
    1e70:	60 e0       	ldi	r22, 0x00	; 0
    1e72:	40 e0       	ldi	r20, 0x00	; 0
    1e74:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_HIGH);
    1e78:	80 e0       	ldi	r24, 0x00	; 0
    1e7a:	61 e0       	ldi	r22, 0x01	; 1
    1e7c:	41 e0       	ldi	r20, 0x01	; 1
    1e7e:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_LOW );
    1e82:	80 e0       	ldi	r24, 0x00	; 0
    1e84:	62 e0       	ldi	r22, 0x02	; 2
    1e86:	40 e0       	ldi	r20, 0x00	; 0
    1e88:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_LOW );
    1e8c:	80 e0       	ldi	r24, 0x00	; 0
    1e8e:	63 e0       	ldi	r22, 0x03	; 3
    1e90:	40 e0       	ldi	r20, 0x00	; 0
    1e92:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    1e96:	fe 01       	movw	r30, r28
    1e98:	ef 5a       	subi	r30, 0xAF	; 175
    1e9a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e9c:	80 e0       	ldi	r24, 0x00	; 0
    1e9e:	90 e0       	ldi	r25, 0x00	; 0
    1ea0:	a0 e2       	ldi	r26, 0x20	; 32
    1ea2:	b1 e4       	ldi	r27, 0x41	; 65
    1ea4:	80 83       	st	Z, r24
    1ea6:	91 83       	std	Z+1, r25	; 0x01
    1ea8:	a2 83       	std	Z+2, r26	; 0x02
    1eaa:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1eac:	8e 01       	movw	r16, r28
    1eae:	03 5b       	subi	r16, 0xB3	; 179
    1eb0:	1f 4f       	sbci	r17, 0xFF	; 255
    1eb2:	fe 01       	movw	r30, r28
    1eb4:	ef 5a       	subi	r30, 0xAF	; 175
    1eb6:	ff 4f       	sbci	r31, 0xFF	; 255
    1eb8:	60 81       	ld	r22, Z
    1eba:	71 81       	ldd	r23, Z+1	; 0x01
    1ebc:	82 81       	ldd	r24, Z+2	; 0x02
    1ebe:	93 81       	ldd	r25, Z+3	; 0x03
    1ec0:	20 e0       	ldi	r18, 0x00	; 0
    1ec2:	30 e0       	ldi	r19, 0x00	; 0
    1ec4:	4a ef       	ldi	r20, 0xFA	; 250
    1ec6:	54 e4       	ldi	r21, 0x44	; 68
    1ec8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ecc:	dc 01       	movw	r26, r24
    1ece:	cb 01       	movw	r24, r22
    1ed0:	f8 01       	movw	r30, r16
    1ed2:	80 83       	st	Z, r24
    1ed4:	91 83       	std	Z+1, r25	; 0x01
    1ed6:	a2 83       	std	Z+2, r26	; 0x02
    1ed8:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1eda:	fe 01       	movw	r30, r28
    1edc:	e3 5b       	subi	r30, 0xB3	; 179
    1ede:	ff 4f       	sbci	r31, 0xFF	; 255
    1ee0:	60 81       	ld	r22, Z
    1ee2:	71 81       	ldd	r23, Z+1	; 0x01
    1ee4:	82 81       	ldd	r24, Z+2	; 0x02
    1ee6:	93 81       	ldd	r25, Z+3	; 0x03
    1ee8:	20 e0       	ldi	r18, 0x00	; 0
    1eea:	30 e0       	ldi	r19, 0x00	; 0
    1eec:	40 e8       	ldi	r20, 0x80	; 128
    1eee:	5f e3       	ldi	r21, 0x3F	; 63
    1ef0:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1ef4:	88 23       	and	r24, r24
    1ef6:	44 f4       	brge	.+16     	; 0x1f08 <Stepper_void_Rotate_CW_HALF_STEP+0x3d0>
		__ticks = 1;
    1ef8:	fe 01       	movw	r30, r28
    1efa:	e5 5b       	subi	r30, 0xB5	; 181
    1efc:	ff 4f       	sbci	r31, 0xFF	; 255
    1efe:	81 e0       	ldi	r24, 0x01	; 1
    1f00:	90 e0       	ldi	r25, 0x00	; 0
    1f02:	91 83       	std	Z+1, r25	; 0x01
    1f04:	80 83       	st	Z, r24
    1f06:	64 c0       	rjmp	.+200    	; 0x1fd0 <Stepper_void_Rotate_CW_HALF_STEP+0x498>
	else if (__tmp > 65535)
    1f08:	fe 01       	movw	r30, r28
    1f0a:	e3 5b       	subi	r30, 0xB3	; 179
    1f0c:	ff 4f       	sbci	r31, 0xFF	; 255
    1f0e:	60 81       	ld	r22, Z
    1f10:	71 81       	ldd	r23, Z+1	; 0x01
    1f12:	82 81       	ldd	r24, Z+2	; 0x02
    1f14:	93 81       	ldd	r25, Z+3	; 0x03
    1f16:	20 e0       	ldi	r18, 0x00	; 0
    1f18:	3f ef       	ldi	r19, 0xFF	; 255
    1f1a:	4f e7       	ldi	r20, 0x7F	; 127
    1f1c:	57 e4       	ldi	r21, 0x47	; 71
    1f1e:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1f22:	18 16       	cp	r1, r24
    1f24:	0c f0       	brlt	.+2      	; 0x1f28 <Stepper_void_Rotate_CW_HALF_STEP+0x3f0>
    1f26:	43 c0       	rjmp	.+134    	; 0x1fae <Stepper_void_Rotate_CW_HALF_STEP+0x476>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f28:	fe 01       	movw	r30, r28
    1f2a:	ef 5a       	subi	r30, 0xAF	; 175
    1f2c:	ff 4f       	sbci	r31, 0xFF	; 255
    1f2e:	60 81       	ld	r22, Z
    1f30:	71 81       	ldd	r23, Z+1	; 0x01
    1f32:	82 81       	ldd	r24, Z+2	; 0x02
    1f34:	93 81       	ldd	r25, Z+3	; 0x03
    1f36:	20 e0       	ldi	r18, 0x00	; 0
    1f38:	30 e0       	ldi	r19, 0x00	; 0
    1f3a:	40 e2       	ldi	r20, 0x20	; 32
    1f3c:	51 e4       	ldi	r21, 0x41	; 65
    1f3e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f42:	dc 01       	movw	r26, r24
    1f44:	cb 01       	movw	r24, r22
    1f46:	8e 01       	movw	r16, r28
    1f48:	05 5b       	subi	r16, 0xB5	; 181
    1f4a:	1f 4f       	sbci	r17, 0xFF	; 255
    1f4c:	bc 01       	movw	r22, r24
    1f4e:	cd 01       	movw	r24, r26
    1f50:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f54:	dc 01       	movw	r26, r24
    1f56:	cb 01       	movw	r24, r22
    1f58:	f8 01       	movw	r30, r16
    1f5a:	91 83       	std	Z+1, r25	; 0x01
    1f5c:	80 83       	st	Z, r24
    1f5e:	1f c0       	rjmp	.+62     	; 0x1f9e <Stepper_void_Rotate_CW_HALF_STEP+0x466>
    1f60:	fe 01       	movw	r30, r28
    1f62:	e7 5b       	subi	r30, 0xB7	; 183
    1f64:	ff 4f       	sbci	r31, 0xFF	; 255
    1f66:	88 ec       	ldi	r24, 0xC8	; 200
    1f68:	90 e0       	ldi	r25, 0x00	; 0
    1f6a:	91 83       	std	Z+1, r25	; 0x01
    1f6c:	80 83       	st	Z, r24
    1f6e:	fe 01       	movw	r30, r28
    1f70:	e7 5b       	subi	r30, 0xB7	; 183
    1f72:	ff 4f       	sbci	r31, 0xFF	; 255
    1f74:	80 81       	ld	r24, Z
    1f76:	91 81       	ldd	r25, Z+1	; 0x01
    1f78:	01 97       	sbiw	r24, 0x01	; 1
    1f7a:	f1 f7       	brne	.-4      	; 0x1f78 <Stepper_void_Rotate_CW_HALF_STEP+0x440>
    1f7c:	fe 01       	movw	r30, r28
    1f7e:	e7 5b       	subi	r30, 0xB7	; 183
    1f80:	ff 4f       	sbci	r31, 0xFF	; 255
    1f82:	91 83       	std	Z+1, r25	; 0x01
    1f84:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f86:	de 01       	movw	r26, r28
    1f88:	a5 5b       	subi	r26, 0xB5	; 181
    1f8a:	bf 4f       	sbci	r27, 0xFF	; 255
    1f8c:	fe 01       	movw	r30, r28
    1f8e:	e5 5b       	subi	r30, 0xB5	; 181
    1f90:	ff 4f       	sbci	r31, 0xFF	; 255
    1f92:	80 81       	ld	r24, Z
    1f94:	91 81       	ldd	r25, Z+1	; 0x01
    1f96:	01 97       	sbiw	r24, 0x01	; 1
    1f98:	11 96       	adiw	r26, 0x01	; 1
    1f9a:	9c 93       	st	X, r25
    1f9c:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f9e:	fe 01       	movw	r30, r28
    1fa0:	e5 5b       	subi	r30, 0xB5	; 181
    1fa2:	ff 4f       	sbci	r31, 0xFF	; 255
    1fa4:	80 81       	ld	r24, Z
    1fa6:	91 81       	ldd	r25, Z+1	; 0x01
    1fa8:	00 97       	sbiw	r24, 0x00	; 0
    1faa:	d1 f6       	brne	.-76     	; 0x1f60 <Stepper_void_Rotate_CW_HALF_STEP+0x428>
    1fac:	27 c0       	rjmp	.+78     	; 0x1ffc <Stepper_void_Rotate_CW_HALF_STEP+0x4c4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fae:	8e 01       	movw	r16, r28
    1fb0:	05 5b       	subi	r16, 0xB5	; 181
    1fb2:	1f 4f       	sbci	r17, 0xFF	; 255
    1fb4:	fe 01       	movw	r30, r28
    1fb6:	e3 5b       	subi	r30, 0xB3	; 179
    1fb8:	ff 4f       	sbci	r31, 0xFF	; 255
    1fba:	60 81       	ld	r22, Z
    1fbc:	71 81       	ldd	r23, Z+1	; 0x01
    1fbe:	82 81       	ldd	r24, Z+2	; 0x02
    1fc0:	93 81       	ldd	r25, Z+3	; 0x03
    1fc2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1fc6:	dc 01       	movw	r26, r24
    1fc8:	cb 01       	movw	r24, r22
    1fca:	f8 01       	movw	r30, r16
    1fcc:	91 83       	std	Z+1, r25	; 0x01
    1fce:	80 83       	st	Z, r24
    1fd0:	de 01       	movw	r26, r28
    1fd2:	a9 5b       	subi	r26, 0xB9	; 185
    1fd4:	bf 4f       	sbci	r27, 0xFF	; 255
    1fd6:	fe 01       	movw	r30, r28
    1fd8:	e5 5b       	subi	r30, 0xB5	; 181
    1fda:	ff 4f       	sbci	r31, 0xFF	; 255
    1fdc:	80 81       	ld	r24, Z
    1fde:	91 81       	ldd	r25, Z+1	; 0x01
    1fe0:	8d 93       	st	X+, r24
    1fe2:	9c 93       	st	X, r25
    1fe4:	fe 01       	movw	r30, r28
    1fe6:	e9 5b       	subi	r30, 0xB9	; 185
    1fe8:	ff 4f       	sbci	r31, 0xFF	; 255
    1fea:	80 81       	ld	r24, Z
    1fec:	91 81       	ldd	r25, Z+1	; 0x01
    1fee:	01 97       	sbiw	r24, 0x01	; 1
    1ff0:	f1 f7       	brne	.-4      	; 0x1fee <Stepper_void_Rotate_CW_HALF_STEP+0x4b6>
    1ff2:	fe 01       	movw	r30, r28
    1ff4:	e9 5b       	subi	r30, 0xB9	; 185
    1ff6:	ff 4f       	sbci	r31, 0xFF	; 255
    1ff8:	91 83       	std	Z+1, r25	; 0x01
    1ffa:	80 83       	st	Z, r24
	_delay_ms(10);
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_LOW );
    1ffc:	80 e0       	ldi	r24, 0x00	; 0
    1ffe:	60 e0       	ldi	r22, 0x00	; 0
    2000:	40 e0       	ldi	r20, 0x00	; 0
    2002:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_HIGH);
    2006:	80 e0       	ldi	r24, 0x00	; 0
    2008:	61 e0       	ldi	r22, 0x01	; 1
    200a:	41 e0       	ldi	r20, 0x01	; 1
    200c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_HIGH);
    2010:	80 e0       	ldi	r24, 0x00	; 0
    2012:	62 e0       	ldi	r22, 0x02	; 2
    2014:	41 e0       	ldi	r20, 0x01	; 1
    2016:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_LOW );
    201a:	80 e0       	ldi	r24, 0x00	; 0
    201c:	63 e0       	ldi	r22, 0x03	; 3
    201e:	40 e0       	ldi	r20, 0x00	; 0
    2020:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    2024:	fe 01       	movw	r30, r28
    2026:	ed 5b       	subi	r30, 0xBD	; 189
    2028:	ff 4f       	sbci	r31, 0xFF	; 255
    202a:	80 e0       	ldi	r24, 0x00	; 0
    202c:	90 e0       	ldi	r25, 0x00	; 0
    202e:	a0 e2       	ldi	r26, 0x20	; 32
    2030:	b1 e4       	ldi	r27, 0x41	; 65
    2032:	80 83       	st	Z, r24
    2034:	91 83       	std	Z+1, r25	; 0x01
    2036:	a2 83       	std	Z+2, r26	; 0x02
    2038:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    203a:	8e 01       	movw	r16, r28
    203c:	01 5c       	subi	r16, 0xC1	; 193
    203e:	1f 4f       	sbci	r17, 0xFF	; 255
    2040:	fe 01       	movw	r30, r28
    2042:	ed 5b       	subi	r30, 0xBD	; 189
    2044:	ff 4f       	sbci	r31, 0xFF	; 255
    2046:	60 81       	ld	r22, Z
    2048:	71 81       	ldd	r23, Z+1	; 0x01
    204a:	82 81       	ldd	r24, Z+2	; 0x02
    204c:	93 81       	ldd	r25, Z+3	; 0x03
    204e:	20 e0       	ldi	r18, 0x00	; 0
    2050:	30 e0       	ldi	r19, 0x00	; 0
    2052:	4a ef       	ldi	r20, 0xFA	; 250
    2054:	54 e4       	ldi	r21, 0x44	; 68
    2056:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    205a:	dc 01       	movw	r26, r24
    205c:	cb 01       	movw	r24, r22
    205e:	f8 01       	movw	r30, r16
    2060:	80 83       	st	Z, r24
    2062:	91 83       	std	Z+1, r25	; 0x01
    2064:	a2 83       	std	Z+2, r26	; 0x02
    2066:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2068:	fe 01       	movw	r30, r28
    206a:	ff 96       	adiw	r30, 0x3f	; 63
    206c:	60 81       	ld	r22, Z
    206e:	71 81       	ldd	r23, Z+1	; 0x01
    2070:	82 81       	ldd	r24, Z+2	; 0x02
    2072:	93 81       	ldd	r25, Z+3	; 0x03
    2074:	20 e0       	ldi	r18, 0x00	; 0
    2076:	30 e0       	ldi	r19, 0x00	; 0
    2078:	40 e8       	ldi	r20, 0x80	; 128
    207a:	5f e3       	ldi	r21, 0x3F	; 63
    207c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2080:	88 23       	and	r24, r24
    2082:	2c f4       	brge	.+10     	; 0x208e <Stepper_void_Rotate_CW_HALF_STEP+0x556>
		__ticks = 1;
    2084:	81 e0       	ldi	r24, 0x01	; 1
    2086:	90 e0       	ldi	r25, 0x00	; 0
    2088:	9e af       	std	Y+62, r25	; 0x3e
    208a:	8d af       	std	Y+61, r24	; 0x3d
    208c:	46 c0       	rjmp	.+140    	; 0x211a <Stepper_void_Rotate_CW_HALF_STEP+0x5e2>
	else if (__tmp > 65535)
    208e:	fe 01       	movw	r30, r28
    2090:	ff 96       	adiw	r30, 0x3f	; 63
    2092:	60 81       	ld	r22, Z
    2094:	71 81       	ldd	r23, Z+1	; 0x01
    2096:	82 81       	ldd	r24, Z+2	; 0x02
    2098:	93 81       	ldd	r25, Z+3	; 0x03
    209a:	20 e0       	ldi	r18, 0x00	; 0
    209c:	3f ef       	ldi	r19, 0xFF	; 255
    209e:	4f e7       	ldi	r20, 0x7F	; 127
    20a0:	57 e4       	ldi	r21, 0x47	; 71
    20a2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    20a6:	18 16       	cp	r1, r24
    20a8:	64 f5       	brge	.+88     	; 0x2102 <Stepper_void_Rotate_CW_HALF_STEP+0x5ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20aa:	fe 01       	movw	r30, r28
    20ac:	ed 5b       	subi	r30, 0xBD	; 189
    20ae:	ff 4f       	sbci	r31, 0xFF	; 255
    20b0:	60 81       	ld	r22, Z
    20b2:	71 81       	ldd	r23, Z+1	; 0x01
    20b4:	82 81       	ldd	r24, Z+2	; 0x02
    20b6:	93 81       	ldd	r25, Z+3	; 0x03
    20b8:	20 e0       	ldi	r18, 0x00	; 0
    20ba:	30 e0       	ldi	r19, 0x00	; 0
    20bc:	40 e2       	ldi	r20, 0x20	; 32
    20be:	51 e4       	ldi	r21, 0x41	; 65
    20c0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    20c4:	dc 01       	movw	r26, r24
    20c6:	cb 01       	movw	r24, r22
    20c8:	bc 01       	movw	r22, r24
    20ca:	cd 01       	movw	r24, r26
    20cc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    20d0:	dc 01       	movw	r26, r24
    20d2:	cb 01       	movw	r24, r22
    20d4:	9e af       	std	Y+62, r25	; 0x3e
    20d6:	8d af       	std	Y+61, r24	; 0x3d
    20d8:	0f c0       	rjmp	.+30     	; 0x20f8 <Stepper_void_Rotate_CW_HALF_STEP+0x5c0>
    20da:	88 ec       	ldi	r24, 0xC8	; 200
    20dc:	90 e0       	ldi	r25, 0x00	; 0
    20de:	9c af       	std	Y+60, r25	; 0x3c
    20e0:	8b af       	std	Y+59, r24	; 0x3b
    20e2:	8b ad       	ldd	r24, Y+59	; 0x3b
    20e4:	9c ad       	ldd	r25, Y+60	; 0x3c
    20e6:	01 97       	sbiw	r24, 0x01	; 1
    20e8:	f1 f7       	brne	.-4      	; 0x20e6 <Stepper_void_Rotate_CW_HALF_STEP+0x5ae>
    20ea:	9c af       	std	Y+60, r25	; 0x3c
    20ec:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20ee:	8d ad       	ldd	r24, Y+61	; 0x3d
    20f0:	9e ad       	ldd	r25, Y+62	; 0x3e
    20f2:	01 97       	sbiw	r24, 0x01	; 1
    20f4:	9e af       	std	Y+62, r25	; 0x3e
    20f6:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20f8:	8d ad       	ldd	r24, Y+61	; 0x3d
    20fa:	9e ad       	ldd	r25, Y+62	; 0x3e
    20fc:	00 97       	sbiw	r24, 0x00	; 0
    20fe:	69 f7       	brne	.-38     	; 0x20da <Stepper_void_Rotate_CW_HALF_STEP+0x5a2>
    2100:	16 c0       	rjmp	.+44     	; 0x212e <Stepper_void_Rotate_CW_HALF_STEP+0x5f6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2102:	fe 01       	movw	r30, r28
    2104:	ff 96       	adiw	r30, 0x3f	; 63
    2106:	60 81       	ld	r22, Z
    2108:	71 81       	ldd	r23, Z+1	; 0x01
    210a:	82 81       	ldd	r24, Z+2	; 0x02
    210c:	93 81       	ldd	r25, Z+3	; 0x03
    210e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2112:	dc 01       	movw	r26, r24
    2114:	cb 01       	movw	r24, r22
    2116:	9e af       	std	Y+62, r25	; 0x3e
    2118:	8d af       	std	Y+61, r24	; 0x3d
    211a:	8d ad       	ldd	r24, Y+61	; 0x3d
    211c:	9e ad       	ldd	r25, Y+62	; 0x3e
    211e:	9a af       	std	Y+58, r25	; 0x3a
    2120:	89 af       	std	Y+57, r24	; 0x39
    2122:	89 ad       	ldd	r24, Y+57	; 0x39
    2124:	9a ad       	ldd	r25, Y+58	; 0x3a
    2126:	01 97       	sbiw	r24, 0x01	; 1
    2128:	f1 f7       	brne	.-4      	; 0x2126 <Stepper_void_Rotate_CW_HALF_STEP+0x5ee>
    212a:	9a af       	std	Y+58, r25	; 0x3a
    212c:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(10);
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_LOW );
    212e:	80 e0       	ldi	r24, 0x00	; 0
    2130:	60 e0       	ldi	r22, 0x00	; 0
    2132:	40 e0       	ldi	r20, 0x00	; 0
    2134:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_LOW );
    2138:	80 e0       	ldi	r24, 0x00	; 0
    213a:	61 e0       	ldi	r22, 0x01	; 1
    213c:	40 e0       	ldi	r20, 0x00	; 0
    213e:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_HIGH);
    2142:	80 e0       	ldi	r24, 0x00	; 0
    2144:	62 e0       	ldi	r22, 0x02	; 2
    2146:	41 e0       	ldi	r20, 0x01	; 1
    2148:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_LOW );
    214c:	80 e0       	ldi	r24, 0x00	; 0
    214e:	63 e0       	ldi	r22, 0x03	; 3
    2150:	40 e0       	ldi	r20, 0x00	; 0
    2152:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    2156:	80 e0       	ldi	r24, 0x00	; 0
    2158:	90 e0       	ldi	r25, 0x00	; 0
    215a:	a0 e2       	ldi	r26, 0x20	; 32
    215c:	b1 e4       	ldi	r27, 0x41	; 65
    215e:	8d ab       	std	Y+53, r24	; 0x35
    2160:	9e ab       	std	Y+54, r25	; 0x36
    2162:	af ab       	std	Y+55, r26	; 0x37
    2164:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2166:	6d a9       	ldd	r22, Y+53	; 0x35
    2168:	7e a9       	ldd	r23, Y+54	; 0x36
    216a:	8f a9       	ldd	r24, Y+55	; 0x37
    216c:	98 ad       	ldd	r25, Y+56	; 0x38
    216e:	20 e0       	ldi	r18, 0x00	; 0
    2170:	30 e0       	ldi	r19, 0x00	; 0
    2172:	4a ef       	ldi	r20, 0xFA	; 250
    2174:	54 e4       	ldi	r21, 0x44	; 68
    2176:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    217a:	dc 01       	movw	r26, r24
    217c:	cb 01       	movw	r24, r22
    217e:	89 ab       	std	Y+49, r24	; 0x31
    2180:	9a ab       	std	Y+50, r25	; 0x32
    2182:	ab ab       	std	Y+51, r26	; 0x33
    2184:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2186:	69 a9       	ldd	r22, Y+49	; 0x31
    2188:	7a a9       	ldd	r23, Y+50	; 0x32
    218a:	8b a9       	ldd	r24, Y+51	; 0x33
    218c:	9c a9       	ldd	r25, Y+52	; 0x34
    218e:	20 e0       	ldi	r18, 0x00	; 0
    2190:	30 e0       	ldi	r19, 0x00	; 0
    2192:	40 e8       	ldi	r20, 0x80	; 128
    2194:	5f e3       	ldi	r21, 0x3F	; 63
    2196:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    219a:	88 23       	and	r24, r24
    219c:	2c f4       	brge	.+10     	; 0x21a8 <Stepper_void_Rotate_CW_HALF_STEP+0x670>
		__ticks = 1;
    219e:	81 e0       	ldi	r24, 0x01	; 1
    21a0:	90 e0       	ldi	r25, 0x00	; 0
    21a2:	98 ab       	std	Y+48, r25	; 0x30
    21a4:	8f a7       	std	Y+47, r24	; 0x2f
    21a6:	3f c0       	rjmp	.+126    	; 0x2226 <Stepper_void_Rotate_CW_HALF_STEP+0x6ee>
	else if (__tmp > 65535)
    21a8:	69 a9       	ldd	r22, Y+49	; 0x31
    21aa:	7a a9       	ldd	r23, Y+50	; 0x32
    21ac:	8b a9       	ldd	r24, Y+51	; 0x33
    21ae:	9c a9       	ldd	r25, Y+52	; 0x34
    21b0:	20 e0       	ldi	r18, 0x00	; 0
    21b2:	3f ef       	ldi	r19, 0xFF	; 255
    21b4:	4f e7       	ldi	r20, 0x7F	; 127
    21b6:	57 e4       	ldi	r21, 0x47	; 71
    21b8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    21bc:	18 16       	cp	r1, r24
    21be:	4c f5       	brge	.+82     	; 0x2212 <Stepper_void_Rotate_CW_HALF_STEP+0x6da>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21c0:	6d a9       	ldd	r22, Y+53	; 0x35
    21c2:	7e a9       	ldd	r23, Y+54	; 0x36
    21c4:	8f a9       	ldd	r24, Y+55	; 0x37
    21c6:	98 ad       	ldd	r25, Y+56	; 0x38
    21c8:	20 e0       	ldi	r18, 0x00	; 0
    21ca:	30 e0       	ldi	r19, 0x00	; 0
    21cc:	40 e2       	ldi	r20, 0x20	; 32
    21ce:	51 e4       	ldi	r21, 0x41	; 65
    21d0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    21d4:	dc 01       	movw	r26, r24
    21d6:	cb 01       	movw	r24, r22
    21d8:	bc 01       	movw	r22, r24
    21da:	cd 01       	movw	r24, r26
    21dc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    21e0:	dc 01       	movw	r26, r24
    21e2:	cb 01       	movw	r24, r22
    21e4:	98 ab       	std	Y+48, r25	; 0x30
    21e6:	8f a7       	std	Y+47, r24	; 0x2f
    21e8:	0f c0       	rjmp	.+30     	; 0x2208 <Stepper_void_Rotate_CW_HALF_STEP+0x6d0>
    21ea:	88 ec       	ldi	r24, 0xC8	; 200
    21ec:	90 e0       	ldi	r25, 0x00	; 0
    21ee:	9e a7       	std	Y+46, r25	; 0x2e
    21f0:	8d a7       	std	Y+45, r24	; 0x2d
    21f2:	8d a5       	ldd	r24, Y+45	; 0x2d
    21f4:	9e a5       	ldd	r25, Y+46	; 0x2e
    21f6:	01 97       	sbiw	r24, 0x01	; 1
    21f8:	f1 f7       	brne	.-4      	; 0x21f6 <Stepper_void_Rotate_CW_HALF_STEP+0x6be>
    21fa:	9e a7       	std	Y+46, r25	; 0x2e
    21fc:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21fe:	8f a5       	ldd	r24, Y+47	; 0x2f
    2200:	98 a9       	ldd	r25, Y+48	; 0x30
    2202:	01 97       	sbiw	r24, 0x01	; 1
    2204:	98 ab       	std	Y+48, r25	; 0x30
    2206:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2208:	8f a5       	ldd	r24, Y+47	; 0x2f
    220a:	98 a9       	ldd	r25, Y+48	; 0x30
    220c:	00 97       	sbiw	r24, 0x00	; 0
    220e:	69 f7       	brne	.-38     	; 0x21ea <Stepper_void_Rotate_CW_HALF_STEP+0x6b2>
    2210:	14 c0       	rjmp	.+40     	; 0x223a <Stepper_void_Rotate_CW_HALF_STEP+0x702>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2212:	69 a9       	ldd	r22, Y+49	; 0x31
    2214:	7a a9       	ldd	r23, Y+50	; 0x32
    2216:	8b a9       	ldd	r24, Y+51	; 0x33
    2218:	9c a9       	ldd	r25, Y+52	; 0x34
    221a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    221e:	dc 01       	movw	r26, r24
    2220:	cb 01       	movw	r24, r22
    2222:	98 ab       	std	Y+48, r25	; 0x30
    2224:	8f a7       	std	Y+47, r24	; 0x2f
    2226:	8f a5       	ldd	r24, Y+47	; 0x2f
    2228:	98 a9       	ldd	r25, Y+48	; 0x30
    222a:	9c a7       	std	Y+44, r25	; 0x2c
    222c:	8b a7       	std	Y+43, r24	; 0x2b
    222e:	8b a5       	ldd	r24, Y+43	; 0x2b
    2230:	9c a5       	ldd	r25, Y+44	; 0x2c
    2232:	01 97       	sbiw	r24, 0x01	; 1
    2234:	f1 f7       	brne	.-4      	; 0x2232 <Stepper_void_Rotate_CW_HALF_STEP+0x6fa>
    2236:	9c a7       	std	Y+44, r25	; 0x2c
    2238:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(10);
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_LOW );
    223a:	80 e0       	ldi	r24, 0x00	; 0
    223c:	60 e0       	ldi	r22, 0x00	; 0
    223e:	40 e0       	ldi	r20, 0x00	; 0
    2240:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_LOW );
    2244:	80 e0       	ldi	r24, 0x00	; 0
    2246:	61 e0       	ldi	r22, 0x01	; 1
    2248:	40 e0       	ldi	r20, 0x00	; 0
    224a:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_HIGH);
    224e:	80 e0       	ldi	r24, 0x00	; 0
    2250:	62 e0       	ldi	r22, 0x02	; 2
    2252:	41 e0       	ldi	r20, 0x01	; 1
    2254:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_HIGH);
    2258:	80 e0       	ldi	r24, 0x00	; 0
    225a:	63 e0       	ldi	r22, 0x03	; 3
    225c:	41 e0       	ldi	r20, 0x01	; 1
    225e:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    2262:	80 e0       	ldi	r24, 0x00	; 0
    2264:	90 e0       	ldi	r25, 0x00	; 0
    2266:	a0 e2       	ldi	r26, 0x20	; 32
    2268:	b1 e4       	ldi	r27, 0x41	; 65
    226a:	8f a3       	std	Y+39, r24	; 0x27
    226c:	98 a7       	std	Y+40, r25	; 0x28
    226e:	a9 a7       	std	Y+41, r26	; 0x29
    2270:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2272:	6f a1       	ldd	r22, Y+39	; 0x27
    2274:	78 a5       	ldd	r23, Y+40	; 0x28
    2276:	89 a5       	ldd	r24, Y+41	; 0x29
    2278:	9a a5       	ldd	r25, Y+42	; 0x2a
    227a:	20 e0       	ldi	r18, 0x00	; 0
    227c:	30 e0       	ldi	r19, 0x00	; 0
    227e:	4a ef       	ldi	r20, 0xFA	; 250
    2280:	54 e4       	ldi	r21, 0x44	; 68
    2282:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2286:	dc 01       	movw	r26, r24
    2288:	cb 01       	movw	r24, r22
    228a:	8b a3       	std	Y+35, r24	; 0x23
    228c:	9c a3       	std	Y+36, r25	; 0x24
    228e:	ad a3       	std	Y+37, r26	; 0x25
    2290:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2292:	6b a1       	ldd	r22, Y+35	; 0x23
    2294:	7c a1       	ldd	r23, Y+36	; 0x24
    2296:	8d a1       	ldd	r24, Y+37	; 0x25
    2298:	9e a1       	ldd	r25, Y+38	; 0x26
    229a:	20 e0       	ldi	r18, 0x00	; 0
    229c:	30 e0       	ldi	r19, 0x00	; 0
    229e:	40 e8       	ldi	r20, 0x80	; 128
    22a0:	5f e3       	ldi	r21, 0x3F	; 63
    22a2:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    22a6:	88 23       	and	r24, r24
    22a8:	2c f4       	brge	.+10     	; 0x22b4 <Stepper_void_Rotate_CW_HALF_STEP+0x77c>
		__ticks = 1;
    22aa:	81 e0       	ldi	r24, 0x01	; 1
    22ac:	90 e0       	ldi	r25, 0x00	; 0
    22ae:	9a a3       	std	Y+34, r25	; 0x22
    22b0:	89 a3       	std	Y+33, r24	; 0x21
    22b2:	3f c0       	rjmp	.+126    	; 0x2332 <Stepper_void_Rotate_CW_HALF_STEP+0x7fa>
	else if (__tmp > 65535)
    22b4:	6b a1       	ldd	r22, Y+35	; 0x23
    22b6:	7c a1       	ldd	r23, Y+36	; 0x24
    22b8:	8d a1       	ldd	r24, Y+37	; 0x25
    22ba:	9e a1       	ldd	r25, Y+38	; 0x26
    22bc:	20 e0       	ldi	r18, 0x00	; 0
    22be:	3f ef       	ldi	r19, 0xFF	; 255
    22c0:	4f e7       	ldi	r20, 0x7F	; 127
    22c2:	57 e4       	ldi	r21, 0x47	; 71
    22c4:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    22c8:	18 16       	cp	r1, r24
    22ca:	4c f5       	brge	.+82     	; 0x231e <Stepper_void_Rotate_CW_HALF_STEP+0x7e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    22cc:	6f a1       	ldd	r22, Y+39	; 0x27
    22ce:	78 a5       	ldd	r23, Y+40	; 0x28
    22d0:	89 a5       	ldd	r24, Y+41	; 0x29
    22d2:	9a a5       	ldd	r25, Y+42	; 0x2a
    22d4:	20 e0       	ldi	r18, 0x00	; 0
    22d6:	30 e0       	ldi	r19, 0x00	; 0
    22d8:	40 e2       	ldi	r20, 0x20	; 32
    22da:	51 e4       	ldi	r21, 0x41	; 65
    22dc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    22e0:	dc 01       	movw	r26, r24
    22e2:	cb 01       	movw	r24, r22
    22e4:	bc 01       	movw	r22, r24
    22e6:	cd 01       	movw	r24, r26
    22e8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    22ec:	dc 01       	movw	r26, r24
    22ee:	cb 01       	movw	r24, r22
    22f0:	9a a3       	std	Y+34, r25	; 0x22
    22f2:	89 a3       	std	Y+33, r24	; 0x21
    22f4:	0f c0       	rjmp	.+30     	; 0x2314 <Stepper_void_Rotate_CW_HALF_STEP+0x7dc>
    22f6:	88 ec       	ldi	r24, 0xC8	; 200
    22f8:	90 e0       	ldi	r25, 0x00	; 0
    22fa:	98 a3       	std	Y+32, r25	; 0x20
    22fc:	8f 8f       	std	Y+31, r24	; 0x1f
    22fe:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2300:	98 a1       	ldd	r25, Y+32	; 0x20
    2302:	01 97       	sbiw	r24, 0x01	; 1
    2304:	f1 f7       	brne	.-4      	; 0x2302 <Stepper_void_Rotate_CW_HALF_STEP+0x7ca>
    2306:	98 a3       	std	Y+32, r25	; 0x20
    2308:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    230a:	89 a1       	ldd	r24, Y+33	; 0x21
    230c:	9a a1       	ldd	r25, Y+34	; 0x22
    230e:	01 97       	sbiw	r24, 0x01	; 1
    2310:	9a a3       	std	Y+34, r25	; 0x22
    2312:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2314:	89 a1       	ldd	r24, Y+33	; 0x21
    2316:	9a a1       	ldd	r25, Y+34	; 0x22
    2318:	00 97       	sbiw	r24, 0x00	; 0
    231a:	69 f7       	brne	.-38     	; 0x22f6 <Stepper_void_Rotate_CW_HALF_STEP+0x7be>
    231c:	14 c0       	rjmp	.+40     	; 0x2346 <Stepper_void_Rotate_CW_HALF_STEP+0x80e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    231e:	6b a1       	ldd	r22, Y+35	; 0x23
    2320:	7c a1       	ldd	r23, Y+36	; 0x24
    2322:	8d a1       	ldd	r24, Y+37	; 0x25
    2324:	9e a1       	ldd	r25, Y+38	; 0x26
    2326:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    232a:	dc 01       	movw	r26, r24
    232c:	cb 01       	movw	r24, r22
    232e:	9a a3       	std	Y+34, r25	; 0x22
    2330:	89 a3       	std	Y+33, r24	; 0x21
    2332:	89 a1       	ldd	r24, Y+33	; 0x21
    2334:	9a a1       	ldd	r25, Y+34	; 0x22
    2336:	9e 8f       	std	Y+30, r25	; 0x1e
    2338:	8d 8f       	std	Y+29, r24	; 0x1d
    233a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    233c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    233e:	01 97       	sbiw	r24, 0x01	; 1
    2340:	f1 f7       	brne	.-4      	; 0x233e <Stepper_void_Rotate_CW_HALF_STEP+0x806>
    2342:	9e 8f       	std	Y+30, r25	; 0x1e
    2344:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(10);
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_LOW );
    2346:	80 e0       	ldi	r24, 0x00	; 0
    2348:	60 e0       	ldi	r22, 0x00	; 0
    234a:	40 e0       	ldi	r20, 0x00	; 0
    234c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_LOW );
    2350:	80 e0       	ldi	r24, 0x00	; 0
    2352:	61 e0       	ldi	r22, 0x01	; 1
    2354:	40 e0       	ldi	r20, 0x00	; 0
    2356:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_LOW );
    235a:	80 e0       	ldi	r24, 0x00	; 0
    235c:	62 e0       	ldi	r22, 0x02	; 2
    235e:	40 e0       	ldi	r20, 0x00	; 0
    2360:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_HIGH);
    2364:	80 e0       	ldi	r24, 0x00	; 0
    2366:	63 e0       	ldi	r22, 0x03	; 3
    2368:	41 e0       	ldi	r20, 0x01	; 1
    236a:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    236e:	80 e0       	ldi	r24, 0x00	; 0
    2370:	90 e0       	ldi	r25, 0x00	; 0
    2372:	a0 e2       	ldi	r26, 0x20	; 32
    2374:	b1 e4       	ldi	r27, 0x41	; 65
    2376:	89 8f       	std	Y+25, r24	; 0x19
    2378:	9a 8f       	std	Y+26, r25	; 0x1a
    237a:	ab 8f       	std	Y+27, r26	; 0x1b
    237c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    237e:	69 8d       	ldd	r22, Y+25	; 0x19
    2380:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2382:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2384:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2386:	20 e0       	ldi	r18, 0x00	; 0
    2388:	30 e0       	ldi	r19, 0x00	; 0
    238a:	4a ef       	ldi	r20, 0xFA	; 250
    238c:	54 e4       	ldi	r21, 0x44	; 68
    238e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2392:	dc 01       	movw	r26, r24
    2394:	cb 01       	movw	r24, r22
    2396:	8d 8b       	std	Y+21, r24	; 0x15
    2398:	9e 8b       	std	Y+22, r25	; 0x16
    239a:	af 8b       	std	Y+23, r26	; 0x17
    239c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    239e:	6d 89       	ldd	r22, Y+21	; 0x15
    23a0:	7e 89       	ldd	r23, Y+22	; 0x16
    23a2:	8f 89       	ldd	r24, Y+23	; 0x17
    23a4:	98 8d       	ldd	r25, Y+24	; 0x18
    23a6:	20 e0       	ldi	r18, 0x00	; 0
    23a8:	30 e0       	ldi	r19, 0x00	; 0
    23aa:	40 e8       	ldi	r20, 0x80	; 128
    23ac:	5f e3       	ldi	r21, 0x3F	; 63
    23ae:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    23b2:	88 23       	and	r24, r24
    23b4:	2c f4       	brge	.+10     	; 0x23c0 <Stepper_void_Rotate_CW_HALF_STEP+0x888>
		__ticks = 1;
    23b6:	81 e0       	ldi	r24, 0x01	; 1
    23b8:	90 e0       	ldi	r25, 0x00	; 0
    23ba:	9c 8b       	std	Y+20, r25	; 0x14
    23bc:	8b 8b       	std	Y+19, r24	; 0x13
    23be:	3f c0       	rjmp	.+126    	; 0x243e <Stepper_void_Rotate_CW_HALF_STEP+0x906>
	else if (__tmp > 65535)
    23c0:	6d 89       	ldd	r22, Y+21	; 0x15
    23c2:	7e 89       	ldd	r23, Y+22	; 0x16
    23c4:	8f 89       	ldd	r24, Y+23	; 0x17
    23c6:	98 8d       	ldd	r25, Y+24	; 0x18
    23c8:	20 e0       	ldi	r18, 0x00	; 0
    23ca:	3f ef       	ldi	r19, 0xFF	; 255
    23cc:	4f e7       	ldi	r20, 0x7F	; 127
    23ce:	57 e4       	ldi	r21, 0x47	; 71
    23d0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    23d4:	18 16       	cp	r1, r24
    23d6:	4c f5       	brge	.+82     	; 0x242a <Stepper_void_Rotate_CW_HALF_STEP+0x8f2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    23d8:	69 8d       	ldd	r22, Y+25	; 0x19
    23da:	7a 8d       	ldd	r23, Y+26	; 0x1a
    23dc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    23de:	9c 8d       	ldd	r25, Y+28	; 0x1c
    23e0:	20 e0       	ldi	r18, 0x00	; 0
    23e2:	30 e0       	ldi	r19, 0x00	; 0
    23e4:	40 e2       	ldi	r20, 0x20	; 32
    23e6:	51 e4       	ldi	r21, 0x41	; 65
    23e8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    23ec:	dc 01       	movw	r26, r24
    23ee:	cb 01       	movw	r24, r22
    23f0:	bc 01       	movw	r22, r24
    23f2:	cd 01       	movw	r24, r26
    23f4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    23f8:	dc 01       	movw	r26, r24
    23fa:	cb 01       	movw	r24, r22
    23fc:	9c 8b       	std	Y+20, r25	; 0x14
    23fe:	8b 8b       	std	Y+19, r24	; 0x13
    2400:	0f c0       	rjmp	.+30     	; 0x2420 <Stepper_void_Rotate_CW_HALF_STEP+0x8e8>
    2402:	88 ec       	ldi	r24, 0xC8	; 200
    2404:	90 e0       	ldi	r25, 0x00	; 0
    2406:	9a 8b       	std	Y+18, r25	; 0x12
    2408:	89 8b       	std	Y+17, r24	; 0x11
    240a:	89 89       	ldd	r24, Y+17	; 0x11
    240c:	9a 89       	ldd	r25, Y+18	; 0x12
    240e:	01 97       	sbiw	r24, 0x01	; 1
    2410:	f1 f7       	brne	.-4      	; 0x240e <Stepper_void_Rotate_CW_HALF_STEP+0x8d6>
    2412:	9a 8b       	std	Y+18, r25	; 0x12
    2414:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2416:	8b 89       	ldd	r24, Y+19	; 0x13
    2418:	9c 89       	ldd	r25, Y+20	; 0x14
    241a:	01 97       	sbiw	r24, 0x01	; 1
    241c:	9c 8b       	std	Y+20, r25	; 0x14
    241e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2420:	8b 89       	ldd	r24, Y+19	; 0x13
    2422:	9c 89       	ldd	r25, Y+20	; 0x14
    2424:	00 97       	sbiw	r24, 0x00	; 0
    2426:	69 f7       	brne	.-38     	; 0x2402 <Stepper_void_Rotate_CW_HALF_STEP+0x8ca>
    2428:	14 c0       	rjmp	.+40     	; 0x2452 <Stepper_void_Rotate_CW_HALF_STEP+0x91a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    242a:	6d 89       	ldd	r22, Y+21	; 0x15
    242c:	7e 89       	ldd	r23, Y+22	; 0x16
    242e:	8f 89       	ldd	r24, Y+23	; 0x17
    2430:	98 8d       	ldd	r25, Y+24	; 0x18
    2432:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2436:	dc 01       	movw	r26, r24
    2438:	cb 01       	movw	r24, r22
    243a:	9c 8b       	std	Y+20, r25	; 0x14
    243c:	8b 8b       	std	Y+19, r24	; 0x13
    243e:	8b 89       	ldd	r24, Y+19	; 0x13
    2440:	9c 89       	ldd	r25, Y+20	; 0x14
    2442:	98 8b       	std	Y+16, r25	; 0x10
    2444:	8f 87       	std	Y+15, r24	; 0x0f
    2446:	8f 85       	ldd	r24, Y+15	; 0x0f
    2448:	98 89       	ldd	r25, Y+16	; 0x10
    244a:	01 97       	sbiw	r24, 0x01	; 1
    244c:	f1 f7       	brne	.-4      	; 0x244a <Stepper_void_Rotate_CW_HALF_STEP+0x912>
    244e:	98 8b       	std	Y+16, r25	; 0x10
    2450:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(10);
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_BLUE  ,DIO_u8_HIGH);
    2452:	80 e0       	ldi	r24, 0x00	; 0
    2454:	60 e0       	ldi	r22, 0x00	; 0
    2456:	41 e0       	ldi	r20, 0x01	; 1
    2458:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_PINK  ,DIO_u8_LOW );
    245c:	80 e0       	ldi	r24, 0x00	; 0
    245e:	61 e0       	ldi	r22, 0x01	; 1
    2460:	40 e0       	ldi	r20, 0x00	; 0
    2462:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_YELLOW,DIO_u8_LOW );
    2466:	80 e0       	ldi	r24, 0x00	; 0
    2468:	62 e0       	ldi	r22, 0x02	; 2
    246a:	40 e0       	ldi	r20, 0x00	; 0
    246c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
	DIO_u8set_pin_value(STEPPER_u8COIL_PORT,STEPPER_u8COIL_ORANGE,DIO_u8_HIGH);
    2470:	80 e0       	ldi	r24, 0x00	; 0
    2472:	63 e0       	ldi	r22, 0x03	; 3
    2474:	41 e0       	ldi	r20, 0x01	; 1
    2476:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8set_pin_value>
    247a:	80 e0       	ldi	r24, 0x00	; 0
    247c:	90 e0       	ldi	r25, 0x00	; 0
    247e:	a0 e2       	ldi	r26, 0x20	; 32
    2480:	b1 e4       	ldi	r27, 0x41	; 65
    2482:	8b 87       	std	Y+11, r24	; 0x0b
    2484:	9c 87       	std	Y+12, r25	; 0x0c
    2486:	ad 87       	std	Y+13, r26	; 0x0d
    2488:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    248a:	6b 85       	ldd	r22, Y+11	; 0x0b
    248c:	7c 85       	ldd	r23, Y+12	; 0x0c
    248e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2490:	9e 85       	ldd	r25, Y+14	; 0x0e
    2492:	20 e0       	ldi	r18, 0x00	; 0
    2494:	30 e0       	ldi	r19, 0x00	; 0
    2496:	4a ef       	ldi	r20, 0xFA	; 250
    2498:	54 e4       	ldi	r21, 0x44	; 68
    249a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    249e:	dc 01       	movw	r26, r24
    24a0:	cb 01       	movw	r24, r22
    24a2:	8f 83       	std	Y+7, r24	; 0x07
    24a4:	98 87       	std	Y+8, r25	; 0x08
    24a6:	a9 87       	std	Y+9, r26	; 0x09
    24a8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    24aa:	6f 81       	ldd	r22, Y+7	; 0x07
    24ac:	78 85       	ldd	r23, Y+8	; 0x08
    24ae:	89 85       	ldd	r24, Y+9	; 0x09
    24b0:	9a 85       	ldd	r25, Y+10	; 0x0a
    24b2:	20 e0       	ldi	r18, 0x00	; 0
    24b4:	30 e0       	ldi	r19, 0x00	; 0
    24b6:	40 e8       	ldi	r20, 0x80	; 128
    24b8:	5f e3       	ldi	r21, 0x3F	; 63
    24ba:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    24be:	88 23       	and	r24, r24
    24c0:	2c f4       	brge	.+10     	; 0x24cc <Stepper_void_Rotate_CW_HALF_STEP+0x994>
		__ticks = 1;
    24c2:	81 e0       	ldi	r24, 0x01	; 1
    24c4:	90 e0       	ldi	r25, 0x00	; 0
    24c6:	9e 83       	std	Y+6, r25	; 0x06
    24c8:	8d 83       	std	Y+5, r24	; 0x05
    24ca:	3f c0       	rjmp	.+126    	; 0x254a <Stepper_void_Rotate_CW_HALF_STEP+0xa12>
	else if (__tmp > 65535)
    24cc:	6f 81       	ldd	r22, Y+7	; 0x07
    24ce:	78 85       	ldd	r23, Y+8	; 0x08
    24d0:	89 85       	ldd	r24, Y+9	; 0x09
    24d2:	9a 85       	ldd	r25, Y+10	; 0x0a
    24d4:	20 e0       	ldi	r18, 0x00	; 0
    24d6:	3f ef       	ldi	r19, 0xFF	; 255
    24d8:	4f e7       	ldi	r20, 0x7F	; 127
    24da:	57 e4       	ldi	r21, 0x47	; 71
    24dc:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    24e0:	18 16       	cp	r1, r24
    24e2:	4c f5       	brge	.+82     	; 0x2536 <Stepper_void_Rotate_CW_HALF_STEP+0x9fe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24e4:	6b 85       	ldd	r22, Y+11	; 0x0b
    24e6:	7c 85       	ldd	r23, Y+12	; 0x0c
    24e8:	8d 85       	ldd	r24, Y+13	; 0x0d
    24ea:	9e 85       	ldd	r25, Y+14	; 0x0e
    24ec:	20 e0       	ldi	r18, 0x00	; 0
    24ee:	30 e0       	ldi	r19, 0x00	; 0
    24f0:	40 e2       	ldi	r20, 0x20	; 32
    24f2:	51 e4       	ldi	r21, 0x41	; 65
    24f4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    24f8:	dc 01       	movw	r26, r24
    24fa:	cb 01       	movw	r24, r22
    24fc:	bc 01       	movw	r22, r24
    24fe:	cd 01       	movw	r24, r26
    2500:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2504:	dc 01       	movw	r26, r24
    2506:	cb 01       	movw	r24, r22
    2508:	9e 83       	std	Y+6, r25	; 0x06
    250a:	8d 83       	std	Y+5, r24	; 0x05
    250c:	0f c0       	rjmp	.+30     	; 0x252c <Stepper_void_Rotate_CW_HALF_STEP+0x9f4>
    250e:	88 ec       	ldi	r24, 0xC8	; 200
    2510:	90 e0       	ldi	r25, 0x00	; 0
    2512:	9c 83       	std	Y+4, r25	; 0x04
    2514:	8b 83       	std	Y+3, r24	; 0x03
    2516:	8b 81       	ldd	r24, Y+3	; 0x03
    2518:	9c 81       	ldd	r25, Y+4	; 0x04
    251a:	01 97       	sbiw	r24, 0x01	; 1
    251c:	f1 f7       	brne	.-4      	; 0x251a <Stepper_void_Rotate_CW_HALF_STEP+0x9e2>
    251e:	9c 83       	std	Y+4, r25	; 0x04
    2520:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2522:	8d 81       	ldd	r24, Y+5	; 0x05
    2524:	9e 81       	ldd	r25, Y+6	; 0x06
    2526:	01 97       	sbiw	r24, 0x01	; 1
    2528:	9e 83       	std	Y+6, r25	; 0x06
    252a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    252c:	8d 81       	ldd	r24, Y+5	; 0x05
    252e:	9e 81       	ldd	r25, Y+6	; 0x06
    2530:	00 97       	sbiw	r24, 0x00	; 0
    2532:	69 f7       	brne	.-38     	; 0x250e <Stepper_void_Rotate_CW_HALF_STEP+0x9d6>
    2534:	14 c0       	rjmp	.+40     	; 0x255e <Stepper_void_Rotate_CW_HALF_STEP+0xa26>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2536:	6f 81       	ldd	r22, Y+7	; 0x07
    2538:	78 85       	ldd	r23, Y+8	; 0x08
    253a:	89 85       	ldd	r24, Y+9	; 0x09
    253c:	9a 85       	ldd	r25, Y+10	; 0x0a
    253e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2542:	dc 01       	movw	r26, r24
    2544:	cb 01       	movw	r24, r22
    2546:	9e 83       	std	Y+6, r25	; 0x06
    2548:	8d 83       	std	Y+5, r24	; 0x05
    254a:	8d 81       	ldd	r24, Y+5	; 0x05
    254c:	9e 81       	ldd	r25, Y+6	; 0x06
    254e:	9a 83       	std	Y+2, r25	; 0x02
    2550:	89 83       	std	Y+1, r24	; 0x01
    2552:	89 81       	ldd	r24, Y+1	; 0x01
    2554:	9a 81       	ldd	r25, Y+2	; 0x02
    2556:	01 97       	sbiw	r24, 0x01	; 1
    2558:	f1 f7       	brne	.-4      	; 0x2556 <Stepper_void_Rotate_CW_HALF_STEP+0xa1e>
    255a:	9a 83       	std	Y+2, r25	; 0x02
    255c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);

}
    255e:	c0 59       	subi	r28, 0x90	; 144
    2560:	df 4f       	sbci	r29, 0xFF	; 255
    2562:	0f b6       	in	r0, 0x3f	; 63
    2564:	f8 94       	cli
    2566:	de bf       	out	0x3e, r29	; 62
    2568:	0f be       	out	0x3f, r0	; 63
    256a:	cd bf       	out	0x3d, r28	; 61
    256c:	cf 91       	pop	r28
    256e:	df 91       	pop	r29
    2570:	1f 91       	pop	r17
    2572:	0f 91       	pop	r16
    2574:	08 95       	ret

00002576 <Stepper_void_Set_Angle_dir>:



void Stepper_void_Set_Angle_dir(u32 Copy_u32_Angle,u8 Copy_u8_Dir)
{
    2576:	df 93       	push	r29
    2578:	cf 93       	push	r28
    257a:	cd b7       	in	r28, 0x3d	; 61
    257c:	de b7       	in	r29, 0x3e	; 62
    257e:	29 97       	sbiw	r28, 0x09	; 9
    2580:	0f b6       	in	r0, 0x3f	; 63
    2582:	f8 94       	cli
    2584:	de bf       	out	0x3e, r29	; 62
    2586:	0f be       	out	0x3f, r0	; 63
    2588:	cd bf       	out	0x3d, r28	; 61
    258a:	98 87       	std	Y+8, r25	; 0x08
    258c:	8f 83       	std	Y+7, r24	; 0x07
    258e:	69 87       	std	Y+9, r22	; 0x09
	u32 LOC_u32_Steps =(Copy_u32_Angle*STEPPER_Full_Steps )/STEPPER_360;
    2590:	8f 81       	ldd	r24, Y+7	; 0x07
    2592:	98 85       	ldd	r25, Y+8	; 0x08
    2594:	98 2f       	mov	r25, r24
    2596:	88 27       	eor	r24, r24
    2598:	99 0f       	add	r25, r25
    259a:	99 0f       	add	r25, r25
    259c:	99 0f       	add	r25, r25
    259e:	28 e6       	ldi	r18, 0x68	; 104
    25a0:	31 e0       	ldi	r19, 0x01	; 1
    25a2:	b9 01       	movw	r22, r18
    25a4:	0e 94 1b 13 	call	0x2636	; 0x2636 <__udivmodhi4>
    25a8:	cb 01       	movw	r24, r22
    25aa:	9e 83       	std	Y+6, r25	; 0x06
    25ac:	8d 83       	std	Y+5, r24	; 0x05
	u16 LOC_u16Index;
	u32 var =LOC_u32_Steps/4;
    25ae:	8d 81       	ldd	r24, Y+5	; 0x05
    25b0:	9e 81       	ldd	r25, Y+6	; 0x06
    25b2:	96 95       	lsr	r25
    25b4:	87 95       	ror	r24
    25b6:	96 95       	lsr	r25
    25b8:	87 95       	ror	r24
    25ba:	9a 83       	std	Y+2, r25	; 0x02
    25bc:	89 83       	std	Y+1, r24	; 0x01

	if(Copy_u8_Dir== STEPPER_u8Cw_Dir)
    25be:	89 85       	ldd	r24, Y+9	; 0x09
    25c0:	81 30       	cpi	r24, 0x01	; 1
    25c2:	91 f4       	brne	.+36     	; 0x25e8 <Stepper_void_Set_Angle_dir+0x72>
	{
		for(LOC_u16Index=0;LOC_u16Index<var;LOC_u16Index++)
    25c4:	1c 82       	std	Y+4, r1	; 0x04
    25c6:	1b 82       	std	Y+3, r1	; 0x03
    25c8:	07 c0       	rjmp	.+14     	; 0x25d8 <Stepper_void_Set_Angle_dir+0x62>
		{
			Stepper_void_Rotate_CW_Full_STEP();
    25ca:	0e 94 46 09 	call	0x128c	; 0x128c <Stepper_void_Rotate_CW_Full_STEP>
	u16 LOC_u16Index;
	u32 var =LOC_u32_Steps/4;

	if(Copy_u8_Dir== STEPPER_u8Cw_Dir)
	{
		for(LOC_u16Index=0;LOC_u16Index<var;LOC_u16Index++)
    25ce:	8b 81       	ldd	r24, Y+3	; 0x03
    25d0:	9c 81       	ldd	r25, Y+4	; 0x04
    25d2:	01 96       	adiw	r24, 0x01	; 1
    25d4:	9c 83       	std	Y+4, r25	; 0x04
    25d6:	8b 83       	std	Y+3, r24	; 0x03
    25d8:	2b 81       	ldd	r18, Y+3	; 0x03
    25da:	3c 81       	ldd	r19, Y+4	; 0x04
    25dc:	89 81       	ldd	r24, Y+1	; 0x01
    25de:	9a 81       	ldd	r25, Y+2	; 0x02
    25e0:	28 17       	cp	r18, r24
    25e2:	39 07       	cpc	r19, r25
    25e4:	90 f3       	brcs	.-28     	; 0x25ca <Stepper_void_Set_Angle_dir+0x54>
    25e6:	11 c0       	rjmp	.+34     	; 0x260a <Stepper_void_Set_Angle_dir+0x94>
			Stepper_void_Rotate_CW_Full_STEP();
		}
	}
	else
	{
		for(LOC_u16Index=0;LOC_u16Index<var;LOC_u16Index++)
    25e8:	1c 82       	std	Y+4, r1	; 0x04
    25ea:	1b 82       	std	Y+3, r1	; 0x03
    25ec:	07 c0       	rjmp	.+14     	; 0x25fc <Stepper_void_Set_Angle_dir+0x86>
			{
					Stepper_void_Rotate_ACW_Full_STEP();
    25ee:	0e 94 71 0b 	call	0x16e2	; 0x16e2 <Stepper_void_Rotate_ACW_Full_STEP>
			Stepper_void_Rotate_CW_Full_STEP();
		}
	}
	else
	{
		for(LOC_u16Index=0;LOC_u16Index<var;LOC_u16Index++)
    25f2:	8b 81       	ldd	r24, Y+3	; 0x03
    25f4:	9c 81       	ldd	r25, Y+4	; 0x04
    25f6:	01 96       	adiw	r24, 0x01	; 1
    25f8:	9c 83       	std	Y+4, r25	; 0x04
    25fa:	8b 83       	std	Y+3, r24	; 0x03
    25fc:	2b 81       	ldd	r18, Y+3	; 0x03
    25fe:	3c 81       	ldd	r19, Y+4	; 0x04
    2600:	89 81       	ldd	r24, Y+1	; 0x01
    2602:	9a 81       	ldd	r25, Y+2	; 0x02
    2604:	28 17       	cp	r18, r24
    2606:	39 07       	cpc	r19, r25
    2608:	90 f3       	brcs	.-28     	; 0x25ee <Stepper_void_Set_Angle_dir+0x78>
			{
					Stepper_void_Rotate_ACW_Full_STEP();
			}
	}
}
    260a:	29 96       	adiw	r28, 0x09	; 9
    260c:	0f b6       	in	r0, 0x3f	; 63
    260e:	f8 94       	cli
    2610:	de bf       	out	0x3e, r29	; 62
    2612:	0f be       	out	0x3f, r0	; 63
    2614:	cd bf       	out	0x3d, r28	; 61
    2616:	cf 91       	pop	r28
    2618:	df 91       	pop	r29
    261a:	08 95       	ret

0000261c <main>:
#include <stdio.h>
#include "STD_Types.h"
#include "util.h"
#include "../MCAL/DIO/DIO_interface.h"
void main ()
{
    261c:	df 93       	push	r29
    261e:	cf 93       	push	r28
    2620:	cd b7       	in	r28, 0x3d	; 61
    2622:	de b7       	in	r29, 0x3e	; 62
	Stepper_Init();
    2624:	0e 94 2b 09 	call	0x1256	; 0x1256 <Stepper_Init>
	while(1)
	{
		Stepper_void_Set_Angle_dir(90,0);
    2628:	8a e5       	ldi	r24, 0x5A	; 90
    262a:	90 e0       	ldi	r25, 0x00	; 0
    262c:	60 e0       	ldi	r22, 0x00	; 0
    262e:	70 e0       	ldi	r23, 0x00	; 0
    2630:	0e 94 bb 12 	call	0x2576	; 0x2576 <Stepper_void_Set_Angle_dir>
    2634:	f9 cf       	rjmp	.-14     	; 0x2628 <main+0xc>

00002636 <__udivmodhi4>:
    2636:	aa 1b       	sub	r26, r26
    2638:	bb 1b       	sub	r27, r27
    263a:	51 e1       	ldi	r21, 0x11	; 17
    263c:	07 c0       	rjmp	.+14     	; 0x264c <__udivmodhi4_ep>

0000263e <__udivmodhi4_loop>:
    263e:	aa 1f       	adc	r26, r26
    2640:	bb 1f       	adc	r27, r27
    2642:	a6 17       	cp	r26, r22
    2644:	b7 07       	cpc	r27, r23
    2646:	10 f0       	brcs	.+4      	; 0x264c <__udivmodhi4_ep>
    2648:	a6 1b       	sub	r26, r22
    264a:	b7 0b       	sbc	r27, r23

0000264c <__udivmodhi4_ep>:
    264c:	88 1f       	adc	r24, r24
    264e:	99 1f       	adc	r25, r25
    2650:	5a 95       	dec	r21
    2652:	a9 f7       	brne	.-22     	; 0x263e <__udivmodhi4_loop>
    2654:	80 95       	com	r24
    2656:	90 95       	com	r25
    2658:	bc 01       	movw	r22, r24
    265a:	cd 01       	movw	r24, r26
    265c:	08 95       	ret

0000265e <__prologue_saves__>:
    265e:	2f 92       	push	r2
    2660:	3f 92       	push	r3
    2662:	4f 92       	push	r4
    2664:	5f 92       	push	r5
    2666:	6f 92       	push	r6
    2668:	7f 92       	push	r7
    266a:	8f 92       	push	r8
    266c:	9f 92       	push	r9
    266e:	af 92       	push	r10
    2670:	bf 92       	push	r11
    2672:	cf 92       	push	r12
    2674:	df 92       	push	r13
    2676:	ef 92       	push	r14
    2678:	ff 92       	push	r15
    267a:	0f 93       	push	r16
    267c:	1f 93       	push	r17
    267e:	cf 93       	push	r28
    2680:	df 93       	push	r29
    2682:	cd b7       	in	r28, 0x3d	; 61
    2684:	de b7       	in	r29, 0x3e	; 62
    2686:	ca 1b       	sub	r28, r26
    2688:	db 0b       	sbc	r29, r27
    268a:	0f b6       	in	r0, 0x3f	; 63
    268c:	f8 94       	cli
    268e:	de bf       	out	0x3e, r29	; 62
    2690:	0f be       	out	0x3f, r0	; 63
    2692:	cd bf       	out	0x3d, r28	; 61
    2694:	09 94       	ijmp

00002696 <__epilogue_restores__>:
    2696:	2a 88       	ldd	r2, Y+18	; 0x12
    2698:	39 88       	ldd	r3, Y+17	; 0x11
    269a:	48 88       	ldd	r4, Y+16	; 0x10
    269c:	5f 84       	ldd	r5, Y+15	; 0x0f
    269e:	6e 84       	ldd	r6, Y+14	; 0x0e
    26a0:	7d 84       	ldd	r7, Y+13	; 0x0d
    26a2:	8c 84       	ldd	r8, Y+12	; 0x0c
    26a4:	9b 84       	ldd	r9, Y+11	; 0x0b
    26a6:	aa 84       	ldd	r10, Y+10	; 0x0a
    26a8:	b9 84       	ldd	r11, Y+9	; 0x09
    26aa:	c8 84       	ldd	r12, Y+8	; 0x08
    26ac:	df 80       	ldd	r13, Y+7	; 0x07
    26ae:	ee 80       	ldd	r14, Y+6	; 0x06
    26b0:	fd 80       	ldd	r15, Y+5	; 0x05
    26b2:	0c 81       	ldd	r16, Y+4	; 0x04
    26b4:	1b 81       	ldd	r17, Y+3	; 0x03
    26b6:	aa 81       	ldd	r26, Y+2	; 0x02
    26b8:	b9 81       	ldd	r27, Y+1	; 0x01
    26ba:	ce 0f       	add	r28, r30
    26bc:	d1 1d       	adc	r29, r1
    26be:	0f b6       	in	r0, 0x3f	; 63
    26c0:	f8 94       	cli
    26c2:	de bf       	out	0x3e, r29	; 62
    26c4:	0f be       	out	0x3f, r0	; 63
    26c6:	cd bf       	out	0x3d, r28	; 61
    26c8:	ed 01       	movw	r28, r26
    26ca:	08 95       	ret

000026cc <_exit>:
    26cc:	f8 94       	cli

000026ce <__stop_program>:
    26ce:	ff cf       	rjmp	.-2      	; 0x26ce <__stop_program>
