# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2_Task1.srcs/sources_1/new/fixedPointStarOp.vhd" \
"../../../../Lab2_Task1.srcs/sim_1/new/Lab2_Task1_TB.vhd" \

# Do not sort compile order
nosort
