Analysis & Synthesis report for ifv
Wed May  9 11:43:10 2012
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver
 10. State Machine - |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 11. State Machine - |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Added for RAM Pass-Through Logic
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for nios:NIOS|clock_0:the_clock_0
 20. Source assignments for nios:NIOS|clock_0:the_clock_0|clock_0_master_read_done_sync_module:clock_0_master_read_done_sync
 21. Source assignments for nios:NIOS|clock_0:the_clock_0|clock_0_master_write_done_sync_module:clock_0_master_write_done_sync
 22. Source assignments for nios:NIOS|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync
 23. Source assignments for nios:NIOS|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync
 24. Source assignments for nios:NIOS|clock_0:the_clock_0|clock_0_bit_pipe:endofpacket_bit_pipe
 25. Source assignments for nios:NIOS|clock_1:the_clock_1
 26. Source assignments for nios:NIOS|clock_1:the_clock_1|clock_1_master_read_done_sync_module:clock_1_master_read_done_sync
 27. Source assignments for nios:NIOS|clock_1:the_clock_1|clock_1_master_write_done_sync_module:clock_1_master_write_done_sync
 28. Source assignments for nios:NIOS|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync
 29. Source assignments for nios:NIOS|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync
 30. Source assignments for nios:NIOS|clock_1:the_clock_1|clock_1_bit_pipe:endofpacket_bit_pipe
 31. Source assignments for nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_ig22:auto_generated
 32. Source assignments for nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
 33. Source assignments for nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 34. Source assignments for nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1
 35. Source assignments for nios:NIOS|jtag_uart:the_jtag_uart
 36. Source assignments for nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 37. Source assignments for nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 38. Source assignments for nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram
 39. Source assignments for nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1
 40. Source assignments for nios:NIOS|sdram:the_sdram
 41. Source assignments for nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch
 42. Source assignments for nios:NIOS|nios_reset_clk_25_domain_synch_module:nios_reset_clk_25_domain_synch
 43. Source assignments for sld_hub:sld_hub_inst
 44. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG
 45. Source assignments for nios:NIOS|ram:the_ram|ramcon:the_ramcon|altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated
 46. Parameter Settings for User Entity Instance: pll5025:CLK5025|altpll:altpll_component
 47. Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multa|altsquare:altsquare_component
 48. Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multb|altsquare:altsquare_component
 49. Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|mult2:multc|lpm_mult:lpm_mult_component
 50. Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multa|altsquare:altsquare_component
 51. Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multb|altsquare:altsquare_component
 52. Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|mult2:multc|lpm_mult:lpm_mult_component
 53. Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multa|altsquare:altsquare_component
 54. Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multb|altsquare:altsquare_component
 55. Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|mult2:multc|lpm_mult:lpm_mult_component
 56. Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multa|altsquare:altsquare_component
 57. Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component
 58. Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mult2:multc|lpm_mult:lpm_mult_component
 59. Parameter Settings for User Entity Instance: nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf
 60. Parameter Settings for User Entity Instance: nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
 62. Parameter Settings for User Entity Instance: nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 63. Parameter Settings for User Entity Instance: nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
 64. Parameter Settings for User Entity Instance: nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 65. Parameter Settings for User Entity Instance: nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1
 66. Parameter Settings for User Entity Instance: nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
 67. Parameter Settings for User Entity Instance: nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
 68. Parameter Settings for User Entity Instance: nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
 69. Parameter Settings for User Entity Instance: nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out
 70. Parameter Settings for User Entity Instance: nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO
 71. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 72. Parameter Settings for Inferred Entity Instance: nios:NIOS|ram:the_ram|ramcon:the_ramcon|altsyncram:RAM_rtl_0
 73. lpm_mult Parameter Settings by Entity Instance
 74. scfifo Parameter Settings by Entity Instance
 75. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May  9 11:43:10 2012    ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name                      ; ifv                                      ;
; Top-level Entity Name              ; ifv                                      ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 16,303                                   ;
;     Total combinational functions  ; 16,303                                   ;
;     Dedicated logic registers      ; 2,934                                    ;
; Total registers                    ; 2934                                     ;
; Total pins                         ; 231                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 12,576                                   ;
; Embedded Multiplier 9-bit elements ; 32                                       ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; ifv                ; ifv                ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+
; ramctrl.vhd                       ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/ramctrl.vhd                       ;
; ps2_0.vhd                         ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/ps2_0.vhd                         ;
; Altera_UP_PS2_Command_Out.v       ; yes             ; User Verilog HDL File        ; /home/user5/spring12/rcn2105/embed_proj/alt/src/Altera_UP_PS2_Command_Out.v       ;
; Altera_UP_PS2_Data_In.v           ; yes             ; User Verilog HDL File        ; /home/user5/spring12/rcn2105/embed_proj/alt/src/Altera_UP_PS2_Data_In.v           ;
; Altera_UP_PS2.v                   ; yes             ; User Verilog HDL File        ; /home/user5/spring12/rcn2105/embed_proj/alt/src/Altera_UP_PS2.v                   ;
; ram.vhd                           ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/ram.vhd                           ;
; cpu_jtag_debug_module.vhd         ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/cpu_jtag_debug_module.vhd         ;
; sdram.vhd                         ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/sdram.vhd                         ;
; jtag_uart.vhd                     ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/jtag_uart.vhd                     ;
; cpu.vhd                           ; yes             ; Encrypted User VHDL File     ; /home/user5/spring12/rcn2105/embed_proj/alt/src/cpu.vhd                           ;
; Color_LUT.vhd                     ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/Color_LUT.vhd                     ;
; nios.vhd                          ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/nios.vhd                          ;
; diff_counter.vhd                  ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/diff_counter.vhd                  ;
; hook.vhd                          ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/hook.vhd                          ;
; ifmd.vhd                          ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/ifmd.vhd                          ;
; ifmunitd.vhd                      ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/ifmunitd.vhd                      ;
; ifv.vhd                           ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/ifv.vhd                           ;
; mult2.vhd                         ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/mult2.vhd                         ;
; pll5025.vhd                       ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/pll5025.vhd                       ;
; sqr2.vhd                          ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/sqr2.vhd                          ;
; sram.vhd                          ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/sram.vhd                          ;
; vga.vhd                           ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/vga.vhd                           ;
; vga_mod.vhd                       ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/vga_mod.vhd                       ;
; window_gen.vhd                    ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/window_gen.vhd                    ;
; rammer.vhd                        ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/rammer.vhd                        ;
; ramcon.vhd                        ; yes             ; User VHDL File               ; /home/user5/spring12/rcn2105/embed_proj/alt/src/ramcon.vhd                        ;
; altpll.tdf                        ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf                  ;
; aglobal72.inc                     ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/aglobal72.inc               ;
; stratix_pll.inc                   ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/stratix_pll.inc             ;
; stratixii_pll.inc                 ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/stratixii_pll.inc           ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/cycloneii_pll.inc           ;
; altsquare.tdf                     ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altsquare.tdf               ;
; db/altsquare_gea.tdf              ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/altsquare_gea.tdf              ;
; lpm_mult.tdf                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_mult.tdf                ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_add_sub.inc             ;
; multcore.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/multcore.inc                ;
; bypassff.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/bypassff.inc                ;
; altshift.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altshift.inc                ;
; db/mult_nnq.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/mult_nnq.tdf                   ;
; clock_0.vhd                       ; yes             ; Other                        ; /home/user5/spring12/rcn2105/embed_proj/alt/src/clock_0.vhd                       ;
; clock_1.vhd                       ; yes             ; Other                        ; /home/user5/spring12/rcn2105/embed_proj/alt/src/clock_1.vhd                       ;
; cpu_test_bench.vhd                ; yes             ; Other                        ; /home/user5/spring12/rcn2105/embed_proj/alt/src/cpu_test_bench.vhd                ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf              ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/stratix_ram_block.inc       ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_mux.inc                 ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_decode.inc              ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/a_rdenreg.inc               ;
; altrom.inc                        ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altrom.inc                  ;
; altram.inc                        ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altram.inc                  ;
; altdpram.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altdpram.inc                ;
; altqpram.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altqpram.inc                ;
; db/altsyncram_ig22.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/altsyncram_ig22.tdf            ;
; db/altsyncram_t072.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/altsyncram_t072.tdf            ;
; db/altsyncram_e502.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/altsyncram_e502.tdf            ;
; cpu_jtag_debug_module_wrapper.vhd ; yes             ; Other                        ; /home/user5/spring12/rcn2105/embed_proj/alt/src/cpu_jtag_debug_module_wrapper.vhd ;
; scfifo.tdf                        ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/scfifo.tdf                  ;
; a_regfifo.inc                     ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/a_regfifo.inc               ;
; a_dpfifo.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/a_dpfifo.inc                ;
; a_i2fifo.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/a_i2fifo.inc                ;
; a_fffifo.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/a_fffifo.inc                ;
; a_f2fifo.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/a_f2fifo.inc                ;
; db/scfifo_1n21.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/scfifo_1n21.tdf                ;
; db/a_dpfifo_8t21.tdf              ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/a_dpfifo_8t21.tdf              ;
; db/a_fefifo_7cf.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/a_fefifo_7cf.tdf               ;
; db/cntr_rj7.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/cntr_rj7.tdf                   ;
; db/dpram_5h21.tdf                 ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/dpram_5h21.tdf                 ;
; db/altsyncram_9tl1.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/altsyncram_9tl1.tdf            ;
; db/cntr_fjb.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/cntr_fjb.tdf                   ;
; alt_jtag_atlantic.v               ; yes             ; Encrypted Megafunction       ; /opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v         ;
; Altera_UP_Avalon_PS2.v            ; yes             ; Other                        ; /home/user5/spring12/rcn2105/embed_proj/alt/src/Altera_UP_Avalon_PS2.v            ;
; db/scfifo_tr31.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/scfifo_tr31.tdf                ;
; db/a_dpfifo_gj31.tdf              ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/a_dpfifo_gj31.tdf              ;
; db/altsyncram_rqd1.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/altsyncram_rqd1.tdf            ;
; db/altsyncram_mbj1.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/altsyncram_mbj1.tdf            ;
; db/cntr_e5b.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/cntr_e5b.tdf                   ;
; db/cntr_r57.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/cntr_r57.tdf                   ;
; db/cntr_f5b.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/cntr_f5b.tdf                   ;
; ram_signal.vhd                    ; yes             ; Other                        ; /home/user5/spring12/rcn2105/embed_proj/alt/src/ram_signal.vhd                    ;
; sld_hub.vhd                       ; yes             ; Encrypted Megafunction       ; /opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd                 ;
; lpm_shiftreg.tdf                  ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_shiftreg.tdf            ;
; lpm_constant.inc                  ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_constant.inc            ;
; dffeea.inc                        ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/dffeea.inc                  ;
; lpm_decode.tdf                    ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_decode.tdf              ;
; declut.inc                        ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/declut.inc                  ;
; lpm_compare.inc                   ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_compare.inc             ;
; db/decode_aoi.tdf                 ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/decode_aoi.tdf                 ;
; sld_dffex.vhd                     ; yes             ; Encrypted Megafunction       ; /opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd               ;
; sld_rom_sr.vhd                    ; yes             ; Encrypted Megafunction       ; /opt/altera/altera7.2/quartus/libraries/megafunctions/sld_rom_sr.vhd              ;
; db/altsyncram_bpi1.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/user5/spring12/rcn2105/embed_proj/alt/src/db/altsyncram_bpi1.tdf            ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                 ;
+---------------------------------------------+-----------------------------------------------+
; Resource                                    ; Usage                                         ;
+---------------------------------------------+-----------------------------------------------+
; Estimated Total logic elements              ; 16,303                                        ;
;                                             ;                                               ;
; Total combinational functions               ; 16303                                         ;
; Logic element usage by number of LUT inputs ;                                               ;
;     -- 4 input functions                    ; 2788                                          ;
;     -- 3 input functions                    ; 7462                                          ;
;     -- <=2 input functions                  ; 6053                                          ;
;                                             ;                                               ;
; Logic elements by mode                      ;                                               ;
;     -- normal mode                          ; 9972                                          ;
;     -- arithmetic mode                      ; 6331                                          ;
;                                             ;                                               ;
; Total registers                             ; 2934                                          ;
;     -- Dedicated logic registers            ; 2934                                          ;
;     -- I/O registers                        ; 0                                             ;
;                                             ;                                               ;
; I/O pins                                    ; 231                                           ;
; Total memory bits                           ; 12576                                         ;
; Embedded Multiplier 9-bit elements          ; 32                                            ;
; Total PLLs                                  ; 1                                             ;
; Maximum fan-out node                        ; pll5025:CLK5025|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 2837                                          ;
; Total fan-out                               ; 58055                                         ;
; Average fan-out                             ; 2.96                                          ;
+---------------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                  ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ifv                                                                                                              ; 16303 (400)       ; 2934 (236)   ; 12576       ; 32           ; 0       ; 16        ; 231  ; 0            ; |ifv                                                                                                                                                                                                                                 ; work         ;
;    |hook:IFM|                                                                                                     ; 12071 (0)         ; 994 (0)      ; 0           ; 32           ; 0       ; 16        ; 0    ; 0            ; |ifv|hook:IFM                                                                                                                                                                                                                        ; work         ;
;       |ifmunitd:ifm|                                                                                              ; 11816 (428)       ; 764 (364)    ; 0           ; 32           ; 0       ; 16        ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm                                                                                                                                                                                                           ; work         ;
;          |ifmd:\g1:0:ifm|                                                                                         ; 2847 (196)        ; 100 (100)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm                                                                                                                                                                                            ; work         ;
;             |mult2:multc|                                                                                         ; 113 (0)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|mult2:multc                                                                                                                                                                                ; work         ;
;                |lpm_mult:lpm_mult_component|                                                                      ; 113 (0)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|mult2:multc|lpm_mult:lpm_mult_component                                                                                                                                                    ; work         ;
;                   |mult_nnq:auto_generated|                                                                       ; 113 (113)         ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|mult2:multc|lpm_mult:lpm_mult_component|mult_nnq:auto_generated                                                                                                                            ; work         ;
;             |sqr2:multa|                                                                                          ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multa                                                                                                                                                                                 ; work         ;
;                |altsquare:altsquare_component|                                                                    ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multa|altsquare:altsquare_component                                                                                                                                                   ; work         ;
;                   |altsquare_gea:auto_generated|                                                                  ; 1269 (1269)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multa|altsquare:altsquare_component|altsquare_gea:auto_generated                                                                                                                      ; work         ;
;             |sqr2:multb|                                                                                          ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multb                                                                                                                                                                                 ; work         ;
;                |altsquare:altsquare_component|                                                                    ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multb|altsquare:altsquare_component                                                                                                                                                   ; work         ;
;                   |altsquare_gea:auto_generated|                                                                  ; 1269 (1269)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated                                                                                                                      ; work         ;
;          |ifmd:\g1:1:ifm|                                                                                         ; 2847 (196)        ; 100 (100)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm                                                                                                                                                                                            ; work         ;
;             |mult2:multc|                                                                                         ; 113 (0)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|mult2:multc                                                                                                                                                                                ; work         ;
;                |lpm_mult:lpm_mult_component|                                                                      ; 113 (0)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|mult2:multc|lpm_mult:lpm_mult_component                                                                                                                                                    ; work         ;
;                   |mult_nnq:auto_generated|                                                                       ; 113 (113)         ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|mult2:multc|lpm_mult:lpm_mult_component|mult_nnq:auto_generated                                                                                                                            ; work         ;
;             |sqr2:multa|                                                                                          ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multa                                                                                                                                                                                 ; work         ;
;                |altsquare:altsquare_component|                                                                    ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multa|altsquare:altsquare_component                                                                                                                                                   ; work         ;
;                   |altsquare_gea:auto_generated|                                                                  ; 1269 (1269)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multa|altsquare:altsquare_component|altsquare_gea:auto_generated                                                                                                                      ; work         ;
;             |sqr2:multb|                                                                                          ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multb                                                                                                                                                                                 ; work         ;
;                |altsquare:altsquare_component|                                                                    ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multb|altsquare:altsquare_component                                                                                                                                                   ; work         ;
;                   |altsquare_gea:auto_generated|                                                                  ; 1269 (1269)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated                                                                                                                      ; work         ;
;          |ifmd:\g1:2:ifm|                                                                                         ; 2847 (196)        ; 100 (100)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm                                                                                                                                                                                            ; work         ;
;             |mult2:multc|                                                                                         ; 113 (0)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|mult2:multc                                                                                                                                                                                ; work         ;
;                |lpm_mult:lpm_mult_component|                                                                      ; 113 (0)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|mult2:multc|lpm_mult:lpm_mult_component                                                                                                                                                    ; work         ;
;                   |mult_nnq:auto_generated|                                                                       ; 113 (113)         ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|mult2:multc|lpm_mult:lpm_mult_component|mult_nnq:auto_generated                                                                                                                            ; work         ;
;             |sqr2:multa|                                                                                          ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multa                                                                                                                                                                                 ; work         ;
;                |altsquare:altsquare_component|                                                                    ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multa|altsquare:altsquare_component                                                                                                                                                   ; work         ;
;                   |altsquare_gea:auto_generated|                                                                  ; 1269 (1269)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multa|altsquare:altsquare_component|altsquare_gea:auto_generated                                                                                                                      ; work         ;
;             |sqr2:multb|                                                                                          ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multb                                                                                                                                                                                 ; work         ;
;                |altsquare:altsquare_component|                                                                    ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multb|altsquare:altsquare_component                                                                                                                                                   ; work         ;
;                   |altsquare_gea:auto_generated|                                                                  ; 1269 (1269)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated                                                                                                                      ; work         ;
;          |ifmd:\g1:3:ifm|                                                                                         ; 2847 (196)        ; 100 (100)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm                                                                                                                                                                                            ; work         ;
;             |mult2:multc|                                                                                         ; 113 (0)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mult2:multc                                                                                                                                                                                ; work         ;
;                |lpm_mult:lpm_mult_component|                                                                      ; 113 (0)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mult2:multc|lpm_mult:lpm_mult_component                                                                                                                                                    ; work         ;
;                   |mult_nnq:auto_generated|                                                                       ; 113 (113)         ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mult2:multc|lpm_mult:lpm_mult_component|mult_nnq:auto_generated                                                                                                                            ; work         ;
;             |sqr2:multa|                                                                                          ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multa                                                                                                                                                                                 ; work         ;
;                |altsquare:altsquare_component|                                                                    ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multa|altsquare:altsquare_component                                                                                                                                                   ; work         ;
;                   |altsquare_gea:auto_generated|                                                                  ; 1269 (1269)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multa|altsquare:altsquare_component|altsquare_gea:auto_generated                                                                                                                      ; work         ;
;             |sqr2:multb|                                                                                          ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb                                                                                                                                                                                 ; work         ;
;                |altsquare:altsquare_component|                                                                    ; 1269 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component                                                                                                                                                   ; work         ;
;                   |altsquare_gea:auto_generated|                                                                  ; 1269 (1269)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated                                                                                                                      ; work         ;
;       |window_gen:gen|                                                                                            ; 255 (3)           ; 230 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|window_gen:gen                                                                                                                                                                                                         ; work         ;
;          |diff_counter:a_counter|                                                                                 ; 126 (126)         ; 115 (115)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|window_gen:gen|diff_counter:a_counter                                                                                                                                                                                  ; work         ;
;          |diff_counter:b_counter|                                                                                 ; 126 (126)         ; 115 (115)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|hook:IFM|window_gen:gen|diff_counter:b_counter                                                                                                                                                                                  ; work         ;
;    |nios:NIOS|                                                                                                    ; 2100 (0)          ; 1300 (0)     ; 12576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS                                                                                                                                                                                                                       ; work         ;
;       |clock_0:the_clock_0|                                                                                       ; 24 (0)            ; 66 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_0:the_clock_0                                                                                                                                                                                                   ; work         ;
;          |clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_0:the_clock_0|clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                     ; work         ;
;          |clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_0:the_clock_0|clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                  ; work         ;
;          |clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_0:the_clock_0|clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                    ; work         ;
;          |clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_0:the_clock_0|clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                 ; work         ;
;          |clock_0_master_FSM:master_FSM|                                                                          ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_0:the_clock_0|clock_0_master_FSM:master_FSM                                                                                                                                                                     ; work         ;
;          |clock_0_master_read_done_sync_module:clock_0_master_read_done_sync|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_0:the_clock_0|clock_0_master_read_done_sync_module:clock_0_master_read_done_sync                                                                                                                                ; work         ;
;          |clock_0_master_write_done_sync_module:clock_0_master_write_done_sync|                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_0:the_clock_0|clock_0_master_write_done_sync_module:clock_0_master_write_done_sync                                                                                                                              ; work         ;
;          |clock_0_slave_FSM:slave_FSM|                                                                            ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM                                                                                                                                                                       ; work         ;
;          |clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync|                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync                                                                                                                            ; work         ;
;          |clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync                                                                                                                          ; work         ;
;       |clock_0_in_arbitrator:the_clock_0_in|                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_0_in_arbitrator:the_clock_0_in                                                                                                                                                                                  ; work         ;
;       |clock_0_out_arbitrator:the_clock_0_out|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_0_out_arbitrator:the_clock_0_out                                                                                                                                                                                ; work         ;
;       |clock_1:the_clock_1|                                                                                       ; 35 (8)            ; 40 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_1:the_clock_1                                                                                                                                                                                                   ; work         ;
;          |clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_1:the_clock_1|clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                     ; work         ;
;          |clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_1:the_clock_1|clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                  ; work         ;
;          |clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_1:the_clock_1|clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                    ; work         ;
;          |clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_1:the_clock_1|clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                 ; work         ;
;          |clock_1_master_FSM:master_FSM|                                                                          ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_1:the_clock_1|clock_1_master_FSM:master_FSM                                                                                                                                                                     ; work         ;
;          |clock_1_master_read_done_sync_module:clock_1_master_read_done_sync|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_1:the_clock_1|clock_1_master_read_done_sync_module:clock_1_master_read_done_sync                                                                                                                                ; work         ;
;          |clock_1_master_write_done_sync_module:clock_1_master_write_done_sync|                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_1:the_clock_1|clock_1_master_write_done_sync_module:clock_1_master_write_done_sync                                                                                                                              ; work         ;
;          |clock_1_slave_FSM:slave_FSM|                                                                            ; 14 (14)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM                                                                                                                                                                       ; work         ;
;          |clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync|                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync                                                                                                                            ; work         ;
;          |clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync                                                                                                                          ; work         ;
;       |clock_1_in_arbitrator:the_clock_1_in|                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_1_in_arbitrator:the_clock_1_in                                                                                                                                                                                  ; work         ;
;       |clock_1_out_arbitrator:the_clock_1_out|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|clock_1_out_arbitrator:the_clock_1_out                                                                                                                                                                                ; work         ;
;       |cpu:the_cpu|                                                                                               ; 858 (616)         ; 486 (310)    ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu                                                                                                                                                                                                           ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                        ; 242 (28)          ; 175 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                           ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                     ; 111 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                           ; work         ;
;                |cpu_jtag_debug_module:the_cpu_jtag_debug_module1|                                                 ; 111 (111)         ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1                                                          ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                       ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                             ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                         ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                               ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                         ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                               ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                               ; 52 (52)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                     ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                          ; work         ;
;                   |altsyncram:the_altsyncram|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                ; work         ;
;                      |altsyncram_t072:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated ; work         ;
;          |cpu_rf_module:cpu_rf|                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf                                                                                                                                                                                      ; work         ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram                                                                                                                                                            ; work         ;
;                |altsyncram_ig22:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_ig22:auto_generated                                                                                                                             ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                         ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                            ; 114 (114)         ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                        ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                              ; 5 (5)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                          ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                ; 53 (53)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                            ; work         ;
;       |jtag_uart:the_jtag_uart|                                                                                   ; 149 (48)          ; 108 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart                                                                                                                                                                                               ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                          ; 50 (50)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                 ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                     ; work         ;
;             |scfifo:rfifo|                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                        ; work         ;
;                |scfifo_1n21:auto_generated|                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                             ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                ; work         ;
;                         |cntr_rj7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                           ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                  ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                        ; work         ;
;                      |dpram_5h21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                     ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                         ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                     ; work         ;
;             |scfifo:wfifo|                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                        ; work         ;
;                |scfifo_1n21:auto_generated|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                             ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                ; work         ;
;                         |cntr_rj7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                           ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                  ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                        ; work         ;
;                      |dpram_5h21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                     ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                         ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                ; work         ;
;       |nios_reset_clk_25_domain_synch_module:nios_reset_clk_25_domain_synch|                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|nios_reset_clk_25_domain_synch_module:nios_reset_clk_25_domain_synch                                                                                                                                                  ; work         ;
;       |nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch|                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch                                                                                                                                                        ; work         ;
;       |ps2_0:the_ps2_0|                                                                                           ; 305 (0)           ; 175 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ps2_0:the_ps2_0                                                                                                                                                                                                       ; work         ;
;          |Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|                                                          ; 305 (30)          ; 175 (21)     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2                                                                                                                                                         ; work         ;
;             |Altera_UP_PS2:PS2_Serial_Port|                                                                       ; 211 (36)          ; 115 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port                                                                                                                           ; work         ;
;                |Altera_UP_PS2_Command_Out:PS2_Command_Out|                                                        ; 146 (146)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                 ; work         ;
;                |Altera_UP_PS2_Data_In:PS2_Data_In|                                                                ; 29 (29)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                         ; work         ;
;             |scfifo:Incoming_Data_FIFO|                                                                           ; 64 (0)            ; 39 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO                                                                                                                               ; work         ;
;                |scfifo_tr31:auto_generated|                                                                       ; 64 (0)            ; 39 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated                                                                                                    ; work         ;
;                   |a_dpfifo_gj31:dpfifo|                                                                          ; 64 (38)           ; 39 (16)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo                                                                               ; work         ;
;                      |altsyncram_rqd1:FIFOram|                                                                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram                                                       ; work         ;
;                         |altsyncram_mbj1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1                           ; work         ;
;                      |cntr_e5b:rd_ptr_msb|                                                                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_e5b:rd_ptr_msb                                                           ; work         ;
;                      |cntr_f5b:wr_ptr|                                                                            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr                                                               ; work         ;
;                      |cntr_r57:usedw_counter|                                                                     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter                                                        ; work         ;
;       |ps2_0_avalon_slave_0_arbitrator:the_ps2_0_avalon_slave_0|                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ps2_0_avalon_slave_0_arbitrator:the_ps2_0_avalon_slave_0                                                                                                                                                              ; work         ;
;       |ram:the_ram|                                                                                               ; 21 (0)            ; 45 (0)       ; 288         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ram:the_ram                                                                                                                                                                                                           ; work         ;
;          |ramcon:the_ramcon|                                                                                      ; 21 (21)           ; 45 (45)      ; 288         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ram:the_ram|ramcon:the_ramcon                                                                                                                                                                                         ; work         ;
;             |altsyncram:RAM_rtl_0|                                                                                ; 0 (0)             ; 0 (0)        ; 288         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ram:the_ram|ramcon:the_ramcon|altsyncram:RAM_rtl_0                                                                                                                                                                    ; work         ;
;                |altsyncram_bpi1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 288         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ram:the_ram|ramcon:the_ramcon|altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated                                                                                                                                     ; work         ;
;       |ram_avalon_slave_0_arbitrator:the_ram_avalon_slave_0|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ram_avalon_slave_0_arbitrator:the_ram_avalon_slave_0                                                                                                                                                                  ; work         ;
;       |ram_signal:the_ram_signal|                                                                                 ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ram_signal:the_ram_signal                                                                                                                                                                                             ; work         ;
;          |ramctrl:the_ramctrl|                                                                                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl                                                                                                                                                                         ; work         ;
;       |ram_signal_avalon_slave_0_arbitrator:the_ram_signal_avalon_slave_0|                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|ram_signal_avalon_slave_0_arbitrator:the_ram_signal_avalon_slave_0                                                                                                                                                    ; work         ;
;       |sdram:the_sdram|                                                                                           ; 406 (357)         ; 235 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|sdram:the_sdram                                                                                                                                                                                                       ; work         ;
;          |sdram_input_efifo_module:the_sdram_input_efifo_module|                                                  ; 49 (49)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                 ; work         ;
;       |sdram_s1_arbitrator:the_sdram_s1|                                                                          ; 115 (65)          ; 43 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                      ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|               ; 33 (33)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1                                                                                             ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1| ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1                                                                               ; work         ;
;    |pll5025:CLK5025|                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|pll5025:CLK5025                                                                                                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|pll5025:CLK5025|altpll:altpll_component                                                                                                                                                                                         ; work         ;
;    |rammer:RMR|                                                                                                   ; 22 (22)           ; 240 (240)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|rammer:RMR                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:sld_hub_inst|                                                                                         ; 107 (48)          ; 82 (7)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst                                                                                                                                                                                                            ; work         ;
;       |lpm_decode:instruction_decoder|                                                                            ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                                                                                                                                                                             ; work         ;
;          |decode_aoi:auto_generated|                                                                              ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_aoi:auto_generated                                                                                                                                                   ; work         ;
;       |lpm_shiftreg:jtag_ir_register|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                                                                                                                                                                              ; work         ;
;       |sld_dffex:BROADCAST|                                                                                       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                                                                                                                                                                        ; work         ;
;       |sld_dffex:IRF_ENA_0|                                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                                                                                                                                                                        ; work         ;
;       |sld_dffex:IRF_ENA|                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                                                                                                                                                                          ; work         ;
;       |sld_dffex:IRSR|                                                                                            ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst|sld_dffex:IRSR                                                                                                                                                                                             ; work         ;
;       |sld_dffex:RESET|                                                                                           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst|sld_dffex:RESET                                                                                                                                                                                            ; work         ;
;       |sld_dffex:\GEN_IRF:1:IRF|                                                                                  ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                                                                                                                                                                   ; work         ;
;       |sld_dffex:\GEN_IRF:2:IRF|                                                                                  ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF                                                                                                                                                                                   ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|                                                                         ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                                                                                                                                                                          ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|                                                                         ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF                                                                                                                                                                          ; work         ;
;       |sld_jtag_state_machine:jtag_state_machine|                                                                 ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                                                                                                                                                                  ; work         ;
;       |sld_rom_sr:HUB_INFO_REG|                                                                                   ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                                                                                                                                                                    ; work         ;
;    |sram:SRAM|                                                                                                    ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|sram:SRAM                                                                                                                                                                                                                       ; work         ;
;    |vga_mod:VGA|                                                                                                  ; 1574 (41)         ; 82 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|vga_mod:VGA                                                                                                                                                                                                                     ; work         ;
;       |Color_LUT:A|                                                                                               ; 724 (724)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|vga_mod:VGA|Color_LUT:A                                                                                                                                                                                                         ; work         ;
;       |vga:G|                                                                                                     ; 809 (809)         ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifv|vga_mod:VGA|vga:G                                                                                                                                                                                                               ; work         ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------+
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192 ; cpu_ociram_default_contents.mif ;
; nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_ig22:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; True Dual Port   ; 32           ; 32           ; 32           ; 32           ; 1024 ; cpu_rf_ram.mif                  ;
; nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                            ;
; nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                            ;
; nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ALTSYNCRAM                           ; AUTO ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                            ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 16           ; 18           ; 16           ; 18           ; 288  ; None                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 16          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 32          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 8           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver                                                                                                                 ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                            ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch|data_out                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch|data_in_d1                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|master_writedata[0]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|master_address                                                                      ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync|data_out     ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync|data_out   ; yes                                                              ; yes                                        ;
; nios:NIOS|nios_reset_clk_25_domain_synch_module:nios_reset_clk_25_domain_synch|data_out                           ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|master_writedata[1]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|master_writedata[2]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|master_writedata[3]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|master_writedata[4]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|master_writedata[5]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|master_writedata[6]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|master_writedata[7]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|clock_1_master_write_done_sync_module:clock_1_master_write_done_sync|data_out       ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|clock_1_master_read_done_sync_module:clock_1_master_read_done_sync|data_out         ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|clock_0_master_write_done_sync_module:clock_0_master_write_done_sync|data_out       ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|clock_0_master_read_done_sync_module:clock_0_master_read_done_sync|data_out         ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|slave_writedata_d1[0]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|slave_address_d1                                                                    ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync|data_in_d1   ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync|data_in_d1 ; yes                                                              ; yes                                        ;
; nios:NIOS|nios_reset_clk_25_domain_synch_module:nios_reset_clk_25_domain_synch|data_in_d1                         ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|slave_writedata_d1[1]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|slave_writedata_d1[2]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|slave_writedata_d1[3]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|slave_writedata_d1[4]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|slave_writedata_d1[5]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|slave_writedata_d1[6]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|slave_writedata_d1[7]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|clock_1_master_write_done_sync_module:clock_1_master_write_done_sync|data_in_d1     ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_1:the_clock_1|clock_1_master_read_done_sync_module:clock_1_master_read_done_sync|data_in_d1       ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|clock_0_master_write_done_sync_module:clock_0_master_write_done_sync|data_in_d1     ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|clock_0_master_read_done_sync_module:clock_0_master_read_done_sync|data_in_d1       ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[0]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_address[2]                                                                   ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_address[3]                                                                   ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_address[4]                                                                   ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_address[5]                                                                   ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[1]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[2]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[3]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[4]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[5]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[6]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[7]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[8]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[9]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[10]                                                                ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[11]                                                                ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[12]                                                                ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[13]                                                                ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[14]                                                                ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[15]                                                                ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[16]                                                                ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|master_writedata[17]                                                                ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync|data_out     ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync|data_out   ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[0]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_address_d1[2]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_address_d1[3]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_address_d1[4]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_address_d1[5]                                                                 ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[1]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[2]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[3]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[4]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[5]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[6]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[7]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[8]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[9]                                                               ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[10]                                                              ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[11]                                                              ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[12]                                                              ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[13]                                                              ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[14]                                                              ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[15]                                                              ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[16]                                                              ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|slave_writedata_d1[17]                                                              ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync|data_in_d1   ; yes                                                              ; yes                                        ;
; nios:NIOS|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync|data_in_d1 ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                        ; Reason for Removal                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                       ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|sdram:the_sdram|i_addr[4..5]                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                               ;
; nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[1..7,9,11..31]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|W_ienable_reg[1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|W_ipending_reg[1..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[0..6]                                               ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_wrap                                                        ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                     ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit1                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit2                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3                                                            ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch                                                    ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch                                                    ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch                                                    ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch                                                    ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[1..31]                                     ; Stuck at VCC due to stuck port data_in                                                                                                                               ;
; nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[0..7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|clock_1:the_clock_1|slave_readdata[0..7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[0..31]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata[0..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|W_control_rd_data[1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[0..7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[0..7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[0..7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                     ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|sdram:the_sdram|i_addr[0..3,6..10]                                                                                                                         ; Merged with nios:NIOS|sdram:the_sdram|i_addr[11]                                                                                                                     ;
; nios:NIOS|ram_signal_avalon_slave_0_arbitrator:the_ram_signal_avalon_slave_0|d1_ram_signal_avalon_slave_0_end_xfer                                                   ; Merged with nios:NIOS|ram_signal_avalon_slave_0_arbitrator:the_ram_signal_avalon_slave_0|d1_reasons_to_wait                                                          ;
; nios:NIOS|ram_avalon_slave_0_arbitrator:the_ram_avalon_slave_0|d1_ram_avalon_slave_0_end_xfer                                                                        ; Merged with nios:NIOS|ram_avalon_slave_0_arbitrator:the_ram_avalon_slave_0|d1_reasons_to_wait                                                                        ;
; nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11..15,24..31]                                                                      ; Merged with nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                                                                      ;
; nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                               ; Merged with nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                                  ;
; nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                      ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu_instruction_master_arbitrator:the_cpu_instruction_master|internal_cpu_instruction_master_dbs_address[0]                                                ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_6                           ; Merged with nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_6 ;
; nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_5                           ; Merged with nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_5 ;
; nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_4                           ; Merged with nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_4 ;
; nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_3                           ; Merged with nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_3 ;
; nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_2                           ; Merged with nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_2 ;
; nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_1                           ; Merged with nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_1 ;
; nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_0                           ; Merged with nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_0 ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break                                                  ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                        ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|sdram:the_sdram|i_next[0]                                                                                                                                  ; Merged with nios:NIOS|sdram:the_sdram|i_next[2]                                                                                                                      ;
; nios:NIOS|sdram:the_sdram|m_next[1..2,5..6]                                                                                                                          ; Merged with nios:NIOS|sdram:the_sdram|m_next[8]                                                                                                                      ;
; nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[2]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~29                                                                                                                       ; Merged with rammer:RMR|idx[0]                                                                                                                                        ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~32                                                                                                                       ; Merged with rammer:RMR|idx[1]                                                                                                                                        ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~35                                                                                                                       ; Merged with rammer:RMR|idx[2]                                                                                                                                        ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~38                                                                                                                       ; Merged with rammer:RMR|idx[3]                                                                                                                                        ;
; nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver~18                                           ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver~19                                           ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~29 ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~30 ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~31 ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~16            ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~17            ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~36                                                                                                       ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~38                                                                                                       ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~40                                                                                                       ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~42                                                                                                       ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~44                                                                                                       ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~46                                                                                                       ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~48                                                                                                       ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~50                                                                                                       ; Lost fanout                                                                                                                                                          ;
; vga_mod:VGA|cycle[7]                                                                                                                                                 ; Lost fanout                                                                                                                                                          ;
; nios:NIOS|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state[2]                                                                                          ; Merged with nios:NIOS|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|internal_master_write1                                                                       ;
; nios:NIOS|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|internal_master_read1                                                                                    ; Merged with nios:NIOS|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state[1]                                                                              ;
; nios:NIOS|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state[2]                                                                                          ; Merged with nios:NIOS|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|internal_master_write1                                                                       ;
; nios:NIOS|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|internal_master_read1                                                                                    ; Merged with nios:NIOS|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state[1]                                                                              ;
; Total Number of Removed Registers = 339                                                                                                                              ;                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                               ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+
; nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[7]                                                               ; Stuck at GND              ; nios:NIOS|clock_1:the_clock_1|slave_readdata[7],                                                                     ;
;                                                                                                                  ; due to stuck port data_in ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[7],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[7],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[7]                                      ;
; nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[0]                                                               ; Stuck at GND              ; nios:NIOS|clock_1:the_clock_1|slave_readdata[0],                                                                     ;
;                                                                                                                  ; due to stuck port data_in ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[0],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[0],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[0]                                      ;
; nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[1]                                                               ; Stuck at GND              ; nios:NIOS|clock_1:the_clock_1|slave_readdata[1],                                                                     ;
;                                                                                                                  ; due to stuck port data_in ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[1],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[1],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[1]                                      ;
; nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[2]                                                               ; Stuck at GND              ; nios:NIOS|clock_1:the_clock_1|slave_readdata[2],                                                                     ;
;                                                                                                                  ; due to stuck port data_in ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[2],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[2],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[2]                                      ;
; nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[6]                                                               ; Stuck at GND              ; nios:NIOS|clock_1:the_clock_1|slave_readdata[6],                                                                     ;
;                                                                                                                  ; due to stuck port data_in ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[6],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[6],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[6]                                      ;
; nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[5]                                                               ; Stuck at GND              ; nios:NIOS|clock_1:the_clock_1|slave_readdata[5],                                                                     ;
;                                                                                                                  ; due to stuck port data_in ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[5],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[5],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[5]                                      ;
; nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[4]                                                               ; Stuck at GND              ; nios:NIOS|clock_1:the_clock_1|slave_readdata[4],                                                                     ;
;                                                                                                                  ; due to stuck port data_in ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[4],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[4],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[4]                                      ;
; nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[3]                                                               ; Stuck at GND              ; nios:NIOS|clock_1:the_clock_1|slave_readdata[3],                                                                     ;
;                                                                                                                  ; due to stuck port data_in ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[3],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[3],                                     ;
;                                                                                                                  ;                           ; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[3]                                      ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break, ;
;                                                                                                                  ; due to stuck port data_in ; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype        ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0        ; Stuck at GND              ; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3,           ;
;                                                                                                                  ; due to stuck port data_in ; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break           ;
; nios:NIOS|cpu:the_cpu|W_ienable_reg[1]                                                                           ; Stuck at GND              ; nios:NIOS|cpu:the_cpu|W_control_rd_data[1]                                                                           ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0       ; Stuck at GND              ; nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[9]                      ; Stuck at GND              ; nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                                  ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[31]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[31]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[30]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[30]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[29]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[29]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[28]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[28]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[27]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[27]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[26]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[26]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[25]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[25]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[24]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[24]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[23]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[23]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[22]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[22]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[21]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[21]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[20]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[20]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[19]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[19]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[18]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[18]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[17]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[17]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[16]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[16]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[15]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[15]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[14]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[14]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[13]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[13]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[12]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[12]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[11]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[11]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[10]                                                              ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[10]                                                                     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[9]                                                               ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[9]                                                                      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[8]                                                               ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[8]                                                                      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[7]                                                               ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[7]                                                                      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[6]                                                               ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[6]                                                                      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[5]                                                               ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[5]                                                                      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[4]                                                               ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[4]                                                                      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[3]                                                               ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[3]                                                                      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[2]                                                               ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[2]                                                                      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[1]                                                               ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[1]                                                                      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
; nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[0]                                                               ; Stuck at GND              ; nios:NIOS|clock_0:the_clock_0|slave_readdata[0]                                                                      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2934  ;
; Number of registers using Synchronous Clear  ; 442   ;
; Number of registers using Synchronous Load   ; 534   ;
; Number of registers using Asynchronous Clear ; 937   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1816  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                      ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cr[18]                                                                                                                                                                 ; 2       ;
; cr[0]                                                                                                                                                                  ; 2       ;
; b_diff[18]                                                                                                                                                             ; 2       ;
; ci[18]                                                                                                                                                                 ; 2       ;
; a_diff[18]                                                                                                                                                             ; 2       ;
; ci[0]                                                                                                                                                                  ; 2       ;
; cr[19]                                                                                                                                                                 ; 2       ;
; a_diff[1]                                                                                                                                                              ; 2       ;
; ci[1]                                                                                                                                                                  ; 2       ;
; b_diff[1]                                                                                                                                                              ; 2       ;
; a_diff[2]                                                                                                                                                              ; 2       ;
; b_diff[2]                                                                                                                                                              ; 2       ;
; cr[3]                                                                                                                                                                  ; 2       ;
; b_diff[21]                                                                                                                                                             ; 2       ;
; ci[21]                                                                                                                                                                 ; 2       ;
; a_diff[21]                                                                                                                                                             ; 2       ;
; ci[3]                                                                                                                                                                  ; 2       ;
; b_diff[22]                                                                                                                                                             ; 2       ;
; a_diff[22]                                                                                                                                                             ; 2       ;
; cr[23]                                                                                                                                                                 ; 2       ;
; cr[5]                                                                                                                                                                  ; 2       ;
; a_diff[5]                                                                                                                                                              ; 2       ;
; b_diff[5]                                                                                                                                                              ; 2       ;
; a_diff[6]                                                                                                                                                              ; 2       ;
; ci[24]                                                                                                                                                                 ; 2       ;
; b_diff[6]                                                                                                                                                              ; 2       ;
; cr[25]                                                                                                                                                                 ; 2       ;
; a_diff[9]                                                                                                                                                              ; 2       ;
; b_leap[1]                                                                                                                                                              ; 2       ;
; ci[9]                                                                                                                                                                  ; 2       ;
; cr[27]                                                                                                                                                                 ; 2       ;
; a_leap[1]                                                                                                                                                              ; 2       ;
; b_diff[9]                                                                                                                                                              ; 2       ;
; a_diff[10]                                                                                                                                                             ; 2       ;
; ci[10]                                                                                                                                                                 ; 2       ;
; cr[10]                                                                                                                                                                 ; 2       ;
; ci[28]                                                                                                                                                                 ; 2       ;
; b_diff[10]                                                                                                                                                             ; 2       ;
; b_min[29]                                                                                                                                                              ; 2       ;
; cr[11]                                                                                                                                                                 ; 2       ;
; ci[29]                                                                                                                                                                 ; 2       ;
; cr[30]                                                                                                                                                                 ; 2       ;
; cr[12]                                                                                                                                                                 ; 2       ;
; ci[30]                                                                                                                                                                 ; 2       ;
; a_diff[13]                                                                                                                                                             ; 2       ;
; cr[31]                                                                                                                                                                 ; 2       ;
; b_min[31]                                                                                                                                                              ; 2       ;
; a_min[31]                                                                                                                                                              ; 2       ;
; ci[31]                                                                                                                                                                 ; 2       ;
; b_diff[13]                                                                                                                                                             ; 2       ;
; a_diff[14]                                                                                                                                                             ; 2       ;
; ci[14]                                                                                                                                                                 ; 2       ;
; cr[32]                                                                                                                                                                 ; 2       ;
; b_min[32]                                                                                                                                                              ; 2       ;
; cr[14]                                                                                                                                                                 ; 2       ;
; a_min[32]                                                                                                                                                              ; 2       ;
; ci[32]                                                                                                                                                                 ; 2       ;
; b_diff[14]                                                                                                                                                             ; 2       ;
; cr[33]                                                                                                                                                                 ; 2       ;
; b_min[33]                                                                                                                                                              ; 2       ;
; a_min[33]                                                                                                                                                              ; 2       ;
; ci[33]                                                                                                                                                                 ; 2       ;
; ci[16]                                                                                                                                                                 ; 2       ;
; cr[34]                                                                                                                                                                 ; 2       ;
; b_min[34]                                                                                                                                                              ; 2       ;
; cr[16]                                                                                                                                                                 ; 2       ;
; a_min[34]                                                                                                                                                              ; 2       ;
; ci[34]                                                                                                                                                                 ; 2       ;
; a_diff[17]                                                                                                                                                             ; 2       ;
; cr[35]                                                                                                                                                                 ; 2       ;
; b_min[35]                                                                                                                                                              ; 2       ;
; cr[17]                                                                                                                                                                 ; 2       ;
; a_min[35]                                                                                                                                                              ; 2       ;
; ci[35]                                                                                                                                                                 ; 2       ;
; b_diff[17]                                                                                                                                                             ; 2       ;
; nios:NIOS|sdram:the_sdram|m_cmd[0]                                                                                                                                     ; 2       ;
; nios:NIOS|sdram:the_sdram|m_cmd[1]                                                                                                                                     ; 2       ;
; nios:NIOS|sdram:the_sdram|m_cmd[2]                                                                                                                                     ; 2       ;
; nios:NIOS|sdram:the_sdram|m_cmd[3]                                                                                                                                     ; 1       ;
; nios:NIOS|sdram:the_sdram|i_addr[11]                                                                                                                                   ; 7       ;
; nios:NIOS|sdram:the_sdram|m_state[0]                                                                                                                                   ; 53      ;
; nios:NIOS|sdram:the_sdram|i_cmd[0]                                                                                                                                     ; 1       ;
; nios:NIOS|sdram:the_sdram|i_cmd[1]                                                                                                                                     ; 1       ;
; nios:NIOS|sdram:the_sdram|i_cmd[2]                                                                                                                                     ; 1       ;
; nios:NIOS|sdram:the_sdram|i_cmd[3]                                                                                                                                     ; 1       ;
; nios:NIOS|sdram:the_sdram|m_next[0]                                                                                                                                    ; 5       ;
; nios:NIOS|cpu:the_cpu|hbreak_enabled                                                                                                                                   ; 10      ;
; nios:NIOS|jtag_uart:the_jtag_uart|t_dav                                                                                                                                ; 3       ;
; nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                               ; 11      ;
; nios:NIOS|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state[0]                                                                                            ; 5       ;
; nios:NIOS|cpu:the_cpu|internal_i_read                                                                                                                                  ; 27      ;
; nios:NIOS|cpu:the_cpu|F_pc[21]                                                                                                                                         ; 25      ;
; nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_waitrequest                                                                          ; 13      ;
; nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|fifo_contains_ones_n               ; 2       ;
; nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|fifo_contains_ones_n ; 4       ;
; nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                                      ; 5       ;
; nios:NIOS|sdram:the_sdram|refresh_counter[12]                                                                                                                          ; 2       ;
; nios:NIOS|sdram:the_sdram|refresh_counter[9]                                                                                                                           ; 2       ;
; nios:NIOS|sdram:the_sdram|refresh_counter[8]                                                                                                                           ; 2       ;
; nios:NIOS|sdram:the_sdram|refresh_counter[7]                                                                                                                           ; 2       ;
; Total number of inverted registers = 112*                                                                                                                              ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
*Too many items, table truncated at 100 items.


+-------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                      ;
+------------------------------------------------+------------------------------------------------+
; Register Name                                  ; RAM Name                                       ;
+------------------------------------------------+------------------------------------------------+
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~25 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~28 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~29 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~31 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~32 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~34 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~35 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~37 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~38 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~40 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~42 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~44 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~46 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~48 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~50 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~52 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~54 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~56 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~58 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~60 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~62 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~64 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~66 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~68 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~70 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~72 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~74 ; nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24 ;
+------------------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[7]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[6]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|internal_d_byteenable[0]                                                                                                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[6]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|D_iw[10]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|av_ld_byte0_data[3]                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6]                                                                                                                                     ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|F_pc[22]                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|E_src2[3]                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|E_src1[29]                                                                                                                                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|E_src1[16]                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|E_shift_rot_result[3]                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                                    ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[21]                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[9]                                                                        ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|W_alu_result[3]                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|i_refs[1]                                                                                                                                           ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|x[9]                                                                                                                                     ;
; 4:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[35]                                                                                                                                 ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|y[0]                                                                                                                                     ;
; 4:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|oldr[24]                                                                                                                                 ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|y[5]                                                                                                                                     ;
; 4:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|oldi[0]                                                                                                                                  ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|y[1]                                                                                                                                     ;
; 4:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|oldr[28]                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|E_src2[23]                                                                                                                                              ;
; 4:1                ; 163 bits  ; 326 LEs       ; 163 LEs              ; 163 LEs                ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|ia[0].a[3]                                                                                                                                              ;
; 4:1                ; 163 bits  ; 326 LEs       ; 163 LEs              ; 163 LEs                ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|ia[1].y[3]                                                                                                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ifv|hook:IFM|window_gen:gen|diff_counter:b_counter|itr_count[9]                                                                                                                   ;
; 4:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |ifv|hook:IFM|window_gen:gen|diff_counter:b_counter|v_curr[9]                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[22]                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[10]                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[11]                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ifv|hook:IFM|window_gen:gen|diff_counter:a_counter|itr_count[5]                                                                                                                   ;
; 4:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |ifv|hook:IFM|window_gen:gen|diff_counter:a_counter|v_curr[2]                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|d_writedata[25]                                                                                                                                         ;
; 9:1                ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; Yes        ; |ifv|vga_mod:VGA|vga:G|VGA_B[4]                                                                                                                                                    ;
; 9:1                ; 9 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |ifv|vga_mod:VGA|vga:G|VGA_G[8]                                                                                                                                                    ;
; 9:1                ; 10 bits   ; 60 LEs        ; 50 LEs               ; 10 LEs                 ; Yes        ; |ifv|vga_mod:VGA|vga:G|VGA_R[0]                                                                                                                                                    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[4]   ;
; 5:1                ; 19 bits   ; 57 LEs        ; 57 LEs               ; 0 LEs                  ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|oy[0][2]                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[12]                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|idle_counter[3]                                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|W_alu_result[27]                                                                                                                                        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8]            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|counter[3]                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|counter[5]                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|counter[5]                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|counter[7]                                                                                                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|i_count[1]                                                                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ifv|vga_mod:VGA|vga:G|VGA_B[1]                                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |ifv|hook:IFM|ifmunitd:ifm|oc[0][7]                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|internal_d_byteenable[2]                                                                                                                                ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|i_state[1]                                                                                                                                          ;
; 258:1              ; 4 bits    ; 688 LEs       ; 4 LEs                ; 684 LEs                ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|m_bank[0]                                                                                                                                           ;
; 260:1              ; 4 bits    ; 692 LEs       ; 8 LEs                ; 684 LEs                ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|m_addr[11]                                                                                                                                          ;
; 261:1              ; 2 bits    ; 348 LEs       ; 4 LEs                ; 344 LEs                ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|m_addr[5]                                                                                                                                           ;
; 261:1              ; 6 bits    ; 1044 LEs      ; 12 LEs               ; 1032 LEs               ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|m_addr[7]                                                                                                                                           ;
; 517:1              ; 2 bits    ; 688 LEs       ; 26 LEs               ; 662 LEs                ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|m_state[7]                                                                                                                                          ;
; 519:1              ; 8 bits    ; 2768 LEs      ; 0 LEs                ; 2768 LEs               ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|active_addr[2]                                                                                                                                      ;
; 518:1              ; 2 bits    ; 690 LEs       ; 54 LEs               ; 636 LEs                ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|m_state[2]                                                                                                                                          ;
; 266:1              ; 33 bits   ; 5841 LEs      ; 0 LEs                ; 5841 LEs               ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|active_addr[20]                                                                                                                                     ;
; 521:1              ; 2 bits    ; 694 LEs       ; 10 LEs               ; 684 LEs                ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|m_state[3]                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|i_cmd[0]                                                                                                                                            ;
; 259:1              ; 16 bits   ; 2752 LEs      ; 32 LEs               ; 2720 LEs               ; Yes        ; |ifv|nios:NIOS|sdram:the_sdram|m_data[1]                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[3]                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ifv|nios:NIOS|cpu:the_cpu|E_logic_result[6]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ifv|nios:NIOS|sdram:the_sdram|module_input1[17]                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ifv|nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[2]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ifv|nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter_next_value[1]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ifv|sram:SRAM|mask[0]                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ifv|sram:SRAM|rv[0]                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ifv|rammer:RMR|idx~4                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ifv|nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|A_WE_StdLogicVector~10                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ifv|nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|A_WE_StdLogicVector~10      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ifv|nios:NIOS|cpu:the_cpu|D_dst_regnum[0]                                                                                                                                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 72 LEs               ; 8 LEs                  ; No         ; |ifv|Mux10                                                                                                                                                                         ;
; 16:1               ; 10 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |ifv|Mux0                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[36] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[10] ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[28] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |ifv|nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[1]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[1]                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ifv|nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ifv|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ifv|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]                                                                                                                  ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |ifv|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|clock_0:the_clock_0                                 ;
+-------------------+-------+---------------------------+------------------------------+
; Assignment        ; Value ; From                      ; To                           ;
+-------------------+-------+---------------------------+------------------------------+
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[5]            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[4]            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[3]            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[2]            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[1]            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[0]            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[3]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[2]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[1]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[0]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[3]      ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[2]      ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[1]      ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[0]      ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[31]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[30]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[29]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[28]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[27]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[26]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[25]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[24]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[23]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[22]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[21]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[20]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[19]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[18]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[17]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[16]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[15]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[14]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[13]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[12]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[11]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[10]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[9]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[8]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[7]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[6]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[5]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[4]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[3]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[2]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[1]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[0]          ;
; CUT               ; ON    ; *                         ; slave_readdata[31]           ;
; CUT               ; ON    ; *                         ; slave_readdata[30]           ;
; CUT               ; ON    ; *                         ; slave_readdata[29]           ;
; CUT               ; ON    ; *                         ; slave_readdata[28]           ;
; CUT               ; ON    ; *                         ; slave_readdata[27]           ;
; CUT               ; ON    ; *                         ; slave_readdata[26]           ;
; CUT               ; ON    ; *                         ; slave_readdata[25]           ;
; CUT               ; ON    ; *                         ; slave_readdata[24]           ;
; CUT               ; ON    ; *                         ; slave_readdata[23]           ;
; CUT               ; ON    ; *                         ; slave_readdata[22]           ;
; CUT               ; ON    ; *                         ; slave_readdata[21]           ;
; CUT               ; ON    ; *                         ; slave_readdata[20]           ;
; CUT               ; ON    ; *                         ; slave_readdata[19]           ;
; CUT               ; ON    ; *                         ; slave_readdata[18]           ;
; CUT               ; ON    ; *                         ; slave_readdata[17]           ;
; CUT               ; ON    ; *                         ; slave_readdata[16]           ;
; CUT               ; ON    ; *                         ; slave_readdata[15]           ;
; CUT               ; ON    ; *                         ; slave_readdata[14]           ;
; CUT               ; ON    ; *                         ; slave_readdata[13]           ;
; CUT               ; ON    ; *                         ; slave_readdata[12]           ;
; CUT               ; ON    ; *                         ; slave_readdata[11]           ;
; CUT               ; ON    ; *                         ; slave_readdata[10]           ;
; CUT               ; ON    ; *                         ; slave_readdata[9]            ;
; CUT               ; ON    ; *                         ; slave_readdata[8]            ;
; CUT               ; ON    ; *                         ; slave_readdata[7]            ;
; CUT               ; ON    ; *                         ; slave_readdata[6]            ;
; CUT               ; ON    ; *                         ; slave_readdata[5]            ;
; CUT               ; ON    ; *                         ; slave_readdata[4]            ;
; CUT               ; ON    ; *                         ; slave_readdata[3]            ;
; CUT               ; ON    ; *                         ; slave_readdata[2]            ;
; CUT               ; ON    ; *                         ; slave_readdata[1]            ;
; CUT               ; ON    ; *                         ; slave_readdata[0]            ;
; CUT               ; ON    ; *                         ; slave_readdata[31]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[30]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[29]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[28]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[27]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[26]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[25]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[24]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[23]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[22]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[21]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[20]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[19]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[18]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[17]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[16]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[15]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[14]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[13]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[12]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[11]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[10]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[9]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[8]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[7]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[6]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[5]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[4]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[3]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[2]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[1]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[0]~reg0       ;
; CUT               ; ON    ; slave_writedata_d1[31]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[31]       ;
; CUT               ; ON    ; slave_writedata_d1[30]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[30]       ;
; CUT               ; ON    ; slave_writedata_d1[29]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[29]       ;
; CUT               ; ON    ; slave_writedata_d1[28]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[28]       ;
; CUT               ; ON    ; slave_writedata_d1[27]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[27]       ;
; CUT               ; ON    ; slave_writedata_d1[26]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[26]       ;
; CUT               ; ON    ; slave_writedata_d1[25]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[25]       ;
; CUT               ; ON    ; slave_writedata_d1[24]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[24]       ;
; CUT               ; ON    ; slave_writedata_d1[23]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[23]       ;
; CUT               ; ON    ; slave_writedata_d1[22]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[22]       ;
; CUT               ; ON    ; slave_writedata_d1[21]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[21]       ;
; CUT               ; ON    ; slave_writedata_d1[20]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[20]       ;
; CUT               ; ON    ; slave_writedata_d1[19]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[19]       ;
; CUT               ; ON    ; slave_writedata_d1[18]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[18]       ;
; CUT               ; ON    ; slave_writedata_d1[17]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[17]       ;
; CUT               ; ON    ; slave_writedata_d1[16]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[16]       ;
; CUT               ; ON    ; slave_writedata_d1[15]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[15]       ;
; CUT               ; ON    ; slave_writedata_d1[14]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[14]       ;
; CUT               ; ON    ; slave_writedata_d1[13]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[13]       ;
; CUT               ; ON    ; slave_writedata_d1[12]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[12]       ;
; CUT               ; ON    ; slave_writedata_d1[11]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[11]       ;
; CUT               ; ON    ; slave_writedata_d1[10]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[10]       ;
; CUT               ; ON    ; slave_writedata_d1[9]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[9]        ;
; CUT               ; ON    ; slave_writedata_d1[8]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[8]        ;
; CUT               ; ON    ; slave_writedata_d1[7]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[7]        ;
; CUT               ; ON    ; slave_writedata_d1[6]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[6]        ;
; CUT               ; ON    ; slave_writedata_d1[5]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[5]        ;
; CUT               ; ON    ; slave_writedata_d1[4]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[4]        ;
; CUT               ; ON    ; slave_writedata_d1[3]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[3]        ;
; CUT               ; ON    ; slave_writedata_d1[2]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[2]        ;
; CUT               ; ON    ; slave_writedata_d1[1]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[1]        ;
; CUT               ; ON    ; slave_writedata_d1[0]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[31]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[30]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[29]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[28]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[27]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[26]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[25]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[24]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[23]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[22]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[21]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[20]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[19]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[18]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[17]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[16]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[15]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[14]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[13]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[12]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[11]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[10]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[9]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[8]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[7]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[6]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[5]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[4]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[3]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[2]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[1]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[0]~reg0     ;
; CUT               ; ON    ; slave_address_d1[5]       ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[5]          ;
; CUT               ; ON    ; slave_address_d1[4]       ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[4]          ;
; CUT               ; ON    ; slave_address_d1[3]       ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[3]          ;
; CUT               ; ON    ; slave_address_d1[2]       ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[2]          ;
; CUT               ; ON    ; slave_address_d1[1]       ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[1]          ;
; CUT               ; ON    ; slave_address_d1[0]       ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[0]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[5]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[4]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[3]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[2]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[1]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[0]~reg0       ;
; CUT               ; ON    ; slave_nativeaddress_d1[3] ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[3]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[2] ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[2]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[1] ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[1]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[0] ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[0]    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[3]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[2]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[1]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[0]~reg0 ;
; CUT               ; ON    ; slave_byteenable_d1[3]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[3]       ;
; CUT               ; ON    ; slave_byteenable_d1[2]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[2]       ;
; CUT               ; ON    ; slave_byteenable_d1[1]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[1]       ;
; CUT               ; ON    ; slave_byteenable_d1[0]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[0]       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[3]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[2]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[1]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[0]~reg0    ;
+-------------------+-------+---------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|clock_0:the_clock_0|clock_0_master_read_done_sync_module:clock_0_master_read_done_sync ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                             ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                        ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|clock_0:the_clock_0|clock_0_master_write_done_sync_module:clock_0_master_write_done_sync ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                               ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                          ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                 ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                            ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                   ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                              ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|clock_0:the_clock_0|clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+---------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                ;
+-------------------+-------+------------+---------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                          ;
; CUT               ; ON    ; data_in_d1 ; *                                                 ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                        ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                     ;
+-------------------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|clock_1:the_clock_1                           ;
+-------------------+-------+------------------------+---------------------------+
; Assignment        ; Value ; From                   ; To                        ;
+-------------------+-------+------------------------+---------------------------+
; PRESERVE_REGISTER ; ON    ; -                      ; master_address            ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_nativeaddress      ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[7]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[6]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[5]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[4]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[3]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[2]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[1]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[0]       ;
; CUT               ; ON    ; *                      ; slave_readdata[7]         ;
; CUT               ; ON    ; *                      ; slave_readdata[6]         ;
; CUT               ; ON    ; *                      ; slave_readdata[5]         ;
; CUT               ; ON    ; *                      ; slave_readdata[4]         ;
; CUT               ; ON    ; *                      ; slave_readdata[3]         ;
; CUT               ; ON    ; *                      ; slave_readdata[2]         ;
; CUT               ; ON    ; *                      ; slave_readdata[1]         ;
; CUT               ; ON    ; *                      ; slave_readdata[0]         ;
; CUT               ; ON    ; *                      ; slave_readdata[7]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[6]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[5]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[4]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[3]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[2]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[1]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[0]~reg0    ;
; CUT               ; ON    ; slave_writedata_d1[7]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[7]     ;
; CUT               ; ON    ; slave_writedata_d1[6]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[6]     ;
; CUT               ; ON    ; slave_writedata_d1[5]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[5]     ;
; CUT               ; ON    ; slave_writedata_d1[4]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[4]     ;
; CUT               ; ON    ; slave_writedata_d1[3]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[3]     ;
; CUT               ; ON    ; slave_writedata_d1[2]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[2]     ;
; CUT               ; ON    ; slave_writedata_d1[1]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[1]     ;
; CUT               ; ON    ; slave_writedata_d1[0]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[0]     ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[7]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[6]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[5]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[4]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[3]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[2]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[1]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[0]~reg0  ;
; CUT               ; ON    ; slave_address_d1       ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_address_d1          ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_address~reg0       ;
; CUT               ; ON    ; slave_nativeaddress_d1 ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_nativeaddress_d1    ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_nativeaddress~reg0 ;
+-------------------+-------+------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|clock_1:the_clock_1|clock_1_master_read_done_sync_module:clock_1_master_read_done_sync ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                             ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                        ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|clock_1:the_clock_1|clock_1_master_write_done_sync_module:clock_1_master_write_done_sync ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                               ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                          ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                 ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                            ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                   ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                              ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|clock_1:the_clock_1|clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+---------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                ;
+-------------------+-------+------------+---------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                          ;
; CUT               ; ON    ; data_in_d1 ; *                                                 ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                        ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                     ;
+-------------------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_ig22:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1 ;
+---------------------------+----------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                                                                        ;
+---------------------------+----------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101      ; -    ; ir_out[1]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101      ; -    ; ir_out[0]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[37]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[36]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[35]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[34]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[33]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[32]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[31]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[30]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[29]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[28]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[27]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[26]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[25]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[24]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[23]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[22]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[21]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[20]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[19]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[18]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[17]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[16]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[15]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[14]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[13]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[12]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[11]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[10]                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[9]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[8]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[7]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[6]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[5]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[4]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[3]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[2]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[1]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[0]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101           ; -    ; in_between_shiftdr_and_updatedr                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101      ; -    ; ir_out[1]~reg0                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101      ; -    ; ir_out[0]~reg0                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; dr_update1                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[2]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[1]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[0]                                                                                                                                 ;
+---------------------------+----------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for nios:NIOS|jtag_uart:the_jtag_uart    ;
+---------------------------+---------------------+------+----+
; Assignment                ; Value               ; From ; To ;
+---------------------------+---------------------+------+----+
; SUPPRESS_DA_RULE_INTERNAL ; R101,C106,D101,D103 ; -    ; -  ;
+---------------------------+---------------------+------+----+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for nios:NIOS|sdram:the_sdram       ;
+----------------------+-------+------+------------------+
; Assignment           ; Value ; From ; To               ;
+----------------------+-------+------+------------------+
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[0]         ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]~reg0  ;
+----------------------+-------+------+------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch ;
+---------------------------+-------+------+------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                   ;
+---------------------------+-------+------+------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                             ;
; MAX_DELAY                 ; 100ns ; -    ; data_in_d1                                           ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                           ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                        ;
+---------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|nios_reset_clk_25_domain_synch_module:nios_reset_clk_25_domain_synch ;
+---------------------------+-------+------+------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                         ;
+---------------------------+-------+------+------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                   ;
; MAX_DELAY                 ; 100ns ; -    ; data_in_d1                                                 ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                 ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                              ;
+---------------------------+-------+------+------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst              ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -          ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; CLR_SIGNAL ;
; POWER_UP_LEVEL               ; LOW   ; -    ; CLR_SIGNAL ;
+------------------------------+-------+------+------------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios:NIOS|ram:the_ram|ramcon:the_ramcon|altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll5025:CLK5025|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------+
; Parameter Name                ; Value             ; Type                             ;
+-------------------------------+-------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                          ;
; PLL_TYPE                      ; AUTO              ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                          ;
; SCAN_CHAIN                    ; LONG              ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                          ;
; LOCK_HIGH                     ; 1                 ; Untyped                          ;
; LOCK_LOW                      ; 1                 ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                          ;
; SKIP_VCO                      ; OFF               ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                          ;
; BANDWIDTH                     ; 0                 ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                          ;
; DOWN_SPREAD                   ; 0                 ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; -3000             ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                          ;
; VCO_MIN                       ; 0                 ; Untyped                          ;
; VCO_MAX                       ; 0                 ; Untyped                          ;
; VCO_CENTER                    ; 0                 ; Untyped                          ;
; PFD_MIN                       ; 0                 ; Untyped                          ;
; PFD_MAX                       ; 0                 ; Untyped                          ;
; M_INITIAL                     ; 0                 ; Untyped                          ;
; M                             ; 0                 ; Untyped                          ;
; N                             ; 1                 ; Untyped                          ;
; M2                            ; 1                 ; Untyped                          ;
; N2                            ; 1                 ; Untyped                          ;
; SS                            ; 1                 ; Untyped                          ;
; C0_HIGH                       ; 0                 ; Untyped                          ;
; C1_HIGH                       ; 0                 ; Untyped                          ;
; C2_HIGH                       ; 0                 ; Untyped                          ;
; C3_HIGH                       ; 0                 ; Untyped                          ;
; C4_HIGH                       ; 0                 ; Untyped                          ;
; C5_HIGH                       ; 0                 ; Untyped                          ;
; C6_HIGH                       ; 0                 ; Untyped                          ;
; C7_HIGH                       ; 0                 ; Untyped                          ;
; C8_HIGH                       ; 0                 ; Untyped                          ;
; C9_HIGH                       ; 0                 ; Untyped                          ;
; C0_LOW                        ; 0                 ; Untyped                          ;
; C1_LOW                        ; 0                 ; Untyped                          ;
; C2_LOW                        ; 0                 ; Untyped                          ;
; C3_LOW                        ; 0                 ; Untyped                          ;
; C4_LOW                        ; 0                 ; Untyped                          ;
; C5_LOW                        ; 0                 ; Untyped                          ;
; C6_LOW                        ; 0                 ; Untyped                          ;
; C7_LOW                        ; 0                 ; Untyped                          ;
; C8_LOW                        ; 0                 ; Untyped                          ;
; C9_LOW                        ; 0                 ; Untyped                          ;
; C0_INITIAL                    ; 0                 ; Untyped                          ;
; C1_INITIAL                    ; 0                 ; Untyped                          ;
; C2_INITIAL                    ; 0                 ; Untyped                          ;
; C3_INITIAL                    ; 0                 ; Untyped                          ;
; C4_INITIAL                    ; 0                 ; Untyped                          ;
; C5_INITIAL                    ; 0                 ; Untyped                          ;
; C6_INITIAL                    ; 0                 ; Untyped                          ;
; C7_INITIAL                    ; 0                 ; Untyped                          ;
; C8_INITIAL                    ; 0                 ; Untyped                          ;
; C9_INITIAL                    ; 0                 ; Untyped                          ;
; C0_MODE                       ; BYPASS            ; Untyped                          ;
; C1_MODE                       ; BYPASS            ; Untyped                          ;
; C2_MODE                       ; BYPASS            ; Untyped                          ;
; C3_MODE                       ; BYPASS            ; Untyped                          ;
; C4_MODE                       ; BYPASS            ; Untyped                          ;
; C5_MODE                       ; BYPASS            ; Untyped                          ;
; C6_MODE                       ; BYPASS            ; Untyped                          ;
; C7_MODE                       ; BYPASS            ; Untyped                          ;
; C8_MODE                       ; BYPASS            ; Untyped                          ;
; C9_MODE                       ; BYPASS            ; Untyped                          ;
; C0_PH                         ; 0                 ; Untyped                          ;
; C1_PH                         ; 0                 ; Untyped                          ;
; C2_PH                         ; 0                 ; Untyped                          ;
; C3_PH                         ; 0                 ; Untyped                          ;
; C4_PH                         ; 0                 ; Untyped                          ;
; C5_PH                         ; 0                 ; Untyped                          ;
; C6_PH                         ; 0                 ; Untyped                          ;
; C7_PH                         ; 0                 ; Untyped                          ;
; C8_PH                         ; 0                 ; Untyped                          ;
; C9_PH                         ; 0                 ; Untyped                          ;
; L0_HIGH                       ; 1                 ; Untyped                          ;
; L1_HIGH                       ; 1                 ; Untyped                          ;
; G0_HIGH                       ; 1                 ; Untyped                          ;
; G1_HIGH                       ; 1                 ; Untyped                          ;
; G2_HIGH                       ; 1                 ; Untyped                          ;
; G3_HIGH                       ; 1                 ; Untyped                          ;
; E0_HIGH                       ; 1                 ; Untyped                          ;
; E1_HIGH                       ; 1                 ; Untyped                          ;
; E2_HIGH                       ; 1                 ; Untyped                          ;
; E3_HIGH                       ; 1                 ; Untyped                          ;
; L0_LOW                        ; 1                 ; Untyped                          ;
; L1_LOW                        ; 1                 ; Untyped                          ;
; G0_LOW                        ; 1                 ; Untyped                          ;
; G1_LOW                        ; 1                 ; Untyped                          ;
; G2_LOW                        ; 1                 ; Untyped                          ;
; G3_LOW                        ; 1                 ; Untyped                          ;
; E0_LOW                        ; 1                 ; Untyped                          ;
; E1_LOW                        ; 1                 ; Untyped                          ;
; E2_LOW                        ; 1                 ; Untyped                          ;
; E3_LOW                        ; 1                 ; Untyped                          ;
; L0_INITIAL                    ; 1                 ; Untyped                          ;
; L1_INITIAL                    ; 1                 ; Untyped                          ;
; G0_INITIAL                    ; 1                 ; Untyped                          ;
; G1_INITIAL                    ; 1                 ; Untyped                          ;
; G2_INITIAL                    ; 1                 ; Untyped                          ;
; G3_INITIAL                    ; 1                 ; Untyped                          ;
; E0_INITIAL                    ; 1                 ; Untyped                          ;
; E1_INITIAL                    ; 1                 ; Untyped                          ;
; E2_INITIAL                    ; 1                 ; Untyped                          ;
; E3_INITIAL                    ; 1                 ; Untyped                          ;
; L0_MODE                       ; BYPASS            ; Untyped                          ;
; L1_MODE                       ; BYPASS            ; Untyped                          ;
; G0_MODE                       ; BYPASS            ; Untyped                          ;
; G1_MODE                       ; BYPASS            ; Untyped                          ;
; G2_MODE                       ; BYPASS            ; Untyped                          ;
; G3_MODE                       ; BYPASS            ; Untyped                          ;
; E0_MODE                       ; BYPASS            ; Untyped                          ;
; E1_MODE                       ; BYPASS            ; Untyped                          ;
; E2_MODE                       ; BYPASS            ; Untyped                          ;
; E3_MODE                       ; BYPASS            ; Untyped                          ;
; L0_PH                         ; 0                 ; Untyped                          ;
; L1_PH                         ; 0                 ; Untyped                          ;
; G0_PH                         ; 0                 ; Untyped                          ;
; G1_PH                         ; 0                 ; Untyped                          ;
; G2_PH                         ; 0                 ; Untyped                          ;
; G3_PH                         ; 0                 ; Untyped                          ;
; E0_PH                         ; 0                 ; Untyped                          ;
; E1_PH                         ; 0                 ; Untyped                          ;
; E2_PH                         ; 0                 ; Untyped                          ;
; E3_PH                         ; 0                 ; Untyped                          ;
; M_PH                          ; 0                 ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                          ;
; CLK0_COUNTER                  ; G0                ; Untyped                          ;
; CLK1_COUNTER                  ; G0                ; Untyped                          ;
; CLK2_COUNTER                  ; G0                ; Untyped                          ;
; CLK3_COUNTER                  ; G0                ; Untyped                          ;
; CLK4_COUNTER                  ; G0                ; Untyped                          ;
; CLK5_COUNTER                  ; G0                ; Untyped                          ;
; CLK6_COUNTER                  ; E0                ; Untyped                          ;
; CLK7_COUNTER                  ; E1                ; Untyped                          ;
; CLK8_COUNTER                  ; E2                ; Untyped                          ;
; CLK9_COUNTER                  ; E3                ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                          ;
; M_TIME_DELAY                  ; 0                 ; Untyped                          ;
; N_TIME_DELAY                  ; 0                 ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                          ;
; VCO_POST_SCALE                ; 0                 ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                          ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                          ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                          ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                   ;
+-------------------------------+-------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multa|altsquare:altsquare_component ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value         ; Type                                                                                    ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 36            ; Signed Integer                                                                          ;
; PIPELINE         ; 0             ; Signed Integer                                                                          ;
; REPRESENTATION   ; SIGNED        ; Untyped                                                                                 ;
; RESULT_ALIGNMENT ; LSB           ; Untyped                                                                                 ;
; RESULT_WIDTH     ; 72            ; Signed Integer                                                                          ;
; CBXI_PARAMETER   ; altsquare_gea ; Untyped                                                                                 ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multb|altsquare:altsquare_component ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value         ; Type                                                                                    ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 36            ; Signed Integer                                                                          ;
; PIPELINE         ; 0             ; Signed Integer                                                                          ;
; REPRESENTATION   ; SIGNED        ; Untyped                                                                                 ;
; RESULT_ALIGNMENT ; LSB           ; Untyped                                                                                 ;
; RESULT_WIDTH     ; 72            ; Signed Integer                                                                          ;
; CBXI_PARAMETER   ; altsquare_gea ; Untyped                                                                                 ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|mult2:multc|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                        ;
+------------------------------------------------+------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 36         ; Signed Integer                                              ;
; LPM_WIDTHB                                     ; 36         ; Signed Integer                                              ;
; LPM_WIDTHP                                     ; 72         ; Signed Integer                                              ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; mult_nnq   ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                     ;
+------------------------------------------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multa|altsquare:altsquare_component ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value         ; Type                                                                                    ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 36            ; Signed Integer                                                                          ;
; PIPELINE         ; 0             ; Signed Integer                                                                          ;
; REPRESENTATION   ; SIGNED        ; Untyped                                                                                 ;
; RESULT_ALIGNMENT ; LSB           ; Untyped                                                                                 ;
; RESULT_WIDTH     ; 72            ; Signed Integer                                                                          ;
; CBXI_PARAMETER   ; altsquare_gea ; Untyped                                                                                 ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|sqr2:multb|altsquare:altsquare_component ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value         ; Type                                                                                    ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 36            ; Signed Integer                                                                          ;
; PIPELINE         ; 0             ; Signed Integer                                                                          ;
; REPRESENTATION   ; SIGNED        ; Untyped                                                                                 ;
; RESULT_ALIGNMENT ; LSB           ; Untyped                                                                                 ;
; RESULT_WIDTH     ; 72            ; Signed Integer                                                                          ;
; CBXI_PARAMETER   ; altsquare_gea ; Untyped                                                                                 ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|mult2:multc|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                        ;
+------------------------------------------------+------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 36         ; Signed Integer                                              ;
; LPM_WIDTHB                                     ; 36         ; Signed Integer                                              ;
; LPM_WIDTHP                                     ; 72         ; Signed Integer                                              ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; mult_nnq   ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                     ;
+------------------------------------------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multa|altsquare:altsquare_component ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value         ; Type                                                                                    ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 36            ; Signed Integer                                                                          ;
; PIPELINE         ; 0             ; Signed Integer                                                                          ;
; REPRESENTATION   ; SIGNED        ; Untyped                                                                                 ;
; RESULT_ALIGNMENT ; LSB           ; Untyped                                                                                 ;
; RESULT_WIDTH     ; 72            ; Signed Integer                                                                          ;
; CBXI_PARAMETER   ; altsquare_gea ; Untyped                                                                                 ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|sqr2:multb|altsquare:altsquare_component ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value         ; Type                                                                                    ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 36            ; Signed Integer                                                                          ;
; PIPELINE         ; 0             ; Signed Integer                                                                          ;
; REPRESENTATION   ; SIGNED        ; Untyped                                                                                 ;
; RESULT_ALIGNMENT ; LSB           ; Untyped                                                                                 ;
; RESULT_WIDTH     ; 72            ; Signed Integer                                                                          ;
; CBXI_PARAMETER   ; altsquare_gea ; Untyped                                                                                 ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|mult2:multc|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                        ;
+------------------------------------------------+------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 36         ; Signed Integer                                              ;
; LPM_WIDTHB                                     ; 36         ; Signed Integer                                              ;
; LPM_WIDTHP                                     ; 72         ; Signed Integer                                              ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; mult_nnq   ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                     ;
+------------------------------------------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multa|altsquare:altsquare_component ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value         ; Type                                                                                    ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 36            ; Signed Integer                                                                          ;
; PIPELINE         ; 0             ; Signed Integer                                                                          ;
; REPRESENTATION   ; SIGNED        ; Untyped                                                                                 ;
; RESULT_ALIGNMENT ; LSB           ; Untyped                                                                                 ;
; RESULT_WIDTH     ; 72            ; Signed Integer                                                                          ;
; CBXI_PARAMETER   ; altsquare_gea ; Untyped                                                                                 ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value         ; Type                                                                                    ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 36            ; Signed Integer                                                                          ;
; PIPELINE         ; 0             ; Signed Integer                                                                          ;
; REPRESENTATION   ; SIGNED        ; Untyped                                                                                 ;
; RESULT_ALIGNMENT ; LSB           ; Untyped                                                                                 ;
; RESULT_WIDTH     ; 72            ; Signed Integer                                                                          ;
; CBXI_PARAMETER   ; altsquare_gea ; Untyped                                                                                 ;
+------------------+---------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mult2:multc|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                        ;
+------------------------------------------------+------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 36         ; Signed Integer                                              ;
; LPM_WIDTHB                                     ; 36         ; Signed Integer                                              ;
; LPM_WIDTHP                                     ; 72         ; Signed Integer                                              ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; mult_nnq   ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                     ;
+------------------------------------------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf ;
+----------------+----------------+-------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                  ;
+----------------+----------------+-------------------------------------------------------+
; lpm_file       ; cpu_rf_ram.mif ; String                                                ;
+----------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; cpu_rf_ram.mif       ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_ig22      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                             ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                           ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                   ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                         ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                         ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                         ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                         ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_t072                 ; Untyped                                                                                                                                                                ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                               ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                               ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                               ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1 ;
+-------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value     ; Type                                                                                                                                                                          ;
+-------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_auto_instance_index ; YES       ; String                                                                                                                                                                        ;
; sld_node_info           ; 286279168 ; Signed Integer                                                                                                                                                                ;
+-------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                ;
; lpm_width               ; 8           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                ;
; lpm_width               ; 8           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------+----------------------------------+-----------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                  ;
+-------------------+----------------------------------+-----------------------------------------------------------------------+
; INSTANCE_ID       ; 0                                ; Signed Integer                                                        ;
; SLD_NODE_INFO     ; 00001100000000000110111000000000 ; Unsigned Binary                                                       ;
; LOG2_TXFIFO_DEPTH ; 6                                ; Signed Integer                                                        ;
; LOG2_RXFIFO_DEPTH ; 6                                ; Signed Integer                                                        ;
; RESERVED          ; 0                                ; Signed Integer                                                        ;
; DATA_WIDTH        ; 8                                ; Signed Integer                                                        ;
; NODE_IR_WIDTH     ; 1                                ; Signed Integer                                                        ;
; SCAN_LENGTH       ; 11                               ; Signed Integer                                                        ;
+-------------------+----------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                                                                   ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                                                                   ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                                                                  ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                                                                   ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                                                                   ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                                                                  ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                                                                   ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                                                                   ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_tr31 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 3                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000010001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios:NIOS|ram:the_ram|ramcon:the_ramcon|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 18                   ; Untyped                                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 18                   ; Untyped                                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_bpi1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                       ;
+---------------------------------------+------------------------------------------------------------------------------+
; Name                                  ; Value                                                                        ;
+---------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                            ;
; Entity Instance                       ; hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|mult2:multc|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 36                                                                           ;
;     -- LPM_WIDTHB                     ; 36                                                                           ;
;     -- LPM_WIDTHP                     ; 72                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                           ;
;     -- USE_EAB                        ; OFF                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                           ;
; Entity Instance                       ; hook:IFM|ifmunitd:ifm|ifmd:\g1:1:ifm|mult2:multc|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 36                                                                           ;
;     -- LPM_WIDTHB                     ; 36                                                                           ;
;     -- LPM_WIDTHP                     ; 72                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                           ;
;     -- USE_EAB                        ; OFF                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                           ;
; Entity Instance                       ; hook:IFM|ifmunitd:ifm|ifmd:\g1:2:ifm|mult2:multc|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 36                                                                           ;
;     -- LPM_WIDTHB                     ; 36                                                                           ;
;     -- LPM_WIDTHP                     ; 72                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                           ;
;     -- USE_EAB                        ; OFF                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                           ;
; Entity Instance                       ; hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mult2:multc|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 36                                                                           ;
;     -- LPM_WIDTHB                     ; 36                                                                           ;
;     -- LPM_WIDTHP                     ; 72                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                           ;
;     -- USE_EAB                        ; OFF                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                           ;
+---------------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                 ;
; Entity Instance            ; nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo          ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo          ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Wed May  9 11:38:43 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ifv -c ifv
Info: Found 2 design units, including 1 entities, in source file ramctrl.vhd
    Info: Found design unit 1: ramctrl-ramarch
    Info: Found entity 1: ramctrl
Info: Found 2 design units, including 1 entities, in source file ps2_0.vhd
    Info: Found design unit 1: ps2_0-europa
    Info: Found entity 1: ps2_0
Info: Found 1 design units, including 1 entities, in source file Altera_UP_PS2_Command_Out.v
    Info: Found entity 1: Altera_UP_PS2_Command_Out
Info: Found 1 design units, including 1 entities, in source file Altera_UP_PS2_Data_In.v
    Info: Found entity 1: Altera_UP_PS2_Data_In
Info: Found 1 design units, including 1 entities, in source file Altera_UP_PS2.v
    Info: Found entity 1: Altera_UP_PS2
Info: Found 2 design units, including 1 entities, in source file pllvga.vhd
    Info: Found design unit 1: pllvga-SYN
    Info: Found entity 1: pllvga
Info: Found 2 design units, including 1 entities, in source file ram.vhd
    Info: Found design unit 1: ram-europa
    Info: Found entity 1: ram
Info: Found 2 design units, including 1 entities, in source file cpu_jtag_debug_module.vhd
    Info: Found design unit 1: cpu_jtag_debug_module-europa
    Info: Found entity 1: cpu_jtag_debug_module
Info: Found 4 design units, including 2 entities, in source file sdram.vhd
    Info: Found design unit 1: sdram_input_efifo_module-europa
    Info: Found design unit 2: sdram-europa
    Info: Found entity 1: sdram_input_efifo_module
    Info: Found entity 2: sdram
Info: Found 14 design units, including 7 entities, in source file jtag_uart.vhd
    Info: Found design unit 1: jtag_uart_log_module-europa
    Info: Found design unit 2: jtag_uart_sim_scfifo_w-europa
    Info: Found design unit 3: jtag_uart_scfifo_w-europa
    Info: Found design unit 4: jtag_uart_drom_module-europa
    Info: Found design unit 5: jtag_uart_sim_scfifo_r-europa
    Info: Found design unit 6: jtag_uart_scfifo_r-europa
    Info: Found design unit 7: jtag_uart-europa
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Found 46 design units, including 23 entities, in source file cpu.vhd
    Info: Found design unit 1: cpu_rf_module-europa
    Info: Found design unit 2: cpu_nios2_oci_debug-europa
    Info: Found design unit 3: cpu_ociram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 4: cpu_nios2_ocimem-europa
    Info: Found design unit 5: cpu_nios2_avalon_reg-europa
    Info: Found design unit 6: cpu_nios2_oci_break-europa
    Info: Found design unit 7: cpu_nios2_oci_xbrk-europa
    Info: Found design unit 8: cpu_nios2_oci_match_paired-europa
    Info: Found design unit 9: cpu_nios2_oci_match_single-europa
    Info: Found design unit 10: cpu_nios2_oci_dbrk-europa
    Info: Found design unit 11: cpu_nios2_oci_itrace-europa
    Info: Found design unit 12: cpu_nios2_oci_td_mode-europa
    Info: Found design unit 13: cpu_nios2_oci_dtrace-europa
    Info: Found design unit 14: cpu_nios2_oci_compute_tm_count-europa
    Info: Found design unit 15: cpu_nios2_oci_fifowp_inc-europa
    Info: Found design unit 16: cpu_nios2_oci_fifocount_inc-europa
    Info: Found design unit 17: cpu_nios2_oci_fifo-europa
    Info: Found design unit 18: cpu_nios2_oci_pib-europa
    Info: Found design unit 19: cpu_traceram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 20: cpu_nios2_oci_im-europa
    Info: Found design unit 21: cpu_nios2_performance_monitors-europa
    Info: Found design unit 22: cpu_nios2_oci-europa
    Info: Found design unit 23: cpu-europa
    Info: Found entity 1: cpu_rf_module
    Info: Found entity 2: cpu_nios2_oci_debug
    Info: Found entity 3: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 4: cpu_nios2_ocimem
    Info: Found entity 5: cpu_nios2_avalon_reg
    Info: Found entity 6: cpu_nios2_oci_break
    Info: Found entity 7: cpu_nios2_oci_xbrk
    Info: Found entity 8: cpu_nios2_oci_match_paired
    Info: Found entity 9: cpu_nios2_oci_match_single
    Info: Found entity 10: cpu_nios2_oci_dbrk
    Info: Found entity 11: cpu_nios2_oci_itrace
    Info: Found entity 12: cpu_nios2_oci_td_mode
    Info: Found entity 13: cpu_nios2_oci_dtrace
    Info: Found entity 14: cpu_nios2_oci_compute_tm_count
    Info: Found entity 15: cpu_nios2_oci_fifowp_inc
    Info: Found entity 16: cpu_nios2_oci_fifocount_inc
    Info: Found entity 17: cpu_nios2_oci_fifo
    Info: Found entity 18: cpu_nios2_oci_pib
    Info: Found entity 19: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 20: cpu_nios2_oci_im
    Info: Found entity 21: cpu_nios2_performance_monitors
    Info: Found entity 22: cpu_nios2_oci
    Info: Found entity 23: cpu
Info: Found 2 design units, including 1 entities, in source file Color_LUT.vhd
    Info: Found design unit 1: Color_LUT-imp
    Info: Found entity 1: Color_LUT
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(64)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(316)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(526)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(788)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(1006)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(1433)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(1663)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(1866)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(2127)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(2376)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(2614)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(3625)
Info: Found 34 design units, including 17 entities, in source file nios.vhd
    Info: Found design unit 1: clock_0_in_arbitrator-europa
    Info: Found design unit 2: clock_0_out_arbitrator-europa
    Info: Found design unit 3: clock_1_in_arbitrator-europa
    Info: Found design unit 4: clock_1_out_arbitrator-europa
    Info: Found design unit 5: cpu_jtag_debug_module_arbitrator-europa
    Info: Found design unit 6: cpu_data_master_arbitrator-europa
    Info: Found design unit 7: cpu_instruction_master_arbitrator-europa
    Info: Found design unit 8: jtag_uart_avalon_jtag_slave_arbitrator-europa
    Info: Found design unit 9: ps2_0_avalon_slave_0_arbitrator-europa
    Info: Found design unit 10: ram_avalon_slave_0_arbitrator-europa
    Info: Found design unit 11: ram_signal_avalon_slave_0_arbitrator-europa
    Info: Found design unit 12: rdv_fifo_for_cpu_data_master_to_sdram_s1_module-europa
    Info: Found design unit 13: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module-europa
    Info: Found design unit 14: sdram_s1_arbitrator-europa
    Info: Found design unit 15: nios_reset_clk_domain_synch_module-europa
    Info: Found design unit 16: nios_reset_clk_25_domain_synch_module-europa
    Info: Found design unit 17: nios-europa
    Info: Found entity 1: clock_0_in_arbitrator
    Info: Found entity 2: clock_0_out_arbitrator
    Info: Found entity 3: clock_1_in_arbitrator
    Info: Found entity 4: clock_1_out_arbitrator
    Info: Found entity 5: cpu_jtag_debug_module_arbitrator
    Info: Found entity 6: cpu_data_master_arbitrator
    Info: Found entity 7: cpu_instruction_master_arbitrator
    Info: Found entity 8: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 9: ps2_0_avalon_slave_0_arbitrator
    Info: Found entity 10: ram_avalon_slave_0_arbitrator
    Info: Found entity 11: ram_signal_avalon_slave_0_arbitrator
    Info: Found entity 12: rdv_fifo_for_cpu_data_master_to_sdram_s1_module
    Info: Found entity 13: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module
    Info: Found entity 14: sdram_s1_arbitrator
    Info: Found entity 15: nios_reset_clk_domain_synch_module
    Info: Found entity 16: nios_reset_clk_25_domain_synch_module
    Info: Found entity 17: nios
Info: Found 2 design units, including 1 entities, in source file diff_counter.vhd
    Info: Found design unit 1: diff_counter-dc
    Info: Found entity 1: diff_counter
Info: Found 2 design units, including 1 entities, in source file hook.vhd
    Info: Found design unit 1: hook-first
    Info: Found entity 1: hook
Info: Found 2 design units, including 1 entities, in source file ifmd.vhd
    Info: Found design unit 1: ifmd-first
    Info: Found entity 1: ifmd
Info: Found 2 design units, including 1 entities, in source file ifmunitd.vhd
    Info: Found design unit 1: ifmunitd-qq
    Info: Found entity 1: ifmunitd
Info: Found 2 design units, including 1 entities, in source file ifv.vhd
    Info: Found design unit 1: ifv-datapath
    Info: Found entity 1: ifv
Warning: Entity "mult2" obtained from "/home/user5/spring12/rcn2105/embed_proj/alt/src/mult2.vhd" instead of from Quartus II megafunction library
Info: Found 2 design units, including 1 entities, in source file mult2.vhd
    Info: Found design unit 1: mult2-SYN
    Info: Found entity 1: mult2
Info: Found 2 design units, including 1 entities, in source file pll5025.vhd
    Info: Found design unit 1: pll5025-SYN
    Info: Found entity 1: pll5025
Info: Found 2 design units, including 1 entities, in source file sqr2.vhd
    Info: Found design unit 1: sqr2-SYN
    Info: Found entity 1: sqr2
Info: Found 2 design units, including 1 entities, in source file sram.vhd
    Info: Found design unit 1: sram-sram_arch
    Info: Found entity 1: sram
Info: Found 2 design units, including 1 entities, in source file vga.vhd
    Info: Found design unit 1: vga-rtl
    Info: Found entity 1: vga
Info: Found 2 design units, including 1 entities, in source file vga_mod.vhd
    Info: Found design unit 1: vga_mod-imp
    Info: Found entity 1: vga_mod
Info: Found 2 design units, including 1 entities, in source file window_gen.vhd
    Info: Found design unit 1: window_gen-wg
    Info: Found entity 1: window_gen
Info: Found 2 design units, including 1 entities, in source file rammer.vhd
    Info: Found design unit 1: rammer-compute
    Info: Found entity 1: rammer
Info: Found 2 design units, including 1 entities, in source file ramcon.vhd
    Info: Found design unit 1: ramcon-ramarch
    Info: Found entity 1: ramcon
Warning: Can't analyze file -- file /home/user5/spring12/rcn2105/embed_proj/alt/src/altera_europa_support.vhd is missing
Info: Elaborating entity "ifv" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ifv.vhd(118): object "reset_from_nios" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ifv.vhd(129): object "iterate" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ifv.vhd(132): object "refresh" assigned a value but never read
Info: Elaborating entity "pll5025" for hierarchy "pll5025:CLK5025"
Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "pll5025:CLK5025|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll5025:CLK5025|altpll:altpll_component"
Info: Elaborating entity "hook" for hierarchy "hook:IFM"
Info: Elaborating entity "window_gen" for hierarchy "hook:IFM|window_gen:gen"
Warning (10540): VHDL Signal Declaration warning at window_gen.vhd(43): used explicit default value for signal "x_max" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at window_gen.vhd(44): used explicit default value for signal "y_max" because signal was never assigned a value
Info: Elaborating entity "diff_counter" for hierarchy "hook:IFM|window_gen:gen|diff_counter:a_counter"
Info: Elaborating entity "ifmunitd" for hierarchy "hook:IFM|ifmunitd:ifm"
Info: Elaborating entity "ifmd" for hierarchy "hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm"
Info: Elaborating entity "sqr2" for hierarchy "hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multa"
Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/altsquare.tdf
    Info: Found entity 1: altsquare
Info: Elaborating entity "altsquare" for hierarchy "hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multa|altsquare:altsquare_component"
Info: Elaborated megafunction instantiation "hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multa|altsquare:altsquare_component"
Info: Found 1 design units, including 1 entities, in source file db/altsquare_gea.tdf
    Info: Found entity 1: altsquare_gea
Info: Elaborating entity "altsquare_gea" for hierarchy "hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|sqr2:multa|altsquare:altsquare_component|altsquare_gea:auto_generated"
Info: Elaborating entity "mult2" for hierarchy "hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|mult2:multc"
Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_mult.tdf
    Info: Found entity 1: lpm_mult
Info: Elaborating entity "lpm_mult" for hierarchy "hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|mult2:multc|lpm_mult:lpm_mult_component"
Info: Elaborated megafunction instantiation "hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|mult2:multc|lpm_mult:lpm_mult_component"
Info: Found 1 design units, including 1 entities, in source file db/mult_nnq.tdf
    Info: Found entity 1: mult_nnq
Info: Elaborating entity "mult_nnq" for hierarchy "hook:IFM|ifmunitd:ifm|ifmd:\g1:0:ifm|mult2:multc|lpm_mult:lpm_mult_component|mult_nnq:auto_generated"
Info: Elaborating entity "nios" for hierarchy "nios:NIOS"
Info: Elaborating entity "clock_0_in_arbitrator" for hierarchy "nios:NIOS|clock_0_in_arbitrator:the_clock_0_in"
Info: Elaborating entity "clock_0_out_arbitrator" for hierarchy "nios:NIOS|clock_0_out_arbitrator:the_clock_0_out"
Warning: Using design file clock_0.vhd, which is not specified as a design file for the current project, but contains definitions for 18 design units and 9 entities in project
    Info: Found design unit 1: clock_0_master_read_done_sync_module-europa
    Info: Found design unit 2: clock_0_master_write_done_sync_module-europa
    Info: Found design unit 3: clock_0_edge_to_pulse-europa
    Info: Found design unit 4: clock_0_slave_FSM-europa
    Info: Found design unit 5: clock_0_slave_read_request_sync_module-europa
    Info: Found design unit 6: clock_0_slave_write_request_sync_module-europa
    Info: Found design unit 7: clock_0_master_FSM-europa
    Info: Found design unit 8: clock_0_bit_pipe-europa
    Info: Found design unit 9: clock_0-europa
    Info: Found entity 1: clock_0_master_read_done_sync_module
    Info: Found entity 2: clock_0_master_write_done_sync_module
    Info: Found entity 3: clock_0_edge_to_pulse
    Info: Found entity 4: clock_0_slave_FSM
    Info: Found entity 5: clock_0_slave_read_request_sync_module
    Info: Found entity 6: clock_0_slave_write_request_sync_module
    Info: Found entity 7: clock_0_master_FSM
    Info: Found entity 8: clock_0_bit_pipe
    Info: Found entity 9: clock_0
Info: Elaborating entity "clock_0" for hierarchy "nios:NIOS|clock_0:the_clock_0"
Info: Elaborating entity "clock_0_master_read_done_sync_module" for hierarchy "nios:NIOS|clock_0:the_clock_0|clock_0_master_read_done_sync_module:clock_0_master_read_done_sync"
Info: Elaborating entity "clock_0_master_write_done_sync_module" for hierarchy "nios:NIOS|clock_0:the_clock_0|clock_0_master_write_done_sync_module:clock_0_master_write_done_sync"
Info: Elaborating entity "clock_0_edge_to_pulse" for hierarchy "nios:NIOS|clock_0:the_clock_0|clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "clock_0_slave_FSM" for hierarchy "nios:NIOS|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "clock_0_slave_read_request_sync_module" for hierarchy "nios:NIOS|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync"
Info: Elaborating entity "clock_0_slave_write_request_sync_module" for hierarchy "nios:NIOS|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync"
Info: Elaborating entity "clock_0_master_FSM" for hierarchy "nios:NIOS|clock_0:the_clock_0|clock_0_master_FSM:master_FSM"
Info: Elaborating entity "clock_0_bit_pipe" for hierarchy "nios:NIOS|clock_0:the_clock_0|clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "clock_1_in_arbitrator" for hierarchy "nios:NIOS|clock_1_in_arbitrator:the_clock_1_in"
Info: Elaborating entity "clock_1_out_arbitrator" for hierarchy "nios:NIOS|clock_1_out_arbitrator:the_clock_1_out"
Warning: Using design file clock_1.vhd, which is not specified as a design file for the current project, but contains definitions for 18 design units and 9 entities in project
    Info: Found design unit 1: clock_1_master_read_done_sync_module-europa
    Info: Found design unit 2: clock_1_master_write_done_sync_module-europa
    Info: Found design unit 3: clock_1_edge_to_pulse-europa
    Info: Found design unit 4: clock_1_slave_FSM-europa
    Info: Found design unit 5: clock_1_slave_read_request_sync_module-europa
    Info: Found design unit 6: clock_1_slave_write_request_sync_module-europa
    Info: Found design unit 7: clock_1_master_FSM-europa
    Info: Found design unit 8: clock_1_bit_pipe-europa
    Info: Found design unit 9: clock_1-europa
    Info: Found entity 1: clock_1_master_read_done_sync_module
    Info: Found entity 2: clock_1_master_write_done_sync_module
    Info: Found entity 3: clock_1_edge_to_pulse
    Info: Found entity 4: clock_1_slave_FSM
    Info: Found entity 5: clock_1_slave_read_request_sync_module
    Info: Found entity 6: clock_1_slave_write_request_sync_module
    Info: Found entity 7: clock_1_master_FSM
    Info: Found entity 8: clock_1_bit_pipe
    Info: Found entity 9: clock_1
Info: Elaborating entity "clock_1" for hierarchy "nios:NIOS|clock_1:the_clock_1"
Info: Elaborating entity "clock_1_master_read_done_sync_module" for hierarchy "nios:NIOS|clock_1:the_clock_1|clock_1_master_read_done_sync_module:clock_1_master_read_done_sync"
Info: Elaborating entity "clock_1_master_write_done_sync_module" for hierarchy "nios:NIOS|clock_1:the_clock_1|clock_1_master_write_done_sync_module:clock_1_master_write_done_sync"
Info: Elaborating entity "clock_1_edge_to_pulse" for hierarchy "nios:NIOS|clock_1:the_clock_1|clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "clock_1_slave_FSM" for hierarchy "nios:NIOS|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM"
Info: Elaborating entity "clock_1_slave_read_request_sync_module" for hierarchy "nios:NIOS|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync"
Info: Elaborating entity "clock_1_slave_write_request_sync_module" for hierarchy "nios:NIOS|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync"
Info: Elaborating entity "clock_1_master_FSM" for hierarchy "nios:NIOS|clock_1:the_clock_1|clock_1_master_FSM:master_FSM"
Info: Elaborating entity "clock_1_bit_pipe" for hierarchy "nios:NIOS|clock_1:the_clock_1|clock_1_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "nios:NIOS|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info: Elaborating entity "cpu" for hierarchy "nios:NIOS|cpu:the_cpu"
Warning: Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_test_bench-europa
    Info: Found entity 1: cpu_test_bench
Info: Elaborating entity "cpu_test_bench" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info: Elaborating entity "cpu_rf_module" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf"
Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ig22.tdf
    Info: Found entity 1: altsyncram_ig22
Info: Elaborating entity "altsyncram_ig22" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_ig22:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf
    Info: Found entity 1: altsyncram_t072
Info: Elaborating entity "altsyncram_t072" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_match_paired" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired"
Info: Elaborating entity "cpu_nios2_oci_match_single" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_jtag_debug_module_wrapper-europa
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Info: Elaborating entity "cpu_jtag_debug_module" for hierarchy "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Info: Elaborating entity "jtag_uart" for hierarchy "nios:NIOS|jtag_uart:the_jtag_uart"
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/scfifo.tdf
    Info: Found entity 1: scfifo
Info: Elaborating entity "scfifo" for hierarchy "nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info: Found entity 1: scfifo_1n21
Info: Elaborating entity "scfifo_1n21" for hierarchy "nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info: Found entity 1: a_dpfifo_8t21
Info: Elaborating entity "a_dpfifo_8t21" for hierarchy "nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info: Found entity 1: cntr_rj7
Info: Elaborating entity "cntr_rj7" for hierarchy "nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info: Found entity 1: dpram_5h21
Info: Elaborating entity "dpram_5h21" for hierarchy "nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info: Found entity 1: altsyncram_9tl1
Info: Elaborating entity "altsyncram_9tl1" for hierarchy "nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info: Found entity 1: cntr_fjb
Info: Elaborating entity "cntr_fjb" for hierarchy "nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "nios:NIOS|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v
    Info: Found entity 1: alt_jtag_atlantic
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborating entity "ps2_0_avalon_slave_0_arbitrator" for hierarchy "nios:NIOS|ps2_0_avalon_slave_0_arbitrator:the_ps2_0_avalon_slave_0"
Info: Elaborating entity "ps2_0" for hierarchy "nios:NIOS|ps2_0:the_ps2_0"
Warning: Using design file Altera_UP_Avalon_PS2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_Avalon_PS2
Info: Elaborating entity "Altera_UP_Avalon_PS2" for hierarchy "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2"
Info: Elaborating entity "Altera_UP_PS2" for hierarchy "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port"
Info: Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In"
Info: Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out"
Info: Elaborating entity "scfifo" for hierarchy "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO"
Info: Elaborated megafunction instantiation "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_tr31.tdf
    Info: Found entity 1: scfifo_tr31
Info: Elaborating entity "scfifo_tr31" for hierarchy "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_gj31.tdf
    Info: Found entity 1: a_dpfifo_gj31
Info: Elaborating entity "a_dpfifo_gj31" for hierarchy "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rqd1.tdf
    Info: Found entity 1: altsyncram_rqd1
Info: Elaborating entity "altsyncram_rqd1" for hierarchy "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mbj1.tdf
    Info: Found entity 1: altsyncram_mbj1
Info: Elaborating entity "altsyncram_mbj1" for hierarchy "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf
    Info: Found entity 1: cntr_e5b
Info: Elaborating entity "cntr_e5b" for hierarchy "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_e5b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_r57.tdf
    Info: Found entity 1: cntr_r57
Info: Elaborating entity "cntr_r57" for hierarchy "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf
    Info: Found entity 1: cntr_f5b
Info: Elaborating entity "cntr_f5b" for hierarchy "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr"
Info: Elaborating entity "ram_avalon_slave_0_arbitrator" for hierarchy "nios:NIOS|ram_avalon_slave_0_arbitrator:the_ram_avalon_slave_0"
Info: Elaborating entity "ram" for hierarchy "nios:NIOS|ram:the_ram"
Info: Elaborating entity "ramcon" for hierarchy "nios:NIOS|ram:the_ram|ramcon:the_ramcon"
Info: Elaborating entity "ram_signal_avalon_slave_0_arbitrator" for hierarchy "nios:NIOS|ram_signal_avalon_slave_0_arbitrator:the_ram_signal_avalon_slave_0"
Warning: Using design file ram_signal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ram_signal-europa
    Info: Found entity 1: ram_signal
Info: Elaborating entity "ram_signal" for hierarchy "nios:NIOS|ram_signal:the_ram_signal"
Info: Elaborating entity "ramctrl" for hierarchy "nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl"
Info: Elaborating entity "sdram_s1_arbitrator" for hierarchy "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_sdram_s1_module" for hierarchy "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module" for hierarchy "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1"
Info: Elaborating entity "sdram" for hierarchy "nios:NIOS|sdram:the_sdram"
Info: Elaborating entity "sdram_input_efifo_module" for hierarchy "nios:NIOS|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
Info: Elaborating entity "nios_reset_clk_domain_synch_module" for hierarchy "nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch"
Info: Elaborating entity "nios_reset_clk_25_domain_synch_module" for hierarchy "nios:NIOS|nios_reset_clk_25_domain_synch_module:nios_reset_clk_25_domain_synch"
Info: Elaborating entity "rammer" for hierarchy "rammer:RMR"
Info: Elaborating entity "vga_mod" for hierarchy "vga_mod:VGA"
Info: Elaborating entity "vga" for hierarchy "vga_mod:VGA|vga:G"
Info: Elaborating entity "Color_LUT" for hierarchy "vga_mod:VGA|Color_LUT:A"
Info: Elaborating entity "sram" for hierarchy "sram:SRAM"
Warning (12030): Port "usedw" on the entity instantiation of "Incoming_Data_FIFO" is connected to a signal of width 16. The formal width of the signal in the module is 8.  Extra bits will be left dangling without any fanout logic.
Info: Power-up level of register "nios:NIOS|sdram:the_sdram|i_addr[5]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|sdram:the_sdram|i_addr[5]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|sdram:the_sdram|i_addr[4]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|sdram:the_sdram|i_addr[4]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[12]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[20]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[21]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[22]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[23]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[24]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[25]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[26]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[27]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[28]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[29]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[30]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[31]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ienable_reg[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[31]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[30]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[29]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[28]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[27]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[26]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[25]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[24]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[23]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[22]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[21]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[20]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[12]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[10]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_ipending_reg[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_wrap" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit1" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit2" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch" with stuck data_in port to stuck value GND
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[31]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[31]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[30]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[30]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[29]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[29]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[28]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[28]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[27]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[27]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[26]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[26]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[25]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[25]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[24]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[24]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[23]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[23]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[22]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[22]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[21]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[21]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[20]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[20]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[19]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[19]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[18]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[18]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[17]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[17]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[16]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[16]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[15]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[15]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[14]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[14]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[13]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[13]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[12]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[12]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[11]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[11]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[10]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[10]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[9]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[9]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[8]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[8]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[7]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[7]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[6]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[6]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[5]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[5]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[4]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[4]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[3]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[3]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[2]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[2]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[1]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[1]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata_p1[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_1:the_clock_1|slave_readdata[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[31]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[30]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[29]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[28]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[27]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[26]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[25]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[24]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[23]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[22]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[21]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[20]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[12]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[10]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata_p1[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[31]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[30]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[29]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[28]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[27]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[26]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[25]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[24]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[23]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[22]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[21]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[20]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[12]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[10]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|clock_0:the_clock_0|slave_readdata[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|W_control_rd_data[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[0]" with stuck data_in port to stuck value GND
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Info: Ignored 14872 buffer(s)
    Info: Ignored 14872 SOFT buffer(s)
Info: Duplicate registers merged to single register
    Info: Duplicate register "nios:NIOS|sdram:the_sdram|i_addr[0]" merged to single register "nios:NIOS|sdram:the_sdram|i_addr[11]"
    Info: Duplicate register "nios:NIOS|sdram:the_sdram|i_addr[1]" merged to single register "nios:NIOS|sdram:the_sdram|i_addr[11]"
    Info: Duplicate register "nios:NIOS|sdram:the_sdram|i_addr[2]" merged to single register "nios:NIOS|sdram:the_sdram|i_addr[11]"
    Info: Duplicate register "nios:NIOS|sdram:the_sdram|i_addr[3]" merged to single register "nios:NIOS|sdram:the_sdram|i_addr[11]"
    Info: Duplicate register "nios:NIOS|sdram:the_sdram|i_addr[6]" merged to single register "nios:NIOS|sdram:the_sdram|i_addr[11]"
    Info: Duplicate register "nios:NIOS|sdram:the_sdram|i_addr[7]" merged to single register "nios:NIOS|sdram:the_sdram|i_addr[11]"
    Info: Duplicate register "nios:NIOS|sdram:the_sdram|i_addr[8]" merged to single register "nios:NIOS|sdram:the_sdram|i_addr[11]"
    Info: Duplicate register "nios:NIOS|sdram:the_sdram|i_addr[9]" merged to single register "nios:NIOS|sdram:the_sdram|i_addr[11]"
    Info: Duplicate register "nios:NIOS|sdram:the_sdram|i_addr[10]" merged to single register "nios:NIOS|sdram:the_sdram|i_addr[11]"
    Info: Duplicate register "nios:NIOS|ram_signal_avalon_slave_0_arbitrator:the_ram_signal_avalon_slave_0|d1_ram_signal_avalon_slave_0_end_xfer" merged to single register "nios:NIOS|ram_signal_avalon_slave_0_arbitrator:the_ram_signal_avalon_slave_0|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "nios:NIOS|ram_avalon_slave_0_arbitrator:the_ram_avalon_slave_0|d1_ram_avalon_slave_0_end_xfer" merged to single register "nios:NIOS|ram_avalon_slave_0_arbitrator:the_ram_avalon_slave_0|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[31]" merged to single register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11]" merged to single register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[13]" merged to single register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[14]" merged to single register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[30]" merged to single register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[25]" merged to single register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[28]" merged to single register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[15]" merged to single register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[24]" merged to single register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[29]" merged to single register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[27]" merged to single register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[12]" merged to single register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[26]" merged to single register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer" merged to single register "nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait", power-up level changed
Warning (14130): Reduced register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu_instruction_master_arbitrator:the_cpu_instruction_master|internal_cpu_instruction_master_dbs_address[0]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_6" merged to single register "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_6"
    Info: Duplicate register "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_5" merged to single register "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_5"
    Info: Duplicate register "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_4" merged to single register "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_4"
    Info: Duplicate register "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_3" merged to single register "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_3"
    Info: Duplicate register "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_2" merged to single register "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_2"
    Info: Duplicate register "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_1" merged to single register "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_1"
    Info: Duplicate register "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_0" merged to single register "nios:NIOS|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_0"
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "nios:NIOS|sdram:the_sdram|i_next[0]" merged to single register "nios:NIOS|sdram:the_sdram|i_next[2]"
    Info: Duplicate register "nios:NIOS|sdram:the_sdram|m_next[6]" merged to single register "nios:NIOS|sdram:the_sdram|m_next[8]"
    Info: Duplicate register "nios:NIOS|sdram:the_sdram|m_next[5]" merged to single register "nios:NIOS|sdram:the_sdram|m_next[8]"
    Info: Duplicate register "nios:NIOS|sdram:the_sdram|m_next[2]" merged to single register "nios:NIOS|sdram:the_sdram|m_next[8]"
    Info: Duplicate register "nios:NIOS|sdram:the_sdram|m_next[1]" merged to single register "nios:NIOS|sdram:the_sdram|m_next[8]"
Warning: Inferred RAM node "nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info: Found 1 instances of uninferred RAM logic
    Info: RAM logic "nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM" uninferred due to size
Warning (14130): Reduced register "nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[2]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~29" merged to single register "rammer:RMR|idx[0]"
    Info: Duplicate register "nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~32" merged to single register "rammer:RMR|idx[1]"
    Info: Duplicate register "nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~35" merged to single register "rammer:RMR|idx[2]"
    Info: Duplicate register "nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~38" merged to single register "rammer:RMR|idx[3]"
Info: State machine "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver" contains 5 states
Info: State machine "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter" contains 8 states
Info: State machine "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver" contains 5 states
Info: Selected Auto state machine encoding method for state machine "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver"
Info: Encoding result for state machine "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_1_DATA_IN"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_0_IDLE"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_4_END_DELAYED"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_0_IDLE" uses code string "00000"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_1_DATA_IN" uses code string "00110"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT" uses code string "01010"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER" uses code string "10010"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_4_END_DELAYED" uses code string "00011"
Info: Selected Auto state machine encoding method for state machine "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter"
Info: Encoding result for state machine "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter"
    Info: Completed encoding using 8 state bits
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE" uses code string "00000000"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION" uses code string "00000011"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK" uses code string "00000101"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA" uses code string "00001001"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT" uses code string "00010001"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT" uses code string "00100001"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT" uses code string "01000001"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR" uses code string "10000001"
Info: Selected Auto state machine encoding method for state machine "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver"
Info: Encoding result for state machine "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE"
        Info: Encoded state bit "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE" uses code string "00000"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA" uses code string "00110"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN" uses code string "01010"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN" uses code string "10010"
    Info: State "|ifv|nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN" uses code string "00011"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "nios:NIOS|ram:the_ram|ramcon:the_ramcon|RAM~24" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 18
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 18
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info: Elaborated megafunction instantiation "nios:NIOS|ram:the_ram|ramcon:the_ramcon|altsyncram:RAM_rtl_0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bpi1.tdf
    Info: Found entity 1: altsyncram_bpi1
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Duplicate registers merged to single register
    Info: Duplicate register "nios:NIOS|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state[2]" merged to single register "nios:NIOS|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|internal_master_write1"
    Info: Duplicate register "nios:NIOS|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|internal_master_read1" merged to single register "nios:NIOS|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state[1]"
    Info: Duplicate register "nios:NIOS|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state[2]" merged to single register "nios:NIOS|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|internal_master_write1"
    Info: Duplicate register "nios:NIOS|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|internal_master_read1" merged to single register "nios:NIOS|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state[1]"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" stuck at VCC
    Warning (13410): Pin "HEX0[1]" stuck at VCC
    Warning (13410): Pin "HEX0[2]" stuck at VCC
    Warning (13410): Pin "HEX0[3]" stuck at GND
    Warning (13410): Pin "HEX0[4]" stuck at GND
    Warning (13410): Pin "HEX0[5]" stuck at GND
    Warning (13410): Pin "HEX0[6]" stuck at GND
    Warning (13410): Pin "HEX1[0]" stuck at GND
    Warning (13410): Pin "HEX1[1]" stuck at VCC
    Warning (13410): Pin "HEX1[2]" stuck at VCC
    Warning (13410): Pin "HEX1[3]" stuck at GND
    Warning (13410): Pin "HEX1[4]" stuck at GND
    Warning (13410): Pin "HEX1[5]" stuck at GND
    Warning (13410): Pin "HEX1[6]" stuck at GND
    Warning (13410): Pin "HEX2[0]" stuck at GND
    Warning (13410): Pin "HEX2[1]" stuck at VCC
    Warning (13410): Pin "HEX2[2]" stuck at GND
    Warning (13410): Pin "HEX2[3]" stuck at GND
    Warning (13410): Pin "HEX2[4]" stuck at VCC
    Warning (13410): Pin "HEX2[5]" stuck at GND
    Warning (13410): Pin "HEX2[6]" stuck at GND
    Warning (13410): Pin "HEX3[0]" stuck at GND
    Warning (13410): Pin "HEX3[1]" stuck at GND
    Warning (13410): Pin "HEX3[2]" stuck at GND
    Warning (13410): Pin "HEX3[3]" stuck at VCC
    Warning (13410): Pin "HEX3[4]" stuck at GND
    Warning (13410): Pin "HEX3[5]" stuck at GND
    Warning (13410): Pin "HEX3[6]" stuck at GND
    Warning (13410): Pin "HEX4[0]" stuck at VCC
    Warning (13410): Pin "HEX4[1]" stuck at GND
    Warning (13410): Pin "HEX4[2]" stuck at GND
    Warning (13410): Pin "HEX4[3]" stuck at VCC
    Warning (13410): Pin "HEX4[4]" stuck at VCC
    Warning (13410): Pin "HEX4[5]" stuck at VCC
    Warning (13410): Pin "HEX4[6]" stuck at VCC
    Warning (13410): Pin "HEX5[0]" stuck at VCC
    Warning (13410): Pin "HEX5[1]" stuck at VCC
    Warning (13410): Pin "HEX5[2]" stuck at VCC
    Warning (13410): Pin "HEX5[3]" stuck at GND
    Warning (13410): Pin "HEX5[4]" stuck at GND
    Warning (13410): Pin "HEX5[5]" stuck at GND
    Warning (13410): Pin "HEX5[6]" stuck at VCC
    Warning (13410): Pin "HEX6[0]" stuck at VCC
    Warning (13410): Pin "HEX6[1]" stuck at GND
    Warning (13410): Pin "HEX6[2]" stuck at GND
    Warning (13410): Pin "HEX6[3]" stuck at GND
    Warning (13410): Pin "HEX6[4]" stuck at GND
    Warning (13410): Pin "HEX6[5]" stuck at GND
    Warning (13410): Pin "HEX6[6]" stuck at VCC
    Warning (13410): Pin "HEX7[0]" stuck at VCC
    Warning (13410): Pin "HEX7[1]" stuck at GND
    Warning (13410): Pin "HEX7[2]" stuck at GND
    Warning (13410): Pin "HEX7[3]" stuck at GND
    Warning (13410): Pin "HEX7[4]" stuck at GND
    Warning (13410): Pin "HEX7[5]" stuck at VCC
    Warning (13410): Pin "HEX7[6]" stuck at VCC
    Warning (13410): Pin "LEDG[8]" stuck at GND
    Warning (13410): Pin "UART_TXD" stuck at GND
    Warning (13410): Pin "DRAM_CKE" stuck at VCC
    Warning (13410): Pin "SRAM_CE_N" stuck at GND
    Warning (13410): Pin "TDO" stuck at GND
    Warning (13410): Pin "VGA_SYNC" stuck at GND
Info: 70 registers lost all their fanouts during netlist optimizations. The first 70 are displayed below.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver~18" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver~19" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~29" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~30" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~31" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~16" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ps2_0:the_ps2_0|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~17" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~36" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~38" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~40" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~42" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~44" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~46" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~48" lost all its fanouts during netlist optimizations.
    Info: Register "nios:NIOS|ram_signal:the_ram_signal|ramctrl:the_ramctrl|RAM~50" lost all its fanouts during netlist optimizations.
    Info: Register "vga_mod:VGA|cycle[7]" lost all its fanouts during netlist optimizations.
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
Info: Implemented 17430 device resources after synthesis - the final resource count might be different
    Info: Implemented 31 input pins
    Info: Implemented 166 output pins
    Info: Implemented 34 bidirectional pins
    Info: Implemented 17059 logic cells
    Info: Implemented 106 RAM segments
    Info: Implemented 1 ClockLock PLLs
    Info: Implemented 32 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 375 warnings
    Info: Processing ended: Wed May  9 11:43:10 2012
    Info: Elapsed time: 00:04:27


