Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 12:54:39 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                             Path #1                                                                                                                            | WorstPath from Dst |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                                         12.500 |             12.500 |
| Path Delay                |                   1.920 |                                                                                                                                                                                                                                                         20.251 |              0.467 |
| Logic Delay               | 0.093(5%)               | 5.878(30%)                                                                                                                                                                                                                                                     | 0.096(21%)         |
| Net Delay                 | 1.827(95%)              | 14.373(70%)                                                                                                                                                                                                                                                    | 0.371(79%)         |
| Clock Skew                |                  -0.066 |                                                                                                                                                                                                                                                          0.079 |             -0.248 |
| Slack                     |                  10.505 |                                                                                                                                                                                                                                                         -7.680 |             11.776 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 0% x 1%                 | 10% x 3%                                                                                                                                                                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                            345 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                       3 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                             42 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[21]/C         | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                                        | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                               | sr_p.sr_2[240]/D   |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                   Path #2                                                                                                                  | WorstPath from Dst |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                     12.500 |             12.500 |
| Path Delay                |                   1.920 |                                                                                                                                                                                                                                     20.228 |              1.779 |
| Logic Delay               | 0.093(5%)               | 5.579(28%)                                                                                                                                                                                                                                 | 0.095(6%)          |
| Net Delay                 | 1.827(95%)              | 14.649(72%)                                                                                                                                                                                                                                | 1.684(94%)         |
| Clock Skew                |                  -0.066 |                                                                                                                                                                                                                                      0.076 |             -0.373 |
| Slack                     |                  10.505 |                                                                                                                                                                                                                                     -7.660 |             10.340 |
| Timing Exception          |                         |                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 0% x 1%                 | 10% x 3%                                                                                                                                                                                                                                   | 2% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                        344 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                         45 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                         45 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                       3 |                                                                                                                                                                                                                                          0 |                  3 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                         39 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[21]/C         | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                    | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                           | sr_p.sr_2[254]/D   |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                     Path #3                                                                                                                     | WorstPath from Dst |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                          12.500 |             12.500 |
| Path Delay                |                   1.920 |                                                                                                                                                                                                                                          20.123 |              0.828 |
| Logic Delay               | 0.093(5%)               | 5.695(29%)                                                                                                                                                                                                                                      | 0.096(12%)         |
| Net Delay                 | 1.827(95%)              | 14.428(71%)                                                                                                                                                                                                                                     | 0.732(88%)         |
| Clock Skew                |                  -0.066 |                                                                                                                                                                                                                                          -0.025 |             -0.147 |
| Slack                     |                  10.505 |                                                                                                                                                                                                                                          -7.657 |             11.517 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 0% x 1%                 | 10% x 2%                                                                                                                                                                                                                                        | 1% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                          | (1, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                             353 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                              46 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                              46 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                       3 |                                                                                                                                                                                                                                               0 |                  1 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                              39 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[21]/C         | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                         | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                | sr_p.sr_2[247]/D   |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                        Path #4                                                                                                                       | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                               12.500 |             12.500 |
| Path Delay                |                   1.920 |                                                                                                                                                                                                                                               20.123 |              1.644 |
| Logic Delay               | 0.093(5%)               | 5.536(28%)                                                                                                                                                                                                                                           | 0.093(6%)          |
| Net Delay                 | 1.827(95%)              | 14.587(72%)                                                                                                                                                                                                                                          | 1.551(94%)         |
| Clock Skew                |                  -0.066 |                                                                                                                                                                                                                                               -0.021 |             -0.046 |
| Slack                     |                  10.505 |                                                                                                                                                                                                                                               -7.653 |             10.801 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 1%                 | 10% x 2%                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                  381 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                       3 |                                                                                                                                                                                                                                                    0 |                  3 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                   39 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[21]/C         | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                              | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                     | sr_p.sr_2[255]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                               Path #5                                                                                                                               | WorstPath from Dst |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |                   1.920 |                                                                                                                                                                                                                                                              20.121 |              1.143 |
| Logic Delay               | 0.093(5%)               | 5.842(30%)                                                                                                                                                                                                                                                          | 0.093(9%)          |
| Net Delay                 | 1.827(95%)              | 14.279(70%)                                                                                                                                                                                                                                                         | 1.050(91%)         |
| Clock Skew                |                  -0.066 |                                                                                                                                                                                                                                                              -0.019 |             -0.025 |
| Slack                     |                  10.505 |                                                                                                                                                                                                                                                              -7.649 |             11.323 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 0% x 1%                 | 10% x 3%                                                                                                                                                                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                 346 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                       3 |                                                                                                                                                                                                                                                                   0 |                  3 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                  42 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[21]/C         | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                                             | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[250]/D   |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                        Path #6                                                                                                                       | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                               12.500 |             12.500 |
| Path Delay                |                   1.920 |                                                                                                                                                                                                                                               20.111 |              0.723 |
| Logic Delay               | 0.093(5%)               | 5.690(29%)                                                                                                                                                                                                                                           | 0.096(14%)         |
| Net Delay                 | 1.827(95%)              | 14.421(71%)                                                                                                                                                                                                                                          | 0.627(86%)         |
| Clock Skew                |                  -0.066 |                                                                                                                                                                                                                                               -0.022 |             -0.253 |
| Slack                     |                  10.505 |                                                                                                                                                                                                                                               -7.642 |             11.516 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 1%                 | 10% x 2%                                                                                                                                                                                                                                             | 3% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                  385 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                       3 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                   39 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[21]/C         | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                              | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                     | sr_p.sr_2[249]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                             Path #7                                                                                                                            | WorstPath from Dst |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                                         12.500 |             12.500 |
| Path Delay                |                   1.920 |                                                                                                                                                                                                                                                         20.211 |              0.475 |
| Logic Delay               | 0.093(5%)               | 5.943(30%)                                                                                                                                                                                                                                                     | 0.098(21%)         |
| Net Delay                 | 1.827(95%)              | 14.268(70%)                                                                                                                                                                                                                                                    | 0.377(79%)         |
| Clock Skew                |                  -0.066 |                                                                                                                                                                                                                                                          0.081 |             -0.249 |
| Slack                     |                  10.505 |                                                                                                                                                                                                                                                         -7.638 |             11.767 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 0% x 1%                 | 10% x 3%                                                                                                                                                                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                            345 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                       3 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                             42 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[21]/C         | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                                        | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                               | sr_p.sr_2[252]/D   |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                        Path #8                                                                                                                       | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                               12.500 |             12.500 |
| Path Delay                |                   1.920 |                                                                                                                                                                                                                                               20.374 |              0.658 |
| Logic Delay               | 0.093(5%)               | 5.888(29%)                                                                                                                                                                                                                                           | 0.096(15%)         |
| Net Delay                 | 1.827(95%)              | 14.486(71%)                                                                                                                                                                                                                                          | 0.562(85%)         |
| Clock Skew                |                  -0.066 |                                                                                                                                                                                                                                                0.245 |             -0.420 |
| Slack                     |                  10.505 |                                                                                                                                                                                                                                               -7.637 |             11.414 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 1%                 | 10% x 2%                                                                                                                                                                                                                                             | 1% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                  361 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                       3 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                   39 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[21]/C         | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                              | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                     | sr_p.sr_2[251]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                        Path #9                                                                                                                       | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                               12.500 |             12.500 |
| Path Delay                |                   1.920 |                                                                                                                                                                                                                                               20.186 |              0.602 |
| Logic Delay               | 0.093(5%)               | 5.798(29%)                                                                                                                                                                                                                                           | 0.096(16%)         |
| Net Delay                 | 1.827(95%)              | 14.388(71%)                                                                                                                                                                                                                                          | 0.506(84%)         |
| Clock Skew                |                  -0.066 |                                                                                                                                                                                                                                                0.073 |             -0.233 |
| Slack                     |                  10.505 |                                                                                                                                                                                                                                               -7.621 |             11.656 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 1%                 | 10% x 3%                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                  346 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                       3 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                   39 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[21]/C         | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                              | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                     | sr_p.sr_2[243]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                       Path #10                                                                                                                       | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                               12.500 |             12.500 |
| Path Delay                |                   1.920 |                                                                                                                                                                                                                                               20.364 |              0.453 |
| Logic Delay               | 0.093(5%)               | 5.939(30%)                                                                                                                                                                                                                                           | 0.093(21%)         |
| Net Delay                 | 1.827(95%)              | 14.425(70%)                                                                                                                                                                                                                                          | 0.360(79%)         |
| Clock Skew                |                  -0.066 |                                                                                                                                                                                                                                                0.256 |             -0.437 |
| Slack                     |                  10.505 |                                                                                                                                                                                                                                               -7.616 |             11.602 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 1%                 | 10% x 2%                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                  385 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                       3 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                   39 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[21]/C         | muon_cand_1.pt_1_rep1/C                                                                                                                                                                                                                              | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_1.pt_1_rep1/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                     | sr_p.sr_2[248]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 | 7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 | 16 | 17 | 18 | 19 | 21 | 22 | 23 | 24 | 25 | 26 | 28 | 31 | 32 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 |
+-----------------+-------------+-----+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 744 | 8 | 6 | 13 | 4 |  1 |  5 |  1 | 10 | 16 |  2 |  1 |  3 | 10 | 16 |  8 |  7 |  9 |  2 | 19 |  3 | 15 | 11 |  2 | 10 |  9 |  2 |  4 |  3 |  5 | 11 |  7 |  2 |  5 |  8 |  6 |  6 |  1 |  3 |  2 |
+-----------------+-------------+-----+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                           Module                           | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                    wrapper | 0.73 |           4.05 |            8759 | 0(0.0%) | 163(2.6%) | 211(3.4%) | 825(13.3%) | 1304(21.1%) | 3689(59.6%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D000_SHORTSR-freq80retfan10000_rev_1 | 0.71 |           4.51 |            6102 | 0(0.0%) | 162(2.7%) | 211(3.5%) | 740(12.1%) | 1304(21.4%) | 3689(60.4%) |          0 |   0 |    0 |    0 |    0 |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       126% | (CLEM_X60Y390,CLEM_X64Y397)   | wrapper(100%) |            0% |       5.31696 | 98%          | 0%         |   0% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      |                2 |       121% | (CLEL_R_X62Y384,CLEM_X64Y387) | wrapper(100%) |            0% |       5.63281 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |       137% | (CLEM_X65Y373,CLEL_R_X66Y376) | wrapper(100%) |            0% |       5.47656 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       107% | (CLEM_X63Y372,CLEL_R_X66Y379) | wrapper(100%) |            0% |        5.3683 | 99%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.057% | (CLEM_X64Y388,CLEM_X67Y397)     | wrapper(100%) |            0% |       5.34167 | 100%         | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                3 |           0.127% | (CLEM_X60Y376,CLEM_X67Y395)     | wrapper(100%) |            0% |       5.36979 | 98%          | 0%         |   0% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.145% | (CLEM_X57Y382,CLEL_R_X72Y397)   | wrapper(100%) |            0% |       4.21531 | 78%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.148% | (CLEM_X60Y369,CLEM_X71Y384)     | wrapper(100%) |            0% |       5.13064 | 95%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                2 |           0.013% | (CLEM_X64Y380,CLEM_X67Y383)     | wrapper(100%) |            0% |       5.36979 | 100%         | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Long   |                0 |           0.002% | (CLEM_X60Y393,CLEM_X60Y393)     | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.006% | (CLEM_X64Y386,CLEM_X65Y386)     | wrapper(100%) |            0% |         5.625 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.010% | (CLEM_X64Y394,CLEM_X65Y394)     | wrapper(100%) |            0% |        5.1875 | 100%         | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.128% | (CLEM_X64Y369,CLEM_X71Y400)     | wrapper(100%) |            0% |       4.94434 | 93%          | 0%         |   7% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.281% | (CLEL_R_X55Y370,CLEM_X70Y401)   | wrapper(100%) |            0% |       3.87942 | 71%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.276% | (CLEL_R_X53Y374,CLEL_R_X68Y405) | wrapper(100%) |            0% |       3.17464 | 58%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.310% | (CLEM_X54Y365,CLEM_X69Y396)     | wrapper(100%) |            0% |       3.46663 | 63%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X67Y378   | 393             | 540          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X67Y381   | 393             | 537          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X67Y379   | 393             | 539          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X67Y376   | 393             | 542          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X67Y380   | 393             | 538          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X67Y377   | 393             | 541          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y375 | 386             | 543          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y374 | 386             | 544          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y377 | 386             | 541          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y373 | 386             | 545          | 44%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X63Y387   | 377             | 531          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y373 | 386             | 545          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y387 | 379             | 531          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y396 | 379             | 521          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X65Y373   | 384             | 545          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y397 | 379             | 520          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y387 | 374             | 531          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X61Y382   | 368             | 536          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X63Y388   | 377             | 530          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y388 | 374             | 530          | 37%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


