head	4.1;
branch	4.1.3;
access;
symbols
	DMA-0_23:4.1.3.1
	DMA-0_22:4.1.3.1
	DMA-0_21:4.1.3.1
	DMA-0_20:4.1.3.1
	DMA-0_19:4.1.3.1
	DMA-0_18:4.1.3.1
	RO_5_07:4.1.3.1
	DMA-0_17:4.1.3.1
	DMA-0_16:4.1.3.1
	HAL_merge:4.1.3.1
	DMA-0_15-4_4_2_6:4.1.3.1
	DMA-0_15-4_4_2_5:4.1.3.1
	DMA-0_15-4_4_2_4:4.1.3.1
	DMA-0_15-4_4_2_3:4.1.3.1
	DMA-0_15-4_4_2_2:4.1.3.1
	DMA-0_15-4_4_2_1:4.1.3.1
	HAL_bp:4.1.3.1
	HAL:4.1.3.1.0.10
	DMA-0_15:4.1.3.1
	DMA-0_14:4.1.3.1
	dellis_autobuild_BaseSW:4.1.3.1
	sbrodie_sedwards_16Mar2000:4.1.3.1
	DMA-0_13:4.1.3.1
	dcotton_autobuild_BaseSW:4.1.3.1
	nturton_DMA-0_12:4.1.3.1
	mstphens_UrsulaRiscPCBuild_20Nov98:4.1.3.1
	Ursula_RiscPC:4.1.3.1.0.8
	troddis_DMA-0_13:4.1.3.1
	rthornb_UrsulaBuild-19Aug1998:4.1.3.1
	UrsulaBuild_FinalSoftload:4.1.3.1
	rthornb_UrsulaBuild-12Aug1998:4.1.3.1
	aglover_UrsulaBuild-05Aug1998:4.1.3.1
	rthornb_UrsulaBuild-29Jul1998:4.1.3.1
	rthornb_UrsulaBuild-22Jul1998:4.1.3.1
	rthornb_UrsulaBuild-15Jul1998:4.1.3.1
	rthornb_UrsulaBuild-07Jul1998:4.1.3.1
	rthornb_UrsulaBuild-17Jun1998:4.1.3.1
	rthornb_UrsulaBuild-03Jun1998:4.1.3.1
	rthornb_UrsulaBuild-27May1998:4.1.3.1
	rthornb_UrsulaBuild-21May1998:4.1.3.1
	rthornb_UrsulaBuild_01May1998:4.1.3.1
	Daytona:4.1.3.1.0.6
	Daytona_bp:4.1.3.1
	Ursula:4.1.3.1.0.2
	Ursula_bp:4.1.3.1
	RO_3_71:4.1.3.1
	RCA:4.1.3.1.0.4
	MergeFiles:4.1.3.1
	RO_3_70:4.1.3.1
	StrongARM:4.1.3;
locks; strict;
comment	@# @;


4.1
date	96.11.06.01.22.19;	author nturton;	state Exp;
branches
	4.1.3.1;
next	;

4.1.3.1
date	96.11.06.01.22.19;	author nturton;	state Exp;
branches;
next	;


desc
@@



4.1
log
@Initial revision
@
text
@
DMA manager behavioural change introduced for StrongARM
-------------------------------------------------------

Current DMA manager only makes pages involved in transfers uncacheable
for transfers from device to host memory (reads). This is sufficient for
write-through cache (where writes to cached data are always updated
through to memory). (Aside: there is a small window of incoherency
though, due to write buffer.)

StrongARM (SA-110) has write-back data cache. This means that DMA transfers
from memory to device (writes) may transfer 'old' data, incoherent with
respect to data cache.

Fix is for DMA manager to make pages uncacheable for both directions of
transfer. For simplicity and uniformity, this is done whatever ARM the
new DMA manager is running on.

MJS, 24-July-96
@


4.1.3.1
log
@Import from cleaned 370 CD
@
text
@@
