Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Sat Jul  2 18:01:57 2016
| Host              : graham-Latitude-E5500 running 64-bit unknown
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file PS_PL_wrapper_timing_summary_routed.rpt -rpx PS_PL_wrapper_timing_summary_routed.rpx
| Design            : PS_PL_wrapper
| Device            : 7z010-clg225
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.363        0.000                      0                 8557        0.017        0.000                      0                 8557        8.920        0.000                       0                  3243  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
PS_PL_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_PS_PL_clk_wiz_0_1    {0.000 10.170}     20.341          49.162          
  clkfbout_PS_PL_clk_wiz_0_1    {0.000 10.000}     20.000          50.000          
clk_fpga_0                      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PS_PL_i/clk_wiz_0/inst/clk_in1                                                                                                                                                   18.751        0.000                       0                     1  
  clk_out1_PS_PL_clk_wiz_0_1          8.363        0.000                      0                 8557        0.017        0.000                      0                 8557        8.920        0.000                       0                  3238  
  clkfbout_PS_PL_clk_wiz_0_1                                                                                                                                                     17.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                       17.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PS_PL_i/clk_wiz_0/inst/clk_in1
  To Clock:  PS_PL_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PS_PL_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                          
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PS_PL_clk_wiz_0_1
  To Clock:  clk_out1_PS_PL_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.363ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.484ns  (logic 3.921ns (34.142%)  route 7.563ns (65.858%))
  Logic Levels:           6  (LUT5=5 RAMD32=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.830 - 20.341 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.793     5.965    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/upper_reg_banks/ADDRC0
    SLICE_X12Y13         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     6.118 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.120     7.239    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.359     7.598 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=52, routed)          1.280     8.878    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/port_id[6]
    SLICE_X17Y16         LUT5 (Prop_lut5_I1_O)        0.326     9.204 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2/O
                         net (fo=7, routed)           1.123    10.326    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2
    SLICE_X22Y18         LUT5 (Prop_lut5_I0_O)        0.124    10.450 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__2/O
                         net (fo=22, routed)          1.029    11.480    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/I2
    SLICE_X14Y21         LUT5 (Prop_lut5_I2_O)        0.150    11.630 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.694    12.324    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/I2
    SLICE_X14Y21         LUT5 (Prop_lut5_I2_O)        0.355    12.679 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.524    13.203    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/O5
    SLICE_X14Y21         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.489    21.830    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/clk
    SLICE_X14Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/C
                         clock pessimism              0.115    21.945    
                         clock uncertainty           -0.095    21.849    
    SLICE_X14Y21         FDRE (Setup_fdre_C_D)       -0.284    21.565    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop
  -------------------------------------------------------------------
                         required time                         21.565    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  8.363    

Slack (MET) :             9.230ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.932ns  (logic 3.892ns (35.603%)  route 7.040ns (64.397%))
  Logic Levels:           6  (LUT5=4 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.830 - 20.341 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.793     5.965    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/upper_reg_banks/ADDRC0
    SLICE_X12Y13         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     6.118 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.120     7.239    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.359     7.598 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=52, routed)          1.280     8.878    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/port_id[6]
    SLICE_X17Y16         LUT5 (Prop_lut5_I1_O)        0.326     9.204 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2/O
                         net (fo=7, routed)           1.123    10.326    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2
    SLICE_X22Y18         LUT5 (Prop_lut5_I0_O)        0.124    10.450 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__2/O
                         net (fo=22, routed)          1.029    11.480    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/I2
    SLICE_X14Y21         LUT5 (Prop_lut5_I2_O)        0.150    11.630 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.694    12.324    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/I2
    SLICE_X14Y21         LUT6 (Prop_lut6_I2_O)        0.326    12.650 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.650    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/O6
    SLICE_X14Y21         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.489    21.830    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/clk
    SLICE_X14Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop/C
                         clock pessimism              0.115    21.945    
                         clock uncertainty           -0.095    21.849    
    SLICE_X14Y21         FDRE (Setup_fdre_C_D)        0.031    21.880    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer1_flop
  -------------------------------------------------------------------
                         required time                         21.880    
                         arrival time                         -12.650    
  -------------------------------------------------------------------
                         slack                                  9.230    

Slack (MET) :             9.881ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.083ns  (logic 3.652ns (36.220%)  route 6.431ns (63.780%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 21.824 - 20.341 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.710     1.710    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.164 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.357     5.522    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRC0
    SLICE_X28Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.675 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.972     6.647    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X27Y10         LUT5 (Prop_lut5_I0_O)        0.359     7.006 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=67, routed)          2.470     9.476    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[2]
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.358     9.834 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=3, routed)           0.612    10.445    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__0
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.328    10.773 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__13/O
                         net (fo=8, routed)           1.020    11.793    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_8
    SLICE_X34Y24         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.483    21.824    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X34Y24                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    21.939    
                         clock uncertainty           -0.095    21.843    
    SLICE_X34Y24         FDRE (Setup_fdre_C_CE)      -0.169    21.674    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.674    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  9.881    

Slack (MET) :             9.881ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.083ns  (logic 3.652ns (36.220%)  route 6.431ns (63.780%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 21.824 - 20.341 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.710     1.710    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.164 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.357     5.522    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRC0
    SLICE_X28Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.675 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.972     6.647    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X27Y10         LUT5 (Prop_lut5_I0_O)        0.359     7.006 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=67, routed)          2.470     9.476    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[2]
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.358     9.834 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=3, routed)           0.612    10.445    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__0
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.328    10.773 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__13/O
                         net (fo=8, routed)           1.020    11.793    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_8
    SLICE_X34Y24         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.483    21.824    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X34Y24                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    21.939    
                         clock uncertainty           -0.095    21.843    
    SLICE_X34Y24         FDRE (Setup_fdre_C_CE)      -0.169    21.674    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.674    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  9.881    

Slack (MET) :             9.942ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.986ns  (logic 3.652ns (36.571%)  route 6.334ns (63.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 21.824 - 20.341 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.710     1.710    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.164 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.357     5.522    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRC0
    SLICE_X28Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.675 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.972     6.647    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X27Y10         LUT5 (Prop_lut5_I0_O)        0.359     7.006 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=67, routed)          2.470     9.476    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[2]
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.358     9.834 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=3, routed)           0.612    10.445    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__0
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.328    10.773 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__13/O
                         net (fo=8, routed)           0.923    11.697    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_8
    SLICE_X35Y24         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.483    21.824    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X35Y24                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    21.939    
                         clock uncertainty           -0.095    21.843    
    SLICE_X35Y24         FDRE (Setup_fdre_C_CE)      -0.205    21.638    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.638    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                  9.942    

Slack (MET) :             9.942ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.986ns  (logic 3.652ns (36.571%)  route 6.334ns (63.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 21.824 - 20.341 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.710     1.710    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.164 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.357     5.522    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRC0
    SLICE_X28Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.675 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.972     6.647    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X27Y10         LUT5 (Prop_lut5_I0_O)        0.359     7.006 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=67, routed)          2.470     9.476    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[2]
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.358     9.834 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=3, routed)           0.612    10.445    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__0
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.328    10.773 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__13/O
                         net (fo=8, routed)           0.923    11.697    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_8
    SLICE_X35Y24         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.483    21.824    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X35Y24                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    21.939    
                         clock uncertainty           -0.095    21.843    
    SLICE_X35Y24         FDRE (Setup_fdre_C_CE)      -0.205    21.638    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.638    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                  9.942    

Slack (MET) :             9.965ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.004ns  (logic 3.652ns (36.506%)  route 6.352ns (63.494%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.829 - 20.341 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.710     1.710    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.164 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.357     5.522    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRC0
    SLICE_X28Y10         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.675 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.972     6.647    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X27Y10         LUT5 (Prop_lut5_I0_O)        0.359     7.006 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=67, routed)          2.470     9.476    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[2]
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.358     9.834 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=3, routed)           0.612    10.445    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__0
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.328    10.773 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__13/O
                         net (fo=8, routed)           0.941    11.714    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_8
    SLICE_X32Y28         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.488    21.829    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X32Y28                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                         clock pessimism              0.115    21.944    
                         clock uncertainty           -0.095    21.848    
    SLICE_X32Y28         FDRE (Setup_fdre_C_CE)      -0.169    21.679    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem25/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.679    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  9.965    

Slack (MET) :             10.028ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_width_loop[0].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.585ns  (logic 3.416ns (35.640%)  route 6.169ns (64.360%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.829 - 20.341 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.793     5.965    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/upper_reg_banks/ADDRC0
    SLICE_X12Y13         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     6.118 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.120     7.239    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.359     7.598 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=52, routed)          1.280     8.878    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/port_id[6]
    SLICE_X17Y16         LUT5 (Prop_lut5_I1_O)        0.326     9.204 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2/O
                         net (fo=7, routed)           1.123    10.326    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2
    SLICE_X22Y18         LUT5 (Prop_lut5_I0_O)        0.124    10.450 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__2/O
                         net (fo=22, routed)          0.853    11.303    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/buffer_write
    SLICE_X16Y21         SRL16E                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_width_loop[0].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.488    21.829    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/clk
    SLICE_X16Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_width_loop[0].storage_srl/CLK
                         clock pessimism              0.115    21.944    
                         clock uncertainty           -0.095    21.848    
    SLICE_X16Y21         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    21.331    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         21.331    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                 10.028    

Slack (MET) :             10.028ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_width_loop[1].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.585ns  (logic 3.416ns (35.640%)  route 6.169ns (64.360%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.829 - 20.341 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.793     5.965    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/upper_reg_banks/ADDRC0
    SLICE_X12Y13         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     6.118 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.120     7.239    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.359     7.598 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=52, routed)          1.280     8.878    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/port_id[6]
    SLICE_X17Y16         LUT5 (Prop_lut5_I1_O)        0.326     9.204 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2/O
                         net (fo=7, routed)           1.123    10.326    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2
    SLICE_X22Y18         LUT5 (Prop_lut5_I0_O)        0.124    10.450 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__2/O
                         net (fo=22, routed)          0.853    11.303    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/buffer_write
    SLICE_X16Y21         SRL16E                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_width_loop[1].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.488    21.829    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/clk
    SLICE_X16Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_width_loop[1].storage_srl/CLK
                         clock pessimism              0.115    21.944    
                         clock uncertainty           -0.095    21.848    
    SLICE_X16Y21         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    21.331    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         21.331    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                 10.028    

Slack (MET) :             10.028ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_width_loop[2].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.585ns  (logic 3.416ns (35.640%)  route 6.169ns (64.360%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.829 - 20.341 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=14, routed)          1.793     5.965    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/upper_reg_banks/ADDRC0
    SLICE_X12Y13         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     6.118 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.120     7.239    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.359     7.598 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=52, routed)          1.280     8.878    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/port_id[6]
    SLICE_X17Y16         LUT5 (Prop_lut5_I1_O)        0.326     9.204 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2/O
                         net (fo=7, routed)           1.123    10.326    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2
    SLICE_X22Y18         LUT5 (Prop_lut5_I0_O)        0.124    10.450 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__2/O
                         net (fo=22, routed)          0.853    11.303    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/buffer_write
    SLICE_X16Y21         SRL16E                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_width_loop[2].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        1.488    21.829    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/clk
    SLICE_X16Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_width_loop[2].storage_srl/CLK
                         clock pessimism              0.115    21.944    
                         clock uncertainty           -0.095    21.848    
    SLICE_X16Y21         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    21.331    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_width_loop[2].storage_srl
  -------------------------------------------------------------------
                         required time                         21.331    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                 10.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.924%)  route 0.212ns (60.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.560     0.560    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X21Y4                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][9]/Q
                         net (fo=1, routed)           0.212     0.913    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[9]
    SLICE_X22Y2          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.829     0.829    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X22Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.824    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.072     0.896    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.375%)  route 0.208ns (59.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.560     0.560    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X21Y4                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][11]/Q
                         net (fo=1, routed)           0.208     0.909    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[11]
    SLICE_X22Y2          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.829     0.829    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X22Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.824    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.066     0.890    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.375%)  route 0.208ns (59.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.560     0.560    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X21Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][4]/Q
                         net (fo=1, routed)           0.208     0.909    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[4]
    SLICE_X22Y1          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.829     0.829    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X22Y1                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.824    
    SLICE_X22Y1          FDRE (Hold_fdre_C_D)         0.066     0.890    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.247%)  route 0.238ns (62.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.555     0.555    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X26Y19                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/outputregister/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.238     0.933    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y6          RAMB18E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.864     0.864    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     0.612    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.908    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.915%)  route 0.227ns (58.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.558     0.558    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/clk
    SLICE_X28Y16                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][15]/Q
                         net (fo=1, routed)           0.227     0.949    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y4          RAMB36E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.858     0.858    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y4                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.625    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.921    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.634%)  route 0.224ns (61.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.562     0.562    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X19Y8                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][22]/Q
                         net (fo=1, routed)           0.224     0.927    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[22]
    SLICE_X23Y6          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.828     0.828    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X23Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.823    
    SLICE_X23Y6          FDRE (Hold_fdre_C_D)         0.075     0.898    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.560     0.560    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X21Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][14]/Q
                         net (fo=1, routed)           0.215     0.916    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[14]
    SLICE_X24Y3          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.828     0.828    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X24Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.823    
    SLICE_X24Y3          FDRE (Hold_fdre_C_D)         0.059     0.882    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.550     0.550    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=19, routed)          0.218     0.909    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X20Y21         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.818     0.818    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X20Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.563    
    SLICE_X20Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.873    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.550     0.550    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=19, routed)          0.218     0.909    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X20Y21         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.818     0.818    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X20Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.255     0.563    
    SLICE_X20Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.873    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.550     0.550    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=19, routed)          0.218     0.909    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X20Y21         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3236, routed)        0.818     0.818    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X20Y21                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.255     0.563    
    SLICE_X20Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.873    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PS_PL_clk_wiz_0_1
Waveform:           { 0 10.1705 }
Period:             20.341
Sources:            { PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                 
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB36_X1Y5      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB36_X1Y5      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB36_X1Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB36_X1Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB36_X0Y2      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB36_X0Y2      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB36_X0Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB36_X0Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB18_X1Y6      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB18_X1Y6      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   20.341  193.019  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                        
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.170  8.920    SLICE_X12Y23     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[2].large_spm.spm_ram/RAMS64E_A/CLK                                                                                                                                 
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.170  8.920    SLICE_X12Y23     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[2].large_spm.spm_ram/RAMS64E_B/CLK                                                                                                                                 
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.170  8.920    SLICE_X12Y23     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[2].large_spm.spm_ram/RAMS64E_C/CLK                                                                                                                                 
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.170  8.920    SLICE_X12Y23     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/data_path_loop[2].large_spm.spm_ram/RAMS64E_D/CLK                                                                                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X8Y23      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/RAMA/CLK                                                                                                                                                          
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X8Y23      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/RAMA_D1/CLK                                                                                                                                                       
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X8Y23      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/RAMB/CLK                                                                                                                                                          
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X8Y23      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/RAMB_D1/CLK                                                                                                                                                       
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X8Y23      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/RAMC/CLK                                                                                                                                                          
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X8Y23      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/picoblaze1/lower_reg_banks/RAMC_D1/CLK                                                                                                                                                       
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X20Y21     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X20Y21     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X20Y21     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X20Y21     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X20Y21     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X20Y21     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK                                                              
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     10.170  8.920    SLICE_X20Y21     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK                                                                 
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     10.170  8.920    SLICE_X20Y21     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X34Y28     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK                                                             
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X34Y28     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK                                                          



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PS_PL_clk_wiz_0_1
  To Clock:  clkfbout_PS_PL_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PS_PL_clk_wiz_0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                            
Min Period  n/a     BUFG/I               n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1    PS_PL_i/clk_wiz_0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   20.000  80.000   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                                                    
Min Period  n/a     BUFG/I   n/a            2.155     20.000  17.845  BUFGCTRL_X0Y2  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I  



