<profile>

<section name = "Vivado HLS Report for 'Loop_loop_height1_pr'" level="0">
<item name = "Date">Sat Aug 15 22:41:50 2020
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">TestPattern</item>
<item name = "Solution">TestPattern</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 4.26, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1231681, 1231681, 1231681, 1231681, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height1">1231680, 1231680, 1283, -, -, 960, no</column>
<column name=" + loop_width1">1280, 1280, 2, 1, 1, 1280, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 242</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 195</column>
<column name="Register">-, -, 64, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_318_p2">+, 0, 0, 17, 10, 1</column>
<column name="j_V_fu_336_p2">+, 0, 0, 18, 11, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 8, 1, 1</column>
<column name="grp_fu_276_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="grp_fu_282_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="grp_fu_288_p2">icmp, 0, 0, 13, 11, 10</column>
<column name="grp_fu_294_p2">icmp, 0, 0, 13, 11, 10</column>
<column name="grp_fu_300_p2">icmp, 0, 0, 13, 11, 10</column>
<column name="grp_fu_306_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="tmp_1_i_fu_324_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="tmp_2_i_fu_330_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="tmp_4_i_fu_342_p2">icmp, 0, 0, 13, 11, 8</column>
<column name="tmp_i_fu_312_p2">icmp, 0, 0, 13, 10, 8</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 8, 1, 1</column>
<column name="storemerge1_fu_364_p3">select, 0, 0, 9, 1, 9</column>
<column name="storemerge2_cast_fu_378_p3">select, 0, 0, 2, 1, 2</column>
<column name="storemerge3_fu_348_p3">select, 0, 0, 9, 1, 7</column>
<column name="storemerge_fu_356_p3">select, 0, 0, 9, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
<column name="not_tmp_15_i_fu_372_p2">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_tmp_4_reg_125">33, 6, 8, 48</column>
<column name="ap_phi_reg_pp0_iter1_tmp_5_reg_176">33, 6, 8, 48</column>
<column name="ap_phi_reg_pp0_iter1_tmp_6_reg_225">33, 6, 8, 48</column>
<column name="imag0_0_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="imag0_0_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="imag0_0_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_1_reg_114">9, 2, 11, 22</column>
<column name="t_V_reg_103">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_4_reg_125">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_5_reg_176">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_6_reg_225">8, 0, 8, 0</column>
<column name="i_V_reg_390">10, 0, 10, 0</column>
<column name="t_V_1_reg_114">11, 0, 11, 0</column>
<column name="t_V_reg_103">10, 0, 10, 0</column>
<column name="tmp_1_i_reg_395">1, 0, 1, 0</column>
<column name="tmp_2_i_reg_399">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_loop_height1_pr, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_loop_height1_pr, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_loop_height1_pr, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_loop_height1_pr, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_loop_height1_pr, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_loop_height1_pr, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_loop_height1_pr, return value</column>
<column name="imag0_0_data_stream_0_V_din">out, 8, ap_fifo, imag0_0_data_stream_0_V, pointer</column>
<column name="imag0_0_data_stream_0_V_full_n">in, 1, ap_fifo, imag0_0_data_stream_0_V, pointer</column>
<column name="imag0_0_data_stream_0_V_write">out, 1, ap_fifo, imag0_0_data_stream_0_V, pointer</column>
<column name="imag0_0_data_stream_1_V_din">out, 8, ap_fifo, imag0_0_data_stream_1_V, pointer</column>
<column name="imag0_0_data_stream_1_V_full_n">in, 1, ap_fifo, imag0_0_data_stream_1_V, pointer</column>
<column name="imag0_0_data_stream_1_V_write">out, 1, ap_fifo, imag0_0_data_stream_1_V, pointer</column>
<column name="imag0_0_data_stream_2_V_din">out, 8, ap_fifo, imag0_0_data_stream_2_V, pointer</column>
<column name="imag0_0_data_stream_2_V_full_n">in, 1, ap_fifo, imag0_0_data_stream_2_V, pointer</column>
<column name="imag0_0_data_stream_2_V_write">out, 1, ap_fifo, imag0_0_data_stream_2_V, pointer</column>
</table>
</item>
</section>
</profile>
