Creating files that contain REAL values which can be read by VHDL / modelsim
