;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -30, 39
	MOV @121, 106
	SLT 30, 9
	SLT 810, 30
	JMP -30, 9
	JMP -30, 9
	CMP @121, 106
	JMP -30, 9
	JMP -30, 9
	MOV <-30, 9
	CMP @0, @2
	SLT 810, 30
	SPL 0, <336
	MOV <-30, 9
	MOV <-30, 9
	SUB @121, 106
	MOV <-30, 9
	MOV -1, <-90
	JMZ -1, @-20
	DJN 300, @870
	SLT 210, 60
	ADD 210, 31
	CMP @121, 106
	MOV -1, <-20
	SPL 0, <336
	ADD 810, 30
	CMP @121, 106
	CMP @121, 106
	CMP @121, 106
	CMP @121, 106
	JMP -1, @-20
	JMN @12, #201
	SUB @121, 106
	JMZ -1, @-20
	JMP -1, @-20
	SLT 210, 60
	JMN 0, <336
	MOV <-30, 9
	SPL <121, 106
	MOV <-30, 9
	SPL <121, 106
	DJN -1, -20
	SPL 0, <335
	MOV -1, <-93
	SUB 273, 60
	MOV -1, <-93
	SUB 273, 60
