

================================================================
== Vitis HLS Report for 'cpyData_copro'
================================================================
* Date:           Wed Aug 30 20:50:41 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        cpy_Data
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.380 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  66.000 ns|  66.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    176|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|    1150|   1262|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    164|    -|
|Register         |        -|    -|    1116|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    1|    2266|   1762|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+----+-----+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------+----------------+---------+----+-----+-----+-----+
    |Axi_lite_s_axi_U  |Axi_lite_s_axi  |        0|   0|  220|  360|    0|
    |control_s_axi_U   |control_s_axi   |        0|   0|  100|  168|    0|
    |memWR_m_axi_U     |memWR_m_axi     |        4|   0|  830|  734|    0|
    +------------------+----------------+---------+----+-----+-----+-----+
    |Total             |                |        4|   0| 1150| 1262|    0|
    +------------------+----------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |mac_muladd_12ns_11ns_11ns_23_4_1_U1  |mac_muladd_12ns_11ns_11ns_23_4_1  |  i0 * i1 + i2|
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln67_fu_411_p2                  |         +|   0|  0|  12|          11|           1|
    |add_ln71_fu_387_p2                  |         +|   0|  0|  12|          12|           1|
    |add_ln79_fu_489_p2                  |         +|   0|  0|  39|          32|           1|
    |add_ln91_fu_458_p2                  |         +|   0|  0|  71|          64|          64|
    |ap_block_state12_pp0_stage0_iter11  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_425                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_439                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_443                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_459                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_462                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_754                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_767                    |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_156_p9             |       and|   0|  0|   2|           1|           0|
    |icmp_ln66_fu_399_p2                 |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 176|         146|          94|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_numWrites_loc_0_phi_fu_252_p6            |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_empty_22_reg_288               |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_max_col_counter_loc_1_reg_274  |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_numWrites_loc_0_reg_248        |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_rows_counter_loc_0_reg_261     |   9|          2|   11|         22|
    |ap_phi_reg_pp0_iter5_max_col_counter_loc_0_reg_238  |  14|          3|   12|         36|
    |ap_phi_reg_pp0_iter6_empty_22_reg_288               |  14|          3|   12|         36|
    |ap_phi_reg_pp0_iter6_max_col_counter_loc_1_reg_274  |  14|          3|   12|         36|
    |ap_phi_reg_pp0_iter6_rows_counter_loc_0_reg_261     |  14|          3|   11|         33|
    |columns_counter                                     |   9|          2|   12|         24|
    |max_col_counter                                     |   9|          2|   12|         24|
    |memWR_blk_n_AW                                      |   9|          2|    1|          2|
    |memWR_blk_n_B                                       |   9|          2|    1|          2|
    |memWR_blk_n_W                                       |   9|          2|    1|          2|
    |rows_counter                                        |   9|          2|   11|         22|
    |strm_in_TDATA_blk_n                                 |   9|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               | 164|         36|  185|        417|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |add_ln67_reg_598                                    |  11|   0|   11|          0|
    |add_ln71_reg_590                                    |  12|   0|   12|          0|
    |add_ln79_reg_609                                    |  32|   0|   32|          0|
    |add_ln86_reg_569                                    |  23|   0|   23|          0|
    |ap_CS_fsm                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_22_reg_288               |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_max_col_counter_loc_0_reg_238  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_max_col_counter_loc_1_reg_274  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_numWrites_loc_0_reg_248        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_rows_counter_loc_0_reg_261     |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter2_empty_22_reg_288               |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_max_col_counter_loc_0_reg_238  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_max_col_counter_loc_1_reg_274  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_numWrites_loc_0_reg_248        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_rows_counter_loc_0_reg_261     |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter3_empty_22_reg_288               |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter3_max_col_counter_loc_0_reg_238  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter3_max_col_counter_loc_1_reg_274  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter3_numWrites_loc_0_reg_248        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_rows_counter_loc_0_reg_261     |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter4_empty_22_reg_288               |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter4_max_col_counter_loc_0_reg_238  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter4_max_col_counter_loc_1_reg_274  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter4_numWrites_loc_0_reg_248        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_rows_counter_loc_0_reg_261     |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter5_empty_22_reg_288               |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter5_max_col_counter_loc_0_reg_238  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter5_max_col_counter_loc_1_reg_274  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter5_numWrites_loc_0_reg_248        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_rows_counter_loc_0_reg_261     |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter6_empty_22_reg_288               |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter6_max_col_counter_loc_1_reg_274  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter6_rows_counter_loc_0_reg_261     |  11|   0|   11|          0|
    |col_reg_549                                         |  11|   0|   11|          0|
    |col_reg_549_pp0_iter1_reg                           |  11|   0|   11|          0|
    |columns_counter                                     |  12|   0|   12|          0|
    |data_wr_reg_544                                     |  32|   0|   32|          0|
    |input_data_user_reg_533                             |   1|   0|    1|          0|
    |max_col_counter                                     |  12|   0|   12|          0|
    |max_col_counter_load_reg_584                        |  12|   0|   12|          0|
    |memWR_addr_reg_603                                  |  64|   0|   64|          0|
    |memW_read_reg_524                                   |  64|   0|   64|          0|
    |next_reset                                          |   1|   0|    1|          0|
    |next_reset_load_reg_540                             |   1|   0|    1|          0|
    |numWrites                                           |  32|   0|   32|          0|
    |rows_counter                                        |  11|   0|   11|          0|
    |rows_counter_load_reg_574                           |  11|   0|   11|          0|
    |tmp_reg_529                                         |   1|   0|    1|          0|
    |data_wr_reg_544                                     |  64|  32|   32|          0|
    |input_data_user_reg_533                             |  64|  32|    1|          0|
    |memW_read_reg_524                                   |  64|  32|   64|          0|
    |next_reset_load_reg_540                             |  64|  32|    1|          0|
    |tmp_reg_529                                         |  64|  32|    1|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               |1116| 160|  895|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+------------------------+-----+-----+--------------+------------------+--------------+
|s_axi_Axi_lite_AWVALID  |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_AWREADY  |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_AWADDR   |   in|    7|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WVALID   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WREADY   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WDATA    |   in|   32|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WSTRB    |   in|    4|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARVALID  |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARREADY  |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARADDR   |   in|    7|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RVALID   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RREADY   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RDATA    |  out|   32|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RRESP    |  out|    2|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BVALID   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BREADY   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BRESP    |  out|    2|         s_axi|          Axi_lite|       pointer|
|s_axi_control_AWVALID   |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_AWREADY   |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_AWADDR    |   in|    5|         s_axi|           control|        scalar|
|s_axi_control_WVALID    |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_WREADY    |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_WDATA     |   in|   32|         s_axi|           control|        scalar|
|s_axi_control_WSTRB     |   in|    4|         s_axi|           control|        scalar|
|s_axi_control_ARVALID   |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_ARREADY   |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_ARADDR    |   in|    5|         s_axi|           control|        scalar|
|s_axi_control_RVALID    |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_RREADY    |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_RDATA     |  out|   32|         s_axi|           control|        scalar|
|s_axi_control_RRESP     |  out|    2|         s_axi|           control|        scalar|
|s_axi_control_BVALID    |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_BREADY    |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_BRESP     |  out|    2|         s_axi|           control|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_none|     cpyData_copro|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_none|     cpyData_copro|  return value|
|m_axi_memWR_AWVALID     |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWREADY     |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWADDR      |  out|   64|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWID        |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWLEN       |  out|    8|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWSIZE      |  out|    3|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWBURST     |  out|    2|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWLOCK      |  out|    2|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWCACHE     |  out|    4|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWPROT      |  out|    3|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWQOS       |  out|    4|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWREGION    |  out|    4|         m_axi|             memWR|       pointer|
|m_axi_memWR_AWUSER      |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_WVALID      |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_WREADY      |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_WDATA       |  out|   32|         m_axi|             memWR|       pointer|
|m_axi_memWR_WSTRB       |  out|    4|         m_axi|             memWR|       pointer|
|m_axi_memWR_WLAST       |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_WID         |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_WUSER       |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARVALID     |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARREADY     |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARADDR      |  out|   64|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARID        |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARLEN       |  out|    8|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARSIZE      |  out|    3|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARBURST     |  out|    2|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARLOCK      |  out|    2|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARCACHE     |  out|    4|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARPROT      |  out|    3|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARQOS       |  out|    4|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARREGION    |  out|    4|         m_axi|             memWR|       pointer|
|m_axi_memWR_ARUSER      |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_RVALID      |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_RREADY      |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_RDATA       |   in|   32|         m_axi|             memWR|       pointer|
|m_axi_memWR_RLAST       |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_RID         |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_RUSER       |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_RRESP       |   in|    2|         m_axi|             memWR|       pointer|
|m_axi_memWR_BVALID      |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_BREADY      |  out|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_BRESP       |   in|    2|         m_axi|             memWR|       pointer|
|m_axi_memWR_BID         |   in|    1|         m_axi|             memWR|       pointer|
|m_axi_memWR_BUSER       |   in|    1|         m_axi|             memWR|       pointer|
|strm_in_TDATA           |   in|   64|          axis|  strm_in_V_data_V|       pointer|
|strm_in_TVALID          |   in|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TREADY          |  out|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TDEST           |   in|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TKEEP           |   in|    8|          axis|  strm_in_V_keep_V|       pointer|
|strm_in_TSTRB           |   in|    8|          axis|  strm_in_V_strb_V|       pointer|
|strm_in_TUSER           |   in|    1|          axis|  strm_in_V_user_V|       pointer|
|strm_in_TLAST           |   in|    1|          axis|  strm_in_V_last_V|       pointer|
|strm_in_TID             |   in|    1|          axis|    strm_in_V_id_V|       pointer|
+------------------------+-----+-----+--------------+------------------+--------------+

