ctx.addClock("CLK_SYS", 16)            # The main oscillator clock
#ctx.addClock("CLK_DMM.adc1.adc_logic_core_clk", 50)    # The ADC logic core clock used for clocking an syncing the ADC
#ctx.addClock("FSM_ADC.adc2.adc_logic_core_clk", 50)    # The ADC logic core clock used for clocking an syncing the ADC
