==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 101.863 ; gain = 45.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 101.863 ; gain = 45.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 106.934 ; gain = 51.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 112.520 ; gain = 56.621
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 137.586 ; gain = 81.688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 137.586 ; gain = 81.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.08 seconds; current allocated memory: 88.007 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 88.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 89.470 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 151.012 ; gain = 95.113
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 39.559 seconds; peak allocated memory: 89.470 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 102.129 ; gain = 46.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 102.129 ; gain = 46.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 107.449 ; gain = 51.465
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 113.211 ; gain = 57.227
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:24) in function 'svm' partially with a factor of 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 137.672 ; gain = 81.688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 137.672 ; gain = 81.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.36 seconds; current allocated memory: 89.137 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 89.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 91.562 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 154.695 ; gain = 98.711
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 31.557 seconds; peak allocated memory: 91.562 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 101.648 ; gain = 45.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 101.648 ; gain = 45.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 106.941 ; gain = 51.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 112.957 ; gain = 57.145
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:24) in function 'svm' partially with a factor of 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 138.117 ; gain = 82.305
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 138.117 ; gain = 82.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.842 seconds; current allocated memory: 88.992 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 89.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 91.432 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 155.738 ; gain = 99.926
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 30.078 seconds; peak allocated memory: 91.432 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 102.152 ; gain = 46.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 102.152 ; gain = 46.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:22) in function 'svm(short*, float*)': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 107.160 ; gain = 51.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 113.195 ; gain = 57.211
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:22) in function 'svm': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:22) in function 'svm' completely.
INFO: [XFORM 203-102] Partitioning array 'SupVec' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 137.164 ; gain = 81.180
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 137.164 ; gain = 81.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.87 seconds; current allocated memory: 88.128 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 88.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 89.577 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 140.234 ; gain = 84.250
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 27.641 seconds; peak allocated memory: 89.577 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.145 ; gain = 46.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.145 ; gain = 46.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 107.453 ; gain = 52.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 112.980 ; gain = 57.570
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:22) in function 'svm' partially with a factor of 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 137.617 ; gain = 82.207
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 138.145 ; gain = 82.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.66 seconds; current allocated memory: 89.138 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 89.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 91.562 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 155.973 ; gain = 100.562
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 24.425 seconds; peak allocated memory: 91.562 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.941 ; gain = 46.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.941 ; gain = 46.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:22) in function 'svm(short*, float*)': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 107.465 ; gain = 51.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 113.227 ; gain = 57.516
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:22) in function 'svm': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:22) in function 'svm' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Sum_Inner_Loop' (svm.cpp:22) in function 'svm' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'SupVec' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 138.320 ; gain = 82.609
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 138.320 ; gain = 82.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.72 seconds; current allocated memory: 88.738 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 89.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 91.176 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 144.285 ; gain = 88.574
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 28.353 seconds; peak allocated memory: 91.176 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.195 ; gain = 46.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.195 ; gain = 46.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 107.609 ; gain = 51.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 113.340 ; gain = 57.699
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:22) in function 'svm' partially with a factor of 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 137.512 ; gain = 81.871
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Sum_Outter_Loop' (svm.cpp:17:6) in function 'svm' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 137.512 ; gain = 81.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Sum_Inner_Loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('norm_1_8', svm.cpp:24) and 'fadd' operation ('norm_1', svm.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('norm_1_8', svm.cpp:24) and 'fadd' operation ('norm_1', svm.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('norm_1_8', svm.cpp:24) and 'fadd' operation ('norm_1', svm.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('norm_1_8', svm.cpp:24) and 'fadd' operation ('norm_1', svm.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('norm_1_8', svm.cpp:24) and 'fadd' operation ('norm_1', svm.cpp:24).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 36, Depth = 48.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('norm_1_8') to 'fadd' operation ('norm_1') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'Sum_Inner_Loop'.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('norm_1', svm.cpp:24) (7.26 ns)
	'fadd' operation ('norm_1_1', svm.cpp:24) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.425 seconds; current allocated memory: 89.221 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 90.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fadd_32ns_32ns_32_5_full_dsp_1' to 'svm_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 92.149 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 156.082 ; gain = 100.441
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 28.555 seconds; peak allocated memory: 92.149 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.840 ; gain = 46.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.840 ; gain = 46.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 107.242 ; gain = 51.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 113.043 ; gain = 57.605
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:22) in function 'svm' partially with a factor of 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 137.406 ; gain = 81.969
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 137.406 ; gain = 81.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.759 seconds; current allocated memory: 89.137 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 89.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 91.562 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 154.918 ; gain = 99.480
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 24.524 seconds; peak allocated memory: 91.562 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.914 ; gain = 45.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.914 ; gain = 45.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 107.191 ; gain = 51.062
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 112.910 ; gain = 56.781
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 137.516 ; gain = 81.387
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 137.516 ; gain = 81.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.439 seconds; current allocated memory: 88.036 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 88.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 89.468 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 151.711 ; gain = 95.582
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 26.011 seconds; peak allocated memory: 89.468 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 102.168 ; gain = 46.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 102.168 ; gain = 46.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 107.109 ; gain = 51.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 113.254 ; gain = 57.855
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:29) in function 'svm' partially with a factor of 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 137.605 ; gain = 82.207
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 137.605 ; gain = 82.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.02 seconds; current allocated memory: 89.151 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 89.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 91.560 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 154.680 ; gain = 99.281
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 27.783 seconds; peak allocated memory: 91.560 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.828 ; gain = 45.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.828 ; gain = 45.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 106.469 ; gain = 50.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 108.836 ; gain = 52.477
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'Co' in function 'svm' (svm.cpp:66:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 132.973 ; gain = 76.613
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 133.176 ; gain = 76.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.772 seconds; current allocated memory: 84.671 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 85.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/Co' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 86.023 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 135.816 ; gain = 79.457
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 21.088 seconds; peak allocated memory: 86.023 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 101.961 ; gain = 46.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 101.961 ; gain = 46.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 107.027 ; gain = 51.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 109.293 ; gain = 53.793
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:33) in function 'svm' partially with a factor of 9.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'Co' in function 'svm' (svm.cpp:66:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 133.355 ; gain = 77.855
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 133.355 ; gain = 77.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.498 seconds; current allocated memory: 85.770 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 86.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/Co' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 88.095 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 139.660 ; gain = 84.160
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 23.452 seconds; peak allocated memory: 88.095 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'svm_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 102.492 ; gain = 46.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 102.492 ; gain = 46.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:33) in function 'svm(short*, float*)': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=2).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 111.023 ; gain = 54.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 116.984 ; gain = 60.766
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:33) in function 'svm': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:33) in function 'svm' completely.
INFO: [XFORM 203-102] Partitioning array 'SupVec' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 141.801 ; gain = 85.582
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 142.297 ; gain = 86.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.53 seconds; current allocated memory: 92.939 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 93.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 94.405 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 145.328 ; gain = 89.109
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 45.546 seconds; peak allocated memory: 94.405 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.195 ; gain = 46.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.195 ; gain = 46.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 107.441 ; gain = 51.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 113.148 ; gain = 57.574
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:33) in function 'svm' partially with a factor of 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 137.902 ; gain = 82.328
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 138.164 ; gain = 82.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.924 seconds; current allocated memory: 89.137 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 89.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 91.545 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 154.957 ; gain = 99.383
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 24.351 seconds; peak allocated memory: 91.545 MB.
