

================================================================
== Vivado HLS Report for 'shift_line_buffer_array_ap_ufixed_16u_config5_s'
================================================================
* Date:           Tue Feb 15 18:29:31 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.00 ns | 0.611 ns |   0.25 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.61>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_63_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_63_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 2 'read' 'kernel_window_63_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_window_62_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_62_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 3 'read' 'kernel_window_62_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_window_61_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_61_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 4 'read' 'kernel_window_61_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_window_60_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_60_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 5 'read' 'kernel_window_60_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_window_59_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_59_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 6 'read' 'kernel_window_59_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_window_58_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_58_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 7 'read' 'kernel_window_58_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_window_57_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_57_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 8 'read' 'kernel_window_57_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_window_56_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_56_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 9 'read' 'kernel_window_56_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_window_55_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_55_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 10 'read' 'kernel_window_55_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_window_54_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_54_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 11 'read' 'kernel_window_54_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_window_53_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_53_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 12 'read' 'kernel_window_53_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_window_52_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_52_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 13 'read' 'kernel_window_52_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_window_51_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_51_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 14 'read' 'kernel_window_51_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_window_50_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_50_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 15 'read' 'kernel_window_50_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_window_49_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_49_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 16 'read' 'kernel_window_49_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_window_48_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_48_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 17 'read' 'kernel_window_48_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_window_31_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_31_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 18 'read' 'kernel_window_31_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_window_30_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_30_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 19 'read' 'kernel_window_30_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_window_29_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_29_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 20 'read' 'kernel_window_29_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_window_28_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_28_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 21 'read' 'kernel_window_28_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_window_27_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_27_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 22 'read' 'kernel_window_27_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_window_26_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_26_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 23 'read' 'kernel_window_26_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_window_25_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_25_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 24 'read' 'kernel_window_25_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_window_24_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_24_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 25 'read' 'kernel_window_24_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_window_23_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_23_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 26 'read' 'kernel_window_23_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_window_22_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_22_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 27 'read' 'kernel_window_22_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_window_21_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_21_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 28 'read' 'kernel_window_21_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_window_20_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_20_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 29 'read' 'kernel_window_20_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_window_19_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_19_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 30 'read' 'kernel_window_19_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_window_18_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_18_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 31 'read' 'kernel_window_18_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_window_17_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_17_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 32 'read' 'kernel_window_17_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_window_16_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %kernel_window_16_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 33 'read' 'kernel_window_16_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_elem_data_15_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_15_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 34 'read' 'in_elem_data_15_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in_elem_data_14_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_14_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 35 'read' 'in_elem_data_14_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_elem_data_13_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_13_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 36 'read' 'in_elem_data_13_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_elem_data_12_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_12_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 37 'read' 'in_elem_data_12_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%in_elem_data_11_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_11_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 38 'read' 'in_elem_data_11_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%in_elem_data_10_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_10_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 39 'read' 'in_elem_data_10_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%in_elem_data_9_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_9_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 40 'read' 'in_elem_data_9_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%in_elem_data_8_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_8_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 41 'read' 'in_elem_data_8_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%in_elem_data_7_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_7_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 42 'read' 'in_elem_data_7_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%in_elem_data_6_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_6_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 43 'read' 'in_elem_data_6_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%in_elem_data_5_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_5_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 44 'read' 'in_elem_data_5_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%in_elem_data_4_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_4_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 45 'read' 'in_elem_data_4_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%in_elem_data_3_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_3_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 46 'read' 'in_elem_data_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_2_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 47 'read' 'in_elem_data_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_1_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 48 'read' 'in_elem_data_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_2 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %in_elem_data_0_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 49 'read' 'in_elem_data_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 50 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.61ns)   --->   "%DataOut_V_47 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_0, i64 0, i64 25), i3 %in_elem_data_0_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 51 'memshiftread' 'DataOut_V_47' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 52 [1/1] (0.61ns)   --->   "%DataOut_V_48 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_1, i64 0, i64 25), i3 %in_elem_data_1_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 52 'memshiftread' 'DataOut_V_48' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 53 [1/1] (0.61ns)   --->   "%DataOut_V_49 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_2, i64 0, i64 25), i3 %in_elem_data_2_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 53 'memshiftread' 'DataOut_V_49' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 54 [1/1] (0.61ns)   --->   "%DataOut_V_50 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_3, i64 0, i64 25), i3 %in_elem_data_3_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 54 'memshiftread' 'DataOut_V_50' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 55 [1/1] (0.61ns)   --->   "%DataOut_V_51 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_4, i64 0, i64 25), i3 %in_elem_data_4_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 55 'memshiftread' 'DataOut_V_51' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 56 [1/1] (0.61ns)   --->   "%DataOut_V_52 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_5, i64 0, i64 25), i3 %in_elem_data_5_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 56 'memshiftread' 'DataOut_V_52' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 57 [1/1] (0.61ns)   --->   "%DataOut_V_53 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_6, i64 0, i64 25), i3 %in_elem_data_6_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 57 'memshiftread' 'DataOut_V_53' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 58 [1/1] (0.61ns)   --->   "%DataOut_V_54 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_7, i64 0, i64 25), i3 %in_elem_data_7_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 58 'memshiftread' 'DataOut_V_54' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 59 [1/1] (0.61ns)   --->   "%DataOut_V_55 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_8, i64 0, i64 25), i3 %in_elem_data_8_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 59 'memshiftread' 'DataOut_V_55' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 60 [1/1] (0.61ns)   --->   "%DataOut_V_56 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_9, i64 0, i64 25), i3 %in_elem_data_9_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 60 'memshiftread' 'DataOut_V_56' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 61 [1/1] (0.61ns)   --->   "%DataOut_V_57 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_10, i64 0, i64 25), i3 %in_elem_data_10_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 61 'memshiftread' 'DataOut_V_57' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 62 [1/1] (0.61ns)   --->   "%DataOut_V_58 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_11, i64 0, i64 25), i3 %in_elem_data_11_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 62 'memshiftread' 'DataOut_V_58' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 63 [1/1] (0.61ns)   --->   "%DataOut_V_59 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_12, i64 0, i64 25), i3 %in_elem_data_12_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 63 'memshiftread' 'DataOut_V_59' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 64 [1/1] (0.61ns)   --->   "%DataOut_V_60 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_13, i64 0, i64 25), i3 %in_elem_data_13_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 64 'memshiftread' 'DataOut_V_60' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 65 [1/1] (0.61ns)   --->   "%DataOut_V_61 = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_14, i64 0, i64 25), i3 %in_elem_data_14_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 65 'memshiftread' 'DataOut_V_61' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 66 [1/1] (0.61ns)   --->   "%DataOut_V = call i3 @"_ssdm_op_MemShiftRead.[26 x i3]P"(i3* getelementptr inbounds ([26 x i3]* @line_buffer_Array_V_2_0_15, i64 0, i64 25), i3 %in_elem_data_15_V_read_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 66 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 3> <Depth = 26> <ShiftMem>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } undef, i3 %kernel_window_16_V_read_2, 0" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 67 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mrv_64 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_s, i3 %kernel_window_17_V_read_2, 1" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 68 'insertvalue' 'mrv_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_65 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_64, i3 %kernel_window_18_V_read_2, 2" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 69 'insertvalue' 'mrv_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_66 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_65, i3 %kernel_window_19_V_read_2, 3" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 70 'insertvalue' 'mrv_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_67 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_66, i3 %kernel_window_20_V_read_2, 4" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 71 'insertvalue' 'mrv_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_68 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_67, i3 %kernel_window_21_V_read_2, 5" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 72 'insertvalue' 'mrv_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_69 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_68, i3 %kernel_window_22_V_read_2, 6" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 73 'insertvalue' 'mrv_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_70 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_69, i3 %kernel_window_23_V_read_2, 7" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 74 'insertvalue' 'mrv_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_71 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_70, i3 %kernel_window_24_V_read_2, 8" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 75 'insertvalue' 'mrv_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_72 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_71, i3 %kernel_window_25_V_read_2, 9" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 76 'insertvalue' 'mrv_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_73 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_72, i3 %kernel_window_26_V_read_2, 10" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 77 'insertvalue' 'mrv_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mrv_74 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_73, i3 %kernel_window_27_V_read_2, 11" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 78 'insertvalue' 'mrv_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_75 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_74, i3 %kernel_window_28_V_read_2, 12" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 79 'insertvalue' 'mrv_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_76 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_75, i3 %kernel_window_29_V_read_2, 13" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 80 'insertvalue' 'mrv_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_77 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_76, i3 %kernel_window_30_V_read_2, 14" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 81 'insertvalue' 'mrv_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_78 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_77, i3 %kernel_window_31_V_read_2, 15" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 82 'insertvalue' 'mrv_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_79 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_78, i3 %kernel_window_48_V_read_2, 16" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 83 'insertvalue' 'mrv_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_80 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_79, i3 %kernel_window_49_V_read_2, 17" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 84 'insertvalue' 'mrv_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_81 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_80, i3 %kernel_window_50_V_read_2, 18" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 85 'insertvalue' 'mrv_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_82 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_81, i3 %kernel_window_51_V_read_2, 19" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 86 'insertvalue' 'mrv_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_83 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_82, i3 %kernel_window_52_V_read_2, 20" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 87 'insertvalue' 'mrv_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_84 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_83, i3 %kernel_window_53_V_read_2, 21" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 88 'insertvalue' 'mrv_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_85 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_84, i3 %kernel_window_54_V_read_2, 22" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 89 'insertvalue' 'mrv_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_86 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_85, i3 %kernel_window_55_V_read_2, 23" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 90 'insertvalue' 'mrv_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_87 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_86, i3 %kernel_window_56_V_read_2, 24" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 91 'insertvalue' 'mrv_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_88 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_87, i3 %kernel_window_57_V_read_2, 25" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 92 'insertvalue' 'mrv_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_89 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_88, i3 %kernel_window_58_V_read_2, 26" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 93 'insertvalue' 'mrv_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_90 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_89, i3 %kernel_window_59_V_read_2, 27" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 94 'insertvalue' 'mrv_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_91 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_90, i3 %kernel_window_60_V_read_2, 28" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 95 'insertvalue' 'mrv_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_92 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_91, i3 %kernel_window_61_V_read_2, 29" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 96 'insertvalue' 'mrv_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_93 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_92, i3 %kernel_window_62_V_read_2, 30" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 97 'insertvalue' 'mrv_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_94 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_93, i3 %kernel_window_63_V_read_2, 31" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 98 'insertvalue' 'mrv_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_94, i3 %DataOut_V_47, 32" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 99 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_32, i3 %DataOut_V_48, 33" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 100 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_33, i3 %DataOut_V_49, 34" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 101 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_34, i3 %DataOut_V_50, 35" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 102 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_35, i3 %DataOut_V_51, 36" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 103 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_36, i3 %DataOut_V_52, 37" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 104 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_37, i3 %DataOut_V_53, 38" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 105 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_38, i3 %DataOut_V_54, 39" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 106 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_39, i3 %DataOut_V_55, 40" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 107 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_40, i3 %DataOut_V_56, 41" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 108 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_41, i3 %DataOut_V_57, 42" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 109 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_42, i3 %DataOut_V_58, 43" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 110 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_43, i3 %DataOut_V_59, 44" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 111 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_44, i3 %DataOut_V_60, 45" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 112 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_45, i3 %DataOut_V_61, 46" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 113 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_46, i3 %DataOut_V, 47" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 114 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_47, i3 %in_elem_data_0_V_read_2, 48" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 115 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_48, i3 %in_elem_data_1_V_read_2, 49" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 116 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_49, i3 %in_elem_data_2_V_read_2, 50" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 117 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_50, i3 %in_elem_data_3_V_read_2, 51" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 118 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_51, i3 %in_elem_data_4_V_read_2, 52" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 119 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_52, i3 %in_elem_data_5_V_read_2, 53" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 120 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_53, i3 %in_elem_data_6_V_read_2, 54" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 121 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_54, i3 %in_elem_data_7_V_read_2, 55" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 122 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_55, i3 %in_elem_data_8_V_read_2, 56" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 123 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_56, i3 %in_elem_data_9_V_read_2, 57" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 124 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_57, i3 %in_elem_data_10_V_read_2, 58" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 125 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_58, i3 %in_elem_data_11_V_read_2, 59" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 126 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_59, i3 %in_elem_data_12_V_read_2, 60" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 127 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_60, i3 %in_elem_data_13_V_read_2, 61" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 128 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_61, i3 %in_elem_data_14_V_read_2, 62" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 129 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_63 = insertvalue { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_62, i3 %in_elem_data_15_V_read_2, 63" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 130 'insertvalue' 'mrv_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "ret { i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3, i3 } %mrv_63" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 131 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2ns, clock uncertainty: 0.25ns.

 <State 1>: 0.611ns
The critical path consists of the following:
	wire read on port 'in_elem_data_15_V_read' (firmware/nnet_utils/nnet_conv_stream.h:209) [81]  (0 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv_stream.h:231) [113]  (0.611 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
