module testbench;

	logic clk, rst;
	parameter n = 3;
	
	
	
	always
		#5 clk=~clk;

endmodule 