Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 51a0ba88ba914dabaede8fa828df3886 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.addr_counter(EXP_BAUD=4,EXP_OS=4...
Compiling module xil_defaultlib.block_ram(RAM_EXP=15,RAM_WIDTH=3...
Compiling module xil_defaultlib.register_file(NB_MICRO_IN=32,INF...
Compiling module xil_defaultlib.info_block_ram(RAM_EXP=15,RAM_WI...
Compiling module xil_defaultlib.fcsg(EXP_OS=4)
Compiling module xil_defaultlib.splitter(RAM_WIDTH=8)
Compiling module xil_defaultlib.info_ram_addr_counter(EXP_BAUD=4...
Compiling module xil_defaultlib.splitter_top(RAM_WIDTH=8,RAM_EXP...
Compiling module xil_defaultlib.tx_filter(NB_COEF=8,NBF_COEF_SRR...
Compiling module xil_defaultlib.tx_top(INFO_RAM_EXP=15,INFO_RAM_...
Compiling module xil_defaultlib.mixer(NB_IN=8,NBF_IN=6,NB_OUT=8,...
Compiling module xil_defaultlib.sin_ram(RAM_EXP=5,RAM_WIDTH=6,IN...
Compiling module xil_defaultlib.sin_ram(RAM_EXP=5,RAM_WIDTH=6,IN...
Compiling module xil_defaultlib.top_mixer(NB_IN=8,NBF_IN=6,NB_OU...
Compiling module xil_defaultlib.simple_adder(NB_IN=8,NBF_IN=6,NB...
Compiling module xil_defaultlib.uart_rx(DBIT=8,SB_TICK=16)
Compiling module xil_defaultlib.uart_tx(DBIT=8,SB_TICK=16)
Compiling module xil_defaultlib.fifo(B=8,W=2)
Compiling module xil_defaultlib.mod_m_counter(N=10,M=651)
Compiling module xil_defaultlib.uart_top(DBIT=8,SB_TICK=16,DVSR=...
Compiling module xil_defaultlib.read_unit
Compiling module xil_defaultlib.write_unit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
