[2025-09-17 19:41:24] START suite=cs trace=cloud9_phase1_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2302702 heartbeat IPC: 4.343 cumulative IPC: 4.343 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 4471036 heartbeat IPC: 4.612 cumulative IPC: 4.473 (Simulation time: 00 hr 01 min 02 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4471036 cumulative IPC: 4.473 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4471036 cumulative IPC: 4.473 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 15403952 heartbeat IPC: 0.9147 cumulative IPC: 0.9147 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 26481218 heartbeat IPC: 0.9027 cumulative IPC: 0.9087 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 37568144 heartbeat IPC: 0.902 cumulative IPC: 0.9064 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 48745417 heartbeat IPC: 0.8947 cumulative IPC: 0.9035 (Simulation time: 00 hr 05 min 21 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 59923584 heartbeat IPC: 0.8946 cumulative IPC: 0.9017 (Simulation time: 00 hr 06 min 20 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 71076473 heartbeat IPC: 0.8966 cumulative IPC: 0.9008 (Simulation time: 00 hr 07 min 20 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 82239884 heartbeat IPC: 0.8958 cumulative IPC: 0.9001 (Simulation time: 00 hr 08 min 24 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 93369169 heartbeat IPC: 0.8985 cumulative IPC: 0.8999 (Simulation time: 00 hr 09 min 25 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 104059937 heartbeat IPC: 0.9354 cumulative IPC: 0.9037 (Simulation time: 00 hr 10 min 26 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 110347800 cumulative IPC: 0.9062 (Simulation time: 00 hr 11 min 25 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 110347800 cumulative IPC: 0.9062 (Simulation time: 00 hr 11 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9062 instructions: 100000000 cycles: 110347800
CPU 0 Branch Prediction Accuracy: 96.39% MPKI: 0.6355 Average ROB Occupancy at Mispredict: 740.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6334
BRANCH_INDIRECT: 5e-05
BRANCH_CONDITIONAL: 0.0021
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 26088
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 145.14583
REPLAY_LOAD: 112.65116
NON_REPLAY_LOAD: 36.992157

== Total ==
ADDR_TRANS: 6967
REPLAY_LOAD: 9688
NON_REPLAY_LOAD: 9433

== Counts ==
ADDR_TRANS: 48
REPLAY_LOAD: 86
NON_REPLAY_LOAD: 255

cpu0->cpu0_STLB TOTAL        ACCESS:      81138 HIT:      78970 MISS:       2168 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      81138 HIT:      78970 MISS:       2168 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 300.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     415712 HIT:     227295 MISS:     188417 MSHR_MERGE:       1436
cpu0->cpu0_L2C LOAD         ACCESS:     169070 HIT:      32860 MISS:     136210 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       3886 HIT:       1448 MISS:       2438 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     126462 HIT:      81294 MISS:      45168 MSHR_MERGE:       1436
cpu0->cpu0_L2C WRITE        ACCESS:     111640 HIT:     111596 MISS:         44 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4654 HIT:         97 MISS:       4557 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      91548 ISSUED:      91548 USEFUL:      39071 USELESS:        582
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 83.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12449665 HIT:   12449605 MISS:         60 MSHR_MERGE:         21
cpu0->cpu0_L1I LOAD         ACCESS:   12449665 HIT:   12449605 MISS:         60 MSHR_MERGE:         21
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 134.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19278428 HIT:   19024514 MISS:     253914 MSHR_MERGE:      41429
cpu0->cpu0_L1D LOAD         ACCESS:   12865566 HIT:   12660677 MISS:     204889 MSHR_MERGE:      35858
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     312753 HIT:     277490 MISS:      35263 MSHR_MERGE:        349
cpu0->cpu0_L1D WRITE        ACCESS:    6095071 HIT:    6085989 MISS:       9082 MSHR_MERGE:       5196
cpu0->cpu0_L1D TRANSLATION  ACCESS:       5038 HIT:        358 MISS:       4680 MSHR_MERGE:         26
cpu0->cpu0_L1D PREFETCH REQUESTED:     312753 ISSUED:     312753 USEFUL:      34242 USELESS:        673
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 77.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10609825 HIT:   10609785 MISS:         40 MSHR_MERGE:         17
cpu0->cpu0_ITLB LOAD         ACCESS:   10609825 HIT:   10609785 MISS:         40 MSHR_MERGE:         17
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 183.1 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18846008 HIT:   18757181 MISS:      88827 MSHR_MERGE:       7712
cpu0->cpu0_DTLB LOAD         ACCESS:   18846008 HIT:   18757181 MISS:      88827 MSHR_MERGE:       7712
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.92 cycles
cpu0->LLC TOTAL        ACCESS:     290180 HIT:     159442 MISS:     130738 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     136210 HIT:      41235 MISS:      94975 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       2438 HIT:        430 MISS:       2008 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      43732 HIT:      13781 MISS:      29951 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     103243 HIT:     103166 MISS:         77 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4557 HIT:        830 MISS:       3727 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 82.87 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        216
  ROW_BUFFER_MISS:     130444
  AVG DBUS CONGESTED CYCLE: 5.487
Channel 0 WQ ROW_BUFFER_HIT:       4133
  ROW_BUFFER_MISS:      72037
  FULL:          0
Channel 0 REFRESHES ISSUED:       9196

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        29585         9631        17842        26349
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            5          106          622
  STLB miss resolved @ L2C                0            1            0           28          170
  STLB miss resolved @ LLC                0           16            9          196         1069
  STLB miss resolved @ MEM                0           13           42          815         3441

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 22            0            0            0            4
---------------------------------------------------------------
  STLB miss resolved @ L1D                7            0            0            2            8
  STLB miss resolved @ L2C                0            0            0            0            3
  STLB miss resolved @ LLC                4            3            0            2            4
  STLB miss resolved @ MEM               11            2            0            1           10
[2025-09-17 19:52:50] END   suite=cs trace=cloud9_phase1_core1 (rc=0)
