{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684728568977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684728568978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 07:09:28 2023 " "Processing started: Mon May 22 07:09:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684728568978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728568978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipelined -c Pipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipelined -c Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728568978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684728569345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684728569345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/computer arch/project/helping_parts/muxs/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /computer arch/project/helping_parts/muxs/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-mux " "Found design unit 1: Mux4-mux" {  } { { "../Helping_Parts/MUXS/Mux4.vhd" "" { Text "D:/Computer arch/Project/Helping_Parts/MUXS/Mux4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578904 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "../Helping_Parts/MUXS/Mux4.vhd" "" { Text "D:/Computer arch/Project/Helping_Parts/MUXS/Mux4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wbregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wbregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WbRegister-WbRegister_arch " "Found design unit 1: WbRegister-WbRegister_arch" {  } { { "WbRegister.vhd" "" { Text "D:/Computer arch/Project/Project/WbRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578906 ""} { "Info" "ISGN_ENTITY_NAME" "1 WbRegister " "Found entity 1: WbRegister" {  } { { "WbRegister.vhd" "" { Text "D:/Computer arch/Project/Project/WbRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uses_imm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uses_imm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uses_imm-uses_imm_arch " "Found design unit 1: uses_imm-uses_imm_arch" {  } { { "uses_imm.vhd" "" { Text "D:/Computer arch/Project/Project/uses_imm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578908 ""} { "Info" "ISGN_ENTITY_NAME" "1 uses_imm " "Found entity 1: uses_imm" {  } { { "uses_imm.vhd" "" { Text "D:/Computer arch/Project/Project/uses_imm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_decode_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_decode_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Decode_stage-tb_Decode_stage_arch " "Found design unit 1: tb_Decode_stage-tb_Decode_stage_arch" {  } { { "tb_Decode_stage.vhd" "" { Text "D:/Computer arch/Project/Project/tb_Decode_stage.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578910 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Decode_stage " "Found entity 1: tb_Decode_stage" {  } { { "tb_Decode_stage.vhd" "" { Text "D:/Computer arch/Project/Project/tb_Decode_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SP-SP_ARCH " "Found design unit 1: SP-SP_ARCH" {  } { { "SP.vhd" "" { Text "D:/Computer arch/Project/Project/SP.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578912 ""} { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.vhd" "" { Text "D:/Computer arch/Project/Project/SP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_adder-a_my_adder " "Found design unit 1: select_adder-a_my_adder" {  } { { "select_adder.vhd" "" { Text "D:/Computer arch/Project/Project/select_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578914 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_adder " "Found entity 1: select_adder" {  } { { "select_adder.vhd" "" { Text "D:/Computer arch/Project/Project/select_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbufferfetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerbufferfetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBufferFetch-RegisterBufferFetch_arch " "Found design unit 1: RegisterBufferFetch-RegisterBufferFetch_arch" {  } { { "RegisterBufferFetch.vhd" "" { Text "D:/Computer arch/Project/Project/RegisterBufferFetch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578916 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBufferFetch " "Found entity 1: RegisterBufferFetch" {  } { { "RegisterBufferFetch.vhd" "" { Text "D:/Computer arch/Project/Project/RegisterBufferFetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBuffer-RegisterBuffer_arch " "Found design unit 1: RegisterBuffer-RegisterBuffer_arch" {  } { { "RegisterBuffer.vhd" "" { Text "D:/Computer arch/Project/Project/RegisterBuffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578918 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBuffer " "Found entity 1: RegisterBuffer" {  } { { "RegisterBuffer.vhd" "" { Text "D:/Computer arch/Project/Project/RegisterBuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbufferonebit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbufferonebit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBufferOneBit-RegisterBufferOneBit_arch " "Found design unit 1: RegisterBufferOneBit-RegisterBufferOneBit_arch" {  } { { "RegBufferOneBit.vhd" "" { Text "D:/Computer arch/Project/Project/RegBufferOneBit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578920 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBufferOneBit " "Found entity 1: RegisterBufferOneBit" {  } { { "RegBufferOneBit.vhd" "" { Text "D:/Computer arch/Project/Project/RegBufferOneBit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-RAM_arch " "Found design unit 1: RAM-RAM_arch" {  } { { "RAM.vhd" "" { Text "D:/Computer arch/Project/Project/RAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578921 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/Computer arch/Project/Project/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipelined-Pipelined_arch " "Found design unit 1: Pipelined-Pipelined_arch" {  } { { "Pipelined.vhd" "" { Text "D:/Computer arch/Project/Project/Pipelined.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578924 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipelined " "Found entity 1: Pipelined" {  } { { "Pipelined.vhd" "" { Text "D:/Computer arch/Project/Project/Pipelined.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arch " "Found design unit 1: PC-PC_arch" {  } { { "PC.vhd" "" { Text "D:/Computer arch/Project/Project/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578926 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Computer arch/Project/Project/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_nadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_nadder-a_my_adder " "Found design unit 1: my_nadder-a_my_adder" {  } { { "my_nadder.vhd" "" { Text "D:/Computer arch/Project/Project/my_nadder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578928 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_nadder " "Found entity 1: my_nadder" {  } { { "my_nadder.vhd" "" { Text "D:/Computer arch/Project/Project/my_nadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_adder-a_my_adder " "Found design unit 1: my_adder-a_my_adder" {  } { { "my_adder.vhd" "" { Text "D:/Computer arch/Project/Project/my_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578929 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_adder " "Found entity 1: my_adder" {  } { { "my_adder.vhd" "" { Text "D:/Computer arch/Project/Project/my_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2X1-MUX_2X1_arch " "Found design unit 1: MUX_2X1-MUX_2X1_arch" {  } { { "MUX_2X1.vhd" "" { Text "D:/Computer arch/Project/Project/MUX_2X1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578931 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2X1 " "Found entity 1: MUX_2X1" {  } { { "MUX_2X1.vhd" "" { Text "D:/Computer arch/Project/Project/MUX_2X1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorystage2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorystage2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryStage2-MemoryStage2_arch " "Found design unit 1: MemoryStage2-MemoryStage2_arch" {  } { { "MemoryStage2.vhd" "" { Text "D:/Computer arch/Project/Project/MemoryStage2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578934 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryStage2 " "Found entity 1: MemoryStage2" {  } { { "MemoryStage2.vhd" "" { Text "D:/Computer arch/Project/Project/MemoryStage2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Memory_arch " "Found design unit 1: Memory-Memory_arch" {  } { { "Memory.vhd" "" { Text "D:/Computer arch/Project/Project/Memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578936 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "D:/Computer arch/Project/Project/Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_ONE-MEM_ONE_ARCH " "Found design unit 1: MEM_ONE-MEM_ONE_ARCH" {  } { { "MEM_ONE.vhd" "" { Text "D:/Computer arch/Project/Project/MEM_ONE.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578938 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_ONE " "Found entity 1: MEM_ONE" {  } { { "MEM_ONE.vhd" "" { Text "D:/Computer arch/Project/Project/MEM_ONE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicpart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicpart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logicpart-Logicpartimp " "Found design unit 1: Logicpart-Logicpartimp" {  } { { "Logicpart.vhd" "" { Text "D:/Computer arch/Project/Project/Logicpart.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578940 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logicpart " "Found entity 1: Logicpart" {  } { { "Logicpart.vhd" "" { Text "D:/Computer arch/Project/Project/Logicpart.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loaddetection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file loaddetection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LoadDetection-LoadDetection_arch " "Found design unit 1: LoadDetection-LoadDetection_arch" {  } { { "LoadDetection.vhd" "" { Text "D:/Computer arch/Project/Project/LoadDetection.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578942 ""} { "Info" "ISGN_ENTITY_NAME" "1 LoadDetection " "Found entity 1: LoadDetection" {  } { { "LoadDetection.vhd" "" { Text "D:/Computer arch/Project/Project/LoadDetection.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file is_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 is_mem-is_mem_arch " "Found design unit 1: is_mem-is_mem_arch" {  } { { "is_mem.vhd" "" { Text "D:/Computer arch/Project/Project/is_mem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578944 ""} { "Info" "ISGN_ENTITY_NAME" "1 is_mem " "Found entity 1: is_mem" {  } { { "is_mem.vhd" "" { Text "D:/Computer arch/Project/Project/is_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_in_instr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file is_in_instr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 is_in_inst-is_in_inst_arch " "Found design unit 1: is_in_inst-is_in_inst_arch" {  } { { "is_in_instr.vhd" "" { Text "D:/Computer arch/Project/Project/is_in_instr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578945 ""} { "Info" "ISGN_ENTITY_NAME" "1 is_in_inst " "Found entity 1: is_in_inst" {  } { { "is_in_instr.vhd" "" { Text "D:/Computer arch/Project/Project/is_in_instr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instcache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instcache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_cache-inst_cach_arch " "Found design unit 1: inst_cache-inst_cach_arch" {  } { { "InstCache.vhd" "" { Text "D:/Computer arch/Project/Project/InstCache.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578947 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_cache " "Found entity 1: inst_cache" {  } { { "InstCache.vhd" "" { Text "D:/Computer arch/Project/Project/InstCache.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-ForwardingUnitImp " "Found design unit 1: ForwardingUnit-ForwardingUnitImp" {  } { { "forwardingunit.vhd" "" { Text "D:/Computer arch/Project/Project/forwardingunit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578949 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "forwardingunit.vhd" "" { Text "D:/Computer arch/Project/Project/forwardingunit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flag_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_reg-flag_reg_arch " "Found design unit 1: flag_reg-flag_reg_arch" {  } { { "flag_reg.vhd" "" { Text "D:/Computer arch/Project/Project/flag_reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578951 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_reg " "Found entity 1: flag_reg" {  } { { "flag_reg.vhd" "" { Text "D:/Computer arch/Project/Project/flag_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_stage-fetch_stage_arch " "Found design unit 1: fetch_stage-fetch_stage_arch" {  } { { "fetch_stage.vhd" "" { Text "D:/Computer arch/Project/Project/fetch_stage.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578953 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_stage " "Found entity 1: fetch_stage" {  } { { "fetch_stage.vhd" "" { Text "D:/Computer arch/Project/Project/fetch_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute_stage-Execute_stage_arch " "Found design unit 1: Execute_stage-Execute_stage_arch" {  } { { "execute_stage.vhd" "" { Text "D:/Computer arch/Project/Project/execute_stage.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute_stage " "Found entity 1: Execute_stage" {  } { { "execute_stage.vhd" "" { Text "D:/Computer arch/Project/Project/execute_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode_stage-Decode_stage_arch " "Found design unit 1: Decode_stage-Decode_stage_arch" {  } { { "Decode_stage.vhd" "" { Text "D:/Computer arch/Project/Project/Decode_stage.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578958 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode_stage " "Found entity 1: Decode_stage" {  } { { "Decode_stage.vhd" "" { Text "D:/Computer arch/Project/Project/Decode_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlller-Controlller_arch " "Found design unit 1: Controlller-Controlller_arch" {  } { { "Controller.vhd" "" { Text "D:/Computer arch/Project/Project/Controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578960 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlller " "Found entity 1: Controlller" {  } { { "Controller.vhd" "" { Text "D:/Computer arch/Project/Project/Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmaticpart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmaticpart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmaticPart-partaimp " "Found design unit 1: ArithmaticPart-partaimp" {  } { { "ArithmaticPart.vhd" "" { Text "D:/Computer arch/Project/Project/ArithmaticPart.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578962 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmaticPart " "Found entity 1: ArithmaticPart" {  } { { "ArithmaticPart.vhd" "" { Text "D:/Computer arch/Project/Project/ArithmaticPart.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-AluImp " "Found design unit 1: Alu-AluImp" {  } { { "Alu.vhd" "" { Text "D:/Computer arch/Project/Project/Alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.vhd" "" { Text "D:/Computer arch/Project/Project/Alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684728578964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684728578964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipelined " "Elaborating entity \"Pipelined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684728579007 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DECODE_OP_CODE_OUT Pipelined.vhd(55) " "Verilog HDL or VHDL warning at Pipelined.vhd(55): object \"DECODE_OP_CODE_OUT\" assigned a value but never read" {  } { { "Pipelined.vhd" "" { Text "D:/Computer arch/Project/Project/Pipelined.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684728579009 "|Pipelined"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DECODE_CAT_OUT Pipelined.vhd(56) " "Verilog HDL or VHDL warning at Pipelined.vhd(56): object \"DECODE_CAT_OUT\" assigned a value but never read" {  } { { "Pipelined.vhd" "" { Text "D:/Computer arch/Project/Project/Pipelined.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684728579009 "|Pipelined"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_RSRC1_ADD_OUT Pipelined.vhd(201) " "Verilog HDL or VHDL warning at Pipelined.vhd(201): object \"WB_RSRC1_ADD_OUT\" assigned a value but never read" {  } { { "Pipelined.vhd" "" { Text "D:/Computer arch/Project/Project/Pipelined.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684728579009 "|Pipelined"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_RSRC2_ADD_OUT Pipelined.vhd(202) " "Verilog HDL or VHDL warning at Pipelined.vhd(202): object \"WB_RSRC2_ADD_OUT\" assigned a value but never read" {  } { { "Pipelined.vhd" "" { Text "D:/Computer arch/Project/Project/Pipelined.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684728579009 "|Pipelined"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM2_WB_CALL_OUT Pipelined.vhd(203) " "Verilog HDL or VHDL warning at Pipelined.vhd(203): object \"MEM2_WB_CALL_OUT\" assigned a value but never read" {  } { { "Pipelined.vhd" "" { Text "D:/Computer arch/Project/Project/Pipelined.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684728579010 "|Pipelined"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM2_WB_PC_PLUS_ONE_OUT Pipelined.vhd(204) " "Verilog HDL or VHDL warning at Pipelined.vhd(204): object \"MEM2_WB_PC_PLUS_ONE_OUT\" assigned a value but never read" {  } { { "Pipelined.vhd" "" { Text "D:/Computer arch/Project/Project/Pipelined.vhd" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684728579010 "|Pipelined"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_DATA_MemoryTwo_Wb Pipelined.vhd(208) " "Verilog HDL or VHDL warning at Pipelined.vhd(208): object \"ALU_DATA_MemoryTwo_Wb\" assigned a value but never read" {  } { { "Pipelined.vhd" "" { Text "D:/Computer arch/Project/Project/Pipelined.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684728579010 "|Pipelined"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_stage fetch_stage:FETCH_STAGE_BOX " "Elaborating entity \"fetch_stage\" for hierarchy \"fetch_stage:FETCH_STAGE_BOX\"" {  } { { "Pipelined.vhd" "FETCH_STAGE_BOX" { Text "D:/Computer arch/Project/Project/Pipelined.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684728579032 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M1 fetch_stage.vhd(114) " "Verilog HDL or VHDL warning at fetch_stage.vhd(114): object \"M1\" assigned a value but never read" {  } { { "fetch_stage.vhd" "" { Text "D:/Computer arch/Project/Project/fetch_stage.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684728579032 "|Pipelined|fetch_stage:FETCH_STAGE_BOX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC fetch_stage:FETCH_STAGE_BOX\|PC:PC_BOX " "Elaborating entity \"PC\" for hierarchy \"fetch_stage:FETCH_STAGE_BOX\|PC:PC_BOX\"" {  } { { "fetch_stage.vhd" "PC_BOX" { Text "D:/Computer arch/Project/Project/fetch_stage.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684728579044 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_value PC.vhd(46) " "VHDL Process Statement warning at PC.vhd(46): signal \"rst_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "D:/Computer arch/Project/Project/PC.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684728579046 "|Pipelined|fetch_stage:FETCH_STAGE_BOX|PC:PC_BOX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2X1 fetch_stage:FETCH_STAGE_BOX\|PC:PC_BOX\|MUX_2X1:MUX1_BOX " "Elaborating entity \"MUX_2X1\" for hierarchy \"fetch_stage:FETCH_STAGE_BOX\|PC:PC_BOX\|MUX_2X1:MUX1_BOX\"" {  } { { "PC.vhd" "MUX1_BOX" { Text "D:/Computer arch/Project/Project/PC.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684728579054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_cache fetch_stage:FETCH_STAGE_BOX\|inst_cache:INST_CACHE_BOX " "Elaborating entity \"inst_cache\" for hierarchy \"fetch_stage:FETCH_STAGE_BOX\|inst_cache:INST_CACHE_BOX\"" {  } { { "fetch_stage.vhd" "INST_CACHE_BOX" { Text "D:/Computer arch/Project/Project/fetch_stage.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684728579062 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inst_cache InstCache.vhd(16) " "VHDL Signal Declaration warning at InstCache.vhd(16): used implicit default value for signal \"inst_cache\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "InstCache.vhd" "" { Text "D:/Computer arch/Project/Project/InstCache.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684728579063 "|Pipelined|fetch_stage:FETCH_STAGE_BOX|inst_cache:INST_CACHE_BOX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uses_imm fetch_stage:FETCH_STAGE_BOX\|uses_imm:USE_IMM_BOX " "Elaborating entity \"uses_imm\" for hierarchy \"fetch_stage:FETCH_STAGE_BOX\|uses_imm:USE_IMM_BOX\"" {  } { { "fetch_stage.vhd" "USE_IMM_BOX" { Text "D:/Computer arch/Project/Project/fetch_stage.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684728579075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_in_inst fetch_stage:FETCH_STAGE_BOX\|is_in_inst:IS_IN_BOX " "Elaborating entity \"is_in_inst\" for hierarchy \"fetch_stage:FETCH_STAGE_BOX\|is_in_inst:IS_IN_BOX\"" {  } { { "fetch_stage.vhd" "IS_IN_BOX" { Text "D:/Computer arch/Project/Project/fetch_stage.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684728579081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBufferFetch fetch_stage:FETCH_STAGE_BOX\|RegisterBufferFetch:FETCH_REG " "Elaborating entity \"RegisterBufferFetch\" for hierarchy \"fetch_stage:FETCH_STAGE_BOX\|RegisterBufferFetch:FETCH_REG\"" {  } { { "fetch_stage.vhd" "FETCH_REG" { Text "D:/Computer arch/Project/Project/fetch_stage.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684728579086 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WE RegisterBufferFetch.vhd(22) " "VHDL Process Statement warning at RegisterBufferFetch.vhd(22): signal \"WE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterBufferFetch.vhd" "" { Text "D:/Computer arch/Project/Project/RegisterBufferFetch.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684728579087 "|Pipelined|fetch_stage:FETCH_STAGE_BOX|RegisterBufferFetch:FETCH_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_stage Decode_stage:DECODE_STAGE_BOX " "Elaborating entity \"Decode_stage\" for hierarchy \"Decode_stage:DECODE_STAGE_BOX\"" {  } { { "Pipelined.vhd" "DECODE_STAGE_BOX" { Text "D:/Computer arch/Project/Project/Pipelined.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684728579096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Decode_stage:DECODE_STAGE_BOX\|RAM:REG_FILE " "Elaborating entity \"RAM\" for hierarchy \"Decode_stage:DECODE_STAGE_BOX\|RAM:REG_FILE\"" {  } { { "Decode_stage.vhd" "REG_FILE" { Text "D:/Computer arch/Project/Project/Decode_stage.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684728579112 ""}
