module binto7seg(input logic [3:0]bin;
					  output logic [6:0]7seg);
	always_comb
	case(bin)
	4'b0000 : bitsout = 7'b0000001;   
	4'b0001 : bitsout = 7'b1001111;
	4'b0010 : bitsout = 7'b0010010;
	4'b0011 : bitsout = 7'b0000110;
	4'b0100 : bitsout = 7'b1001100;
	4'b0101 : bitsout = 7'b0100100;
	4'b0110 : bitsout = 7'b0100000;
	4'b0111 : bitsout = 7'b0001111;
	4'b1000 : bitsout = 7'b0000000;    
	4'b1001 : bitsout = 7'b0000100;
	4'b1010 : bitsout = 7'b0001000;
	4'b1011 : bitsout = 7'b1100000;
	4'b1100 : bitsout = 7'b0110001;
	4'b1101 : bitsout = 7'b1000010;
	4'b1110 : bitsout = 7'b0110000;
	4'b1111 : bitsout = 7'b0111000;
	default : bitsout = 7'b1;
   endcase
endmodule