import os
import json
import numpy as np
from pathlib import Path
from typing import List, Dict, Any

from api.hw_spec import HardwareSpec
from synthesis.backend import SMTSynthesizer
from driver.emitter import LIRPacker
from orchestrator.colorer import BalancedBankColorer
from orchestrator.memory_allocator import MemoryAllocator

class StandardPipelineRunner:
    """
    AIACC V4.0 标准化编译器流水线 (架构对齐版 V6.0)。
    强制要求每个阶段产出明确的持久化文件以供验证。
    """
    def __init__(self, hw_config: str = "hw_config", build_root: str = "build/standard"):
        self.hw_config = hw_config
        self.build_root = Path(build_root)
        self.spec = HardwareSpec.load(self.hw_config)
        self.build_root.mkdir(parents=True, exist_ok=True)

    def run_full_pipeline(self, op_name: str, get_dfg_fn, input_data: Dict[str, Any], golden_y: np.ndarray, category: str = "standard", layout_id: int = None):
        print(f"\n🚀 [PIPELINE] Starting standardized flow for: {op_name}")
        
        from tools.pipeline_utils import setup_isolated_build_dir
        op_dir = setup_isolated_build_dir(self.build_root, category, op_name, layout_id)

        # --- Stage A: MIR DFG (初图) ---
        dfg = get_dfg_fn()
        self._verify_stage_a(dfg, input_data, op_name)
        self._dump_dfg(dfg, op_dir / "stage_a_initial.json")
        print(f"  [A] MIR DFG initial graph generated & Math Parity verified.")

        # --- Stage C: SMT Synthesis (时序合成) ---
        synthesis_res = SMTSynthesizer(self.spec).solve(dfg)
        if not synthesis_res:
            raise RuntimeError(f"❌ Stage C Failed: SMT UNSAT for {op_name}")
            
        from orchestrator.stitcher import HSTSStitcher
        stitcher = HSTSStitcher()
        stitcher.add_operator(op_name, dfg, synthesis_res)
        final_stream = stitcher.get_final_stream()
        
        # 将时序信息填回 DFG 以备后验与分配
        for node in dfg:
            if hasattr(node, "trace_id") and node.trace_id in synthesis_res:
                node.logic_cycle = synthesis_res[node.trace_id]
        
        self._verify_stage_c(dfg)
        self._dump_dfg(dfg, op_dir / "stage_c_synthesis.json")
        print(f"  [C] SMT synthesis completed. (Max Cycle: {max(synthesis_res.values())})")

        # --- Stage B: Physical Bank & Address Allocation (物理资源分配) ---
        dfg = self._perform_physical_allocation(dfg, input_data, op_dir)
        self._verify_stage_b(dfg)
        self._dump_dfg(dfg, op_dir / "stage_b_mapped.json")
        print(f"  [B] Physical bank/addr allocation completed and true-conflict-free.")

        # --- Stage D: LIR Emission (指令打包) ---
        acb_path = op_dir / "acb_bundle"
        os.makedirs(acb_path, exist_ok=True)
        
        program = self._prepare_simulation_memory(dfg, input_data)
        
        packer = LIRPacker(self.hw_config)
        packer.emit_from_stream(final_stream, str(acb_path), program=program)
        
        self._generate_timeline_ascii(final_stream, op_dir / "timeline_ascii.txt")
        self._verify_stage_d(acb_path, final_stream)
        print(f"  [D] LIR binary emission completed with timeline_ascii.txt.")

        # --- Stage E: Simulation (仿真验证) ---
        golden_path = acb_path / "golden_data.npz"
        
        # 查找输出节点的 meta_name
        out_key = "y"
        for node in dfg:
            if node.metadata.get("role") == "output":
                out_key = node.metadata.get("meta_name", "out")
                break
        
        save_dict = {out_key: golden_y}
        for k, v in input_data.items(): save_dict[k] = v
        np.savez(golden_path, **save_dict)
        
        success, log = self._run_simulation(acb_path)
        with open(op_dir / "sim.log", "w") as f: f.write(log)
        
        self._verify_stage_e(log)
        
        if success:
            print(f"🎉 [SUCCESS] Bit-Perfect Parity Achieved for {op_name}")
        else:
            print(f"❌ [FAIL] Simulation mismatch. Check {op_dir}/sim.log")
        
        return success

    def _perform_physical_allocation(self, dfg, input_data, op_dir):
        """
        Stage B 核心算法：对 DFG 进行内存着色与物理资源分配。
        """
        from types import SimpleNamespace
        tensors = []
        node_to_tensor = {}
        
        # 1. 初始化物理资源池 (SSoT)
        ur_r_ids = self.spec.get_iq_ids("UR_READ")  # [30, 31, 32, 33]
        ur_w_ids = self.spec.get_iq_ids("UR_WRITE") # [35, 36, 37, 38]
        alu_ids = {
            "FPMUL": self.spec.get_iq_ids("FPMUL"),
            "FPADD": self.spec.get_iq_ids("FPADD"),
            "LOGIC": self.spec.get_iq_ids("LOGIC")
        }
        
        # 2. 识别需要 Bank 存储的逻辑实体并分配物理 IQ
        for node in dfg:
            m_type = node.op_type.upper()
            
            # --- [物理 IQ 分配补丁] ---
            if m_type == "RTOVR":
                if "iq_id" not in node.metadata: node.metadata["iq_id"] = node.metadata.get("slot_id")
            elif m_type == "UR_READ" and "iq_id" not in node.metadata and ur_r_ids:
                node.metadata["iq_id"] = ur_r_ids.pop(0)
            elif m_type == "UR_WRITE" and "iq_id" not in node.metadata and ur_w_ids:
                node.metadata["iq_id"] = ur_w_ids.pop(0)
            elif m_type in alu_ids and alu_ids[m_type] and "iq_id" not in node.metadata:
                node.metadata["iq_id"] = alu_ids[m_type][0]

            # --- [内存 Tensors 识别: 增加预着色感知] ---
            mb = node.metadata.get("manual_bank")
            if node.metadata.get("is_const"):
                t = SimpleNamespace(name=node.trace_id, size=1, manual_bank=mb, start_t=0, end_t=1000)
                tensors.append(t)
                node_to_tensor[node.trace_id] = t
            elif m_type == "UR_READ" and not node.metadata.get("is_const"):
                t = SimpleNamespace(name=node.trace_id, size=1, manual_bank=mb, start_t=0, end_t=1000)
                tensors.append(t)
                node_to_tensor[node.trace_id] = t
            elif m_type == "UR_WRITE":
                t_name = f"tensor_{node.trace_id}"
                t = SimpleNamespace(name=t_name, size=1, manual_bank=mb, start_t=0, end_t=1000)
                tensors.append(t)
                node_to_tensor[node.trace_id] = t
                for consumer in dfg:
                    if node.trace_id in consumer.metadata.get("depends_on", []):
                        node_to_tensor[consumer.trace_id] = t

        # 3. 运行着色与地址分配：基于前置 SMT 准确时序的冲突探测
        conflicts = []
        tensor_to_times = {}
        # 通过节点回溯张量时间
        for node in dfg:
            if hasattr(node, "logic_cycle") and node.trace_id in node_to_tensor:
                t_name = node_to_tensor[node.trace_id].name
                tensor_to_times.setdefault(t_name, []).append(node.logic_cycle)
        
        t_names = list(tensor_to_times.keys())
        for i in range(len(t_names)):
            for j in range(i+1, len(t_names)):
                name_a, name_b = t_names[i], t_names[j]
                times_a, times_b = tensor_to_times[name_a], tensor_to_times[name_b]
                # 任何跨越张量的读写操作如果在2周期内接近，则视为强冲突，必须异色
                if any(abs(ta - tb) < 2 for ta in times_a for tb in times_b):
                    conflicts.append((name_a, name_b))

        coloring, _ = BalancedBankColorer.assign_banks(tensors, conflicts)
        allocator = MemoryAllocator(self.spec.params)
        for t in tensors: t.bank_id = coloring.get(t.name, 0)
        addr_map = allocator.allocate(tensors)

        # 4. 回填镜像
        for node in dfg:
            if node.trace_id in node_to_tensor:
                t = node_to_tensor[node.trace_id]
                node.metadata["bank_id"] = t.bank_id
                node.metadata["addr"] = addr_map.get(t.name, 0)
                if node.metadata.get("is_const"):
                    node.metadata["value"] = node.metadata.get("value", 0.0)
        
        # 5. [SMC_ID 校准] 注入统一的物理 ID 防止丢弃
        # 从 sim_config 或默认值中提取 SMC_ID，并将其强制绑定到所有计算节点的元数据中。
        target_smc_id = 0 # 未来可以从 self.config 动态读取
        for node in dfg:
            node.metadata["smc_id"] = target_smc_id
        
        return dfg

    def _prepare_simulation_memory(self, dfg, input_data):
        """
        准备 Stage D 所需的内存 Proxy。
        """
        # 这里构造一个符合 LIRPacker 要求的 Program 结构
        banks = {i: [[0.0]*4 for _ in range(256)] for i in range(8)}
        t_meta = []
        
        for node in dfg:
            b = node.metadata.get("bank_id")
            a = node.metadata.get("addr")
            if b is not None and a is not None:
                val = node.metadata.get("value")
                if val is None: # 可能是外部输入变量
                    var_name = node.metadata.get("meta_name")
                    if var_name in input_data:
                        val = input_data[var_name]
                    else:
                        # 兼容旧版本：有些节点可能没存 meta_name，回退到 role="operand_a" 找 "x"
                        if node.metadata.get("role") == "operand_a": val = input_data.get("x")
                
                if val is not None:
                    # 🛸 关键修复：支持张量连续地址注入 (SIMD-4 对齐)
                    if hasattr(val, "__iter__") and not isinstance(val, (str, bytes)):
                        flat_val = list(val)
                        if len(flat_val) % 4 != 0:
                             flat_val += [0.0] * (4 - (len(flat_val) % 4))
                        for i in range(0, len(flat_val), 4):
                            if a + i // 4 < 256:
                                banks[b][a + i // 4] = flat_val[i:i+4]
                    else:
                        banks[b][a] = [val] * 4
                
                # 建立 Tensor 角色映射
                name = node.metadata.get("meta_name", node.trace_id)
                role = node.metadata.get("role", "internal") # 默认设为 internal
                shape = node.metadata.get("shape", [1, 4])
                t_meta.append({"name": name, "bank": b, "addr": a, "offset": a, "shape": shape, "role": role})
        
        class Proxy: pass
        p = Proxy()
        p.memory_allocator = Proxy(); p.memory_allocator.banks = banks
        # 修正：保证每个 Proxy 对象具备完整元数据属性 (role, shape 等)
        p.tensors = {}
        for m in t_meta:
            name = m["name"]
            t_obj = Proxy()
            # 设置缺省值防止 AttributeError
            t_obj.role = "internal"
            t_obj.shape = m.get("shape", [1, 4])
            for k, v in m.items(): setattr(t_obj, k, v)
            p.tensors[name] = t_obj
        
        return p

    def _run_simulation(self, acb_path):
        ws = Path.cwd()
        env = os.environ.copy()
        env["PYTHONPATH"] = f"{ws}:{ws}/src:{ws}/sim:" + env.get("PYTHONPATH", "")
        runner = ws / "sim" / "smc_simulator" / "tools" / "physical_runner.py"
        res = subprocess.run(["python3", str(runner), str(acb_path)], env=env, capture_output=True, text=True)
        log = res.stdout + "\n" + res.stderr
        return "PASSED" in log or "Verified successfully" in log, log

    def _dump_dfg(self, dfg, path):
        data = []
        for node in dfg:
            data.append({
                "trace_id": node.trace_id,
                "op_type": node.op_type,
                "cycle": node.logic_cycle,
                "metadata": {k: str(v) for k, v in node.metadata.items()}
            })
        with open(path, "w") as f: json.dump(data, f, indent=2)

    # --- Verification & Output Alignment ---

    def _verify_stage_a(self, dfg, input_data: dict, op_name: str):
        """[Stage 1 Verifier] 验证 DFG 数学正确性与拓扑连通性"""
        node_ids = {n.trace_id for n in dfg}
        for node in dfg:
            for dep in node.metadata.get("depends_on", []):
                if dep not in node_ids and not dep.startswith("spill_"):
                    # 容忍 spill 伪依赖因为我们在检查数学上可能没有该节点，或者提前预检
                    raise ValueError(f"Stage A Violation: Node {node.trace_id} depends on missing node {dep}")
                    
        # 数学计算顺推反向防错
        val_map = {}
        nodes_by_id = {n.trace_id: n for n in dfg}

        def eval_node(node_id):
            if node_id in val_map: return val_map[node_id]
            if node_id not in nodes_by_id: return 0.0 # spill node mock
            node = nodes_by_id[node_id]
            
            if node.op_type == "UR_READ":
                if node.metadata.get("is_const"):
                    val = float(node.metadata.get("value", 0.0))
                else:
                    name = node.metadata.get("meta_name", node_id)
                    val = float(input_data.get(name, 0.0)[0] if isinstance(input_data.get(name, 0.0), (list, np.ndarray)) else input_data.get(name, 0.0))
                val_map[node_id] = val
                return val
            if node.op_type == "RTOVR":
                deps = node.metadata.get("depends_on", [])
                val = eval_node(deps[0]) if deps else 0.0
                val_map[node_id] = val
                return val
            if node.op_type == "FPADD":
                deps = node.metadata.get("depends_on", [])
                v0 = eval_node(deps[0]) if len(deps) > 0 else 0.0
                v1 = eval_node(deps[1]) if len(deps) > 1 else 0.0
                is_sub = node.metadata.get("SUB", 0)
                val = v0 - v1 if is_sub else v0 + v1
                val_map[node_id] = val
                return val
            if node.op_type == "FPMUL":
                deps = node.metadata.get("depends_on", [])
                v0 = eval_node(deps[0]) if len(deps) > 0 else 0.0
                v1 = eval_node(deps[1]) if len(deps) > 1 else 0.0
                val = v0 * v1
                val_map[node_id] = val
                return val
            if node.op_type == "UR_WRITE":
                deps = node.metadata.get("depends_on", [])
                val = eval_node(deps[0]) if deps else 0.0
                val_map[node_id] = val
                return val
            val_map[node_id] = 0.0
            return 0.0

        for node in dfg: eval_node(node.trace_id)

    def _verify_stage_b(self, dfg):
        """动态时序 Bank 冲突断言检测。"""
        # 断言所有映射到同一物理 Bank 的节点，其时钟距离必须 >= 2
        bank_to_nodes = {}
        for node in dfg:
            b = node.metadata.get("bank_id")
            if b is not None and hasattr(node, "logic_cycle"):
                bank_to_nodes.setdefault(b, []).append(node)
                
        for bid, nodes_in_bank in bank_to_nodes.items():
            for i in range(len(nodes_in_bank)):
                for j in range(i+1, len(nodes_in_bank)):
                    n1, n2 = nodes_in_bank[i], nodes_in_bank[j]
                    if n1.logic_cycle == n2.logic_cycle:
                        raise ValueError(f"Stage C/B Violation: Time Collision in Bank {bid} "
                                         f"between {n1.trace_id}(T={n1.logic_cycle}) & {n2.trace_id}(T={n2.logic_cycle})")

    def _verify_stage_c(self, dfg):
        """[Stage 2 Verifier] 时序延迟验证 与 Physical Liveness 饥饿防重复写引擎。"""
        nodes = {n.trace_id: n for n in dfg if hasattr(n, "logic_cycle")}
        
        # 1. Latency Contract Check
        norm_delays = {k.upper(): v for k, v in self.spec.delays.items()}
        for node in dfg:
            if not hasattr(node, "logic_cycle"): continue
            for dep_id in node.metadata.get("depends_on", []):
                if dep_id not in nodes: continue
                dep = nodes[dep_id]
                expected_latency = norm_delays.get(dep.op_type.upper(), 1)
                # 🛸 [V2.1 物理规约]
                # RTOVR 作为生产方供给 ALU/WRITE 时，数据必须在 ALU 发射前至少 1 拍到达
                # (第一操作数严格 ==1, 后续操作数 >=1, 但验证层统一放宽为 >=1)
                if dep.op_type == "RTOVR" and node.op_type in ["FPMUL", "FPADD", "UR_WRITE", "LOGIC"]:
                    if node.logic_cycle < dep.logic_cycle + 1:
                        raise ValueError(f"Stage C Violation (T+1 Protocol): {node.trace_id}(T={node.logic_cycle}) "
                                         f"must be >= {dep.trace_id}(T={dep.logic_cycle}) + 1")
                
                # 规则 2: 其他依赖只需满足结果就绪 (>= latency)
                elif node.logic_cycle < dep.logic_cycle + expected_latency:
                    raise ValueError(f"Stage C Violation (RAW): {node.trace_id}(T={node.logic_cycle}) < "
                                   f"{dep.trace_id}(T={dep.logic_cycle}) + latency({expected_latency})")

        # 2. Liveness Error Detection
        alu_execs = {"FPMUL": [], "FPADD": []}
        for n in dfg:
            if n.op_type in alu_execs and hasattr(n, "logic_cycle"):
                alu_execs[n.op_type].append((n.logic_cycle, n.trace_id))
                
        for t in alu_execs: alu_execs[t].sort(key=lambda x: x[0])
            
        for node in dfg:
            if node.op_type in ["FPMUL", "FPADD"] and hasattr(node, "logic_cycle"):
                t_prod = node.logic_cycle
                consumers = [n for n in dfg if node.trace_id in n.metadata.get("depends_on", [])]
                for cons in consumers:
                    # 只有 RTOVR 是真正的消费者（搬运走结果）
                    if cons.op_type != "RTOVR": continue
                    t_cons = getattr(cons, "logic_cycle", -1)
                    if t_cons > t_prod:
                        lat = self.spec.delays.get(node.op_type.lower(), 4)
                        for exec_t, exec_id in alu_execs[node.op_type]:
                            # 流水线对齐：只有当下一个指令的“写回时间”(exec_t + lat) 
                            # 早于当前数据的“搬运完成时间”(t_cons) 时，才会发生覆写。
                            if t_prod < exec_t and (exec_t + lat) <= t_cons and exec_id != node.trace_id:
                                raise RuntimeError(f"FATAL Stage 2 Liveness Violation: \n"
                                                   f"Data from {node.trace_id}(T={t_prod}) -> {cons.trace_id}(T={t_cons}) "
                                                   f"was OVERWRITTEN by {exec_id} (returns at T={exec_t + lat})!")

    def _generate_timeline_ascii(self, final_stream: List, path: Path):
        """生成文本版流水线图。"""
        max_t = max(op.metadata.get("global_t", 0) for op in final_stream)
        lines = [f"Cycle | {' | '.join(sorted(set(op.op_type for op in final_stream)))}"]
        lines.append("-" * len(lines[0]))
        
        for t in range(max_t + 1):
            ops_at_t = [op for op in final_stream if op.metadata.get("global_t") == t]
            row = f"{t:5} | "
            for op_type in sorted(set(op.op_type for op in final_stream)):
                hit = [op.trace_id for op in ops_at_t if op.op_type == op_type]
                row += f"{','.join(hit):10} | "
            lines.append(row)
            
        with open(path, "w") as f: f.write("\n".join(lines))

    def _verify_stage_d(self, acb_path: Path, final_stream: List):
        """验证 Hex 文件完整性与仿真配置。"""
        max_t = max(op.metadata.get("global_t", 0) for op in final_stream)
        sim_conf_path = acb_path / "sim_config.json"
        
        if not sim_conf_path.exists():
            raise FileNotFoundError("Stage D Violation: sim_config.json missing")
            
        with open(sim_conf_path, "r") as f:
            conf = json.load(f)
            if conf["max_cycles"] < max_t:
                raise ValueError(f"Stage D Violation: sim_config.json max_cycles({conf['max_cycles']}) "
                               f"is less than required cycles({max_t})")
        
        # 检查是否所有 IQ 都有对应的文件
        for iq_init_path in conf["iq_init"].values():
            if not (acb_path / iq_init_path).exists():
                raise FileNotFoundError(f"Stage D Violation: Required hex file {iq_init_path} missing "
                                       f"at {acb_path / iq_init_path}")

    def _verify_stage_e(self, log: str):
        """提取误差报表对齐标准 (Bit-Perfect Drift < 5e-3)。"""
        import re
        # 🛸 兼容性增强：支持 "Max Diff: 0.0" 和 "Max Difference = 0.0" 两种格式
        max_diff_match = re.search(r"Max Diff(?:erence)?[:\s=]+\s*([-+0-9\.e]+)", log)
        if max_diff_match:
            max_diff = float(max_diff_match.group(1))
            if max_diff > 5e-3:
                # 🛸 严格对齐标准: 5e-3 为芯片过检临界值
                raise ValueError(f"Stage E Violation: Bit-Perfect Drift {max_diff} exceeds threshold 5e-3")
        else:
            # 如果没找到 Max Diff 字符串，但有 PASSED，也算过
            if "PASSED" in log or "Verified successfully" in log:
                return
            raise RuntimeError(f"Stage E Violation: Simulation execution failed or mismatch report not found")

import subprocess
