    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; SPI_BSPIM
SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPI_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
SPI_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SPI_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
SPI_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPI_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
SPI_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
SPI_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPI_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
SPI_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_BSPIM_RxStsReg__4__POS EQU 4
SPI_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_BSPIM_RxStsReg__5__POS EQU 5
SPI_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_BSPIM_RxStsReg__6__POS EQU 6
SPI_BSPIM_RxStsReg__MASK EQU 0x70
SPI_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPI_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB12_ST
SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
SPI_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
SPI_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB11_A0
SPI_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB11_A1
SPI_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
SPI_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB11_D0
SPI_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB11_D1
SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPI_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
SPI_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB11_F0
SPI_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB11_F1
SPI_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_BSPIM_TxStsReg__0__POS EQU 0
SPI_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_BSPIM_TxStsReg__1__POS EQU 1
SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPI_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SPI_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_BSPIM_TxStsReg__2__POS EQU 2
SPI_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_BSPIM_TxStsReg__3__POS EQU 3
SPI_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_BSPIM_TxStsReg__4__POS EQU 4
SPI_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPI_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB11_ST

; SPI_IntClock
SPI_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPI_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPI_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPI_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_IntClock__INDEX EQU 0x00
SPI_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_IntClock__PM_ACT_MSK EQU 0x01
SPI_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_IntClock__PM_STBY_MSK EQU 0x01

; TP0
TP0__0__MASK EQU 0x40
TP0__0__PC EQU CYREG_PRT3_PC6
TP0__0__PORT EQU 3
TP0__0__SHIFT EQU 6
TP0__AG EQU CYREG_PRT3_AG
TP0__AMUX EQU CYREG_PRT3_AMUX
TP0__BIE EQU CYREG_PRT3_BIE
TP0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
TP0__BYP EQU CYREG_PRT3_BYP
TP0__CTL EQU CYREG_PRT3_CTL
TP0__DM0 EQU CYREG_PRT3_DM0
TP0__DM1 EQU CYREG_PRT3_DM1
TP0__DM2 EQU CYREG_PRT3_DM2
TP0__DR EQU CYREG_PRT3_DR
TP0__INP_DIS EQU CYREG_PRT3_INP_DIS
TP0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
TP0__LCD_EN EQU CYREG_PRT3_LCD_EN
TP0__MASK EQU 0x40
TP0__PORT EQU 3
TP0__PRT EQU CYREG_PRT3_PRT
TP0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
TP0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
TP0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
TP0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
TP0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
TP0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
TP0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
TP0__PS EQU CYREG_PRT3_PS
TP0__SHIFT EQU 6
TP0__SLW EQU CYREG_PRT3_SLW

; TP1
TP1__0__MASK EQU 0x20
TP1__0__PC EQU CYREG_PRT3_PC5
TP1__0__PORT EQU 3
TP1__0__SHIFT EQU 5
TP1__AG EQU CYREG_PRT3_AG
TP1__AMUX EQU CYREG_PRT3_AMUX
TP1__BIE EQU CYREG_PRT3_BIE
TP1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
TP1__BYP EQU CYREG_PRT3_BYP
TP1__CTL EQU CYREG_PRT3_CTL
TP1__DM0 EQU CYREG_PRT3_DM0
TP1__DM1 EQU CYREG_PRT3_DM1
TP1__DM2 EQU CYREG_PRT3_DM2
TP1__DR EQU CYREG_PRT3_DR
TP1__INP_DIS EQU CYREG_PRT3_INP_DIS
TP1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
TP1__LCD_EN EQU CYREG_PRT3_LCD_EN
TP1__MASK EQU 0x20
TP1__PORT EQU 3
TP1__PRT EQU CYREG_PRT3_PRT
TP1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
TP1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
TP1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
TP1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
TP1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
TP1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
TP1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
TP1__PS EQU CYREG_PRT3_PS
TP1__SHIFT EQU 5
TP1__SLW EQU CYREG_PRT3_SLW

; TP2
TP2__0__MASK EQU 0x10
TP2__0__PC EQU CYREG_PRT3_PC4
TP2__0__PORT EQU 3
TP2__0__SHIFT EQU 4
TP2__AG EQU CYREG_PRT3_AG
TP2__AMUX EQU CYREG_PRT3_AMUX
TP2__BIE EQU CYREG_PRT3_BIE
TP2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
TP2__BYP EQU CYREG_PRT3_BYP
TP2__CTL EQU CYREG_PRT3_CTL
TP2__DM0 EQU CYREG_PRT3_DM0
TP2__DM1 EQU CYREG_PRT3_DM1
TP2__DM2 EQU CYREG_PRT3_DM2
TP2__DR EQU CYREG_PRT3_DR
TP2__INP_DIS EQU CYREG_PRT3_INP_DIS
TP2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
TP2__LCD_EN EQU CYREG_PRT3_LCD_EN
TP2__MASK EQU 0x10
TP2__PORT EQU 3
TP2__PRT EQU CYREG_PRT3_PRT
TP2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
TP2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
TP2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
TP2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
TP2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
TP2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
TP2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
TP2__PS EQU CYREG_PRT3_PS
TP2__SHIFT EQU 4
TP2__SLW EQU CYREG_PRT3_SLW

; TP3
TP3__0__MASK EQU 0x08
TP3__0__PC EQU CYREG_PRT3_PC3
TP3__0__PORT EQU 3
TP3__0__SHIFT EQU 3
TP3__AG EQU CYREG_PRT3_AG
TP3__AMUX EQU CYREG_PRT3_AMUX
TP3__BIE EQU CYREG_PRT3_BIE
TP3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
TP3__BYP EQU CYREG_PRT3_BYP
TP3__CTL EQU CYREG_PRT3_CTL
TP3__DM0 EQU CYREG_PRT3_DM0
TP3__DM1 EQU CYREG_PRT3_DM1
TP3__DM2 EQU CYREG_PRT3_DM2
TP3__DR EQU CYREG_PRT3_DR
TP3__INP_DIS EQU CYREG_PRT3_INP_DIS
TP3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
TP3__LCD_EN EQU CYREG_PRT3_LCD_EN
TP3__MASK EQU 0x08
TP3__PORT EQU 3
TP3__PRT EQU CYREG_PRT3_PRT
TP3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
TP3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
TP3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
TP3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
TP3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
TP3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
TP3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
TP3__PS EQU CYREG_PRT3_PS
TP3__SHIFT EQU 3
TP3__SLW EQU CYREG_PRT3_SLW

; CSN2
CSN2__0__MASK EQU 0x80
CSN2__0__PC EQU CYREG_PRT12_PC7
CSN2__0__PORT EQU 12
CSN2__0__SHIFT EQU 7
CSN2__AG EQU CYREG_PRT12_AG
CSN2__BIE EQU CYREG_PRT12_BIE
CSN2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CSN2__BYP EQU CYREG_PRT12_BYP
CSN2__DM0 EQU CYREG_PRT12_DM0
CSN2__DM1 EQU CYREG_PRT12_DM1
CSN2__DM2 EQU CYREG_PRT12_DM2
CSN2__DR EQU CYREG_PRT12_DR
CSN2__INP_DIS EQU CYREG_PRT12_INP_DIS
CSN2__MASK EQU 0x80
CSN2__PORT EQU 12
CSN2__PRT EQU CYREG_PRT12_PRT
CSN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CSN2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CSN2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CSN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CSN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CSN2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CSN2__PS EQU CYREG_PRT12_PS
CSN2__SHIFT EQU 7
CSN2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CSN2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CSN2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CSN2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CSN2__SLW EQU CYREG_PRT12_SLW

; REFI
REFI__0__MASK EQU 0x80
REFI__0__PC EQU CYREG_PRT3_PC7
REFI__0__PORT EQU 3
REFI__0__SHIFT EQU 7
REFI__AG EQU CYREG_PRT3_AG
REFI__AMUX EQU CYREG_PRT3_AMUX
REFI__BIE EQU CYREG_PRT3_BIE
REFI__BIT_MASK EQU CYREG_PRT3_BIT_MASK
REFI__BYP EQU CYREG_PRT3_BYP
REFI__CTL EQU CYREG_PRT3_CTL
REFI__DM0 EQU CYREG_PRT3_DM0
REFI__DM1 EQU CYREG_PRT3_DM1
REFI__DM2 EQU CYREG_PRT3_DM2
REFI__DR EQU CYREG_PRT3_DR
REFI__INP_DIS EQU CYREG_PRT3_INP_DIS
REFI__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
REFI__LCD_EN EQU CYREG_PRT3_LCD_EN
REFI__MASK EQU 0x80
REFI__PORT EQU 3
REFI__PRT EQU CYREG_PRT3_PRT
REFI__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
REFI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
REFI__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
REFI__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
REFI__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
REFI__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
REFI__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
REFI__PS EQU CYREG_PRT3_PS
REFI__SHIFT EQU 7
REFI__SLW EQU CYREG_PRT3_SLW

; REFO
REFO__0__MASK EQU 0x01
REFO__0__PC EQU CYREG_IO_PC_PRT15_PC0
REFO__0__PORT EQU 15
REFO__0__SHIFT EQU 0
REFO__1__MASK EQU 0x02
REFO__1__PC EQU CYREG_IO_PC_PRT15_PC1
REFO__1__PORT EQU 15
REFO__1__SHIFT EQU 1
REFO__AG EQU CYREG_PRT15_AG
REFO__AMUX EQU CYREG_PRT15_AMUX
REFO__BIE EQU CYREG_PRT15_BIE
REFO__BIT_MASK EQU CYREG_PRT15_BIT_MASK
REFO__BYP EQU CYREG_PRT15_BYP
REFO__CTL EQU CYREG_PRT15_CTL
REFO__DM0 EQU CYREG_PRT15_DM0
REFO__DM1 EQU CYREG_PRT15_DM1
REFO__DM2 EQU CYREG_PRT15_DM2
REFO__DR EQU CYREG_PRT15_DR
REFO__INP_DIS EQU CYREG_PRT15_INP_DIS
REFO__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
REFO__LCD_EN EQU CYREG_PRT15_LCD_EN
REFO__MASK EQU 0x03
REFO__PORT EQU 15
REFO__PRT EQU CYREG_PRT15_PRT
REFO__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
REFO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
REFO__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
REFO__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
REFO__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
REFO__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
REFO__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
REFO__PS EQU CYREG_PRT15_PS
REFO__SHIFT EQU 0
REFO__SLW EQU CYREG_PRT15_SLW

; SSCR
SSCR_Sync_ctrl_reg__0__MASK EQU 0x01
SSCR_Sync_ctrl_reg__0__POS EQU 0
SSCR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SSCR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SSCR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SSCR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SSCR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SSCR_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SSCR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SSCR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SSCR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SSCR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SSCR_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
SSCR_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SSCR_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
SSCR_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SSCR_Sync_ctrl_reg__MASK EQU 0x01
SSCR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SSCR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SSCR_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

; CSN_1
CSN_1__0__MASK EQU 0x20
CSN_1__0__PC EQU CYREG_PRT1_PC5
CSN_1__0__PORT EQU 1
CSN_1__0__SHIFT EQU 5
CSN_1__AG EQU CYREG_PRT1_AG
CSN_1__AMUX EQU CYREG_PRT1_AMUX
CSN_1__BIE EQU CYREG_PRT1_BIE
CSN_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CSN_1__BYP EQU CYREG_PRT1_BYP
CSN_1__CTL EQU CYREG_PRT1_CTL
CSN_1__DM0 EQU CYREG_PRT1_DM0
CSN_1__DM1 EQU CYREG_PRT1_DM1
CSN_1__DM2 EQU CYREG_PRT1_DM2
CSN_1__DR EQU CYREG_PRT1_DR
CSN_1__INP_DIS EQU CYREG_PRT1_INP_DIS
CSN_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CSN_1__LCD_EN EQU CYREG_PRT1_LCD_EN
CSN_1__MASK EQU 0x20
CSN_1__PORT EQU 1
CSN_1__PRT EQU CYREG_PRT1_PRT
CSN_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CSN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CSN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CSN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CSN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CSN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CSN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CSN_1__PS EQU CYREG_PRT1_PS
CSN_1__SHIFT EQU 5
CSN_1__SLW EQU CYREG_PRT1_SLW

; MISO_1
MISO_1__0__MASK EQU 0x80
MISO_1__0__PC EQU CYREG_PRT1_PC7
MISO_1__0__PORT EQU 1
MISO_1__0__SHIFT EQU 7
MISO_1__AG EQU CYREG_PRT1_AG
MISO_1__AMUX EQU CYREG_PRT1_AMUX
MISO_1__BIE EQU CYREG_PRT1_BIE
MISO_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO_1__BYP EQU CYREG_PRT1_BYP
MISO_1__CTL EQU CYREG_PRT1_CTL
MISO_1__DM0 EQU CYREG_PRT1_DM0
MISO_1__DM1 EQU CYREG_PRT1_DM1
MISO_1__DM2 EQU CYREG_PRT1_DM2
MISO_1__DR EQU CYREG_PRT1_DR
MISO_1__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO_1__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO_1__MASK EQU 0x80
MISO_1__PORT EQU 1
MISO_1__PRT EQU CYREG_PRT1_PRT
MISO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO_1__PS EQU CYREG_PRT1_PS
MISO_1__SHIFT EQU 7
MISO_1__SLW EQU CYREG_PRT1_SLW

; MOSI_1
MOSI_1__0__MASK EQU 0x08
MOSI_1__0__PC EQU CYREG_PRT5_PC3
MOSI_1__0__PORT EQU 5
MOSI_1__0__SHIFT EQU 3
MOSI_1__AG EQU CYREG_PRT5_AG
MOSI_1__AMUX EQU CYREG_PRT5_AMUX
MOSI_1__BIE EQU CYREG_PRT5_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT5_BYP
MOSI_1__CTL EQU CYREG_PRT5_CTL
MOSI_1__DM0 EQU CYREG_PRT5_DM0
MOSI_1__DM1 EQU CYREG_PRT5_DM1
MOSI_1__DM2 EQU CYREG_PRT5_DM2
MOSI_1__DR EQU CYREG_PRT5_DR
MOSI_1__INP_DIS EQU CYREG_PRT5_INP_DIS
MOSI_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MOSI_1__LCD_EN EQU CYREG_PRT5_LCD_EN
MOSI_1__MASK EQU 0x08
MOSI_1__PORT EQU 5
MOSI_1__PRT EQU CYREG_PRT5_PRT
MOSI_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT5_PS
MOSI_1__SHIFT EQU 3
MOSI_1__SLW EQU CYREG_PRT5_SLW

; SCLK_1
SCLK_1__0__MASK EQU 0x40
SCLK_1__0__PC EQU CYREG_PRT12_PC6
SCLK_1__0__PORT EQU 12
SCLK_1__0__SHIFT EQU 6
SCLK_1__AG EQU CYREG_PRT12_AG
SCLK_1__BIE EQU CYREG_PRT12_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT12_BYP
SCLK_1__DM0 EQU CYREG_PRT12_DM0
SCLK_1__DM1 EQU CYREG_PRT12_DM1
SCLK_1__DM2 EQU CYREG_PRT12_DM2
SCLK_1__DR EQU CYREG_PRT12_DR
SCLK_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCLK_1__MASK EQU 0x40
SCLK_1__PORT EQU 12
SCLK_1__PRT EQU CYREG_PRT12_PRT
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT12_PS
SCLK_1__SHIFT EQU 6
SCLK_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCLK_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCLK_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCLK_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCLK_1__SLW EQU CYREG_PRT12_SLW

; W5200_RST
W5200_RST__0__MASK EQU 0x04
W5200_RST__0__PC EQU CYREG_PRT5_PC2
W5200_RST__0__PORT EQU 5
W5200_RST__0__SHIFT EQU 2
W5200_RST__AG EQU CYREG_PRT5_AG
W5200_RST__AMUX EQU CYREG_PRT5_AMUX
W5200_RST__BIE EQU CYREG_PRT5_BIE
W5200_RST__BIT_MASK EQU CYREG_PRT5_BIT_MASK
W5200_RST__BYP EQU CYREG_PRT5_BYP
W5200_RST__CTL EQU CYREG_PRT5_CTL
W5200_RST__DM0 EQU CYREG_PRT5_DM0
W5200_RST__DM1 EQU CYREG_PRT5_DM1
W5200_RST__DM2 EQU CYREG_PRT5_DM2
W5200_RST__DR EQU CYREG_PRT5_DR
W5200_RST__INP_DIS EQU CYREG_PRT5_INP_DIS
W5200_RST__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
W5200_RST__LCD_EN EQU CYREG_PRT5_LCD_EN
W5200_RST__MASK EQU 0x04
W5200_RST__PORT EQU 5
W5200_RST__PRT EQU CYREG_PRT5_PRT
W5200_RST__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
W5200_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
W5200_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
W5200_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
W5200_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
W5200_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
W5200_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
W5200_RST__PS EQU CYREG_PRT5_PS
W5200_RST__SHIFT EQU 2
W5200_RST__SLW EQU CYREG_PRT5_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
