Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat May 28 21:46:13 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (239)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (300)
5. checking no_input_delay (10)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (239)
--------------------------
 There are 161 register/latch pins with no clock driven by root clock pin: spi_clk (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Inst_vga_gen/queue_reg[15][blank]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: data_cont/spi_receive_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (300)
--------------------------------------------------
 There are 300 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.198        0.000                      0                  754        0.036        0.000                      0                  754       -0.811       -3.395                       9                   421  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 20.833}       41.666          24.000          
  cEng_5xpixel  {0.000 0.672}        1.344           744.012         
  cEng_pixel    {0.000 3.360}        6.720           148.802         
  cEng_spi      {0.000 23.521}       47.042          21.257          
  clk_feedback  {0.000 20.833}       41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          39.042        0.000                      0                   30        0.252        0.000                      0                   30       10.833        0.000                       0                    32  
  cEng_5xpixel                                                                                                                                                   -0.811       -3.395                       9                    10  
  cEng_pixel          0.198        0.000                      0                  514        0.036        0.000                      0                  514        2.380        0.000                       0                   275  
  cEng_spi           43.373        0.000                      0                  202        0.094        0.000                      0                  202       23.021        0.000                       0                   102  
  clk_feedback                                                                                                                                                   40.417        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cEng_spi      cEng_pixel          3.852        0.000                      0                    4        0.199        0.000                      0                    4  
cEng_pixel    cEng_spi            4.160        0.000                      0                    4        0.219        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       39.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.042ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 2.148ns (81.720%)  route 0.480ns (18.280%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.758    count_reg[24]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.092 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.092    count_reg[28]_i_1_n_6
    SLICE_X65Y45         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y45         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[29]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                 39.042    

Slack (MET) :             39.153ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 2.037ns (80.914%)  route 0.480ns (19.086%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.758    count_reg[24]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.981 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.981    count_reg[28]_i_1_n_7
    SLICE_X65Y45         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y45         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[28]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                 39.153    

Slack (MET) :             39.156ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.978 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.978    count_reg[24]_i_1_n_6
    SLICE_X65Y44         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[25]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                 39.156    

Slack (MET) :             39.177ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.957 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.957    count_reg[24]_i_1_n_4
    SLICE_X65Y44         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[27]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 39.177    

Slack (MET) :             39.251ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.883 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.883    count_reg[24]_i_1_n_5
    SLICE_X65Y44         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[26]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                 39.251    

Slack (MET) :             39.267ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.867 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.867    count_reg[24]_i_1_n_7
    SLICE_X65Y44         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[24]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                 39.267    

Slack (MET) :             39.270ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.864    count_reg[20]_i_1_n_6
    SLICE_X65Y43         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[21]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                 39.270    

Slack (MET) :             39.291ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.843 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.843    count_reg[20]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[23]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                 39.291    

Slack (MET) :             39.365ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.769 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.769    count_reg[20]_i_1_n_5
    SLICE_X65Y43         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[22]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 39.365    

Slack (MET) :             39.381ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.753 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.753    count_reg[20]_i_1_n_7
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[20]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                 39.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[11]
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[8]_i_1_n_4
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[15]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[12]_i_1_n_4
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[19]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[16]_i_1_n_4
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.898    count_reg_n_0_[23]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.006 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.006    count_reg[20]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.896    count_reg_n_0_[3]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.004 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    count_reg[0]_i_1_n_4
    SLICE_X65Y38         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.896    count_reg_n_0_[7]
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.004 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    count_reg[4]_i_1_n_4
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[12]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[12]_i_1_n_7
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[16]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[16]_i_1_n_7
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.895    count_reg_n_0_[20]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.010 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    count_reg[20]_i_1_n_7
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[8]
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[8]_i_1_n_7
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { CLK24MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.666      39.511     BUFGCTRL_X0Y17   CLK24MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y38     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y42     count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  cEng_5xpixel
  To Clock:  cEng_5xpixel

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.811ns,  Total Violation       -3.395ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_5xpixel
Waveform(ns):       { 0.000 0.672 }
Period(ns):         1.344
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.344       -0.811     BUFGCTRL_X0Y1    MMCM_clockEngine/cEng_5xpixel_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.344       0.095      MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.344       212.016    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_pixel

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.989ns (30.728%)  route 4.484ns (69.272%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 15.076 - 6.720 ) 
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.626     8.875    color_filter/cEng_pixel_BUFG
    SLICE_X63Y55         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.419     9.294 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=12, routed)          0.902    10.196    color_filter/BLUE_O[2]
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.297    10.493 r  color_filter/e[3]_i_6/O
                         net (fo=1, routed)           0.403    10.896    color_filter/e[3]_i_6_n_0
    SLICE_X65Y55         LUT5 (Prop_lut5_I3_O)        0.124    11.020 r  color_filter/e[3]_i_3/O
                         net (fo=56, routed)          0.581    11.600    color_filter/data_word1
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.724 r  color_filter/e[7]_i_3__0/O
                         net (fo=27, routed)          0.956    12.680    color_filter/dvid_1/R5_in
    SLICE_X61Y57         LUT4 (Prop_lut4_I1_O)        0.150    12.830 r  color_filter/dc_bias[1]_i_7/O
                         net (fo=15, routed)          0.842    13.671    dvid_1/TMDS_encoder_blue/dc_bias_reg[2]_i_2
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.332    14.003 r  dvid_1/TMDS_encoder_blue/dc_bias[2]_i_8/O
                         net (fo=1, routed)           0.000    14.003    color_filter/dc_bias_reg[2]_2
    SLICE_X59Y56         MUXF7 (Prop_muxf7_I1_O)      0.245    14.248 r  color_filter/dc_bias_reg[2]_i_2/O
                         net (fo=1, routed)           0.802    15.050    color_filter/dc_bias_reg[2]_i_2_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I0_O)        0.298    15.348 r  color_filter/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    15.348    dvid_1/TMDS_encoder_blue/dc_bias_reg[2]_0[2]
    SLICE_X59Y55         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.508    15.076    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X59Y55         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.479    15.555    
                         clock uncertainty           -0.038    15.517    
    SLICE_X59Y55         FDRE (Setup_fdre_C_D)        0.029    15.546    dvid_1/TMDS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         15.546    
                         arrival time                         -15.348    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.988ns (31.968%)  route 4.231ns (68.032%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.355ns = ( 15.075 - 6.720 ) 
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.626     8.875    color_filter/cEng_pixel_BUFG
    SLICE_X63Y55         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.419     9.294 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=12, routed)          0.902    10.196    color_filter/BLUE_O[2]
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.297    10.493 r  color_filter/e[3]_i_6/O
                         net (fo=1, routed)           0.403    10.896    color_filter/e[3]_i_6_n_0
    SLICE_X65Y55         LUT5 (Prop_lut5_I3_O)        0.124    11.020 r  color_filter/e[3]_i_3/O
                         net (fo=56, routed)          0.581    11.600    color_filter/data_word1
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.724 r  color_filter/e[7]_i_3__0/O
                         net (fo=27, routed)          0.956    12.680    color_filter/dvid_1/R5_in
    SLICE_X61Y57         LUT4 (Prop_lut4_I1_O)        0.150    12.830 f  color_filter/dc_bias[1]_i_7/O
                         net (fo=15, routed)          0.954    13.783    dvid_1/TMDS_encoder_red/dc_bias_reg[2]_i_2__1
    SLICE_X59Y58         LUT4 (Prop_lut4_I2_O)        0.325    14.108 r  dvid_1/TMDS_encoder_red/dc_bias[3]_i_10/O
                         net (fo=1, routed)           0.436    14.545    dvid_1/TMDS_encoder_red/dc_bias[3]_i_10_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.332    14.877 r  dvid_1/TMDS_encoder_red/dc_bias[3]_i_4__1/O
                         net (fo=1, routed)           0.000    14.877    dvid_1/TMDS_encoder_red/dc_bias[3]_i_4__1_n_0
    SLICE_X59Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    15.094 r  dvid_1/TMDS_encoder_red/dc_bias_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000    15.094    dvid_1/TMDS_encoder_red/dc_bias_reg[3]_i_1__1_n_0
    SLICE_X59Y58         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.507    15.075    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X59Y58         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.479    15.554    
                         clock uncertainty           -0.038    15.516    
    SLICE_X59Y58         FDRE (Setup_fdre_C_D)        0.064    15.580    dvid_1/TMDS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                         -15.094    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 2.016ns (32.140%)  route 4.257ns (67.860%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.077 - 6.720 ) 
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.626     8.875    color_filter/cEng_pixel_BUFG
    SLICE_X63Y55         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.419     9.294 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=12, routed)          0.902    10.196    color_filter/BLUE_O[2]
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.297    10.493 r  color_filter/e[3]_i_6/O
                         net (fo=1, routed)           0.403    10.896    color_filter/e[3]_i_6_n_0
    SLICE_X65Y55         LUT5 (Prop_lut5_I3_O)        0.124    11.020 r  color_filter/e[3]_i_3/O
                         net (fo=56, routed)          0.581    11.600    color_filter/data_word1
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.724 r  color_filter/e[7]_i_3__0/O
                         net (fo=27, routed)          0.956    12.680    color_filter/dvid_1/R5_in
    SLICE_X61Y57         LUT4 (Prop_lut4_I1_O)        0.150    12.830 f  color_filter/dc_bias[1]_i_7/O
                         net (fo=15, routed)          0.826    13.656    dvid_1/TMDS_encoder_blue/dc_bias_reg[2]_i_2
    SLICE_X62Y55         LUT4 (Prop_lut4_I2_O)        0.361    14.017 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_7__0/O
                         net (fo=1, routed)           0.590    14.607    dvid_1/TMDS_encoder_blue/dc_bias[3]_i_7__0_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I0_O)        0.327    14.934 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_4/O
                         net (fo=1, routed)           0.000    14.934    dvid_1/TMDS_encoder_blue/dc_bias[3]_i_4_n_0
    SLICE_X64Y55         MUXF7 (Prop_muxf7_I1_O)      0.214    15.148 r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    15.148    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_i_1__0_n_0
    SLICE_X64Y55         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.509    15.077    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y55         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.493    15.570    
                         clock uncertainty           -0.038    15.532    
    SLICE_X64Y55         FDRE (Setup_fdre_C_D)        0.113    15.645    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         15.645    
                         arrival time                         -15.148    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.532ns (25.450%)  route 4.488ns (74.550%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.355ns = ( 15.075 - 6.720 ) 
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.626     8.875    color_filter/cEng_pixel_BUFG
    SLICE_X63Y55         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.419     9.294 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=12, routed)          0.902    10.196    color_filter/BLUE_O[2]
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.297    10.493 r  color_filter/e[3]_i_6/O
                         net (fo=1, routed)           0.403    10.896    color_filter/e[3]_i_6_n_0
    SLICE_X65Y55         LUT5 (Prop_lut5_I3_O)        0.124    11.020 r  color_filter/e[3]_i_3/O
                         net (fo=56, routed)          0.679    11.699    color_filter/data_word1
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124    11.823 r  color_filter/dc_bias[3]_i_13/O
                         net (fo=13, routed)          0.878    12.701    color_filter/dc_bias[3]_i_13_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I4_O)        0.124    12.825 r  color_filter/dc_bias[3]_i_8__1/O
                         net (fo=13, routed)          0.609    13.434    color_filter/gamma_smooth_reg[0][0]_3
    SLICE_X61Y55         LUT2 (Prop_lut2_I0_O)        0.118    13.552 r  color_filter/dc_bias[2]_i_4/O
                         net (fo=12, routed)          1.016    14.569    color_filter/dc_bias[2]_i_4_n_0
    SLICE_X58Y57         LUT5 (Prop_lut5_I3_O)        0.326    14.895 r  color_filter/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.895    dvid_1/TMDS_encoder_red/dc_bias_reg[2]_0[1]
    SLICE_X58Y57         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.507    15.075    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X58Y57         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[1]/C
                         clock pessimism              0.479    15.554    
                         clock uncertainty           -0.038    15.516    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)        0.031    15.547    dvid_1/TMDS_encoder_red/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         15.547    
                         arrival time                         -14.895    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/gdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 3.022ns (52.928%)  route 2.688ns (47.072%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.291ns = ( 15.011 - 6.720 ) 
    Source Clock Delay      (SCD):    8.845ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.596     8.845    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[30])
                                                      2.454    11.299 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[30]
                         net (fo=1, routed)           1.163    12.462    fifo/fifo_dout[62]
    SLICE_X59Y24         LUT5 (Prop_lut5_I2_O)        0.124    12.586 r  fifo/state[1]_i_4/O
                         net (fo=3, routed)           0.429    13.015    fifo/state[1]_i_4_n_0
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.118    13.133 r  fifo/state[1]_i_3/O
                         net (fo=5, routed)           0.326    13.459    data_cont/bdata_reg[0]_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.326    13.785 r  data_cont/addr[18]_i_1/O
                         net (fo=43, routed)          0.770    14.555    data_cont/addr[18]_i_1_n_0
    SLICE_X57Y19         FDRE                                         r  data_cont/gdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.442    15.011    data_cont/cEng_pixel_BUFG
    SLICE_X57Y19         FDRE                                         r  data_cont/gdata_reg[0]/C
                         clock pessimism              0.494    15.505    
                         clock uncertainty           -0.038    15.466    
    SLICE_X57Y19         FDRE (Setup_fdre_C_CE)      -0.205    15.261    data_cont/gdata_reg[0]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -14.555    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/gdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 3.022ns (52.928%)  route 2.688ns (47.072%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.291ns = ( 15.011 - 6.720 ) 
    Source Clock Delay      (SCD):    8.845ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.596     8.845    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[30])
                                                      2.454    11.299 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[30]
                         net (fo=1, routed)           1.163    12.462    fifo/fifo_dout[62]
    SLICE_X59Y24         LUT5 (Prop_lut5_I2_O)        0.124    12.586 r  fifo/state[1]_i_4/O
                         net (fo=3, routed)           0.429    13.015    fifo/state[1]_i_4_n_0
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.118    13.133 r  fifo/state[1]_i_3/O
                         net (fo=5, routed)           0.326    13.459    data_cont/bdata_reg[0]_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.326    13.785 r  data_cont/addr[18]_i_1/O
                         net (fo=43, routed)          0.770    14.555    data_cont/addr[18]_i_1_n_0
    SLICE_X57Y19         FDRE                                         r  data_cont/gdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.442    15.011    data_cont/cEng_pixel_BUFG
    SLICE_X57Y19         FDRE                                         r  data_cont/gdata_reg[2]/C
                         clock pessimism              0.494    15.505    
                         clock uncertainty           -0.038    15.466    
    SLICE_X57Y19         FDRE (Setup_fdre_C_CE)      -0.205    15.261    data_cont/gdata_reg[2]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -14.555    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 2.020ns (33.787%)  route 3.959ns (66.213%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 15.076 - 6.720 ) 
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.626     8.875    color_filter/cEng_pixel_BUFG
    SLICE_X63Y55         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.419     9.294 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=12, routed)          0.902    10.196    color_filter/BLUE_O[2]
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.297    10.493 r  color_filter/e[3]_i_6/O
                         net (fo=1, routed)           0.403    10.896    color_filter/e[3]_i_6_n_0
    SLICE_X65Y55         LUT5 (Prop_lut5_I3_O)        0.124    11.020 r  color_filter/e[3]_i_3/O
                         net (fo=56, routed)          0.581    11.600    color_filter/data_word1
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.724 r  color_filter/e[7]_i_3__0/O
                         net (fo=27, routed)          0.956    12.680    color_filter/dvid_1/R5_in
    SLICE_X61Y57         LUT4 (Prop_lut4_I1_O)        0.150    12.830 f  color_filter/dc_bias[1]_i_7/O
                         net (fo=15, routed)          0.682    13.511    dvid_1/TMDS_encoder_green/dc_bias_reg[2]_i_2__0
    SLICE_X63Y57         LUT4 (Prop_lut4_I2_O)        0.357    13.868 r  dvid_1/TMDS_encoder_green/dc_bias[3]_i_7__1/O
                         net (fo=1, routed)           0.436    14.305    dvid_1/TMDS_encoder_green/dc_bias[3]_i_7__1_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.332    14.637 r  dvid_1/TMDS_encoder_green/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.000    14.637    dvid_1/TMDS_encoder_green/dc_bias[3]_i_4__0_n_0
    SLICE_X63Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    14.854 r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.854    dvid_1/TMDS_encoder_green/dc_bias_reg[3]_i_1_n_0
    SLICE_X63Y57         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.508    15.076    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X63Y57         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.493    15.569    
                         clock uncertainty           -0.038    15.531    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)        0.064    15.595    dvid_1/TMDS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         15.595    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 1.962ns (33.083%)  route 3.969ns (66.917%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 15.076 - 6.720 ) 
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.626     8.875    color_filter/cEng_pixel_BUFG
    SLICE_X63Y55         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.419     9.294 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=12, routed)          0.902    10.196    color_filter/BLUE_O[2]
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.297    10.493 r  color_filter/e[3]_i_6/O
                         net (fo=1, routed)           0.403    10.896    color_filter/e[3]_i_6_n_0
    SLICE_X65Y55         LUT5 (Prop_lut5_I3_O)        0.124    11.020 r  color_filter/e[3]_i_3/O
                         net (fo=56, routed)          0.581    11.600    color_filter/data_word1
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.724 r  color_filter/e[7]_i_3__0/O
                         net (fo=27, routed)          0.956    12.680    color_filter/dvid_1/R5_in
    SLICE_X61Y57         LUT4 (Prop_lut4_I1_O)        0.150    12.830 r  color_filter/dc_bias[1]_i_7/O
                         net (fo=15, routed)          0.534    13.364    color_filter/gamma_smooth_reg[0][0]_4
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.332    13.696 r  color_filter/dc_bias[1]_i_6__1/O
                         net (fo=1, routed)           0.000    13.696    color_filter/dc_bias[1]_i_6__1_n_0
    SLICE_X61Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    13.913 r  color_filter/dc_bias_reg[1]_i_2__0/O
                         net (fo=1, routed)           0.594    14.507    color_filter/dc_bias_reg[1]_i_2__0_n_0
    SLICE_X62Y58         LUT5 (Prop_lut5_I0_O)        0.299    14.806 r  color_filter/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    14.806    dvid_1/TMDS_encoder_green/dc_bias_reg[2]_0[1]
    SLICE_X62Y58         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.508    15.076    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X62Y58         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.493    15.569    
                         clock uncertainty           -0.038    15.531    
    SLICE_X62Y58         FDRE (Setup_fdre_C_D)        0.029    15.560    dvid_1/TMDS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         15.560    
                         arrival time                         -14.806    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 3.022ns (53.714%)  route 2.604ns (46.286%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.286ns = ( 15.006 - 6.720 ) 
    Source Clock Delay      (SCD):    8.845ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.596     8.845    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[30])
                                                      2.454    11.299 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[30]
                         net (fo=1, routed)           1.163    12.462    fifo/fifo_dout[62]
    SLICE_X59Y24         LUT5 (Prop_lut5_I2_O)        0.124    12.586 r  fifo/state[1]_i_4/O
                         net (fo=3, routed)           0.429    13.015    fifo/state[1]_i_4_n_0
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.118    13.133 r  fifo/state[1]_i_3/O
                         net (fo=5, routed)           0.326    13.459    data_cont/bdata_reg[0]_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.326    13.785 r  data_cont/addr[18]_i_1/O
                         net (fo=43, routed)          0.686    14.471    data_cont/addr[18]_i_1_n_0
    SLICE_X55Y23         FDRE                                         r  data_cont/addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.437    15.006    data_cont/cEng_pixel_BUFG
    SLICE_X55Y23         FDRE                                         r  data_cont/addr_reg[14]/C
                         clock pessimism              0.481    15.487    
                         clock uncertainty           -0.038    15.448    
    SLICE_X55Y23         FDRE (Setup_fdre_C_CE)      -0.205    15.243    data_cont/addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                         -14.471    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/bdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 3.022ns (53.714%)  route 2.604ns (46.286%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.286ns = ( 15.006 - 6.720 ) 
    Source Clock Delay      (SCD):    8.845ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.596     8.845    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[30])
                                                      2.454    11.299 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[30]
                         net (fo=1, routed)           1.163    12.462    fifo/fifo_dout[62]
    SLICE_X59Y24         LUT5 (Prop_lut5_I2_O)        0.124    12.586 r  fifo/state[1]_i_4/O
                         net (fo=3, routed)           0.429    13.015    fifo/state[1]_i_4_n_0
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.118    13.133 r  fifo/state[1]_i_3/O
                         net (fo=5, routed)           0.326    13.459    data_cont/bdata_reg[0]_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.326    13.785 r  data_cont/addr[18]_i_1/O
                         net (fo=43, routed)          0.686    14.471    data_cont/addr[18]_i_1_n_0
    SLICE_X54Y23         FDRE                                         r  data_cont/bdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.437    15.006    data_cont/cEng_pixel_BUFG
    SLICE_X54Y23         FDRE                                         r  data_cont/bdata_reg[2]/C
                         clock pessimism              0.481    15.487    
                         clock uncertainty           -0.038    15.448    
    SLICE_X54Y23         FDRE (Setup_fdre_C_CE)      -0.169    15.279    data_cont/bdata_reg[2]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -14.471    
  -------------------------------------------------------------------
                         slack                                  0.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/latched_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.616%)  route 0.204ns (55.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.593     2.758    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y54         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     2.922 r  dvid_1/TMDS_encoder_blue/e_reg[4]/Q
                         net (fo=1, routed)           0.204     3.125    dvid_1/TMDS_encoder_blue_n_5
    SLICE_X64Y46         FDRE                                         r  dvid_1/latched_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.866     3.602    dvid_1/cEng_pixel_BUFG
    SLICE_X64Y46         FDRE                                         r  dvid_1/latched_blue_reg[4]/C
                         clock pessimism             -0.571     3.031    
    SLICE_X64Y46         FDRE (Hold_fdre_C_D)         0.059     3.090    dvid_1/latched_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/latched_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.706%)  route 0.229ns (58.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.594     2.759    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y51         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     2.923 r  dvid_1/TMDS_encoder_blue/e_reg[3]/Q
                         net (fo=1, routed)           0.229     3.152    dvid_1/TMDS_encoder_blue_n_6
    SLICE_X64Y48         FDRE                                         r  dvid_1/latched_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.867     3.603    dvid_1/cEng_pixel_BUFG
    SLICE_X64Y48         FDRE                                         r  dvid_1/latched_blue_reg[3]/C
                         clock pessimism             -0.571     3.032    
    SLICE_X64Y48         FDRE (Hold_fdre_C_D)         0.059     3.091    dvid_1/latched_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_red/e_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/latched_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.382%)  route 0.294ns (67.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.593     2.758    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X62Y54         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     2.899 r  dvid_1/TMDS_encoder_red/e_reg[5]/Q
                         net (fo=1, routed)           0.294     3.193    dvid_1/TMDS_encoder_red_n_3
    SLICE_X62Y45         FDRE                                         r  dvid_1/latched_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.866     3.602    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y45         FDRE                                         r  dvid_1/latched_red_reg[5]/C
                         clock pessimism             -0.571     3.031    
    SLICE_X62Y45         FDRE (Hold_fdre_C_D)         0.070     3.101    dvid_1/latched_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.721%)  route 0.271ns (62.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.593     2.758    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y54         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     2.922 r  dvid_1/TMDS_encoder_blue/e_reg[2]/Q
                         net (fo=1, routed)           0.271     3.193    dvid_1/TMDS_encoder_blue_n_7
    SLICE_X64Y49         FDRE                                         r  dvid_1/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.867     3.603    dvid_1/cEng_pixel_BUFG
    SLICE_X64Y49         FDRE                                         r  dvid_1/latched_blue_reg[2]/C
                         clock pessimism             -0.571     3.032    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.063     3.095    dvid_1/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.095    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 color_filter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.595     2.760    color_filter/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  color_filter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     2.924 r  color_filter/counter_reg[6]/Q
                         net (fo=3, routed)           0.127     3.050    color_filter/counter_reg[6]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     3.206 r  color_filter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.207    color_filter/counter_reg[4]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.260 r  color_filter/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.260    color_filter/counter_reg[8]_i_1_n_7
    SLICE_X60Y50         FDRE                                         r  color_filter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.863     3.599    color_filter/cEng_pixel_BUFG
    SLICE_X60Y50         FDRE                                         r  color_filter/counter_reg[8]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     3.162    color_filter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 color_filter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.595     2.760    color_filter/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  color_filter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     2.924 r  color_filter/counter_reg[6]/Q
                         net (fo=3, routed)           0.127     3.050    color_filter/counter_reg[6]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     3.206 r  color_filter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.207    color_filter/counter_reg[4]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.273 r  color_filter/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.273    color_filter/counter_reg[8]_i_1_n_5
    SLICE_X60Y50         FDRE                                         r  color_filter/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.863     3.599    color_filter/cEng_pixel_BUFG
    SLICE_X60Y50         FDRE                                         r  color_filter/counter_reg[10]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     3.162    color_filter/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_red/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.165%)  route 0.283ns (68.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.592     2.757    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X61Y54         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.128     2.885 r  dvid_1/TMDS_encoder_red/e_reg[9]/Q
                         net (fo=1, routed)           0.283     3.168    dvid_1/TMDS_encoder_red_n_0
    SLICE_X64Y43         FDRE                                         r  dvid_1/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.866     3.602    dvid_1/cEng_pixel_BUFG
    SLICE_X64Y43         FDRE                                         r  dvid_1/latched_red_reg[9]/C
                         clock pessimism             -0.571     3.031    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.011     3.042    dvid_1/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.042    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 color_filter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.595     2.760    color_filter/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  color_filter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     2.924 r  color_filter/counter_reg[6]/Q
                         net (fo=3, routed)           0.127     3.050    color_filter/counter_reg[6]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     3.206 r  color_filter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.207    color_filter/counter_reg[4]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     3.296 r  color_filter/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.296    color_filter/counter_reg[8]_i_1_n_6
    SLICE_X60Y50         FDRE                                         r  color_filter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.863     3.599    color_filter/cEng_pixel_BUFG
    SLICE_X60Y50         FDRE                                         r  color_filter/counter_reg[9]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     3.162    color_filter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/latched_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.440%)  route 0.312ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.593     2.758    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y54         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     2.922 r  dvid_1/TMDS_encoder_blue/e_reg[6]/Q
                         net (fo=1, routed)           0.312     3.234    dvid_1/TMDS_encoder_blue_n_3
    SLICE_X65Y48         FDRE                                         r  dvid_1/latched_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.867     3.603    dvid_1/cEng_pixel_BUFG
    SLICE_X65Y48         FDRE                                         r  dvid_1/latched_blue_reg[6]/C
                         clock pessimism             -0.571     3.032    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.066     3.098    dvid_1/latched_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 color_filter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.595     2.760    color_filter/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  color_filter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     2.924 r  color_filter/counter_reg[6]/Q
                         net (fo=3, routed)           0.127     3.050    color_filter/counter_reg[6]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     3.206 r  color_filter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.207    color_filter/counter_reg[4]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     3.298 r  color_filter/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.298    color_filter/counter_reg[8]_i_1_n_4
    SLICE_X60Y50         FDRE                                         r  color_filter/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.863     3.599    color_filter/cEng_pixel_BUFG
    SLICE_X60Y50         FDRE                                         r  color_filter/counter_reg[11]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     3.162    color_filter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_pixel
Waveform(ns):       { 0.000 3.360 }
Period(ns):         6.720
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.720       4.144      RAMB36_X2Y4      fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.720       4.565      BUFGCTRL_X0Y0    cEng_pixel_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.720       4.566      DSP48_X1Y8       data_cont/SRAMADDR_O0/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.720       206.640    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X56Y36     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X56Y36     Inst_vga_gen/queue_reg[14][vSync]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y20     Inst_vga_gen/queue_reg[13][hCounter][2]_srl13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y20     Inst_vga_gen/queue_reg[13][hCounter][3]_srl13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y20     Inst_vga_gen/queue_reg[13][hCounter][4]_srl13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y20     Inst_vga_gen/queue_reg[13][hCounter][5]_srl13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y20     Inst_vga_gen/queue_reg[13][hCounter][6]_srl13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y20     Inst_vga_gen/queue_reg[13][hCounter][7]_srl13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y20     Inst_vga_gen/queue_reg[13][hCounter][8]_srl13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y20     Inst_vga_gen/queue_reg[13][hCounter][9]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y22     Inst_vga_gen/queue_reg[13][hCounter][10]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y22     Inst_vga_gen/queue_reg[13][hCounter][10]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y22     Inst_vga_gen/queue_reg[13][hCounter][11]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y22     Inst_vga_gen/queue_reg[13][hCounter][11]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y20     Inst_vga_gen/queue_reg[13][hCounter][2]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y20     Inst_vga_gen/queue_reg[13][hCounter][2]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y20     Inst_vga_gen/queue_reg[13][hCounter][3]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y20     Inst_vga_gen/queue_reg[13][hCounter][3]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y20     Inst_vga_gen/queue_reg[13][hCounter][4]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y20     Inst_vga_gen/queue_reg[13][hCounter][4]_srl13/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cEng_spi
  To Clock:  cEng_spi

Setup :            0  Failing Endpoints,  Worst Slack       43.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.373ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.580ns (18.598%)  route 2.539ns (81.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.332ns = ( 55.374 - 47.042 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.630     8.879    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y16         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     9.335 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.092    10.427    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124    10.551 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.447    11.998    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.484    55.374    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.855    
                         clock uncertainty           -0.041    55.814    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    55.371    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.371    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                 43.373    

Slack (MET) :             43.391ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.260%)  route 2.431ns (80.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.332ns = ( 55.374 - 47.042 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.630     8.879    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y16         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     9.335 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.092    10.427    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124    10.551 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.340    11.891    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.484    55.374    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.855    
                         clock uncertainty           -0.041    55.814    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    55.282    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.282    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 43.391    

Slack (MET) :             43.391ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.260%)  route 2.431ns (80.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.332ns = ( 55.374 - 47.042 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.630     8.879    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y16         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     9.335 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.092    10.427    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124    10.551 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.340    11.891    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.484    55.374    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.855    
                         clock uncertainty           -0.041    55.814    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    55.282    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.282    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 43.391    

Slack (MET) :             43.391ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.260%)  route 2.431ns (80.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.332ns = ( 55.374 - 47.042 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.630     8.879    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y16         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     9.335 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.092    10.427    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124    10.551 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.340    11.891    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.484    55.374    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.855    
                         clock uncertainty           -0.041    55.814    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    55.282    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.282    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 43.391    

Slack (MET) :             43.391ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.260%)  route 2.431ns (80.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.332ns = ( 55.374 - 47.042 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.630     8.879    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y16         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     9.335 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.092    10.427    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124    10.551 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.340    11.891    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.484    55.374    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.855    
                         clock uncertainty           -0.041    55.814    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    55.282    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.282    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 43.391    

Slack (MET) :             43.488ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.580ns (19.897%)  route 2.335ns (80.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.332ns = ( 55.374 - 47.042 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.630     8.879    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y16         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     9.335 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.092    10.427    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124    10.551 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.243    11.794    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.484    55.374    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.855    
                         clock uncertainty           -0.041    55.814    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    55.282    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.282    
                         arrival time                         -11.794    
  -------------------------------------------------------------------
                         slack                                 43.488    

Slack (MET) :             43.488ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.580ns (19.897%)  route 2.335ns (80.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.332ns = ( 55.374 - 47.042 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.630     8.879    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y16         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     9.335 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.092    10.427    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124    10.551 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.243    11.794    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.484    55.374    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.855    
                         clock uncertainty           -0.041    55.814    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    55.282    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.282    
                         arrival time                         -11.794    
  -------------------------------------------------------------------
                         slack                                 43.488    

Slack (MET) :             43.488ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.580ns (19.897%)  route 2.335ns (80.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.332ns = ( 55.374 - 47.042 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.630     8.879    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y16         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     9.335 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.092    10.427    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124    10.551 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.243    11.794    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.484    55.374    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.855    
                         clock uncertainty           -0.041    55.814    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    55.282    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.282    
                         arrival time                         -11.794    
  -------------------------------------------------------------------
                         slack                                 43.488    

Slack (MET) :             43.488ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.580ns (19.897%)  route 2.335ns (80.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.332ns = ( 55.374 - 47.042 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.630     8.879    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y16         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     9.335 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.092    10.427    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124    10.551 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.243    11.794    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.484    55.374    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.855    
                         clock uncertainty           -0.041    55.814    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    55.282    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.282    
                         arrival time                         -11.794    
  -------------------------------------------------------------------
                         slack                                 43.488    

Slack (MET) :             43.905ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.923ns (32.316%)  route 1.933ns (67.684%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.361ns = ( 55.403 - 47.042 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.630     8.879    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X64Y16         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.478     9.357 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/Q
                         net (fo=3, routed)           0.931    10.288    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I5_O)        0.295    10.583 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_2/O
                         net (fo=1, routed)           0.666    11.250    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_2_n_0
    SLICE_X64Y16         LUT3 (Prop_lut3_I0_O)        0.150    11.400 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1/O
                         net (fo=1, routed)           0.336    11.736    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1_n_0
    SLICE_X64Y16         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.512    55.403    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X64Y16         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/C
                         clock pessimism              0.519    55.922    
                         clock uncertainty           -0.041    55.881    
    SLICE_X64Y16         FDRE (Setup_fdre_C_D)       -0.240    55.641    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg
  -------------------------------------------------------------------
                         required time                         55.641    
                         arrival time                         -11.736    
  -------------------------------------------------------------------
                         slack                                 43.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.177%)  route 0.258ns (66.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.584     2.749    spi_top/CLK
    SLICE_X58Y22         FDRE                                         r  spi_top/SPIDATA_O_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.128     2.877 r  spi_top/SPIDATA_O_reg[36]/Q
                         net (fo=1, routed)           0.258     3.135    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[36]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.867     3.604    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.798    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.242     3.040    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.652%)  route 0.264ns (67.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.581     2.746    spi_top/CLK
    SLICE_X58Y24         FDRE                                         r  spi_top/SPIDATA_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.128     2.874 r  spi_top/SPIDATA_O_reg[5]/Q
                         net (fo=1, routed)           0.264     3.138    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.867     3.604    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.798    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.243     3.041    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.528%)  route 0.266ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.581     2.746    spi_top/CLK
    SLICE_X58Y24         FDRE                                         r  spi_top/SPIDATA_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.128     2.874 r  spi_top/SPIDATA_O_reg[7]/Q
                         net (fo=1, routed)           0.266     3.139    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.867     3.604    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.798    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.243     3.041    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.681%)  route 0.264ns (67.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.583     2.748    spi_top/CLK
    SLICE_X62Y23         FDRE                                         r  spi_top/SPIDATA_O_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.128     2.876 r  spi_top/SPIDATA_O_reg[55]/Q
                         net (fo=1, routed)           0.264     3.139    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[55]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.867     3.604    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.798    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.242     3.040    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.373%)  route 0.267ns (67.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.581     2.746    spi_top/CLK
    SLICE_X58Y24         FDRE                                         r  spi_top/SPIDATA_O_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.128     2.874 r  spi_top/SPIDATA_O_reg[25]/Q
                         net (fo=1, routed)           0.267     3.141    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.867     3.604    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.798    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.242     3.040    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.109%)  route 0.251ns (62.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.584     2.749    spi_top/CLK
    SLICE_X60Y21         FDRE                                         r  spi_top/SPIDATA_O_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.148     2.897 r  spi_top/SPIDATA_O_reg[52]/Q
                         net (fo=1, routed)           0.251     3.148    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[52]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.867     3.604    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.798    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.243     3.041    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.016%)  route 0.252ns (62.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.584     2.749    spi_top/CLK
    SLICE_X60Y21         FDRE                                         r  spi_top/SPIDATA_O_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.148     2.897 r  spi_top/SPIDATA_O_reg[42]/Q
                         net (fo=1, routed)           0.252     3.149    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[42]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.867     3.604    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.798    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.243     3.041    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (36.996%)  route 0.252ns (63.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.584     2.749    spi_top/CLK
    SLICE_X60Y21         FDRE                                         r  spi_top/SPIDATA_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.148     2.897 r  spi_top/SPIDATA_O_reg[8]/Q
                         net (fo=1, routed)           0.252     3.149    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.867     3.604    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.798    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.243     3.041    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.016%)  route 0.314ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.583     2.748    spi_top/CLK
    SLICE_X62Y23         FDRE                                         r  spi_top/SPIDATA_O_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     2.889 r  spi_top/SPIDATA_O_reg[37]/Q
                         net (fo=1, routed)           0.314     3.202    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[37]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.867     3.604    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.798    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     3.094    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.148ns (36.896%)  route 0.253ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.584     2.749    spi_top/CLK
    SLICE_X60Y22         FDRE                                         r  spi_top/SPIDATA_O_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.148     2.897 r  spi_top/SPIDATA_O_reg[49]/Q
                         net (fo=1, routed)           0.253     3.150    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[49]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.867     3.604    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.798    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.243     3.041    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_spi
Waveform(ns):       { 0.000 23.521 }
Period(ns):         47.042
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         47.042      44.466     RAMB36_X2Y4      fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         47.042      44.887     BUFGCTRL_X0Y2    cEng_spi_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         47.042      45.793     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X63Y16     fifo/reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X63Y19     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X61Y19     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X61Y19     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X61Y19     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X63Y19     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X63Y20     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       47.042      166.318    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X61Y26     spi_top/SPIDATA_O_reg[43]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X61Y26     spi_top/SPIDATA_O_reg[51]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X61Y26     spi_top/SPIDATA_O_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X64Y21     spi_top/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X64Y21     spi_top/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X64Y21     spi_top/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X62Y21     spi_top/SPIDATA_O_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X62Y21     spi_top/SPIDATA_O_reg[34]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X58Y20     spi_top/SPIDATA_O_reg[38]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X62Y21     spi_top/SPIDATA_O_reg[44]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X63Y19     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X63Y19     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         23.521      23.021     SLICE_X62Y19     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X62Y19     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X62Y19     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X64Y21     spi_top/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X64Y21     spi_top/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X64Y21     spi_top/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X58Y22     spi_top/SPIDATA_O_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X60Y21     spi_top/SPIDATA_O_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       41.666      171.694    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cEng_spi
  To Clock:  cEng_pixel

Setup :            0  Failing Endpoints,  Worst Slack        3.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.478ns (21.090%)  route 1.789ns (78.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.077 - 6.720 ) 
    Source Clock Delay      (SCD):    8.874ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.625     8.874    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X60Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.478     9.352 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=3, routed)           1.789    11.141    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X59Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.508    15.077    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X59Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.316    15.392    
                         clock uncertainty           -0.161    15.231    
    SLICE_X59Y18         FDRE (Setup_fdre_C_D)       -0.238    14.993    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.518ns (25.156%)  route 1.541ns (74.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.077 - 6.720 ) 
    Source Clock Delay      (SCD):    8.874ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.625     8.874    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X60Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     9.392 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=4, routed)           1.541    10.934    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X59Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.508    15.077    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X59Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.316    15.392    
                         clock uncertainty           -0.161    15.231    
    SLICE_X59Y18         FDRE (Setup_fdre_C_D)       -0.081    15.150    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.478ns (26.087%)  route 1.354ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.077 - 6.720 ) 
    Source Clock Delay      (SCD):    8.874ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.625     8.874    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X60Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.478     9.352 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=5, routed)           1.354    10.707    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X59Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.508    15.077    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X59Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.316    15.392    
                         clock uncertainty           -0.161    15.231    
    SLICE_X59Y18         FDRE (Setup_fdre_C_D)       -0.218    15.013    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.518ns (27.639%)  route 1.356ns (72.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.077 - 6.720 ) 
    Source Clock Delay      (SCD):    8.874ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.625     8.874    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X60Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     9.392 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=6, routed)           1.356    10.749    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X58Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.508    15.077    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X58Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism              0.316    15.392    
                         clock uncertainty           -0.161    15.231    
    SLICE_X58Y18         FDRE (Setup_fdre_C_D)       -0.103    15.128    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  4.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.164ns (22.187%)  route 0.575ns (77.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.586     2.751    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X60Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     2.915 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=6, routed)           0.575     3.490    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X58Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.855     3.591    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X58Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.525     3.066    
                         clock uncertainty            0.161     3.228    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.063     3.291    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.490    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.148ns (17.163%)  route 0.714ns (82.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.586     2.751    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X60Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.148     2.899 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=5, routed)           0.714     3.613    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X59Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.855     3.591    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X59Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.525     3.066    
                         clock uncertainty            0.161     3.228    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.022     3.250    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.164ns (17.576%)  route 0.769ns (82.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.586     2.751    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X60Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     2.915 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=4, routed)           0.769     3.684    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X59Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.855     3.591    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X59Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.525     3.066    
                         clock uncertainty            0.161     3.228    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.066     3.294    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.294    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.148ns (15.048%)  route 0.836ns (84.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.586     2.751    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X60Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.148     2.899 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=3, routed)           0.836     3.734    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X59Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.855     3.591    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X59Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism             -0.525     3.066    
                         clock uncertainty            0.161     3.228    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.016     3.244    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.244    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.491    





---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_spi

Setup :            0  Failing Endpoints,  Worst Slack        4.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        1.978ns  (logic 0.478ns (24.171%)  route 1.500ns (75.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 55.399 - 47.042 ) 
    Source Clock Delay      (SCD):    8.875ns = ( 49.197 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.626    49.197    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X60Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.478    49.675 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=4, routed)           1.500    51.175    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X63Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.508    55.399    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X63Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.316    55.714    
                         clock uncertainty           -0.161    55.553    
    SLICE_X63Y19         FDRE (Setup_fdre_C_D)       -0.218    55.335    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         55.335    
                         arrival time                         -51.175    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        2.079ns  (logic 0.518ns (24.916%)  route 1.561ns (75.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 55.398 - 47.042 ) 
    Source Clock Delay      (SCD):    8.873ns = ( 49.195 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.624    49.195    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X60Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518    49.713 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=7, routed)           1.561    51.274    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X61Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.507    55.398    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X61Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism              0.316    55.713    
                         clock uncertainty           -0.161    55.552    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)       -0.067    55.485    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         55.485    
                         arrival time                         -51.274    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        1.799ns  (logic 0.478ns (26.564%)  route 1.321ns (73.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 55.398 - 47.042 ) 
    Source Clock Delay      (SCD):    8.873ns = ( 49.195 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.624    49.195    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X60Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.478    49.673 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=6, routed)           1.321    50.995    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X61Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.507    55.398    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X61Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.316    55.713    
                         clock uncertainty           -0.161    55.552    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)       -0.252    55.300    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         55.300    
                         arrival time                         -50.995    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        1.885ns  (logic 0.518ns (27.486%)  route 1.367ns (72.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 55.398 - 47.042 ) 
    Source Clock Delay      (SCD):    8.875ns = ( 49.197 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         1.626    49.197    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X60Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518    49.715 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=5, routed)           1.367    51.082    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X61Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.507    55.398    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X61Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.316    55.713    
                         clock uncertainty           -0.161    55.552    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)       -0.061    55.491    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         55.491    
                         arrival time                         -51.082    
  -------------------------------------------------------------------
                         slack                                  4.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.164ns (21.478%)  route 0.600ns (78.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.587     2.752    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X60Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     2.916 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=5, routed)           0.600     3.515    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X61Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.854     3.590    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X61Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.525     3.066    
                         clock uncertainty            0.161     3.227    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.070     3.297    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.148ns (17.545%)  route 0.696ns (82.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.587     2.752    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X60Y18         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.148     2.900 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=4, routed)           0.696     3.595    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X63Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.856     3.592    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X63Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism             -0.525     3.068    
                         clock uncertainty            0.161     3.229    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.022     3.251    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.595    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.148ns (17.363%)  route 0.704ns (82.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.585     2.750    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X60Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.148     2.898 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=6, routed)           0.704     3.602    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X61Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.854     3.590    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X61Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.525     3.066    
                         clock uncertainty            0.161     3.227    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.013     3.240    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.164ns (17.447%)  route 0.776ns (82.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=273, routed)         0.585     2.750    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X60Y20         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     2.914 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=7, routed)           0.776     3.690    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X61Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.854     3.590    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X61Y19         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.525     3.066    
                         clock uncertainty            0.161     3.227    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.070     3.297    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  0.393    





