[%General]
%3Csource%3E=E:/document/work/Verilog_codes/RSA_Multi/VHDL/m_clac.vhdl
%3Cfilename%3E=E:/document/work/Verilog_codes/RSA_Multi/VHDL/m_calc.v
%3Cclass%3E=100
%3Cbasename%3E=m_calc
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, reset, ab, t, n_cons, m, mult_valid, m_valid
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
ab\category=117
ab\port=1
ab\alias=ab
ab\type\Subtype\mark1=ieee::std_logic_vector
ab\type\Subtype\mark2=ieee::std_logic_vector
ab\type\Subtype\constraint\0\Range\dir=false
ab\type\Subtype\constraint\0\Range\left\Constant\value=15
ab\type\Subtype\constraint\0\Range\left\Constant\units=
ab\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ab\type\Subtype\constraint\0\Range\right\Constant\value=0
ab\type\Subtype\constraint\0\Range\right\Constant\units=
ab\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
m\category=117
m\port=2
m\alias=m
m\type\Subtype\mark1=ieee::std_logic_vector
m\type\Subtype\mark2=ieee::std_logic_vector
m\type\Subtype\constraint\0\Range\dir=false
m\type\Subtype\constraint\0\Range\left\Constant\value=15
m\type\Subtype\constraint\0\Range\left\Constant\units=
m\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
m\type\Subtype\constraint\0\Range\right\Constant\value=0
m\type\Subtype\constraint\0\Range\right\Constant\units=
m\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
m_calc\category=100
m_calc\port=0
m_calc\alias=m_calc
m_valid\category=117
m_valid\port=2
m_valid\alias=m_valid
m_valid\type\Subtype\mark1=ieee::std_logic
m_valid\type\Subtype\mark2=ieee::std_logic
mult\category=117
mult\port=0
mult\alias=mult
mult\type\Subtype\mark1=ieee::std_logic_vector
mult\type\Subtype\mark2=ieee::std_logic_vector
mult\type\Subtype\constraint\0\Range\dir=false
mult\type\Subtype\constraint\0\Range\left\Constant\value=31
mult\type\Subtype\constraint\0\Range\left\Constant\units=
mult\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mult\type\Subtype\constraint\0\Range\right\Constant\value=0
mult\type\Subtype\constraint\0\Range\right\Constant\units=
mult\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mult_valid\category=117
mult_valid\port=1
mult_valid\alias=mult_valid
mult_valid\type\Subtype\mark1=ieee::std_logic
mult_valid\type\Subtype\mark2=ieee::std_logic
mult_valid_1\category=117
mult_valid_1\port=0
mult_valid_1\alias=mult_valid_1
mult_valid_1\type\Subtype\mark1=ieee::std_logic
mult_valid_1\type\Subtype\mark2=ieee::std_logic
mult_valid_2\category=117
mult_valid_2\port=0
mult_valid_2\alias=mult_valid_2
mult_valid_2\type\Subtype\mark1=ieee::std_logic
mult_valid_2\type\Subtype\mark2=ieee::std_logic
n_cons\category=117
n_cons\port=1
n_cons\alias=n_cons
n_cons\type\Subtype\mark1=ieee::std_logic_vector
n_cons\type\Subtype\mark2=ieee::std_logic_vector
n_cons\type\Subtype\constraint\0\Range\dir=false
n_cons\type\Subtype\constraint\0\Range\left\Constant\value=15
n_cons\type\Subtype\constraint\0\Range\left\Constant\units=
n_cons\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
n_cons\type\Subtype\constraint\0\Range\right\Constant\value=0
n_cons\type\Subtype\constraint\0\Range\right\Constant\units=
n_cons\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_sum_res\category=117
next_sum_res\port=0
next_sum_res\alias=next_sum_res
next_sum_res\type\Subtype\mark1=ieee::std_logic_vector
next_sum_res\type\Subtype\mark2=ieee::std_logic_vector
next_sum_res\type\Subtype\constraint\0\Range\dir=false
next_sum_res\type\Subtype\constraint\0\Range\left\Constant\value=15
next_sum_res\type\Subtype\constraint\0\Range\left\Constant\units=
next_sum_res\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_sum_res\type\Subtype\constraint\0\Range\right\Constant\value=0
next_sum_res\type\Subtype\constraint\0\Range\right\Constant\units=
next_sum_res\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reset\category=117
reset\port=1
reset\alias=reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
sum_res\category=117
sum_res\port=0
sum_res\alias=sum_res
sum_res\type\Subtype\mark1=ieee::std_logic_vector
sum_res\type\Subtype\mark2=ieee::std_logic_vector
sum_res\type\Subtype\constraint\0\Range\dir=false
sum_res\type\Subtype\constraint\0\Range\left\Constant\value=15
sum_res\type\Subtype\constraint\0\Range\left\Constant\units=
sum_res\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sum_res\type\Subtype\constraint\0\Range\right\Constant\value=0
sum_res\type\Subtype\constraint\0\Range\right\Constant\units=
sum_res\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
t\category=117
t\port=1
t\alias=t
t\type\Subtype\mark1=ieee::std_logic_vector
t\type\Subtype\mark2=ieee::std_logic_vector
t\type\Subtype\constraint\0\Range\dir=false
t\type\Subtype\constraint\0\Range\left\Constant\value=15
t\type\Subtype\constraint\0\Range\left\Constant\units=
t\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
t\type\Subtype\constraint\0\Range\right\Constant\value=0
t\type\Subtype\constraint\0\Range\right\Constant\units=
t\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
%3ChasCode%3E=true
