#-----------------------------------------------------------
# xsim v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Aug 21 12:35:54 2018
# Process ID: 31462
# Current directory: /afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/sim/vhdl
# Command line: xsim -mode tcl -source {xsim.dir/MakeHT/xsim_script.tcl}
# Log file: /afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/sim/vhdl/xsim.log
# Journal file: /afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/sim/vhdl/xsim.jou
#-----------------------------------------------------------
source xsim.dir/MakeHT/xsim_script.tcl
# xsim {MakeHT} -autoloadwcfg -tclbatch {MakeHT.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source MakeHT.tcl
## run all
Note: simulation done!
Time: 11115 ns  Iteration: 1  Process: /apatb_MakeHT_top/generate_sim_done_proc  File: /afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/sim/vhdl/MakeHT.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 11115 ns  Iteration: 1  Process: /apatb_MakeHT_top/generate_sim_done_proc  File: /afs/cern.ch/user/p/psiddire/CMSSW_10_2_2/src/VivadoHLSProjects/HT/MakeHT/solution1/sim/vhdl/MakeHT.autotb.vhd
$finish called at time : 11115 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue Aug 21 12:36:01 2018...
