Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 17 17:45:48 2018
| Host         : DESKTOP-PVBM0UH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   159 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            5 |
|     10 |            2 |
|     12 |            1 |
|     14 |            1 |
|    16+ |          149 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             218 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             154 |           25 |
| Yes          | No                    | No                     |             588 |           72 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2180 |          364 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/axi_awready0                                                                                                | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/axi_arready0                                                                                                | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                         | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                         | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                         | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                         | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                         | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                         | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                         | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                         | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                         | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/p_1_in[15]                                                                                                  | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/p_1_in[23]                                                                                                  | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/p_1_in[7]                                                                                                   | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/p_1_in[31]                                                                                                  | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                        | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                       | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                            |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                            |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                            |                6 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |                6 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |                6 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |                6 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rw_reg_0/U0/rw_reg_v1_0_RW_REG_AXI_inst/slv_reg_rden                                                                                                | design_1_i/rw_reg_0/U0/axi_awready_i_1_n_0                                                                                                 |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |                9 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                9 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               16 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                            |               33 |            220 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


