# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 320 6.4e-05 4096 70 1840 129024 144.929 55.6123 1248.37 1675.61 3124.72 3124.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1610 0.000128 1024 70 350 152640 6.87808 49.1285 209.615 265.667 265.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 0.000512 2048 200 2660 15872 5.18326 3.46688 96.7085 104.675 210.138 210.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1630 6.4e-05 512 330 390 276480 13.3696 6.7097 69.9695 208.925 299.169 299.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1580 3.2e-05 4096 210 2860 580096 156.861 120.911 7645.39 3594.23 11517.6 11517.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 920 3.2e-05 1024 150 590 528384 56.2027 26.878 401.459 837.797 1322.53 1322.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 250 0.000128 512 65 250 8192 19.7594 3.40979 1.70525 124.506 149.617 149.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 880 0.000128 4096 100 1950 138624 23.1336 28.3539 1044.82 838.006 1934.4 1934.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 810 3.2e-05 2048 210 800 448512 130.471 55.9534 939.536 1675.36 2801.51 2801.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1140 0.001024 4096 410 1190 13760 2.73203 59.9091 112.63 175.313 175.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 320 6.4e-05 4096 70 1840 129024 145.075 55.703 1414.5 1675.24 3290.69 3290.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1610 0.000128 1024 70 350 152568 6.88538 55.6012 209.57 272.099 272.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 0.000512 2048 200 2660 15840 5.19206 3.47117 112.2 104.625 225.589 225.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1630 6.4e-05 512 330 390 276480 13.3093 6.71632 80.3124 208.786 309.316 309.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1580 3.2e-05 4096 210 2860 580032 157.196 121.125 8667.92 3594.53 12541 12541.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 920 3.2e-05 1024 150 590 527616 56.3629 26.9494 456.624 837.639 1377.77 1377.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 10 250 0.000128 512 65 250 0 3.35168 0.004096 117.696 121.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 880 0.000128 4096 100 1950 138528 23.1447 31.7406 1181.97 955.533 2192.55 2071.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 810 3.2e-05 2048 210 800 446976 130.789 56.1661 1063.76 1681.55 2932.46 2932.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1140 0.001024 4096 410 1190 13752 2.73558 68.7104 112.451 183.94 183.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 320 6.4e-05 4096 70 1840 129280 144.7 55.6783 1477.47 1675.81 3353.82 3353.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1610 0.000128 1024 70 350 152560 6.87027 57.943 209.537 274.391 274.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 0.000512 2048 200 2660 15680 5.1489 3.44784 116.213 104.202 229.112 229.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1630 6.4e-05 512 330 390 276480 13.3642 6.72077 84.0976 209.628 314.002 314.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1580 3.2e-05 4096 210 2860 579840 156.564 120.978 9068.75 3591.64 12938.2 12938.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 920 3.2e-05 1024 150 590 527360 56.2523 26.9232 478.046 837.842 1399.26 1399.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 10 250 0.000128 512 65 250 0 3.39686 0.00416 123.043 126.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 880 0.000128 4096 100 1950 138560 23.1035 31.7748 1232.05 961.154 2248.23 2121.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 810 3.2e-05 2048 210 800 448000 130.418 56.0896 1111.99 1675.46 2974.14 2974.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1140 0.001024 4096 410 1190 13680 2.72394 71.6939 113.179 187.641 187.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 320 6.4e-05 4096 70 1840 129024 144.324 55.6076 1374.05 1673.28 3247.44 3247.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1610 0.000128 1024 70 350 152544 6.86694 54.1806 209.566 270.66 270.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 0.000512 2048 200 2660 15744 5.14662 3.45562 108.394 104.431 221.534 221.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1630 6.4e-05 512 330 390 273408 13.3384 6.67853 77.4911 208.358 306.063 306.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1580 3.2e-05 4096 210 2860 579840 156.438 120.872 8457.8 3594.8 12330.1 12330.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 920 3.2e-05 1024 150 590 525312 56.2974 26.9709 443.557 836.586 1363.61 1363.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 10 250 0.000128 512 65 250 0 3.34845 0.005088 117.802 121.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 880 0.000128 4096 100 1950 138432 23.0625 31.6863 1149.7 955.768 2160.38 2039.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 810 3.2e-05 2048 210 800 445440 130.553 55.9252 1033.2 1672.98 2892.85 2893.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1140 0.001024 4096 410 1190 13728 2.72925 67.1253 112.461 182.361 182.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 320 6.4e-05 4096 70 1840 129600 144.819 55.7568 1396.09 1675.65 3272.49 3272.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1610 0.000128 1024 70 350 152600 6.8751 55.0154 209.811 271.748 271.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 0.000512 2048 200 2660 15600 5.19664 3.46317 108.825 104.565 222.155 222.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1630 6.4e-05 512 330 390 275200 13.3217 6.70643 78.9376 208.538 307.699 307.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1580 3.2e-05 4096 210 2860 580000 158.766 121.238 8549.05 3614.52 12443.8 12444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 920 3.2e-05 1024 150 590 528000 56.2946 26.9578 451.29 837.772 1372.5 1372.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 10 250 0.000128 512 65 250 0 3.40173 0.00464 123.009 126.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 880 0.000128 4096 100 1950 138400 23.2422 31.8198 1160.67 961.147 2177.04 2050.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 810 3.2e-05 2048 210 800 448000 130.484 56.1398 1050.19 1675.36 2912.36 2912.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1140 0.001024 4096 410 1190 13700 2.72179 67.6091 114.35 184.722 184.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 320 6.4e-05 4096 70 1840 129024 144.54 55.6769 1424.89 1674.73 3300 3300.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1610 0.000128 1024 70 350 152544 6.87514 56.6625 209.754 273.337 273.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 0.000512 2048 200 2660 15232 5.13421 3.41402 109.232 103.867 221.75 221.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1630 6.4e-05 512 330 390 275968 13.3537 6.72154 81.6425 209.499 311.407 311.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1580 3.2e-05 4096 210 2860 579712 156.764 120.979 8713.57 3608.04 12599.6 12599.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 920 3.2e-05 1024 150 590 526848 56.208 26.8964 462.288 837.287 1382.88 1383.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 320 6.4e-05 4096 70 1840 128640 144.38 55.6401 1430.25 1669.3 3299.75 3299.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1610 0.000128 1024 70 350 152520 6.8649 56.8987 209.641 273.446 273.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 0.000512 2048 200 2660 15840 5.19613 3.4719 114.206 104.751 227.724 227.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1630 6.4e-05 512 330 390 276480 13.3089 6.71808 82.3244 208.818 311.356 311.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1580 3.2e-05 4096 210 2860 579840 157.07 121.077 8803.56 3591 12672.9 12673.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 920 3.2e-05 1024 150 590 526080 56.1954 26.8636 464.412 834.548 1382.21 1382.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 10 250 0.000128 512 65 250 0 3.40195 0.005248 122.703 126.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 880 0.000128 4096 100 1950 138480 23.1338 31.8036 1196.1 960.46 2211.66 2085.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 810 3.2e-05 2048 210 800 445440 130.618 55.9578 1077.93 1668.95 2933.64 2933.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1140 0.001024 4096 410 1190 13680 2.72624 70.0061 111.699 184.474 184.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 320 6.4e-05 4096 70 1840 126976 145.04 55.5541 1366.23 1671.71 3238.71 3238.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1610 0.000128 1024 70 350 152576 6.87514 54.9886 209.769 271.675 271.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 0.000512 2048 200 2660 15872 5.18067 3.48365 110.23 104.92 223.918 224.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1630 6.4e-05 512 330 390 274432 13.3756 6.70925 78.8903 209.123 308.29 308.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1580 3.2e-05 4096 210 2860 579584 156.734 120.893 8498.05 3614.56 12390.4 12390.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 920 3.2e-05 1024 150 590 524288 56.1719 27.2197 447.378 835.752 1366.72 1366.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 10 250 0.000128 512 65 250 0 3.34813 0.00416 118.754 122.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 880 0.000128 4096 100 1950 138240 23.066 31.6754 1154.6 956.358 2165.86 2043.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 810 3.2e-05 2048 210 800 446464 130.25 55.9681 1043.11 1671.48 2901 2901.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1140 0.001024 4096 410 1190 13696 2.72998 67.6143 113.185 183.573 183.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 320 6.4e-05 4096 70 1840 125952 144.608 55.3951 1367.32 1665.28 3232.77 3232.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1610 0.000128 1024 70 350 152448 6.87066 55.2919 209.529 271.736 271.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 0.000512 2048 200 2660 15360 5.12602 3.41622 107.915 103.639 220.201 220.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1630 6.4e-05 512 330 390 270336 13.2326 6.61914 78.0874 206.259 304.39 304.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1580 3.2e-05 4096 210 2860 579072 156.6 120.924 8576.25 3596.14 12450.1 12450.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 920 3.2e-05 1024 150 590 522240 56.0249 26.734 448.296 832.456 1363.7 1363.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 250 0.000128 512 65 250 0 3.35037 0.005504 117.474 120.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 880 0.000128 4096 100 1950 138240 23.0584 31.6879 1165.82 954.838 2175.56 2054.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 810 3.2e-05 2048 210 800 442368 130.145 55.6944 1042.11 1664.72 2892.87 2893.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1140 0.001024 4096 410 1190 13632 2.73562 68.008 112.66 183.447 183.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 320 6.4e-05 4096 70 1840 128000 144.251 55.544 1479.39 1667.36 3346.71 3346.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1610 0.000128 1024 70 350 152400 6.87398 59.2641 209.638 275.821 275.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 0.000512 2048 200 2660 15200 5.14214 3.42426 115.007 103.742 227.418 227.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1630 6.4e-05 512 330 390 268800 13.3718 6.63293 83.2624 206.424 309.877 310.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1580 3.2e-05 4096 210 2860 580000 157.021 121.181 9095.52 3596.34 12970.3 12970.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 920 3.2e-05 1024 150 590 524800 56.0435 26.8472 479.535 833.438 1396.05 1396.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 10 250 0.000128 512 65 250 0 3.4032 0.004256 121.44 124.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 880 0.000128 4096 100 1950 138400 23.1486 31.7929 1238.49 959.941 2253.53 2128.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 810 3.2e-05 2048 210 800 441600 130.732 55.843 1109.99 1666.68 2963.44 2963.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1140 0.001024 4096 410 1190 13600 2.7264 72.4705 112.582 187.823 187.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 320 6.4e-05 4096 70 1840 126976 145.052 55.5821 1720.47 1671.18 3592.46 3592.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1610 0.000128 1024 70 350 152320 6.87648 69.7815 209.451 286.153 286.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 0.000512 2048 200 2660 14336 5.10893 3.36282 124.829 102.442 235.846 235.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1630 6.4e-05 512 330 390 270336 13.6331 6.70925 98.4346 209.054 328.024 328.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1580 3.2e-05 4096 210 2860 579584 156.335 120.887 10660.2 3597.79 14535.4 14535.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 920 3.2e-05 1024 150 590 524288 56.1262 26.8248 561.985 841.855 1486.99 1487.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 320 6.4e-05 4096 70 1845 129024 144.905 55.6032 2162.55 1676.86 4040.09 4040.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1610 0.000128 1024 70 360 152576 6.86346 95.0949 209.801 311.802 311.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 0.000512 2048 200 2655 15872 5.17078 3.46614 95.5479 104.684 208.967 209.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1630 6.4e-05 512 330 390 276480 13.3582 6.7169 68.5875 209.767 298.611 298.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1580 3.2e-05 4096 210 2865 580096 156.508 120.821 8436.19 3595.51 12309.3 12309.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 920 3.2e-05 1024 150 600 527360 56.3621 26.878 417.67 838.462 1339.56 1339.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 250 0.000128 512 65 255 4096 20.0653 3.40992 1.33338 126.04 151.079 151.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 880 0.000128 4096 100 1950 138624 23.1199 28.3341 1937.01 838.559 2827.1 2827.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 810 3.2e-05 2048 210 795 445440 131.811 56.0181 1784.76 1676.73 3649.51 3649.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1140 0.001024 4096 410 1185 13824 2.72784 58.649 114.947 176.368 176.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 320 6.4e-05 4096 70 1845 129280 145.385 55.7404 2179.66 1675.48 4056.44 4056.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1610 0.000128 1024 70 360 152560 6.85875 95.3136 209.614 311.831 311.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 0.000512 2048 200 2655 15840 5.18464 3.4615 96.8349 104.529 210.114 210.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1630 6.4e-05 512 330 390 276480 13.4132 6.7247 69.5791 209.595 299.495 299.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1580 3.2e-05 4096 210 2865 580160 157.314 121.132 7529.1 3592.89 11400.6 11400.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 920 3.2e-05 1024 150 600 527360 56.4488 26.9408 401.547 837.756 1322.88 1323.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 2 10 15 250 0.000128 512 65 255 0 3.39882 0.003872 122.277 125.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 880 0.000128 4096 100 1950 138640 23.2501 31.7911 2071.69 960.155 3087.04 2961.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 810 3.2e-05 2048 210 795 445440 131.863 56.1747 1807.68 1675.33 3671.25 3671.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1140 0.001024 4096 410 1185 13800 2.72794 59.0705 113.901 175.742 175.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 320 6.4e-05 4096 70 1845 128256 145.154 55.6886 2062.97 1674.01 3938 3938.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1610 0.000128 1024 70 360 152544 6.8704 98.4285 209.76 315.103 315.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 0.000512 2048 200 2655 15936 5.18736 3.47427 96.738 104.88 210.382 210.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1630 6.4e-05 512 330 390 276480 13.3374 6.72269 69.0544 209.408 298.708 298.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1580 3.2e-05 4096 210 2865 580032 156.778 121 7519.34 3612.66 11410 11410.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 920 3.2e-05 1024 150 600 525312 56.4612 26.8945 397.639 836.999 1318.19 1318.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 15 250 0.000128 512 65 255 0 3.39558 0.004736 122.168 125.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 880 0.000128 4096 100 1950 138624 23.1416 31.7703 1044.07 960.866 2060.01 1934.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 810 3.2e-05 2048 210 795 443904 131.663 56.0026 1586.14 1673.94 3447.94 3448.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1140 0.001024 4096 410 1185 13776 2.73274 58.5809 115.462 176.819 176.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 320 6.4e-05 4096 70 1845 128128 145.415 55.717 1244.74 1674.44 3120.48 3120.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1610 0.000128 1024 70 360 152544 6.86672 50.8141 209.825 267.55 267.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 0.000512 2048 200 2655 15904 5.21046 3.47549 98.8998 104.92 212.61 212.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1630 6.4e-05 512 330 390 275968 13.4124 6.72858 70.7981 209.465 300.595 300.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1580 3.2e-05 4096 210 2865 579936 157.113 121.078 7659.92 3613.66 11552 11552.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 920 3.2e-05 1024 150 600 525056 56.5706 26.9225 408.392 837.211 1329.29 1329.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 15 250 0.000128 512 65 255 0 3.36896 0.005824 120.995 124.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 880 0.000128 4096 100 1950 138544 23.1941 31.7542 1046.29 959.593 2060.99 1936.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 810 3.2e-05 2048 210 795 444416 131.366 56.2302 942.089 1674.22 2804.11 2804.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1140 0.001024 4096 410 1185 13776 2.72384 60.4431 113.392 176.602 176.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 320 6.4e-05 4096 70 1845 129024 144.872 55.6075 1279.2 1675.89 3155.75 3155.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1610 0.000128 1024 70 360 152512 6.86509 51.9091 209.62 268.438 268.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 0.000512 2048 200 2655 15872 5.17856 3.46733 99.1816 104.696 212.629 212.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1630 6.4e-05 512 330 390 274432 13.3802 6.70835 71.7722 208.959 301.019 301.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1580 3.2e-05 4096 210 2865 580096 156.747 120.89 7863.33 3594.9 11736.1 11736.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 920 3.2e-05 1024 150 600 526336 56.3308 26.8804 419.068 837.933 1340.41 1340.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 320 6.4e-05 4096 70 1845 129024 144.982 55.7179 1439.88 1675.18 3315.94 3316.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1610 0.000128 1024 70 360 152496 6.8608 58.6982 209.601 275.206 275.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 0.000512 2048 200 2655 15840 5.19011 3.46739 114.418 104.623 227.803 227.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1630 6.4e-05 512 330 390 274176 13.4142 6.71882 81.9787 208.778 311.09 311.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1580 3.2e-05 4096 210 2865 579744 157.154 121.202 8807.14 3594.49 12680.2 12680.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 920 3.2e-05 1024 150 600 525312 56.5406 26.944 471.658 837.63 1392.98 1393.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 320 6.4e-05 4096 70 1845 129280 144.681 55.6865 1405.51 1676.91 3282.96 3283.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1610 0.000128 1024 70 360 152480 6.86285 57.1029 209.714 273.722 273.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 0.000512 2048 200 2655 15680 5.14867 3.44832 110.763 104.282 223.746 223.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1630 6.4e-05 512 330 390 276480 13.3659 6.71949 80.703 209.773 310.751 310.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1580 3.2e-05 4096 210 2865 579840 156.5 120.964 8583.93 3595.28 12456.9 12457.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 920 3.2e-05 1024 150 600 527360 56.2076 26.9578 462.452 838.425 1384.24 1384.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 15 250 0.000128 512 65 255 0 3.39763 0.004736 121.927 125.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 880 0.000128 4096 100 1950 138560 23.0937 31.7652 1164.66 960.63 2180.31 2054.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 810 3.2e-05 2048 210 795 445440 130.873 56.0523 1053.57 1676.64 2917.33 2917.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1140 0.001024 4096 410 1185 13760 2.72672 68.5261 112.422 183.719 183.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 320 6.4e-05 4096 70 1845 127488 144.883 55.5932 1480.87 1672.64 3354.16 3354.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1610 0.000128 1024 70 360 152448 6.86301 61.3356 209.492 277.735 277.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 0.000512 2048 200 2655 15744 5.14221 3.45702 118.194 104.391 231.284 231.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1630 6.4e-05 512 330 390 273408 13.3288 6.68269 85.3246 208.21 313.736 313.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1580 3.2e-05 4096 210 2865 579840 156.207 120.862 9141.39 3592.43 13011.1 13011.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 920 3.2e-05 1024 150 600 525312 56.1595 26.8625 491.823 836.317 1411.35 1411.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 320 6.4e-05 4096 70 1845 128000 145.351 55.7577 1475.45 1675.67 3352.4 3352.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1610 0.000128 1024 70 360 152500 6.90243 60.801 209.817 277.564 277.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 0.000512 2048 200 2655 15600 5.18758 3.46317 116.481 104.567 229.798 229.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1630 6.4e-05 512 330 390 272000 13.4926 6.70381 84.3445 208.545 313.275 313.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1580 3.2e-05 4096 210 2865 580000 157.351 121.226 9086.01 3596.05 12960.9 12961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 920 3.2e-05 1024 150 600 524800 56.4667 26.989 487.587 837.832 1409.06 1409.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 15 250 0.000128 512 65 255 0 3.40742 0.004448 121.57 125.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 880 0.000128 4096 100 1950 138400 23.2161 31.8112 1232.76 959.697 2247.64 2122.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 810 3.2e-05 2048 210 795 444800 131.156 56.1025 1114.1 1675.35 2976.9 2977.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1140 0.001024 4096 410 1185 13700 2.72365 72.4272 113.12 188.314 188.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 320 6.4e-05 4096 70 1845 127232 145.178 55.6774 1479.91 1673.16 3354.09 3354.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1610 0.000128 1024 70 360 152432 6.85955 61.5834 209.632 278.119 278.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 0.000512 2048 200 2655 15232 5.13664 3.42067 114.916 103.773 227.348 227.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1630 6.4e-05 512 330 390 275968 13.3413 6.72563 86.2242 209.307 315.788 315.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1580 3.2e-05 4096 210 2865 579712 156.582 120.994 9159.72 3592.07 13029.6 13029.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 920 3.2e-05 1024 150 600 523264 56.4717 26.9303 489.564 836.612 1409.76 1409.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 320 6.4e-05 4096 70 1845 126720 145.308 55.6462 1452.44 1670.31 3323.87 3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1610 0.000128 1024 70 360 152400 6.85078 60.1764 209.666 276.737 276.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 0.000512 2048 200 2655 15840 5.19194 3.47347 117.401 104.816 230.981 231.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1630 6.4e-05 512 330 390 272640 13.5079 6.72224 83.6488 208.948 313.02 313.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1580 3.2e-05 4096 210 2865 579360 157.01 121.111 9051.19 3595.62 12925.1 12925.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 920 3.2e-05 1024 150 600 522240 56.5352 26.8724 480.066 835.066 1398.73 1398.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 15 250 0.000128 512 65 255 0 3.40016 0.005888 121.606 125.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 880 0.000128 4096 100 1950 138480 23.1342 31.7752 1230.54 959.685 2245.3 2120.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 810 3.2e-05 2048 210 795 441600 131.267 55.9518 1098.49 1669.93 2955.83 2955.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1140 0.001024 4096 410 1185 13680 2.72138 71.5064 111.51 185.781 185.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 320 6.4e-05 4096 70 1845 126976 145.004 55.5518 1394.37 1671.7 3266.79 3266.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1610 0.000128 1024 70 360 152448 6.8689 57.6102 209.732 274.255 274.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 0.000512 2048 200 2655 15872 5.18266 3.48368 112.989 104.925 226.683 226.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1630 6.4e-05 512 330 390 274432 13.3754 6.70502 80.6443 209.12 310.04 310.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1580 3.2e-05 4096 210 2865 579584 156.671 120.876 8666.41 3598.03 12542.2 12542.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 920 3.2e-05 1024 150 600 524288 56.1155 26.8227 462.258 835.738 1381.14 1381.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 320 6.4e-05 4096 70 1845 125952 144.542 55.3744 1606.66 1666.7 3473.45 3473.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1610 0.000128 1024 70 360 152256 6.86285 67.4803 209.585 283.973 284.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 0.000512 2048 200 2655 15360 5.11869 3.41997 126.972 103.731 239.34 239.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1630 6.4e-05 512 330 390 270336 13.2361 6.61725 93.1768 206.437 319.655 319.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1580 3.2e-05 4096 210 2865 579072 156.423 120.918 9995.06 3597.35 13870 13870.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 920 3.2e-05 1024 150 600 522240 55.937 26.7346 535.928 833.165 1451.96 1452.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 320 6.4e-05 4096 70 1845 124800 145.627 55.5431 1601.89 1666.01 3469.25 3469.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1610 0.000128 1024 70 360 152400 6.8649 67.5903 209.614 284.116 284.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 0.000512 2048 200 2655 15200 5.14698 3.42016 126.799 103.666 239.135 239.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1630 6.4e-05 512 330 390 268800 13.3693 6.63437 93.1659 206.267 319.631 319.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1580 3.2e-05 4096 210 2865 580000 156.944 121.159 10066.2 3596.84 13941.4 13941.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 920 3.2e-05 1024 150 600 518400 56.5708 26.7986 531.709 839.284 1454.56 1454.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 15 250 0.000128 512 65 255 0 3.40461 0.005248 121.187 124.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 880 0.000128 4096 100 1950 138400 23.1547 31.8019 1368.57 959.038 2382.73 2258.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 810 3.2e-05 2048 210 795 441600 130.64 55.8095 1226.57 1667.54 3080.76 3080.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1140 0.001024 4096 410 1185 13600 2.72179 79.9897 110.946 193.703 193.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 320 6.4e-05 4096 70 1845 126976 145.027 55.5786 1491.42 1672.75 3364.95 3365.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1610 0.000128 1024 70 360 152320 6.86285 61.7636 209.783 278.451 278.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 0.000512 2048 200 2655 14336 5.11622 3.36282 107.382 102.539 218.5 218.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1630 6.4e-05 512 330 390 270336 13.6365 6.70925 85.553 209.467 315.552 315.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1580 3.2e-05 4096 210 2865 579584 156.407 120.904 9238.49 3611.92 13127.9 13128.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 920 3.2e-05 1024 150 600 524288 56.116 26.8268 492.101 836.108 1411.34 1411.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 320 6.4e-05 4096 70 1840 129536 144.652 55.6096 2147.41 1675.4 4023.25 4023.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1610 0.000128 1024 70 360 152576 6.86339 92.1242 209.601 308.634 308.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 0.000512 2048 200 2660 15616 5.18285 3.46717 89.1509 104.583 202.485 202.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1630 6.4e-05 512 330 400 277504 13.2903 6.71424 66.8709 209.572 296.636 296.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1580 3.2e-05 4096 210 2860 579840 156.596 120.869 8027.22 3612.1 11917 11917.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 920 3.2e-05 1024 150 600 527360 56.2442 26.8821 390.718 837.672 1311.71 1311.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 320 6.4e-05 4096 70 1840 129280 145.188 55.7363 2214.75 1675.49 4091.34 4091.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1610 0.000128 1024 70 360 152560 6.85875 102.685 209.615 319.201 319.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 0.000512 2048 200 2660 15680 5.19283 3.46874 101.247 104.536 214.544 214.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1630 6.4e-05 512 330 400 277760 13.3298 6.73229 75.9122 209.599 305.759 305.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1580 3.2e-05 4096 210 2860 579840 157.343 121.177 7907.07 3612.61 11798.4 11798.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 920 3.2e-05 1024 150 600 527360 56.3709 26.9859 423.616 837.769 1344.93 1345.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 320 6.4e-05 4096 70 1840 129024 144.541 55.6692 1204.61 1672.52 3077.51 3077.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1610 0.000128 1024 70 360 152544 6.86643 91.731 209.576 308.216 308.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 0.000512 2048 200 2660 15744 5.18963 3.47792 94.8892 104.791 208.451 208.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1630 6.4e-05 512 330 400 276480 13.3257 6.71846 69.8955 209.222 299.347 299.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1580 3.2e-05 4096 210 2860 579648 156.932 121.05 7343.73 3596.6 11218.5 11218.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 920 3.2e-05 1024 150 600 526848 56.3078 26.8964 393.933 836.273 1313.6 1313.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 320 6.4e-05 4096 70 1840 129024 144.914 55.7186 1228.04 1673.08 3101.94 3102.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1610 0.000128 1024 70 360 152544 6.86026 50.3372 209.645 266.885 266.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 0.000512 2048 200 2660 15680 5.20701 3.48038 95.9311 104.864 209.581 209.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1630 6.4e-05 512 330 400 275968 13.4052 6.7247 71.7116 209.296 301.329 301.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1580 3.2e-05 4096 210 2860 579712 157.067 121.14 7466.88 3612.08 11357.4 11357.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 920 3.2e-05 1024 150 600 526848 56.4184 26.921 401.258 836.544 1321.33 1321.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 320 6.4e-05 4096 70 1840 129024 144.761 55.6169 1242.87 1677.21 3120.62 3120.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1610 0.000128 1024 70 360 152512 6.86285 50.4095 209.783 267.099 267.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 0.000512 2048 200 2660 15616 5.18579 3.46851 94.4924 104.775 208.018 208.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1630 6.4e-05 512 330 400 276480 13.283 6.70851 72.2072 209.126 301.511 301.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1580 3.2e-05 4096 210 2860 579840 156.728 120.921 7595.47 3597.56 11470.9 11471.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 920 3.2e-05 1024 150 600 526336 56.2853 26.88 406.411 838.587 1328.35 1328.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 320 6.4e-05 4096 70 1840 129024 144.941 55.707 1510.66 1676.55 3388.02 3388.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1610 0.000128 1024 70 360 152496 6.85821 62.1544 209.831 278.885 278.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 0.000512 2048 200 2660 15552 5.20102 3.46947 118.872 104.708 232.348 232.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1630 6.4e-05 512 330 400 276480 13.3098 6.71619 89.4936 208.95 318.654 318.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1580 3.2e-05 4096 210 2860 579456 157.185 121.168 9194.35 3597.37 13070.3 13070.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 920 3.2e-05 1024 150 600 527616 56.2199 26.9394 496.66 838.266 1418.27 1418.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 320 6.4e-05 4096 70 1840 126720 144.913 55.5753 1032.66 1668.78 2902.1 2902.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1610 0.000128 1024 70 360 152352 6.86563 43.2292 209.425 259.565 259.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 0.000512 2048 200 2660 14976 5.16525 3.44474 79.8557 104.008 192.576 192.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1630 6.4e-05 512 330 400 271872 13.316 6.656 61.7173 207.652 289.533 289.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1580 3.2e-05 4096 210 2860 578880 156.634 121.087 6368.62 3612.75 10259.3 10259.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 920 3.2e-05 1024 150 600 525312 56.046 26.8409 344.821 834.272 1262.18 1262.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 320 6.4e-05 4096 70 1840 129280 144.641 55.6889 1459.34 1677.09 3336.94 3337.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1610 0.000128 1024 70 360 152480 6.8608 59.1319 209.736 275.77 275.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 0.000512 2048 200 2660 15360 5.15536 3.44432 112.582 104.291 225.573 225.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1630 6.4e-05 512 330 400 276480 13.3508 6.72646 85.9308 209.795 315.996 316.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1580 3.2e-05 4096 210 2860 579520 156.634 121.016 8923.08 3608.77 12809.7 12809.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 920 3.2e-05 1024 150 600 527360 56.1771 26.9272 479.35 838.581 1401.24 1401.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 320 6.4e-05 4096 70 1840 128000 144.773 55.6053 1009.95 1676.12 2886.63 2886.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1610 0.000128 1024 70 360 152320 6.86707 41.6262 209.452 257.989 258.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 0.000512 2048 200 2660 14720 5.1393 3.41197 75.7477 103.558 187.956 188.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1630 6.4e-05 512 330 400 276480 13.3393 6.71683 60.7171 209.673 290.638 290.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1580 3.2e-05 4096 210 2860 579200 156.254 120.92 6205.26 3601.4 10084 10084.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 920 3.2e-05 1024 150 600 527360 56.0429 26.8846 335.904 837.945 1256.97 1257.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 320 6.4e-05 4096 70 1840 129024 144.216 55.5974 1368.51 1674.62 3243.12 3243.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1610 0.000128 1024 70 360 152448 6.86282 55.664 209.737 272.307 272.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 0.000512 2048 200 2660 15360 5.17158 3.45594 105.828 104.513 219.073 219.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1630 6.4e-05 512 330 400 273408 13.3374 6.68227 79.7101 208.455 308.378 308.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1580 3.2e-05 4096 210 2860 579456 156.407 120.931 8369.78 3601.98 12249.3 12249.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 920 3.2e-05 1024 150 600 525312 56.1786 26.8902 447.715 837.247 1368.23 1368.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 320 6.4e-05 4096 70 1840 125952 144.574 55.3722 955.795 1666.87 2822.78 2822.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1610 0.000128 1024 70 360 152256 6.8608 40.0117 209.602 256.517 256.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 0.000512 2048 200 2660 14592 5.16026 3.41811 72.0221 103.738 184.439 184.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1630 6.4e-05 512 330 400 270336 13.2327 6.6207 56.6974 206.457 283.203 283.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1580 3.2e-05 4096 210 2860 579072 156.506 120.906 5934.4 3597.58 9809.61 9809.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 920 3.2e-05 1024 150 600 522240 55.9474 26.9494 318.257 833.247 1234.59 1234.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 320 6.4e-05 4096 70 1840 128000 145.364 55.765 1416.44 1674.06 3291.8 3291.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1610 0.000128 1024 70 360 152500 6.86662 58.2796 209.634 274.825 274.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 0.000512 2048 200 2660 15600 5.19456 3.4689 112.34 104.464 225.565 225.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1630 6.4e-05 512 330 400 275200 13.3105 6.70928 83.7892 208.342 312.343 312.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1580 3.2e-05 4096 210 2860 579600 157.549 121.311 8707.49 3595.63 12582.2 12582.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 920 3.2e-05 1024 150 600 524800 56.506 26.9537 467.161 836.971 1387.78 1387.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 320 6.4e-05 4096 70 1840 124800 145.645 55.5377 972.106 1666.04 2839.5 2839.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1610 0.000128 1024 70 360 152400 6.87082 41.2733 209.615 257.803 257.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 0.000512 2048 200 2660 15200 5.14662 3.41747 77.3075 103.666 189.637 189.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1630 6.4e-05 512 330 400 268800 13.3578 8.44336 58.2461 206.275 286.511 286.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1580 3.2e-05 4096 210 2860 579200 157.239 121.313 6104.53 3608.55 9991.84 9992.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 920 3.2e-05 1024 150 600 518400 56.5561 26.8022 325.764 832.878 1242.19 1242.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 320 6.4e-05 4096 70 1840 129024 144.466 55.6762 1816.11 1673.12 3689.54 3689.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1610 0.000128 1024 70 360 152432 6.8649 74.3338 209.537 290.777 290.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 0.000512 2048 200 2660 15232 5.13267 3.4191 139.56 103.772 251.983 252.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1630 6.4e-05 512 330 400 275968 13.3511 6.72384 107.41 209.307 336.985 337.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1580 3.2e-05 4096 210 2860 579264 156.68 121.058 11026.1 3611.53 14915.6 14915.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 920 3.2e-05 1024 150 600 526848 56.1359 26.9005 594.778 836.483 1514.49 1514.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 320 6.4e-05 4096 70 1840 129024 144.328 55.5946 1192.2 1673.71 3065.99 3066.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1610 0.000128 1024 70 360 152320 6.86045 48.4741 209.537 264.915 264.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 0.000512 2048 200 2660 15232 5.15514 3.44579 90.3356 104.069 203.106 203.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1630 6.4e-05 512 330 400 272384 13.2098 6.6399 70.2108 206.968 297.217 297.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1580 3.2e-05 4096 210 2860 578816 156.382 120.999 7291.12 3598.64 11167.3 11167.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 920 3.2e-05 1024 150 600 523264 56.3936 26.8677 389.061 836.638 1309.15 1309.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 320 6.4e-05 4096 70 1840 126720 145.29 55.636 1710.5 1669.31 3580.91 3581.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1610 0.000128 1024 70 360 152400 6.85478 70.9568 210.145 287.998 288.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 0.000512 2048 200 2660 15360 5.20602 3.47565 134.439 104.754 247.974 248.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1630 6.4e-05 512 330 400 276480 13.2985 6.7184 103.477 208.82 332.506 332.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1580 3.2e-05 4096 210 2860 579360 156.882 121.117 10633.9 3596.04 14508.1 14508.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 920 3.2e-05 1024 150 600 522240 56.4756 26.8735 566.052 834.626 1484.22 1484.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 320 6.4e-05 4096 70 1840 126720 145.005 55.6245 1160.64 1669.71 3031.16 3031.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1610 0.000128 1024 70 360 152160 6.86525 48.3495 209.347 264.607 264.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 0.000512 2048 200 2660 14400 5.16893 3.42 85.6262 103.77 198.089 198.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1630 6.4e-05 512 330 400 268800 13.3397 6.62698 68.2659 206.298 294.723 294.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1580 3.2e-05 4096 210 2860 578880 156.555 120.989 7184.44 3591.64 11053.9 11054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 920 3.2e-05 1024 150 600 522240 56.3832 26.874 383.641 834.632 1301.73 1301.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 320 6.4e-05 4096 70 1840 126976 144.97 55.5373 1669.61 1686.52 3556.81 3556.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1610 0.000128 1024 70 360 152448 6.86429 68.7721 211.595 287.274 287.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 0.000512 2048 200 2660 15360 5.19994 3.48096 130.216 105.849 244.844 244.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1630 6.4e-05 512 330 400 274432 13.3668 6.70355 99.566 210.971 330.797 330.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1580 3.2e-05 4096 210 2860 579584 156.519 120.896 10357 3628.15 14262.8 14263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 920 3.2e-05 1024 150 600 524288 56.0632 26.8243 551.021 849.282 1483.38 1483.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 320 6.4e-05 4096 70 1840 126976 145.021 55.5622 1124.94 1672.73 2998.42 2998.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1610 0.000128 1024 70 360 152320 6.86621 46.4872 209.781 263.176 263.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 0.000512 2048 200 2660 14336 5.11136 3.36445 82.5899 102.539 193.701 193.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1630 6.4e-05 512 330 400 270336 13.6311 6.70925 66.1785 209.253 295.964 296.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1580 3.2e-05 4096 210 2860 579584 156.333 120.923 6953.88 3598.25 10829.6 10829.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 920 3.2e-05 1024 150 600 524288 56.1101 26.8239 370.851 836.101 1290.08 1290.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 320 6.4e-05 4096 70 1840 125952 144.59 55.3742 1451.92 1665.32 3317.38 3317.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1610 0.000128 1024 70 360 152256 6.85875 60.074 209.417 276.393 276.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 0.000512 2048 200 2660 14592 5.15718 3.41811 108.361 103.645 220.682 220.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1630 6.4e-05 512 330 400 270336 13.249 6.60944 85.2887 206.262 311.604 311.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1580 3.2e-05 4096 210 2860 579072 156.431 120.917 9061.12 3595.04 12933.7 12933.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 920 3.2e-05 1024 150 600 522240 55.9558 26.796 478.61 832.473 1394.03 1394.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 320 6.4e-05 4096 70 1840 122880 143.639 54.9646 989.483 1651.57 2839.83 2839.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1610 0.000128 1024 70 360 152064 6.86106 42.4785 209.605 258.988 259.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 0.000512 2048 200 2660 13824 5.2144 3.44934 72.3824 104.258 185.405 185.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1630 6.4e-05 512 330 400 270336 13.2504 6.62323 60.4494 206.59 287.106 287.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1580 3.2e-05 4096 210 2860 577536 156.816 120.989 6286.92 3599.82 10164.8 10165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 920 3.2e-05 1024 150 600 516096 55.717 26.4356 334.874 825.277 1242.49 1242.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 320 6.4e-05 4096 70 1840 124800 145.607 55.5524 1477.24 1665.64 3344.21 3344.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1610 0.000128 1024 70 360 152400 6.8567 62.5282 209.562 278.989 279.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 0.000512 2048 200 2660 15200 5.14582 3.41802 118.143 103.639 230.442 230.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1630 6.4e-05 512 330 400 268800 13.3687 6.6281 88.4176 206.221 314.818 314.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1580 3.2e-05 4096 210 2860 579200 157.28 121.321 9263.15 3615.21 13157.2 13157.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 920 3.2e-05 1024 150 600 518400 56.5487 26.8975 492.991 832.626 1409.25 1409.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 320 6.4e-05 4096 70 1840 121600 144.201 55.0341 1028.02 1649.59 2877.02 2877.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1610 0.000128 1024 70 360 152000 6.86416 44.666 209.296 260.871 260.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 0.000512 2048 200 2660 14400 5.20013 3.45162 80.3364 104.176 193.267 193.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1630 6.4e-05 512 330 400 268800 13.3538 6.63722 63.0767 206.361 289.62 289.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1580 3.2e-05 4096 210 2860 577600 157.089 121.3 6576.45 3603.48 10458.5 10458.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 920 3.2e-05 1024 150 600 512000 56.0812 26.4717 346.864 824.323 1253.93 1254.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 320 6.4e-05 4096 70 1848 129536 144.582 55.6051 2074.22 1675.05 3949.63 3949.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1610 0.000128 1024 70 360 152576 6.86739 89.2989 209.578 305.79 305.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 0.000512 2048 200 2664 15488 5.18931 3.46317 87.7921 104.567 201.112 201.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1630 6.4e-05 512 330 408 274432 13.4779 6.71312 65.4423 209.537 295.362 295.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1580 3.2e-05 4096 210 2880 580096 156.492 120.831 7946.94 3591.62 11816.1 11816.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 920 3.2e-05 1024 150 600 527360 56.2658 26.8752 386.826 837.538 1307.7 1307.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 320 6.4e-05 4096 70 1848 129280 145.315 55.7294 1975.63 1676.73 3853.58 3853.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1610 0.000128 1024 70 360 152560 6.8608 88.7337 209.767 305.406 305.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 0.000512 2048 200 2664 15520 5.20675 3.46522 93.5645 104.605 206.943 207.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1630 6.4e-05 512 330 408 275200 13.4801 6.73082 69.2664 209.754 299.422 299.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1580 3.2e-05 4096 210 2880 580160 157.254 121.123 7372.52 3595.56 11246.7 11246.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 920 3.2e-05 1024 150 600 527360 56.447 27.0336 393.974 838.376 1316.02 1316.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 320 6.4e-05 4096 70 1848 129024 144.518 55.6771 1190.18 1672.71 3063.26 3063.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1610 0.000128 1024 70 360 152544 6.86419 48.49 209.623 265.021 265.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 0.000512 2048 200 2664 15552 5.19434 3.47341 92.6173 104.798 206.185 206.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1630 6.4e-05 512 330 408 273408 13.5175 6.72189 68.7595 209.246 298.437 298.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1580 3.2e-05 4096 210 2880 579840 156.694 121.001 7258.15 3610.93 11147 11147.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 920 3.2e-05 1024 150 600 526848 56.2326 26.8943 387.722 836.356 1307.39 1307.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 320 6.4e-05 4096 70 1848 129024 144.327 55.5997 1912.05 1672.84 3784.99 3785.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1610 0.000128 1024 70 360 152448 6.86285 93.8577 209.517 310.281 310.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 0.000512 2048 200 2664 15360 5.17523 3.45485 59.1451 104.405 172.282 172.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1630 6.4e-05 512 330 408 270336 13.5132 6.68448 44.1752 208.244 272.797 272.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1580 3.2e-05 4096 210 2880 579840 156.288 120.858 4694.01 3592.71 8564.1 8564.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 920 3.2e-05 1024 150 600 525312 56.2007 26.8616 251.087 836.38 1170.71 1170.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 320 6.4e-05 4096 70 1848 129024 144.757 55.7294 1381.96 1672.54 3255.16 3255.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1610 0.000128 1024 70 360 152544 6.8608 56.1162 209.582 272.602 272.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 0.000512 2048 200 2664 15456 5.21488 3.47955 106.041 104.81 219.646 219.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1630 6.4e-05 512 330 408 274176 13.4877 6.72403 79.8762 209.225 309.505 309.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1580 3.2e-05 4096 210 2880 579936 156.829 121.08 8424.17 3593.08 12295.4 12295.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 920 3.2e-05 1024 150 600 526848 56.2903 26.9269 447.615 836.261 1367.28 1367.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 320 6.4e-05 4096 70 1848 129024 144.596 55.6851 2261.58 1674.68 4136.72 4136.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1610 0.000128 1024 70 360 152432 6.8608 111.63 210.402 328.936 328.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 0.000512 2048 200 2664 14784 5.16208 3.41629 64.7184 103.881 177.276 177.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1630 6.4e-05 512 330 408 272384 13.5696 6.72358 50.568 209.599 280.647 280.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1580 3.2e-05 4096 210 2880 579712 156.561 120.984 5303.48 3600.24 9181.48 9181.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 920 3.2e-05 1024 150 600 526848 56.143 26.8943 285.215 837.264 1205.71 1205.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 320 6.4e-05 4096 70 1848 129024 144.729 55.6108 1337.27 1675.64 3213.42 3213.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1610 0.000128 1024 70 360 152512 6.88355 54.5024 209.587 271.015 271.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 0.000512 2048 200 2664 15360 5.19469 3.47341 100.115 104.675 213.557 213.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1630 6.4e-05 512 330 408 272384 13.5043 6.70938 76.7132 208.923 306.043 306.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1580 3.2e-05 4096 210 2880 580096 156.544 120.899 8168.09 3606.35 12052.1 12052.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 920 3.2e-05 1024 150 600 526336 56.2199 26.8801 432.268 837.809 1353.38 1353.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 320 6.4e-05 4096 70 1848 126976 145.065 55.5487 879.422 1670.45 2750.65 2750.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1610 0.000128 1024 70 360 152448 6.8631 36.8681 209.58 253.353 253.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 0.000512 2048 200 2664 15360 5.20179 3.48122 66.5876 104.846 180.215 180.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1630 6.4e-05 512 330 408 270336 13.6237 6.71334 50.6541 208.963 280.143 280.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1580 3.2e-05 4096 210 2880 579584 156.561 120.911 5405.23 3593.45 9276.37 9276.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 920 3.2e-05 1024 150 600 524288 56.0999 26.8225 289.382 835.137 1207.63 1207.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 320 6.4e-05 4096 70 1848 129024 144.961 55.7162 1454.29 1676.2 3331.34 3331.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1610 0.000128 1024 70 360 152496 6.85696 58.8943 209.727 275.522 275.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 0.000512 2048 200 2664 15264 5.19965 3.46762 111.35 104.688 224.808 224.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1630 6.4e-05 512 330 408 271872 13.5613 6.71574 83.574 208.912 312.953 313.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1580 3.2e-05 4096 210 2880 579744 157.089 121.155 8891.34 3595 12764.8 12765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 920 3.2e-05 1024 150 600 527616 56.2518 26.9457 476.649 838.073 1398.11 1398.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 320 6.4e-05 4096 70 1848 126720 144.888 55.5852 1000.88 1670.58 2872.1 2872.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1610 0.000128 1024 70 360 152352 6.86576 41.5114 210.148 258.569 258.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 0.000512 2048 200 2664 14976 5.16259 3.44458 77.3955 104.122 190.225 190.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1630 6.4e-05 512 330 408 267264 13.5496 6.65677 58.1588 207.433 285.983 286.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1580 3.2e-05 4096 210 2880 579456 156.413 120.958 6205.57 3596.25 10079.4 10079.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 920 3.2e-05 1024 150 600 525312 56.0805 26.845 332.473 835.17 1250.76 1250.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 320 6.4e-05 4096 70 1848 129280 144.675 55.7071 1382.16 1677.09 3259.81 3259.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1610 0.000128 1024 70 360 152480 6.86323 55.7377 209.734 272.379 272.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 0.000512 2048 200 2664 15360 5.15936 3.45344 107.164 104.287 220.166 220.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1630 6.4e-05 512 330 408 273920 13.5187 6.72486 80.1364 209.798 310.374 310.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1580 3.2e-05 4096 210 2880 579840 156.42 120.986 8474.39 3596.56 12348.6 12348.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 920 3.2e-05 1024 150 600 527360 56.1825 26.9656 453.026 838.583 1374.96 1375.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 320 6.4e-05 4096 70 1848 128000 144.733 55.6079 978.431 1677.52 2856.46 2856.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1610 0.000128 1024 70 360 152320 6.86717 40.1039 209.627 256.641 256.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 0.000512 2048 200 2664 14720 5.144 3.40854 73.5911 103.642 185.883 185.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1630 6.4e-05 512 330 408 271360 13.673 6.72154 57.2848 209.851 287.724 287.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1580 3.2e-05 4096 210 2880 579840 156.045 120.869 6029.06 3596.19 9902.39 9902.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 920 3.2e-05 1024 150 600 527360 56.0366 26.8873 324.664 841.67 1249.45 1249.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 320 6.4e-05 4096 70 1848 129024 144.189 55.6032 1762.18 1673.26 3635.41 3635.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1610 0.000128 1024 70 360 152448 6.86195 72.1713 209.569 288.647 288.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 0.000512 2048 200 2664 15360 5.15962 3.45869 136.749 104.43 249.898 249.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1630 6.4e-05 512 330 408 270336 13.5128 6.68483 101.48 208.289 330.158 330.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1580 3.2e-05 4096 210 2880 579840 156.178 120.887 10747.3 3596.98 14621.5 14621.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 920 3.2e-05 1024 150 600 525312 56.1407 26.8698 575.181 836.568 1494.95 1495.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 320 6.4e-05 4096 70 1848 125952 144.524 55.3804 1107.48 1666.55 2974.1 2974.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1610 0.000128 1024 70 360 152256 6.85891 46.1205 209.562 262.585 262.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 0.000512 2048 200 2664 14592 5.1575 3.41786 82.8144 103.72 195.209 195.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1630 6.4e-05 512 330 408 264192 13.5775 6.61539 64.8621 206.47 291.711 291.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1580 3.2e-05 4096 210 2880 579072 156.451 120.921 6973.51 3596.81 10847.9 10848.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 920 3.2e-05 1024 150 600 522240 55.9248 26.9001 369.792 833.096 1285.9 1286.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 320 6.4e-05 4096 70 1848 128000 145.328 55.7565 1724.89 1674.09 3600.23 3600.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1610 0.000128 1024 70 360 152500 6.86688 70.8031 209.617 287.332 287.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 0.000512 2048 200 2664 15200 5.20448 3.46522 132.733 104.471 245.974 246.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1630 6.4e-05 512 330 408 272000 13.5014 6.70618 101.01 208.35 329.754 329.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1580 3.2e-05 4096 210 2880 580000 157.279 121.244 10620.4 3595.6 14494.7 14494.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 920 3.2e-05 1024 150 600 524800 56.4595 26.9537 566.832 837.172 1487.61 1487.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 320 6.4e-05 4096 70 1848 124800 145.592 55.5479 1142.17 1667.68 3011.16 3011.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1610 0.000128 1024 70 360 152400 6.8608 47.9723 209.813 264.69 264.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 0.000512 2048 200 2664 14400 5.18317 3.42307 85.6738 103.766 198.148 198.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1630 6.4e-05 512 330 408 268800 13.3686 6.63421 67.6571 206.464 294.319 294.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1580 3.2e-05 4096 210 2880 580000 156.939 121.187 7200.83 3597.08 11076.3 11076.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 920 3.2e-05 1024 150 600 518400 56.5558 26.8019 378.936 833.626 1296.12 1296.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 320 6.4e-05 4096 70 1848 129024 144.459 55.6933 1705.7 1673.06 3579.08 3579.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1610 0.000128 1024 70 360 152432 6.85587 69.2354 209.526 285.662 285.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 0.000512 2048 200 2664 14784 5.15757 3.42019 126.551 103.768 238.996 239.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1630 6.4e-05 512 330 408 272384 13.573 6.71949 98.9119 209.293 328.688 328.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1580 3.2e-05 4096 210 2880 579712 156.538 121.004 10434.5 3593.2 14305.4 14305.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 920 3.2e-05 1024 150 600 526848 56.1499 26.8969 559.187 836.441 1478.87 1479.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 320 6.4e-05 4096 70 1848 129024 144.283 55.6006 1126.86 1675.33 3002.25 3002.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1610 0.000128 1024 70 360 152320 6.86627 46.0448 209.74 262.694 262.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 0.000512 2048 200 2664 14336 5.18653 3.44474 81.3352 104.172 194.235 194.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1630 6.4e-05 512 330 408 265216 13.632 6.6392 63.942 207.171 291.572 291.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1580 3.2e-05 4096 210 2880 579712 156.154 120.879 6873.03 3598.01 10748.3 10748.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 920 3.2e-05 1024 150 600 523264 56.4055 26.8717 367.199 837.439 1288.11 1288.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 320 6.4e-05 4096 70 1848 126720 145.267 55.6277 1616.74 1669.17 3486.97 3487.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1610 0.000128 1024 70 360 152400 6.89357 67.4485 209.504 283.89 283.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 0.000512 2048 200 2664 15360 5.21011 3.47168 127.791 104.739 241.311 241.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1630 6.4e-05 512 330 408 272640 13.5076 6.71658 96.467 208.789 325.664 325.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1580 3.2e-05 4096 210 2880 579360 156.933 121.111 10048.1 3592.9 13919.2 13919.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 920 3.2e-05 1024 150 600 522240 56.4905 26.8727 537.897 834.918 1456.37 1456.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 320 6.4e-05 4096 70 1848 126720 144.974 55.6222 1045.84 1671.09 2917.68 2917.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1610 0.000128 1024 70 360 152160 6.86256 43.5999 209.52 260.026 260.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 0.000512 2048 200 2664 14400 5.16858 3.41891 77.8991 103.857 190.447 190.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1630 6.4e-05 512 330 408 268800 13.3416 6.6264 61.8776 206.488 288.521 288.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1580 3.2e-05 4096 210 2880 578880 156.582 120.976 6469.18 3594.63 10341.6 10341.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 920 3.2e-05 1024 150 600 522240 56.3806 26.839 346.522 835.299 1265.23 1265.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 320 6.4e-05 4096 70 1848 126976 144.986 55.5497 1550.73 1686.83 3438.27 3438.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1610 0.000128 1024 70 360 152448 6.86454 64.3573 211.638 282.904 282.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 0.000512 2048 200 2664 15360 5.2008 3.47955 122.633 105.871 237.285 237.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1630 6.4e-05 512 330 408 270336 13.6212 6.71322 91.3787 211.009 322.909 323.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1580 3.2e-05 4096 210 2880 579584 156.493 120.909 9612.91 3630.72 13521.3 13521.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 920 3.2e-05 1024 150 600 524288 56.0929 26.8329 515.554 843.536 1442.21 1442.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 320 6.4e-05 4096 70 1848 126976 145.005 55.5487 1052.86 1672.66 2926.24 2926.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1610 0.000128 1024 70 360 152320 6.86259 43.5753 209.76 260.243 260.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 0.000512 2048 200 2664 14336 5.10541 3.36147 76.8357 102.527 187.932 188.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1630 6.4e-05 512 330 408 270336 13.6301 6.70467 62.2974 209.229 292.053 292.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1580 3.2e-05 4096 210 2880 579584 156.287 120.896 6548.67 3616.33 10442.4 10442.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 920 3.2e-05 1024 150 600 524288 56.1269 26.8245 348.862 836.008 1268.01 1268.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 320 6.4e-05 4096 70 1850 128512 145.117 55.6137 2325.86 1675.41 4202.17 4202.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1610 0.000128 1024 70 350 152672 6.87805 99.5554 209.749 316.229 316.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 0.000512 2048 200 2675 15616 5.17821 3.46624 100.117 104.585 213.449 213.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1630 6.4e-05 512 330 400 275456 13.4103 6.71949 74.5192 209.585 304.42 304.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1580 3.2e-05 4096 210 2875 580224 156.331 120.812 8924.56 3591.8 12793.7 12793.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 920 3.2e-05 1024 150 600 525312 56.3823 26.8836 435.447 840.1 1359.01 1359.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 320 6.4e-05 4096 70 1850 128640 145.661 55.7445 1890.32 1675.46 3767.37 3767.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1610 0.000128 1024 70 350 152640 6.86682 84.3194 209.578 300.81 300.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 0.000512 2048 200 2675 15680 5.19014 3.47043 91.2457 104.529 204.537 204.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1630 6.4e-05 512 330 400 275200 13.4822 6.72826 66.4792 209.6 296.481 296.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1580 3.2e-05 4096 210 2875 580320 157.205 121.119 7077.2 3592.73 10948.5 10948.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 920 3.2e-05 1024 150 600 526080 56.5152 26.9517 377.404 837.74 1298.8 1298.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 320 6.4e-05 4096 70 1850 128000 145.383 55.6933 1927.46 1677.31 3806.01 3806.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1610 0.000128 1024 70 350 152560 6.8727 85.4405 209.733 302.091 302.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 0.000512 2048 200 2675 15360 5.16448 3.45168 58.0479 104.391 171.158 171.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1630 6.4e-05 512 330 400 273920 13.543 6.72333 43.3931 209.831 273.68 273.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1580 3.2e-05 4096 210 2875 579840 156.796 120.966 5763.35 3595.04 9636.38 9636.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 920 3.2e-05 1024 150 600 524800 56.5441 26.9136 260.156 838.623 1182.44 1182.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 320 6.4e-05 4096 70 1850 127488 145.25 55.6728 1223.27 1674.35 3098.72 3098.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1610 0.000128 1024 70 350 152640 6.88182 48.6489 209.798 265.375 265.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 0.000512 2048 200 2675 15744 5.19942 3.47354 97.3008 104.902 210.977 211.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1630 6.4e-05 512 330 400 274944 13.4253 6.72541 70.9538 209.451 300.748 300.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1580 3.2e-05 4096 210 2875 580032 156.758 120.97 7540.23 3594.97 11413.2 11413.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 920 3.2e-05 1024 150 600 523776 56.5441 26.8888 401.053 837.19 1321.87 1322.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 320 6.4e-05 4096 70 1850 127488 145.078 55.6056 1882.25 1672.63 3755.74 3755.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1610 0.000128 1024 70 350 152544 6.86534 91.1729 209.483 307.564 307.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 0.000512 2048 200 2675 15360 5.17229 3.45786 61.6035 104.389 174.724 174.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1630 6.4e-05 512 330 400 273408 13.3397 6.6809 46.0774 208.216 274.502 274.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1580 3.2e-05 4096 210 2875 579840 156.366 120.846 4880.35 3592.26 8750.05 8750.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 920 3.2e-05 1024 150 600 522240 56.5895 26.8603 259.516 836.238 1179.4 1179.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 320 6.4e-05 4096 70 1850 128128 145.308 55.7213 1321.81 1672.72 3195.74 3195.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1610 0.000128 1024 70 350 152600 6.87024 52.2404 209.537 268.692 268.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 0.000512 2048 200 2675 15680 5.20595 3.4775 103.729 104.822 217.337 217.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1630 6.4e-05 512 330 400 274176 13.4947 6.72768 76.5556 209.857 306.828 306.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1580 3.2e-05 4096 210 2875 579936 156.805 121.072 8066.64 3593.6 11938.3 11938.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 920 3.2e-05 1024 150 600 525056 56.4116 26.9289 428.388 836.366 1348.29 1348.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 320 6.4e-05 4096 70 1850 127232 145.194 55.6783 2151.79 1673.39 4026.22 4026.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1610 0.000128 1024 70 350 152544 6.86666 101.245 209.59 317.744 317.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 0.000512 2048 200 2675 15232 5.13219 3.41686 64.3559 103.787 176.796 176.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1630 6.4e-05 512 330 400 272384 13.5796 6.71728 48.5289 209.323 278.333 278.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1580 3.2e-05 4096 210 2875 579712 156.503 120.967 5093.73 3597.29 8968.69 8968.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 920 3.2e-05 1024 150 600 523264 56.4301 26.8953 272.757 836.615 1192.89 1193.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 320 6.4e-05 4096 70 1850 128000 144.952 55.6013 1365.44 1675.74 3241.91 3242.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1610 0.000128 1024 70 350 152640 6.87549 54.5506 209.614 271.086 271.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 0.000512 2048 200 2675 15616 5.18198 3.46938 106.773 104.675 220.204 220.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1630 6.4e-05 512 330 400 274432 13.3937 6.70947 79.3689 208.937 308.604 308.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1580 3.2e-05 4096 210 2875 580096 156.604 120.871 8360.32 3594.74 12232.8 12233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 920 3.2e-05 1024 150 600 524288 56.4613 26.9471 447.5 837.784 1368.89 1369.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 320 6.4e-05 4096 70 1850 126976 144.988 55.5562 906.666 1670.72 2778.1 2778.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1610 0.000128 1024 70 350 152576 6.87923 36.781 209.648 253.353 253.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 0.000512 2048 200 2675 15360 5.20381 3.48339 68.9387 104.862 182.589 182.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1630 6.4e-05 512 330 400 274432 13.3758 6.70515 52.8416 209.001 282.116 282.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1580 3.2e-05 4096 210 2875 579584 156.564 120.891 5564.95 3594.02 9436.64 9436.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 920 3.2e-05 1024 150 600 520192 56.5653 26.8195 295.602 836.1 1215.28 1215.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 320 6.4e-05 4096 70 1850 127872 145.297 55.7197 1444.58 1674.76 3320.54 3320.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1610 0.000128 1024 70 350 152568 6.86416 57.2352 209.504 273.647 273.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 0.000512 2048 200 2675 15552 5.1936 3.4672 113.66 104.595 227.017 227.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1630 6.4e-05 512 330 400 274176 13.4093 6.71744 83.9424 208.73 312.99 313.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1580 3.2e-05 4096 210 2875 580032 157.032 121.102 8873.98 3592.52 12744.9 12745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 920 3.2e-05 1024 150 600 525312 56.4664 26.9395 474.193 837.35 1395.15 1395.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 320 6.4e-05 4096 70 1850 126720 144.902 55.5725 1028.25 1669.21 2898.11 2898.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1610 0.000128 1024 70 350 152496 6.86189 41.442 209.537 257.883 257.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 0.000512 2048 200 2675 14976 5.16605 3.44499 79.3075 104.036 192.055 192.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1630 6.4e-05 512 330 400 271872 13.3091 6.66061 60.2212 207.27 287.651 287.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1580 3.2e-05 4096 210 2875 579456 156.411 120.977 6318.69 3591.67 10188 10188.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 920 3.2e-05 1024 150 600 520704 56.4521 26.8411 337.078 834.499 1255.06 1255.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 320 6.4e-05 4096 70 1850 128000 145.082 55.6921 1401.61 1677.11 3279.66 3279.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1610 0.000128 1024 70 350 152560 6.87152 55.5578 209.711 272.182 272.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 0.000512 2048 200 2675 15360 5.15418 3.44672 109.167 104.292 222.159 222.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1630 6.4e-05 512 330 400 273920 13.5113 6.72947 81.3266 209.8 311.554 311.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1580 3.2e-05 4096 210 2875 579840 156.379 120.995 8612.74 3595.64 12486 12486.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 920 3.2e-05 1024 150 600 524800 56.4774 26.9241 461.219 838.535 1383.34 1383.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 320 6.4e-05 4096 70 1850 128000 144.745 55.6073 984.836 1677.38 2862.73 2862.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1610 0.000128 1024 70 350 152480 6.86998 39.3052 209.687 255.904 255.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 0.000512 2048 200 2675 14720 5.13965 3.41082 74.1555 103.632 186.439 186.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1630 6.4e-05 512 330 400 271360 13.6772 6.71334 57.2263 209.833 287.64 287.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1580 3.2e-05 4096 210 2875 579840 156.01 120.872 6034.72 3595.13 9906.94 9907.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 920 3.2e-05 1024 150 600 522240 56.5959 26.8864 322.923 838.558 1245.16 1245.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 320 6.4e-05 4096 70 1850 127488 144.856 55.6012 1699.21 1674.62 3574.46 3574.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1610 0.000128 1024 70 350 152544 6.8649 68.0169 209.727 284.652 284.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 0.000512 2048 200 2675 15360 5.17133 3.46016 132.942 104.518 246.19 246.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1630 6.4e-05 512 330 400 273408 13.3341 6.68077 99.7955 208.456 328.458 328.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1580 3.2e-05 4096 210 2875 579840 156.182 120.894 10453.2 3614.71 14345.2 14345.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 920 3.2e-05 1024 150 600 522240 56.4862 26.8606 557.818 837.317 1478.67 1478.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 320 6.4e-05 4096 70 1850 125952 144.636 55.4001 1133.05 1665.32 2998.58 2998.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1610 0.000128 1024 70 350 152448 6.86285 45.8243 209.531 262.262 262.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 0.000512 2048 200 2675 14592 5.15018 3.41859 84.7548 103.643 197.067 197.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1630 6.4e-05 512 330 400 270336 13.2424 6.61654 66.5956 206.261 292.903 293.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1580 3.2e-05 4096 210 2875 579072 156.443 120.934 7039.19 3606.52 10923.3 10923.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 920 3.2e-05 1024 150 600 516096 56.6539 26.7301 370.952 832.479 1287.01 1287.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 320 6.4e-05 4096 70 1850 128000 145.306 55.7568 1710.05 1675.69 3586.98 3587.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1610 0.000128 1024 70 350 152600 6.8791 67.9029 209.82 284.643 284.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 0.000512 2048 200 2675 15600 5.19059 3.46301 134.88 104.568 248.201 248.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1630 6.4e-05 512 330 400 272000 13.4996 6.70678 99.5249 208.55 328.466 328.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1580 3.2e-05 4096 210 2875 580000 157.31 121.227 10531.9 3600.49 14411.1 14411.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 920 3.2e-05 1024 150 600 524800 56.4559 26.9587 560.353 837.797 1481.76 1481.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 320 6.4e-05 4096 70 1850 124800 145.623 55.5475 1127.44 1667.28 2996.06 2996.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1610 0.000128 1024 70 350 152400 6.88074 45.6737 209.63 262.227 262.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 0.000512 2048 200 2675 15200 5.14323 3.42221 88.8583 103.741 201.263 201.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1630 6.4e-05 512 330 400 268800 13.3486 6.62992 66.1068 206.422 292.698 292.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1580 3.2e-05 4096 210 2875 580000 156.931 121.191 7053.59 3596.38 10928.3 10928.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 920 3.2e-05 1024 150 600 518400 56.5503 26.8022 369.565 833.451 1286.55 1286.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 320 6.4e-05 4096 70 1850 127232 145.09 55.6774 1646.5 1673.37 3520.81 3520.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1610 0.000128 1024 70 350 152544 6.87309 65.9027 209.585 282.406 282.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 0.000512 2048 200 2675 15232 5.13571 3.42016 127.784 103.788 240.226 240.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1630 6.4e-05 512 330 400 272384 13.5774 6.72365 96.644 209.325 326.464 326.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1580 3.2e-05 4096 210 2875 579712 156.483 120.997 10134.6 3604.2 14016.5 14016.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 920 3.2e-05 1024 150 600 523264 56.4435 26.8991 545.426 836.597 1465.56 1465.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 320 6.4e-05 4096 70 1850 125440 145.042 55.6052 1065.62 1674.96 2941.39 2941.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1610 0.000128 1024 70 350 152320 6.87178 43.4934 209.558 259.965 260.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 0.000512 2048 200 2675 15232 5.15002 3.44269 84.264 104.152 197.107 197.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1630 6.4e-05 512 330 400 265216 13.6273 6.63568 61.9044 207.122 289.478 289.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1580 3.2e-05 4096 210 2875 579712 156.133 120.885 6628.52 3599.39 10505.1 10505.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 920 3.2e-05 1024 150 600 523264 56.3947 26.8655 356.12 837.255 1276.81 1276.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 320 6.4e-05 4096 70 1850 126720 145.296 55.6427 1586.03 1670.63 3457.77 3457.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1610 0.000128 1024 70 350 152520 6.87104 64.0924 209.734 280.739 280.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 0.000512 2048 200 2675 15360 5.20349 3.46886 124.987 104.838 238.599 238.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1630 6.4e-05 512 330 400 272640 13.4982 6.71933 93.8064 208.99 323.197 323.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1580 3.2e-05 4096 210 2875 579840 156.847 121.047 9799.23 3593.81 13671.1 13671.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 920 3.2e-05 1024 150 600 522240 56.4636 26.8724 525.614 835.233 1444.38 1444.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 320 6.4e-05 4096 70 1850 126720 144.998 55.6034 1057.64 1669.68 2928.08 2928.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1610 0.000128 1024 70 350 152400 6.86694 42.7121 209.531 259.15 259.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 0.000512 2048 200 2675 14400 5.16714 3.41402 77.4222 103.772 189.873 189.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1630 6.4e-05 512 330 400 268800 13.3255 6.62464 62.0799 206.297 288.516 288.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1580 3.2e-05 4096 210 2875 578880 156.548 120.979 6537.89 3591.58 10407.2 10407.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 920 3.2e-05 1024 150 600 522240 56.3748 26.843 350.051 834.638 1268.09 1268.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 320 6.4e-05 4096 70 1850 126976 145.005 55.5466 1525.29 1670.61 3396.64 3396.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1610 0.000128 1024 70 350 152576 6.87398 61.2683 209.613 277.802 277.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 0.000512 2048 200 2675 15360 5.20205 3.4848 119.864 104.843 233.496 233.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1630 6.4e-05 512 330 400 274432 13.3692 6.70944 90.2752 208.963 319.509 319.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1580 3.2e-05 4096 210 2875 579584 156.525 120.923 9402.12 3594.63 13274.4 13274.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 920 3.2e-05 1024 150 600 520192 56.5638 26.8186 498.298 835.118 1417 1417.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 320 6.4e-05 4096 70 1850 126976 145.009 55.5631 1082.37 1672.72 2955.84 2955.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1610 0.000128 1024 70 350 152320 6.87363 43.0557 209.642 259.616 259.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 0.000512 2048 200 2675 14336 5.11181 3.3607 78.5538 102.54 189.667 189.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1630 6.4e-05 512 330 400 270336 13.6358 6.71654 63.1157 209.247 292.908 293.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1580 3.2e-05 4096 210 2875 579584 156.318 120.918 6723.78 3599.02 10600.3 10600.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 920 3.2e-05 1024 150 600 516096 57.1117 26.8287 351.288 839.17 1274.59 1274.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 320 6.4e-05 4096 70 1856 126464 145.291 55.6183 1825.17 1677.07 3703.32 3703.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1610 0.000128 1024 70 352 152640 6.87312 82.2767 209.802 298.999 299.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 0.000512 2048 200 2656 15616 5.184 3.46918 88.0972 104.688 201.548 201.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1630 6.4e-05 512 330 416 274432 13.4672 6.71814 66.6917 209.796 296.864 297.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1580 3.2e-05 4096 210 2880 579584 156.709 120.917 7757.85 3601.11 11636.8 11637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 920 3.2e-05 1024 150 608 524288 56.5386 26.9116 384.602 838.533 1306.78 1306.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 320 6.4e-05 4096 70 1856 125952 145.531 55.6338 1877.76 1675.86 3754.95 3755.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1610 0.000128 1024 70 352 152576 6.86285 82.2816 209.592 298.782 298.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 0.000512 2048 200 2656 15616 5.18394 3.46182 56.9615 104.692 170.4 170.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1630 6.4e-05 512 330 416 272384 13.5189 6.7072 43.2626 209.014 272.707 272.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1580 3.2e-05 4096 210 2880 579584 157.039 120.931 6025.87 3596.08 9900.13 9900.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 920 3.2e-05 1024 150 608 524288 56.5444 26.89 264 837.924 1185.55 1185.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 320 6.4e-05 4096 70 1856 126720 145.893 55.7343 1894.38 1675.47 3771.64 3771.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1610 0.000128 1024 70 352 152640 6.86125 85.1988 209.613 301.716 301.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 0.000512 2048 200 2656 15520 5.19782 3.46669 89.4034 104.526 202.694 202.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1630 6.4e-05 512 330 416 275200 13.4866 6.73178 69.3204 209.601 299.323 299.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1580 3.2e-05 4096 210 2880 579680 157.438 121.193 7096.14 3613.43 10988.4 10988.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 920 3.2e-05 1024 150 608 523520 56.8222 27.2618 380.502 837.759 1302.54 1302.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 320 6.4e-05 4096 70 1856 126720 145.459 55.7011 1767.67 1677.28 3646.28 3646.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1610 0.000128 1024 70 352 152560 6.8649 85.8043 209.765 302.477 302.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 0.000512 2048 200 2656 15360 5.16358 3.45181 57.1723 104.301 170.189 170.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1630 6.4e-05 512 330 416 273920 13.5124 6.72122 44.5623 209.822 274.803 274.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1580 3.2e-05 4096 210 2880 579200 156.796 121.098 4563.28 3601.6 8442.98 8443.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 920 3.2e-05 1024 150 608 522240 56.7177 26.9268 243.444 838.732 1166.01 1166.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 320 6.4e-05 4096 70 1856 125952 145.43 55.6741 1230.16 1689.15 3120.57 3120.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1610 0.000128 1024 70 352 152640 6.86515 50.0914 211.672 268.674 268.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 0.000512 2048 200 2656 15552 5.18979 3.47034 96.7583 105.829 211.346 211.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1630 6.4e-05 512 330 416 273408 13.4903 6.71862 74.3131 211.303 306.017 306.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1580 3.2e-05 4096 210 2880 579456 156.749 121.069 7649.3 3647.31 11574.6 11574.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 920 3.2e-05 1024 150 608 522240 56.6376 26.9005 407.863 844.58 1336.17 1336.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 320 6.4e-05 4096 70 1856 125952 145.163 55.6034 1993.39 1674.4 3868.72 3868.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1610 0.000128 1024 70 352 152544 6.8608 97.3824 209.737 314.024 314.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 0.000512 2048 200 2656 15360 5.1696 3.45776 62.1494 104.503 175.381 175.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1630 6.4e-05 512 330 416 270336 13.5098 6.68269 48.2181 208.44 277.032 277.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1580 3.2e-05 4096 210 2880 579456 156.349 120.924 4874.62 3598.19 8750.3 8750.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 920 3.2e-05 1024 150 608 522240 56.541 26.8616 264.388 837.137 1185.12 1185.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 320 6.4e-05 4096 70 1856 126336 145.661 55.724 1212.49 1672.56 3086.61 3086.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1610 0.000128 1024 70 352 152600 6.8655 49.2543 209.551 265.713 265.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 0.000512 2048 200 2656 15680 5.20422 3.47754 96.2051 104.808 209.795 209.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1630 6.4e-05 512 330 416 274176 13.4972 6.73178 73.3878 209.225 303.028 303.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1580 3.2e-05 4096 210 2880 579264 157.113 121.188 7493.03 3596.39 11367.9 11368.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 920 3.2e-05 1024 150 608 523264 56.6283 26.923 405.489 838.387 1327.62 1327.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 320 6.4e-05 4096 70 1856 125440 145.265 55.6768 782.974 1673.1 2657.19 2657.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1610 0.000128 1024 70 352 152544 6.85875 32.2315 209.576 248.711 248.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 0.000512 2048 200 2656 15232 5.13978 3.42016 60.1765 103.767 172.604 172.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1630 6.4e-05 512 330 416 272384 13.5899 6.72333 47.24 209.299 277.04 277.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1580 3.2e-05 4096 210 2880 578816 156.812 121.118 4815.77 3596.03 8689.95 8690.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 920 3.2e-05 1024 150 608 523264 56.4716 26.9028 261.632 836.473 1181.67 1181.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 320 6.4e-05 4096 70 1856 126336 145.853 55.7473 1771.44 1673.38 3646.59 3646.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1610 0.000128 1024 70 352 152376 6.87082 89.5675 209.425 305.908 305.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 0.000512 2048 200 2656 14784 5.14576 3.40582 48.5447 103.318 160.515 160.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1630 6.4e-05 512 330 416 274176 13.492 6.7304 39.2471 209.33 268.987 269.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1580 3.2e-05 4096 210 2880 578592 157.118 121.156 3964.79 3595.5 7838.79 7838.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 920 3.2e-05 1024 150 608 521472 56.8052 26.9282 214.725 836.535 1135.18 1135.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 320 6.4e-05 4096 70 1856 125952 145.187 55.6274 1229.34 1675.61 3105.93 3106.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1610 0.000128 1024 70 352 152576 6.86378 49.8381 209.56 266.305 266.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 0.000512 2048 200 2656 15616 5.17923 3.47248 95.6106 104.672 209.032 209.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1630 6.4e-05 512 330 416 272384 13.508 6.7113 73.9437 208.922 303.275 303.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1580 3.2e-05 4096 210 2880 579584 156.743 120.973 7664.85 3595.53 11538.3 11538.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 920 3.2e-05 1024 150 608 524288 56.4952 26.882 413.876 840.139 1337.58 1337.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 320 6.4e-05 4096 70 1856 124928 145.262 55.5528 833.362 1670.45 2704.79 2704.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1610 0.000128 1024 70 352 152448 6.86634 34.3013 209.475 250.685 250.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 0.000512 2048 200 2656 15360 5.19562 3.4848 62.8691 104.847 176.496 176.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1630 6.4e-05 512 330 416 270336 13.6306 6.7113 49.8678 208.967 279.37 279.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1580 3.2e-05 4096 210 2880 579072 156.614 120.997 5197.76 3597.09 9072.67 9072.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 920 3.2e-05 1024 150 608 520192 56.5816 27.1027 278.123 837.3 1199.3 1199.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 320 6.4e-05 4096 70 1856 122880 145.349 55.3621 678.363 1665.05 2544.3 2544.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1610 0.000128 1024 70 352 152448 6.86899 28.6167 209.527 245.054 245.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 0.000512 2048 200 2656 14592 5.15523 3.41798 49.8788 103.629 162.18 162.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1630 6.4e-05 512 330 416 264192 13.5613 6.61946 40.4836 206.229 267.09 267.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1580 3.2e-05 4096 210 2880 579072 156.468 120.921 4274.19 3593.75 8145.55 8145.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 920 3.2e-05 1024 150 608 516096 56.6427 26.7356 228.758 832.428 1144.76 1144.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 320 6.4e-05 4096 70 1856 126720 145.499 55.7507 1744.04 1674.98 3620.44 3620.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1610 0.000128 1024 70 352 152568 6.86394 70.6826 209.562 287.152 287.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 0.000512 2048 200 2656 15552 5.19373 3.47136 138.41 104.613 251.787 251.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1630 6.4e-05 512 330 416 271872 13.5487 6.71619 104.804 208.754 334.019 334.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1580 3.2e-05 4096 210 2880 579168 157.144 121.235 10751.4 3595.45 14625.4 14625.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 920 3.2e-05 1024 150 608 523008 56.6975 26.9398 579.893 837.474 1501.2 1501.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 320 6.4e-05 4096 70 1856 124416 145.336 55.5763 1092.35 1668.73 2962.17 2962.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1610 0.000128 1024 70 352 152496 6.86826 44.7109 209.506 261.129 261.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 0.000512 2048 200 2656 14976 5.17424 3.44445 83.7325 104.007 196.459 196.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1630 6.4e-05 512 330 416 267264 13.5532 6.66122 67.1292 207.211 294.748 294.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1580 3.2e-05 4096 210 2880 578880 156.609 121.09 6947.56 3594.66 10820.2 10820.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 920 3.2e-05 1024 150 608 520704 56.4544 26.837 370.607 834.26 1288.36 1288.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 320 6.4e-05 4096 70 1856 124416 145.669 55.6557 894.688 1669.57 2765.75 2765.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1610 0.000128 1024 70 352 152280 6.86413 37.0716 209.368 253.349 253.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 0.000512 2048 200 2656 14688 5.13485 3.37459 68.3988 102.675 179.685 179.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1630 6.4e-05 512 330 416 269568 13.7112 6.72355 56.1569 208.854 285.636 285.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1580 3.2e-05 4096 210 2880 578880 157.205 121.27 5672.97 3617.01 9568.67 9568.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 920 3.2e-05 1024 150 608 518400 56.8981 26.8711 306.348 834.557 1224.87 1225.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 320 6.4e-05 4096 70 1856 126720 145.199 55.7324 1631.26 1675.93 3508.31 3508.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1610 0.000128 1024 70 352 152560 6.86285 65.5378 209.591 282.034 282.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 0.000512 2048 200 2656 15360 5.16189 3.45293 126.731 104.219 239.67 239.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1630 6.4e-05 512 330 416 273920 13.5105 6.72586 99.711 209.654 329.8 329.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1580 3.2e-05 4096 210 2880 579200 156.635 121.074 10131.2 3595.56 14004.7 14004.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 920 3.2e-05 1024 150 608 522240 56.6894 26.9192 543.497 837.934 1465.24 1465.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 320 6.4e-05 4096 70 1856 125440 145.15 55.6083 1094.3 1677.51 2972.75 2972.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1610 0.000128 1024 70 352 152480 6.86285 44.2409 209.733 260.879 260.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 0.000512 2048 200 2656 14720 5.14131 3.4113 82.3271 103.641 194.625 194.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1630 6.4e-05 512 330 416 271360 13.6765 6.72106 66.2007 209.846 296.64 296.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1580 3.2e-05 4096 210 2880 579200 156.277 120.943 6810.92 3611.22 10699.6 10699.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 920 3.2e-05 1024 150 608 522240 56.5851 26.8891 362.247 838.63 1284.55 1284.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 320 6.4e-05 4096 70 1856 122880 145.738 55.5968 900.46 1671.31 2773.28 2773.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1610 0.000128 1024 70 352 152400 6.8632 36.9889 209.763 253.658 253.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 0.000512 2048 200 2656 14400 5.17779 3.41811 67.3825 103.874 179.952 180.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1630 6.4e-05 512 330 416 268800 13.337 6.62682 55.5945 206.492 282.24 282.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1580 3.2e-05 4096 210 2880 577920 156.95 121.167 5730.46 3612.55 9621.34 9621.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 920 3.2e-05 1024 150 608 514560 57.2692 26.8525 301.263 835.415 1220.99 1221.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 320 6.4e-05 4096 70 1856 125952 145.108 55.6031 1533.4 1673.05 3407.34 3407.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1610 0.000128 1024 70 352 152544 6.86518 62.6748 209.565 279.15 279.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 0.000512 2048 200 2656 15360 5.164 3.45376 120.532 104.416 233.665 233.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1630 6.4e-05 512 330 416 270336 13.5202 6.82579 92.77 208.265 321.568 321.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1580 3.2e-05 4096 210 2880 579456 156.261 120.969 9544.18 3605.36 13427 13427.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 920 3.2e-05 1024 150 608 522240 56.4644 26.8669 517.331 836.545 1437.4 1437.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 320 6.4e-05 4096 70 1856 122880 145.397 55.3768 973.878 1664.95 2839.77 2839.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1610 0.000128 1024 70 352 152448 6.86438 40.7101 209.513 257.129 257.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 0.000512 2048 200 2656 14592 5.15216 3.42016 74.9604 103.62 187.25 187.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1630 6.4e-05 512 330 416 264192 13.5851 6.61504 59.893 206.222 286.503 286.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1580 3.2e-05 4096 210 2880 579072 156.435 120.922 6221.4 3593.35 10092.3 10092.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 920 3.2e-05 1024 150 608 516096 56.614 26.7538 333.67 833.118 1250.35 1250.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 320 6.4e-05 4096 70 1856 119808 145.427 55.1533 827.266 1657.59 2685.61 2685.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1610 0.000128 1024 70 352 152352 6.8608 35.4345 209.557 251.896 251.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 0.000512 2048 200 2656 13824 5.14595 3.3793 61.5625 102.872 173.064 173.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1630 6.4e-05 512 330 416 258048 13.6667 6.57328 50.4767 204.269 275.177 275.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1580 3.2e-05 4096 210 2880 578304 156.735 121.069 5370.28 3611.72 9260.02 9260.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 920 3.2e-05 1024 150 608 516096 56.038 26.5628 288.611 828.477 1199.88 1200.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 320 6.4e-05 4096 70 1856 126400 145.789 55.7561 1518.37 1675.5 3395.59 3395.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1610 0.000128 1024 70 352 152500 6.85626 61.4887 209.687 278.075 278.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 0.000512 2048 200 2656 15200 5.21152 3.46899 117.697 104.556 231.035 231.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1630 6.4e-05 512 330 416 272000 13.4896 6.70822 92.466 208.517 321.367 321.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1580 3.2e-05 4096 210 2880 579200 157.518 121.348 9402.04 3616.71 13297.8 13298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 920 3.2e-05 1024 150 608 521600 56.8409 26.956 506.039 837.69 1427.72 1427.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 320 6.4e-05 4096 70 1856 124800 145.621 55.5478 1049.7 1666.28 2917.32 2917.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1610 0.000128 1024 70 352 152400 6.9032 42.711 209.567 259.225 259.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 0.000512 2048 200 2656 14400 5.18442 3.41805 77.8831 103.683 190.269 190.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1630 6.4e-05 512 330 416 268800 13.3568 6.63066 64.1427 206.303 290.623 290.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1580 3.2e-05 4096 210 2880 579200 157.262 121.288 6650.66 3617.06 10546.5 10546.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 920 3.2e-05 1024 150 608 518400 56.5516 26.796 352.256 832.962 1268.76 1268.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 320 6.4e-05 4096 70 1856 124800 146.067 55.7588 872.411 1676.57 2750.98 2751.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1610 0.000128 1024 70 352 152100 6.86432 35.6897 209.414 252.011 252.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 0.000512 2048 200 2656 14400 5.20864 3.43814 64.5836 104.019 177.35 177.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1630 6.4e-05 512 330 416 268800 13.3943 6.6392 53.2769 206.508 280.012 280.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1580 3.2e-05 4096 210 2880 578400 157.403 121.29 5473.27 3616.25 9368.43 9368.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 920 3.2e-05 1024 150 608 518400 57.3358 26.9618 293.853 837.959 1216.3 1216.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 320 6.4e-05 4096 70 1856 125440 145.293 55.6678 1465.72 1674.72 3341.57 3341.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1610 0.000128 1024 70 352 152544 6.86493 60.0476 209.831 276.788 276.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 0.000512 2048 200 2656 15232 5.14774 3.41571 114.019 103.867 226.553 226.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1630 6.4e-05 512 330 416 272384 13.5787 8.79821 89.785 209.502 321.855 322.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1580 3.2e-05 4096 210 2880 578816 156.788 121.133 9212.55 3601.58 13092.3 13092.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 920 3.2e-05 1024 150 608 523264 56.4366 26.8965 496.727 839.593 1419.85 1420.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 320 6.4e-05 4096 70 1856 125440 145.057 55.6032 1026.8 1675.11 2902.74 2902.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1610 0.000128 1024 70 352 152320 6.86461 41.7194 209.602 258.229 258.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 0.000512 2048 200 2656 15232 5.15462 3.44883 79.9796 104.265 192.949 193.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1630 6.4e-05 512 330 416 265216 13.6358 6.64346 61.5403 207.147 289.159 289.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1580 3.2e-05 4096 210 2880 578816 156.359 121.027 6451.33 3600.25 10329.2 10329.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 920 3.2e-05 1024 150 608 523264 56.4094 26.87 347.932 837.317 1268.73 1268.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 320 6.4e-05 4096 70 1856 123648 146.03 55.6646 832.304 1675.51 2709.67 2709.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1610 0.000128 1024 70 352 152208 6.86285 34.4945 209.574 250.976 251.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 0.000512 2048 200 2656 13440 5.11296 3.33472 59.6682 102.04 170.259 170.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1630 6.4e-05 512 330 416 268800 13.8247 6.72355 51.6445 209.644 282.025 282.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1580 3.2e-05 4096 210 2880 577920 156.622 121.04 5268.51 3615.4 9161.78 9161.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 920 3.2e-05 1024 150 608 516096 57.4932 26.9083 282.393 837.396 1204.38 1204.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 320 6.4e-05 4096 70 1856 124800 145.664 55.6299 1445.42 1668.8 3315.69 3315.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1610 0.000128 1024 70 352 152520 6.86694 58.0137 209.506 274.43 274.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 0.000512 2048 200 2656 15360 5.21005 3.47296 113.209 104.713 226.705 226.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1630 6.4e-05 512 330 416 272640 13.5119 6.71549 87.6445 208.735 316.798 316.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1580 3.2e-05 4096 210 2880 578880 157.056 121.217 9095.29 3613.2 12987 12987.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 920 3.2e-05 1024 150 608 518400 56.8372 26.8681 478.848 834.229 1396.97 1397.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 320 6.4e-05 4096 70 1856 122880 145.714 55.6082 1010.11 1669.93 2881.53 2881.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1610 0.000128 1024 70 352 152400 6.86726 42.0362 209.595 258.544 258.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 0.000512 2048 200 2656 14400 5.17091 3.4265 76.9573 103.787 189.44 189.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1630 6.4e-05 512 330 416 268800 13.3415 6.6271 62.7159 206.329 289.209 289.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1580 3.2e-05 4096 210 2880 577920 156.946 121.156 6404.69 3597.31 10280.3 10280.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 920 3.2e-05 1024 150 608 514560 57.2867 26.8405 341.975 835.203 1261.49 1261.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 320 6.4e-05 4096 70 1856 120960 147.056 55.6818 828.276 1671.66 2702.84 2702.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1610 0.000128 1024 70 352 152280 6.86544 34.8217 209.716 251.446 251.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 0.000512 2048 200 2656 12960 5.12387 3.31571 57.9038 101.592 168.039 168.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1630 6.4e-05 512 330 416 264960 13.9728 6.72173 51.5149 209.108 281.51 281.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1580 3.2e-05 4096 210 2880 577440 157.252 121.2 5377.23 3617.41 9273.3 9273.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 920 3.2e-05 1024 150 608 518400 56.8921 26.8842 287.685 835.394 1207.05 1207.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 320 6.4e-05 4096 70 1856 124928 145.252 55.5593 1440.52 1671.86 3313.37 3313.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1610 0.000128 1024 70 352 152448 6.86781 58.9804 209.649 275.543 275.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 0.000512 2048 200 2656 15360 5.20397 3.48339 114.24 104.935 227.961 228.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1630 6.4e-05 512 330 416 270336 13.6243 6.70893 87.9792 209.14 317.64 317.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1580 3.2e-05 4096 210 2880 579072 156.645 120.974 9025.53 3600.69 12904.1 12904.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 920 3.2e-05 1024 150 608 520192 56.5702 26.8232 486.113 835.841 1405.54 1405.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 320 6.4e-05 4096 70 1856 122880 145.911 55.5698 960.516 1671.42 2833.59 2833.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1610 0.000128 1024 70 352 152320 6.8633 40.055 209.506 256.47 256.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 0.000512 2048 200 2656 14336 5.10893 3.36266 72.5598 102.457 183.591 183.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1630 6.4e-05 512 330 416 270336 13.638 6.7079 59.8986 209.085 289.518 289.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1580 3.2e-05 4096 210 2880 578560 156.768 121.107 6114.06 3600.94 9993.09 9993.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 920 3.2e-05 1024 150 608 516096 57.0988 26.8286 327.811 835.513 1247.44 1247.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 320 6.4e-05 4096 70 1856 116736 146.024 54.9663 837.372 1649.71 2688.24 2688.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1610 0.000128 1024 70 352 152064 6.86694 35.9117 209.283 252.104 252.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 0.000512 2048 200 2656 13824 5.21437 3.45043 63.4961 104.549 176.813 176.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1630 6.4e-05 512 330 416 258048 13.9336 6.62106 51.6986 206.372 278.815 278.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1580 3.2e-05 4096 210 2880 577536 156.808 120.981 5609.47 3601.62 9489.1 9489.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 920 3.2e-05 1024 150 608 503808 56.9488 26.4453 289.646 824.639 1197.87 1198.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 320 6.4e-05 4096 70 1840 125952 145.22 55.6073 1862.5 1675.47 3738.96 3739.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1610 0.000128 1024 70 360 152576 6.8681 86.9294 209.631 303.474 303.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 0.000512 2048 200 2680 15616 5.18378 3.46854 89.7098 104.593 203.057 203.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1630 6.4e-05 512 330 400 274432 13.463 6.71898 66.8226 209.602 296.797 296.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1580 3.2e-05 4096 210 2880 579456 156.676 120.916 7942.58 3596.95 11817.4 11817.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 920 3.2e-05 1024 150 600 524288 56.5452 26.88 393.163 837.775 1314.57 1314.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 320 6.4e-05 4096 70 1840 125952 145.522 55.6075 1904.95 1677.02 3783.27 3783.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1610 0.000128 1024 70 360 152512 6.8649 86.7574 209.759 303.426 303.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 0.000512 2048 200 2680 15616 5.17946 3.46931 57.962 104.769 171.486 171.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1630 6.4e-05 512 330 400 272384 13.5188 6.7087 42.9666 209.109 272.488 272.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1580 3.2e-05 4096 210 2880 579328 156.957 120.98 5798.14 3599.93 9676.23 9676.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 920 3.2e-05 1024 150 600 524288 56.5141 26.8793 264.035 838.507 1186.13 1186.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 320 6.4e-05 4096 70 1840 126080 145.699 55.7376 2130.23 1676.89 4008.73 4008.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1610 0.000128 1024 70 360 152560 6.86285 97.3535 209.799 314.063 314.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 0.000512 2048 200 2680 15520 5.18928 3.47018 102.558 104.612 215.933 216.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1630 6.4e-05 512 330 400 273920 13.5475 6.73066 75.8907 209.773 306.132 306.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1580 3.2e-05 4096 210 2880 579520 157.196 121.242 8052.57 3600.42 11931.6 11931.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 920 3.2e-05 1024 150 600 523520 56.7154 26.95 427.742 838.457 1350.06 1350.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 320 6.4e-05 4096 70 1840 125440 145.551 55.6745 1976.24 1677.29 3854.93 3855.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1610 0.000128 1024 70 360 152480 6.86301 96.9769 209.757 313.641 313.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 0.000512 2048 200 2680 15360 5.15696 3.45088 64.6886 104.305 177.698 177.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1630 6.4e-05 512 330 400 273920 13.5198 6.72563 49.1358 209.828 279.385 279.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1580 3.2e-05 4096 210 2880 579200 156.698 121.04 5085.42 3616.4 8979.77 8979.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 920 3.2e-05 1024 150 600 522240 56.6802 26.9209 273.704 838.607 1196.1 1196.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 320 6.4e-05 4096 70 1840 124800 145.789 55.6396 1932.6 1668.83 3803.03 3803.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1610 0.000128 1024 70 360 152400 6.85514 94.6053 209.476 310.98 311.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 0.000512 2048 200 2680 15360 5.21469 3.47104 53.7099 104.724 167.22 167.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1630 6.4e-05 512 330 400 272640 13.5026 6.71744 40.6471 208.771 269.819 269.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1580 3.2e-05 4096 210 2880 578880 157.266 121.178 5712.16 3594.96 9585.78 9585.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 920 3.2e-05 1024 150 600 518400 56.8775 26.8754 244.327 834.333 1162.6 1162.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 320 6.4e-05 4096 70 1840 125184 145.411 55.6672 1168.77 1672.77 3042.78 3042.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1610 0.000128 1024 70 360 152544 6.86845 48.9636 209.598 265.474 265.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 0.000512 2048 200 2680 15552 5.1943 3.47459 94.1695 104.804 207.742 207.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1630 6.4e-05 512 330 400 273408 13.5021 6.72154 69.8501 209.256 299.521 299.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1580 3.2e-05 4096 210 2880 579264 156.766 121.097 7367.46 3596.12 11241.7 11241.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 920 3.2e-05 1024 150 600 522240 56.6569 26.9021 396.181 836.39 1316.33 1316.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 320 6.4e-05 4096 70 1840 124416 145.532 55.6041 1702.26 1674.6 3578.18 3578.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1610 0.000128 1024 70 360 152448 6.86899 87.1281 209.731 303.772 303.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 0.000512 2048 200 2680 15360 5.1753 3.46112 61.3588 104.516 174.611 174.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1630 6.4e-05 512 330 400 270336 13.506 6.68256 45.5828 208.459 274.416 274.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1580 3.2e-05 4096 210 2880 579072 156.383 120.988 4798.09 3600.69 8676.38 8676.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 920 3.2e-05 1024 150 600 522240 56.4957 26.8667 258.458 839.291 1181.31 1181.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 320 6.4e-05 4096 70 1840 124416 145.528 55.5793 1661.92 1669.19 3532.38 3532.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1610 0.000128 1024 70 360 152352 6.86694 86.6371 209.482 303.03 303.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 0.000512 2048 200 2680 14976 5.16298 3.44512 49.4219 104.034 162.164 162.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1630 6.4e-05 512 330 400 267264 13.5582 6.65738 37.6787 207.264 265.339 265.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1580 3.2e-05 4096 210 2880 578880 156.623 121.063 3949.89 3594.89 7822.69 7822.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 920 3.2e-05 1024 150 600 520704 56.4812 26.8377 214.115 834.587 1132.21 1132.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 320 6.4e-05 4096 70 1840 125440 145.702 55.7173 1669.93 1672.84 3544.35 3544.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1610 0.000128 1024 70 360 152544 6.86461 71.2523 209.621 287.78 287.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 0.000512 2048 200 2680 15680 5.20563 3.48128 135.066 104.825 248.675 248.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1630 6.4e-05 512 330 400 272384 13.6131 6.73357 98.866 209.26 328.663 328.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1580 3.2e-05 4096 210 2880 579264 157.003 121.19 10470.1 3595.53 14344 14344.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 920 3.2e-05 1024 150 600 523264 56.5545 26.921 576.233 836.425 1496.32 1496.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 320 6.4e-05 4096 70 1840 125440 145.297 55.6724 1050.01 1674.25 2925.4 2925.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1610 0.000128 1024 70 360 152432 6.86438 44.5259 209.682 261.117 261.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 0.000512 2048 200 2680 15232 5.13562 3.41402 82.7341 103.843 195.232 195.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1630 6.4e-05 512 330 400 272384 13.5805 6.72509 63.9207 209.443 293.855 294.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1580 3.2e-05 4096 210 2880 578816 156.762 121.141 6580.46 3616.69 10475.3 10475.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 920 3.2e-05 1024 150 600 523264 56.4697 26.9077 359.097 837.061 1279.73 1279.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 320 6.4e-05 4096 70 1840 123648 146.238 55.7352 847.793 1674.63 2724.57 2724.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1610 0.000128 1024 70 360 152376 6.8608 130.138 209.689 346.731 346.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 0.000512 2048 200 2680 14784 5.14506 3.40477 66.1866 103.397 178.232 178.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1630 6.4e-05 512 330 400 268800 13.8747 6.72973 51.7381 209.486 282.01 282.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1580 3.2e-05 4096 210 2880 578592 157.061 121.146 5365.12 3598.02 9241.57 9241.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 920 3.2e-05 1024 150 600 521472 56.7724 26.9294 292.926 837.164 1213.98 1214.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 320 6.4e-05 4096 70 1840 125952 145.162 55.6097 1553.81 1677.13 3431.88 3432.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1610 0.000128 1024 70 360 152512 6.85875 65.8027 209.774 282.48 282.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 0.000512 2048 200 2680 15616 5.18374 3.46726 125.104 104.774 238.629 238.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1630 6.4e-05 512 330 400 272384 13.4965 6.70499 92.9632 209.199 322.554 322.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1580 3.2e-05 4096 210 2880 579328 156.649 120.996 9727.19 3600.2 13605.3 13605.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 920 3.2e-05 1024 150 600 524288 56.4239 26.8796 534.841 838.56 1456.89 1457.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 320 6.4e-05 4096 70 1840 124928 145.229 55.5529 994.077 1670.72 2865.74 2865.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1610 0.000128 1024 70 360 152448 6.86608 42.0184 209.611 258.538 258.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 0.000512 2048 200 2680 15360 5.19555 3.48774 78.0728 104.862 191.715 191.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1630 6.4e-05 512 330 400 270336 13.625 6.70403 60.2222 209 289.738 289.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1580 3.2e-05 4096 210 2880 579072 156.648 120.985 6255.85 3600.34 10134 10134.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 920 3.2e-05 1024 150 600 520192 56.5866 26.8349 338.272 835.253 1257.14 1257.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 320 6.4e-05 4096 70 1840 122880 145.408 55.3856 790.993 1665.55 2657.51 2657.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1610 0.000128 1024 70 360 152256 6.86118 34.0403 209.448 250.393 250.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 0.000512 2048 200 2680 14592 5.15613 3.41811 60.6903 103.657 173.022 173.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1630 6.4e-05 512 330 400 264192 13.5683 6.61571 47.9978 206.292 274.668 274.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1580 3.2e-05 4096 210 2880 578304 156.767 121.042 5064.01 3618.1 8960.13 8960.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 920 3.2e-05 1024 150 600 516096 56.6152 26.7325 271.156 832.588 1187.29 1187.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 320 6.4e-05 4096 70 1840 125568 145.673 55.7232 1582.4 1676.39 3460.36 3460.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1610 0.000128 1024 70 360 152496 6.8649 66.9065 209.748 283.563 283.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 0.000512 2048 200 2680 15552 5.19715 3.46838 128.39 104.697 241.852 241.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1630 6.4e-05 512 330 400 271872 13.5554 6.71856 96.3344 208.934 325.734 325.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1580 3.2e-05 4096 210 2880 579168 157.193 121.241 9972.45 3616.91 13868 13868.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 920 3.2e-05 1024 150 600 523008 56.6975 26.9437 543.645 838.166 1465.64 1465.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 320 6.4e-05 4096 70 1840 124416 145.357 55.5663 1025.63 1670.78 2897.49 2897.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1610 0.000128 1024 70 360 152352 6.86666 43.5955 209.674 260.179 260.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 0.000512 2048 200 2680 14976 5.16835 3.44269 81.5355 104.128 194.376 194.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1630 6.4e-05 512 330 400 267264 13.55 6.66102 61.5331 207.461 289.395 289.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1580 3.2e-05 4096 210 2880 578880 156.596 121.099 6463.14 3599.64 10340.7 10340.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 920 3.2e-05 1024 150 600 520704 56.4307 26.8624 349.912 837.596 1270.99 1271.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 320 6.4e-05 4096 70 1840 124416 145.666 55.6525 906.603 1670.75 2778.83 2778.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1610 0.000128 1024 70 360 152280 6.86522 38.4131 209.612 254.934 254.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 0.000512 2048 200 2680 14688 5.1353 3.37302 70.528 102.746 181.881 181.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1630 6.4e-05 512 330 400 269568 13.7143 6.71798 54.5666 208.992 284.181 284.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1580 3.2e-05 4096 210 2880 578880 157.193 121.272 5719.79 3600.91 9599.38 9599.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 920 3.2e-05 1024 150 600 518400 56.8538 26.8716 307.489 835.121 1226.52 1226.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 320 6.4e-05 4096 70 1840 119808 145.428 55.1544 775.806 1657.82 2634.39 2634.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1610 0.000128 1024 70 360 152064 6.8808 34.0336 209.312 250.271 250.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 0.000512 2048 200 2680 13824 5.15184 3.3751 58.9916 102.887 170.506 170.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1630 6.4e-05 512 330 400 258048 13.6725 6.57622 47.0461 204.297 271.785 271.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1580 3.2e-05 4096 210 2880 578304 156.72 121.074 5103.83 3603.23 8985.07 8985.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 920 3.2e-05 1024 150 600 516096 56.0393 26.5564 274.628 828.604 1186.02 1186.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 320 6.4e-05 4096 70 1840 125440 145.458 55.6993 1492.31 1677.08 3370.72 3370.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1610 0.000128 1024 70 360 152480 6.86285 62.6048 209.856 279.368 279.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 0.000512 2048 200 2680 15360 5.15558 3.44474 119.58 104.286 232.572 232.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1630 6.4e-05 512 330 400 273920 13.5156 6.72566 90.5224 209.796 320.752 320.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1580 3.2e-05 4096 210 2880 579200 156.672 121.078 9366.54 3616.29 13260.8 13261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 920 3.2e-05 1024 150 600 522240 56.6776 26.9247 505.873 838.518 1428.19 1428.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 320 6.4e-05 4096 70 1840 125440 145.187 55.5936 1014.57 1676.15 2891.68 2891.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1610 0.000128 1024 70 360 152320 6.85955 42.5718 209.453 258.927 258.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 0.000512 2048 200 2680 14720 5.14083 3.41194 77.6939 103.563 189.906 189.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1630 6.4e-05 512 330 400 271360 13.6783 6.71738 61.75 209.678 292.015 292.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1580 3.2e-05 4096 210 2880 579200 156.254 120.942 6425.28 3596.89 10299.6 10299.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 920 3.2e-05 1024 150 600 522240 56.5791 26.88 346.23 837.921 1267.79 1267.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 320 6.4e-05 4096 70 1840 122880 145.755 55.6134 831.704 1669.94 2703.18 2703.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1610 0.000128 1024 70 360 152160 6.86829 35.6721 209.377 251.96 252.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 0.000512 2048 200 2680 14400 5.16877 3.42016 64.6457 103.789 177.126 177.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1630 6.4e-05 512 330 400 268800 13.34 6.63664 51.5881 206.33 278.085 278.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1580 3.2e-05 4096 210 2880 577920 157.006 121.158 5361.87 3615.81 9256.07 9256.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 920 3.2e-05 1024 150 600 514560 57.2816 26.8464 287.042 834.736 1206.1 1206.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 320 6.4e-05 4096 70 1840 117760 145.581 54.9658 802.486 1650.96 2654.16 2654.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1610 0.000128 1024 70 360 152000 6.8705 34.8979 209.395 251.206 251.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 0.000512 2048 200 2680 14080 5.20291 3.44467 62.2559 104.065 175.068 175.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1630 6.4e-05 512 330 400 266240 13.4698 7.27827 49.2626 206.502 276.7 276.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1580 3.2e-05 4096 210 2880 578560 156.945 121.113 5391.13 3604.34 9273.75 9273.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 920 3.2e-05 1024 150 600 522240 56.6842 26.8938 285.684 838.757 1208.21 1208.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 320 6.4e-05 4096 70 1840 124416 145.377 55.6032 1400.58 1674.45 3276.18 3276.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1610 0.000128 1024 70 360 152448 6.864 58.6752 209.713 275.296 275.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 0.000512 2048 200 2680 15360 5.16755 3.4561 112.212 104.5 225.435 225.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1630 6.4e-05 512 330 400 270336 13.5088 6.68013 83.9263 208.433 312.734 312.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1580 3.2e-05 4096 210 2880 579072 156.272 121.024 8923.78 3602.27 12803.6 12803.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 920 3.2e-05 1024 150 600 522240 56.5036 27.0131 472.711 839.73 1396.15 1396.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 320 6.4e-05 4096 70 1840 122880 145.34 55.371 982.775 1665.41 2849.06 2849.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1610 0.000128 1024 70 360 152256 6.85994 42.1639 209.41 258.475 258.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 0.000512 2048 200 2680 14592 5.15286 3.41402 76.0709 103.647 188.386 188.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1630 6.4e-05 512 330 400 264192 13.5914 6.61661 59.0341 206.267 285.7 285.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1580 3.2e-05 4096 210 2880 578304 156.742 121.083 6298.25 3598.32 10174.6 10174.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 920 3.2e-05 1024 150 600 516096 56.6224 26.7308 337.054 832.494 1253.09 1253.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 320 6.4e-05 4096 70 1840 119808 145.407 55.1895 789.762 1657.87 2648.4 2648.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1610 0.000128 1024 70 360 152064 6.86694 34.6296 209.319 250.859 250.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 0.000512 2048 200 2680 13824 5.1487 3.38387 59.8829 102.892 171.409 171.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1630 6.4e-05 512 330 400 258048 13.667 6.57667 47.7062 204.305 272.45 272.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1580 3.2e-05 4096 210 2880 578304 156.777 121.09 5193.11 3600.14 9071.35 9071.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 920 3.2e-05 1024 150 600 516096 56.0507 26.5585 278.852 828.63 1190.29 1190.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 320 6.4e-05 4096 70 1840 116736 145.974 54.9954 723.512 1650.09 2574.75 2574.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1610 0.000128 1024 70 360 152064 6.86694 32.7987 209.443 249.154 249.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 0.000512 2048 200 2680 13824 5.21715 3.4495 56.8414 104.172 169.782 169.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1630 6.4e-05 512 330 400 258048 13.9631 6.62637 45.0468 206.42 272.252 272.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1580 3.2e-05 4096 210 2880 577536 156.814 120.987 4843.91 3596.72 8718.66 8718.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 920 3.2e-05 1024 150 600 503808 56.9704 26.4438 254.628 824.596 1162.83 1163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 320 6.4e-05 4096 70 1840 124800 145.882 55.7634 1447.27 1673.74 3322.83 3322.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1610 0.000128 1024 70 360 152500 6.86048 61.2084 209.571 277.683 277.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 0.000512 2048 200 2680 15200 5.20659 3.46726 115.048 104.449 228.273 228.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1630 6.4e-05 512 330 400 272000 13.5043 6.70534 88.0278 208.608 317.037 317.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1580 3.2e-05 4096 210 2880 579200 157.565 121.361 9176.91 3598.13 13054.2 13054.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 920 3.2e-05 1024 150 600 521600 56.851 27.119 497.219 836.813 1418.2 1418.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 320 6.4e-05 4096 70 1840 121600 146.225 55.5397 963.775 1667.44 2833.15 2833.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1610 0.000128 1024 70 360 152400 6.85962 41.7357 209.787 258.424 258.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 0.000512 2048 200 2680 14400 5.18483 3.41987 74.905 103.751 187.362 187.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1630 6.4e-05 512 330 400 268800 13.366 6.63075 59.5309 206.442 286.158 286.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1580 3.2e-05 4096 210 2880 579200 157.188 121.307 6234.46 3607.12 10120.3 10120.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 920 3.2e-05 1024 150 600 518400 56.5637 26.8022 336.077 833.581 1253.22 1253.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 320 6.4e-05 4096 70 1840 124800 146.085 55.7606 877.493 1676.57 2756.08 2756.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1610 0.000128 1024 70 360 152100 6.96227 36.1535 209.521 252.681 252.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 0.000512 2048 200 2680 14400 5.20797 3.43654 64.8568 104.021 177.625 177.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1630 6.4e-05 512 330 400 268800 13.3927 6.63962 51.85 206.51 278.588 278.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1580 3.2e-05 4096 210 2880 578400 157.417 121.309 5581.42 3597.8 9458.17 9458.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 920 3.2e-05 1024 150 600 518400 57.3087 26.9641 292.19 837.963 1214.61 1214.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 320 6.4e-05 4096 70 1840 115200 146.45 55.054 729.251 1649.94 2580.87 2581.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1610 0.000128 1024 70 360 152000 6.86061 33.5409 209.344 249.791 249.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 0.000512 2048 200 2680 14400 5.1967 3.44666 60.4607 104.204 173.41 173.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1630 6.4e-05 512 330 400 268800 13.3534 6.63251 47.9077 206.403 274.49 274.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1580 3.2e-05 4096 210 2880 577600 157.155 121.283 4959.9 3600.35 8838.91 8839.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 920 3.2e-05 1024 150 600 512000 56.0874 26.4776 266.273 824.599 1173.64 1173.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 320 6.4e-05 4096 70 1872 128512 144.879 55.6094 2194.19 1676.86 4071.71 4071.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1610 0.000128 1024 70 384 152320 6.87162 100.769 209.784 317.467 317.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 0.000512 2048 200 2688 15232 5.1839 3.4657 95.6071 104.68 209.038 209.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1630 6.4e-05 512 330 432 269312 13.8062 6.72141 74.0486 210.377 305.138 305.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1580 3.2e-05 4096 210 2880 579712 156.364 120.873 8710.01 3599.03 12586.5 12586.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 920 3.2e-05 1024 150 624 523264 56.5721 26.8807 439.168 838.455 1361.27 1361.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 320 6.4e-05 4096 70 1872 128000 145.092 55.5995 2245.13 1675.59 4121.59 4121.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1610 0.000128 1024 70 384 152256 6.86899 102.126 210.119 319.157 319.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 0.000512 2048 200 2688 15104 5.19229 3.46579 61.5212 104.683 174.968 175.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1630 6.4e-05 512 330 432 268288 13.7825 6.71334 47.975 209.002 277.659 277.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1580 3.2e-05 4096 210 2880 579584 156.852 120.93 6349.09 3597.34 10224.4 10224.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 920 3.2e-05 1024 150 624 522240 56.6803 26.964 292.954 837.79 1214.58 1214.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 320 6.4e-05 4096 70 1872 127488 145.007 55.6074 2245.71 1674.65 4121.14 4121.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1610 0.000128 1024 70 384 152256 6.87898 101.618 222.959 331.501 331.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 0.000512 2048 200 2688 14976 5.18461 3.45798 50.5009 104.529 163.772 163.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1630 6.4e-05 512 330 432 267264 13.7492 6.68074 39.4994 210.638 270.77 270.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1580 3.2e-05 4096 210 2880 579456 156.431 120.917 6119.58 3598.63 9995.78 9995.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 920 3.2e-05 1024 150 624 522240 56.5219 26.8625 261.376 837.266 1182.21 1182.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 320 6.4e-05 4096 70 1872 128000 145.486 55.7419 1929.32 1675.36 3806.08 3806.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1610 0.000128 1024 70 384 152320 6.8729 93.2106 209.578 309.704 309.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 0.000512 2048 200 2688 15200 5.20515 3.4727 92.0423 104.504 205.325 205.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1630 6.4e-05 512 330 432 268800 13.8805 6.72854 71.2736 209.557 301.622 301.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1580 3.2e-05 4096 210 2880 579840 157.233 121.186 7355.51 3593.89 11228 11228.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 920 3.2e-05 1024 150 624 523520 56.7609 26.9568 408.925 837.596 1330.42 1330.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 320 6.4e-05 4096 70 1872 128000 145.234 55.6853 1793.45 1675.72 3670.25 3670.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1610 0.000128 1024 70 384 152240 6.87587 92.8625 209.565 309.347 309.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 0.000512 2048 200 2688 15040 5.1695 3.44662 60.668 104.208 173.59 173.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1630 6.4e-05 512 330 432 268800 13.8518 6.72099 47.278 209.622 277.655 277.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1580 3.2e-05 4096 210 2880 579520 156.567 120.999 4792.89 3611.88 8682.54 8682.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 920 3.2e-05 1024 150 624 522240 56.7037 26.9158 266.173 837.832 1187.81 1187.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 320 6.4e-05 4096 70 1872 126720 145.494 55.6328 1751.82 1670.51 3623.64 3623.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1610 0.000128 1024 70 384 152160 6.87309 88.3161 209.691 304.924 304.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 0.000512 2048 200 2688 14880 5.22554 3.47373 49.0821 104.831 162.711 162.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1630 6.4e-05 512 330 432 264960 13.9453 6.7176 38.9483 208.964 268.758 268.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1580 3.2e-05 4096 210 2880 579360 156.907 121.114 3923.37 3595.88 7797.48 7797.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 920 3.2e-05 1024 150 624 518400 56.8426 26.8779 218.269 837.058 1139.24 1139.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 320 6.4e-05 4096 70 1872 127488 145.136 55.665 1665.9 1672.35 3539.23 3539.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1610 0.000128 1024 70 384 152304 6.87514 73.7087 209.558 290.186 290.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 0.000512 2048 200 2688 15168 5.20176 3.47146 128.287 104.774 241.84 241.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1630 6.4e-05 512 330 432 268800 13.829 6.72461 98.5746 209.86 329.179 329.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1580 3.2e-05 4096 210 2880 579648 156.571 121.05 10163.8 3596.34 14037.9 14038.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 920 3.2e-05 1024 150 624 522240 56.5665 26.9 574.991 836.184 1494.84 1494.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 320 6.4e-05 4096 70 1872 127488 144.881 55.6032 1048.87 1674.62 2924.15 2924.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1610 0.000128 1024 70 384 152256 6.87514 45.8442 209.803 262.566 262.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 0.000512 2048 200 2688 14976 5.17648 3.45584 80.1186 104.516 193.364 193.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1630 6.4e-05 512 330 432 267264 13.7296 6.68243 63.5304 208.46 292.587 292.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1580 3.2e-05 4096 210 2880 579456 156.286 120.933 6396.6 3599.65 10273.7 10273.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 920 3.2e-05 1024 150 624 522240 56.5005 26.8652 358.437 839.289 1281.28 1281.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 320 6.4e-05 4096 70 1872 126720 144.853 55.569 2505.72 1669.32 4375.64 4375.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1610 0.000128 1024 70 384 152208 6.87408 134.116 209.695 350.729 350.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 0.000512 2048 200 2688 14400 5.18995 3.43725 62.7324 104.032 175.493 175.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1630 6.4e-05 512 330 432 262656 13.8637 6.6601 51.3845 207.262 279.358 279.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1580 3.2e-05 4096 210 2880 578880 156.653 121.058 5163.1 3594.84 9035.87 9036.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 920 3.2e-05 1024 150 624 520704 56.4519 26.9602 289.76 834.638 1207.99 1208.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 320 6.4e-05 4096 70 1872 125952 144.605 55.3845 2470.87 1666.7 4337.74 4337.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1610 0.000128 1024 70 384 152064 6.93043 133.835 209.66 350.469 350.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 0.000512 2048 200 2688 14592 5.16333 3.42016 54.0152 103.73 166.433 166.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1630 6.4e-05 512 330 432 264192 13.5722 6.61709 43.7579 206.538 270.673 270.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1580 3.2e-05 4096 210 2880 579072 156.452 120.926 4366.95 3598.88 8243.42 8243.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 920 3.2e-05 1024 150 624 516096 56.6131 26.7309 244.561 833.233 1161.34 1161.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 320 6.4e-05 4096 70 1872 127232 145.541 55.7259 1538.47 1672.61 3412.52 3412.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1610 0.000128 1024 70 384 152264 6.8649 68.2548 209.541 284.701 284.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 0.000512 2048 200 2688 15232 5.21955 3.4816 118.585 104.816 232.203 232.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1630 6.4e-05 512 330 432 268800 13.8521 6.72835 92.0597 209.235 322.059 322.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1580 3.2e-05 4096 210 2880 579488 156.912 121.151 9383.96 3594.55 13256.8 13257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 920 3.2e-05 1024 150 624 521472 56.8052 26.9279 533.246 836.31 1453.48 1453.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 320 6.4e-05 4096 70 1872 127232 145.087 55.6749 982.839 1673.11 2856.89 2857.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1610 0.000128 1024 70 384 152208 6.87104 43.4158 209.564 259.894 259.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 0.000512 2048 200 2688 14784 5.15453 3.41606 73.5607 103.774 186.006 186.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1630 6.4e-05 512 330 432 268800 13.8214 6.71926 60.6316 209.301 290.666 290.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1580 3.2e-05 4096 210 2880 579264 156.677 121.075 5949.81 3594.47 9822.27 9822.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 920 3.2e-05 1024 150 624 519680 56.8761 26.9005 336.106 837.762 1257.84 1258.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 320 6.4e-05 4096 70 1872 126336 145.698 55.7345 803.744 1674.81 2680.15 2680.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1610 0.000128 1024 70 384 152040 6.86941 35.6216 209.582 252.115 252.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 0.000512 2048 200 2688 14112 5.18144 3.40781 57.4719 103.407 169.572 169.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1630 6.4e-05 512 330 432 268800 13.8592 6.72922 49.4297 209.506 279.713 279.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1580 3.2e-05 4096 210 2880 578592 157.047 121.147 4890.89 3598.42 8767.72 8767.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 920 3.2e-05 1024 150 624 521472 56.836 26.9202 276.406 840.007 1200.36 1200.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 320 6.4e-05 4096 70 1872 125440 145.16 55.6039 2205.03 1675.11 4081.09 4081.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1610 0.000128 1024 70 384 152096 6.87088 120.955 209.738 337.608 337.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 0.000512 2048 200 2688 14336 5.19901 3.44246 52.687 104.166 165.594 165.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1630 6.4e-05 512 330 432 265216 13.6324 6.63744 44.25 207.144 271.845 271.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1580 3.2e-05 4096 210 2880 578816 156.369 120.986 4424.79 3605.84 8308.2 8308.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 920 3.2e-05 1024 150 624 516096 57.3539 26.8588 247.687 837.334 1169.42 1169.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 320 6.4e-05 4096 70 1872 128000 144.913 55.6129 1501.94 1677.02 3379.66 3379.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1610 0.000128 1024 70 384 152256 6.87018 65.6534 209.744 282.309 282.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 0.000512 2048 200 2688 15104 5.20288 3.47251 113.256 104.762 226.793 226.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1630 6.4e-05 512 330 432 268288 13.7965 6.71005 90.7541 209.101 320.558 320.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1580 3.2e-05 4096 210 2880 579584 156.625 120.972 9130.5 3600.97 13009.3 13009.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 920 3.2e-05 1024 150 624 522240 56.6475 26.8844 514.421 838.504 1436.66 1436.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 320 6.4e-05 4096 70 1872 126976 145.002 55.5592 972.786 1670.79 2844.31 2844.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1610 0.000128 1024 70 384 152192 6.87248 42.5741 209.595 259.087 259.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 0.000512 2048 200 2688 14848 5.2224 3.4825 72.2019 104.857 185.868 185.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1630 6.4e-05 512 330 432 266240 13.8644 6.71069 57.8979 208.997 287.667 287.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1580 3.2e-05 4096 210 2880 579072 156.658 120.985 5924.91 3596.74 9799.51 9799.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 920 3.2e-05 1024 150 624 520192 56.5783 26.8276 330.049 835.264 1248.92 1249.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 320 6.4e-05 4096 70 1872 125952 144.54 55.3709 811.38 1665.29 2676.75 2676.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1610 0.000128 1024 70 384 152064 6.88742 36.0203 209.471 252.421 252.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 0.000512 2048 200 2688 14592 5.15962 3.41539 59.2788 103.64 171.595 171.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1630 6.4e-05 512 330 432 264192 13.576 6.61718 48.8177 206.256 275.453 275.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1580 3.2e-05 4096 210 2880 579072 156.498 120.905 4969.29 3594.11 8841.03 8841.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 920 3.2e-05 1024 150 624 516096 56.6296 26.747 276.702 832.465 1192.74 1192.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 320 6.4e-05 4096 70 1872 126976 145.005 55.5827 722.743 1671.22 2594.72 2594.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1610 0.000128 1024 70 384 152064 6.87341 31.5965 209.56 248.075 248.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 0.000512 2048 200 2688 13312 5.15229 3.36486 48.2456 102.442 159.306 159.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1630 6.4e-05 512 330 432 262144 14.0906 6.70499 42.4798 209.048 272.51 272.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1580 3.2e-05 4096 210 2880 578560 156.732 121.092 4379.72 3600.3 8258.06 8258.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 920 3.2e-05 1024 150 624 516096 57.1119 26.8243 243.658 835.313 1163.1 1163.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 320 6.4e-05 4096 70 1872 127872 145.19 55.722 1473.54 1674.98 3349.6 3349.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1610 0.000128 1024 70 384 152280 6.87546 63.106 209.604 279.63 279.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 0.000512 2048 200 2688 14976 5.2127 3.47034 111.458 104.608 224.85 224.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1630 6.4e-05 512 330 432 267264 13.8674 6.71539 88.0415 208.759 317.572 317.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1580 3.2e-05 4096 210 2880 579456 157.103 121.221 9039.73 3594.03 12912.3 12912.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 920 3.2e-05 1024 150 624 523008 56.7118 27.0234 497.865 837.452 1419.24 1419.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 320 6.4e-05 4096 70 1872 126720 144.916 55.5766 1014.86 1668.77 2884.29 2884.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1610 0.000128 1024 70 384 152208 6.87792 44.2823 209.562 260.767 260.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 0.000512 2048 200 2688 14400 5.19098 3.44496 74.9242 104.009 187.668 187.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1630 6.4e-05 512 330 432 262656 13.8708 6.6647 60.3244 207.213 288.261 288.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1580 3.2e-05 4096 210 2880 578880 156.619 121.064 6218.57 3593.85 10090.3 10090.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 920 3.2e-05 1024 150 624 520704 56.4615 26.8411 345.634 834.273 1263.4 1263.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 320 6.4e-05 4096 70 1872 124416 145.722 55.6664 844.05 1669.53 2715.14 2715.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1610 0.000128 1024 70 384 152064 6.87104 37.4637 209.509 253.886 253.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 0.000512 2048 200 2688 13824 5.16106 3.37792 61.3831 102.677 172.701 172.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1630 6.4e-05 512 330 432 262656 14.0902 6.71949 51.3214 208.883 281.206 281.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1580 3.2e-05 4096 210 2880 578880 157.226 121.267 5266.03 3604.57 9149.3 9149.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 920 3.2e-05 1024 150 624 518400 56.8651 26.8687 293.159 834.562 1211.64 1211.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 320 6.4e-05 4096 70 1872 124416 143.984 55.1685 849.082 1657.65 2706.07 2706.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1610 0.000128 1024 70 384 152064 6.87821 37.8327 209.621 254.376 254.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 0.000512 2048 200 2688 13824 5.1495 3.38534 62.2811 102.875 173.793 173.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1630 6.4e-05 512 330 432 258048 13.6654 6.57334 50.4568 204.273 275.161 275.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1580 3.2e-05 4096 210 2880 578304 156.7 121.086 5271 3605.58 9154.58 9154.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 920 3.2e-05 1024 150 624 516096 56.0559 26.5652 292.33 828.515 1203.65 1203.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 320 6.4e-05 4096 70 1872 128000 145.011 55.7057 1466.84 1677.27 3345 3345.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1610 0.000128 1024 70 384 152240 6.86928 62.6729 209.761 279.348 279.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 0.000512 2048 200 2688 15040 5.17053 3.4471 112.171 104.302 225.189 225.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1630 6.4e-05 512 330 432 268800 13.8415 6.72483 87.6195 209.815 318.187 318.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1580 3.2e-05 4096 210 2880 579520 156.53 121.028 8961.59 3597.62 12837 12837.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 920 3.2e-05 1024 150 624 522240 56.6892 26.9189 487.654 838.66 1410.12 1410.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 320 6.4e-05 4096 70 1872 128000 144.759 55.5937 1043.66 1676.07 2920.25 2920.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1610 0.000128 1024 70 384 152160 6.88035 44.8205 209.553 261.296 261.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 0.000512 2048 200 2688 14720 5.14563 3.41238 78.3315 103.553 190.542 190.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1630 6.4e-05 512 330 432 266240 13.9517 6.71744 62.2556 209.674 292.787 292.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1580 3.2e-05 4096 210 2880 579200 156.237 120.93 6357.4 3595.77 10230.6 10230.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 920 3.2e-05 1024 150 624 522240 56.5865 27.2286 354.82 837.885 1276.71 1276.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 320 6.4e-05 4096 70 1872 126720 144.935 55.6149 855.081 1669.66 2725.46 2725.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1610 0.000128 1024 70 384 151920 6.87194 37.2085 209.347 253.47 253.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 0.000512 2048 200 2688 14400 5.17203 3.41642 64.2917 103.767 176.75 176.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1630 6.4e-05 512 330 432 261120 13.8216 6.62928 50.31 206.7 277.652 277.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1580 3.2e-05 4096 210 2880 578880 156.492 120.977 5241.96 3597.26 9116.9 9117.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 920 3.2e-05 1024 150 624 514560 57.3025 26.8479 288.906 834.576 1207.82 1207.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 320 6.4e-05 4096 70 1872 122880 143.663 54.9827 775.572 1651.06 2625.45 2625.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1610 0.000128 1024 70 384 152000 6.87539 34.7546 209.764 251.436 251.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 0.000512 2048 200 2688 14080 5.20003 3.44678 59.0921 104.085 171.923 172.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1630 6.4e-05 512 330 432 256000 14.0559 6.62323 46.4762 206.557 273.894 274.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1580 3.2e-05 4096 210 2880 578560 156.936 121.129 4855.45 3610.64 8744.36 8744.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 920 3.2e-05 1024 150 624 522240 56.6733 26.8871 273.163 838.946 1195.85 1196.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 320 6.4e-05 4096 70 1850 125952 145.118 55.6141 2138.68 1676.87 4016.45 4016.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1610 0.000128 1024 70 350 152672 6.87341 95.1419 209.795 311.852 311.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 0.000512 2048 200 2700 15360 5.17939 3.46611 101.291 104.678 214.719 214.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1630 6.4e-05 512 330 400 271360 13.6684 6.71539 74.1231 209.761 304.457 304.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1580 3.2e-05 4096 210 2900 579072 156.488 120.976 9041.4 3602.44 12921.5 12921.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 920 3.2e-05 1024 150 600 522240 56.662 26.8763 442.111 838.541 1364.38 1364.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 320 6.4e-05 4096 70 1850 125952 145.364 55.6104 2186.15 1675.29 4062.6 4062.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1610 0.000128 1024 70 350 152640 6.87907 93.4643 209.579 309.965 310.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 0.000512 2048 200 2700 15360 5.19056 3.46883 64.5956 104.66 178.017 178.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1630 6.4e-05 512 330 400 270336 13.619 6.70621 47.9175 208.885 277.307 277.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1580 3.2e-05 4096 210 2900 579072 156.944 121.045 6529.46 3597.75 10405.4 10405.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 920 3.2e-05 1024 150 600 522240 56.6702 26.8861 293.728 837.626 1215.1 1215.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 320 6.4e-05 4096 70 1850 124416 145.58 55.5991 2127.47 1673.05 4001.87 4002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1610 0.000128 1024 70 350 152544 6.87274 95.9489 209.538 312.403 312.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 550 0.000512 2048 200 2700 14976 5.18566 3.45907 52.2404 104.414 165.397 165.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1630 6.4e-05 512 330 400 267264 13.7445 6.68467 39.217 208.259 268.088 268.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1580 3.2e-05 4096 210 2900 578688 156.705 121.024 6208.53 3600.99 10087.5 10087.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 920 3.2e-05 1024 150 600 519168 56.8536 26.8819 254.561 838.83 1177.31 1177.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 320 6.4e-05 4096 70 1850 126080 145.765 55.7201 1861.54 1675.06 3738.25 3738.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1610 0.000128 1024 70 350 152640 6.86694 82.0106 209.529 298.452 298.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 0.000512 2048 200 2700 15360 5.20093 3.46752 94.0017 104.499 207.272 207.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1630 6.4e-05 512 330 400 271360 13.7275 6.73354 69.3579 209.55 299.547 299.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1580 3.2e-05 4096 210 2900 579200 157.313 121.246 7427.17 3599.04 11305 11305.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 920 3.2e-05 1024 150 600 522240 56.8505 26.9433 401.1 837.545 1322.63 1322.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 320 6.4e-05 4096 70 1850 125440 145.615 55.6887 1727.45 1675.88 3604.81 3604.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1610 0.000128 1024 70 350 152560 6.86947 83.8676 209.554 300.337 300.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 0.000512 2048 200 2700 15040 5.17181 3.44883 59.9297 104.219 172.872 172.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1630 6.4e-05 512 330 400 271360 13.6957 6.72554 45.1037 209.641 275.349 275.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1580 3.2e-05 4096 210 2900 578880 156.732 121.11 4765.62 3597.08 8640.75 8640.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 920 3.2e-05 1024 150 600 522240 56.71 26.9209 257.947 839.836 1181.6 1181.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 320 6.4e-05 4096 70 1850 124800 145.975 55.6419 1693.01 1670.68 3565.48 3565.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1610 0.000128 1024 70 350 152520 6.87098 83.6106 209.795 300.32 300.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 0.000512 2048 200 2700 15360 5.21402 3.47366 50.8795 104.841 164.507 164.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1630 6.4e-05 512 330 400 268800 13.7788 6.71949 37.7458 208.993 267.42 267.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1580 3.2e-05 4096 210 2900 578400 157.153 121.268 3967.52 3601.56 7847.71 7847.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 920 3.2e-05 1024 150 600 518400 56.8539 26.8711 214.743 835.271 1133.92 1134.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 320 6.4e-05 4096 70 1850 125440 145.498 55.593 1835.21 1676.33 3712.81 3712.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1610 0.000128 1024 70 350 152480 6.87053 83.3289 209.66 299.904 299.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 0.000512 2048 200 2700 14720 5.13901 3.4137 42.6778 103.57 154.898 154.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1630 6.4e-05 512 330 400 271360 13.6754 6.71539 32.7356 210.319 263.635 263.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1580 3.2e-05 4096 210 2900 578560 156.684 120.992 4808.35 3602.55 8688.78 8688.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 920 3.2e-05 1024 150 600 522240 56.6214 26.882 203.501 838.01 1125.2 1125.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 320 6.4e-05 4096 70 1850 125184 145.33 55.6854 1590.95 1673.03 3465.17 3465.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1610 0.000128 1024 70 350 152640 6.87286 66.0791 209.635 282.63 282.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 0.000512 2048 200 2700 15360 5.19517 3.47453 128.274 104.819 241.861 241.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1630 6.4e-05 512 330 400 270336 13.7041 6.72288 92.8444 209.284 322.741 322.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1580 3.2e-05 4096 210 2900 578880 156.694 121.137 10058.9 3599.44 13936.4 13936.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 920 3.2e-05 1024 150 600 520704 56.7442 26.8959 550.718 836.519 1471.07 1471.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 320 6.4e-05 4096 70 1850 124416 145.363 55.6052 987.196 1673.25 2861.58 2861.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1610 0.000128 1024 70 350 152544 6.86771 40.8008 209.557 257.27 257.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 0.000512 2048 200 2700 14976 5.17869 3.45846 78.0407 104.428 191.204 191.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1630 6.4e-05 512 330 400 267264 13.7365 6.68058 58.9759 208.29 287.877 288.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1580 3.2e-05 4096 210 2900 578688 156.589 121.048 6243.64 3600.47 10122 10122.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 920 3.2e-05 1024 150 600 519168 56.8372 26.8581 338.737 839.636 1262.26 1262.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 320 6.4e-05 4096 70 1850 124416 145.356 55.5842 2376.73 1670.75 4248.59 4248.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1610 0.000128 1024 70 350 152496 6.87405 119.928 209.727 336.573 336.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 0.000512 2048 200 2700 14976 5.16656 3.4415 63.8762 104.125 176.708 176.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1630 6.4e-05 512 330 400 267264 13.5506 6.65968 48.3821 207.459 276.236 276.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1580 3.2e-05 4096 210 2900 578304 156.834 121.165 5110.13 3601.21 8989.55 8989.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 920 3.2e-05 1024 150 600 516096 57.0527 26.8411 276.323 835.257 1195.66 1195.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 320 6.4e-05 4096 70 1850 122880 145.457 55.3828 2305.46 1664.98 4171.45 4171.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1610 0.000128 1024 70 350 152448 6.87088 120.128 209.588 336.632 336.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 0.000512 2048 200 2700 14592 5.15674 3.4217 54.0292 103.612 166.314 166.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1630 6.4e-05 512 330 400 264192 13.5848 6.62077 41.3397 206.205 267.93 268.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1580 3.2e-05 4096 210 2900 578304 156.781 121.062 4354.97 3603.31 8236.34 8236.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 920 3.2e-05 1024 150 600 516096 56.585 26.736 235.227 832.465 1151.2 1151.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 320 6.4e-05 4096 70 1850 125440 145.677 55.7182 1464.9 1674.41 3340.87 3340.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1610 0.000128 1024 70 350 152600 6.87213 61.1827 209.759 277.856 277.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 0.000512 2048 200 2700 15456 5.20541 3.47712 118.034 104.922 231.742 231.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1630 6.4e-05 512 330 400 270592 13.7115 6.73386 85.9734 209.461 316.074 316.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1580 3.2e-05 4096 210 2900 578816 157.027 121.24 9244.68 3603.44 13126.6 13126.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 920 3.2e-05 1024 150 600 521472 56.7895 26.9265 510.338 837.203 1431.45 1431.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 320 6.4e-05 4096 70 1850 125440 145.284 55.6674 940.149 1674.47 2815.75 2815.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1610 0.000128 1024 70 350 152544 6.9304 38.904 209.725 255.603 255.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 0.000512 2048 200 2700 14784 5.15773 3.42262 72.1944 103.856 184.732 184.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1630 6.4e-05 512 330 400 268800 13.8258 6.72253 56.7897 209.47 287 287.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1580 3.2e-05 4096 210 2900 578368 157.042 121.195 5872.39 3601.36 9752.21 9752.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 920 3.2e-05 1024 150 600 519680 56.8901 26.8971 322.464 837.23 1243.67 1243.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 320 6.4e-05 4096 70 1850 123648 146.255 55.7504 761.306 1673.86 2637.34 2637.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1610 0.000128 1024 70 350 152376 6.86602 31.9852 209.428 248.322 248.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 0.000512 2048 200 2700 14784 5.14614 3.40742 58.9005 103.334 170.889 170.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1630 6.4e-05 512 330 400 268800 13.8739 6.73034 46.1228 209.362 276.278 276.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1580 3.2e-05 4096 210 2900 577920 157.456 121.325 4815.51 3599.61 8694.12 8694.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 920 3.2e-05 1024 150 600 521472 56.7993 26.9273 264.581 840.341 1188.84 1189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 320 6.4e-05 4096 70 1850 125440 145.188 55.617 2109.89 1674.83 3985.69 3985.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1610 0.000128 1024 70 350 152320 6.87104 108.311 209.643 324.868 324.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 0.000512 2048 200 2700 14336 5.19331 3.4433 52.4915 104.139 165.367 165.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1630 6.4e-05 512 330 400 265216 13.64 6.63712 41.3079 207.107 268.874 269.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1580 3.2e-05 4096 210 2900 577920 156.916 121.14 4350.58 3606.41 8235.25 8235.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 920 3.2e-05 1024 150 600 516096 57.3634 26.8815 235.954 837.184 1157.57 1157.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 320 6.4e-05 4096 70 1850 125952 145.186 55.6323 1458.65 1676.02 3335.66 3335.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1610 0.000128 1024 70 350 152640 6.87658 59.7117 209.652 276.283 276.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 0.000512 2048 200 2700 15360 5.18698 3.47184 115.447 104.688 228.895 228.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1630 6.4e-05 512 330 400 270336 13.6205 6.71302 86.7868 208.954 316.265 316.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1580 3.2e-05 4096 210 2900 579072 156.805 121.051 9163.4 3600.34 13041.8 13042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 920 3.2e-05 1024 150 600 522240 56.6596 26.8798 498.573 837.917 1420.22 1420.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 320 6.4e-05 4096 70 1850 124928 145.282 55.5382 943.893 1672.03 2816.91 2817.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1610 0.000128 1024 70 350 152576 6.87923 38.775 209.814 255.509 255.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 0.000512 2048 200 2700 15360 5.19958 3.4816 75.5919 104.946 189.317 189.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1630 6.4e-05 512 330 400 270336 13.6106 6.70925 56.7825 209.168 286.46 286.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1580 3.2e-05 4096 210 2900 578560 156.903 121.047 5956.19 3602.32 9836.68 9836.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 920 3.2e-05 1024 150 600 520192 56.597 26.8225 322.102 835.932 1241.64 1241.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 320 6.4e-05 4096 70 1850 122880 145.358 55.4025 791.495 1666.73 2659.16 2659.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1610 0.000128 1024 70 350 152448 6.86973 33.2306 209.708 249.85 249.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 0.000512 2048 200 2700 14592 5.15686 3.42016 61.3455 103.731 173.751 173.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1630 6.4e-05 512 330 400 264192 13.5779 6.61802 47.091 206.439 273.921 274.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1580 3.2e-05 4096 210 2900 578304 156.758 121.066 5044.67 3602.68 8925.39 8925.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 920 3.2e-05 1024 150 600 516096 56.6202 26.7305 273.045 833.177 1189.76 1189.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 320 6.4e-05 4096 70 1850 122880 145.924 55.5564 702.83 1671.42 2575.9 2576.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1610 0.000128 1024 70 350 152320 6.87398 29.4982 209.476 245.892 245.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 0.000512 2048 200 2700 14336 5.11408 3.36064 52.3544 102.456 163.387 163.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1630 6.4e-05 512 330 400 270336 13.6352 6.71082 42.4614 209.086 272.084 272.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1580 3.2e-05 4096 210 2900 578560 156.777 121.095 4509.55 3601.09 8388.73 8388.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 920 3.2e-05 1024 150 600 516096 57.1067 26.8237 242.828 837.602 1164.55 1164.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 320 6.4e-05 4096 70 1850 125568 145.681 55.709 1489.06 1675.24 3365.85 3365.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1610 0.000128 1024 70 350 152568 6.8649 60.6857 209.572 277.164 277.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 0.000512 2048 200 2700 15264 5.20688 3.47085 119.19 104.63 232.595 232.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1630 6.4e-05 512 330 400 269568 13.7001 6.71306 88.1579 208.789 317.547 317.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1580 3.2e-05 4096 210 2900 578880 157.209 121.272 9431.96 3597.63 13308.3 13308.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 920 3.2e-05 1024 150 600 520704 56.9373 26.9394 504.048 837.729 1425.84 1426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 320 6.4e-05 4096 70 1850 124416 145.327 55.5785 1054.9 1669.25 2925.22 2925.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1610 0.000128 1024 70 350 152496 6.87082 43.2824 209.535 259.733 259.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 0.000512 2048 200 2700 14976 5.16144 3.44141 83.3758 104.024 196.103 196.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1630 6.4e-05 512 330 400 267264 13.5535 6.66214 62.3342 207.263 290.004 290.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1580 3.2e-05 4096 210 2900 578304 156.783 121.17 6694.27 3597.81 10570.3 10570.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 920 3.2e-05 1024 150 600 516096 57.0449 26.8439 357.536 834.461 1276.08 1276.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 320 6.4e-05 4096 70 1850 124416 145.654 55.6659 867.794 1669.55 2738.83 2738.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1610 0.000128 1024 70 350 152280 6.87514 35.5642 209.336 251.818 251.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 0.000512 2048 200 2700 13824 5.15629 3.37389 64.298 102.676 175.605 175.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1630 6.4e-05 512 330 400 269568 13.7022 6.71952 52.3181 208.854 281.784 281.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1580 3.2e-05 4096 210 2900 578880 157.196 121.252 5519.27 3611.04 9408.97 9409.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 920 3.2e-05 1024 150 600 518400 56.862 26.867 298.067 834.565 1216.54 1216.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 320 6.4e-05 4096 70 1850 119808 145.396 55.1604 794.38 1657.37 2652.47 2652.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1610 0.000128 1024 70 350 152352 6.87104 34.004 209.501 250.418 250.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 0.000512 2048 200 2700 13824 5.14106 3.37853 62.4444 102.857 173.921 174.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1630 6.4e-05 512 330 400 258048 13.6747 6.57613 47.7769 204.241 272.456 272.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1580 3.2e-05 4096 210 2900 578304 156.707 121.079 5197.26 3612.05 9087.31 9087.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 920 3.2e-05 1024 150 600 506880 57.0814 26.5563 275.536 828.376 1187.74 1187.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 320 6.4e-05 4096 70 1850 120960 147.086 55.6769 736.184 1670.54 2609.66 2609.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1610 0.000128 1024 70 350 152280 6.86694 31.1869 209.561 247.658 247.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 0.000512 2048 200 2700 12960 5.1241 3.31981 53.8239 101.54 163.908 164.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1630 6.4e-05 512 330 400 264960 13.9737 6.72646 44.8306 208.976 274.702 274.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1580 3.2e-05 4096 210 2900 577440 157.341 121.192 4751.5 3609.2 8639.45 8639.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 920 3.2e-05 1024 150 600 518400 56.9088 26.886 259.505 834.861 1178.35 1178.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 320 6.4e-05 4096 70 1850 125440 145.421 55.6892 1437.35 1676.78 3315.41 3315.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1610 0.000128 1024 70 350 152560 6.8671 58.6577 209.672 275.24 275.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 0.000512 2048 200 2700 15040 5.172 3.45088 113.089 104.268 226.084 226.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1630 6.4e-05 512 330 400 271360 13.6796 6.72333 86.4628 209.758 316.812 316.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1580 3.2e-05 4096 210 2900 578880 156.628 121.143 9119.68 3599.29 12997 12997.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 920 3.2e-05 1024 150 600 522240 56.6941 26.9257 496.218 838.441 1418.48 1418.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 320 6.4e-05 4096 70 1850 125440 145.155 55.5953 995.479 1676.13 2872.53 2872.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1610 0.000128 1024 70 350 152480 6.87328 40.6999 209.532 257.147 257.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 0.000512 2048 200 2700 14720 5.14154 3.41149 77.9396 103.558 190.145 190.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1630 6.4e-05 512 330 400 271360 13.6756 6.7183 59.4477 209.679 289.712 289.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1580 3.2e-05 4096 210 2900 578560 156.491 121.045 6238.16 3611.92 10127.8 10128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 920 3.2e-05 1024 150 600 522240 56.5788 26.8882 338.888 837.921 1260.47 1260.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 320 6.4e-05 4096 70 1850 122880 145.763 55.6067 829.77 1671.29 2702.6 2702.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1610 0.000128 1024 70 350 152400 6.86976 34.3066 209.728 250.948 250.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 0.000512 2048 200 2700 14400 5.1639 3.41811 63.6593 103.869 176.208 176.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1630 6.4e-05 512 330 400 261120 13.8193 6.63312 48.4799 206.49 275.61 275.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1580 3.2e-05 4096 210 2900 577920 156.948 121.168 5388.29 3600.2 9266.81 9266.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 920 3.2e-05 1024 150 600 514560 57.298 26.8474 285.099 837.529 1206.96 1207.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 320 6.4e-05 4096 70 1850 117760 145.656 54.9749 731.98 1651.08 2583.86 2583.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1610 0.000128 1024 70 350 152320 6.86899 31.8864 209.734 248.531 248.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 0.000512 2048 200 2700 14080 5.20442 3.43834 58.4389 104.082 171.269 171.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1630 6.4e-05 512 330 400 266240 13.4726 6.62285 46.3877 206.547 273.222 273.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1580 3.2e-05 4096 210 2900 578560 156.928 121.133 4910.58 3604.43 8793.28 8793.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 920 3.2e-05 1024 150 600 522240 56.6719 26.8914 267.987 838.92 1190.66 1190.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 320 6.4e-05 4096 70 1850 115200 146.489 55.0359 688.633 1650.21 2540.54 2540.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1610 0.000128 1024 70 350 152000 6.87546 30.3749 209.242 246.537 246.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 0.000512 2048 200 2700 14400 5.19968 3.44893 58.577 104.217 171.541 171.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1630 6.4e-05 512 330 400 256000 14.0795 6.63552 42.9525 206.434 270.289 270.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1580 3.2e-05 4096 210 2900 577600 157.078 121.428 4736.89 3600.74 8616.34 8616.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 920 3.2e-05 1024 150 600 512000 56.0611 26.5462 252.828 824.634 1160.26 1160.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 320 6.4e-05 4096 70 1860 126976 145.11 55.606 1897.46 1675.65 3774 3774.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1610 0.000128 1024 70 360 152576 6.86899 86.2167 209.683 302.811 302.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 0.000512 2048 200 2700 15232 5.18771 3.46336 92.3405 104.606 205.698 205.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1630 6.4e-05 512 330 420 273408 13.5404 6.71779 74.2929 209.62 304.357 304.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1580 3.2e-05 4096 210 2880 578688 156.798 121.04 8182.66 3602.19 12062.9 12063.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 920 3.2e-05 1024 150 600 522240 56.6505 26.9205 397.751 837.852 1319.36 1319.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 320 6.4e-05 4096 70 1860 126976 145.372 55.612 1926.86 1677.2 3805.22 3805.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1610 0.000128 1024 70 360 152512 6.87277 86.9277 209.777 303.623 303.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 0.000512 2048 200 2700 15104 5.20397 3.46701 60.7928 104.772 174.339 174.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1630 6.4e-05 512 330 420 272384 13.5163 6.70768 48.882 209.132 278.426 278.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1580 3.2e-05 4096 210 2880 578560 157.357 121.096 5982.47 3605.96 9867.1 9867.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 920 3.2e-05 1024 150 600 522240 56.691 26.8838 278.555 839.413 1201.73 1201.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 320 6.4e-05 4096 70 1860 125952 145.423 55.6027 1891.73 1674.33 3767.25 3767.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1610 0.000128 1024 70 360 152448 6.87309 86.5123 209.769 303.201 303.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 550 0.000512 2048 200 2700 14976 5.17853 3.45702 49.3255 104.491 162.55 162.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1630 6.4e-05 512 330 420 270336 13.5252 6.69878 40.6519 208.419 269.478 269.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1580 3.2e-05 4096 210 2880 578304 157.106 121.122 5227.48 3603.99 9109.93 9110.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 920 3.2e-05 1024 150 600 519168 56.8762 26.8631 232.923 837.077 1153.93 1154.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 320 6.4e-05 4096 70 1860 124928 145.688 55.5643 1949.3 1672.02 3822.75 3822.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1610 0.000128 1024 70 360 152448 6.8401 82.8285 209.777 299.488 299.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 550 0.000512 2048 200 2700 14848 5.22253 3.47933 42.233 104.945 155.986 156.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1630 6.4e-05 512 330 420 270336 13.6298 6.70925 34.8587 209.169 264.565 264.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1580 3.2e-05 4096 210 2880 578048 157.46 121.137 5200 3605.24 9084.08 9084.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 920 3.2e-05 1024 150 600 520192 56.9771 26.8268 564.117 835.922 1484.04 1484.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 320 6.4e-05 4096 70 1860 126720 145.603 55.7241 2618.08 1675.75 4495.33 4495.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1610 0.000128 1024 70 360 152560 6.89325 119.421 209.65 336.01 336.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 0.000512 2048 200 2700 15200 5.19782 3.46323 127.267 104.538 240.566 240.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1630 6.4e-05 512 330 420 272640 13.6294 6.72768 100.871 209.622 331.032 331.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1580 3.2e-05 4096 210 2880 578720 157.521 121.361 10032.1 3601.14 13912.3 13912.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 920 3.2e-05 1024 150 600 522240 56.7685 26.9496 552.368 837.886 1474.16 1474.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 320 6.4e-05 4096 70 1860 126720 145.268 55.6863 2485.77 1677.1 4363.99 4364.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1610 0.000128 1024 70 360 152480 6.86211 123.486 209.827 340.22 340.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 0.000512 2048 200 2700 15040 5.17731 3.44502 79.3557 104.294 192.367 192.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1630 6.4e-05 512 330 420 271360 13.6922 6.72781 64.541 209.883 295.025 295.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1580 3.2e-05 4096 210 2880 578240 157.077 121.197 6225.74 3605.36 10109.6 10109.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 920 3.2e-05 1024 150 600 522240 56.6758 26.9169 339.963 838.706 1262.45 1262.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 320 6.4e-05 4096 70 1860 124800 145.746 55.6282 2391.98 1670.61 4264.13 4264.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1610 0.000128 1024 70 360 152400 6.88128 110.32 209.696 326.941 326.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 0.000512 2048 200 2700 14880 5.23219 3.47469 63.8838 104.836 177.527 177.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1630 6.4e-05 512 330 420 268800 13.7878 6.72077 52.6396 208.981 282.314 282.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1580 3.2e-05 4096 210 2880 577920 157.534 121.343 5097.58 3604.02 8980.7 8980.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 920 3.2e-05 1024 150 600 518400 56.8266 26.8677 277.791 835.217 1196.89 1197.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 320 6.4e-05 4096 70 1860 125440 145.209 55.5891 2367.21 1676.38 4244.56 4244.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1610 0.000128 1024 70 360 152320 6.86342 121.197 209.826 337.93 337.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 0.000512 2048 200 2700 14720 5.13974 3.41555 53.8855 103.572 166.113 166.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1630 6.4e-05 512 330 420 271360 13.678 6.71718 45.3287 209.704 275.611 275.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1580 3.2e-05 4096 210 2880 577920 156.903 121.161 6417.87 3621.51 10317.7 10317.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 920 3.2e-05 1024 150 600 522240 56.602 26.882 269.569 838.05 1191.29 1191.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 320 6.4e-05 4096 70 1860 125952 145.35 55.6741 1470.31 1673.02 3344.53 3344.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1610 0.000128 1024 70 360 152544 6.86912 62.5339 209.785 279.235 279.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 0.000512 2048 200 2700 15168 5.1961 3.47136 116.441 104.821 230.035 230.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1630 6.4e-05 512 330 420 271872 13.5931 6.72157 91.809 209.285 321.596 321.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1580 3.2e-05 4096 210 2880 578496 157.039 121.242 9216.67 3600.36 13095.5 13095.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 920 3.2e-05 1024 150 600 520704 56.7454 26.9029 508.764 836.528 1429.13 1429.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 320 6.4e-05 4096 70 1860 125952 145.084 55.6051 933.114 1673.29 2807.26 2807.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1610 0.000128 1024 70 360 152448 6.86019 39.7948 209.574 256.272 256.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 0.000512 2048 200 2700 14976 5.17549 3.45469 72.9099 104.432 186.069 186.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1630 6.4e-05 512 330 420 270336 13.5084 6.68058 61.0887 208.288 289.758 289.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1580 3.2e-05 4096 210 2880 578304 156.807 121.151 5770.51 3601.89 9650.56 9650.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 920 3.2e-05 1024 150 600 519168 56.8417 26.8656 317.788 836.601 1238.29 1238.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 320 6.4e-05 4096 70 1860 124416 145.418 55.5724 2074.32 1670.84 3946.32 3946.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1610 0.000128 1024 70 360 152352 6.86906 108.763 209.79 325.465 325.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 0.000512 2048 200 2700 14400 5.18502 3.4433 57.8044 104.129 170.664 170.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1630 6.4e-05 512 330 420 267264 13.5455 6.65632 48.9786 207.457 276.822 276.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1580 3.2e-05 4096 210 2880 577728 157.143 121.256 4753.08 3609.72 8641.42 8641.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 920 3.2e-05 1024 150 600 516096 57.059 26.8889 258.257 835.251 1177.64 1177.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 320 6.4e-05 4096 70 1860 122880 145.503 55.3768 2030.92 1665.07 3897.05 3897.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1610 0.000128 1024 70 360 152256 6.87923 107.633 209.457 324.016 324.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 0.000512 2048 200 2700 14592 5.16112 3.42176 53.5934 103.626 165.902 165.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1630 6.4e-05 512 330 420 264192 13.5954 6.61914 43.599 206.243 270.247 270.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1580 3.2e-05 4096 210 2880 577536 157.179 121.171 4284.84 3620.48 8183.89 8184.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 920 3.2e-05 1024 150 600 516096 56.6556 26.7325 232.228 832.359 1148.17 1148.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 320 6.4e-05 4096 70 1860 122880 145.839 55.6009 2000.74 1671.16 3873.51 3873.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1610 0.000128 1024 70 360 152160 7.39123 108.474 209.515 325.421 325.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 0.000512 2048 200 2700 14400 5.17168 3.41606 44.831 103.857 157.376 157.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1630 6.4e-05 512 330 420 261120 13.8147 6.62662 37.1844 206.473 264.284 264.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1580 3.2e-05 4096 210 2880 576960 157.338 121.315 3715.52 3623.37 7617.74 7617.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 920 3.2e-05 1024 150 600 514560 57.288 27.1727 201.675 835.288 1121.61 1121.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 320 6.4e-05 4096 70 1860 126336 145.559 55.7307 1416.72 1674.4 3292.58 3292.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1610 0.000128 1024 70 360 152544 6.8632 59.304 209.81 276.021 276.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 0.000512 2048 200 2700 15232 5.21882 3.47933 111.037 104.925 224.76 224.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1630 6.4e-05 512 330 420 272384 13.6125 6.7287 90.8008 209.458 320.789 320.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1580 3.2e-05 4096 210 2880 578368 157.35 121.355 8803.46 3622.05 12704.4 12704.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 920 3.2e-05 1024 150 600 521472 56.7956 26.9885 481.923 837.213 1403.11 1403.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 320 6.4e-05 4096 70 1860 125440 145.257 55.6729 899.798 1673.33 2774.23 2774.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1610 0.000128 1024 70 360 152432 6.86074 38.0368 209.566 254.505 254.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 0.000512 2048 200 2700 14784 5.15686 3.41581 70.0433 103.788 182.503 182.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1630 6.4e-05 512 330 420 272384 13.5636 6.71987 58.282 209.328 288.088 288.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1580 3.2e-05 4096 210 2880 577920 157.254 121.295 5574.53 3601.26 9454.57 9454.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 920 3.2e-05 1024 150 600 519680 56.8716 26.8989 304.677 836.612 1225.25 1225.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 320 6.4e-05 4096 70 1860 126336 145.658 55.7323 766.103 1673.23 2640.89 2641.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1610 0.000128 1024 70 360 152376 6.8649 32.5208 209.514 248.946 248.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 0.000512 2048 200 2700 14112 5.17648 3.40627 55.7088 103.312 167.701 167.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1630 6.4e-05 512 330 420 268800 13.8625 6.72774 48.6567 209.313 278.746 278.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1580 3.2e-05 4096 210 2880 577920 157.455 121.32 4703.38 3598.62 8581 8581.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 920 3.2e-05 1024 150 600 521472 56.8107 26.9271 259.754 836.451 1180.14 1180.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 320 6.4e-05 4096 70 1860 125440 145.052 55.6101 670.35 1675.31 2546.5 2546.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1610 0.000128 1024 70 360 152320 6.86083 28.2226 209.74 244.866 244.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 0.000512 2048 200 2700 14336 5.1896 3.44269 48.8821 104.166 161.777 161.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1630 6.4e-05 512 330 420 265216 13.6402 6.63552 42.1905 207.174 269.831 269.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1580 3.2e-05 4096 210 2880 577920 156.901 121.165 4134.77 3624.5 8037.54 8037.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 920 3.2e-05 1024 150 600 516096 57.3412 26.8657 225.616 837.426 1147.44 1147.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 320 6.4e-05 4096 70 1860 120960 145.949 55.3185 1815.73 1659.51 3676.69 3676.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1610 0.000128 1024 70 360 152320 6.87718 97.065 209.599 313.592 313.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 0.000512 2048 200 2700 13440 5.20016 3.38915 40.8008 103.016 152.509 152.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1630 6.4e-05 512 330 420 259840 13.6527 6.59456 36.8289 204.595 261.865 262.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1580 3.2e-05 4096 210 2880 576800 157.785 121.386 3653.62 3601.51 7534.51 7534.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 920 3.2e-05 1024 150 600 510720 57.0062 26.6623 197.321 829.56 1110.74 1110.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 320 6.4e-05 4096 70 1860 126976 145.06 55.6325 1352.04 1676.84 3229.75 3229.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1610 0.000128 1024 70 360 152512 6.8649 56.6817 209.736 273.323 273.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 0.000512 2048 200 2700 15104 5.19498 3.46656 104.419 104.752 217.932 218.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1630 6.4e-05 512 330 420 272384 13.5056 7.0473 87.1084 209.08 316.933 317.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1580 3.2e-05 4096 210 2880 578560 157.079 121.154 8382.66 3622.19 12283.3 12283.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 920 3.2e-05 1024 150 600 522240 56.6609 26.8841 460.465 838.457 1382.66 1382.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 320 6.4e-05 4096 70 1860 124928 145.229 55.5566 915.226 1670.46 2786.63 2786.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1610 0.000128 1024 70 360 152448 6.86154 38.7321 209.581 255.219 255.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 0.000512 2048 200 2700 14848 5.21533 3.48627 69.7188 104.846 183.368 183.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1630 6.4e-05 512 330 420 270336 13.6188 6.70957 58.7184 208.975 288.212 288.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1580 3.2e-05 4096 210 2880 578048 157.144 121.172 5729.15 3601.68 9609.36 9609.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 920 3.2e-05 1024 150 600 520192 56.5764 26.826 312.203 835.147 1230.94 1231.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 320 6.4e-05 4096 70 1860 122880 145.393 55.3722 750.762 1665.56 2617.25 2617.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1610 0.000128 1024 70 360 152256 6.8608 32.2109 209.439 248.552 248.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 0.000512 2048 200 2700 14592 5.15866 3.4137 57.7715 103.655 170.099 170.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1630 6.4e-05 512 330 420 264192 13.5881 6.61558 47.9637 206.296 274.651 274.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1580 3.2e-05 4096 210 2880 577536 157.185 121.206 4752.65 3602.97 8634.22 8634.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 920 3.2e-05 1024 150 600 516096 56.6376 26.7304 257.902 832.592 1174.05 1174.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 320 6.4e-05 4096 70 1860 122880 145.873 55.5619 699.396 1672.55 2573.55 2573.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1610 0.000128 1024 70 360 152320 6.86269 30.0175 209.763 246.685 246.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 0.000512 2048 200 2700 13312 5.15402 3.35667 47.7634 102.533 158.906 158.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1630 6.4e-05 512 330 420 270336 13.6476 6.71213 45.1067 209.229 274.888 275.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1580 3.2e-05 4096 210 2880 577536 157.284 121.268 4399.59 3608.87 8287.23 8287.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 920 3.2e-05 1024 150 600 516096 57.1049 26.8265 239.876 836.008 1160.01 1160.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 320 6.4e-05 4096 70 1860 117760 145.628 54.9888 610.752 1649.53 2461.06 2461.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1610 0.000128 1024 70 360 152000 6.8625 27.1529 209.246 243.304 243.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 0.000512 2048 200 2700 14080 5.20214 3.43802 47.0194 103.987 159.748 159.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1630 6.4e-05 512 330 420 266240 13.4696 6.6191 41.2061 206.352 267.839 267.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1580 3.2e-05 4096 210 2880 577280 157.182 121.347 4009.11 3607.94 7895.78 7895.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 920 3.2e-05 1024 150 600 522240 56.7201 26.885 219.997 838.206 1142.01 1142.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 320 6.4e-05 4096 70 1856 123904 146.046 55.6032 1819.51 1676.87 3698.19 3698.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1610 0.000128 1024 70 384 152320 6.87309 88.4858 209.844 305.244 305.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 0.000512 2048 200 2688 15232 5.18518 3.46317 90.831 104.679 204.26 204.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1630 6.4e-05 512 330 448 271360 13.6711 6.71978 75.968 209.771 306.318 306.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1580 3.2e-05 4096 210 2880 579072 156.588 120.965 8052.72 3600.98 11931.5 11931.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 920 3.2e-05 1024 150 640 519168 57.0742 26.8902 411.99 840.569 1336.72 1336.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 320 6.4e-05 4096 70 1856 123904 146.151 55.6239 1697.18 1676.82 3575.95 3576.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1610 0.000128 1024 70 384 152256 6.87277 88.6067 209.715 305.236 305.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 0.000512 2048 200 2688 15104 5.19507 3.46739 58.3333 104.754 171.853 171.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1630 6.4e-05 512 330 448 270336 13.6222 6.7113 49.098 209.079 278.694 278.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1580 3.2e-05 4096 210 2880 579072 157.007 121.036 5840.33 3601.97 9720.56 9720.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 920 3.2e-05 1024 150 640 518144 57.2349 26.8718 279.096 838.39 1201.78 1201.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 320 6.4e-05 4096 70 1856 122880 146.348 55.5935 1812.31 1673.05 3687.47 3687.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1610 0.000128 1024 70 384 152256 6.87046 88.9631 209.605 305.483 305.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 0.000512 2048 200 2688 14976 5.17594 3.45958 48.3429 104.414 161.492 161.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1630 6.4e-05 512 330 448 267264 13.7442 6.68259 40.7737 208.264 269.648 269.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1580 3.2e-05 4096 210 2880 578688 156.825 121.031 5146.85 3599.34 9024.27 9024.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 920 3.2e-05 1024 150 640 516096 57.3475 26.8616 236.165 836.458 1157.02 1157.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 320 6.4e-05 4096 70 1856 122880 146.13 55.5512 1818.17 1671.88 3691.9 3692.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1610 0.000128 1024 70 384 152192 6.8679 89.0491 209.738 305.697 305.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 0.000512 2048 200 2688 14848 5.2263 3.47955 41.1601 104.937 154.901 154.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1630 6.4e-05 512 330 448 270336 13.6329 6.70976 35.4674 209.762 265.775 265.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1580 3.2e-05 4096 210 2880 578560 157.164 121.025 5127.07 3607.68 9013.14 9013.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 920 3.2e-05 1024 150 640 516096 57.0827 26.8263 220.222 835.848 1140.17 1140.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 320 6.4e-05 4096 70 1856 124160 146.263 55.7199 2437.1 1675.07 4314.32 4314.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1610 0.000128 1024 70 384 152320 6.87638 125.281 209.682 341.882 341.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 0.000512 2048 200 2688 15200 5.19856 3.46739 122.28 104.498 235.547 235.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1630 6.4e-05 512 330 448 271360 13.6985 6.7337 100.478 209.542 330.637 330.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1580 3.2e-05 4096 210 2880 579040 157.345 121.305 9664.26 3599.44 13542.6 13542.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 920 3.2e-05 1024 150 640 519680 57.0832 26.9434 555.712 838.258 1478.19 1478.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 320 6.4e-05 4096 70 1856 124160 146.036 55.7077 2290.84 1677.3 4170.07 4170.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1610 0.000128 1024 70 384 152240 6.87264 122.872 209.767 339.555 339.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 0.000512 2048 200 2688 15040 5.17523 3.44746 74.8488 104.3 187.875 187.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1630 6.4e-05 512 330 448 271360 13.6996 6.72518 64.5977 209.821 295.023 295.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1580 3.2e-05 4096 210 2880 578560 156.804 121.155 5857.98 3601.87 9738.03 9738.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 920 3.2e-05 1024 150 640 519680 56.9857 26.9169 340.716 838.621 1263.43 1263.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 320 6.4e-05 4096 70 1856 122880 146.152 55.638 2226.33 1670.46 4098.74 4098.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1610 0.000128 1024 70 384 152160 6.86883 121.377 209.727 338.014 338.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 0.000512 2048 200 2688 14880 5.23062 3.47126 61.0853 104.834 174.722 174.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1630 6.4e-05 512 330 448 268800 13.7832 6.71978 52.2053 208.957 281.851 281.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1580 3.2e-05 4096 210 2880 578400 157.191 121.223 4859.86 3601.39 8739.88 8740.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 920 3.2e-05 1024 150 640 514560 57.3059 26.872 277.443 835.144 1196.95 1197.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 320 6.4e-05 4096 70 1856 122880 146.445 55.5793 2203.93 1677.66 4083.79 4083.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1610 0.000128 1024 70 384 152160 6.87152 122.297 209.751 338.962 339.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 0.000512 2048 200 2688 14720 5.14675 3.41072 51.648 103.66 163.969 164.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1630 6.4e-05 512 330 448 271360 13.6706 6.71613 45.9817 209.869 276.425 276.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1580 3.2e-05 4096 210 2880 578560 156.518 121.014 6131.7 3602.62 10012.1 10012.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 920 3.2e-05 1024 150 640 517120 57.2788 26.9491 240.813 838.697 1163.93 1164.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 320 6.4e-05 4096 70 1856 121600 146.423 55.5397 2352.11 1667.6 4221.85 4221.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1610 0.000128 1024 70 384 152000 6.86563 124.593 209.597 341.103 341.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 0.000512 2048 200 2688 14400 5.18464 3.4167 46.7348 113.607 169.046 169.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1630 6.4e-05 512 330 448 262400 13.7719 6.63149 40.2895 206.456 267.332 267.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1580 3.2e-05 4096 210 2880 578400 157.557 121.463 5777.09 3606.51 9662.84 9663.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 920 3.2e-05 1024 150 640 512000 57.4387 26.8001 243.315 833.61 1161.36 1161.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 320 6.4e-05 4096 70 1856 123648 145.804 55.666 1412.66 1672.76 3287.05 3287.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1610 0.000128 1024 70 384 152304 6.87309 64.2547 209.6 280.774 280.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 0.000512 2048 200 2688 15360 5.19734 3.47664 113.482 104.799 227.056 227.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1630 6.4e-05 512 330 448 270336 13.6944 6.72048 91.8086 209.252 321.664 321.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1580 3.2e-05 4096 210 2880 578880 156.72 121.132 8890 3612.01 12780.1 12780.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 920 3.2e-05 1024 150 640 517632 57.1325 26.8923 515.707 836.365 1436.29 1436.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 320 6.4e-05 4096 70 1856 122880 145.989 55.6012 885.552 1674.43 2761.74 2761.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1610 0.000128 1024 70 384 152256 6.87251 40.6231 209.786 257.325 257.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 0.000512 2048 200 2688 14976 5.18253 3.45901 70.2543 104.503 183.497 183.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1630 6.4e-05 512 330 448 267264 13.7326 6.68058 60.8307 208.433 289.866 290.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1580 3.2e-05 4096 210 2880 578688 156.592 121.072 5566.86 3602.33 9447.07 9447.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 920 3.2e-05 1024 150 640 516096 57.317 26.8618 322.856 837.181 1244.4 1244.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 320 6.4e-05 4096 70 1856 122112 146.202 55.5786 1936.21 1668.79 3806.94 3807.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1610 0.000128 1024 70 384 152208 6.87542 109.016 215.052 330.987 331.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 0.000512 2048 200 2688 14976 5.16525 3.44064 58.2445 104.006 170.958 171.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1630 6.4e-05 512 330 448 267264 13.5548 6.6553 49.1766 207.216 276.786 276.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1580 3.2e-05 4096 210 2880 578304 156.867 121.161 4585.1 3615.99 8479.34 8479.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 920 3.2e-05 1024 150 640 516096 57.0509 26.8395 263.301 834.275 1181.65 1181.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 320 6.4e-05 4096 70 1856 119808 146.537 55.3826 1882.31 1665.34 3749.75 3749.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1610 0.000128 1024 70 384 152064 6.87741 109.031 209.608 325.56 325.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 0.000512 2048 200 2688 14592 5.16064 3.40845 49.4951 103.645 161.807 161.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1630 6.4e-05 512 330 448 264192 13.5919 6.61482 43.0481 206.275 269.713 269.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1580 3.2e-05 4096 210 2880 578304 156.762 121.036 4048.63 3617.6 7944.23 7944.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 920 3.2e-05 1024 150 640 509952 57.4419 26.7413 229.075 832.49 1145.93 1146.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 320 6.4e-05 4096 70 1856 122880 145.913 55.6052 1906.78 1671.07 3779.54 3779.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1610 0.000128 1024 70 384 151920 6.87251 109.068 209.657 325.639 325.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 0.000512 2048 200 2688 14400 5.17168 3.41946 44.5047 103.861 157.058 157.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1630 6.4e-05 512 330 448 261120 13.8272 6.62938 37.4044 206.481 264.522 264.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1580 3.2e-05 4096 210 2880 577920 156.977 121.157 3581.92 3618.99 7479.26 7479.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 920 3.2e-05 1024 150 640 514560 57.299 26.8475 205.355 835.29 1124.98 1125.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 320 6.4e-05 4096 70 1856 123648 146.183 55.7236 1332.55 1674.22 3208.84 3208.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1610 0.000128 1024 70 384 152264 6.87158 60.0003 209.96 276.876 276.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 0.000512 2048 200 2688 15232 5.22016 3.47114 105.882 104.912 219.584 219.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1630 6.4e-05 512 330 448 270592 13.7323 6.72768 89.3102 209.437 319.391 319.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1580 3.2e-05 4096 210 2880 578816 157.054 121.237 8346.58 3619.26 12244.3 12244.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 920 3.2e-05 1024 150 640 517888 57.2406 26.9215 479.494 837.103 1400.95 1401.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 320 6.4e-05 4096 70 1856 123648 145.894 55.6687 855.166 1673.37 2730.27 2730.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1610 0.000128 1024 70 384 152208 6.87299 38.6561 209.597 255.169 255.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 0.000512 2048 200 2688 14784 5.16032 3.41546 65.7622 103.785 178.221 178.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1630 6.4e-05 512 330 448 268800 13.8294 6.72307 57.2742 209.334 287.349 287.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1580 3.2e-05 4096 210 2880 578368 156.989 121.196 5321.85 3599.3 9199.55 9199.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 920 3.2e-05 1024 150 640 516096 57.4027 26.9491 304.962 836.614 1226.12 1226.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 320 6.4e-05 4096 70 1856 123648 146.259 55.7427 724.002 1673.23 2599.4 2599.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1610 0.000128 1024 70 384 152040 6.87488 32.6348 209.392 248.945 248.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 0.000512 2048 200 2688 14112 5.17763 3.40035 53.103 103.309 165.093 165.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1630 6.4e-05 512 330 448 268800 13.8629 6.72803 48.3496 209.312 278.443 278.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1580 3.2e-05 4096 210 2880 577920 157.477 121.312 4503.11 3598.62 8380.74 8380.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 920 3.2e-05 1024 150 640 516096 57.548 26.962 259.738 836.458 1180.89 1181.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 320 6.4e-05 4096 70 1856 121856 146.465 55.6055 627.492 1675.34 2505.07 2505.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1610 0.000128 1024 70 384 152096 6.86579 28.9116 209.773 245.593 245.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 0.000512 2048 200 2688 14336 5.19098 3.4423 47.4652 104.175 160.376 160.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1630 6.4e-05 512 330 448 265216 13.6442 6.6399 42.2225 207.169 269.867 270.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1580 3.2e-05 4096 210 2880 577920 156.93 121.156 3953.01 3605.69 7837 7837.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 920 3.2e-05 1024 150 640 516096 57.3747 26.8718 228.423 838.264 1151.13 1151.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 320 6.4e-05 4096 70 1856 120960 145.951 55.3394 1745.63 1659.71 3606.8 3606.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1610 0.000128 1024 70 384 152040 6.8695 100.228 209.565 316.705 316.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 0.000512 2048 200 2688 13440 5.21219 3.39062 39.4896 103.024 151.226 151.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1630 6.4e-05 512 330 448 259840 13.6549 6.58954 36.8946 204.61 261.934 262.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1580 3.2e-05 4096 210 2880 577920 157.298 121.146 3517.46 3595.54 7391.65 7391.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 920 3.2e-05 1024 150 640 510720 56.9948 26.6625 200.719 829.596 1114.16 1114.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 320 6.4e-05 4096 70 1856 123904 145.946 55.6057 1323.07 1675.49 3200.28 3200.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1610 0.000128 1024 70 384 152256 6.86694 59.6677 209.549 276.125 276.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 0.000512 2048 200 2688 15104 5.19334 3.46822 102.885 104.674 216.32 216.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1630 6.4e-05 512 330 448 270336 13.6105 6.7072 89.195 208.908 318.608 318.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1580 3.2e-05 4096 210 2880 579072 156.751 121.056 8300.79 3598.24 12177.1 12177.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 920 3.2e-05 1024 150 640 518144 57.1944 26.882 479.954 837.808 1402.03 1402.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 320 6.4e-05 4096 70 1856 122880 145.796 55.5425 892.169 1671.98 2765.65 2765.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1610 0.000128 1024 70 384 152192 6.86925 40.4337 209.756 257.103 257.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 0.000512 2048 200 2688 14848 5.21987 3.48387 67.5261 104.937 181.266 181.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1630 6.4e-05 512 330 448 270336 13.6166 6.70502 59.6351 209.158 289.303 289.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1580 3.2e-05 4096 210 2880 578560 156.949 121.078 5593.74 3602.22 9474.2 9474.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 920 3.2e-05 1024 150 640 516096 57.0546 26.8181 321.084 836.726 1241.87 1242.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 320 6.4e-05 4096 70 1856 119808 146.485 55.3696 721.752 1666.88 2590.67 2590.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1610 0.000128 1024 70 384 152064 6.87306 33.4276 209.671 250.016 250.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 0.000512 2048 200 2688 14592 5.16592 3.41811 54.6457 103.741 167.071 167.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1630 6.4e-05 512 330 448 264192 13.5935 6.61248 48.7153 206.457 275.566 275.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1580 3.2e-05 4096 210 2880 578304 156.769 121.049 4647.41 3601.75 8527.19 8527.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 920 3.2e-05 1024 150 640 509952 57.4476 26.728 262.948 833.26 1180.57 1180.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 320 6.4e-05 4096 70 1856 122880 145.908 55.5811 684.643 1671.39 2557.69 2557.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1610 0.000128 1024 70 384 152064 6.86861 31.0772 209.593 247.581 247.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 0.000512 2048 200 2688 13312 5.14048 3.35981 46.7807 102.46 157.841 157.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1630 6.4e-05 512 330 448 270336 13.6372 6.71664 45.4335 209.087 275.063 275.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1580 3.2e-05 4096 210 2880 578560 156.793 121.077 4280.32 3619.23 8177.63 8177.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 920 3.2e-05 1024 150 640 516096 57.1026 26.8294 245.964 835.426 1165.51 1165.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 320 6.4e-05 4096 70 1856 117760 145.598 54.9756 604.983 1649.79 2455.51 2455.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1610 0.000128 1024 70 384 152000 6.8743 28.4044 209.601 244.922 244.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 0.000512 2048 200 2688 14080 5.20342 3.43155 46.5477 104.002 159.284 159.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1630 6.4e-05 512 330 448 266240 13.4793 6.62224 41.9612 206.377 268.629 268.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1580 3.2e-05 4096 210 2880 578560 156.941 121.153 3945.26 3614.78 7838.36 7838.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 920 3.2e-05 1024 150 640 512000 57.9078 26.8843 224.916 838.262 1148.16 1148.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 320 6.4e-05 4096 70 1856 116736 146.054 54.9785 571.504 1649.87 2422.58 2422.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1610 0.000128 1024 70 384 151680 7.03123 27.0585 209.227 243.36 243.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 0.000512 2048 200 2688 13824 5.22122 3.44685 42.3309 104.158 155.26 155.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1630 6.4e-05 512 330 448 258048 13.9642 6.88746 38.3608 206.396 265.79 265.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1580 3.2e-05 4096 210 2880 577536 156.798 121.001 3730.34 3596.31 7604.66 7604.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 920 3.2e-05 1024 150 640 503808 56.8982 26.4479 209.239 824.587 1117.36 1117.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 320 6.4e-05 4096 70 1920 112128 151.035 55.6727 2099.91 1676.96 3983.75 3983.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1610 0.000128 1024 70 384 152336 6.85875 95.5051 210.02 312.428 312.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 550 0.000512 2048 200 2688 15424 5.21165 3.4816 91.4379 104.987 205.222 205.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1630 6.4e-05 512 330 512 261632 14.2556 6.74406 127.486 209.776 358.449 358.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1580 3.2e-05 4096 210 2944 578880 157.641 121.142 13650.3 3621.31 17550.6 17550.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 920 3.2e-05 1024 150 640 518656 57.6884 26.9098 740.042 838.698 1663.52 1663.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 320 6.4e-05 4096 70 1920 112128 150.387 55.597 1837.2 1675.41 3718.77 3718.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1610 0.000128 1024 70 384 152320 6.87514 92.7462 209.68 309.346 309.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 0.000512 2048 200 2688 15232 5.19072 3.46963 102.087 104.586 215.435 215.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1630 6.4e-05 512 330 512 261120 14.2204 6.71539 93.5087 209.598 324.228 324.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1580 3.2e-05 4096 210 2944 578816 156.467 121.007 8166.61 3605.92 12050.2 12050.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 920 3.2e-05 1024 150 640 518144 57.1311 26.882 471.81 837.801 1393.81 1393.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 320 6.4e-05 4096 70 1920 111616 150.549 55.6104 1700.94 1676.79 3584.06 3584.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1610 0.000128 1024 70 384 152256 6.87149 92.7396 209.793 309.449 309.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 0.000512 2048 200 2688 15104 5.20262 3.46512 66.0108 104.75 179.528 179.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1630 6.4e-05 512 330 512 260096 14.2016 6.7104 63.8357 209.068 294.003 294.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1580 3.2e-05 4096 210 2944 578816 157.116 121.073 6480.19 3602.21 10360.8 10361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 920 3.2e-05 1024 150 640 518144 57.2248 26.8818 320.289 838.474 1243.06 1243.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 320 6.4e-05 4096 70 1920 110592 150.647 55.6091 1642.57 1673.03 3522.03 3522.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1610 0.000128 1024 70 384 152256 6.87331 92.9401 209.605 309.462 309.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 0.000512 2048 200 2688 14976 5.18477 3.45341 54.6626 104.417 167.822 167.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1630 6.4e-05 512 330 512 258048 14.2063 6.68582 51.6673 208.259 281.002 281.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1580 3.2e-05 4096 210 2944 578688 156.824 121.047 5680.86 3599.32 9558.27 9558.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 920 3.2e-05 1024 150 640 516096 57.3414 26.8595 264.133 840.934 1189.46 1189.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 320 6.4e-05 4096 70 1920 110592 150.638 55.5423 1781.89 1670.05 3658.29 3658.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1610 0.000128 1024 70 384 152192 6.86694 92.5834 209.51 309.002 309.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 0.000512 2048 200 2688 14848 5.22288 3.48365 46.8672 104.817 160.492 160.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1630 6.4e-05 512 330 512 258048 14.3428 6.70541 46.1397 208.92 276.291 276.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1580 3.2e-05 4096 210 2944 578560 157.137 121.008 5269.03 3598.06 9145.46 9145.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 920 3.2e-05 1024 150 640 516096 57.0936 26.8241 240.119 834.918 1159.14 1159.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 320 6.4e-05 4096 70 1920 110080 150.862 55.6012 1774.68 1676.37 3657.69 3657.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1610 0.000128 1024 70 384 152160 6.8608 92.4691 209.596 308.97 309.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 550 0.000512 2048 200 2688 14720 5.14173 3.40762 44.2232 103.577 156.448 156.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1630 6.4e-05 512 330 512 261120 14.2388 6.71744 42.6288 209.708 273.474 273.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1580 3.2e-05 4096 210 2944 578560 156.675 121 5010.71 3599.88 8888.49 8888.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 920 3.2e-05 1024 150 640 517120 57.3314 26.8861 223.194 838.045 1145.63 1145.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 320 6.4e-05 4096 70 1920 107520 150.925 55.3654 1717.82 1666.5 3590.77 3590.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1610 0.000128 1024 70 384 152064 6.87514 92.3748 209.627 308.918 308.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 550 0.000512 2048 200 2688 14592 5.16762 3.41674 39.8708 103.718 152.275 152.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1630 6.4e-05 512 330 512 251904 14.282 6.61347 38.4852 206.41 265.983 266.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1580 3.2e-05 4096 210 2944 578304 156.975 121.021 4753.04 3610.91 8642.16 8642.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 920 3.2e-05 1024 150 640 509952 57.4464 26.7266 205.159 833.055 1122.57 1122.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 320 6.4e-05 4096 70 1920 111104 150.631 55.6101 1777.99 1675.43 3659.83 3659.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1610 0.000128 1024 70 384 152096 6.86816 92.107 209.759 308.778 308.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 550 0.000512 2048 200 2688 14336 5.19405 3.44707 36.579 104.176 149.495 149.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1630 6.4e-05 512 330 512 250880 14.469 6.63936 36.4536 207.163 264.907 265.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1580 3.2e-05 4096 210 2944 577920 157.043 121.148 4603.76 3619.54 8501.7 8501.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 920 3.2e-05 1024 150 640 516096 57.3978 26.8624 204.82 837.44 1126.71 1126.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 320 6.4e-05 4096 70 1920 110592 150.693 55.5614 1783.01 1671.41 3660.85 3660.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1610 0.000128 1024 70 384 152064 6.84874 92.5559 209.599 309.051 309.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 550 0.000512 2048 200 2688 13312 5.14682 3.36282 35.0126 102.459 146.082 146.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1630 6.4e-05 512 330 512 253952 14.5795 6.70525 34.8869 209.084 265.455 265.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1580 3.2e-05 4096 210 2944 578560 156.981 121.067 4912.6 3601.03 8791.89 8792.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 920 3.2e-05 1024 150 640 516096 57.399 26.8227 596.877 837.632 1518.92 1519.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 320 6.4e-05 4096 70 1860 125440 145.755 55.5944 2128.86 1675.13 4005.51 4005.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1610 0.000128 1024 70 360 152320 6.8391 86.8007 209.715 303.398 303.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 550 0.000512 2048 200 2700 14336 5.19421 3.44474 34.3826 104.165 147.287 147.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1630 6.4e-05 512 330 420 265216 13.6977 6.66736 94.5999 207.141 322.288 322.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1580 3.2e-05 4096 210 2880 577920 157.776 121.146 12899.6 3607.48 16786.2 16786.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 920 3.2e-05 1024 150 600 516096 57.8406 26.862 672.893 844.138 1601.93 1602.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 320 6.4e-05 4096 70 1856 121856 147.162 55.6298 2045 1675.29 3923.26 3923.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1610 0.000128 1024 70 384 152096 6.84454 88.5514 209.817 305.256 305.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 550 0.000512 2048 200 2688 14336 5.19238 3.4464 34.0775 104.177 146.989 147.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1630 6.4e-05 512 330 448 265216 13.7092 6.65946 98.2724 207.166 325.997 326.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1580 3.2e-05 4096 210 2880 577920 157.72 121.131 12677.5 3605.65 16562.2 16562.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 920 3.2e-05 1024 150 640 516096 57.9314 26.8656 690.231 837.527 1612.76 1612.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 320 6.4e-05 4096 70 1850 120960 146.396 55.3172 2040.71 1661.01 3903.62 3903.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1610 0.000128 1024 70 350 152320 6.86509 84.0137 209.76 300.686 300.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 550 0.000512 2048 200 2700 14560 5.15002 3.3888 35.4623 103.109 147.208 147.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1630 6.4e-05 512 330 400 259840 13.7129 6.61098 90.6234 204.787 315.921 316.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1580 3.2e-05 4096 210 2900 577920 158.012 121.143 13129.3 3598.65 17007.3 17007.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 920 3.2e-05 1024 150 600 510720 57.5257 26.6711 681.033 830.272 1595.7 1595.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 320 6.4e-05 4096 70 1872 120960 146.433 55.3206 2073.57 1661.17 3936.68 3936.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1610 0.000128 1024 70 384 152040 6.85069 92.7683 209.756 309.42 309.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 550 0.000512 2048 200 2688 13440 5.18922 3.38947 32.538 103.796 145.012 145.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1630 6.4e-05 512 330 432 259840 13.6973 6.60758 97.1443 204.806 322.443 322.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1580 3.2e-05 4096 210 2880 577920 158.126 121.139 12858.4 3604.44 16742.4 16742.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 920 3.2e-05 1024 150 624 510720 57.5185 26.667 700.172 830.288 1614.84 1614.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 320 6.4e-05 4096 70 1856 124928 145.913 55.5726 2073.54 1671.87 3947.08 3947.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1610 0.000128 1024 70 352 152448 6.84406 82.5749 209.646 299.104 299.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 550 0.000512 2048 200 2656 15360 5.20106 3.48314 40.956 104.94 154.68 154.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1630 6.4e-05 512 330 416 270336 13.6777 6.72358 95.3777 209.146 325.106 325.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1580 3.2e-05 4096 210 2880 579072 157.491 120.967 12677.8 3599.25 16555.7 16555.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 920 3.2e-05 1024 150 608 520192 57.1576 26.8288 667.012 835.917 1587.1 1587.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 320 6.4e-05 4096 70 1856 115200 146.348 54.9939 2453.38 1651.79 4306.68 4306.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1610 0.000128 1024 70 352 152160 6.83878 117.267 209.815 333.964 334.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 550 0.000512 2048 200 2656 13440 5.25709 3.45408 55.3242 104.506 168.642 168.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1630 6.4e-05 512 330 416 261120 13.815 6.62138 45.8604 206.633 273.13 273.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1580 3.2e-05 4096 210 2880 577920 156.96 121.139 7283.39 3615.9 11177.6 11177.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 920 3.2e-05 1024 150 608 506880 56.6217 26.4452 723.358 840.997 1647.73 1647.89
