digraph "FPGA::configure"
{
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=record];
  rankdir="LR";
  Node17 [label="FPGA::configure",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black"];
  Node17 -> Node18 [color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node18 [label="FPGA::send_config",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$class_f_p_g_a.html#afe0325a65f4142784871fb0c63255d75",tooltip="Sends the config over to the FPGA It is assumed that the fpga has already initialized and the spi bus..."];
  Node18 -> Node19 [color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node19 [label="FPGA::chip_select",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$class_f_p_g_a.html#abfd93a2d6b356b3338b598b8d9c1d5b4",tooltip="Bring chipselect low so we can start a transmission. "];
}
