// Seed: 3496261109
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  module_2 modCall_1 ();
  inout supply1 id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  supply0 id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  wire  id_4;
  wire  id_5;
  logic id_6;
  assign id_3 = id_3 ? id_4 : -1;
endmodule
module module_2;
  logic id_1 = (id_1) & id_1(-1, id_1) !== id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always @(*) begin : LABEL_0
    $clog2(80);
    ;
  end
endmodule
