vhdl xil_defaultlib  \
"../../../bd/mcu/ip/mcu_microblaze_0_0/sim/mcu_microblaze_0_0.vhd" \
"../../../bd/mcu/ip/mcu_dlmb_v10_0/sim/mcu_dlmb_v10_0.vhd" \
"../../../bd/mcu/ip/mcu_ilmb_v10_0/sim/mcu_ilmb_v10_0.vhd" \
"../../../bd/mcu/ip/mcu_dlmb_bram_if_cntlr_0/sim/mcu_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/mcu/ip/mcu_ilmb_bram_if_cntlr_0/sim/mcu_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/mcu/ip/mcu_lmb_v10_0/sim/mcu_lmb_v10_0.vhd" \
"../../../bd/mcu/ip/mcu_microblaze_0_axi_intc_0/sim/mcu_microblaze_0_axi_intc_0.vhd" \
"../../../bd/mcu/ip/mcu_mdm_1_0/sim/mcu_mdm_1_0.vhd" \
"../../../bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/sim/mcu_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/mcu/ip/mcu_c_shift_ram_0_0/sim/mcu_c_shift_ram_0_0.vhd" \
"../../../bd/mcu/ip/mcu_clk_32mhz_locked_sr_0/sim/mcu_clk_32mhz_locked_sr_0.vhd" \
"../../../bd/mcu/ip/mcu_clk_32mhz_locked_sr_clkReset_inv_0/sim/mcu_clk_32mhz_locked_sr_clkReset_inv_0.vhd" \
"../../../bd/mcu/ip/mcu_axi_uart16550_0_0/sim/mcu_axi_uart16550_0_0.vhd" \
"../../../bd/mcu/ip/mcu_axi_gpio_0_0/sim/mcu_axi_gpio_0_0.vhd" \
"../../../bd/mcu/ip/mcu_axi_quad_spi_0_0/sim/mcu_axi_quad_spi_0_0.vhd" \
"../../../bd/mcu/ip/mcu_axi_timer_0_0/sim/mcu_axi_timer_0_0.vhd" \
"../../../bd/mcu/ip/mcu_axi_gpio_0_1/sim/mcu_axi_gpio_0_1.vhd" \
"../../../bd/mcu/ip/mcu_axi_iic_0_0/sim/mcu_axi_iic_0_0.vhd" \
"../../../bd/mcu/ip/mcu_axi_quad_spi_1_0/sim/mcu_axi_quad_spi_1_0.vhd" \
"../../../bd/mcu/ip/mcu_axi_iic_0_1/sim/mcu_axi_iic_0_1.vhd" \
"../../../bd/mcu/ip/mcu_c_accum_0_0/sim/mcu_c_accum_0_0.vhd" \
"../../../bd/mcu/ip/mcu_axi_gpio_0_2/sim/mcu_axi_gpio_0_2.vhd" \
"../../../bd/mcu/ip/mcu_axi_gpio_0_3/sim/mcu_axi_gpio_0_3.vhd" \
"../../../bd/mcu/ip/mcu_axi_gpio_0_4/sim/mcu_axi_gpio_0_4.vhd" \
"../../../bd/mcu/ip/mcu_mii_to_rmii_0_0/sim/mcu_mii_to_rmii_0_0.vhd" \
"../../../bd/mcu/ip/mcu_axi_ethernetlite_0_0/sim/mcu_axi_ethernetlite_0_0.vhd" \
"../../../bd/mcu/ip/mcu_rst_clk_12mhz_FTDI_12M_0/sim/mcu_rst_clk_12mhz_FTDI_12M_0.vhd" \

nosort
