// Seed: 2486513917
module module_0;
  reg id_2;
  initial begin : LABEL_0
    id_1 <= 1;
  end
  id_3(
      .id_0(1'b0)
  );
  reg id_4 = id_1;
  assign id_2 = id_4;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output wire id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wire id_9,
    input tri0 id_10,
    input supply0 id_11,
    input tri1 id_12,
    input wand id_13,
    inout uwire id_14,
    output tri0 id_15,
    input wor id_16
);
  wire id_18;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
