{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714778296191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714778296196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 19:18:16 2024 " "Processing started: Fri May 03 19:18:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714778296196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778296196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778296196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714778301765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_021.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_021.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_021 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_021" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_021.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_021.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_021_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_021_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_021_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_021_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_021_error_adapter_0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_021_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307604 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307635 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307635 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307635 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307635 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714778307635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714778307651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307682 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_023.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_023.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_023.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_023.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714778307682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_023.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_023.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_023.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_023.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714778307682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_023.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_023.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_023_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_023_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_023.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_023.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307682 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_023 " "Found entity 2: Computer_System_mm_interconnect_0_router_023" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_023.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_023.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714778307698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714778307698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307698 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714778307698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714778307698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307698 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714778307698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714778307698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307698 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_9.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_9 " "Found entity 1: Computer_System_sram_9" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_9.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_9.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_8.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_8 " "Found entity 1: Computer_System_sram_8" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_8.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_8.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_7.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_7 " "Found entity 1: Computer_System_sram_7" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_7.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_6.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_6 " "Found entity 1: Computer_System_sram_6" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_6.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_6.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_5.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_5 " "Found entity 1: Computer_System_sram_5" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_5.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_4.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_4 " "Found entity 1: Computer_System_sram_4" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_4.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_3.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_3 " "Found entity 1: Computer_System_sram_3" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_3.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_2 " "Found entity 1: Computer_System_sram_2" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_2.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_19.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_19.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_19 " "Found entity 1: Computer_System_sram_19" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_19.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_19.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_18.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_18.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_18 " "Found entity 1: Computer_System_sram_18" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_18.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_18.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_17.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_17.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_17 " "Found entity 1: Computer_System_sram_17" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_17.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_17.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_16.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_16 " "Found entity 1: Computer_System_sram_16" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_16.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_16.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_15.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_15.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_15 " "Found entity 1: Computer_System_sram_15" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_15.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_15.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_14.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_14.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_14 " "Found entity 1: Computer_System_sram_14" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_14.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_14.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_13.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_13 " "Found entity 1: Computer_System_sram_13" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_13.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_13.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_12.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_12 " "Found entity 1: Computer_System_sram_12" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_12.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_12.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_11.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_11 " "Found entity 1: Computer_System_sram_11" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_11.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_11.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_10.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_10 " "Found entity 1: Computer_System_sram_10" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_10.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_10.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_1 " "Found entity 1: Computer_System_sram_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_1.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_0 " "Found entity 1: Computer_System_sram_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_pll_0 " "Found entity 1: Computer_System_pll_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_pll_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_inst_valid_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_inst_valid_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_inst_valid_sram " "Found entity 1: Computer_System_inst_valid_sram" {  } { { "Computer_System/synthesis/submodules/Computer_System_inst_valid_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_valid_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_inst_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_inst_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_inst_sram " "Found entity 1: Computer_System_inst_sram" {  } { { "Computer_System/synthesis/submodules/Computer_System_inst_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_done_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_done_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_done_sram " "Found entity 1: Computer_System_done_sram" {  } { { "Computer_System/synthesis/submodules/Computer_System_done_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_done_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL_sys_pll " "Found entity 1: Computer_System_System_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778307983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778307983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778308014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778308030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778308030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778308045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778308045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778308045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778308061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778308061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778308077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308108 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux24to1 " "Found entity 2: mux24to1" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308108 ""} { "Info" "ISGN_ENTITY_NAME" "3 matrix_addition " "Found entity 3: matrix_addition" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308108 ""} { "Info" "ISGN_ENTITY_NAME" "4 matrix_maxpool " "Found entity 4: matrix_maxpool" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308108 ""} { "Info" "ISGN_ENTITY_NAME" "5 matrix_relu " "Found entity 5: matrix_relu" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1909 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778308108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDigit " "Found entity 1: HexDigit" {  } { { "hex_decoder.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/hex_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778308124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/MULT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778308124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778308124 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778308124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1_address_I DE1_SoC_Computer.v(806) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(806): object \"src1_address_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 806 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2_address_I DE1_SoC_Computer.v(807) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(807): object \"src2_address_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 807 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dest_address_I DE1_SoC_Computer.v(808) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(808): object \"dest_address_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 808 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1_sram_num_I DE1_SoC_Computer.v(809) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(809): object \"src1_sram_num_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 809 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2_sram_num_I DE1_SoC_Computer.v(810) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(810): object \"src2_sram_num_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 810 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dest_sram_num_I DE1_SoC_Computer.v(811) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(811): object \"dest_sram_num_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 811 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1_row_I DE1_SoC_Computer.v(812) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(812): object \"src1_row_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 812 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1_col_I DE1_SoC_Computer.v(813) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(813): object \"src1_col_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 813 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2_row_I DE1_SoC_Computer.v(814) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(814): object \"src2_row_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 814 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2_col_I DE1_SoC_Computer.v(815) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(815): object \"src2_col_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 815 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_I DE1_SoC_Computer.v(816) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(816): object \"sel_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 816 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_address_mux_E DE1_SoC_Computer.v(976) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(976): object \"sel_address_mux_E\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 976 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_writedata_mux_E DE1_SoC_Computer.v(977) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(977): object \"sel_writedata_mux_E\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 977 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_write_en_mux_E DE1_SoC_Computer.v(978) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(978): object \"sel_write_en_mux_E\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 978 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_readdata_mux_E DE1_SoC_Computer.v(979) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(979): object \"sel_readdata_mux_E\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 979 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 DE1_SoC_Computer.v(407) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(407): truncated value with size 16 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DE1_SoC_Computer.v(542) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(542): truncated value with size 32 to match size of target (9)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308385 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(692) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(692): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308400 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(693) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(693): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308400 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(694) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(694): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308400 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(709) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(709): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308403 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(710) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(710): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308403 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(719) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(719): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308403 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(720) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(720): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308403 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(721) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(721): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308403 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(727) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(727): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308403 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(728) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(728): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308403 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(737) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(737): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308404 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(738) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(738): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308404 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(739) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(739): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308404 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(754) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(754): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308405 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(764) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(764): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308405 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(765) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(765): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308405 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(766) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(766): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308405 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 5 DE1_SoC_Computer.v(781) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(781): truncated value with size 12 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308406 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 DE1_SoC_Computer.v(923) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(923): truncated value with size 10 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308421 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 DE1_SoC_Computer.v(924) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(924): truncated value with size 10 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308421 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 DE1_SoC_Computer.v(942) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(942): truncated value with size 10 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308421 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 DE1_SoC_Computer.v(943) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(943): truncated value with size 10 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308421 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 DE1_SoC_Computer.v(955) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(955): truncated value with size 10 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308421 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 DE1_SoC_Computer.v(956) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(956): truncated value with size 10 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308421 "|DE1_SoC_Computer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DE1_SoC_Computer.v(904) " "Verilog HDL Case Statement information at DE1_SoC_Computer.v(904): all case item expressions in this case statement are onehot" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 904 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714778308421 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SoC_Computer.v(209) " "Output port \"DRAM_ADDR\" at DE1_SoC_Computer.v(209) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SoC_Computer.v(210) " "Output port \"DRAM_BA\" at DE1_SoC_Computer.v(210) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC_Computer.v(245) " "Output port \"LEDR\" at DE1_SoC_Computer.v(245) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_SoC_Computer.v(265) " "Output port \"VGA_B\" at DE1_SoC_Computer.v(265) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_SoC_Computer.v(268) " "Output port \"VGA_G\" at DE1_SoC_Computer.v(268) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_SoC_Computer.v(270) " "Output port \"VGA_R\" at DE1_SoC_Computer.v(270) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Computer.v(196) " "Output port \"ADC_DIN\" at DE1_SoC_Computer.v(196) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Computer.v(198) " "Output port \"ADC_SCLK\" at DE1_SoC_Computer.v(198) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SoC_Computer.v(204) " "Output port \"AUD_DACDAT\" at DE1_SoC_Computer.v(204) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SoC_Computer.v(206) " "Output port \"AUD_XCK\" at DE1_SoC_Computer.v(206) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SoC_Computer.v(211) " "Output port \"DRAM_CAS_N\" at DE1_SoC_Computer.v(211) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SoC_Computer.v(212) " "Output port \"DRAM_CKE\" at DE1_SoC_Computer.v(212) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SoC_Computer.v(213) " "Output port \"DRAM_CLK\" at DE1_SoC_Computer.v(213) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SoC_Computer.v(214) " "Output port \"DRAM_CS_N\" at DE1_SoC_Computer.v(214) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SoC_Computer.v(216) " "Output port \"DRAM_LDQM\" at DE1_SoC_Computer.v(216) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SoC_Computer.v(217) " "Output port \"DRAM_RAS_N\" at DE1_SoC_Computer.v(217) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SoC_Computer.v(218) " "Output port \"DRAM_UDQM\" at DE1_SoC_Computer.v(218) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SoC_Computer.v(219) " "Output port \"DRAM_WE_N\" at DE1_SoC_Computer.v(219) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SoC_Computer.v(222) " "Output port \"FPGA_I2C_SCLK\" at DE1_SoC_Computer.v(222) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Computer.v(239) " "Output port \"IRDA_TXD\" at DE1_SoC_Computer.v(239) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SoC_Computer.v(261) " "Output port \"TD_RESET_N\" at DE1_SoC_Computer.v(261) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE1_SoC_Computer.v(266) " "Output port \"VGA_BLANK_N\" at DE1_SoC_Computer.v(266) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE1_SoC_Computer.v(267) " "Output port \"VGA_CLK\" at DE1_SoC_Computer.v(267) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_SoC_Computer.v(269) " "Output port \"VGA_HS\" at DE1_SoC_Computer.v(269) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE1_SoC_Computer.v(271) " "Output port \"VGA_SYNC_N\" at DE1_SoC_Computer.v(271) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_SoC_Computer.v(272) " "Output port \"VGA_VS\" at DE1_SoC_Computer.v(272) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308452 "|DE1_SoC_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDigit HexDigit:Digit0 " "Elaborating entity \"HexDigit\" for hierarchy \"HexDigit:Digit0\"" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778308655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_addition matrix_addition:matrix_add_instance " "Elaborating entity \"matrix_addition\" for hierarchy \"matrix_addition:matrix_add_instance\"" {  } { { "DE1_SoC_Computer.v" "matrix_add_instance" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778308702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1731) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1731): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308718 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1736) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1736): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308718 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1737) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1737): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308718 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1738) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1738): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308718 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1739) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1739): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308718 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1744) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1744): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308718 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1745) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1745): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308718 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1746) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1746): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308718 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1748) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1748): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308718 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1752) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1752): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308718 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "src1_writedata DE1_SoC_Computer.v(1693) " "Output port \"src1_writedata\" at DE1_SoC_Computer.v(1693) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1693 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308718 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "src2_writedata DE1_SoC_Computer.v(1697) " "Output port \"src2_writedata\" at DE1_SoC_Computer.v(1697) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1697 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778308718 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_maxpool matrix_maxpool:matrix_pooling_instance " "Elaborating entity \"matrix_maxpool\" for hierarchy \"matrix_maxpool:matrix_pooling_instance\"" {  } { { "DE1_SoC_Computer.v" "matrix_pooling_instance" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778308749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_index DE1_SoC_Computer.v(1808) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1808): object \"row_index\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1808 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308749 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "col_index DE1_SoC_Computer.v(1809) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1809): object \"col_index\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1809 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778308749 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1831) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1831): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308749 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1837) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1837): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308749 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1838) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1838): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308749 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1844) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1844): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308749 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1845) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1845): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308749 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1859) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1859): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308749 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1862) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1862): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308749 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1863) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1863): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308749 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_relu matrix_relu:matrix_relu_instance " "Elaborating entity \"matrix_relu\" for hierarchy \"matrix_relu:matrix_relu_instance\"" {  } { { "DE1_SoC_Computer.v" "matrix_relu_instance" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778308780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1953) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1953): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308780 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1958) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1958): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308780 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1960) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1960): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308780 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1961) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1961): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308780 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC_Computer.v(1963) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1963): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308780 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1967) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1967): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308780 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1969) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1969): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308780 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1971) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1971): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308780 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC_Computer.v(1973) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1973): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308780 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DE1_SoC_Computer.v(1976) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1976): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308780 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC_Computer.v(1978) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1978): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778308780 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux24to1 mux24to1:mux_gen\[0\].address_mux " "Elaborating entity \"mux24to1\" for hierarchy \"mux24to1:mux_gen\[0\].address_mux\"" {  } { { "DE1_SoC_Computer.v" "mux_gen\[0\].address_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778308796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux24to1 mux24to1:mux_gen\[0\].writedata_mux " "Elaborating entity \"mux24to1\" for hierarchy \"mux24to1:mux_gen\[0\].writedata_mux\"" {  } { { "DE1_SoC_Computer.v" "mux_gen\[0\].writedata_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778308832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux24to1 mux24to1:mux_gen\[0\].write_en_mux " "Elaborating entity \"mux24to1\" for hierarchy \"mux24to1:mux_gen\[0\].write_en_mux\"" {  } { { "DE1_SoC_Computer.v" "mux_gen\[0\].write_en_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778308852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778309463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.v" "arm_a9_hps" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778309548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778309595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778309626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778309657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778309689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778309736 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778309736 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778309736 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778309751 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778309751 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778309798 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714778309798 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778309798 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714778309814 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778309814 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778309884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778309884 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778309884 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778309900 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778309915 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778309915 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778309915 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714778309915 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778309947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778310206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778310253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778310269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778310305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778310460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778310460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778310460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778310460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778310460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778310460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778310460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778310460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778310460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778310460 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778310460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778310537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778310537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778310537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778310568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778310600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778310615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778310853 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1714778310853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778310868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778310900 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778310900 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778310900 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778310900 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778310900 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778310900 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778311211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778311227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL Computer_System:The_System\|Computer_System_System_PLL:system_pll " "Elaborating entity \"Computer_System_System_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778311242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL_sys_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_System_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "sys_pll" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778311258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "altera_pll_i" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778311352 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714778311368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778311384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311384 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778311384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "reset_from_locked" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778311399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_done_sram Computer_System:The_System\|Computer_System_done_sram:done_sram " "Elaborating entity \"Computer_System_done_sram\" for hierarchy \"Computer_System:The_System\|Computer_System_done_sram:done_sram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "done_sram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778311415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_done_sram.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_done_sram.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778311618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_done_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_done_sram.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778311634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_done_sram.hex " "Parameter \"init_file\" = \"Computer_System_done_sram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311634 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_done_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_done_sram.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778311634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9742.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9742.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9742 " "Found entity 1: altsyncram_9742" {  } { { "db/altsyncram_9742.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_9742.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778311712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778311712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9742 Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\|altsyncram_9742:auto_generated " "Elaborating entity \"altsyncram_9742\" for hierarchy \"Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\|altsyncram_9742:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778311727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_inst_sram Computer_System:The_System\|Computer_System_inst_sram:inst_sram " "Elaborating entity \"Computer_System_inst_sram\" for hierarchy \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "inst_sram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778311853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_inst_sram.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_sram.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778311884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_inst_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_sram.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778311900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_inst_sram.hex " "Parameter \"init_file\" = \"Computer_System_inst_sram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 16 " "Parameter \"width_byteena_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778311900 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_inst_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_sram.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778311900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sp92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sp92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sp92 " "Found entity 1: altsyncram_sp92" {  } { { "db/altsyncram_sp92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_sp92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778312009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778312009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sp92 Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\|altsyncram_sp92:auto_generated " "Elaborating entity \"altsyncram_sp92\" for hierarchy \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\|altsyncram_sp92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778312009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_inst_valid_sram Computer_System:The_System\|Computer_System_inst_valid_sram:inst_valid_sram " "Elaborating entity \"Computer_System_inst_valid_sram\" for hierarchy \"Computer_System:The_System\|Computer_System_inst_valid_sram:inst_valid_sram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "inst_valid_sram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778313353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_inst_valid_sram:inst_valid_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_inst_valid_sram:inst_valid_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_inst_valid_sram.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_valid_sram.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778313384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_inst_valid_sram:inst_valid_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_inst_valid_sram:inst_valid_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_inst_valid_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_valid_sram.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778313400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_inst_valid_sram:inst_valid_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_inst_valid_sram:inst_valid_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_inst_valid_sram.hex " "Parameter \"init_file\" = \"Computer_System_inst_valid_sram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313400 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_inst_valid_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_valid_sram.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778313400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gr42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gr42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gr42 " "Found entity 1: altsyncram_gr42" {  } { { "db/altsyncram_gr42.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_gr42.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778313478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778313478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gr42 Computer_System:The_System\|Computer_System_inst_valid_sram:inst_valid_sram\|altsyncram:the_altsyncram\|altsyncram_gr42:auto_generated " "Elaborating entity \"altsyncram_gr42\" for hierarchy \"Computer_System:The_System\|Computer_System_inst_valid_sram:inst_valid_sram\|altsyncram:the_altsyncram\|altsyncram_gr42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778313478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_pll_0 Computer_System:The_System\|Computer_System_pll_0:pll_0 " "Elaborating entity \"Computer_System_pll_0\" for hierarchy \"Computer_System:The_System\|Computer_System_pll_0:pll_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "pll_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778313603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_pll_0.v" "altera_pll_i" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778313619 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714778313634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_pll_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778313650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 250.000000 MHz " "Parameter \"output_clock_frequency0\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313650 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_pll_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778313650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_0 Computer_System:The_System\|Computer_System_sram_0:sram_0 " "Elaborating entity \"Computer_System_sram_0\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_0:sram_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778313665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_0.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_0.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778313698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_0.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778313710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_0.hex " "Parameter \"init_file\" = \"Computer_System_sram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778313710 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_0.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778313710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ki92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ki92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ki92 " "Found entity 1: altsyncram_ki92" {  } { { "db/altsyncram_ki92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_ki92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778313782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778313782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ki92 Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_ki92:auto_generated " "Elaborating entity \"altsyncram_ki92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_ki92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778313782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_1 Computer_System:The_System\|Computer_System_sram_1:sram_1 " "Elaborating entity \"Computer_System_sram_1\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_1:sram_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_1" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778314026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_1.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_1.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778314057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_1.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_1.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778314073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_1.hex " "Parameter \"init_file\" = \"Computer_System_sram_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314073 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_1.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_1.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778314073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_li92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_li92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_li92 " "Found entity 1: altsyncram_li92" {  } { { "db/altsyncram_li92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_li92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778314151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778314151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_li92 Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\|altsyncram_li92:auto_generated " "Elaborating entity \"altsyncram_li92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\|altsyncram_li92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778314151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_10 Computer_System:The_System\|Computer_System_sram_10:sram_10 " "Elaborating entity \"Computer_System_sram_10\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_10:sram_10\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_10" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778314382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_10.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_10.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778314414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_10.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_10.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778314429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_10.hex " "Parameter \"init_file\" = \"Computer_System_sram_10.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314429 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_10.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_10.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778314429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5k92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5k92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5k92 " "Found entity 1: altsyncram_5k92" {  } { { "db/altsyncram_5k92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_5k92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778314507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778314507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5k92 Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram\|altsyncram_5k92:auto_generated " "Elaborating entity \"altsyncram_5k92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_10:sram_10\|altsyncram:the_altsyncram\|altsyncram_5k92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778314507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_11 Computer_System:The_System\|Computer_System_sram_11:sram_11 " "Elaborating entity \"Computer_System_sram_11\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_11:sram_11\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_11" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778314749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_11.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_11.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778314778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_11.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_11.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778314786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_11.hex " "Parameter \"init_file\" = \"Computer_System_sram_11.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778314786 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_11.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_11.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778314786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6k92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6k92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6k92 " "Found entity 1: altsyncram_6k92" {  } { { "db/altsyncram_6k92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_6k92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778314869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778314869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6k92 Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram\|altsyncram_6k92:auto_generated " "Elaborating entity \"altsyncram_6k92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_11:sram_11\|altsyncram:the_altsyncram\|altsyncram_6k92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778314869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_12 Computer_System:The_System\|Computer_System_sram_12:sram_12 " "Elaborating entity \"Computer_System_sram_12\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_12:sram_12\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_12" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778315103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_12:sram_12\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_12:sram_12\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_12.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_12.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778315119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_12:sram_12\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_12:sram_12\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_12.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_12.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778315134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_12:sram_12\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_12:sram_12\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_12.hex " "Parameter \"init_file\" = \"Computer_System_sram_12.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315134 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_12.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_12.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778315134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7k92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7k92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7k92 " "Found entity 1: altsyncram_7k92" {  } { { "db/altsyncram_7k92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_7k92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778315212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778315212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7k92 Computer_System:The_System\|Computer_System_sram_12:sram_12\|altsyncram:the_altsyncram\|altsyncram_7k92:auto_generated " "Elaborating entity \"altsyncram_7k92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_12:sram_12\|altsyncram:the_altsyncram\|altsyncram_7k92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778315228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_13 Computer_System:The_System\|Computer_System_sram_13:sram_13 " "Elaborating entity \"Computer_System_sram_13\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_13:sram_13\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_13" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778315462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_13:sram_13\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_13:sram_13\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_13.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_13.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778315478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_13:sram_13\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_13:sram_13\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_13.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_13.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778315493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_13:sram_13\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_13:sram_13\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_13.hex " "Parameter \"init_file\" = \"Computer_System_sram_13.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315493 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_13.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_13.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778315493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8k92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8k92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8k92 " "Found entity 1: altsyncram_8k92" {  } { { "db/altsyncram_8k92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_8k92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778315571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778315571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8k92 Computer_System:The_System\|Computer_System_sram_13:sram_13\|altsyncram:the_altsyncram\|altsyncram_8k92:auto_generated " "Elaborating entity \"altsyncram_8k92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_13:sram_13\|altsyncram:the_altsyncram\|altsyncram_8k92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778315587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_14 Computer_System:The_System\|Computer_System_sram_14:sram_14 " "Elaborating entity \"Computer_System_sram_14\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_14:sram_14\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_14" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778315820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_14:sram_14\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_14:sram_14\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_14.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_14.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778315849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_14:sram_14\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_14:sram_14\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_14.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_14.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778315853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_14:sram_14\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_14:sram_14\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_14.hex " "Parameter \"init_file\" = \"Computer_System_sram_14.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778315853 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_14.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_14.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778315853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9k92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9k92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9k92 " "Found entity 1: altsyncram_9k92" {  } { { "db/altsyncram_9k92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_9k92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778315931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778315931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9k92 Computer_System:The_System\|Computer_System_sram_14:sram_14\|altsyncram:the_altsyncram\|altsyncram_9k92:auto_generated " "Elaborating entity \"altsyncram_9k92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_14:sram_14\|altsyncram:the_altsyncram\|altsyncram_9k92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778315947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_15 Computer_System:The_System\|Computer_System_sram_15:sram_15 " "Elaborating entity \"Computer_System_sram_15\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_15:sram_15\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_15" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778316166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_15:sram_15\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_15:sram_15\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_15.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_15.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778316197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_15:sram_15\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_15:sram_15\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_15.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_15.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778316213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_15:sram_15\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_15:sram_15\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_15.hex " "Parameter \"init_file\" = \"Computer_System_sram_15.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316213 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_15.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_15.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778316213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ak92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ak92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ak92 " "Found entity 1: altsyncram_ak92" {  } { { "db/altsyncram_ak92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_ak92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778316291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778316291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ak92 Computer_System:The_System\|Computer_System_sram_15:sram_15\|altsyncram:the_altsyncram\|altsyncram_ak92:auto_generated " "Elaborating entity \"altsyncram_ak92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_15:sram_15\|altsyncram:the_altsyncram\|altsyncram_ak92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778316291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_16 Computer_System:The_System\|Computer_System_sram_16:sram_16 " "Elaborating entity \"Computer_System_sram_16\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_16:sram_16\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_16" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778316526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_16:sram_16\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_16:sram_16\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_16.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_16.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778316558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_16:sram_16\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_16:sram_16\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_16.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_16.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778316573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_16:sram_16\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_16:sram_16\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_16.hex " "Parameter \"init_file\" = \"Computer_System_sram_16.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316573 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_16.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_16.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778316573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bk92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bk92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bk92 " "Found entity 1: altsyncram_bk92" {  } { { "db/altsyncram_bk92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_bk92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778316651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778316651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bk92 Computer_System:The_System\|Computer_System_sram_16:sram_16\|altsyncram:the_altsyncram\|altsyncram_bk92:auto_generated " "Elaborating entity \"altsyncram_bk92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_16:sram_16\|altsyncram:the_altsyncram\|altsyncram_bk92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778316651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_17 Computer_System:The_System\|Computer_System_sram_17:sram_17 " "Elaborating entity \"Computer_System_sram_17\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_17:sram_17\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_17" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778316891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_17:sram_17\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_17:sram_17\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_17.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_17.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778316919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_17:sram_17\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_17:sram_17\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_17.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_17.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778316919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_17:sram_17\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_17:sram_17\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_17.hex " "Parameter \"init_file\" = \"Computer_System_sram_17.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778316934 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_17.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_17.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778316934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ck92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ck92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ck92 " "Found entity 1: altsyncram_ck92" {  } { { "db/altsyncram_ck92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_ck92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778317012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778317012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ck92 Computer_System:The_System\|Computer_System_sram_17:sram_17\|altsyncram:the_altsyncram\|altsyncram_ck92:auto_generated " "Elaborating entity \"altsyncram_ck92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_17:sram_17\|altsyncram:the_altsyncram\|altsyncram_ck92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778317012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_18 Computer_System:The_System\|Computer_System_sram_18:sram_18 " "Elaborating entity \"Computer_System_sram_18\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_18:sram_18\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_18" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778317247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_18:sram_18\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_18:sram_18\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_18.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_18.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778317278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_18:sram_18\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_18:sram_18\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_18.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_18.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778317278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_18:sram_18\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_18:sram_18\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_18.hex " "Parameter \"init_file\" = \"Computer_System_sram_18.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317278 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_18.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_18.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778317278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dk92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dk92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dk92 " "Found entity 1: altsyncram_dk92" {  } { { "db/altsyncram_dk92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_dk92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778317369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778317369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dk92 Computer_System:The_System\|Computer_System_sram_18:sram_18\|altsyncram:the_altsyncram\|altsyncram_dk92:auto_generated " "Elaborating entity \"altsyncram_dk92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_18:sram_18\|altsyncram:the_altsyncram\|altsyncram_dk92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778317369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_19 Computer_System:The_System\|Computer_System_sram_19:sram_19 " "Elaborating entity \"Computer_System_sram_19\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_19:sram_19\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_19" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778317594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_19:sram_19\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_19:sram_19\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_19.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_19.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778317625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_19:sram_19\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_19:sram_19\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_19.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_19.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778317641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_19:sram_19\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_19:sram_19\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_19.hex " "Parameter \"init_file\" = \"Computer_System_sram_19.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778317641 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_19.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_19.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778317641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ek92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ek92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ek92 " "Found entity 1: altsyncram_ek92" {  } { { "db/altsyncram_ek92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_ek92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778317719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778317719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ek92 Computer_System:The_System\|Computer_System_sram_19:sram_19\|altsyncram:the_altsyncram\|altsyncram_ek92:auto_generated " "Elaborating entity \"altsyncram_ek92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_19:sram_19\|altsyncram:the_altsyncram\|altsyncram_ek92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778317719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_2 Computer_System:The_System\|Computer_System_sram_2:sram_2 " "Elaborating entity \"Computer_System_sram_2\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_2:sram_2\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_2" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778317953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_2.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_2.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778317984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_2.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_2.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778318000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_2.hex " "Parameter \"init_file\" = \"Computer_System_sram_2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318000 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_2.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_2.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778318000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mi92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mi92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mi92 " "Found entity 1: altsyncram_mi92" {  } { { "db/altsyncram_mi92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_mi92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778318078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778318078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mi92 Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\|altsyncram_mi92:auto_generated " "Elaborating entity \"altsyncram_mi92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\|altsyncram_mi92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778318078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_3 Computer_System:The_System\|Computer_System_sram_3:sram_3 " "Elaborating entity \"Computer_System_sram_3\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_3:sram_3\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_3" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778318313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_3.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_3.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778318342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_3.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_3.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778318353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_3.hex " "Parameter \"init_file\" = \"Computer_System_sram_3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318353 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_3.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_3.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778318353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ni92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ni92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ni92 " "Found entity 1: altsyncram_ni92" {  } { { "db/altsyncram_ni92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_ni92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778318431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778318431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ni92 Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\|altsyncram_ni92:auto_generated " "Elaborating entity \"altsyncram_ni92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\|altsyncram_ni92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778318431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_4 Computer_System:The_System\|Computer_System_sram_4:sram_4 " "Elaborating entity \"Computer_System_sram_4\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_4:sram_4\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_4" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778318658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_4.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_4.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778318690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_4.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_4.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778318705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_4.hex " "Parameter \"init_file\" = \"Computer_System_sram_4.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778318705 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_4.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_4.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778318705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oi92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oi92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oi92 " "Found entity 1: altsyncram_oi92" {  } { { "db/altsyncram_oi92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_oi92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778318783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778318783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oi92 Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\|altsyncram_oi92:auto_generated " "Elaborating entity \"altsyncram_oi92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\|altsyncram_oi92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778318783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_5 Computer_System:The_System\|Computer_System_sram_5:sram_5 " "Elaborating entity \"Computer_System_sram_5\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_5:sram_5\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_5" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778319019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_5.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_5.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778319051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_5.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_5.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778319066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_5.hex " "Parameter \"init_file\" = \"Computer_System_sram_5.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319066 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_5.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_5.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778319066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pi92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pi92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pi92 " "Found entity 1: altsyncram_pi92" {  } { { "db/altsyncram_pi92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_pi92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778319144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778319144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pi92 Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\|altsyncram_pi92:auto_generated " "Elaborating entity \"altsyncram_pi92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\|altsyncram_pi92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778319144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_6 Computer_System:The_System\|Computer_System_sram_6:sram_6 " "Elaborating entity \"Computer_System_sram_6\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_6:sram_6\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_6" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778319385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_6.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_6.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778319401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_6.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_6.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778319416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_6.hex " "Parameter \"init_file\" = \"Computer_System_sram_6.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319416 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_6.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_6.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778319416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qi92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qi92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qi92 " "Found entity 1: altsyncram_qi92" {  } { { "db/altsyncram_qi92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_qi92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778319494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778319494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qi92 Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\|altsyncram_qi92:auto_generated " "Elaborating entity \"altsyncram_qi92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\|altsyncram_qi92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778319512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_7 Computer_System:The_System\|Computer_System_sram_7:sram_7 " "Elaborating entity \"Computer_System_sram_7\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_7:sram_7\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_7" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778319740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_7.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_7.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778319771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_7.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_7.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778319771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_7.hex " "Parameter \"init_file\" = \"Computer_System_sram_7.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778319771 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_7.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_7.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778319771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ri92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ri92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ri92 " "Found entity 1: altsyncram_ri92" {  } { { "db/altsyncram_ri92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_ri92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778319853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778319853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ri92 Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\|altsyncram_ri92:auto_generated " "Elaborating entity \"altsyncram_ri92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\|altsyncram_ri92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778319868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_8 Computer_System:The_System\|Computer_System_sram_8:sram_8 " "Elaborating entity \"Computer_System_sram_8\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_8:sram_8\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_8" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778320087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_8.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_8.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778320118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_8.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_8.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778320134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_8.hex " "Parameter \"init_file\" = \"Computer_System_sram_8.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320134 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_8.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_8.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778320134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_si92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_si92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_si92 " "Found entity 1: altsyncram_si92" {  } { { "db/altsyncram_si92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_si92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778320212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778320212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_si92 Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\|altsyncram_si92:auto_generated " "Elaborating entity \"altsyncram_si92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\|altsyncram_si92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778320227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_9 Computer_System:The_System\|Computer_System_sram_9:sram_9 " "Elaborating entity \"Computer_System_sram_9\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_9:sram_9\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_9" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778320447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_9.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_9.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778320478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_9.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_9.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778320494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_9.hex " "Parameter \"init_file\" = \"Computer_System_sram_9.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778320494 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_9.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_9.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778320494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ti92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ti92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ti92 " "Found entity 1: altsyncram_ti92" {  } { { "db/altsyncram_ti92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_ti92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778320578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778320578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ti92 Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram\|altsyncram_ti92:auto_generated " "Elaborating entity \"altsyncram_ti92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_9:sram_9\|altsyncram:the_altsyncram\|altsyncram_ti92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778320585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778320810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:inst_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:inst_sram_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_translator" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778322556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_translator" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778322587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:done_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:done_sram_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_translator" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778322719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778322750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778322781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:inst_sram_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:inst_sram_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_agent" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778322815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:inst_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:inst_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778322848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:inst_sram_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:inst_sram_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_agent_rsp_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778322868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:inst_sram_s2_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:inst_sram_s2_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_agent_rdata_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778322915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_agent" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778322962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778322977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_agent_rsp_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778323009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_s2_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_s2_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_agent_rdata_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778323040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:done_sram_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:done_sram_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_agent" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778323494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:done_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:done_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778323525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_agent_rsp_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778323541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:done_sram_s2_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:done_sram_s2_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_agent_rdata_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778323572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778323619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778323681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_002" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778323712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778323728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_003" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778323728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778323760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_023 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_023:router_023 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_023\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_023:router_023\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_023" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778323994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_023_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_023:router_023\|Computer_System_mm_interconnect_0_router_023_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_023_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_023:router_023\|Computer_System_mm_interconnect_0_router_023_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_023.sv" "the_default_decode" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_023.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778324010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778324025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778324072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778324088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778324150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778324166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778324182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778324197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778324213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778324284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778324304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778324353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778326217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778326233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778326280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778326280 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 32 to match size of target (30)" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714778326280 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778326467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778326561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778326577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778326592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 10243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778326950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 10898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778327079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778327282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778327297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_rsp_width_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778327335 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778327344 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778327346 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778327346 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_rsp_width_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778327628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778327628 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778327644 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714778327644 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_cmd_width_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778327722 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714778327738 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714778327738 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778327769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_cmd_width_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 13885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778327979 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714778328003 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714778328003 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 13980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778328051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778328067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_001 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 14009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778328083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778328083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_021 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_021:avalon_st_adapter_021 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_021\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_021:avalon_st_adapter_021\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter_021" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 14589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778328286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_021_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_021:avalon_st_adapter_021\|Computer_System_mm_interconnect_0_avalon_st_adapter_021_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_021_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_021:avalon_st_adapter_021\|Computer_System_mm_interconnect_0_avalon_st_adapter_021_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_021.v" "error_adapter_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_021.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778328301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778328317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778328340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778328354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778328366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_002\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_002" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778328385 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714778334949 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334949 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714778334949 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714778334965 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334965 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714778334965 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714778334980 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334980 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714778334980 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714778334996 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778334996 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714778334996 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 465 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 498 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714778335012 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714778335012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4i84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4i84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4i84 " "Found entity 1: altsyncram_4i84" {  } { { "db/altsyncram_4i84.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_4i84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778370230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778370230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/mux_glc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778371109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778371109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778371385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778371385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kdi " "Found entity 1: cntr_kdi" {  } { { "db/cntr_kdi.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/cntr_kdi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778371849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778371849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/cmpr_qac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778371931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778371931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7vi " "Found entity 1: cntr_7vi" {  } { { "db/cntr_7vi.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/cntr_7vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778372161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778372161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/cntr_39i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778372524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778372524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778372615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778372615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778372833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778372833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778372916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778372916 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778374431 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1714778375417 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.03.19:19:37 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl " "2024.05.03.19:19:37 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778377540 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778378775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778378852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778379738 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778379838 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778379934 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778380032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778380047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778380047 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1714778380722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc8888fe3/alt_sld_fab.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ip/sldc8888fe3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778381036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778381036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778381130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778381130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778381161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778381161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778381239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778381239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778381350 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778381350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778381350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778381431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778381431 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 652 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1605 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778384737 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1714778384737 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1714778384737 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "matrix_maxpool:matrix_pooling_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"matrix_maxpool:matrix_pooling_instance\|Div0\"" {  } { { "DE1_SoC_Computer.v" "Div0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1869 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778402430 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714778402430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix_maxpool:matrix_pooling_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"matrix_maxpool:matrix_pooling_instance\|lpm_divide:Div0\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1869 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778402586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix_maxpool:matrix_pooling_instance\|lpm_divide:Div0 " "Instantiated megafunction \"matrix_maxpool:matrix_pooling_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778402586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778402586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778402586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714778402586 ""}  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1869 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714778402586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778402665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778402665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778402719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778402719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714778402770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778402770 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "36 " "36 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714778404351 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 195 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 202 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 203 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 223 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 252 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 6 1714778411666 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 6 1714778411666 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 302 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 315 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 318 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 318 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 321 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 322 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 323 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 324 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 325 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 328 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 331 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 335 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 342 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 349 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778420303 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714778420303 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714778420303 "|DE1_SoC_Computer|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714778420303 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778421461 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4263 " "4263 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714778451128 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[0\] " "Logic cell \"sram_readdata\[0\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[0\] " "Logic cell \"sram_readdata\[4\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[0\] " "Logic cell \"sram_readdata\[8\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[0\] " "Logic cell \"sram_readdata\[12\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[0\] " "Logic cell \"sram_readdata\[1\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[0\] " "Logic cell \"sram_readdata\[5\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[0\] " "Logic cell \"sram_readdata\[9\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[0\] " "Logic cell \"sram_readdata\[13\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[0\] " "Logic cell \"sram_readdata\[2\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[0\] " "Logic cell \"sram_readdata\[6\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[0\] " "Logic cell \"sram_readdata\[10\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[0\] " "Logic cell \"sram_readdata\[14\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[0\] " "Logic cell \"sram_readdata\[3\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[0\] " "Logic cell \"sram_readdata\[7\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[0\] " "Logic cell \"sram_readdata\[11\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[0\] " "Logic cell \"sram_readdata\[15\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[0\] " "Logic cell \"sram_readdata\[16\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[0\] " "Logic cell \"sram_readdata\[17\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[0\] " "Logic cell \"sram_readdata\[18\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[0\] " "Logic cell \"sram_readdata\[19\]\[0\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[1\] " "Logic cell \"sram_readdata\[0\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[1\] " "Logic cell \"sram_readdata\[4\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[1\] " "Logic cell \"sram_readdata\[8\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[1\] " "Logic cell \"sram_readdata\[12\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[1\] " "Logic cell \"sram_readdata\[1\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[1\] " "Logic cell \"sram_readdata\[5\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[1\] " "Logic cell \"sram_readdata\[9\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[1\] " "Logic cell \"sram_readdata\[13\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[1\] " "Logic cell \"sram_readdata\[2\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[1\] " "Logic cell \"sram_readdata\[6\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[1\] " "Logic cell \"sram_readdata\[10\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[1\] " "Logic cell \"sram_readdata\[14\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[1\] " "Logic cell \"sram_readdata\[3\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[1\] " "Logic cell \"sram_readdata\[7\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[1\] " "Logic cell \"sram_readdata\[11\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[1\] " "Logic cell \"sram_readdata\[15\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[1\] " "Logic cell \"sram_readdata\[16\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[1\] " "Logic cell \"sram_readdata\[17\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[1\] " "Logic cell \"sram_readdata\[18\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[1\] " "Logic cell \"sram_readdata\[19\]\[1\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[2\] " "Logic cell \"sram_readdata\[0\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[2\] " "Logic cell \"sram_readdata\[4\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[2\] " "Logic cell \"sram_readdata\[8\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[2\] " "Logic cell \"sram_readdata\[12\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[2\] " "Logic cell \"sram_readdata\[1\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[2\] " "Logic cell \"sram_readdata\[5\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[2\] " "Logic cell \"sram_readdata\[9\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[2\] " "Logic cell \"sram_readdata\[13\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[2\] " "Logic cell \"sram_readdata\[2\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[2\] " "Logic cell \"sram_readdata\[6\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[2\] " "Logic cell \"sram_readdata\[10\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[2\] " "Logic cell \"sram_readdata\[14\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[2\] " "Logic cell \"sram_readdata\[3\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[2\] " "Logic cell \"sram_readdata\[7\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[2\] " "Logic cell \"sram_readdata\[11\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[2\] " "Logic cell \"sram_readdata\[15\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[2\] " "Logic cell \"sram_readdata\[16\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[2\] " "Logic cell \"sram_readdata\[17\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[2\] " "Logic cell \"sram_readdata\[18\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[2\] " "Logic cell \"sram_readdata\[19\]\[2\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[3\] " "Logic cell \"sram_readdata\[0\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[3\] " "Logic cell \"sram_readdata\[4\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[3\] " "Logic cell \"sram_readdata\[8\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[3\] " "Logic cell \"sram_readdata\[12\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[3\] " "Logic cell \"sram_readdata\[1\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[3\] " "Logic cell \"sram_readdata\[5\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[3\] " "Logic cell \"sram_readdata\[9\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[3\] " "Logic cell \"sram_readdata\[13\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[3\] " "Logic cell \"sram_readdata\[2\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[3\] " "Logic cell \"sram_readdata\[6\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[3\] " "Logic cell \"sram_readdata\[10\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[3\] " "Logic cell \"sram_readdata\[14\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[3\] " "Logic cell \"sram_readdata\[3\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[3\] " "Logic cell \"sram_readdata\[7\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[3\] " "Logic cell \"sram_readdata\[11\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[3\] " "Logic cell \"sram_readdata\[15\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[3\] " "Logic cell \"sram_readdata\[16\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[3\] " "Logic cell \"sram_readdata\[17\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[3\] " "Logic cell \"sram_readdata\[18\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[3\] " "Logic cell \"sram_readdata\[19\]\[3\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[4\] " "Logic cell \"sram_readdata\[0\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[4\] " "Logic cell \"sram_readdata\[4\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[4\] " "Logic cell \"sram_readdata\[8\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[4\] " "Logic cell \"sram_readdata\[12\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[4\] " "Logic cell \"sram_readdata\[1\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[4\] " "Logic cell \"sram_readdata\[5\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[4\] " "Logic cell \"sram_readdata\[9\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[4\] " "Logic cell \"sram_readdata\[13\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[4\] " "Logic cell \"sram_readdata\[2\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[4\] " "Logic cell \"sram_readdata\[6\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[4\] " "Logic cell \"sram_readdata\[10\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[4\] " "Logic cell \"sram_readdata\[14\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[4\] " "Logic cell \"sram_readdata\[3\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[4\] " "Logic cell \"sram_readdata\[7\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[4\] " "Logic cell \"sram_readdata\[11\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[4\] " "Logic cell \"sram_readdata\[15\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[4\] " "Logic cell \"sram_readdata\[16\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[4\] " "Logic cell \"sram_readdata\[17\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[4\] " "Logic cell \"sram_readdata\[18\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[4\] " "Logic cell \"sram_readdata\[19\]\[4\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[5\] " "Logic cell \"sram_readdata\[0\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[5\] " "Logic cell \"sram_readdata\[4\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[5\] " "Logic cell \"sram_readdata\[8\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[5\] " "Logic cell \"sram_readdata\[12\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[5\] " "Logic cell \"sram_readdata\[1\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[5\] " "Logic cell \"sram_readdata\[5\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[5\] " "Logic cell \"sram_readdata\[9\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[5\] " "Logic cell \"sram_readdata\[13\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[5\] " "Logic cell \"sram_readdata\[2\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[5\] " "Logic cell \"sram_readdata\[6\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[5\] " "Logic cell \"sram_readdata\[10\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[5\] " "Logic cell \"sram_readdata\[14\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[5\] " "Logic cell \"sram_readdata\[3\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[5\] " "Logic cell \"sram_readdata\[7\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[5\] " "Logic cell \"sram_readdata\[11\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[5\] " "Logic cell \"sram_readdata\[15\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[5\] " "Logic cell \"sram_readdata\[16\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[5\] " "Logic cell \"sram_readdata\[17\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[5\] " "Logic cell \"sram_readdata\[18\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[5\] " "Logic cell \"sram_readdata\[19\]\[5\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[6\] " "Logic cell \"sram_readdata\[0\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[6\] " "Logic cell \"sram_readdata\[4\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[6\] " "Logic cell \"sram_readdata\[8\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[6\] " "Logic cell \"sram_readdata\[12\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[6\] " "Logic cell \"sram_readdata\[1\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[6\] " "Logic cell \"sram_readdata\[5\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[6\] " "Logic cell \"sram_readdata\[9\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[6\] " "Logic cell \"sram_readdata\[13\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[6\] " "Logic cell \"sram_readdata\[2\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[6\] " "Logic cell \"sram_readdata\[6\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[6\] " "Logic cell \"sram_readdata\[10\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[6\] " "Logic cell \"sram_readdata\[14\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[6\] " "Logic cell \"sram_readdata\[3\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[6\] " "Logic cell \"sram_readdata\[7\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[6\] " "Logic cell \"sram_readdata\[11\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[6\] " "Logic cell \"sram_readdata\[15\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[6\] " "Logic cell \"sram_readdata\[16\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[6\] " "Logic cell \"sram_readdata\[17\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[6\] " "Logic cell \"sram_readdata\[18\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[6\] " "Logic cell \"sram_readdata\[19\]\[6\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[7\] " "Logic cell \"sram_readdata\[0\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[7\] " "Logic cell \"sram_readdata\[4\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[7\] " "Logic cell \"sram_readdata\[8\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[7\] " "Logic cell \"sram_readdata\[12\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[7\] " "Logic cell \"sram_readdata\[1\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[7\] " "Logic cell \"sram_readdata\[5\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[7\] " "Logic cell \"sram_readdata\[9\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[7\] " "Logic cell \"sram_readdata\[13\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[7\] " "Logic cell \"sram_readdata\[2\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[7\] " "Logic cell \"sram_readdata\[6\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[7\] " "Logic cell \"sram_readdata\[10\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[7\] " "Logic cell \"sram_readdata\[14\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[7\] " "Logic cell \"sram_readdata\[3\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[7\] " "Logic cell \"sram_readdata\[7\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[7\] " "Logic cell \"sram_readdata\[11\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[7\] " "Logic cell \"sram_readdata\[15\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[7\] " "Logic cell \"sram_readdata\[16\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[7\] " "Logic cell \"sram_readdata\[17\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[7\] " "Logic cell \"sram_readdata\[18\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[7\] " "Logic cell \"sram_readdata\[19\]\[7\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[8\] " "Logic cell \"sram_readdata\[0\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[8\] " "Logic cell \"sram_readdata\[4\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[8\] " "Logic cell \"sram_readdata\[8\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[8\] " "Logic cell \"sram_readdata\[12\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[8\] " "Logic cell \"sram_readdata\[1\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[8\] " "Logic cell \"sram_readdata\[5\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[8\] " "Logic cell \"sram_readdata\[9\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[8\] " "Logic cell \"sram_readdata\[13\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[8\] " "Logic cell \"sram_readdata\[2\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[8\] " "Logic cell \"sram_readdata\[6\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[8\] " "Logic cell \"sram_readdata\[10\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[8\] " "Logic cell \"sram_readdata\[14\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[8\] " "Logic cell \"sram_readdata\[3\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[8\] " "Logic cell \"sram_readdata\[7\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[8\] " "Logic cell \"sram_readdata\[11\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[8\] " "Logic cell \"sram_readdata\[15\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[8\] " "Logic cell \"sram_readdata\[16\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[8\] " "Logic cell \"sram_readdata\[17\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[8\] " "Logic cell \"sram_readdata\[18\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[8\] " "Logic cell \"sram_readdata\[19\]\[8\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[9\] " "Logic cell \"sram_readdata\[0\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[9\] " "Logic cell \"sram_readdata\[4\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[9\] " "Logic cell \"sram_readdata\[8\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[9\] " "Logic cell \"sram_readdata\[12\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[9\] " "Logic cell \"sram_readdata\[1\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[9\] " "Logic cell \"sram_readdata\[5\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[9\] " "Logic cell \"sram_readdata\[9\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[9\] " "Logic cell \"sram_readdata\[13\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[9\] " "Logic cell \"sram_readdata\[2\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[9\] " "Logic cell \"sram_readdata\[6\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[9\] " "Logic cell \"sram_readdata\[10\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[9\] " "Logic cell \"sram_readdata\[14\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[9\] " "Logic cell \"sram_readdata\[3\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[9\] " "Logic cell \"sram_readdata\[7\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[9\] " "Logic cell \"sram_readdata\[11\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[9\] " "Logic cell \"sram_readdata\[15\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[9\] " "Logic cell \"sram_readdata\[16\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[9\] " "Logic cell \"sram_readdata\[17\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[9\] " "Logic cell \"sram_readdata\[18\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[9\] " "Logic cell \"sram_readdata\[19\]\[9\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[10\] " "Logic cell \"sram_readdata\[0\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[10\] " "Logic cell \"sram_readdata\[4\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[10\] " "Logic cell \"sram_readdata\[8\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[10\] " "Logic cell \"sram_readdata\[12\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[10\] " "Logic cell \"sram_readdata\[1\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[10\] " "Logic cell \"sram_readdata\[5\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[10\] " "Logic cell \"sram_readdata\[9\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[10\] " "Logic cell \"sram_readdata\[13\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[10\] " "Logic cell \"sram_readdata\[2\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[10\] " "Logic cell \"sram_readdata\[6\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[10\] " "Logic cell \"sram_readdata\[10\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[10\] " "Logic cell \"sram_readdata\[14\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[10\] " "Logic cell \"sram_readdata\[3\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[10\] " "Logic cell \"sram_readdata\[7\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[10\] " "Logic cell \"sram_readdata\[11\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[10\] " "Logic cell \"sram_readdata\[15\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[10\] " "Logic cell \"sram_readdata\[16\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[10\] " "Logic cell \"sram_readdata\[17\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[10\] " "Logic cell \"sram_readdata\[18\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[10\] " "Logic cell \"sram_readdata\[19\]\[10\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[11\] " "Logic cell \"sram_readdata\[0\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[11\] " "Logic cell \"sram_readdata\[4\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[11\] " "Logic cell \"sram_readdata\[8\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[11\] " "Logic cell \"sram_readdata\[12\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[11\] " "Logic cell \"sram_readdata\[1\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[11\] " "Logic cell \"sram_readdata\[5\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[11\] " "Logic cell \"sram_readdata\[9\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[11\] " "Logic cell \"sram_readdata\[13\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[11\] " "Logic cell \"sram_readdata\[2\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[11\] " "Logic cell \"sram_readdata\[6\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[11\] " "Logic cell \"sram_readdata\[10\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[11\] " "Logic cell \"sram_readdata\[14\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[11\] " "Logic cell \"sram_readdata\[3\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[11\] " "Logic cell \"sram_readdata\[7\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[11\] " "Logic cell \"sram_readdata\[11\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[11\] " "Logic cell \"sram_readdata\[15\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[11\] " "Logic cell \"sram_readdata\[16\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[11\] " "Logic cell \"sram_readdata\[17\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[11\] " "Logic cell \"sram_readdata\[18\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[11\] " "Logic cell \"sram_readdata\[19\]\[11\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[12\] " "Logic cell \"sram_readdata\[12\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[12\] " "Logic cell \"sram_readdata\[13\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[12\] " "Logic cell \"sram_readdata\[14\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[12\] " "Logic cell \"sram_readdata\[15\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[12\] " "Logic cell \"sram_readdata\[4\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[12\] " "Logic cell \"sram_readdata\[5\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[12\] " "Logic cell \"sram_readdata\[6\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[12\] " "Logic cell \"sram_readdata\[7\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[12\] " "Logic cell \"sram_readdata\[0\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[12\] " "Logic cell \"sram_readdata\[1\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[12\] " "Logic cell \"sram_readdata\[2\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[12\] " "Logic cell \"sram_readdata\[3\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[12\] " "Logic cell \"sram_readdata\[16\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[12\] " "Logic cell \"sram_readdata\[17\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[12\] " "Logic cell \"sram_readdata\[18\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[12\] " "Logic cell \"sram_readdata\[19\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[12\] " "Logic cell \"sram_readdata\[8\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[12\] " "Logic cell \"sram_readdata\[9\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[12\] " "Logic cell \"sram_readdata\[10\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[12\] " "Logic cell \"sram_readdata\[11\]\[12\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[13\] " "Logic cell \"sram_readdata\[12\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[13\] " "Logic cell \"sram_readdata\[13\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[13\] " "Logic cell \"sram_readdata\[14\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[13\] " "Logic cell \"sram_readdata\[15\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[13\] " "Logic cell \"sram_readdata\[4\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[13\] " "Logic cell \"sram_readdata\[5\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[13\] " "Logic cell \"sram_readdata\[6\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[13\] " "Logic cell \"sram_readdata\[7\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[13\] " "Logic cell \"sram_readdata\[0\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[13\] " "Logic cell \"sram_readdata\[1\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[13\] " "Logic cell \"sram_readdata\[2\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[13\] " "Logic cell \"sram_readdata\[3\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[13\] " "Logic cell \"sram_readdata\[16\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[13\] " "Logic cell \"sram_readdata\[17\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[13\] " "Logic cell \"sram_readdata\[18\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[13\] " "Logic cell \"sram_readdata\[19\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[13\] " "Logic cell \"sram_readdata\[8\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[13\] " "Logic cell \"sram_readdata\[9\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[13\] " "Logic cell \"sram_readdata\[10\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[13\] " "Logic cell \"sram_readdata\[11\]\[13\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[14\] " "Logic cell \"sram_readdata\[12\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[14\] " "Logic cell \"sram_readdata\[13\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[14\] " "Logic cell \"sram_readdata\[14\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[14\] " "Logic cell \"sram_readdata\[15\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[14\] " "Logic cell \"sram_readdata\[4\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[14\] " "Logic cell \"sram_readdata\[5\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[14\] " "Logic cell \"sram_readdata\[6\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[14\] " "Logic cell \"sram_readdata\[7\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[14\] " "Logic cell \"sram_readdata\[0\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[14\] " "Logic cell \"sram_readdata\[1\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[14\] " "Logic cell \"sram_readdata\[2\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[14\] " "Logic cell \"sram_readdata\[3\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[14\] " "Logic cell \"sram_readdata\[16\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[14\] " "Logic cell \"sram_readdata\[17\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[14\] " "Logic cell \"sram_readdata\[18\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[14\] " "Logic cell \"sram_readdata\[19\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[14\] " "Logic cell \"sram_readdata\[8\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[14\] " "Logic cell \"sram_readdata\[9\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[14\] " "Logic cell \"sram_readdata\[10\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[14\] " "Logic cell \"sram_readdata\[11\]\[14\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[12\]\[15\] " "Logic cell \"sram_readdata\[12\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[12\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[13\]\[15\] " "Logic cell \"sram_readdata\[13\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[13\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[14\]\[15\] " "Logic cell \"sram_readdata\[14\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[14\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[15\]\[15\] " "Logic cell \"sram_readdata\[15\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[15\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[4\]\[15\] " "Logic cell \"sram_readdata\[4\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[4\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[5\]\[15\] " "Logic cell \"sram_readdata\[5\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[5\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[6\]\[15\] " "Logic cell \"sram_readdata\[6\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[6\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[7\]\[15\] " "Logic cell \"sram_readdata\[7\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[7\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[0\]\[15\] " "Logic cell \"sram_readdata\[0\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[0\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[1\]\[15\] " "Logic cell \"sram_readdata\[1\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[1\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[2\]\[15\] " "Logic cell \"sram_readdata\[2\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[2\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[3\]\[15\] " "Logic cell \"sram_readdata\[3\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[3\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[16\]\[15\] " "Logic cell \"sram_readdata\[16\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[16\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[17\]\[15\] " "Logic cell \"sram_readdata\[17\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[17\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[18\]\[15\] " "Logic cell \"sram_readdata\[18\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[18\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[19\]\[15\] " "Logic cell \"sram_readdata\[19\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[19\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[8\]\[15\] " "Logic cell \"sram_readdata\[8\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[8\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[9\]\[15\] " "Logic cell \"sram_readdata\[9\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[10\]\[15\] " "Logic cell \"sram_readdata\[10\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""} { "Info" "ISCL_SCL_CELL_NAME" "sram_readdata\[11\]\[15\] " "Logic cell \"sram_readdata\[11\]\[15\]\"" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 382 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778451206 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1714778451206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778452052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778452727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778456463 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1713 2127 0 0 414 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1713 of its 2127 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 414 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1714778668619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "22 0 2 0 0 " "Adding 22 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714778669385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714778669385 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1714778671140 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1714778671140 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1714778671187 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1714778671187 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 190 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 192 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 201 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 238 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 258 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714778672994 "|DE1_SoC_Computer|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714778672994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41377 " "Implemented 41377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714778673086 ""} { "Info" "ICUT_CUT_TM_OPINS" "157 " "Implemented 157 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714778673086 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "168 " "Implemented 168 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714778673086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38839 " "Implemented 38839 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714778673086 ""} { "Info" "ICUT_CUT_TM_RAMS" "1511 " "Implemented 1511 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714778673086 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1714778673086 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1714778673086 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714778673086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714778673086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 722 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 722 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5743 " "Peak virtual memory: 5743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714778673448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 19:24:33 2024 " "Processing ended: Fri May 03 19:24:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714778673448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:17 " "Elapsed time: 00:06:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714778673448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:53 " "Total CPU time (on all processors): 00:08:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714778673448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714778673448 ""}
