# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SImulation_Edge_Detection.srcs/sources_1/new/top_level_test.vhd" \
"../../../../SImulation_Edge_Detection.srcs/sim_1/new/top_level_test_tb.vhd" \

# Do not sort compile order
nosort
