--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml labkit.twx labkit.ncd -o labkit.twr labkit.pcf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn_down    |    5.525(R)|      SLOW  |   -1.967(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_enter   |    3.942(R)|      SLOW  |   -1.026(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_left    |    5.087(R)|      SLOW  |   -1.619(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_right   |    5.401(R)|      SLOW  |   -1.599(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_up      |    4.912(R)|      SLOW  |   -1.186(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<0>   |    3.524(R)|      SLOW  |   -1.481(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<1>   |    3.498(R)|      SLOW  |   -1.211(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<2>   |    4.068(R)|      SLOW  |   -1.381(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<4>   |    3.276(R)|      SLOW  |   -1.607(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<5>   |    3.081(R)|      SLOW  |   -1.458(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<6>   |    2.763(R)|      SLOW  |   -1.329(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<7>   |    3.422(R)|      SLOW  |   -1.751(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dig<0>      |         5.567(R)|      SLOW  |         3.590(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<1>      |         5.517(R)|      SLOW  |         3.576(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<2>      |         5.912(R)|      SLOW  |         3.810(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<3>      |         5.715(R)|      SLOW  |         3.687(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
hsync       |         6.061(R)|      SLOW  |         3.949(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<0>      |         6.048(R)|      SLOW  |         3.951(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<1>      |         6.197(R)|      SLOW  |         4.003(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<2>      |         5.907(R)|      SLOW  |         3.807(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<3>      |         6.185(R)|      SLOW  |         4.017(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<4>      |         6.016(R)|      SLOW  |         3.886(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<5>      |         5.868(R)|      SLOW  |         3.783(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<6>      |         6.416(R)|      SLOW  |         4.144(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgablue<1>  |         7.557(R)|      SLOW  |         4.737(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgablue<2>  |         7.314(R)|      SLOW  |         4.570(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<0> |         6.961(R)|      SLOW  |         4.334(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<1> |         6.992(R)|      SLOW  |         4.373(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<2> |         7.159(R)|      SLOW  |         4.502(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<0>   |         7.038(R)|      SLOW  |         4.409(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<1>   |         7.041(R)|      SLOW  |         4.420(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<2>   |         7.195(R)|      SLOW  |         4.490(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vsync       |         6.266(R)|      SLOW  |         4.066(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |  233.278|  224.169|  219.807|  219.573|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<0>      |led<0>         |    7.437|
switch<1>      |led<1>         |    7.710|
switch<2>      |led<2>         |    7.361|
switch<3>      |led<3>         |    8.125|
switch<4>      |led<4>         |    6.953|
switch<5>      |led<5>         |    7.008|
switch<6>      |led<6>         |    6.942|
switch<7>      |led<7>         |    7.506|
---------------+---------------+---------+


Analysis completed Wed Nov 29 23:05:12 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



