/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  reg [12:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  wire [24:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [7:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire [18:0] celloutsig_1_18z;
  reg [9:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = { in_data[66:29], celloutsig_0_0z } >= in_data[38:0];
  assign celloutsig_1_3z = in_data[133:128] >= { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_1z[3], celloutsig_1_2z, celloutsig_1_2z } >= { celloutsig_1_5z[4:1], celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[179:178], celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_1z[3:0] } >= { celloutsig_1_5z[3:0], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[73:68] > in_data[35:30];
  assign celloutsig_0_12z = { celloutsig_0_11z[5:2], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z } || { celloutsig_0_10z[4:0], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_15z = { in_data[172:170], celloutsig_1_4z, celloutsig_1_10z } || celloutsig_1_11z[6:2];
  assign celloutsig_0_7z = celloutsig_0_5z & ~(celloutsig_0_1z);
  assign celloutsig_1_18z = ~ { celloutsig_1_13z[12:2], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_3z };
  assign celloutsig_0_4z = ~ in_data[29:20];
  assign celloutsig_0_6z = ~ { celloutsig_0_4z[9:8], celloutsig_0_0z };
  assign celloutsig_0_5z = | { celloutsig_0_2z[3], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_2z = | { in_data[107:101], celloutsig_1_0z };
  assign celloutsig_1_4z = | { in_data[149:141], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_10z = | celloutsig_1_8z;
  assign celloutsig_0_11z = in_data[36:27] << celloutsig_0_9z[17:8];
  assign celloutsig_0_13z = { celloutsig_0_9z[17:12], celloutsig_0_2z } << { celloutsig_0_11z[7:2], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_5z = celloutsig_1_0z << { celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_1z[3:1] };
  assign celloutsig_1_8z = { celloutsig_1_1z[0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z } << { celloutsig_1_1z[2:0], celloutsig_1_4z };
  assign celloutsig_1_12z = celloutsig_1_11z[6:2] << { celloutsig_1_8z[2:1], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_1z[3:0] } << { in_data[154:153], celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_1z[3:0], celloutsig_1_4z, celloutsig_1_1z[5], celloutsig_1_1z[5], celloutsig_1_1z[3:0] };
  assign celloutsig_0_3z = in_data[17:11] <<< celloutsig_0_2z[12:6];
  assign celloutsig_0_9z = { celloutsig_0_4z[4:1], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z } >>> in_data[41:17];
  assign celloutsig_0_10z = { celloutsig_0_4z[6:1], celloutsig_0_5z } >>> celloutsig_0_2z[9:3];
  assign celloutsig_0_17z = celloutsig_0_13z[16:12] >>> { celloutsig_0_3z[5:2], celloutsig_0_7z };
  assign celloutsig_1_16z = { celloutsig_1_11z[4:1], celloutsig_1_10z } >>> { in_data[116:114], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_16z = celloutsig_0_9z[16:12] ^ { celloutsig_0_10z[3:0], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[113:109] ^ in_data[190:186];
  always_latch
    if (clkin_data[128]) celloutsig_1_19z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_16z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_8z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_8z = { in_data[85], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_2z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[29:17];
  always_latch
    if (!clkin_data[96]) celloutsig_1_11z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_11z = { celloutsig_1_1z[5], celloutsig_1_1z[3], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_10z };
  assign { celloutsig_1_1z[5], celloutsig_1_1z[3:0] } = ~ celloutsig_1_0z;
  assign celloutsig_1_1z[4] = celloutsig_1_1z[5];
  assign { out_data[146:128], out_data[105:96], out_data[36:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
