ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.text.MPU_Config,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MPU_Config:
  26              	.LFB158:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 2


  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** FDCAN_HandleTypeDef hfdcan1;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  47:Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  48:Core/Src/main.c **** SPI_HandleTypeDef hspi4;
  49:Core/Src/main.c **** SPI_HandleTypeDef hspi6;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** UART_HandleTypeDef huart4;
  54:Core/Src/main.c **** UART_HandleTypeDef huart8;
  55:Core/Src/main.c **** UART_HandleTypeDef huart1;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** WWDG_HandleTypeDef hwwdg1;
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE BEGIN PV */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PV */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  66:Core/Src/main.c **** void SystemClock_Config(void);
  67:Core/Src/main.c **** static void MPU_Config(void);
  68:Core/Src/main.c **** static void MX_GPIO_Init(void);
  69:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  70:Core/Src/main.c **** static void MX_SPI1_Init(void);
  71:Core/Src/main.c **** static void MX_SPI3_Init(void);
  72:Core/Src/main.c **** static void MX_SPI4_Init(void);
  73:Core/Src/main.c **** static void MX_SPI6_Init(void);
  74:Core/Src/main.c **** static void MX_UART8_Init(void);
  75:Core/Src/main.c **** static void MX_WWDG1_Init(void);
  76:Core/Src/main.c **** static void MX_UART4_Init(void);
  77:Core/Src/main.c **** static void MX_FDCAN1_Init(void);
  78:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  79:Core/Src/main.c **** static void MX_TIM1_Init(void);
  80:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* USER CODE END PFP */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  85:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** /* USER CODE END 0 */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 3


  90:Core/Src/main.c ****   * @brief  The application entry point.
  91:Core/Src/main.c ****   * @retval int
  92:Core/Src/main.c ****   */
  93:Core/Src/main.c **** int main(void)
  94:Core/Src/main.c **** {
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END 1 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
 101:Core/Src/main.c ****   MPU_Config();
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 106:Core/Src/main.c ****   HAL_Init();
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* USER CODE END Init */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* Configure the system clock */
 113:Core/Src/main.c ****   SystemClock_Config();
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE END SysInit */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* Initialize all configured peripherals */
 120:Core/Src/main.c ****   MX_GPIO_Init();
 121:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 122:Core/Src/main.c ****   MX_SPI1_Init();
 123:Core/Src/main.c ****   MX_SPI3_Init();
 124:Core/Src/main.c ****   MX_SPI4_Init();
 125:Core/Src/main.c ****   MX_SPI6_Init();
 126:Core/Src/main.c ****   MX_UART8_Init();
 127:Core/Src/main.c ****   MX_WWDG1_Init();
 128:Core/Src/main.c ****   MX_UART4_Init();
 129:Core/Src/main.c ****   MX_FDCAN1_Init();
 130:Core/Src/main.c ****   MX_USART1_UART_Init();
 131:Core/Src/main.c ****   MX_TIM1_Init();
 132:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 133:Core/Src/main.c ****   HAL_Delay(2000);
 134:Core/Src/main.c **** HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
 135:Core/Src/main.c ****     HAL_Delay(500);
 136:Core/Src/main.c ****     HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_RESET);
 137:Core/Src/main.c ****     HAL_Delay(500);
 138:Core/Src/main.c ****   /* USER CODE END 2 */
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* Infinite loop */
 141:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 142:Core/Src/main.c ****   while (1)
 143:Core/Src/main.c ****   {
 144:Core/Src/main.c ****     HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
 145:Core/Src/main.c ****     HAL_Delay(1000);
 146:Core/Src/main.c ****     HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_RESET);
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 4


 147:Core/Src/main.c ****     HAL_Delay(1000);
 148:Core/Src/main.c ****     /* USER CODE END WHILE */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c ****   /* USER CODE END 3 */
 153:Core/Src/main.c **** }
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** /**
 156:Core/Src/main.c ****   * @brief System Clock Configuration
 157:Core/Src/main.c ****   * @retval None
 158:Core/Src/main.c ****   */
 159:Core/Src/main.c **** void SystemClock_Config(void)
 160:Core/Src/main.c **** {
 161:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 162:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /** Supply configuration update enable
 165:Core/Src/main.c ****   */
 166:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 169:Core/Src/main.c ****   */
 170:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 175:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 176:Core/Src/main.c ****   */
 177:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 179:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 180:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 18;
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 191:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****     Error_Handler();
 194:Core/Src/main.c ****   }
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 197:Core/Src/main.c ****   */
 198:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 199:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 200:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 201:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 202:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 203:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 5


 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 205:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 206:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 207:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 210:Core/Src/main.c ****   {
 211:Core/Src/main.c ****     Error_Handler();
 212:Core/Src/main.c ****   }
 213:Core/Src/main.c **** }
 214:Core/Src/main.c **** 
 215:Core/Src/main.c **** /**
 216:Core/Src/main.c ****   * @brief FDCAN1 Initialization Function
 217:Core/Src/main.c ****   * @param None
 218:Core/Src/main.c ****   * @retval None
 219:Core/Src/main.c ****   */
 220:Core/Src/main.c **** static void MX_FDCAN1_Init(void)
 221:Core/Src/main.c **** {
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 0 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 0 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 1 */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 1 */
 230:Core/Src/main.c ****   hfdcan1.Instance = FDCAN1;
 231:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 232:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 233:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 234:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 235:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 236:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 16;
 237:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 238:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 1;
 239:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 1;
 240:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 241:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 242:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 243:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 244:Core/Src/main.c ****   hfdcan1.Init.MessageRAMOffset = 0;
 245:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 246:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 247:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 248:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 249:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 250:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 251:Core/Src/main.c ****   hfdcan1.Init.RxBuffersNbr = 0;
 252:Core/Src/main.c ****   hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 253:Core/Src/main.c ****   hfdcan1.Init.TxEventsNbr = 0;
 254:Core/Src/main.c ****   hfdcan1.Init.TxBuffersNbr = 0;
 255:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 256:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 257:Core/Src/main.c ****   hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 258:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 259:Core/Src/main.c ****   {
 260:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 6


 261:Core/Src/main.c ****   }
 262:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 2 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 2 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** }
 267:Core/Src/main.c **** 
 268:Core/Src/main.c **** /**
 269:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 270:Core/Src/main.c ****   * @param None
 271:Core/Src/main.c ****   * @retval None
 272:Core/Src/main.c ****   */
 273:Core/Src/main.c **** static void MX_SPI1_Init(void)
 274:Core/Src/main.c **** {
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 283:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 284:Core/Src/main.c ****   hspi1.Instance = SPI1;
 285:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 286:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 287:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 288:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 289:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 290:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 291:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 292:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 293:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 294:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 295:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 296:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 297:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 298:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 299:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 300:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 301:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 302:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 303:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 304:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 305:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 306:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 307:Core/Src/main.c ****   {
 308:Core/Src/main.c ****     Error_Handler();
 309:Core/Src/main.c ****   }
 310:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c **** }
 315:Core/Src/main.c **** 
 316:Core/Src/main.c **** /**
 317:Core/Src/main.c ****   * @brief SPI3 Initialization Function
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 7


 318:Core/Src/main.c ****   * @param None
 319:Core/Src/main.c ****   * @retval None
 320:Core/Src/main.c ****   */
 321:Core/Src/main.c **** static void MX_SPI3_Init(void)
 322:Core/Src/main.c **** {
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 331:Core/Src/main.c ****   /* SPI3 parameter configuration*/
 332:Core/Src/main.c ****   hspi3.Instance = SPI3;
 333:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 334:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 335:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 336:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 337:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 338:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 339:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 340:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 341:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 342:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 343:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 0x0;
 344:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 345:Core/Src/main.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 346:Core/Src/main.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 347:Core/Src/main.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 348:Core/Src/main.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 349:Core/Src/main.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 350:Core/Src/main.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 351:Core/Src/main.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 352:Core/Src/main.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 353:Core/Src/main.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 354:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 355:Core/Src/main.c ****   {
 356:Core/Src/main.c ****     Error_Handler();
 357:Core/Src/main.c ****   }
 358:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 361:Core/Src/main.c **** 
 362:Core/Src/main.c **** }
 363:Core/Src/main.c **** 
 364:Core/Src/main.c **** /**
 365:Core/Src/main.c ****   * @brief SPI4 Initialization Function
 366:Core/Src/main.c ****   * @param None
 367:Core/Src/main.c ****   * @retval None
 368:Core/Src/main.c ****   */
 369:Core/Src/main.c **** static void MX_SPI4_Init(void)
 370:Core/Src/main.c **** {
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /* USER CODE BEGIN SPI4_Init 0 */
 373:Core/Src/main.c **** 
 374:Core/Src/main.c ****   /* USER CODE END SPI4_Init 0 */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 8


 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   /* USER CODE BEGIN SPI4_Init 1 */
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****   /* USER CODE END SPI4_Init 1 */
 379:Core/Src/main.c ****   /* SPI4 parameter configuration*/
 380:Core/Src/main.c ****   hspi4.Instance = SPI4;
 381:Core/Src/main.c ****   hspi4.Init.Mode = SPI_MODE_MASTER;
 382:Core/Src/main.c ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 383:Core/Src/main.c ****   hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 384:Core/Src/main.c ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 385:Core/Src/main.c ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 386:Core/Src/main.c ****   hspi4.Init.NSS = SPI_NSS_SOFT;
 387:Core/Src/main.c ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 388:Core/Src/main.c ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 389:Core/Src/main.c ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 390:Core/Src/main.c ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 391:Core/Src/main.c ****   hspi4.Init.CRCPolynomial = 0x0;
 392:Core/Src/main.c ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 393:Core/Src/main.c ****   hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 394:Core/Src/main.c ****   hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 395:Core/Src/main.c ****   hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 396:Core/Src/main.c ****   hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 397:Core/Src/main.c ****   hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 398:Core/Src/main.c ****   hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 399:Core/Src/main.c ****   hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 400:Core/Src/main.c ****   hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 401:Core/Src/main.c ****   hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 402:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
 403:Core/Src/main.c ****   {
 404:Core/Src/main.c ****     Error_Handler();
 405:Core/Src/main.c ****   }
 406:Core/Src/main.c ****   /* USER CODE BEGIN SPI4_Init 2 */
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /* USER CODE END SPI4_Init 2 */
 409:Core/Src/main.c **** 
 410:Core/Src/main.c **** }
 411:Core/Src/main.c **** 
 412:Core/Src/main.c **** /**
 413:Core/Src/main.c ****   * @brief SPI6 Initialization Function
 414:Core/Src/main.c ****   * @param None
 415:Core/Src/main.c ****   * @retval None
 416:Core/Src/main.c ****   */
 417:Core/Src/main.c **** static void MX_SPI6_Init(void)
 418:Core/Src/main.c **** {
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   /* USER CODE BEGIN SPI6_Init 0 */
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****   /* USER CODE END SPI6_Init 0 */
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   /* USER CODE BEGIN SPI6_Init 1 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE END SPI6_Init 1 */
 427:Core/Src/main.c ****   /* SPI6 parameter configuration*/
 428:Core/Src/main.c ****   hspi6.Instance = SPI6;
 429:Core/Src/main.c ****   hspi6.Init.Mode = SPI_MODE_MASTER;
 430:Core/Src/main.c ****   hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 431:Core/Src/main.c ****   hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 9


 432:Core/Src/main.c ****   hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 433:Core/Src/main.c ****   hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 434:Core/Src/main.c ****   hspi6.Init.NSS = SPI_NSS_SOFT;
 435:Core/Src/main.c ****   hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 436:Core/Src/main.c ****   hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 437:Core/Src/main.c ****   hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 438:Core/Src/main.c ****   hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 439:Core/Src/main.c ****   hspi6.Init.CRCPolynomial = 0x0;
 440:Core/Src/main.c ****   hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 441:Core/Src/main.c ****   hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 442:Core/Src/main.c ****   hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 443:Core/Src/main.c ****   hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 444:Core/Src/main.c ****   hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 445:Core/Src/main.c ****   hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 446:Core/Src/main.c ****   hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 447:Core/Src/main.c ****   hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 448:Core/Src/main.c ****   hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 449:Core/Src/main.c ****   hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 450:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi6) != HAL_OK)
 451:Core/Src/main.c ****   {
 452:Core/Src/main.c ****     Error_Handler();
 453:Core/Src/main.c ****   }
 454:Core/Src/main.c ****   /* USER CODE BEGIN SPI6_Init 2 */
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   /* USER CODE END SPI6_Init 2 */
 457:Core/Src/main.c **** 
 458:Core/Src/main.c **** }
 459:Core/Src/main.c **** 
 460:Core/Src/main.c **** /**
 461:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 462:Core/Src/main.c ****   * @param None
 463:Core/Src/main.c ****   * @retval None
 464:Core/Src/main.c ****   */
 465:Core/Src/main.c **** static void MX_TIM1_Init(void)
 466:Core/Src/main.c **** {
 467:Core/Src/main.c **** 
 468:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 469:Core/Src/main.c **** 
 470:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 473:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 474:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 475:Core/Src/main.c **** 
 476:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 477:Core/Src/main.c **** 
 478:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 479:Core/Src/main.c ****   htim1.Instance = TIM1;
 480:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 481:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 482:Core/Src/main.c ****   htim1.Init.Period = 65535;
 483:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 484:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 485:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 486:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 487:Core/Src/main.c ****   {
 488:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 10


 489:Core/Src/main.c ****   }
 490:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 491:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 492:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 493:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 494:Core/Src/main.c ****   {
 495:Core/Src/main.c ****     Error_Handler();
 496:Core/Src/main.c ****   }
 497:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 498:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 499:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 500:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 501:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 502:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 503:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 504:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 505:Core/Src/main.c ****   {
 506:Core/Src/main.c ****     Error_Handler();
 507:Core/Src/main.c ****   }
 508:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 509:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 510:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 511:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 512:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 513:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 514:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 515:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 516:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 517:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 518:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 519:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 520:Core/Src/main.c ****   {
 521:Core/Src/main.c ****     Error_Handler();
 522:Core/Src/main.c ****   }
 523:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 524:Core/Src/main.c **** 
 525:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 526:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 527:Core/Src/main.c **** 
 528:Core/Src/main.c **** }
 529:Core/Src/main.c **** 
 530:Core/Src/main.c **** /**
 531:Core/Src/main.c ****   * @brief UART4 Initialization Function
 532:Core/Src/main.c ****   * @param None
 533:Core/Src/main.c ****   * @retval None
 534:Core/Src/main.c ****   */
 535:Core/Src/main.c **** static void MX_UART4_Init(void)
 536:Core/Src/main.c **** {
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 539:Core/Src/main.c **** 
 540:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 541:Core/Src/main.c **** 
 542:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 543:Core/Src/main.c **** 
 544:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 545:Core/Src/main.c ****   huart4.Instance = UART4;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 11


 546:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 547:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 548:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 549:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 550:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 551:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 552:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 553:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 554:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 555:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 556:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 557:Core/Src/main.c ****   {
 558:Core/Src/main.c ****     Error_Handler();
 559:Core/Src/main.c ****   }
 560:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 561:Core/Src/main.c ****   {
 562:Core/Src/main.c ****     Error_Handler();
 563:Core/Src/main.c ****   }
 564:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 565:Core/Src/main.c ****   {
 566:Core/Src/main.c ****     Error_Handler();
 567:Core/Src/main.c ****   }
 568:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 569:Core/Src/main.c ****   {
 570:Core/Src/main.c ****     Error_Handler();
 571:Core/Src/main.c ****   }
 572:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 573:Core/Src/main.c **** 
 574:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 575:Core/Src/main.c **** 
 576:Core/Src/main.c **** }
 577:Core/Src/main.c **** 
 578:Core/Src/main.c **** /**
 579:Core/Src/main.c ****   * @brief UART8 Initialization Function
 580:Core/Src/main.c ****   * @param None
 581:Core/Src/main.c ****   * @retval None
 582:Core/Src/main.c ****   */
 583:Core/Src/main.c **** static void MX_UART8_Init(void)
 584:Core/Src/main.c **** {
 585:Core/Src/main.c **** 
 586:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 0 */
 587:Core/Src/main.c **** 
 588:Core/Src/main.c ****   /* USER CODE END UART8_Init 0 */
 589:Core/Src/main.c **** 
 590:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 1 */
 591:Core/Src/main.c **** 
 592:Core/Src/main.c ****   /* USER CODE END UART8_Init 1 */
 593:Core/Src/main.c ****   huart8.Instance = UART8;
 594:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 595:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 596:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 597:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 598:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 599:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 600:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 601:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 602:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 12


 603:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 604:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 605:Core/Src/main.c ****   {
 606:Core/Src/main.c ****     Error_Handler();
 607:Core/Src/main.c ****   }
 608:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 609:Core/Src/main.c ****   {
 610:Core/Src/main.c ****     Error_Handler();
 611:Core/Src/main.c ****   }
 612:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 613:Core/Src/main.c ****   {
 614:Core/Src/main.c ****     Error_Handler();
 615:Core/Src/main.c ****   }
 616:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 617:Core/Src/main.c ****   {
 618:Core/Src/main.c ****     Error_Handler();
 619:Core/Src/main.c ****   }
 620:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 2 */
 621:Core/Src/main.c **** 
 622:Core/Src/main.c ****   /* USER CODE END UART8_Init 2 */
 623:Core/Src/main.c **** 
 624:Core/Src/main.c **** }
 625:Core/Src/main.c **** 
 626:Core/Src/main.c **** /**
 627:Core/Src/main.c ****   * @brief USART1 Initialization Function
 628:Core/Src/main.c ****   * @param None
 629:Core/Src/main.c ****   * @retval None
 630:Core/Src/main.c ****   */
 631:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 632:Core/Src/main.c **** {
 633:Core/Src/main.c **** 
 634:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 635:Core/Src/main.c **** 
 636:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 637:Core/Src/main.c **** 
 638:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 639:Core/Src/main.c **** 
 640:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 641:Core/Src/main.c ****   huart1.Instance = USART1;
 642:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 643:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 644:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 645:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 646:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 647:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 648:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 649:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 650:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 651:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 652:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 653:Core/Src/main.c ****   {
 654:Core/Src/main.c ****     Error_Handler();
 655:Core/Src/main.c ****   }
 656:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 657:Core/Src/main.c ****   {
 658:Core/Src/main.c ****     Error_Handler();
 659:Core/Src/main.c ****   }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 13


 660:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 661:Core/Src/main.c ****   {
 662:Core/Src/main.c ****     Error_Handler();
 663:Core/Src/main.c ****   }
 664:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 665:Core/Src/main.c ****   {
 666:Core/Src/main.c ****     Error_Handler();
 667:Core/Src/main.c ****   }
 668:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 669:Core/Src/main.c **** 
 670:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 671:Core/Src/main.c **** 
 672:Core/Src/main.c **** }
 673:Core/Src/main.c **** 
 674:Core/Src/main.c **** /**
 675:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 676:Core/Src/main.c ****   * @param None
 677:Core/Src/main.c ****   * @retval None
 678:Core/Src/main.c ****   */
 679:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 680:Core/Src/main.c **** {
 681:Core/Src/main.c **** 
 682:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 683:Core/Src/main.c **** 
 684:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 685:Core/Src/main.c **** 
 686:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 687:Core/Src/main.c **** 
 688:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 689:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 690:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 691:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 692:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 693:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 694:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 695:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 696:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 697:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 698:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 699:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 700:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 701:Core/Src/main.c ****   {
 702:Core/Src/main.c ****     Error_Handler();
 703:Core/Src/main.c ****   }
 704:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 705:Core/Src/main.c **** 
 706:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 707:Core/Src/main.c **** 
 708:Core/Src/main.c **** }
 709:Core/Src/main.c **** 
 710:Core/Src/main.c **** /**
 711:Core/Src/main.c ****   * @brief WWDG1 Initialization Function
 712:Core/Src/main.c ****   * @param None
 713:Core/Src/main.c ****   * @retval None
 714:Core/Src/main.c ****   */
 715:Core/Src/main.c **** static void MX_WWDG1_Init(void)
 716:Core/Src/main.c **** {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 14


 717:Core/Src/main.c **** 
 718:Core/Src/main.c ****   /* USER CODE BEGIN WWDG1_Init 0 */
 719:Core/Src/main.c **** 
 720:Core/Src/main.c ****   /* USER CODE END WWDG1_Init 0 */
 721:Core/Src/main.c **** 
 722:Core/Src/main.c ****   /* USER CODE BEGIN WWDG1_Init 1 */
 723:Core/Src/main.c **** 
 724:Core/Src/main.c ****   /* USER CODE END WWDG1_Init 1 */
 725:Core/Src/main.c ****   hwwdg1.Instance = WWDG1;
 726:Core/Src/main.c ****   hwwdg1.Init.Prescaler = WWDG_PRESCALER_1;
 727:Core/Src/main.c ****   hwwdg1.Init.Window = 64;
 728:Core/Src/main.c ****   hwwdg1.Init.Counter = 64;
 729:Core/Src/main.c ****   hwwdg1.Init.EWIMode = WWDG_EWI_DISABLE;
 730:Core/Src/main.c ****   if (HAL_WWDG_Init(&hwwdg1) != HAL_OK)
 731:Core/Src/main.c ****   {
 732:Core/Src/main.c ****     Error_Handler();
 733:Core/Src/main.c ****   }
 734:Core/Src/main.c ****   /* USER CODE BEGIN WWDG1_Init 2 */
 735:Core/Src/main.c **** 
 736:Core/Src/main.c ****   /* USER CODE END WWDG1_Init 2 */
 737:Core/Src/main.c **** 
 738:Core/Src/main.c **** }
 739:Core/Src/main.c **** 
 740:Core/Src/main.c **** /**
 741:Core/Src/main.c ****   * @brief GPIO Initialization Function
 742:Core/Src/main.c ****   * @param None
 743:Core/Src/main.c ****   * @retval None
 744:Core/Src/main.c ****   */
 745:Core/Src/main.c **** static void MX_GPIO_Init(void)
 746:Core/Src/main.c **** {
 747:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 748:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 749:Core/Src/main.c **** 
 750:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 751:Core/Src/main.c **** 
 752:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 753:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 754:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 755:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 756:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 757:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 758:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 759:Core/Src/main.c **** 
 760:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 761:Core/Src/main.c ****   HAL_GPIO_WritePin(TPU_SELECT_GPIO_Port, TPU_SELECT_Pin, GPIO_PIN_RESET);
 762:Core/Src/main.c **** 
 763:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 764:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, MAG_CS_Pin|MPU_R_Pin|MPU_G_Pin|MPU_B_Pin
 765:Core/Src/main.c ****                           |SPU_SELECT_Pin, GPIO_PIN_RESET);
 766:Core/Src/main.c **** 
 767:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 768:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin, GPIO_PIN_RESET);
 769:Core/Src/main.c **** 
 770:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 771:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, MPU_CAN_S_Pin|BMP_CS_Pin|BMP_INT_Pin|ICP_CS_Pin
 772:Core/Src/main.c ****                           |ICP_INT_Pin, GPIO_PIN_RESET);
 773:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 15


 774:Core/Src/main.c ****   /*Configure GPIO pin : TPU_SELECT_Pin */
 775:Core/Src/main.c ****   GPIO_InitStruct.Pin = TPU_SELECT_Pin;
 776:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 777:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 778:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 779:Core/Src/main.c ****   HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 780:Core/Src/main.c **** 
 781:Core/Src/main.c ****   /*Configure GPIO pins : MAG_CS_Pin MPU_B_Pin SPU_SELECT_Pin */
 782:Core/Src/main.c ****   GPIO_InitStruct.Pin = MAG_CS_Pin|MPU_B_Pin|SPU_SELECT_Pin;
 783:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 784:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 785:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 786:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 787:Core/Src/main.c **** 
 788:Core/Src/main.c ****   /*Configure GPIO pins : IMU1_INT_Pin IMU1_CS_Pin IMU2_INT_Pin */
 789:Core/Src/main.c ****   GPIO_InitStruct.Pin = IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin;
 790:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 791:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 792:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 793:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 794:Core/Src/main.c **** 
 795:Core/Src/main.c ****   /*Configure GPIO pins : IMU2_CS_Pin IMU3_INT_Pin IMU3_CS_Pin */
 796:Core/Src/main.c ****   GPIO_InitStruct.Pin = IMU2_CS_Pin|IMU3_INT_Pin|IMU3_CS_Pin;
 797:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 798:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 799:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800:Core/Src/main.c **** 
 801:Core/Src/main.c ****   /*Configure GPIO pins : MPU_R_Pin MPU_G_Pin */
 802:Core/Src/main.c ****   GPIO_InitStruct.Pin = MPU_R_Pin|MPU_G_Pin;
 803:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 804:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 805:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 806:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 807:Core/Src/main.c **** 
 808:Core/Src/main.c ****   /*Configure GPIO pins : MPU_CAN_S_Pin BMP_CS_Pin BMP_INT_Pin ICP_CS_Pin
 809:Core/Src/main.c ****                            ICP_INT_Pin */
 810:Core/Src/main.c ****   GPIO_InitStruct.Pin = MPU_CAN_S_Pin|BMP_CS_Pin|BMP_INT_Pin|ICP_CS_Pin
 811:Core/Src/main.c ****                           |ICP_INT_Pin;
 812:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 813:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 814:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 815:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 816:Core/Src/main.c **** 
 817:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 818:Core/Src/main.c **** 
 819:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 820:Core/Src/main.c **** }
 821:Core/Src/main.c **** 
 822:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 823:Core/Src/main.c **** 
 824:Core/Src/main.c **** /* USER CODE END 4 */
 825:Core/Src/main.c **** 
 826:Core/Src/main.c ****  /* MPU Configuration */
 827:Core/Src/main.c **** 
 828:Core/Src/main.c **** void MPU_Config(void)
 829:Core/Src/main.c **** {
  27              		.loc 1 829 1 view -0
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 16


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 85B0     		sub	sp, sp, #20
  37              		.cfi_def_cfa_offset 32
 830:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  38              		.loc 1 830 3 view .LVU1
  39              		.loc 1 830 26 is_stmt 0 view .LVU2
  40 0004 0024     		movs	r4, #0
  41 0006 0094     		str	r4, [sp]
  42 0008 0194     		str	r4, [sp, #4]
  43 000a 0294     		str	r4, [sp, #8]
  44 000c 0394     		str	r4, [sp, #12]
 831:Core/Src/main.c **** 
 832:Core/Src/main.c ****   /* Disables the MPU */
 833:Core/Src/main.c ****   HAL_MPU_Disable();
  45              		.loc 1 833 3 is_stmt 1 view .LVU3
  46 000e FFF7FEFF 		bl	HAL_MPU_Disable
  47              	.LVL0:
 834:Core/Src/main.c **** 
 835:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 836:Core/Src/main.c ****   */
 837:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  48              		.loc 1 837 3 view .LVU4
  49              		.loc 1 837 25 is_stmt 0 view .LVU5
  50 0012 0123     		movs	r3, #1
  51 0014 8DF80030 		strb	r3, [sp]
 838:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  52              		.loc 1 838 3 is_stmt 1 view .LVU6
  53              		.loc 1 838 25 is_stmt 0 view .LVU7
  54 0018 8DF80140 		strb	r4, [sp, #1]
 839:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
  55              		.loc 1 839 3 is_stmt 1 view .LVU8
  56              		.loc 1 839 30 is_stmt 0 view .LVU9
  57 001c 0194     		str	r4, [sp, #4]
 840:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  58              		.loc 1 840 3 is_stmt 1 view .LVU10
  59              		.loc 1 840 23 is_stmt 0 view .LVU11
  60 001e 1F22     		movs	r2, #31
  61 0020 8DF80820 		strb	r2, [sp, #8]
 841:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  62              		.loc 1 841 3 is_stmt 1 view .LVU12
  63              		.loc 1 841 35 is_stmt 0 view .LVU13
  64 0024 8722     		movs	r2, #135
  65 0026 8DF80920 		strb	r2, [sp, #9]
 842:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  66              		.loc 1 842 3 is_stmt 1 view .LVU14
  67              		.loc 1 842 31 is_stmt 0 view .LVU15
  68 002a 8DF80A40 		strb	r4, [sp, #10]
 843:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  69              		.loc 1 843 3 is_stmt 1 view .LVU16
  70              		.loc 1 843 35 is_stmt 0 view .LVU17
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 17


  71 002e 8DF80B40 		strb	r4, [sp, #11]
 844:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  72              		.loc 1 844 3 is_stmt 1 view .LVU18
  73              		.loc 1 844 30 is_stmt 0 view .LVU19
  74 0032 8DF80C30 		strb	r3, [sp, #12]
 845:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  75              		.loc 1 845 3 is_stmt 1 view .LVU20
  76              		.loc 1 845 30 is_stmt 0 view .LVU21
  77 0036 8DF80D30 		strb	r3, [sp, #13]
 846:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  78              		.loc 1 846 3 is_stmt 1 view .LVU22
  79              		.loc 1 846 30 is_stmt 0 view .LVU23
  80 003a 8DF80E40 		strb	r4, [sp, #14]
 847:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  81              		.loc 1 847 3 is_stmt 1 view .LVU24
  82              		.loc 1 847 31 is_stmt 0 view .LVU25
  83 003e 8DF80F40 		strb	r4, [sp, #15]
 848:Core/Src/main.c **** 
 849:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  84              		.loc 1 849 3 is_stmt 1 view .LVU26
  85 0042 6846     		mov	r0, sp
  86 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
  87              	.LVL1:
 850:Core/Src/main.c ****   /* Enables the MPU */
 851:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  88              		.loc 1 851 3 view .LVU27
  89 0048 0420     		movs	r0, #4
  90 004a FFF7FEFF 		bl	HAL_MPU_Enable
  91              	.LVL2:
 852:Core/Src/main.c **** 
 853:Core/Src/main.c **** }
  92              		.loc 1 853 1 is_stmt 0 view .LVU28
  93 004e 05B0     		add	sp, sp, #20
  94              		.cfi_def_cfa_offset 12
  95              		@ sp needed
  96 0050 30BD     		pop	{r4, r5, pc}
  97              		.cfi_endproc
  98              	.LFE158:
 100              		.section	.text.MX_GPIO_Init,"ax",%progbits
 101              		.align	1
 102              		.syntax unified
 103              		.thumb
 104              		.thumb_func
 106              	MX_GPIO_Init:
 107              	.LFB157:
 746:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 746 1 is_stmt 1 view -0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 48
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 112 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 113              		.cfi_def_cfa_offset 32
 114              		.cfi_offset 4, -32
 115              		.cfi_offset 5, -28
 116              		.cfi_offset 6, -24
 117              		.cfi_offset 7, -20
 118              		.cfi_offset 8, -16
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 18


 119              		.cfi_offset 9, -12
 120              		.cfi_offset 10, -8
 121              		.cfi_offset 14, -4
 122 0004 8CB0     		sub	sp, sp, #48
 123              		.cfi_def_cfa_offset 80
 747:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 124              		.loc 1 747 3 view .LVU30
 747:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 125              		.loc 1 747 20 is_stmt 0 view .LVU31
 126 0006 07AD     		add	r5, sp, #28
 127 0008 0024     		movs	r4, #0
 128 000a 0794     		str	r4, [sp, #28]
 129 000c 0894     		str	r4, [sp, #32]
 130 000e 0994     		str	r4, [sp, #36]
 131 0010 0A94     		str	r4, [sp, #40]
 132 0012 0B94     		str	r4, [sp, #44]
 753:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 133              		.loc 1 753 3 is_stmt 1 view .LVU32
 134              	.LBB4:
 753:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 135              		.loc 1 753 3 view .LVU33
 753:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 136              		.loc 1 753 3 view .LVU34
 137 0014 524B     		ldr	r3, .L5
 138 0016 D3F8E020 		ldr	r2, [r3, #224]
 139 001a 42F01002 		orr	r2, r2, #16
 140 001e C3F8E020 		str	r2, [r3, #224]
 753:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 141              		.loc 1 753 3 view .LVU35
 142 0022 D3F8E020 		ldr	r2, [r3, #224]
 143 0026 02F01002 		and	r2, r2, #16
 144 002a 0192     		str	r2, [sp, #4]
 753:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 145              		.loc 1 753 3 view .LVU36
 146 002c 019A     		ldr	r2, [sp, #4]
 147              	.LBE4:
 753:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 148              		.loc 1 753 3 view .LVU37
 754:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 149              		.loc 1 754 3 view .LVU38
 150              	.LBB5:
 754:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 151              		.loc 1 754 3 view .LVU39
 754:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 152              		.loc 1 754 3 view .LVU40
 153 002e D3F8E020 		ldr	r2, [r3, #224]
 154 0032 42F00402 		orr	r2, r2, #4
 155 0036 C3F8E020 		str	r2, [r3, #224]
 754:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 156              		.loc 1 754 3 view .LVU41
 157 003a D3F8E020 		ldr	r2, [r3, #224]
 158 003e 02F00402 		and	r2, r2, #4
 159 0042 0292     		str	r2, [sp, #8]
 754:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 160              		.loc 1 754 3 view .LVU42
 161 0044 029A     		ldr	r2, [sp, #8]
 162              	.LBE5:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 19


 754:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 163              		.loc 1 754 3 view .LVU43
 755:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 164              		.loc 1 755 3 view .LVU44
 165              	.LBB6:
 755:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 166              		.loc 1 755 3 view .LVU45
 755:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 167              		.loc 1 755 3 view .LVU46
 168 0046 D3F8E020 		ldr	r2, [r3, #224]
 169 004a 42F08002 		orr	r2, r2, #128
 170 004e C3F8E020 		str	r2, [r3, #224]
 755:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 171              		.loc 1 755 3 view .LVU47
 172 0052 D3F8E020 		ldr	r2, [r3, #224]
 173 0056 02F08002 		and	r2, r2, #128
 174 005a 0392     		str	r2, [sp, #12]
 755:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 175              		.loc 1 755 3 view .LVU48
 176 005c 039A     		ldr	r2, [sp, #12]
 177              	.LBE6:
 755:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 178              		.loc 1 755 3 view .LVU49
 756:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 756 3 view .LVU50
 180              	.LBB7:
 756:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 181              		.loc 1 756 3 view .LVU51
 756:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 182              		.loc 1 756 3 view .LVU52
 183 005e D3F8E020 		ldr	r2, [r3, #224]
 184 0062 42F00102 		orr	r2, r2, #1
 185 0066 C3F8E020 		str	r2, [r3, #224]
 756:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 186              		.loc 1 756 3 view .LVU53
 187 006a D3F8E020 		ldr	r2, [r3, #224]
 188 006e 02F00102 		and	r2, r2, #1
 189 0072 0492     		str	r2, [sp, #16]
 756:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 190              		.loc 1 756 3 view .LVU54
 191 0074 049A     		ldr	r2, [sp, #16]
 192              	.LBE7:
 756:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 193              		.loc 1 756 3 view .LVU55
 757:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 194              		.loc 1 757 3 view .LVU56
 195              	.LBB8:
 757:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 196              		.loc 1 757 3 view .LVU57
 757:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 197              		.loc 1 757 3 view .LVU58
 198 0076 D3F8E020 		ldr	r2, [r3, #224]
 199 007a 42F00202 		orr	r2, r2, #2
 200 007e C3F8E020 		str	r2, [r3, #224]
 757:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 201              		.loc 1 757 3 view .LVU59
 202 0082 D3F8E020 		ldr	r2, [r3, #224]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 20


 203 0086 02F00202 		and	r2, r2, #2
 204 008a 0592     		str	r2, [sp, #20]
 757:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 205              		.loc 1 757 3 view .LVU60
 206 008c 059A     		ldr	r2, [sp, #20]
 207              	.LBE8:
 757:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 208              		.loc 1 757 3 view .LVU61
 758:Core/Src/main.c **** 
 209              		.loc 1 758 3 view .LVU62
 210              	.LBB9:
 758:Core/Src/main.c **** 
 211              		.loc 1 758 3 view .LVU63
 758:Core/Src/main.c **** 
 212              		.loc 1 758 3 view .LVU64
 213 008e D3F8E020 		ldr	r2, [r3, #224]
 214 0092 42F00802 		orr	r2, r2, #8
 215 0096 C3F8E020 		str	r2, [r3, #224]
 758:Core/Src/main.c **** 
 216              		.loc 1 758 3 view .LVU65
 217 009a D3F8E030 		ldr	r3, [r3, #224]
 218 009e 03F00803 		and	r3, r3, #8
 219 00a2 0693     		str	r3, [sp, #24]
 758:Core/Src/main.c **** 
 220              		.loc 1 758 3 view .LVU66
 221 00a4 069B     		ldr	r3, [sp, #24]
 222              	.LBE9:
 758:Core/Src/main.c **** 
 223              		.loc 1 758 3 view .LVU67
 761:Core/Src/main.c **** 
 224              		.loc 1 761 3 view .LVU68
 225 00a6 DFF8C0A0 		ldr	r10, .L5+8
 226 00aa 2246     		mov	r2, r4
 227 00ac 1021     		movs	r1, #16
 228 00ae 5046     		mov	r0, r10
 229 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 230              	.LVL3:
 764:Core/Src/main.c ****                           |SPU_SELECT_Pin, GPIO_PIN_RESET);
 231              		.loc 1 764 3 view .LVU69
 232 00b4 2B4F     		ldr	r7, .L5+4
 233 00b6 2246     		mov	r2, r4
 234 00b8 47F20221 		movw	r1, #29186
 235 00bc 3846     		mov	r0, r7
 236 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 237              	.LVL4:
 768:Core/Src/main.c **** 
 238              		.loc 1 768 3 view .LVU70
 239 00c2 DFF8A880 		ldr	r8, .L5+12
 240 00c6 2246     		mov	r2, r4
 241 00c8 4FF4E051 		mov	r1, #7168
 242 00cc 4046     		mov	r0, r8
 243 00ce FFF7FEFF 		bl	HAL_GPIO_WritePin
 244              	.LVL5:
 771:Core/Src/main.c ****                           |ICP_INT_Pin, GPIO_PIN_RESET);
 245              		.loc 1 771 3 view .LVU71
 246 00d2 DFF89C90 		ldr	r9, .L5+16
 247 00d6 2246     		mov	r2, r4
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 21


 248 00d8 7C21     		movs	r1, #124
 249 00da 4846     		mov	r0, r9
 250 00dc FFF7FEFF 		bl	HAL_GPIO_WritePin
 251              	.LVL6:
 775:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 252              		.loc 1 775 3 view .LVU72
 775:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 253              		.loc 1 775 23 is_stmt 0 view .LVU73
 254 00e0 1023     		movs	r3, #16
 255 00e2 0793     		str	r3, [sp, #28]
 776:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 256              		.loc 1 776 3 is_stmt 1 view .LVU74
 776:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 257              		.loc 1 776 24 is_stmt 0 view .LVU75
 258 00e4 0126     		movs	r6, #1
 259 00e6 0896     		str	r6, [sp, #32]
 777:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 260              		.loc 1 777 3 is_stmt 1 view .LVU76
 777:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 261              		.loc 1 777 24 is_stmt 0 view .LVU77
 262 00e8 0994     		str	r4, [sp, #36]
 778:Core/Src/main.c ****   HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 263              		.loc 1 778 3 is_stmt 1 view .LVU78
 778:Core/Src/main.c ****   HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 264              		.loc 1 778 25 is_stmt 0 view .LVU79
 265 00ea 0A94     		str	r4, [sp, #40]
 779:Core/Src/main.c **** 
 266              		.loc 1 779 3 is_stmt 1 view .LVU80
 267 00ec 2946     		mov	r1, r5
 268 00ee 5046     		mov	r0, r10
 269 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 270              	.LVL7:
 782:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 271              		.loc 1 782 3 view .LVU81
 782:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 272              		.loc 1 782 23 is_stmt 0 view .LVU82
 273 00f4 44F20223 		movw	r3, #16898
 274 00f8 0793     		str	r3, [sp, #28]
 783:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 275              		.loc 1 783 3 is_stmt 1 view .LVU83
 783:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 276              		.loc 1 783 24 is_stmt 0 view .LVU84
 277 00fa 0896     		str	r6, [sp, #32]
 784:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 278              		.loc 1 784 3 is_stmt 1 view .LVU85
 784:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 279              		.loc 1 784 24 is_stmt 0 view .LVU86
 280 00fc 0994     		str	r4, [sp, #36]
 785:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 281              		.loc 1 785 3 is_stmt 1 view .LVU87
 785:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 282              		.loc 1 785 25 is_stmt 0 view .LVU88
 283 00fe 0A94     		str	r4, [sp, #40]
 786:Core/Src/main.c **** 
 284              		.loc 1 786 3 is_stmt 1 view .LVU89
 285 0100 2946     		mov	r1, r5
 286 0102 3846     		mov	r0, r7
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 22


 287 0104 FFF7FEFF 		bl	HAL_GPIO_Init
 288              	.LVL8:
 789:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 289              		.loc 1 789 3 view .LVU90
 789:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 290              		.loc 1 789 23 is_stmt 0 view .LVU91
 291 0108 4FF4E053 		mov	r3, #7168
 292 010c 0793     		str	r3, [sp, #28]
 790:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 293              		.loc 1 790 3 is_stmt 1 view .LVU92
 790:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 294              		.loc 1 790 24 is_stmt 0 view .LVU93
 295 010e 0896     		str	r6, [sp, #32]
 791:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 296              		.loc 1 791 3 is_stmt 1 view .LVU94
 791:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 297              		.loc 1 791 24 is_stmt 0 view .LVU95
 298 0110 0994     		str	r4, [sp, #36]
 792:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 299              		.loc 1 792 3 is_stmt 1 view .LVU96
 792:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 300              		.loc 1 792 25 is_stmt 0 view .LVU97
 301 0112 0A94     		str	r4, [sp, #40]
 793:Core/Src/main.c **** 
 302              		.loc 1 793 3 is_stmt 1 view .LVU98
 303 0114 2946     		mov	r1, r5
 304 0116 4046     		mov	r0, r8
 305 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 306              	.LVL9:
 796:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 307              		.loc 1 796 3 view .LVU99
 796:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 308              		.loc 1 796 23 is_stmt 0 view .LVU100
 309 011c 4FF46043 		mov	r3, #57344
 310 0120 0793     		str	r3, [sp, #28]
 797:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 311              		.loc 1 797 3 is_stmt 1 view .LVU101
 797:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 312              		.loc 1 797 24 is_stmt 0 view .LVU102
 313 0122 4FF48813 		mov	r3, #1114112
 314 0126 0893     		str	r3, [sp, #32]
 798:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 315              		.loc 1 798 3 is_stmt 1 view .LVU103
 798:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 316              		.loc 1 798 24 is_stmt 0 view .LVU104
 317 0128 0994     		str	r4, [sp, #36]
 799:Core/Src/main.c **** 
 318              		.loc 1 799 3 is_stmt 1 view .LVU105
 319 012a 2946     		mov	r1, r5
 320 012c 4046     		mov	r0, r8
 321 012e FFF7FEFF 		bl	HAL_GPIO_Init
 322              	.LVL10:
 802:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 323              		.loc 1 802 3 view .LVU106
 802:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 324              		.loc 1 802 23 is_stmt 0 view .LVU107
 325 0132 4FF44053 		mov	r3, #12288
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 23


 326 0136 0793     		str	r3, [sp, #28]
 803:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 327              		.loc 1 803 3 is_stmt 1 view .LVU108
 803:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 328              		.loc 1 803 24 is_stmt 0 view .LVU109
 329 0138 1123     		movs	r3, #17
 330 013a 0893     		str	r3, [sp, #32]
 804:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 331              		.loc 1 804 3 is_stmt 1 view .LVU110
 804:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 332              		.loc 1 804 24 is_stmt 0 view .LVU111
 333 013c 0994     		str	r4, [sp, #36]
 805:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 334              		.loc 1 805 3 is_stmt 1 view .LVU112
 805:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 335              		.loc 1 805 25 is_stmt 0 view .LVU113
 336 013e 0A94     		str	r4, [sp, #40]
 806:Core/Src/main.c **** 
 337              		.loc 1 806 3 is_stmt 1 view .LVU114
 338 0140 2946     		mov	r1, r5
 339 0142 3846     		mov	r0, r7
 340 0144 FFF7FEFF 		bl	HAL_GPIO_Init
 341              	.LVL11:
 810:Core/Src/main.c ****                           |ICP_INT_Pin;
 342              		.loc 1 810 3 view .LVU115
 810:Core/Src/main.c ****                           |ICP_INT_Pin;
 343              		.loc 1 810 23 is_stmt 0 view .LVU116
 344 0148 7C23     		movs	r3, #124
 345 014a 0793     		str	r3, [sp, #28]
 812:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 346              		.loc 1 812 3 is_stmt 1 view .LVU117
 812:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 347              		.loc 1 812 24 is_stmt 0 view .LVU118
 348 014c 0896     		str	r6, [sp, #32]
 813:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 349              		.loc 1 813 3 is_stmt 1 view .LVU119
 813:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 350              		.loc 1 813 24 is_stmt 0 view .LVU120
 351 014e 0994     		str	r4, [sp, #36]
 814:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 352              		.loc 1 814 3 is_stmt 1 view .LVU121
 814:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 353              		.loc 1 814 25 is_stmt 0 view .LVU122
 354 0150 0A94     		str	r4, [sp, #40]
 815:Core/Src/main.c **** 
 355              		.loc 1 815 3 is_stmt 1 view .LVU123
 356 0152 2946     		mov	r1, r5
 357 0154 4846     		mov	r0, r9
 358 0156 FFF7FEFF 		bl	HAL_GPIO_Init
 359              	.LVL12:
 820:Core/Src/main.c **** 
 360              		.loc 1 820 1 is_stmt 0 view .LVU124
 361 015a 0CB0     		add	sp, sp, #48
 362              		.cfi_def_cfa_offset 32
 363              		@ sp needed
 364 015c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 365              	.L6:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 24


 366              		.align	2
 367              	.L5:
 368 0160 00440258 		.word	1476543488
 369 0164 00040258 		.word	1476527104
 370 0168 00080258 		.word	1476528128
 371 016c 00100258 		.word	1476530176
 372 0170 000C0258 		.word	1476529152
 373              		.cfi_endproc
 374              	.LFE157:
 376              		.section	.text.Error_Handler,"ax",%progbits
 377              		.align	1
 378              		.global	Error_Handler
 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 383              	Error_Handler:
 384              	.LFB159:
 854:Core/Src/main.c **** 
 855:Core/Src/main.c **** /**
 856:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 857:Core/Src/main.c ****   * @retval None
 858:Core/Src/main.c ****   */
 859:Core/Src/main.c **** void Error_Handler(void)
 860:Core/Src/main.c **** {
 385              		.loc 1 860 1 is_stmt 1 view -0
 386              		.cfi_startproc
 387              		@ Volatile: function does not return.
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 861:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 862:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 863:Core/Src/main.c ****   __disable_irq();
 391              		.loc 1 863 3 view .LVU126
 392              	.LBB10:
 393              	.LBI10:
 394              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 25


  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 26


  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 27


 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 28


 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 395              		.loc 2 207 27 view .LVU127
 396              	.LBB11:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 397              		.loc 2 209 3 view .LVU128
 398              		.syntax unified
 399              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 400 0000 72B6     		cpsid i
 401              	@ 0 "" 2
 402              		.thumb
 403              		.syntax unified
 404              	.L8:
 405              	.LBE11:
 406              	.LBE10:
 864:Core/Src/main.c ****   while (1)
 407              		.loc 1 864 3 view .LVU129
 865:Core/Src/main.c ****   {
 866:Core/Src/main.c ****   }
 408              		.loc 1 866 3 view .LVU130
 864:Core/Src/main.c ****   while (1)
 409              		.loc 1 864 9 view .LVU131
 410 0002 FEE7     		b	.L8
 411              		.cfi_endproc
 412              	.LFE159:
 414              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 415              		.align	1
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 420              	MX_USB_OTG_FS_PCD_Init:
 421              	.LFB155:
 680:Core/Src/main.c **** 
 422              		.loc 1 680 1 view -0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 0
 425              		@ frame_needed = 0, uses_anonymous_args = 0
 426 0000 08B5     		push	{r3, lr}
 427              		.cfi_def_cfa_offset 8
 428              		.cfi_offset 3, -8
 429              		.cfi_offset 14, -4
 689:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 29


 430              		.loc 1 689 3 view .LVU133
 689:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 431              		.loc 1 689 28 is_stmt 0 view .LVU134
 432 0002 0B48     		ldr	r0, .L13
 433 0004 0B4B     		ldr	r3, .L13+4
 434 0006 0360     		str	r3, [r0]
 690:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 435              		.loc 1 690 3 is_stmt 1 view .LVU135
 690:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 436              		.loc 1 690 38 is_stmt 0 view .LVU136
 437 0008 0923     		movs	r3, #9
 438 000a 0371     		strb	r3, [r0, #4]
 691:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 439              		.loc 1 691 3 is_stmt 1 view .LVU137
 691:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 440              		.loc 1 691 30 is_stmt 0 view .LVU138
 441 000c 0222     		movs	r2, #2
 442 000e C271     		strb	r2, [r0, #7]
 692:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 443              		.loc 1 692 3 is_stmt 1 view .LVU139
 692:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 444              		.loc 1 692 35 is_stmt 0 view .LVU140
 445 0010 0023     		movs	r3, #0
 446 0012 8371     		strb	r3, [r0, #6]
 693:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 447              		.loc 1 693 3 is_stmt 1 view .LVU141
 693:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 448              		.loc 1 693 35 is_stmt 0 view .LVU142
 449 0014 4272     		strb	r2, [r0, #9]
 694:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 450              		.loc 1 694 3 is_stmt 1 view .LVU143
 694:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 451              		.loc 1 694 35 is_stmt 0 view .LVU144
 452 0016 8372     		strb	r3, [r0, #10]
 695:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 453              		.loc 1 695 3 is_stmt 1 view .LVU145
 695:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 454              		.loc 1 695 41 is_stmt 0 view .LVU146
 455 0018 C372     		strb	r3, [r0, #11]
 696:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 456              		.loc 1 696 3 is_stmt 1 view .LVU147
 696:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 457              		.loc 1 696 35 is_stmt 0 view .LVU148
 458 001a 0373     		strb	r3, [r0, #12]
 697:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 459              		.loc 1 697 3 is_stmt 1 view .LVU149
 697:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 460              		.loc 1 697 48 is_stmt 0 view .LVU150
 461 001c 4373     		strb	r3, [r0, #13]
 698:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 462              		.loc 1 698 3 is_stmt 1 view .LVU151
 698:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 463              		.loc 1 698 44 is_stmt 0 view .LVU152
 464 001e 8373     		strb	r3, [r0, #14]
 699:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 465              		.loc 1 699 3 is_stmt 1 view .LVU153
 699:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 30


 466              		.loc 1 699 42 is_stmt 0 view .LVU154
 467 0020 C373     		strb	r3, [r0, #15]
 700:Core/Src/main.c ****   {
 468              		.loc 1 700 3 is_stmt 1 view .LVU155
 700:Core/Src/main.c ****   {
 469              		.loc 1 700 7 is_stmt 0 view .LVU156
 470 0022 FFF7FEFF 		bl	HAL_PCD_Init
 471              	.LVL13:
 700:Core/Src/main.c ****   {
 472              		.loc 1 700 6 discriminator 1 view .LVU157
 473 0026 00B9     		cbnz	r0, .L12
 708:Core/Src/main.c **** 
 474              		.loc 1 708 1 view .LVU158
 475 0028 08BD     		pop	{r3, pc}
 476              	.L12:
 702:Core/Src/main.c ****   }
 477              		.loc 1 702 5 is_stmt 1 view .LVU159
 478 002a FFF7FEFF 		bl	Error_Handler
 479              	.LVL14:
 480              	.L14:
 481 002e 00BF     		.align	2
 482              	.L13:
 483 0030 00000000 		.word	hpcd_USB_OTG_FS
 484 0034 00000840 		.word	1074266112
 485              		.cfi_endproc
 486              	.LFE155:
 488              		.section	.text.MX_SPI1_Init,"ax",%progbits
 489              		.align	1
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 494              	MX_SPI1_Init:
 495              	.LFB147:
 274:Core/Src/main.c **** 
 496              		.loc 1 274 1 view -0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500 0000 08B5     		push	{r3, lr}
 501              		.cfi_def_cfa_offset 8
 502              		.cfi_offset 3, -8
 503              		.cfi_offset 14, -4
 284:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 504              		.loc 1 284 3 view .LVU161
 284:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 505              		.loc 1 284 18 is_stmt 0 view .LVU162
 506 0002 1348     		ldr	r0, .L19
 507 0004 134B     		ldr	r3, .L19+4
 508 0006 0360     		str	r3, [r0]
 285:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 509              		.loc 1 285 3 is_stmt 1 view .LVU163
 285:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 510              		.loc 1 285 19 is_stmt 0 view .LVU164
 511 0008 4FF48003 		mov	r3, #4194304
 512 000c 4360     		str	r3, [r0, #4]
 286:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 513              		.loc 1 286 3 is_stmt 1 view .LVU165
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 31


 286:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 514              		.loc 1 286 24 is_stmt 0 view .LVU166
 515 000e 0023     		movs	r3, #0
 516 0010 8360     		str	r3, [r0, #8]
 287:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 517              		.loc 1 287 3 is_stmt 1 view .LVU167
 287:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 518              		.loc 1 287 23 is_stmt 0 view .LVU168
 519 0012 0322     		movs	r2, #3
 520 0014 C260     		str	r2, [r0, #12]
 288:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 521              		.loc 1 288 3 is_stmt 1 view .LVU169
 288:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 522              		.loc 1 288 26 is_stmt 0 view .LVU170
 523 0016 0361     		str	r3, [r0, #16]
 289:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 524              		.loc 1 289 3 is_stmt 1 view .LVU171
 289:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 525              		.loc 1 289 23 is_stmt 0 view .LVU172
 526 0018 4361     		str	r3, [r0, #20]
 290:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 527              		.loc 1 290 3 is_stmt 1 view .LVU173
 290:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 528              		.loc 1 290 18 is_stmt 0 view .LVU174
 529 001a 4FF08062 		mov	r2, #67108864
 530 001e 8261     		str	r2, [r0, #24]
 291:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 531              		.loc 1 291 3 is_stmt 1 view .LVU175
 291:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 532              		.loc 1 291 32 is_stmt 0 view .LVU176
 533 0020 C361     		str	r3, [r0, #28]
 292:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 534              		.loc 1 292 3 is_stmt 1 view .LVU177
 292:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 535              		.loc 1 292 23 is_stmt 0 view .LVU178
 536 0022 0362     		str	r3, [r0, #32]
 293:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 537              		.loc 1 293 3 is_stmt 1 view .LVU179
 293:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 538              		.loc 1 293 21 is_stmt 0 view .LVU180
 539 0024 4362     		str	r3, [r0, #36]
 294:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 540              		.loc 1 294 3 is_stmt 1 view .LVU181
 294:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 541              		.loc 1 294 29 is_stmt 0 view .LVU182
 542 0026 8362     		str	r3, [r0, #40]
 295:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 543              		.loc 1 295 3 is_stmt 1 view .LVU183
 295:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 544              		.loc 1 295 28 is_stmt 0 view .LVU184
 545 0028 C362     		str	r3, [r0, #44]
 296:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 546              		.loc 1 296 3 is_stmt 1 view .LVU185
 296:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 547              		.loc 1 296 23 is_stmt 0 view .LVU186
 548 002a 4FF08042 		mov	r2, #1073741824
 549 002e 4263     		str	r2, [r0, #52]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 32


 297:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 550              		.loc 1 297 3 is_stmt 1 view .LVU187
 297:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 551              		.loc 1 297 26 is_stmt 0 view .LVU188
 552 0030 8363     		str	r3, [r0, #56]
 298:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 553              		.loc 1 298 3 is_stmt 1 view .LVU189
 298:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 554              		.loc 1 298 28 is_stmt 0 view .LVU190
 555 0032 C363     		str	r3, [r0, #60]
 299:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 556              		.loc 1 299 3 is_stmt 1 view .LVU191
 299:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 557              		.loc 1 299 41 is_stmt 0 view .LVU192
 558 0034 0364     		str	r3, [r0, #64]
 300:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 559              		.loc 1 300 3 is_stmt 1 view .LVU193
 300:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 560              		.loc 1 300 41 is_stmt 0 view .LVU194
 561 0036 4364     		str	r3, [r0, #68]
 301:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 562              		.loc 1 301 3 is_stmt 1 view .LVU195
 301:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 563              		.loc 1 301 31 is_stmt 0 view .LVU196
 564 0038 8364     		str	r3, [r0, #72]
 302:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 565              		.loc 1 302 3 is_stmt 1 view .LVU197
 302:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 566              		.loc 1 302 38 is_stmt 0 view .LVU198
 567 003a C364     		str	r3, [r0, #76]
 303:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 568              		.loc 1 303 3 is_stmt 1 view .LVU199
 303:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 569              		.loc 1 303 37 is_stmt 0 view .LVU200
 570 003c 0365     		str	r3, [r0, #80]
 304:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 571              		.loc 1 304 3 is_stmt 1 view .LVU201
 304:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 572              		.loc 1 304 32 is_stmt 0 view .LVU202
 573 003e 4365     		str	r3, [r0, #84]
 305:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 574              		.loc 1 305 3 is_stmt 1 view .LVU203
 305:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 575              		.loc 1 305 21 is_stmt 0 view .LVU204
 576 0040 8365     		str	r3, [r0, #88]
 306:Core/Src/main.c ****   {
 577              		.loc 1 306 3 is_stmt 1 view .LVU205
 306:Core/Src/main.c ****   {
 578              		.loc 1 306 7 is_stmt 0 view .LVU206
 579 0042 FFF7FEFF 		bl	HAL_SPI_Init
 580              	.LVL15:
 306:Core/Src/main.c ****   {
 581              		.loc 1 306 6 discriminator 1 view .LVU207
 582 0046 00B9     		cbnz	r0, .L18
 314:Core/Src/main.c **** 
 583              		.loc 1 314 1 view .LVU208
 584 0048 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 33


 585              	.L18:
 308:Core/Src/main.c ****   }
 586              		.loc 1 308 5 is_stmt 1 view .LVU209
 587 004a FFF7FEFF 		bl	Error_Handler
 588              	.LVL16:
 589              	.L20:
 590 004e 00BF     		.align	2
 591              	.L19:
 592 0050 00000000 		.word	hspi1
 593 0054 00300140 		.word	1073819648
 594              		.cfi_endproc
 595              	.LFE147:
 597              		.section	.text.MX_SPI3_Init,"ax",%progbits
 598              		.align	1
 599              		.syntax unified
 600              		.thumb
 601              		.thumb_func
 603              	MX_SPI3_Init:
 604              	.LFB148:
 322:Core/Src/main.c **** 
 605              		.loc 1 322 1 view -0
 606              		.cfi_startproc
 607              		@ args = 0, pretend = 0, frame = 0
 608              		@ frame_needed = 0, uses_anonymous_args = 0
 609 0000 08B5     		push	{r3, lr}
 610              		.cfi_def_cfa_offset 8
 611              		.cfi_offset 3, -8
 612              		.cfi_offset 14, -4
 332:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 613              		.loc 1 332 3 view .LVU211
 332:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 614              		.loc 1 332 18 is_stmt 0 view .LVU212
 615 0002 1348     		ldr	r0, .L25
 616 0004 134B     		ldr	r3, .L25+4
 617 0006 0360     		str	r3, [r0]
 333:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 618              		.loc 1 333 3 is_stmt 1 view .LVU213
 333:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 619              		.loc 1 333 19 is_stmt 0 view .LVU214
 620 0008 4FF48003 		mov	r3, #4194304
 621 000c 4360     		str	r3, [r0, #4]
 334:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 622              		.loc 1 334 3 is_stmt 1 view .LVU215
 334:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 623              		.loc 1 334 24 is_stmt 0 view .LVU216
 624 000e 0023     		movs	r3, #0
 625 0010 8360     		str	r3, [r0, #8]
 335:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 626              		.loc 1 335 3 is_stmt 1 view .LVU217
 335:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 627              		.loc 1 335 23 is_stmt 0 view .LVU218
 628 0012 0322     		movs	r2, #3
 629 0014 C260     		str	r2, [r0, #12]
 336:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 630              		.loc 1 336 3 is_stmt 1 view .LVU219
 336:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 631              		.loc 1 336 26 is_stmt 0 view .LVU220
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 34


 632 0016 0361     		str	r3, [r0, #16]
 337:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 633              		.loc 1 337 3 is_stmt 1 view .LVU221
 337:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 634              		.loc 1 337 23 is_stmt 0 view .LVU222
 635 0018 4361     		str	r3, [r0, #20]
 338:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 636              		.loc 1 338 3 is_stmt 1 view .LVU223
 338:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 637              		.loc 1 338 18 is_stmt 0 view .LVU224
 638 001a 4FF08062 		mov	r2, #67108864
 639 001e 8261     		str	r2, [r0, #24]
 339:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 640              		.loc 1 339 3 is_stmt 1 view .LVU225
 339:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 641              		.loc 1 339 32 is_stmt 0 view .LVU226
 642 0020 C361     		str	r3, [r0, #28]
 340:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 643              		.loc 1 340 3 is_stmt 1 view .LVU227
 340:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 644              		.loc 1 340 23 is_stmt 0 view .LVU228
 645 0022 0362     		str	r3, [r0, #32]
 341:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 646              		.loc 1 341 3 is_stmt 1 view .LVU229
 341:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 647              		.loc 1 341 21 is_stmt 0 view .LVU230
 648 0024 4362     		str	r3, [r0, #36]
 342:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 0x0;
 649              		.loc 1 342 3 is_stmt 1 view .LVU231
 342:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 0x0;
 650              		.loc 1 342 29 is_stmt 0 view .LVU232
 651 0026 8362     		str	r3, [r0, #40]
 343:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 652              		.loc 1 343 3 is_stmt 1 view .LVU233
 343:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 653              		.loc 1 343 28 is_stmt 0 view .LVU234
 654 0028 C362     		str	r3, [r0, #44]
 344:Core/Src/main.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 655              		.loc 1 344 3 is_stmt 1 view .LVU235
 344:Core/Src/main.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 656              		.loc 1 344 23 is_stmt 0 view .LVU236
 657 002a 4FF08042 		mov	r2, #1073741824
 658 002e 4263     		str	r2, [r0, #52]
 345:Core/Src/main.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 659              		.loc 1 345 3 is_stmt 1 view .LVU237
 345:Core/Src/main.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 660              		.loc 1 345 26 is_stmt 0 view .LVU238
 661 0030 8363     		str	r3, [r0, #56]
 346:Core/Src/main.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 662              		.loc 1 346 3 is_stmt 1 view .LVU239
 346:Core/Src/main.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 663              		.loc 1 346 28 is_stmt 0 view .LVU240
 664 0032 C363     		str	r3, [r0, #60]
 347:Core/Src/main.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 665              		.loc 1 347 3 is_stmt 1 view .LVU241
 347:Core/Src/main.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 666              		.loc 1 347 41 is_stmt 0 view .LVU242
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 35


 667 0034 0364     		str	r3, [r0, #64]
 348:Core/Src/main.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 668              		.loc 1 348 3 is_stmt 1 view .LVU243
 348:Core/Src/main.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 669              		.loc 1 348 41 is_stmt 0 view .LVU244
 670 0036 4364     		str	r3, [r0, #68]
 349:Core/Src/main.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 671              		.loc 1 349 3 is_stmt 1 view .LVU245
 349:Core/Src/main.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 672              		.loc 1 349 31 is_stmt 0 view .LVU246
 673 0038 8364     		str	r3, [r0, #72]
 350:Core/Src/main.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 674              		.loc 1 350 3 is_stmt 1 view .LVU247
 350:Core/Src/main.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 675              		.loc 1 350 38 is_stmt 0 view .LVU248
 676 003a C364     		str	r3, [r0, #76]
 351:Core/Src/main.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 677              		.loc 1 351 3 is_stmt 1 view .LVU249
 351:Core/Src/main.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 678              		.loc 1 351 37 is_stmt 0 view .LVU250
 679 003c 0365     		str	r3, [r0, #80]
 352:Core/Src/main.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 680              		.loc 1 352 3 is_stmt 1 view .LVU251
 352:Core/Src/main.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 681              		.loc 1 352 32 is_stmt 0 view .LVU252
 682 003e 4365     		str	r3, [r0, #84]
 353:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 683              		.loc 1 353 3 is_stmt 1 view .LVU253
 353:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 684              		.loc 1 353 21 is_stmt 0 view .LVU254
 685 0040 8365     		str	r3, [r0, #88]
 354:Core/Src/main.c ****   {
 686              		.loc 1 354 3 is_stmt 1 view .LVU255
 354:Core/Src/main.c ****   {
 687              		.loc 1 354 7 is_stmt 0 view .LVU256
 688 0042 FFF7FEFF 		bl	HAL_SPI_Init
 689              	.LVL17:
 354:Core/Src/main.c ****   {
 690              		.loc 1 354 6 discriminator 1 view .LVU257
 691 0046 00B9     		cbnz	r0, .L24
 362:Core/Src/main.c **** 
 692              		.loc 1 362 1 view .LVU258
 693 0048 08BD     		pop	{r3, pc}
 694              	.L24:
 356:Core/Src/main.c ****   }
 695              		.loc 1 356 5 is_stmt 1 view .LVU259
 696 004a FFF7FEFF 		bl	Error_Handler
 697              	.LVL18:
 698              	.L26:
 699 004e 00BF     		.align	2
 700              	.L25:
 701 0050 00000000 		.word	hspi3
 702 0054 003C0040 		.word	1073757184
 703              		.cfi_endproc
 704              	.LFE148:
 706              		.section	.text.MX_SPI4_Init,"ax",%progbits
 707              		.align	1
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 36


 708              		.syntax unified
 709              		.thumb
 710              		.thumb_func
 712              	MX_SPI4_Init:
 713              	.LFB149:
 370:Core/Src/main.c **** 
 714              		.loc 1 370 1 view -0
 715              		.cfi_startproc
 716              		@ args = 0, pretend = 0, frame = 0
 717              		@ frame_needed = 0, uses_anonymous_args = 0
 718 0000 08B5     		push	{r3, lr}
 719              		.cfi_def_cfa_offset 8
 720              		.cfi_offset 3, -8
 721              		.cfi_offset 14, -4
 380:Core/Src/main.c ****   hspi4.Init.Mode = SPI_MODE_MASTER;
 722              		.loc 1 380 3 view .LVU261
 380:Core/Src/main.c ****   hspi4.Init.Mode = SPI_MODE_MASTER;
 723              		.loc 1 380 18 is_stmt 0 view .LVU262
 724 0002 1348     		ldr	r0, .L31
 725 0004 134B     		ldr	r3, .L31+4
 726 0006 0360     		str	r3, [r0]
 381:Core/Src/main.c ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 727              		.loc 1 381 3 is_stmt 1 view .LVU263
 381:Core/Src/main.c ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 728              		.loc 1 381 19 is_stmt 0 view .LVU264
 729 0008 4FF48003 		mov	r3, #4194304
 730 000c 4360     		str	r3, [r0, #4]
 382:Core/Src/main.c ****   hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 731              		.loc 1 382 3 is_stmt 1 view .LVU265
 382:Core/Src/main.c ****   hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 732              		.loc 1 382 24 is_stmt 0 view .LVU266
 733 000e 0023     		movs	r3, #0
 734 0010 8360     		str	r3, [r0, #8]
 383:Core/Src/main.c ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 735              		.loc 1 383 3 is_stmt 1 view .LVU267
 383:Core/Src/main.c ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 736              		.loc 1 383 23 is_stmt 0 view .LVU268
 737 0012 0322     		movs	r2, #3
 738 0014 C260     		str	r2, [r0, #12]
 384:Core/Src/main.c ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 739              		.loc 1 384 3 is_stmt 1 view .LVU269
 384:Core/Src/main.c ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 740              		.loc 1 384 26 is_stmt 0 view .LVU270
 741 0016 0361     		str	r3, [r0, #16]
 385:Core/Src/main.c ****   hspi4.Init.NSS = SPI_NSS_SOFT;
 742              		.loc 1 385 3 is_stmt 1 view .LVU271
 385:Core/Src/main.c ****   hspi4.Init.NSS = SPI_NSS_SOFT;
 743              		.loc 1 385 23 is_stmt 0 view .LVU272
 744 0018 4361     		str	r3, [r0, #20]
 386:Core/Src/main.c ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 745              		.loc 1 386 3 is_stmt 1 view .LVU273
 386:Core/Src/main.c ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 746              		.loc 1 386 18 is_stmt 0 view .LVU274
 747 001a 4FF08062 		mov	r2, #67108864
 748 001e 8261     		str	r2, [r0, #24]
 387:Core/Src/main.c ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 749              		.loc 1 387 3 is_stmt 1 view .LVU275
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 37


 387:Core/Src/main.c ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 750              		.loc 1 387 32 is_stmt 0 view .LVU276
 751 0020 C361     		str	r3, [r0, #28]
 388:Core/Src/main.c ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 752              		.loc 1 388 3 is_stmt 1 view .LVU277
 388:Core/Src/main.c ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 753              		.loc 1 388 23 is_stmt 0 view .LVU278
 754 0022 0362     		str	r3, [r0, #32]
 389:Core/Src/main.c ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 755              		.loc 1 389 3 is_stmt 1 view .LVU279
 389:Core/Src/main.c ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 756              		.loc 1 389 21 is_stmt 0 view .LVU280
 757 0024 4362     		str	r3, [r0, #36]
 390:Core/Src/main.c ****   hspi4.Init.CRCPolynomial = 0x0;
 758              		.loc 1 390 3 is_stmt 1 view .LVU281
 390:Core/Src/main.c ****   hspi4.Init.CRCPolynomial = 0x0;
 759              		.loc 1 390 29 is_stmt 0 view .LVU282
 760 0026 8362     		str	r3, [r0, #40]
 391:Core/Src/main.c ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 761              		.loc 1 391 3 is_stmt 1 view .LVU283
 391:Core/Src/main.c ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 762              		.loc 1 391 28 is_stmt 0 view .LVU284
 763 0028 C362     		str	r3, [r0, #44]
 392:Core/Src/main.c ****   hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 764              		.loc 1 392 3 is_stmt 1 view .LVU285
 392:Core/Src/main.c ****   hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 765              		.loc 1 392 23 is_stmt 0 view .LVU286
 766 002a 4FF08042 		mov	r2, #1073741824
 767 002e 4263     		str	r2, [r0, #52]
 393:Core/Src/main.c ****   hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 768              		.loc 1 393 3 is_stmt 1 view .LVU287
 393:Core/Src/main.c ****   hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 769              		.loc 1 393 26 is_stmt 0 view .LVU288
 770 0030 8363     		str	r3, [r0, #56]
 394:Core/Src/main.c ****   hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 771              		.loc 1 394 3 is_stmt 1 view .LVU289
 394:Core/Src/main.c ****   hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 772              		.loc 1 394 28 is_stmt 0 view .LVU290
 773 0032 C363     		str	r3, [r0, #60]
 395:Core/Src/main.c ****   hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 774              		.loc 1 395 3 is_stmt 1 view .LVU291
 395:Core/Src/main.c ****   hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 775              		.loc 1 395 41 is_stmt 0 view .LVU292
 776 0034 0364     		str	r3, [r0, #64]
 396:Core/Src/main.c ****   hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 777              		.loc 1 396 3 is_stmt 1 view .LVU293
 396:Core/Src/main.c ****   hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 778              		.loc 1 396 41 is_stmt 0 view .LVU294
 779 0036 4364     		str	r3, [r0, #68]
 397:Core/Src/main.c ****   hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 780              		.loc 1 397 3 is_stmt 1 view .LVU295
 397:Core/Src/main.c ****   hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 781              		.loc 1 397 31 is_stmt 0 view .LVU296
 782 0038 8364     		str	r3, [r0, #72]
 398:Core/Src/main.c ****   hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 783              		.loc 1 398 3 is_stmt 1 view .LVU297
 398:Core/Src/main.c ****   hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 38


 784              		.loc 1 398 38 is_stmt 0 view .LVU298
 785 003a C364     		str	r3, [r0, #76]
 399:Core/Src/main.c ****   hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 786              		.loc 1 399 3 is_stmt 1 view .LVU299
 399:Core/Src/main.c ****   hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 787              		.loc 1 399 37 is_stmt 0 view .LVU300
 788 003c 0365     		str	r3, [r0, #80]
 400:Core/Src/main.c ****   hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 789              		.loc 1 400 3 is_stmt 1 view .LVU301
 400:Core/Src/main.c ****   hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 790              		.loc 1 400 32 is_stmt 0 view .LVU302
 791 003e 4365     		str	r3, [r0, #84]
 401:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
 792              		.loc 1 401 3 is_stmt 1 view .LVU303
 401:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
 793              		.loc 1 401 21 is_stmt 0 view .LVU304
 794 0040 8365     		str	r3, [r0, #88]
 402:Core/Src/main.c ****   {
 795              		.loc 1 402 3 is_stmt 1 view .LVU305
 402:Core/Src/main.c ****   {
 796              		.loc 1 402 7 is_stmt 0 view .LVU306
 797 0042 FFF7FEFF 		bl	HAL_SPI_Init
 798              	.LVL19:
 402:Core/Src/main.c ****   {
 799              		.loc 1 402 6 discriminator 1 view .LVU307
 800 0046 00B9     		cbnz	r0, .L30
 410:Core/Src/main.c **** 
 801              		.loc 1 410 1 view .LVU308
 802 0048 08BD     		pop	{r3, pc}
 803              	.L30:
 404:Core/Src/main.c ****   }
 804              		.loc 1 404 5 is_stmt 1 view .LVU309
 805 004a FFF7FEFF 		bl	Error_Handler
 806              	.LVL20:
 807              	.L32:
 808 004e 00BF     		.align	2
 809              	.L31:
 810 0050 00000000 		.word	hspi4
 811 0054 00340140 		.word	1073820672
 812              		.cfi_endproc
 813              	.LFE149:
 815              		.section	.text.MX_SPI6_Init,"ax",%progbits
 816              		.align	1
 817              		.syntax unified
 818              		.thumb
 819              		.thumb_func
 821              	MX_SPI6_Init:
 822              	.LFB150:
 418:Core/Src/main.c **** 
 823              		.loc 1 418 1 view -0
 824              		.cfi_startproc
 825              		@ args = 0, pretend = 0, frame = 0
 826              		@ frame_needed = 0, uses_anonymous_args = 0
 827 0000 08B5     		push	{r3, lr}
 828              		.cfi_def_cfa_offset 8
 829              		.cfi_offset 3, -8
 830              		.cfi_offset 14, -4
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 39


 428:Core/Src/main.c ****   hspi6.Init.Mode = SPI_MODE_MASTER;
 831              		.loc 1 428 3 view .LVU311
 428:Core/Src/main.c ****   hspi6.Init.Mode = SPI_MODE_MASTER;
 832              		.loc 1 428 18 is_stmt 0 view .LVU312
 833 0002 1348     		ldr	r0, .L37
 834 0004 134B     		ldr	r3, .L37+4
 835 0006 0360     		str	r3, [r0]
 429:Core/Src/main.c ****   hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 836              		.loc 1 429 3 is_stmt 1 view .LVU313
 429:Core/Src/main.c ****   hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 837              		.loc 1 429 19 is_stmt 0 view .LVU314
 838 0008 4FF48003 		mov	r3, #4194304
 839 000c 4360     		str	r3, [r0, #4]
 430:Core/Src/main.c ****   hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 840              		.loc 1 430 3 is_stmt 1 view .LVU315
 430:Core/Src/main.c ****   hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 841              		.loc 1 430 24 is_stmt 0 view .LVU316
 842 000e 0023     		movs	r3, #0
 843 0010 8360     		str	r3, [r0, #8]
 431:Core/Src/main.c ****   hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 844              		.loc 1 431 3 is_stmt 1 view .LVU317
 431:Core/Src/main.c ****   hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 845              		.loc 1 431 23 is_stmt 0 view .LVU318
 846 0012 0322     		movs	r2, #3
 847 0014 C260     		str	r2, [r0, #12]
 432:Core/Src/main.c ****   hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 848              		.loc 1 432 3 is_stmt 1 view .LVU319
 432:Core/Src/main.c ****   hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 849              		.loc 1 432 26 is_stmt 0 view .LVU320
 850 0016 0361     		str	r3, [r0, #16]
 433:Core/Src/main.c ****   hspi6.Init.NSS = SPI_NSS_SOFT;
 851              		.loc 1 433 3 is_stmt 1 view .LVU321
 433:Core/Src/main.c ****   hspi6.Init.NSS = SPI_NSS_SOFT;
 852              		.loc 1 433 23 is_stmt 0 view .LVU322
 853 0018 4361     		str	r3, [r0, #20]
 434:Core/Src/main.c ****   hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 854              		.loc 1 434 3 is_stmt 1 view .LVU323
 434:Core/Src/main.c ****   hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 855              		.loc 1 434 18 is_stmt 0 view .LVU324
 856 001a 4FF08062 		mov	r2, #67108864
 857 001e 8261     		str	r2, [r0, #24]
 435:Core/Src/main.c ****   hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 858              		.loc 1 435 3 is_stmt 1 view .LVU325
 435:Core/Src/main.c ****   hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 859              		.loc 1 435 32 is_stmt 0 view .LVU326
 860 0020 C361     		str	r3, [r0, #28]
 436:Core/Src/main.c ****   hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 861              		.loc 1 436 3 is_stmt 1 view .LVU327
 436:Core/Src/main.c ****   hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 862              		.loc 1 436 23 is_stmt 0 view .LVU328
 863 0022 0362     		str	r3, [r0, #32]
 437:Core/Src/main.c ****   hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 864              		.loc 1 437 3 is_stmt 1 view .LVU329
 437:Core/Src/main.c ****   hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 865              		.loc 1 437 21 is_stmt 0 view .LVU330
 866 0024 4362     		str	r3, [r0, #36]
 438:Core/Src/main.c ****   hspi6.Init.CRCPolynomial = 0x0;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 40


 867              		.loc 1 438 3 is_stmt 1 view .LVU331
 438:Core/Src/main.c ****   hspi6.Init.CRCPolynomial = 0x0;
 868              		.loc 1 438 29 is_stmt 0 view .LVU332
 869 0026 8362     		str	r3, [r0, #40]
 439:Core/Src/main.c ****   hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 870              		.loc 1 439 3 is_stmt 1 view .LVU333
 439:Core/Src/main.c ****   hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 871              		.loc 1 439 28 is_stmt 0 view .LVU334
 872 0028 C362     		str	r3, [r0, #44]
 440:Core/Src/main.c ****   hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 873              		.loc 1 440 3 is_stmt 1 view .LVU335
 440:Core/Src/main.c ****   hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 874              		.loc 1 440 23 is_stmt 0 view .LVU336
 875 002a 4FF08042 		mov	r2, #1073741824
 876 002e 4263     		str	r2, [r0, #52]
 441:Core/Src/main.c ****   hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 877              		.loc 1 441 3 is_stmt 1 view .LVU337
 441:Core/Src/main.c ****   hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 878              		.loc 1 441 26 is_stmt 0 view .LVU338
 879 0030 8363     		str	r3, [r0, #56]
 442:Core/Src/main.c ****   hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 880              		.loc 1 442 3 is_stmt 1 view .LVU339
 442:Core/Src/main.c ****   hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 881              		.loc 1 442 28 is_stmt 0 view .LVU340
 882 0032 C363     		str	r3, [r0, #60]
 443:Core/Src/main.c ****   hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 883              		.loc 1 443 3 is_stmt 1 view .LVU341
 443:Core/Src/main.c ****   hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 884              		.loc 1 443 41 is_stmt 0 view .LVU342
 885 0034 0364     		str	r3, [r0, #64]
 444:Core/Src/main.c ****   hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 886              		.loc 1 444 3 is_stmt 1 view .LVU343
 444:Core/Src/main.c ****   hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 887              		.loc 1 444 41 is_stmt 0 view .LVU344
 888 0036 4364     		str	r3, [r0, #68]
 445:Core/Src/main.c ****   hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 889              		.loc 1 445 3 is_stmt 1 view .LVU345
 445:Core/Src/main.c ****   hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 890              		.loc 1 445 31 is_stmt 0 view .LVU346
 891 0038 8364     		str	r3, [r0, #72]
 446:Core/Src/main.c ****   hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 892              		.loc 1 446 3 is_stmt 1 view .LVU347
 446:Core/Src/main.c ****   hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 893              		.loc 1 446 38 is_stmt 0 view .LVU348
 894 003a C364     		str	r3, [r0, #76]
 447:Core/Src/main.c ****   hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 895              		.loc 1 447 3 is_stmt 1 view .LVU349
 447:Core/Src/main.c ****   hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 896              		.loc 1 447 37 is_stmt 0 view .LVU350
 897 003c 0365     		str	r3, [r0, #80]
 448:Core/Src/main.c ****   hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 898              		.loc 1 448 3 is_stmt 1 view .LVU351
 448:Core/Src/main.c ****   hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 899              		.loc 1 448 32 is_stmt 0 view .LVU352
 900 003e 4365     		str	r3, [r0, #84]
 449:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi6) != HAL_OK)
 901              		.loc 1 449 3 is_stmt 1 view .LVU353
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 41


 449:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi6) != HAL_OK)
 902              		.loc 1 449 21 is_stmt 0 view .LVU354
 903 0040 8365     		str	r3, [r0, #88]
 450:Core/Src/main.c ****   {
 904              		.loc 1 450 3 is_stmt 1 view .LVU355
 450:Core/Src/main.c ****   {
 905              		.loc 1 450 7 is_stmt 0 view .LVU356
 906 0042 FFF7FEFF 		bl	HAL_SPI_Init
 907              	.LVL21:
 450:Core/Src/main.c ****   {
 908              		.loc 1 450 6 discriminator 1 view .LVU357
 909 0046 00B9     		cbnz	r0, .L36
 458:Core/Src/main.c **** 
 910              		.loc 1 458 1 view .LVU358
 911 0048 08BD     		pop	{r3, pc}
 912              	.L36:
 452:Core/Src/main.c ****   }
 913              		.loc 1 452 5 is_stmt 1 view .LVU359
 914 004a FFF7FEFF 		bl	Error_Handler
 915              	.LVL22:
 916              	.L38:
 917 004e 00BF     		.align	2
 918              	.L37:
 919 0050 00000000 		.word	hspi6
 920 0054 00140058 		.word	1476400128
 921              		.cfi_endproc
 922              	.LFE150:
 924              		.section	.text.MX_UART8_Init,"ax",%progbits
 925              		.align	1
 926              		.syntax unified
 927              		.thumb
 928              		.thumb_func
 930              	MX_UART8_Init:
 931              	.LFB153:
 584:Core/Src/main.c **** 
 932              		.loc 1 584 1 view -0
 933              		.cfi_startproc
 934              		@ args = 0, pretend = 0, frame = 0
 935              		@ frame_needed = 0, uses_anonymous_args = 0
 936 0000 08B5     		push	{r3, lr}
 937              		.cfi_def_cfa_offset 8
 938              		.cfi_offset 3, -8
 939              		.cfi_offset 14, -4
 593:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 940              		.loc 1 593 3 view .LVU361
 593:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 941              		.loc 1 593 19 is_stmt 0 view .LVU362
 942 0002 1648     		ldr	r0, .L49
 943 0004 164B     		ldr	r3, .L49+4
 944 0006 0360     		str	r3, [r0]
 594:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 945              		.loc 1 594 3 is_stmt 1 view .LVU363
 594:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 946              		.loc 1 594 24 is_stmt 0 view .LVU364
 947 0008 4FF4E133 		mov	r3, #115200
 948 000c 4360     		str	r3, [r0, #4]
 595:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 42


 949              		.loc 1 595 3 is_stmt 1 view .LVU365
 595:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 950              		.loc 1 595 26 is_stmt 0 view .LVU366
 951 000e 0021     		movs	r1, #0
 952 0010 8160     		str	r1, [r0, #8]
 596:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 953              		.loc 1 596 3 is_stmt 1 view .LVU367
 596:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 954              		.loc 1 596 24 is_stmt 0 view .LVU368
 955 0012 C160     		str	r1, [r0, #12]
 597:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 956              		.loc 1 597 3 is_stmt 1 view .LVU369
 597:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 957              		.loc 1 597 22 is_stmt 0 view .LVU370
 958 0014 0161     		str	r1, [r0, #16]
 598:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 959              		.loc 1 598 3 is_stmt 1 view .LVU371
 598:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 960              		.loc 1 598 20 is_stmt 0 view .LVU372
 961 0016 0C23     		movs	r3, #12
 962 0018 4361     		str	r3, [r0, #20]
 599:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 963              		.loc 1 599 3 is_stmt 1 view .LVU373
 599:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 964              		.loc 1 599 25 is_stmt 0 view .LVU374
 965 001a 8161     		str	r1, [r0, #24]
 600:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 966              		.loc 1 600 3 is_stmt 1 view .LVU375
 600:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 967              		.loc 1 600 28 is_stmt 0 view .LVU376
 968 001c C161     		str	r1, [r0, #28]
 601:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 969              		.loc 1 601 3 is_stmt 1 view .LVU377
 601:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 970              		.loc 1 601 30 is_stmt 0 view .LVU378
 971 001e 0162     		str	r1, [r0, #32]
 602:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 972              		.loc 1 602 3 is_stmt 1 view .LVU379
 602:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 973              		.loc 1 602 30 is_stmt 0 view .LVU380
 974 0020 4162     		str	r1, [r0, #36]
 603:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 975              		.loc 1 603 3 is_stmt 1 view .LVU381
 603:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 976              		.loc 1 603 38 is_stmt 0 view .LVU382
 977 0022 8162     		str	r1, [r0, #40]
 604:Core/Src/main.c ****   {
 978              		.loc 1 604 3 is_stmt 1 view .LVU383
 604:Core/Src/main.c ****   {
 979              		.loc 1 604 7 is_stmt 0 view .LVU384
 980 0024 0A46     		mov	r2, r1
 981 0026 FFF7FEFF 		bl	HAL_MultiProcessor_Init
 982              	.LVL23:
 604:Core/Src/main.c ****   {
 983              		.loc 1 604 6 discriminator 1 view .LVU385
 984 002a 70B9     		cbnz	r0, .L45
 608:Core/Src/main.c ****   {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 43


 985              		.loc 1 608 3 is_stmt 1 view .LVU386
 608:Core/Src/main.c ****   {
 986              		.loc 1 608 7 is_stmt 0 view .LVU387
 987 002c 0021     		movs	r1, #0
 988 002e 0B48     		ldr	r0, .L49
 989 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 990              	.LVL24:
 608:Core/Src/main.c ****   {
 991              		.loc 1 608 6 discriminator 1 view .LVU388
 992 0034 58B9     		cbnz	r0, .L46
 612:Core/Src/main.c ****   {
 993              		.loc 1 612 3 is_stmt 1 view .LVU389
 612:Core/Src/main.c ****   {
 994              		.loc 1 612 7 is_stmt 0 view .LVU390
 995 0036 0021     		movs	r1, #0
 996 0038 0848     		ldr	r0, .L49
 997 003a FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 998              	.LVL25:
 612:Core/Src/main.c ****   {
 999              		.loc 1 612 6 discriminator 1 view .LVU391
 1000 003e 40B9     		cbnz	r0, .L47
 616:Core/Src/main.c ****   {
 1001              		.loc 1 616 3 is_stmt 1 view .LVU392
 616:Core/Src/main.c ****   {
 1002              		.loc 1 616 7 is_stmt 0 view .LVU393
 1003 0040 0648     		ldr	r0, .L49
 1004 0042 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1005              	.LVL26:
 616:Core/Src/main.c ****   {
 1006              		.loc 1 616 6 discriminator 1 view .LVU394
 1007 0046 30B9     		cbnz	r0, .L48
 624:Core/Src/main.c **** 
 1008              		.loc 1 624 1 view .LVU395
 1009 0048 08BD     		pop	{r3, pc}
 1010              	.L45:
 606:Core/Src/main.c ****   }
 1011              		.loc 1 606 5 is_stmt 1 view .LVU396
 1012 004a FFF7FEFF 		bl	Error_Handler
 1013              	.LVL27:
 1014              	.L46:
 610:Core/Src/main.c ****   }
 1015              		.loc 1 610 5 view .LVU397
 1016 004e FFF7FEFF 		bl	Error_Handler
 1017              	.LVL28:
 1018              	.L47:
 614:Core/Src/main.c ****   }
 1019              		.loc 1 614 5 view .LVU398
 1020 0052 FFF7FEFF 		bl	Error_Handler
 1021              	.LVL29:
 1022              	.L48:
 618:Core/Src/main.c ****   }
 1023              		.loc 1 618 5 view .LVU399
 1024 0056 FFF7FEFF 		bl	Error_Handler
 1025              	.LVL30:
 1026              	.L50:
 1027 005a 00BF     		.align	2
 1028              	.L49:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 44


 1029 005c 00000000 		.word	huart8
 1030 0060 007C0040 		.word	1073773568
 1031              		.cfi_endproc
 1032              	.LFE153:
 1034              		.section	.text.MX_WWDG1_Init,"ax",%progbits
 1035              		.align	1
 1036              		.syntax unified
 1037              		.thumb
 1038              		.thumb_func
 1040              	MX_WWDG1_Init:
 1041              	.LFB156:
 716:Core/Src/main.c **** 
 1042              		.loc 1 716 1 view -0
 1043              		.cfi_startproc
 1044              		@ args = 0, pretend = 0, frame = 0
 1045              		@ frame_needed = 0, uses_anonymous_args = 0
 1046 0000 08B5     		push	{r3, lr}
 1047              		.cfi_def_cfa_offset 8
 1048              		.cfi_offset 3, -8
 1049              		.cfi_offset 14, -4
 725:Core/Src/main.c ****   hwwdg1.Init.Prescaler = WWDG_PRESCALER_1;
 1050              		.loc 1 725 3 view .LVU401
 725:Core/Src/main.c ****   hwwdg1.Init.Prescaler = WWDG_PRESCALER_1;
 1051              		.loc 1 725 19 is_stmt 0 view .LVU402
 1052 0002 0748     		ldr	r0, .L55
 1053 0004 074B     		ldr	r3, .L55+4
 1054 0006 0360     		str	r3, [r0]
 726:Core/Src/main.c ****   hwwdg1.Init.Window = 64;
 1055              		.loc 1 726 3 is_stmt 1 view .LVU403
 726:Core/Src/main.c ****   hwwdg1.Init.Window = 64;
 1056              		.loc 1 726 25 is_stmt 0 view .LVU404
 1057 0008 0023     		movs	r3, #0
 1058 000a 4360     		str	r3, [r0, #4]
 727:Core/Src/main.c ****   hwwdg1.Init.Counter = 64;
 1059              		.loc 1 727 3 is_stmt 1 view .LVU405
 727:Core/Src/main.c ****   hwwdg1.Init.Counter = 64;
 1060              		.loc 1 727 22 is_stmt 0 view .LVU406
 1061 000c 4022     		movs	r2, #64
 1062 000e 8260     		str	r2, [r0, #8]
 728:Core/Src/main.c ****   hwwdg1.Init.EWIMode = WWDG_EWI_DISABLE;
 1063              		.loc 1 728 3 is_stmt 1 view .LVU407
 728:Core/Src/main.c ****   hwwdg1.Init.EWIMode = WWDG_EWI_DISABLE;
 1064              		.loc 1 728 23 is_stmt 0 view .LVU408
 1065 0010 C260     		str	r2, [r0, #12]
 729:Core/Src/main.c ****   if (HAL_WWDG_Init(&hwwdg1) != HAL_OK)
 1066              		.loc 1 729 3 is_stmt 1 view .LVU409
 729:Core/Src/main.c ****   if (HAL_WWDG_Init(&hwwdg1) != HAL_OK)
 1067              		.loc 1 729 23 is_stmt 0 view .LVU410
 1068 0012 0361     		str	r3, [r0, #16]
 730:Core/Src/main.c ****   {
 1069              		.loc 1 730 3 is_stmt 1 view .LVU411
 730:Core/Src/main.c ****   {
 1070              		.loc 1 730 7 is_stmt 0 view .LVU412
 1071 0014 FFF7FEFF 		bl	HAL_WWDG_Init
 1072              	.LVL31:
 730:Core/Src/main.c ****   {
 1073              		.loc 1 730 6 discriminator 1 view .LVU413
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 45


 1074 0018 00B9     		cbnz	r0, .L54
 738:Core/Src/main.c **** 
 1075              		.loc 1 738 1 view .LVU414
 1076 001a 08BD     		pop	{r3, pc}
 1077              	.L54:
 732:Core/Src/main.c ****   }
 1078              		.loc 1 732 5 is_stmt 1 view .LVU415
 1079 001c FFF7FEFF 		bl	Error_Handler
 1080              	.LVL32:
 1081              	.L56:
 1082              		.align	2
 1083              	.L55:
 1084 0020 00000000 		.word	hwwdg1
 1085 0024 00300050 		.word	1342189568
 1086              		.cfi_endproc
 1087              	.LFE156:
 1089              		.section	.text.MX_UART4_Init,"ax",%progbits
 1090              		.align	1
 1091              		.syntax unified
 1092              		.thumb
 1093              		.thumb_func
 1095              	MX_UART4_Init:
 1096              	.LFB152:
 536:Core/Src/main.c **** 
 1097              		.loc 1 536 1 view -0
 1098              		.cfi_startproc
 1099              		@ args = 0, pretend = 0, frame = 0
 1100              		@ frame_needed = 0, uses_anonymous_args = 0
 1101 0000 08B5     		push	{r3, lr}
 1102              		.cfi_def_cfa_offset 8
 1103              		.cfi_offset 3, -8
 1104              		.cfi_offset 14, -4
 545:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1105              		.loc 1 545 3 view .LVU417
 545:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1106              		.loc 1 545 19 is_stmt 0 view .LVU418
 1107 0002 1648     		ldr	r0, .L67
 1108 0004 164B     		ldr	r3, .L67+4
 1109 0006 0360     		str	r3, [r0]
 546:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1110              		.loc 1 546 3 is_stmt 1 view .LVU419
 546:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1111              		.loc 1 546 24 is_stmt 0 view .LVU420
 1112 0008 4FF4E133 		mov	r3, #115200
 1113 000c 4360     		str	r3, [r0, #4]
 547:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1114              		.loc 1 547 3 is_stmt 1 view .LVU421
 547:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1115              		.loc 1 547 26 is_stmt 0 view .LVU422
 1116 000e 0021     		movs	r1, #0
 1117 0010 8160     		str	r1, [r0, #8]
 548:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1118              		.loc 1 548 3 is_stmt 1 view .LVU423
 548:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1119              		.loc 1 548 24 is_stmt 0 view .LVU424
 1120 0012 C160     		str	r1, [r0, #12]
 549:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 46


 1121              		.loc 1 549 3 is_stmt 1 view .LVU425
 549:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1122              		.loc 1 549 22 is_stmt 0 view .LVU426
 1123 0014 0161     		str	r1, [r0, #16]
 550:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1124              		.loc 1 550 3 is_stmt 1 view .LVU427
 550:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1125              		.loc 1 550 20 is_stmt 0 view .LVU428
 1126 0016 0C23     		movs	r3, #12
 1127 0018 4361     		str	r3, [r0, #20]
 551:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1128              		.loc 1 551 3 is_stmt 1 view .LVU429
 551:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1129              		.loc 1 551 25 is_stmt 0 view .LVU430
 1130 001a 8161     		str	r1, [r0, #24]
 552:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1131              		.loc 1 552 3 is_stmt 1 view .LVU431
 552:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1132              		.loc 1 552 28 is_stmt 0 view .LVU432
 1133 001c C161     		str	r1, [r0, #28]
 553:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1134              		.loc 1 553 3 is_stmt 1 view .LVU433
 553:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1135              		.loc 1 553 30 is_stmt 0 view .LVU434
 1136 001e 0162     		str	r1, [r0, #32]
 554:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1137              		.loc 1 554 3 is_stmt 1 view .LVU435
 554:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1138              		.loc 1 554 30 is_stmt 0 view .LVU436
 1139 0020 4162     		str	r1, [r0, #36]
 555:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 1140              		.loc 1 555 3 is_stmt 1 view .LVU437
 555:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 1141              		.loc 1 555 38 is_stmt 0 view .LVU438
 1142 0022 8162     		str	r1, [r0, #40]
 556:Core/Src/main.c ****   {
 1143              		.loc 1 556 3 is_stmt 1 view .LVU439
 556:Core/Src/main.c ****   {
 1144              		.loc 1 556 7 is_stmt 0 view .LVU440
 1145 0024 0A46     		mov	r2, r1
 1146 0026 FFF7FEFF 		bl	HAL_MultiProcessor_Init
 1147              	.LVL33:
 556:Core/Src/main.c ****   {
 1148              		.loc 1 556 6 discriminator 1 view .LVU441
 1149 002a 70B9     		cbnz	r0, .L63
 560:Core/Src/main.c ****   {
 1150              		.loc 1 560 3 is_stmt 1 view .LVU442
 560:Core/Src/main.c ****   {
 1151              		.loc 1 560 7 is_stmt 0 view .LVU443
 1152 002c 0021     		movs	r1, #0
 1153 002e 0B48     		ldr	r0, .L67
 1154 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1155              	.LVL34:
 560:Core/Src/main.c ****   {
 1156              		.loc 1 560 6 discriminator 1 view .LVU444
 1157 0034 58B9     		cbnz	r0, .L64
 564:Core/Src/main.c ****   {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 47


 1158              		.loc 1 564 3 is_stmt 1 view .LVU445
 564:Core/Src/main.c ****   {
 1159              		.loc 1 564 7 is_stmt 0 view .LVU446
 1160 0036 0021     		movs	r1, #0
 1161 0038 0848     		ldr	r0, .L67
 1162 003a FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1163              	.LVL35:
 564:Core/Src/main.c ****   {
 1164              		.loc 1 564 6 discriminator 1 view .LVU447
 1165 003e 40B9     		cbnz	r0, .L65
 568:Core/Src/main.c ****   {
 1166              		.loc 1 568 3 is_stmt 1 view .LVU448
 568:Core/Src/main.c ****   {
 1167              		.loc 1 568 7 is_stmt 0 view .LVU449
 1168 0040 0648     		ldr	r0, .L67
 1169 0042 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1170              	.LVL36:
 568:Core/Src/main.c ****   {
 1171              		.loc 1 568 6 discriminator 1 view .LVU450
 1172 0046 30B9     		cbnz	r0, .L66
 576:Core/Src/main.c **** 
 1173              		.loc 1 576 1 view .LVU451
 1174 0048 08BD     		pop	{r3, pc}
 1175              	.L63:
 558:Core/Src/main.c ****   }
 1176              		.loc 1 558 5 is_stmt 1 view .LVU452
 1177 004a FFF7FEFF 		bl	Error_Handler
 1178              	.LVL37:
 1179              	.L64:
 562:Core/Src/main.c ****   }
 1180              		.loc 1 562 5 view .LVU453
 1181 004e FFF7FEFF 		bl	Error_Handler
 1182              	.LVL38:
 1183              	.L65:
 566:Core/Src/main.c ****   }
 1184              		.loc 1 566 5 view .LVU454
 1185 0052 FFF7FEFF 		bl	Error_Handler
 1186              	.LVL39:
 1187              	.L66:
 570:Core/Src/main.c ****   }
 1188              		.loc 1 570 5 view .LVU455
 1189 0056 FFF7FEFF 		bl	Error_Handler
 1190              	.LVL40:
 1191              	.L68:
 1192 005a 00BF     		.align	2
 1193              	.L67:
 1194 005c 00000000 		.word	huart4
 1195 0060 004C0040 		.word	1073761280
 1196              		.cfi_endproc
 1197              	.LFE152:
 1199              		.section	.text.MX_FDCAN1_Init,"ax",%progbits
 1200              		.align	1
 1201              		.syntax unified
 1202              		.thumb
 1203              		.thumb_func
 1205              	MX_FDCAN1_Init:
 1206              	.LFB146:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 48


 221:Core/Src/main.c **** 
 1207              		.loc 1 221 1 view -0
 1208              		.cfi_startproc
 1209              		@ args = 0, pretend = 0, frame = 0
 1210              		@ frame_needed = 0, uses_anonymous_args = 0
 1211 0000 08B5     		push	{r3, lr}
 1212              		.cfi_def_cfa_offset 8
 1213              		.cfi_offset 3, -8
 1214              		.cfi_offset 14, -4
 230:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 1215              		.loc 1 230 3 view .LVU457
 230:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 1216              		.loc 1 230 20 is_stmt 0 view .LVU458
 1217 0002 1448     		ldr	r0, .L73
 1218 0004 144B     		ldr	r3, .L73+4
 1219 0006 0360     		str	r3, [r0]
 231:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 1220              		.loc 1 231 3 is_stmt 1 view .LVU459
 231:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 1221              		.loc 1 231 28 is_stmt 0 view .LVU460
 1222 0008 0023     		movs	r3, #0
 1223 000a 8360     		str	r3, [r0, #8]
 232:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 1224              		.loc 1 232 3 is_stmt 1 view .LVU461
 232:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 1225              		.loc 1 232 21 is_stmt 0 view .LVU462
 1226 000c C360     		str	r3, [r0, #12]
 233:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 1227              		.loc 1 233 3 is_stmt 1 view .LVU463
 233:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 1228              		.loc 1 233 35 is_stmt 0 view .LVU464
 1229 000e 0374     		strb	r3, [r0, #16]
 234:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 1230              		.loc 1 234 3 is_stmt 1 view .LVU465
 234:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 1231              		.loc 1 234 30 is_stmt 0 view .LVU466
 1232 0010 4374     		strb	r3, [r0, #17]
 235:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 16;
 1233              		.loc 1 235 3 is_stmt 1 view .LVU467
 235:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 16;
 1234              		.loc 1 235 34 is_stmt 0 view .LVU468
 1235 0012 8374     		strb	r3, [r0, #18]
 236:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 1236              		.loc 1 236 3 is_stmt 1 view .LVU469
 236:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 1237              		.loc 1 236 33 is_stmt 0 view .LVU470
 1238 0014 1022     		movs	r2, #16
 1239 0016 4261     		str	r2, [r0, #20]
 237:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 1;
 1240              		.loc 1 237 3 is_stmt 1 view .LVU471
 237:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 1;
 1241              		.loc 1 237 37 is_stmt 0 view .LVU472
 1242 0018 0122     		movs	r2, #1
 1243 001a 8261     		str	r2, [r0, #24]
 238:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 1;
 1244              		.loc 1 238 3 is_stmt 1 view .LVU473
 238:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 1;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 49


 1245              		.loc 1 238 32 is_stmt 0 view .LVU474
 1246 001c C261     		str	r2, [r0, #28]
 239:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 1247              		.loc 1 239 3 is_stmt 1 view .LVU475
 239:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 1248              		.loc 1 239 32 is_stmt 0 view .LVU476
 1249 001e 0262     		str	r2, [r0, #32]
 240:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 1250              		.loc 1 240 3 is_stmt 1 view .LVU477
 240:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 1251              		.loc 1 240 30 is_stmt 0 view .LVU478
 1252 0020 4262     		str	r2, [r0, #36]
 241:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 1253              		.loc 1 241 3 is_stmt 1 view .LVU479
 241:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 1254              		.loc 1 241 34 is_stmt 0 view .LVU480
 1255 0022 8262     		str	r2, [r0, #40]
 242:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 1256              		.loc 1 242 3 is_stmt 1 view .LVU481
 242:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 1257              		.loc 1 242 29 is_stmt 0 view .LVU482
 1258 0024 C262     		str	r2, [r0, #44]
 243:Core/Src/main.c ****   hfdcan1.Init.MessageRAMOffset = 0;
 1259              		.loc 1 243 3 is_stmt 1 view .LVU483
 243:Core/Src/main.c ****   hfdcan1.Init.MessageRAMOffset = 0;
 1260              		.loc 1 243 29 is_stmt 0 view .LVU484
 1261 0026 0263     		str	r2, [r0, #48]
 244:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 1262              		.loc 1 244 3 is_stmt 1 view .LVU485
 244:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 1263              		.loc 1 244 33 is_stmt 0 view .LVU486
 1264 0028 4363     		str	r3, [r0, #52]
 245:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 1265              		.loc 1 245 3 is_stmt 1 view .LVU487
 245:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 1266              		.loc 1 245 30 is_stmt 0 view .LVU488
 1267 002a 8363     		str	r3, [r0, #56]
 246:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 1268              		.loc 1 246 3 is_stmt 1 view .LVU489
 246:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 1269              		.loc 1 246 30 is_stmt 0 view .LVU490
 1270 002c C363     		str	r3, [r0, #60]
 247:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 1271              		.loc 1 247 3 is_stmt 1 view .LVU491
 247:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 1272              		.loc 1 247 32 is_stmt 0 view .LVU492
 1273 002e 0364     		str	r3, [r0, #64]
 248:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 1274              		.loc 1 248 3 is_stmt 1 view .LVU493
 248:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 1275              		.loc 1 248 32 is_stmt 0 view .LVU494
 1276 0030 0422     		movs	r2, #4
 1277 0032 4264     		str	r2, [r0, #68]
 249:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 1278              		.loc 1 249 3 is_stmt 1 view .LVU495
 249:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 1279              		.loc 1 249 32 is_stmt 0 view .LVU496
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 50


 1280 0034 8364     		str	r3, [r0, #72]
 250:Core/Src/main.c ****   hfdcan1.Init.RxBuffersNbr = 0;
 1281              		.loc 1 250 3 is_stmt 1 view .LVU497
 250:Core/Src/main.c ****   hfdcan1.Init.RxBuffersNbr = 0;
 1282              		.loc 1 250 32 is_stmt 0 view .LVU498
 1283 0036 C264     		str	r2, [r0, #76]
 251:Core/Src/main.c ****   hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 1284              		.loc 1 251 3 is_stmt 1 view .LVU499
 251:Core/Src/main.c ****   hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 1285              		.loc 1 251 29 is_stmt 0 view .LVU500
 1286 0038 0365     		str	r3, [r0, #80]
 252:Core/Src/main.c ****   hfdcan1.Init.TxEventsNbr = 0;
 1287              		.loc 1 252 3 is_stmt 1 view .LVU501
 252:Core/Src/main.c ****   hfdcan1.Init.TxEventsNbr = 0;
 1288              		.loc 1 252 29 is_stmt 0 view .LVU502
 1289 003a 4265     		str	r2, [r0, #84]
 253:Core/Src/main.c ****   hfdcan1.Init.TxBuffersNbr = 0;
 1290              		.loc 1 253 3 is_stmt 1 view .LVU503
 253:Core/Src/main.c ****   hfdcan1.Init.TxBuffersNbr = 0;
 1291              		.loc 1 253 28 is_stmt 0 view .LVU504
 1292 003c 8365     		str	r3, [r0, #88]
 254:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 1293              		.loc 1 254 3 is_stmt 1 view .LVU505
 254:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 1294              		.loc 1 254 29 is_stmt 0 view .LVU506
 1295 003e C365     		str	r3, [r0, #92]
 255:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 1296              		.loc 1 255 3 is_stmt 1 view .LVU507
 255:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 1297              		.loc 1 255 36 is_stmt 0 view .LVU508
 1298 0040 0366     		str	r3, [r0, #96]
 256:Core/Src/main.c ****   hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 1299              		.loc 1 256 3 is_stmt 1 view .LVU509
 256:Core/Src/main.c ****   hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 1300              		.loc 1 256 32 is_stmt 0 view .LVU510
 1301 0042 4366     		str	r3, [r0, #100]
 257:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 1302              		.loc 1 257 3 is_stmt 1 view .LVU511
 257:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 1303              		.loc 1 257 27 is_stmt 0 view .LVU512
 1304 0044 8266     		str	r2, [r0, #104]
 258:Core/Src/main.c ****   {
 1305              		.loc 1 258 3 is_stmt 1 view .LVU513
 258:Core/Src/main.c ****   {
 1306              		.loc 1 258 7 is_stmt 0 view .LVU514
 1307 0046 FFF7FEFF 		bl	HAL_FDCAN_Init
 1308              	.LVL41:
 258:Core/Src/main.c ****   {
 1309              		.loc 1 258 6 discriminator 1 view .LVU515
 1310 004a 00B9     		cbnz	r0, .L72
 266:Core/Src/main.c **** 
 1311              		.loc 1 266 1 view .LVU516
 1312 004c 08BD     		pop	{r3, pc}
 1313              	.L72:
 260:Core/Src/main.c ****   }
 1314              		.loc 1 260 5 is_stmt 1 view .LVU517
 1315 004e FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 51


 1316              	.LVL42:
 1317              	.L74:
 1318 0052 00BF     		.align	2
 1319              	.L73:
 1320 0054 00000000 		.word	hfdcan1
 1321 0058 00A00040 		.word	1073782784
 1322              		.cfi_endproc
 1323              	.LFE146:
 1325              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1326              		.align	1
 1327              		.syntax unified
 1328              		.thumb
 1329              		.thumb_func
 1331              	MX_USART1_UART_Init:
 1332              	.LFB154:
 632:Core/Src/main.c **** 
 1333              		.loc 1 632 1 view -0
 1334              		.cfi_startproc
 1335              		@ args = 0, pretend = 0, frame = 0
 1336              		@ frame_needed = 0, uses_anonymous_args = 0
 1337 0000 08B5     		push	{r3, lr}
 1338              		.cfi_def_cfa_offset 8
 1339              		.cfi_offset 3, -8
 1340              		.cfi_offset 14, -4
 641:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1341              		.loc 1 641 3 view .LVU519
 641:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1342              		.loc 1 641 19 is_stmt 0 view .LVU520
 1343 0002 1548     		ldr	r0, .L85
 1344 0004 154B     		ldr	r3, .L85+4
 1345 0006 0360     		str	r3, [r0]
 642:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1346              		.loc 1 642 3 is_stmt 1 view .LVU521
 642:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1347              		.loc 1 642 24 is_stmt 0 view .LVU522
 1348 0008 4FF4E133 		mov	r3, #115200
 1349 000c 4360     		str	r3, [r0, #4]
 643:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1350              		.loc 1 643 3 is_stmt 1 view .LVU523
 643:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1351              		.loc 1 643 26 is_stmt 0 view .LVU524
 1352 000e 0023     		movs	r3, #0
 1353 0010 8360     		str	r3, [r0, #8]
 644:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1354              		.loc 1 644 3 is_stmt 1 view .LVU525
 644:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1355              		.loc 1 644 24 is_stmt 0 view .LVU526
 1356 0012 C360     		str	r3, [r0, #12]
 645:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1357              		.loc 1 645 3 is_stmt 1 view .LVU527
 645:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1358              		.loc 1 645 22 is_stmt 0 view .LVU528
 1359 0014 0361     		str	r3, [r0, #16]
 646:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1360              		.loc 1 646 3 is_stmt 1 view .LVU529
 646:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1361              		.loc 1 646 20 is_stmt 0 view .LVU530
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 52


 1362 0016 0C22     		movs	r2, #12
 1363 0018 4261     		str	r2, [r0, #20]
 647:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1364              		.loc 1 647 3 is_stmt 1 view .LVU531
 647:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1365              		.loc 1 647 25 is_stmt 0 view .LVU532
 1366 001a 8361     		str	r3, [r0, #24]
 648:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1367              		.loc 1 648 3 is_stmt 1 view .LVU533
 648:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1368              		.loc 1 648 28 is_stmt 0 view .LVU534
 1369 001c C361     		str	r3, [r0, #28]
 649:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1370              		.loc 1 649 3 is_stmt 1 view .LVU535
 649:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1371              		.loc 1 649 30 is_stmt 0 view .LVU536
 1372 001e 0362     		str	r3, [r0, #32]
 650:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1373              		.loc 1 650 3 is_stmt 1 view .LVU537
 650:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1374              		.loc 1 650 30 is_stmt 0 view .LVU538
 1375 0020 4362     		str	r3, [r0, #36]
 651:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1376              		.loc 1 651 3 is_stmt 1 view .LVU539
 651:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1377              		.loc 1 651 38 is_stmt 0 view .LVU540
 1378 0022 8362     		str	r3, [r0, #40]
 652:Core/Src/main.c ****   {
 1379              		.loc 1 652 3 is_stmt 1 view .LVU541
 652:Core/Src/main.c ****   {
 1380              		.loc 1 652 7 is_stmt 0 view .LVU542
 1381 0024 FFF7FEFF 		bl	HAL_UART_Init
 1382              	.LVL43:
 652:Core/Src/main.c ****   {
 1383              		.loc 1 652 6 discriminator 1 view .LVU543
 1384 0028 70B9     		cbnz	r0, .L81
 656:Core/Src/main.c ****   {
 1385              		.loc 1 656 3 is_stmt 1 view .LVU544
 656:Core/Src/main.c ****   {
 1386              		.loc 1 656 7 is_stmt 0 view .LVU545
 1387 002a 0021     		movs	r1, #0
 1388 002c 0A48     		ldr	r0, .L85
 1389 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1390              	.LVL44:
 656:Core/Src/main.c ****   {
 1391              		.loc 1 656 6 discriminator 1 view .LVU546
 1392 0032 58B9     		cbnz	r0, .L82
 660:Core/Src/main.c ****   {
 1393              		.loc 1 660 3 is_stmt 1 view .LVU547
 660:Core/Src/main.c ****   {
 1394              		.loc 1 660 7 is_stmt 0 view .LVU548
 1395 0034 0021     		movs	r1, #0
 1396 0036 0848     		ldr	r0, .L85
 1397 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1398              	.LVL45:
 660:Core/Src/main.c ****   {
 1399              		.loc 1 660 6 discriminator 1 view .LVU549
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 53


 1400 003c 40B9     		cbnz	r0, .L83
 664:Core/Src/main.c ****   {
 1401              		.loc 1 664 3 is_stmt 1 view .LVU550
 664:Core/Src/main.c ****   {
 1402              		.loc 1 664 7 is_stmt 0 view .LVU551
 1403 003e 0648     		ldr	r0, .L85
 1404 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1405              	.LVL46:
 664:Core/Src/main.c ****   {
 1406              		.loc 1 664 6 discriminator 1 view .LVU552
 1407 0044 30B9     		cbnz	r0, .L84
 672:Core/Src/main.c **** 
 1408              		.loc 1 672 1 view .LVU553
 1409 0046 08BD     		pop	{r3, pc}
 1410              	.L81:
 654:Core/Src/main.c ****   }
 1411              		.loc 1 654 5 is_stmt 1 view .LVU554
 1412 0048 FFF7FEFF 		bl	Error_Handler
 1413              	.LVL47:
 1414              	.L82:
 658:Core/Src/main.c ****   }
 1415              		.loc 1 658 5 view .LVU555
 1416 004c FFF7FEFF 		bl	Error_Handler
 1417              	.LVL48:
 1418              	.L83:
 662:Core/Src/main.c ****   }
 1419              		.loc 1 662 5 view .LVU556
 1420 0050 FFF7FEFF 		bl	Error_Handler
 1421              	.LVL49:
 1422              	.L84:
 666:Core/Src/main.c ****   }
 1423              		.loc 1 666 5 view .LVU557
 1424 0054 FFF7FEFF 		bl	Error_Handler
 1425              	.LVL50:
 1426              	.L86:
 1427              		.align	2
 1428              	.L85:
 1429 0058 00000000 		.word	huart1
 1430 005c 00100140 		.word	1073811456
 1431              		.cfi_endproc
 1432              	.LFE154:
 1434              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1435              		.align	1
 1436              		.syntax unified
 1437              		.thumb
 1438              		.thumb_func
 1440              	MX_TIM1_Init:
 1441              	.LFB151:
 466:Core/Src/main.c **** 
 1442              		.loc 1 466 1 view -0
 1443              		.cfi_startproc
 1444              		@ args = 0, pretend = 0, frame = 88
 1445              		@ frame_needed = 0, uses_anonymous_args = 0
 1446 0000 10B5     		push	{r4, lr}
 1447              		.cfi_def_cfa_offset 8
 1448              		.cfi_offset 4, -8
 1449              		.cfi_offset 14, -4
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 54


 1450 0002 96B0     		sub	sp, sp, #88
 1451              		.cfi_def_cfa_offset 96
 472:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1452              		.loc 1 472 3 view .LVU559
 472:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1453              		.loc 1 472 27 is_stmt 0 view .LVU560
 1454 0004 0024     		movs	r4, #0
 1455 0006 1394     		str	r4, [sp, #76]
 1456 0008 1494     		str	r4, [sp, #80]
 1457 000a 1594     		str	r4, [sp, #84]
 473:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1458              		.loc 1 473 3 is_stmt 1 view .LVU561
 473:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1459              		.loc 1 473 22 is_stmt 0 view .LVU562
 1460 000c 0C94     		str	r4, [sp, #48]
 1461 000e 0D94     		str	r4, [sp, #52]
 1462 0010 0E94     		str	r4, [sp, #56]
 1463 0012 0F94     		str	r4, [sp, #60]
 1464 0014 1094     		str	r4, [sp, #64]
 1465 0016 1194     		str	r4, [sp, #68]
 1466 0018 1294     		str	r4, [sp, #72]
 474:Core/Src/main.c **** 
 1467              		.loc 1 474 3 is_stmt 1 view .LVU563
 474:Core/Src/main.c **** 
 1468              		.loc 1 474 34 is_stmt 0 view .LVU564
 1469 001a 2C22     		movs	r2, #44
 1470 001c 2146     		mov	r1, r4
 1471 001e 01A8     		add	r0, sp, #4
 1472 0020 FFF7FEFF 		bl	memset
 1473              	.LVL51:
 479:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1474              		.loc 1 479 3 is_stmt 1 view .LVU565
 479:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1475              		.loc 1 479 18 is_stmt 0 view .LVU566
 1476 0024 2448     		ldr	r0, .L97
 1477 0026 254B     		ldr	r3, .L97+4
 1478 0028 0360     		str	r3, [r0]
 480:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1479              		.loc 1 480 3 is_stmt 1 view .LVU567
 480:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1480              		.loc 1 480 24 is_stmt 0 view .LVU568
 1481 002a 4460     		str	r4, [r0, #4]
 481:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1482              		.loc 1 481 3 is_stmt 1 view .LVU569
 481:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1483              		.loc 1 481 26 is_stmt 0 view .LVU570
 1484 002c 8460     		str	r4, [r0, #8]
 482:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1485              		.loc 1 482 3 is_stmt 1 view .LVU571
 482:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1486              		.loc 1 482 21 is_stmt 0 view .LVU572
 1487 002e 4FF6FF73 		movw	r3, #65535
 1488 0032 C360     		str	r3, [r0, #12]
 483:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1489              		.loc 1 483 3 is_stmt 1 view .LVU573
 483:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1490              		.loc 1 483 28 is_stmt 0 view .LVU574
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 55


 1491 0034 0461     		str	r4, [r0, #16]
 484:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1492              		.loc 1 484 3 is_stmt 1 view .LVU575
 484:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1493              		.loc 1 484 32 is_stmt 0 view .LVU576
 1494 0036 4461     		str	r4, [r0, #20]
 485:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 1495              		.loc 1 485 3 is_stmt 1 view .LVU577
 485:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 1496              		.loc 1 485 32 is_stmt 0 view .LVU578
 1497 0038 8461     		str	r4, [r0, #24]
 486:Core/Src/main.c ****   {
 1498              		.loc 1 486 3 is_stmt 1 view .LVU579
 486:Core/Src/main.c ****   {
 1499              		.loc 1 486 7 is_stmt 0 view .LVU580
 1500 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1501              	.LVL52:
 486:Core/Src/main.c ****   {
 1502              		.loc 1 486 6 discriminator 1 view .LVU581
 1503 003e 0028     		cmp	r0, #0
 1504 0040 31D1     		bne	.L93
 490:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1505              		.loc 1 490 3 is_stmt 1 view .LVU582
 490:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1506              		.loc 1 490 37 is_stmt 0 view .LVU583
 1507 0042 0023     		movs	r3, #0
 1508 0044 1393     		str	r3, [sp, #76]
 491:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1509              		.loc 1 491 3 is_stmt 1 view .LVU584
 491:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1510              		.loc 1 491 38 is_stmt 0 view .LVU585
 1511 0046 1493     		str	r3, [sp, #80]
 492:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1512              		.loc 1 492 3 is_stmt 1 view .LVU586
 492:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1513              		.loc 1 492 33 is_stmt 0 view .LVU587
 1514 0048 1593     		str	r3, [sp, #84]
 493:Core/Src/main.c ****   {
 1515              		.loc 1 493 3 is_stmt 1 view .LVU588
 493:Core/Src/main.c ****   {
 1516              		.loc 1 493 7 is_stmt 0 view .LVU589
 1517 004a 13A9     		add	r1, sp, #76
 1518 004c 1A48     		ldr	r0, .L97
 1519 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1520              	.LVL53:
 493:Core/Src/main.c ****   {
 1521              		.loc 1 493 6 discriminator 1 view .LVU590
 1522 0052 0028     		cmp	r0, #0
 1523 0054 29D1     		bne	.L94
 497:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1524              		.loc 1 497 3 is_stmt 1 view .LVU591
 497:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1525              		.loc 1 497 20 is_stmt 0 view .LVU592
 1526 0056 6023     		movs	r3, #96
 1527 0058 0C93     		str	r3, [sp, #48]
 498:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1528              		.loc 1 498 3 is_stmt 1 view .LVU593
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 56


 498:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1529              		.loc 1 498 19 is_stmt 0 view .LVU594
 1530 005a 0022     		movs	r2, #0
 1531 005c 0D92     		str	r2, [sp, #52]
 499:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1532              		.loc 1 499 3 is_stmt 1 view .LVU595
 499:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1533              		.loc 1 499 24 is_stmt 0 view .LVU596
 1534 005e 0E92     		str	r2, [sp, #56]
 500:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1535              		.loc 1 500 3 is_stmt 1 view .LVU597
 500:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1536              		.loc 1 500 25 is_stmt 0 view .LVU598
 1537 0060 0F92     		str	r2, [sp, #60]
 501:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1538              		.loc 1 501 3 is_stmt 1 view .LVU599
 501:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1539              		.loc 1 501 24 is_stmt 0 view .LVU600
 1540 0062 1092     		str	r2, [sp, #64]
 502:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1541              		.loc 1 502 3 is_stmt 1 view .LVU601
 502:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1542              		.loc 1 502 25 is_stmt 0 view .LVU602
 1543 0064 1192     		str	r2, [sp, #68]
 503:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1544              		.loc 1 503 3 is_stmt 1 view .LVU603
 503:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1545              		.loc 1 503 26 is_stmt 0 view .LVU604
 1546 0066 1292     		str	r2, [sp, #72]
 504:Core/Src/main.c ****   {
 1547              		.loc 1 504 3 is_stmt 1 view .LVU605
 504:Core/Src/main.c ****   {
 1548              		.loc 1 504 7 is_stmt 0 view .LVU606
 1549 0068 0CA9     		add	r1, sp, #48
 1550 006a 1348     		ldr	r0, .L97
 1551 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1552              	.LVL54:
 504:Core/Src/main.c ****   {
 1553              		.loc 1 504 6 discriminator 1 view .LVU607
 1554 0070 E8B9     		cbnz	r0, .L95
 508:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1555              		.loc 1 508 3 is_stmt 1 view .LVU608
 508:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1556              		.loc 1 508 40 is_stmt 0 view .LVU609
 1557 0072 0023     		movs	r3, #0
 1558 0074 0193     		str	r3, [sp, #4]
 509:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1559              		.loc 1 509 3 is_stmt 1 view .LVU610
 509:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1560              		.loc 1 509 41 is_stmt 0 view .LVU611
 1561 0076 0293     		str	r3, [sp, #8]
 510:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1562              		.loc 1 510 3 is_stmt 1 view .LVU612
 510:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1563              		.loc 1 510 34 is_stmt 0 view .LVU613
 1564 0078 0393     		str	r3, [sp, #12]
 511:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 57


 1565              		.loc 1 511 3 is_stmt 1 view .LVU614
 511:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1566              		.loc 1 511 33 is_stmt 0 view .LVU615
 1567 007a 0493     		str	r3, [sp, #16]
 512:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1568              		.loc 1 512 3 is_stmt 1 view .LVU616
 512:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1569              		.loc 1 512 35 is_stmt 0 view .LVU617
 1570 007c 0593     		str	r3, [sp, #20]
 513:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1571              		.loc 1 513 3 is_stmt 1 view .LVU618
 513:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1572              		.loc 1 513 38 is_stmt 0 view .LVU619
 1573 007e 4FF40052 		mov	r2, #8192
 1574 0082 0692     		str	r2, [sp, #24]
 514:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1575              		.loc 1 514 3 is_stmt 1 view .LVU620
 514:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1576              		.loc 1 514 36 is_stmt 0 view .LVU621
 1577 0084 0793     		str	r3, [sp, #28]
 515:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1578              		.loc 1 515 3 is_stmt 1 view .LVU622
 515:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1579              		.loc 1 515 36 is_stmt 0 view .LVU623
 1580 0086 0893     		str	r3, [sp, #32]
 516:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1581              		.loc 1 516 3 is_stmt 1 view .LVU624
 516:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1582              		.loc 1 516 39 is_stmt 0 view .LVU625
 1583 0088 4FF00072 		mov	r2, #33554432
 1584 008c 0992     		str	r2, [sp, #36]
 517:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1585              		.loc 1 517 3 is_stmt 1 view .LVU626
 517:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1586              		.loc 1 517 37 is_stmt 0 view .LVU627
 1587 008e 0A93     		str	r3, [sp, #40]
 518:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1588              		.loc 1 518 3 is_stmt 1 view .LVU628
 518:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1589              		.loc 1 518 40 is_stmt 0 view .LVU629
 1590 0090 0B93     		str	r3, [sp, #44]
 519:Core/Src/main.c ****   {
 1591              		.loc 1 519 3 is_stmt 1 view .LVU630
 519:Core/Src/main.c ****   {
 1592              		.loc 1 519 7 is_stmt 0 view .LVU631
 1593 0092 01A9     		add	r1, sp, #4
 1594 0094 0848     		ldr	r0, .L97
 1595 0096 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1596              	.LVL55:
 519:Core/Src/main.c ****   {
 1597              		.loc 1 519 6 discriminator 1 view .LVU632
 1598 009a 50B9     		cbnz	r0, .L96
 526:Core/Src/main.c **** 
 1599              		.loc 1 526 3 is_stmt 1 view .LVU633
 1600 009c 0648     		ldr	r0, .L97
 1601 009e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1602              	.LVL56:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 58


 528:Core/Src/main.c **** 
 1603              		.loc 1 528 1 is_stmt 0 view .LVU634
 1604 00a2 16B0     		add	sp, sp, #88
 1605              		.cfi_remember_state
 1606              		.cfi_def_cfa_offset 8
 1607              		@ sp needed
 1608 00a4 10BD     		pop	{r4, pc}
 1609              	.L93:
 1610              		.cfi_restore_state
 488:Core/Src/main.c ****   }
 1611              		.loc 1 488 5 is_stmt 1 view .LVU635
 1612 00a6 FFF7FEFF 		bl	Error_Handler
 1613              	.LVL57:
 1614              	.L94:
 495:Core/Src/main.c ****   }
 1615              		.loc 1 495 5 view .LVU636
 1616 00aa FFF7FEFF 		bl	Error_Handler
 1617              	.LVL58:
 1618              	.L95:
 506:Core/Src/main.c ****   }
 1619              		.loc 1 506 5 view .LVU637
 1620 00ae FFF7FEFF 		bl	Error_Handler
 1621              	.LVL59:
 1622              	.L96:
 521:Core/Src/main.c ****   }
 1623              		.loc 1 521 5 view .LVU638
 1624 00b2 FFF7FEFF 		bl	Error_Handler
 1625              	.LVL60:
 1626              	.L98:
 1627 00b6 00BF     		.align	2
 1628              	.L97:
 1629 00b8 00000000 		.word	htim1
 1630 00bc 00000140 		.word	1073807360
 1631              		.cfi_endproc
 1632              	.LFE151:
 1634              		.section	.text.SystemClock_Config,"ax",%progbits
 1635              		.align	1
 1636              		.global	SystemClock_Config
 1637              		.syntax unified
 1638              		.thumb
 1639              		.thumb_func
 1641              	SystemClock_Config:
 1642              	.LFB145:
 160:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1643              		.loc 1 160 1 view -0
 1644              		.cfi_startproc
 1645              		@ args = 0, pretend = 0, frame = 112
 1646              		@ frame_needed = 0, uses_anonymous_args = 0
 1647 0000 00B5     		push	{lr}
 1648              		.cfi_def_cfa_offset 4
 1649              		.cfi_offset 14, -4
 1650 0002 9DB0     		sub	sp, sp, #116
 1651              		.cfi_def_cfa_offset 120
 161:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1652              		.loc 1 161 3 view .LVU640
 161:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1653              		.loc 1 161 22 is_stmt 0 view .LVU641
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 59


 1654 0004 4C22     		movs	r2, #76
 1655 0006 0021     		movs	r1, #0
 1656 0008 09A8     		add	r0, sp, #36
 1657 000a FFF7FEFF 		bl	memset
 1658              	.LVL61:
 162:Core/Src/main.c **** 
 1659              		.loc 1 162 3 is_stmt 1 view .LVU642
 162:Core/Src/main.c **** 
 1660              		.loc 1 162 22 is_stmt 0 view .LVU643
 1661 000e 2022     		movs	r2, #32
 1662 0010 0021     		movs	r1, #0
 1663 0012 01A8     		add	r0, sp, #4
 1664 0014 FFF7FEFF 		bl	memset
 1665              	.LVL62:
 166:Core/Src/main.c **** 
 1666              		.loc 1 166 3 is_stmt 1 view .LVU644
 1667 0018 0220     		movs	r0, #2
 1668 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 1669              	.LVL63:
 170:Core/Src/main.c **** 
 1670              		.loc 1 170 3 view .LVU645
 1671              	.LBB12:
 170:Core/Src/main.c **** 
 1672              		.loc 1 170 3 view .LVU646
 1673 001e 0023     		movs	r3, #0
 1674 0020 0093     		str	r3, [sp]
 170:Core/Src/main.c **** 
 1675              		.loc 1 170 3 view .LVU647
 170:Core/Src/main.c **** 
 1676              		.loc 1 170 3 discriminator 2 view .LVU648
 1677 0022 274B     		ldr	r3, .L106
 1678 0024 DA6A     		ldr	r2, [r3, #44]
 1679 0026 22F00102 		bic	r2, r2, #1
 1680 002a DA62     		str	r2, [r3, #44]
 170:Core/Src/main.c **** 
 1681              		.loc 1 170 3 view .LVU649
 170:Core/Src/main.c **** 
 1682              		.loc 1 170 3 is_stmt 0 discriminator 2 view .LVU650
 1683 002c DB6A     		ldr	r3, [r3, #44]
 1684 002e 03F00103 		and	r3, r3, #1
 1685 0032 0093     		str	r3, [sp]
 170:Core/Src/main.c **** 
 1686              		.loc 1 170 3 is_stmt 1 view .LVU651
 170:Core/Src/main.c **** 
 1687              		.loc 1 170 3 is_stmt 0 discriminator 2 view .LVU652
 1688 0034 234A     		ldr	r2, .L106+4
 1689 0036 9369     		ldr	r3, [r2, #24]
 1690 0038 23F44043 		bic	r3, r3, #49152
 1691 003c 43F48043 		orr	r3, r3, #16384
 1692 0040 9361     		str	r3, [r2, #24]
 170:Core/Src/main.c **** 
 1693              		.loc 1 170 3 is_stmt 1 view .LVU653
 170:Core/Src/main.c **** 
 1694              		.loc 1 170 3 is_stmt 0 discriminator 2 view .LVU654
 1695 0042 9369     		ldr	r3, [r2, #24]
 1696 0044 03F44043 		and	r3, r3, #49152
 1697 0048 0093     		str	r3, [sp]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 60


 170:Core/Src/main.c **** 
 1698              		.loc 1 170 3 is_stmt 1 discriminator 4 view .LVU655
 1699 004a 009B     		ldr	r3, [sp]
 1700              	.LBE12:
 170:Core/Src/main.c **** 
 1701              		.loc 1 170 3 view .LVU656
 172:Core/Src/main.c **** 
 1702              		.loc 1 172 3 view .LVU657
 1703              	.L100:
 172:Core/Src/main.c **** 
 1704              		.loc 1 172 48 discriminator 1 view .LVU658
 172:Core/Src/main.c **** 
 1705              		.loc 1 172 9 discriminator 1 view .LVU659
 172:Core/Src/main.c **** 
 1706              		.loc 1 172 10 is_stmt 0 discriminator 1 view .LVU660
 1707 004c 1D4B     		ldr	r3, .L106+4
 1708 004e 9B69     		ldr	r3, [r3, #24]
 172:Core/Src/main.c **** 
 1709              		.loc 1 172 9 discriminator 1 view .LVU661
 1710 0050 13F4005F 		tst	r3, #8192
 1711 0054 FAD0     		beq	.L100
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1712              		.loc 1 177 3 is_stmt 1 view .LVU662
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1713              		.loc 1 177 36 is_stmt 0 view .LVU663
 1714 0056 2223     		movs	r3, #34
 1715 0058 0993     		str	r3, [sp, #36]
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1716              		.loc 1 178 3 is_stmt 1 view .LVU664
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1717              		.loc 1 178 30 is_stmt 0 view .LVU665
 1718 005a 0123     		movs	r3, #1
 1719 005c 0C93     		str	r3, [sp, #48]
 179:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1720              		.loc 1 179 3 is_stmt 1 view .LVU666
 179:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1721              		.loc 1 179 41 is_stmt 0 view .LVU667
 1722 005e 4022     		movs	r2, #64
 1723 0060 0D92     		str	r2, [sp, #52]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1724              		.loc 1 180 3 is_stmt 1 view .LVU668
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1725              		.loc 1 180 32 is_stmt 0 view .LVU669
 1726 0062 0F93     		str	r3, [sp, #60]
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1727              		.loc 1 181 3 is_stmt 1 view .LVU670
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1728              		.loc 1 181 34 is_stmt 0 view .LVU671
 1729 0064 0223     		movs	r3, #2
 1730 0066 1293     		str	r3, [sp, #72]
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1731              		.loc 1 182 3 is_stmt 1 view .LVU672
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1732              		.loc 1 182 35 is_stmt 0 view .LVU673
 1733 0068 0022     		movs	r2, #0
 1734 006a 1392     		str	r2, [sp, #76]
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 61


 1735              		.loc 1 183 3 is_stmt 1 view .LVU674
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 1736              		.loc 1 183 30 is_stmt 0 view .LVU675
 1737 006c 0421     		movs	r1, #4
 1738 006e 1491     		str	r1, [sp, #80]
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1739              		.loc 1 184 3 is_stmt 1 view .LVU676
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1740              		.loc 1 184 30 is_stmt 0 view .LVU677
 1741 0070 0A21     		movs	r1, #10
 1742 0072 1591     		str	r1, [sp, #84]
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 18;
 1743              		.loc 1 185 3 is_stmt 1 view .LVU678
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 18;
 1744              		.loc 1 185 30 is_stmt 0 view .LVU679
 1745 0074 1693     		str	r3, [sp, #88]
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1746              		.loc 1 186 3 is_stmt 1 view .LVU680
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1747              		.loc 1 186 30 is_stmt 0 view .LVU681
 1748 0076 1221     		movs	r1, #18
 1749 0078 1791     		str	r1, [sp, #92]
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 1750              		.loc 1 187 3 is_stmt 1 view .LVU682
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 1751              		.loc 1 187 30 is_stmt 0 view .LVU683
 1752 007a 1893     		str	r3, [sp, #96]
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 1753              		.loc 1 188 3 is_stmt 1 view .LVU684
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 1754              		.loc 1 188 32 is_stmt 0 view .LVU685
 1755 007c 0C21     		movs	r1, #12
 1756 007e 1991     		str	r1, [sp, #100]
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1757              		.loc 1 189 3 is_stmt 1 view .LVU686
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1758              		.loc 1 189 35 is_stmt 0 view .LVU687
 1759 0080 1A93     		str	r3, [sp, #104]
 190:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1760              		.loc 1 190 3 is_stmt 1 view .LVU688
 190:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1761              		.loc 1 190 34 is_stmt 0 view .LVU689
 1762 0082 1B92     		str	r2, [sp, #108]
 191:Core/Src/main.c ****   {
 1763              		.loc 1 191 3 is_stmt 1 view .LVU690
 191:Core/Src/main.c ****   {
 1764              		.loc 1 191 7 is_stmt 0 view .LVU691
 1765 0084 09A8     		add	r0, sp, #36
 1766 0086 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1767              	.LVL64:
 191:Core/Src/main.c ****   {
 1768              		.loc 1 191 6 discriminator 1 view .LVU692
 1769 008a A8B9     		cbnz	r0, .L104
 198:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1770              		.loc 1 198 3 is_stmt 1 view .LVU693
 198:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1771              		.loc 1 198 31 is_stmt 0 view .LVU694
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 62


 1772 008c 3F23     		movs	r3, #63
 1773 008e 0193     		str	r3, [sp, #4]
 201:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1774              		.loc 1 201 3 is_stmt 1 view .LVU695
 201:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1775              		.loc 1 201 34 is_stmt 0 view .LVU696
 1776 0090 0323     		movs	r3, #3
 1777 0092 0293     		str	r3, [sp, #8]
 202:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 1778              		.loc 1 202 3 is_stmt 1 view .LVU697
 202:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 1779              		.loc 1 202 35 is_stmt 0 view .LVU698
 1780 0094 0023     		movs	r3, #0
 1781 0096 0393     		str	r3, [sp, #12]
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 1782              		.loc 1 203 3 is_stmt 1 view .LVU699
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 1783              		.loc 1 203 35 is_stmt 0 view .LVU700
 1784 0098 0493     		str	r3, [sp, #16]
 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 1785              		.loc 1 204 3 is_stmt 1 view .LVU701
 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 1786              		.loc 1 204 36 is_stmt 0 view .LVU702
 1787 009a 0593     		str	r3, [sp, #20]
 205:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 1788              		.loc 1 205 3 is_stmt 1 view .LVU703
 205:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 1789              		.loc 1 205 36 is_stmt 0 view .LVU704
 1790 009c 4023     		movs	r3, #64
 1791 009e 0693     		str	r3, [sp, #24]
 206:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 1792              		.loc 1 206 3 is_stmt 1 view .LVU705
 206:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 1793              		.loc 1 206 36 is_stmt 0 view .LVU706
 1794 00a0 4FF48062 		mov	r2, #1024
 1795 00a4 0792     		str	r2, [sp, #28]
 207:Core/Src/main.c **** 
 1796              		.loc 1 207 3 is_stmt 1 view .LVU707
 207:Core/Src/main.c **** 
 1797              		.loc 1 207 36 is_stmt 0 view .LVU708
 1798 00a6 0893     		str	r3, [sp, #32]
 209:Core/Src/main.c ****   {
 1799              		.loc 1 209 3 is_stmt 1 view .LVU709
 209:Core/Src/main.c ****   {
 1800              		.loc 1 209 7 is_stmt 0 view .LVU710
 1801 00a8 0121     		movs	r1, #1
 1802 00aa 01A8     		add	r0, sp, #4
 1803 00ac FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1804              	.LVL65:
 209:Core/Src/main.c ****   {
 1805              		.loc 1 209 6 discriminator 1 view .LVU711
 1806 00b0 20B9     		cbnz	r0, .L105
 213:Core/Src/main.c **** 
 1807              		.loc 1 213 1 view .LVU712
 1808 00b2 1DB0     		add	sp, sp, #116
 1809              		.cfi_remember_state
 1810              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 63


 1811              		@ sp needed
 1812 00b4 5DF804FB 		ldr	pc, [sp], #4
 1813              	.L104:
 1814              		.cfi_restore_state
 193:Core/Src/main.c ****   }
 1815              		.loc 1 193 5 is_stmt 1 view .LVU713
 1816 00b8 FFF7FEFF 		bl	Error_Handler
 1817              	.LVL66:
 1818              	.L105:
 211:Core/Src/main.c ****   }
 1819              		.loc 1 211 5 view .LVU714
 1820 00bc FFF7FEFF 		bl	Error_Handler
 1821              	.LVL67:
 1822              	.L107:
 1823              		.align	2
 1824              	.L106:
 1825 00c0 00040058 		.word	1476396032
 1826 00c4 00480258 		.word	1476544512
 1827              		.cfi_endproc
 1828              	.LFE145:
 1830              		.section	.text.main,"ax",%progbits
 1831              		.align	1
 1832              		.global	main
 1833              		.syntax unified
 1834              		.thumb
 1835              		.thumb_func
 1837              	main:
 1838              	.LFB144:
  94:Core/Src/main.c **** 
 1839              		.loc 1 94 1 view -0
 1840              		.cfi_startproc
 1841              		@ Volatile: function does not return.
 1842              		@ args = 0, pretend = 0, frame = 0
 1843              		@ frame_needed = 0, uses_anonymous_args = 0
 1844 0000 08B5     		push	{r3, lr}
 1845              		.cfi_def_cfa_offset 8
 1846              		.cfi_offset 3, -8
 1847              		.cfi_offset 14, -4
 101:Core/Src/main.c **** 
 1848              		.loc 1 101 3 view .LVU716
 1849 0002 FFF7FEFF 		bl	MPU_Config
 1850              	.LVL68:
 106:Core/Src/main.c **** 
 1851              		.loc 1 106 3 view .LVU717
 1852 0006 FFF7FEFF 		bl	HAL_Init
 1853              	.LVL69:
 113:Core/Src/main.c **** 
 1854              		.loc 1 113 3 view .LVU718
 1855 000a FFF7FEFF 		bl	SystemClock_Config
 1856              	.LVL70:
 120:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1857              		.loc 1 120 3 view .LVU719
 1858 000e FFF7FEFF 		bl	MX_GPIO_Init
 1859              	.LVL71:
 121:Core/Src/main.c ****   MX_SPI1_Init();
 1860              		.loc 1 121 3 view .LVU720
 1861 0012 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 64


 1862              	.LVL72:
 122:Core/Src/main.c ****   MX_SPI3_Init();
 1863              		.loc 1 122 3 view .LVU721
 1864 0016 FFF7FEFF 		bl	MX_SPI1_Init
 1865              	.LVL73:
 123:Core/Src/main.c ****   MX_SPI4_Init();
 1866              		.loc 1 123 3 view .LVU722
 1867 001a FFF7FEFF 		bl	MX_SPI3_Init
 1868              	.LVL74:
 124:Core/Src/main.c ****   MX_SPI6_Init();
 1869              		.loc 1 124 3 view .LVU723
 1870 001e FFF7FEFF 		bl	MX_SPI4_Init
 1871              	.LVL75:
 125:Core/Src/main.c ****   MX_UART8_Init();
 1872              		.loc 1 125 3 view .LVU724
 1873 0022 FFF7FEFF 		bl	MX_SPI6_Init
 1874              	.LVL76:
 126:Core/Src/main.c ****   MX_WWDG1_Init();
 1875              		.loc 1 126 3 view .LVU725
 1876 0026 FFF7FEFF 		bl	MX_UART8_Init
 1877              	.LVL77:
 127:Core/Src/main.c ****   MX_UART4_Init();
 1878              		.loc 1 127 3 view .LVU726
 1879 002a FFF7FEFF 		bl	MX_WWDG1_Init
 1880              	.LVL78:
 128:Core/Src/main.c ****   MX_FDCAN1_Init();
 1881              		.loc 1 128 3 view .LVU727
 1882 002e FFF7FEFF 		bl	MX_UART4_Init
 1883              	.LVL79:
 129:Core/Src/main.c ****   MX_USART1_UART_Init();
 1884              		.loc 1 129 3 view .LVU728
 1885 0032 FFF7FEFF 		bl	MX_FDCAN1_Init
 1886              	.LVL80:
 130:Core/Src/main.c ****   MX_TIM1_Init();
 1887              		.loc 1 130 3 view .LVU729
 1888 0036 FFF7FEFF 		bl	MX_USART1_UART_Init
 1889              	.LVL81:
 131:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1890              		.loc 1 131 3 view .LVU730
 1891 003a FFF7FEFF 		bl	MX_TIM1_Init
 1892              	.LVL82:
 133:Core/Src/main.c **** HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
 1893              		.loc 1 133 3 view .LVU731
 1894 003e 4FF4FA60 		mov	r0, #2000
 1895 0042 FFF7FEFF 		bl	HAL_Delay
 1896              	.LVL83:
 134:Core/Src/main.c ****     HAL_Delay(500);
 1897              		.loc 1 134 1 view .LVU732
 1898 0046 154C     		ldr	r4, .L111
 1899 0048 0122     		movs	r2, #1
 1900 004a 4FF48041 		mov	r1, #16384
 1901 004e 2046     		mov	r0, r4
 1902 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1903              	.LVL84:
 135:Core/Src/main.c ****     HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_RESET);
 1904              		.loc 1 135 5 view .LVU733
 1905 0054 4FF4FA70 		mov	r0, #500
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 65


 1906 0058 FFF7FEFF 		bl	HAL_Delay
 1907              	.LVL85:
 136:Core/Src/main.c ****     HAL_Delay(500);
 1908              		.loc 1 136 5 view .LVU734
 1909 005c 0022     		movs	r2, #0
 1910 005e 4FF48041 		mov	r1, #16384
 1911 0062 2046     		mov	r0, r4
 1912 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1913              	.LVL86:
 137:Core/Src/main.c ****   /* USER CODE END 2 */
 1914              		.loc 1 137 5 view .LVU735
 1915 0068 4FF4FA70 		mov	r0, #500
 1916 006c FFF7FEFF 		bl	HAL_Delay
 1917              	.LVL87:
 1918              	.L109:
 142:Core/Src/main.c ****   {
 1919              		.loc 1 142 3 view .LVU736
 144:Core/Src/main.c ****     HAL_Delay(1000);
 1920              		.loc 1 144 5 view .LVU737
 1921 0070 0A4C     		ldr	r4, .L111
 1922 0072 0122     		movs	r2, #1
 1923 0074 4FF48041 		mov	r1, #16384
 1924 0078 2046     		mov	r0, r4
 1925 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1926              	.LVL88:
 145:Core/Src/main.c ****     HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_RESET);
 1927              		.loc 1 145 5 view .LVU738
 1928 007e 4FF47A70 		mov	r0, #1000
 1929 0082 FFF7FEFF 		bl	HAL_Delay
 1930              	.LVL89:
 146:Core/Src/main.c ****     HAL_Delay(1000);
 1931              		.loc 1 146 5 view .LVU739
 1932 0086 0022     		movs	r2, #0
 1933 0088 4FF48041 		mov	r1, #16384
 1934 008c 2046     		mov	r0, r4
 1935 008e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1936              	.LVL90:
 147:Core/Src/main.c ****     /* USER CODE END WHILE */
 1937              		.loc 1 147 5 discriminator 1 view .LVU740
 1938 0092 4FF47A70 		mov	r0, #1000
 1939 0096 FFF7FEFF 		bl	HAL_Delay
 1940              	.LVL91:
 142:Core/Src/main.c ****   {
 1941              		.loc 1 142 9 view .LVU741
 1942 009a E9E7     		b	.L109
 1943              	.L112:
 1944              		.align	2
 1945              	.L111:
 1946 009c 00040258 		.word	1476527104
 1947              		.cfi_endproc
 1948              	.LFE144:
 1950              		.global	hwwdg1
 1951              		.section	.bss.hwwdg1,"aw",%nobits
 1952              		.align	2
 1955              	hwwdg1:
 1956 0000 00000000 		.space	20
 1956      00000000 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 66


 1956      00000000 
 1956      00000000 
 1956      00000000 
 1957              		.global	hpcd_USB_OTG_FS
 1958              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1959              		.align	2
 1962              	hpcd_USB_OTG_FS:
 1963 0000 00000000 		.space	1252
 1963      00000000 
 1963      00000000 
 1963      00000000 
 1963      00000000 
 1964              		.global	huart1
 1965              		.section	.bss.huart1,"aw",%nobits
 1966              		.align	2
 1969              	huart1:
 1970 0000 00000000 		.space	148
 1970      00000000 
 1970      00000000 
 1970      00000000 
 1970      00000000 
 1971              		.global	huart8
 1972              		.section	.bss.huart8,"aw",%nobits
 1973              		.align	2
 1976              	huart8:
 1977 0000 00000000 		.space	148
 1977      00000000 
 1977      00000000 
 1977      00000000 
 1977      00000000 
 1978              		.global	huart4
 1979              		.section	.bss.huart4,"aw",%nobits
 1980              		.align	2
 1983              	huart4:
 1984 0000 00000000 		.space	148
 1984      00000000 
 1984      00000000 
 1984      00000000 
 1984      00000000 
 1985              		.global	htim1
 1986              		.section	.bss.htim1,"aw",%nobits
 1987              		.align	2
 1990              	htim1:
 1991 0000 00000000 		.space	76
 1991      00000000 
 1991      00000000 
 1991      00000000 
 1991      00000000 
 1992              		.global	hspi6
 1993              		.section	.bss.hspi6,"aw",%nobits
 1994              		.align	2
 1997              	hspi6:
 1998 0000 00000000 		.space	136
 1998      00000000 
 1998      00000000 
 1998      00000000 
 1998      00000000 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 67


 1999              		.global	hspi4
 2000              		.section	.bss.hspi4,"aw",%nobits
 2001              		.align	2
 2004              	hspi4:
 2005 0000 00000000 		.space	136
 2005      00000000 
 2005      00000000 
 2005      00000000 
 2005      00000000 
 2006              		.global	hspi3
 2007              		.section	.bss.hspi3,"aw",%nobits
 2008              		.align	2
 2011              	hspi3:
 2012 0000 00000000 		.space	136
 2012      00000000 
 2012      00000000 
 2012      00000000 
 2012      00000000 
 2013              		.global	hspi1
 2014              		.section	.bss.hspi1,"aw",%nobits
 2015              		.align	2
 2018              	hspi1:
 2019 0000 00000000 		.space	136
 2019      00000000 
 2019      00000000 
 2019      00000000 
 2019      00000000 
 2020              		.global	hfdcan1
 2021              		.section	.bss.hfdcan1,"aw",%nobits
 2022              		.align	2
 2025              	hfdcan1:
 2026 0000 00000000 		.space	160
 2026      00000000 
 2026      00000000 
 2026      00000000 
 2026      00000000 
 2027              		.text
 2028              	.Letext0:
 2029              		.file 3 "C:/Users/Nathan/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 2030              		.file 4 "C:/Users/Nathan/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 2031              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h753xx.h"
 2032              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 2033              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 2034              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 2035              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 2036              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 2037              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 2038              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_fdcan.h"
 2039              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 2040              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 2041              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 2042              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_wwdg.h"
 2043              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_usb.h"
 2044              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pcd.h"
 2045              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 2046              		.file 20 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 2047              		.file 21 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 68


 2048              		.file 22 "Core/Inc/main.h"
 2049              		.file 23 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 2050              		.file 24 "<built-in>"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 69


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:20     .text.MPU_Config:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:25     .text.MPU_Config:00000000 MPU_Config
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:101    .text.MX_GPIO_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:106    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:368    .text.MX_GPIO_Init:00000160 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:377    .text.Error_Handler:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:383    .text.Error_Handler:00000000 Error_Handler
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:415    .text.MX_USB_OTG_FS_PCD_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:420    .text.MX_USB_OTG_FS_PCD_Init:00000000 MX_USB_OTG_FS_PCD_Init
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:483    .text.MX_USB_OTG_FS_PCD_Init:00000030 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1962   .bss.hpcd_USB_OTG_FS:00000000 hpcd_USB_OTG_FS
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:489    .text.MX_SPI1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:494    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:592    .text.MX_SPI1_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:2018   .bss.hspi1:00000000 hspi1
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:598    .text.MX_SPI3_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:603    .text.MX_SPI3_Init:00000000 MX_SPI3_Init
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:701    .text.MX_SPI3_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:2011   .bss.hspi3:00000000 hspi3
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:707    .text.MX_SPI4_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:712    .text.MX_SPI4_Init:00000000 MX_SPI4_Init
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:810    .text.MX_SPI4_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:2004   .bss.hspi4:00000000 hspi4
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:816    .text.MX_SPI6_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:821    .text.MX_SPI6_Init:00000000 MX_SPI6_Init
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:919    .text.MX_SPI6_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1997   .bss.hspi6:00000000 hspi6
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:925    .text.MX_UART8_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:930    .text.MX_UART8_Init:00000000 MX_UART8_Init
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1029   .text.MX_UART8_Init:0000005c $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1976   .bss.huart8:00000000 huart8
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1035   .text.MX_WWDG1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1040   .text.MX_WWDG1_Init:00000000 MX_WWDG1_Init
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1084   .text.MX_WWDG1_Init:00000020 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1955   .bss.hwwdg1:00000000 hwwdg1
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1090   .text.MX_UART4_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1095   .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1194   .text.MX_UART4_Init:0000005c $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1983   .bss.huart4:00000000 huart4
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1200   .text.MX_FDCAN1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1205   .text.MX_FDCAN1_Init:00000000 MX_FDCAN1_Init
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1320   .text.MX_FDCAN1_Init:00000054 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:2025   .bss.hfdcan1:00000000 hfdcan1
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1326   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1331   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1429   .text.MX_USART1_UART_Init:00000058 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1969   .bss.huart1:00000000 huart1
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1435   .text.MX_TIM1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1440   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1629   .text.MX_TIM1_Init:000000b8 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1990   .bss.htim1:00000000 htim1
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1635   .text.SystemClock_Config:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1641   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1825   .text.SystemClock_Config:000000c0 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1831   .text.main:00000000 $t
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s 			page 70


C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1837   .text.main:00000000 main
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1946   .text.main:0000009c $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1952   .bss.hwwdg1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1959   .bss.hpcd_USB_OTG_FS:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1966   .bss.huart1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1973   .bss.huart8:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1980   .bss.huart4:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1987   .bss.htim1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:1994   .bss.hspi6:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:2001   .bss.hspi4:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:2008   .bss.hspi3:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:2015   .bss.hspi1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccY1feGE.s:2022   .bss.hfdcan1:00000000 $d

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_PCD_Init
HAL_SPI_Init
HAL_MultiProcessor_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_WWDG_Init
HAL_FDCAN_Init
HAL_UART_Init
memset
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_Delay
