--------------------------------------------------------------------------------------
Slow Model Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 13.670 ns
From           : SRam_Data[10]
To             : M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[2]
From Clock     : --
To Clock       : CLK_50Mhz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 23.361 ns
From           : M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[7]
To             : SRam_Data[4]
From Clock     : CLK_50Mhz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.184 ns
From           : RESET_Key0_L
To             : FlashReset_L
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.397 ns
From           : altera_internal_jtag~TDIUTAP
To             : sld_hub:sld_hub_inst|tdo_bypass_reg
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Slow Model Clock Setup: 'CLK_50Mhz'
Slack          : 2.281 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 28.22 MHz ( period = 35.438 ns )
From           : M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_1mf1:auto_generated|ram_block1a0~portb_address_reg4
To             : M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[2]
From Clock     : CLK_50Mhz
To Clock       : CLK_50Mhz
Failed Paths   : 0

Type           : Slow Model Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : 16.320 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 135.87 MHz ( period = 7.360 ns )
From           : OnChipROM16KBytes:inst21|OnChipRom8KWord:inst|altsyncram:altsyncram_component|altsyncram_5ub1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
To             : sld_hub:sld_hub_inst|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Slow Model Clock Hold: 'CLK_50Mhz'
Slack          : 0.391 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxParity
To             : OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxParity
From Clock     : CLK_50Mhz
To Clock       : CLK_50Mhz
Failed Paths   : 0

Type           : Slow Model Clock Hold: 'altera_internal_jtag~TCKUTAP'
Slack          : 0.391 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : sld_hub:sld_hub_inst|tdo_bypass_reg
To             : sld_hub:sld_hub_inst|tdo_bypass_reg
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

