// Seed: 3256732903
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    output supply0 id_3
);
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output tri id_2,
    output wand id_3,
    input wand id_4,
    output uwire id_5,
    inout tri0 id_6,
    input wor id_7,
    output wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    output supply1 id_11,
    input wand id_12,
    input tri1 id_13,
    input tri id_14
);
  assign id_11 = id_14 || {1, id_6, 1, 1'b0, 1, (id_7 - id_9)};
  uwire id_16, id_17, id_18;
  id_19 :
  assert property (@(*) id_18 == id_17) id_5 = 1;
  module_0(
      id_4, id_10, id_6, id_5
  );
endmodule
