<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p83" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_83{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_83{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_83{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_83{left:70px;bottom:333px;letter-spacing:0.15px;}
#t5_83{left:151px;bottom:333px;letter-spacing:0.19px;word-spacing:-0.03px;}
#t6_83{left:416px;bottom:333px;letter-spacing:0.2px;word-spacing:0.02px;}
#t7_83{left:70px;bottom:308px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t8_83{left:70px;bottom:291px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_83{left:70px;bottom:274px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#ta_83{left:70px;bottom:250px;letter-spacing:-0.18px;word-spacing:-0.97px;}
#tb_83{left:70px;bottom:233px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_83{left:70px;bottom:216px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#td_83{left:76px;bottom:998px;letter-spacing:-0.16px;}
#te_83{left:75px;bottom:981px;letter-spacing:-0.15px;}
#tf_83{left:190px;bottom:998px;letter-spacing:-0.14px;}
#tg_83{left:425px;bottom:998px;letter-spacing:-0.12px;}
#th_83{left:425px;bottom:981px;letter-spacing:-0.13px;}
#ti_83{left:425px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#tj_83{left:425px;bottom:943px;letter-spacing:-0.11px;}
#tk_83{left:690px;bottom:998px;letter-spacing:-0.03px;}
#tl_83{left:690px;bottom:981px;letter-spacing:-0.12px;}
#tm_83{left:690px;bottom:964px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#tn_83{left:76px;bottom:918px;letter-spacing:-0.16px;}
#to_83{left:75px;bottom:901px;letter-spacing:-0.15px;}
#tp_83{left:190px;bottom:918px;letter-spacing:-0.15px;}
#tq_83{left:425px;bottom:918px;letter-spacing:-0.12px;}
#tr_83{left:690px;bottom:918px;letter-spacing:-0.05px;}
#ts_83{left:690px;bottom:901px;letter-spacing:-0.12px;}
#tt_83{left:690px;bottom:885px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#tu_83{left:76px;bottom:860px;letter-spacing:-0.16px;}
#tv_83{left:75px;bottom:843px;letter-spacing:-0.15px;}
#tw_83{left:190px;bottom:860px;letter-spacing:-0.15px;}
#tx_83{left:425px;bottom:860px;letter-spacing:-0.12px;}
#ty_83{left:690px;bottom:860px;letter-spacing:-0.05px;}
#tz_83{left:690px;bottom:843px;letter-spacing:-0.12px;}
#t10_83{left:690px;bottom:826px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#t11_83{left:76px;bottom:802px;letter-spacing:-0.16px;}
#t12_83{left:75px;bottom:785px;letter-spacing:-0.15px;}
#t13_83{left:190px;bottom:802px;letter-spacing:-0.15px;}
#t14_83{left:425px;bottom:802px;letter-spacing:-0.12px;}
#t15_83{left:690px;bottom:802px;letter-spacing:-0.05px;}
#t16_83{left:690px;bottom:785px;letter-spacing:-0.12px;}
#t17_83{left:690px;bottom:768px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#t18_83{left:76px;bottom:744px;letter-spacing:-0.16px;}
#t19_83{left:75px;bottom:727px;letter-spacing:-0.15px;}
#t1a_83{left:190px;bottom:744px;letter-spacing:-0.14px;}
#t1b_83{left:425px;bottom:744px;letter-spacing:-0.12px;}
#t1c_83{left:690px;bottom:744px;letter-spacing:-0.04px;}
#t1d_83{left:690px;bottom:727px;letter-spacing:-0.12px;}
#t1e_83{left:690px;bottom:710px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#t1f_83{left:76px;bottom:686px;letter-spacing:-0.16px;}
#t1g_83{left:75px;bottom:669px;letter-spacing:-0.15px;}
#t1h_83{left:190px;bottom:686px;letter-spacing:-0.13px;}
#t1i_83{left:425px;bottom:686px;letter-spacing:-0.11px;}
#t1j_83{left:690px;bottom:686px;letter-spacing:-0.12px;}
#t1k_83{left:690px;bottom:669px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1l_83{left:690px;bottom:652px;letter-spacing:-0.13px;}
#t1m_83{left:690px;bottom:635px;letter-spacing:-0.11px;}
#t1n_83{left:190px;bottom:611px;letter-spacing:-0.14px;}
#t1o_83{left:425px;bottom:611px;letter-spacing:-0.11px;}
#t1p_83{left:190px;bottom:587px;letter-spacing:-0.14px;}
#t1q_83{left:425px;bottom:587px;letter-spacing:-0.14px;}
#t1r_83{left:69px;bottom:559px;letter-spacing:-0.14px;}
#t1s_83{left:68px;bottom:540px;letter-spacing:-0.12px;}
#t1t_83{left:68px;bottom:520px;letter-spacing:-0.12px;}
#t1u_83{left:83px;bottom:503px;letter-spacing:-0.12px;}
#t1v_83{left:68px;bottom:484px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_83{left:594px;bottom:484px;}
#t1x_83{left:597px;bottom:484px;letter-spacing:-0.12px;}
#t1y_83{left:83px;bottom:467px;letter-spacing:-0.11px;}
#t1z_83{left:68px;bottom:447px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_83{left:68px;bottom:427px;letter-spacing:-0.11px;}
#t21_83{left:90px;bottom:406px;letter-spacing:-0.12px;}
#t22_83{left:677px;bottom:406px;}
#t23_83{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t24_83{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t25_83{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t26_83{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t27_83{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t28_83{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t29_83{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2a_83{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2b_83{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2c_83{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_83{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_83{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_83{font-size:21px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_83{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_83{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_83{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_83{font-size:14px;font-family:NeoSansIntel-Italic_1aa4;color:#000;}
.s8_83{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s9_83{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts83" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_1aa4;
	src: url("fonts/NeoSansIntel-Italic_1aa4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg83Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg83" style="-webkit-user-select: none;"><object width="935" height="1210" data="83/83.svg" type="image/svg+xml" id="pdf83" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_83" class="t s1_83">Vol. 4 </span><span id="t2_83" class="t s1_83">2-67 </span>
<span id="t3_83" class="t s2_83">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_83" class="t s3_83">2.2 </span><span id="t5_83" class="t s3_83">MSRS IN THE INTEL® CORE™ </span><span id="t6_83" class="t s3_83">2 PROCESSOR FAMILY </span>
<span id="t7_83" class="t s4_83">Table 2-3 lists model-specific registers (MSRs) for the Intel Core 2 processor family and for Intel Xeon processors </span>
<span id="t8_83" class="t s4_83">based on Intel Core microarchitecture, architectural MSR addresses are also included in Table 2-3. These proces- </span>
<span id="t9_83" class="t s4_83">sors have a CPUID Signature DisplayFamily_DisplayModel value of 06_0FH, see Table 2-1. </span>
<span id="ta_83" class="t s4_83">MSRs listed in Table 2-2 and Table 2-3 are also supported by processors based on the Enhanced Intel Core microar- </span>
<span id="tb_83" class="t s4_83">chitecture. Processors based on the Enhanced Intel Core microarchitecture have a CPUID Signature DisplayFami- </span>
<span id="tc_83" class="t s4_83">ly_DisplayModel value of 06_17H. </span>
<span id="td_83" class="t s5_83">C000_ </span>
<span id="te_83" class="t s5_83">0083H </span>
<span id="tf_83" class="t s5_83">IA32_CSTAR </span><span id="tg_83" class="t s5_83">IA-32e Mode System Call Target Address </span>
<span id="th_83" class="t s5_83">(R/W) </span>
<span id="ti_83" class="t s5_83">Not used, as the SYSCALL instruction is not </span>
<span id="tj_83" class="t s5_83">recognized in compatibility mode. </span>
<span id="tk_83" class="t s5_83">If </span>
<span id="tl_83" class="t s5_83">CPUID.80000001:EDX.[29] </span>
<span id="tm_83" class="t s5_83">= 1 </span>
<span id="tn_83" class="t s5_83">C000_ </span>
<span id="to_83" class="t s5_83">0084H </span>
<span id="tp_83" class="t s5_83">IA32_FMASK </span><span id="tq_83" class="t s5_83">System Call Flag Mask (R/W) </span><span id="tr_83" class="t s5_83">If </span>
<span id="ts_83" class="t s5_83">CPUID.80000001:EDX.[29] </span>
<span id="tt_83" class="t s5_83">= 1 </span>
<span id="tu_83" class="t s5_83">C000_ </span>
<span id="tv_83" class="t s5_83">0100H </span>
<span id="tw_83" class="t s5_83">IA32_FS_BASE </span><span id="tx_83" class="t s5_83">Map of BASE Address of FS (R/W) </span><span id="ty_83" class="t s5_83">If </span>
<span id="tz_83" class="t s5_83">CPUID.80000001:EDX.[29] </span>
<span id="t10_83" class="t s5_83">= 1 </span>
<span id="t11_83" class="t s5_83">C000_ </span>
<span id="t12_83" class="t s5_83">0101H </span>
<span id="t13_83" class="t s5_83">IA32_GS_BASE </span><span id="t14_83" class="t s5_83">Map of BASE Address of GS (R/W) </span><span id="t15_83" class="t s5_83">If </span>
<span id="t16_83" class="t s5_83">CPUID.80000001:EDX.[29] </span>
<span id="t17_83" class="t s5_83">= 1 </span>
<span id="t18_83" class="t s5_83">C000_ </span>
<span id="t19_83" class="t s5_83">0102H </span>
<span id="t1a_83" class="t s5_83">IA32_KERNEL_GS_BASE </span><span id="t1b_83" class="t s5_83">Swap Target of BASE Address of GS (R/W) </span><span id="t1c_83" class="t s5_83">If </span>
<span id="t1d_83" class="t s5_83">CPUID.80000001:EDX.[29] </span>
<span id="t1e_83" class="t s5_83">= 1 </span>
<span id="t1f_83" class="t s5_83">C000_ </span>
<span id="t1g_83" class="t s5_83">0103H </span>
<span id="t1h_83" class="t s5_83">IA32_TSC_AUX </span><span id="t1i_83" class="t s5_83">Auxiliary TSC (R/W) </span><span id="t1j_83" class="t s5_83">If CPUID.80000001H: </span>
<span id="t1k_83" class="t s5_83">EDX[27] = 1 or </span>
<span id="t1l_83" class="t s5_83">CPUID.(EAX=7,ECX=0):ECX[ </span>
<span id="t1m_83" class="t s5_83">bit 22] = 1 </span>
<span id="t1n_83" class="t s5_83">31:0 </span><span id="t1o_83" class="t s5_83">AUX: Auxiliary signature of TSC. </span>
<span id="t1p_83" class="t s5_83">63:32 </span><span id="t1q_83" class="t s5_83">Reserved </span>
<span id="t1r_83" class="t s6_83">NOTES: </span>
<span id="t1s_83" class="t s5_83">1. Some older processors may have supported this MSR as model-specific and do not enumerate it with CPUID. </span>
<span id="t1t_83" class="t s5_83">2. In processors based on Intel NetBurst® microarchitecture, MSR addresses 180H-197H are supported, software must treat them as </span>
<span id="t1u_83" class="t s5_83">model-specific. Starting with Intel Core Duo processors, MSR addresses 180H-185H, 188H-197H are reserved. </span>
<span id="t1v_83" class="t s5_83">3. The *_ADDR MSRs may or may not be present; this depends on flag settings in IA32_MC</span><span id="t1w_83" class="t s7_83">i</span><span id="t1x_83" class="t s5_83">_STATUS. See Section 16.3.2.3 and Section </span>
<span id="t1y_83" class="t s5_83">16.3.2.4 for more information. </span>
<span id="t1z_83" class="t s5_83">4. MAXPHYADDR is reported by CPUID.80000008H:EAX[7:0]. </span>
<span id="t20_83" class="t s5_83">5. Further details on Key Locker and usage of this MSR can be found here: </span>
<span id="t21_83" class="t s2_83">https://software.intel.com/content/www/us/en/develop/download/intel-key-locker-specification.html </span><span id="t22_83" class="t s5_83">. </span>
<span id="t23_83" class="t s8_83">Table 2-2. </span><span id="t24_83" class="t s8_83">IA-32 Architectural MSRs (Contd.) </span>
<span id="t25_83" class="t s9_83">Register </span>
<span id="t26_83" class="t s9_83">Address </span>
<span id="t27_83" class="t s9_83">Architectural MSR Name / Bit Fields </span>
<span id="t28_83" class="t s9_83">(Former MSR Name) </span><span id="t29_83" class="t s9_83">MSR/Bit Description </span><span id="t2a_83" class="t s9_83">Comment </span>
<span id="t2b_83" class="t s9_83">Hex </span><span id="t2c_83" class="t s9_83">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
