Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 21 14:13:52 2022
| Host         : DESKTOP-1IE6CUJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top1_timing_summary_routed.rpt -pb top1_timing_summary_routed.pb -rpx top1_timing_summary_routed.rpx -warn_on_violation
| Design       : top1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   26          inf        0.000                      0                   26           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digsel[0]
                            (input port)
  Destination:            digctrl[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.474ns  (logic 5.126ns (48.942%)  route 5.348ns (51.058%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  digsel[0] (IN)
                         net (fo=0)                   0.000     0.000    digsel[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  digsel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.527     3.993    digsel_IBUF[0]
    SLICE_X46Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  digctrl_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.821     6.938    digctrl_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    10.474 r  digctrl_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.474    digctrl[0]
    J17                                                               r  digctrl[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digsel[3]
                            (input port)
  Destination:            digctrl[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.329ns  (logic 5.200ns (50.345%)  route 5.129ns (49.655%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  digsel[3] (IN)
                         net (fo=0)                   0.000     0.000    digsel[3]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  digsel_IBUF[3]_inst/O
                         net (fo=1, routed)           2.545     4.069    digsel_IBUF[3]
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.193 r  digctrl_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.584     6.777    digctrl_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    10.329 r  digctrl_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.329    digctrl[3]
    J14                                                               r  digctrl[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digsel[1]
                            (input port)
  Destination:            digctrl[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.507ns  (logic 5.183ns (54.516%)  route 4.324ns (45.484%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  digsel[1] (IN)
                         net (fo=0)                   0.000     0.000    digsel[1]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  digsel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.025     3.549    digsel_IBUF[1]
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.124     3.673 r  digctrl_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.299     5.972    digctrl_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     9.507 r  digctrl_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.507    digctrl[1]
    J18                                                               r  digctrl[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digsel[2]
                            (input port)
  Destination:            digctrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 5.208ns (63.460%)  route 2.999ns (36.540%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  digsel[2] (IN)
                         net (fo=0)                   0.000     0.000    digsel[2]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  digsel_IBUF[2]_inst/O
                         net (fo=1, routed)           1.274     2.784    digsel_IBUF[2]
    SLICE_X0Y55          LUT1 (Prop_lut1_I0_O)        0.124     2.908 r  digctrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.725     4.633    digctrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.207 r  digctrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.207    digctrl[2]
    T9                                                                r  digctrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3/counter_PWM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_rgb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.099ns  (logic 4.409ns (62.113%)  route 2.690ns (37.887%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  i3/counter_PWM_reg[1]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  i3/counter_PWM_reg[1]/Q
                         net (fo=5, routed)           0.835     1.254    i3/counter_PWM_reg[1]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.299     1.553 r  i3/led_rgb_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.158     1.711    i3/led_rgb_OBUF_inst_i_2_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.124     1.835 r  i3/led_rgb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.697     3.532    led_rgb_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.567     7.099 r  led_rgb_OBUF_inst/O
                         net (fo=0)                   0.000     7.099    led_rgb
    R12                                                               r  led_rgb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUTY_DEC
                            (input port)
  Destination:            i3/DUTY_CYCLE_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.557ns  (logic 1.091ns (16.639%)  route 5.466ns (83.361%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  DUTY_DEC (IN)
                         net (fo=0)                   0.000     0.000    DUTY_DEC
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  DUTY_DEC_IBUF_inst/O
                         net (fo=1, routed)           4.852     5.819    i3/DUTY_DEC_IBUF
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.124     5.943 r  i3/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.613     6.557    i3/DUTY_CYCLE[3]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  i3/DUTY_CYCLE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUTY_DEC
                            (input port)
  Destination:            i3/DUTY_CYCLE_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.557ns  (logic 1.091ns (16.639%)  route 5.466ns (83.361%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  DUTY_DEC (IN)
                         net (fo=0)                   0.000     0.000    DUTY_DEC
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  DUTY_DEC_IBUF_inst/O
                         net (fo=1, routed)           4.852     5.819    i3/DUTY_DEC_IBUF
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.124     5.943 r  i3/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.613     6.557    i3/DUTY_CYCLE[3]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  i3/DUTY_CYCLE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUTY_DEC
                            (input port)
  Destination:            i3/DUTY_CYCLE_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.557ns  (logic 1.091ns (16.639%)  route 5.466ns (83.361%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  DUTY_DEC (IN)
                         net (fo=0)                   0.000     0.000    DUTY_DEC
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  DUTY_DEC_IBUF_inst/O
                         net (fo=1, routed)           4.852     5.819    i3/DUTY_DEC_IBUF
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.124     5.943 r  i3/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.613     6.557    i3/DUTY_CYCLE[3]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  i3/DUTY_CYCLE_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUTY_DEC
                            (input port)
  Destination:            i3/DUTY_CYCLE_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.557ns  (logic 1.091ns (16.639%)  route 5.466ns (83.361%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  DUTY_DEC (IN)
                         net (fo=0)                   0.000     0.000    DUTY_DEC
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  DUTY_DEC_IBUF_inst/O
                         net (fo=1, routed)           4.852     5.819    i3/DUTY_DEC_IBUF
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.124     5.943 r  i3/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.613     6.557    i3/DUTY_CYCLE[3]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  i3/DUTY_CYCLE_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3/DUTY_CYCLE_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i3/DUTY_CYCLE_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.724ns  (logic 0.732ns (26.874%)  route 1.992ns (73.126%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  i3/DUTY_CYCLE_reg[2]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i3/DUTY_CYCLE_reg[2]/Q
                         net (fo=5, routed)           0.897     1.353    i1/Q[1]
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.124     1.477 r  i1/DUTY_CYCLE[3]_i_3/O
                         net (fo=4, routed)           1.095     2.572    i3/DUTY_CYCLE1__1
    SLICE_X1Y89          LUT5 (Prop_lut5_I0_O)        0.152     2.724 r  i3/DUTY_CYCLE[3]_i_2/O
                         net (fo=1, routed)           0.000     2.724    i3/DUTY_CYCLE[3]_i_2_n_0
    SLICE_X1Y89          FDRE                                         r  i3/DUTY_CYCLE_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i0/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i0/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  i0/sreg_reg[0]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i0/sreg_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    i0/sreg_reg_n_0_[0]
    SLICE_X2Y82          SRL16E                                       r  i0/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3/DUTY_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i3/DUTY_CYCLE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  i3/DUTY_CYCLE_reg[0]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i3/DUTY_CYCLE_reg[0]/Q
                         net (fo=6, routed)           0.189     0.330    i3/DUTY_CYCLE_reg[0]
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.042     0.372 r  i3/DUTY_CYCLE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.372    i3/DUTY_CYCLE[1]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  i3/DUTY_CYCLE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3/DUTY_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i3/DUTY_CYCLE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  i3/DUTY_CYCLE_reg[0]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  i3/DUTY_CYCLE_reg[0]/Q
                         net (fo=6, routed)           0.189     0.330    i3/DUTY_CYCLE_reg[0]
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.375 r  i3/DUTY_CYCLE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    i3/DUTY_CYCLE[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  i3/DUTY_CYCLE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3/DUTY_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i3/DUTY_CYCLE_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.184ns (49.039%)  route 0.191ns (50.961%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  i3/DUTY_CYCLE_reg[0]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i3/DUTY_CYCLE_reg[0]/Q
                         net (fo=6, routed)           0.191     0.332    i3/DUTY_CYCLE_reg[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.043     0.375 r  i3/DUTY_CYCLE[3]_i_2/O
                         net (fo=1, routed)           0.000     0.375    i3/DUTY_CYCLE[3]_i_2_n_0
    SLICE_X1Y89          FDRE                                         r  i3/DUTY_CYCLE_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3/DUTY_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i3/DUTY_CYCLE_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.309%)  route 0.191ns (50.691%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  i3/DUTY_CYCLE_reg[0]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i3/DUTY_CYCLE_reg[0]/Q
                         net (fo=6, routed)           0.191     0.332    i3/DUTY_CYCLE_reg[0]
    SLICE_X1Y89          LUT4 (Prop_lut4_I0_O)        0.045     0.377 r  i3/DUTY_CYCLE[2]_i_1/O
                         net (fo=1, routed)           0.000     0.377    i3/DUTY_CYCLE[2]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  i3/DUTY_CYCLE_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3/counter_PWM_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i3/counter_PWM_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.184ns (48.287%)  route 0.197ns (51.713%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  i3/counter_PWM_reg[0]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i3/counter_PWM_reg[0]/Q
                         net (fo=6, routed)           0.197     0.338    i3/counter_PWM_reg[0]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.043     0.381 r  i3/counter_PWM[3]_i_2/O
                         net (fo=1, routed)           0.000     0.381    i3/plusOp[3]
    SLICE_X0Y90          FDRE                                         r  i3/counter_PWM_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3/counter_PWM_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i3/counter_PWM_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  i3/counter_PWM_reg[0]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i3/counter_PWM_reg[0]/Q
                         net (fo=6, routed)           0.197     0.338    i3/counter_PWM_reg[0]
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.045     0.383 r  i3/counter_PWM[2]_i_1/O
                         net (fo=1, routed)           0.000     0.383    i3/plusOp[2]
    SLICE_X0Y90          FDRE                                         r  i3/counter_PWM_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3/counter_PWM_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i3/counter_PWM_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  i3/counter_PWM_reg[0]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i3/counter_PWM_reg[0]/Q
                         net (fo=6, routed)           0.208     0.349    i3/counter_PWM_reg[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.042     0.391 r  i3/counter_PWM[1]_i_1/O
                         net (fo=1, routed)           0.000     0.391    i3/plusOp[1]
    SLICE_X0Y90          FDRE                                         r  i3/counter_PWM_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3/counter_PWM_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i3/counter_PWM_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  i3/counter_PWM_reg[0]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  i3/counter_PWM_reg[0]/Q
                         net (fo=6, routed)           0.208     0.349    i3/counter_PWM_reg[0]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.045     0.394 r  i3/counter_PWM[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    i3/counter_PWM[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  i3/counter_PWM_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i1/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.141ns (29.068%)  route 0.344ns (70.932%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  i1/sreg_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i1/sreg_reg[1]/Q
                         net (fo=2, routed)           0.344     0.485    i1/sreg[1]
    SLICE_X0Y89          FDRE                                         r  i1/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------





