INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bikas/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sources_1/new/Traffic_Light_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bikas/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sim_1/new/Traffic_Light_Controller_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bikas/Traffic_Light_Controller/Traffic_Light_Controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
