// Seed: 3504881763
module module_0 (
    output supply1 id_0,
    output wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    input wor id_6
);
  wire id_8;
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  wire id_17;
  reg
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54;
  initial begin : LABEL_0
    id_27 <= 1;
    id_39 <= id_22 == 1;
  end
  assign module_1.id_8 = 0;
  assign id_19 = 1;
  id_55(
      .id_0(), .id_1(0), .id_2(id_38)
  );
endmodule
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output wire id_2,
    input uwire id_3,
    input uwire id_4,
    output uwire id_5,
    input wor id_6,
    output wor id_7,
    input supply0 id_8,
    output wire id_9,
    input tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    input tri id_13,
    input wand id_14,
    output supply0 id_15,
    output wand id_16,
    output wor id_17,
    input tri id_18,
    input uwire id_19,
    input uwire id_20,
    input tri id_21,
    input wand module_1,
    output wire id_23
);
  wire id_25;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_13,
      id_12,
      id_8,
      id_18
  );
endmodule
