module regfile(
    input clk,
    input we,

    input [4:0] rs1,
    input [4:0] rs2,
    input [4:0] rd,

    input [31:0] write_data,

    output [31:0] read_data1,
    output [31:0] read_data2
);

reg [31:0] regs [31:0];
integer i;

initial begin
    for(i = 0; i < 32; i = i + 1)
        regs[i] = 32'd0;
end

assign read_data1 = (rs1 == 0) ? 32'd0 : regs[rs1];
assign read_data2 = (rs2 == 0) ? 32'd0 : regs[rs2];

always @(posedge clk)
begin
    if(we && rd != 0)
        regs[rd] <= write_data;
end

endmodule
