(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : STM32F103_RAK4600_THESISNODE.brd              )
(    Software Version : 17.2S052                                      )
(    Date/Time        : Mon Jun 15 08:25:08 2020                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'C:\GIT\THESISLORAWANNODE\HW\RAK4600_SM32NODE\allegro'
Design Directory:            'C:/GIT/THESISLORAWANNODE/HW/RAK4600_SM32NODE/allegro'
Old design name:             'C:/GIT/ThesisLorawanNode/HW/RAK4600_SM32Node/allegro/STM32F103_RAK4600_THESISNODE.brd'
New design name:             'C:/GIT/THESISLORAWANNODE/HW/RAK4600_SM32NODE/allegro/STM32F103_RAK4600_THESISNODE.brd'

CmdLine: netrev.exe -y 1 -i C:\GIT\THESISLORAWANNODE\HW\RAK4600_SM32NODE\allegro C:\GIT\ThesisLorawanNode\HW\RAK4600_SM32Node\allegro\STM32F103_RAK4600_THESISNODE.brd C:\GIT\THESISLORAWANNODE\HW\RAK4600_SM32NODE\allegro\STM32F103_RAK4600_THESISNODE.brd

------ Preparing to read pst files ------

Starting to read C:/GIT/THESISLORAWANNODE/HW/RAK4600_SM32NODE/allegro/pstchip.dat 
   Finished reading C:/GIT/THESISLORAWANNODE/HW/RAK4600_SM32NODE/allegro/pstchip.dat (00:00:00.06)
Starting to read C:/GIT/THESISLORAWANNODE/HW/RAK4600_SM32NODE/allegro/pstxprt.dat 
   Finished reading C:/GIT/THESISLORAWANNODE/HW/RAK4600_SM32NODE/allegro/pstxprt.dat (00:00:00.00)
Starting to read C:/GIT/THESISLORAWANNODE/HW/RAK4600_SM32NODE/allegro/pstxnet.dat 
   Finished reading C:/GIT/THESISLORAWANNODE/HW/RAK4600_SM32NODE/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_17.2/share/local/pcb/modules 
           E:/TTTN/Orcad/lib/0_Lib/1_Footprint 

PSMPATH =  E:/TTTN/Orcad/lib/0_Lib/1_Footprint 
           . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_17.2/share/local/pcb/symbols 
           C:/Cadence/SPB_17.2/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_17.2/share/pcb/allegrolib/symbols 
           . 

PADPATH =  E:/TTTN/Orcad/lib/0_Lib/1_Footprint 
           . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_17.2/share/local/pcb/padstacks 
           C:/Cadence/SPB_17.2/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_17.2/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Jun 15 8:25:08 2020
   DESIGN NAME : 'STM32F103_RAK4600_THESISNODE'
   PACKAGING ON Feb 18 2019 18:33:40

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:02:37
elapsed time  0:00:02

