{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559037190348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559037190349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 16:53:09 2019 " "Processing started: Tue May 28 16:53:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559037190349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559037190349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digitalClock -c digitalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digitalClock -c digitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559037190349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1559037191636 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "digitalClock.v(42) " "Verilog HDL information at digitalClock.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1559037191847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.v 7 7 " "Found 7 design units, including 7 entities, in source file digitalclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 count60 " "Found entity 1: count60" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559037191852 ""} { "Info" "ISGN_ENTITY_NAME" "2 count12 " "Found entity 2: count12" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559037191852 ""} { "Info" "ISGN_ENTITY_NAME" "3 freq_divider " "Found entity 3: freq_divider" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559037191852 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder " "Found entity 4: decoder" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559037191852 ""} { "Info" "ISGN_ENTITY_NAME" "5 countAM_PM " "Found entity 5: countAM_PM" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559037191852 ""} { "Info" "ISGN_ENTITY_NAME" "6 decodeAM_PM " "Found entity 6: decodeAM_PM" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559037191852 ""} { "Info" "ISGN_ENTITY_NAME" "7 digitalClock " "Found entity 7: digitalClock" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559037191852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559037191852 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "digitalClock.v(144) " "Verilog HDL Instantiation warning at digitalClock.v(144): instance has no name" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 144 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1559037191860 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "digitalClock.v(148) " "Verilog HDL Instantiation warning at digitalClock.v(148): instance has no name" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 148 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1559037191860 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "digitalClock.v(149) " "Verilog HDL Instantiation warning at digitalClock.v(149): instance has no name" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 149 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1559037191860 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "digitalClock.v(150) " "Verilog HDL Instantiation warning at digitalClock.v(150): instance has no name" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 150 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1559037191860 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "digitalClock.v(154) " "Verilog HDL Instantiation warning at digitalClock.v(154): instance has no name" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 154 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1559037191861 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "digitalClock.v(155) " "Verilog HDL Instantiation warning at digitalClock.v(155): instance has no name" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 155 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1559037191861 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "digitalClock.v(156) " "Verilog HDL Instantiation warning at digitalClock.v(156): instance has no name" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 156 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1559037191861 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "digitalClock.v(160) " "Verilog HDL Instantiation warning at digitalClock.v(160): instance has no name" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 160 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1559037191861 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "digitalClock.v(161) " "Verilog HDL Instantiation warning at digitalClock.v(161): instance has no name" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 161 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1559037191861 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "digitalClock.v(162) " "Verilog HDL Instantiation warning at digitalClock.v(162): instance has no name" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 162 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1559037191861 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "digitalClock.v(166) " "Verilog HDL Instantiation warning at digitalClock.v(166): instance has no name" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 166 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1559037191861 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "digitalClock.v(167) " "Verilog HDL Instantiation warning at digitalClock.v(167): instance has no name" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 167 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1559037191863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digitalClock " "Elaborating entity \"digitalClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559037191945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:comb_3 " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:comb_3\"" {  } { { "digitalClock.v" "comb_3" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559037192020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 digitalClock.v(80) " "Verilog HDL assignment warning at digitalClock.v(80): truncated value with size 32 to match size of target (26)" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559037192021 "|digitalClock|freq_divider:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count60 count60:comb_5 " "Elaborating entity \"count60\" for hierarchy \"count60:comb_5\"" {  } { { "digitalClock.v" "comb_5" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559037192060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitalClock.v(23) " "Verilog HDL assignment warning at digitalClock.v(23): truncated value with size 32 to match size of target (4)" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559037192061 "|digitalClock|count60:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitalClock.v(28) " "Verilog HDL assignment warning at digitalClock.v(28): truncated value with size 32 to match size of target (4)" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559037192061 "|digitalClock|count60:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 digitalClock.v(32) " "Verilog HDL assignment warning at digitalClock.v(32): truncated value with size 32 to match size of target (1)" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559037192062 "|digitalClock|count60:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:comb_6 " "Elaborating entity \"decoder\" for hierarchy \"decoder:comb_6\"" {  } { { "digitalClock.v" "comb_6" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559037192135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count12 count12:comb_13 " "Elaborating entity \"count12\" for hierarchy \"count12:comb_13\"" {  } { { "digitalClock.v" "comb_13" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559037192215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitalClock.v(60) " "Verilog HDL assignment warning at digitalClock.v(60): truncated value with size 32 to match size of target (4)" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559037192216 "|digitalClock|count12:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitalClock.v(64) " "Verilog HDL assignment warning at digitalClock.v(64): truncated value with size 32 to match size of target (4)" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559037192216 "|digitalClock|count12:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 digitalClock.v(68) " "Verilog HDL assignment warning at digitalClock.v(68): truncated value with size 32 to match size of target (1)" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559037192217 "|digitalClock|count12:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countAM_PM countAM_PM:comb_17 " "Elaborating entity \"countAM_PM\" for hierarchy \"countAM_PM:comb_17\"" {  } { { "digitalClock.v" "comb_17" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559037192266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeAM_PM decodeAM_PM:comb_18 " "Elaborating entity \"decodeAM_PM\" for hierarchy \"decodeAM_PM:comb_18\"" {  } { { "digitalClock.v" "comb_18" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559037192323 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1559037193590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559037193817 "|digitalClock|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559037193817 "|digitalClock|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559037193817 "|digitalClock|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559037193817 "|digitalClock|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559037193817 "|digitalClock|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "digitalClock.v" "" { Text "D:/BKU/HTS/Digital Clock/digitalClock.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559037193817 "|digitalClock|HEX6[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559037193817 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1559037194194 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/BKU/HTS/Digital Clock/output_files/digitalClock.map.smsg " "Generated suppressed messages file D:/BKU/HTS/Digital Clock/output_files/digitalClock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1559037194671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559037194969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559037194969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559037195129 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559037195129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Implemented 133 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559037195129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559037195129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559037195311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 16:53:15 2019 " "Processing ended: Tue May 28 16:53:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559037195311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559037195311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559037195311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559037195311 ""}
